TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    1

       1                    ;******************************************************************************
       2                    ;* TI ARM G3 C/C++ Codegen                                              PC v20.2.7.LTS *
       3                    ;* Date/Time created: Thu Feb 20 15:15:05 2025                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --arm_vmrs_si_workaround=off --code_state=16 --diag_wrap=off --embed
       6 00000000                   .thumb
       7                    
       8                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
       9                            .dwattr $C$DW$CU, DW_AT_name("../MAIN.c")
      10                            .dwattr $C$DW$CU, DW_AT_producer("TI TI ARM G3 C/C++ Codegen PC v20.2.7.LTS Copyright (c) 1996
      11                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      12                            .dwattr $C$DW$CU, DW_AT_comp_dir("C:\Users\dimit\workspace_v12\Controle_Digital_Trabalho_Final
      13                            .global comando
      14                            .common comando,1,1
      15                    $C$DW$1 .dwtag  DW_TAG_variable
      16                            .dwattr $C$DW$1, DW_AT_name("comando")
      17                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("comando")
      18                            .dwattr $C$DW$1, DW_AT_location[DW_OP_addr comando]
      19                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$6)
      20                            .dwattr $C$DW$1, DW_AT_external
      21                            .dwattr $C$DW$1, DW_AT_decl_file("..\UART.h")
      22                            .dwattr $C$DW$1, DW_AT_decl_line(0x6f)
      23                            .dwattr $C$DW$1, DW_AT_decl_column(0x06)
      24                    
      25                            .global confirmacao
      26                            .common confirmacao,1,1
      27                    $C$DW$2 .dwtag  DW_TAG_variable
      28                            .dwattr $C$DW$2, DW_AT_name("confirmacao")
      29                            .dwattr $C$DW$2, DW_AT_TI_symbol_name("confirmacao")
      30                            .dwattr $C$DW$2, DW_AT_location[DW_OP_addr confirmacao]
      31                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$6)
      32                            .dwattr $C$DW$2, DW_AT_external
      33                            .dwattr $C$DW$2, DW_AT_decl_file("..\UART.h")
      34                            .dwattr $C$DW$2, DW_AT_decl_line(0x70)
      35                            .dwattr $C$DW$2, DW_AT_decl_column(0x06)
      36                    
      37                            .global confirmacao2
      38                            .common confirmacao2,1,1
      39                    $C$DW$3 .dwtag  DW_TAG_variable
      40                            .dwattr $C$DW$3, DW_AT_name("confirmacao2")
      41                            .dwattr $C$DW$3, DW_AT_TI_symbol_name("confirmacao2")
      42                            .dwattr $C$DW$3, DW_AT_location[DW_OP_addr confirmacao2]
      43                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$6)
      44                            .dwattr $C$DW$3, DW_AT_external
      45                            .dwattr $C$DW$3, DW_AT_decl_file("..\UART.h")
      46                            .dwattr $C$DW$3, DW_AT_decl_line(0x71)
      47                            .dwattr $C$DW$3, DW_AT_decl_column(0x06)
      48                    
      49                            .global CONTROLE_ON
      50 00000000                   .data
      51                            .align  4
      52                            .elfsym CONTROLE_ON,SYM_SIZE(4)
      53 00000000           CONTROLE_ON:
      54 00000000 00000000          .bits           0,32
      55                                            ; CONTROLE_ON @ 0
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    2

      56                    
      57                    $C$DW$4 .dwtag  DW_TAG_variable
      58                            .dwattr $C$DW$4, DW_AT_name("CONTROLE_ON")
      59                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("CONTROLE_ON")
      60                            .dwattr $C$DW$4, DW_AT_location[DW_OP_addr CONTROLE_ON]
      61                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
      62                            .dwattr $C$DW$4, DW_AT_external
      63                            .dwattr $C$DW$4, DW_AT_decl_file("../MAIN.c")
      64                            .dwattr $C$DW$4, DW_AT_decl_line(0x33)
      65                            .dwattr $C$DW$4, DW_AT_decl_column(0x05)
      66                    
      67                            .global count_display
      68 00000004                   .data
      69                            .align  4
      70                            .elfsym count_display,SYM_SIZE(4)
      71 00000004           count_display:
      72 00000004 00000000          .bits           0,32
      73                                            ; count_display @ 0
      74                    
      75                    $C$DW$5 .dwtag  DW_TAG_variable
      76                            .dwattr $C$DW$5, DW_AT_name("count_display")
      77                            .dwattr $C$DW$5, DW_AT_TI_symbol_name("count_display")
      78                            .dwattr $C$DW$5, DW_AT_location[DW_OP_addr count_display]
      79                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$10)
      80                            .dwattr $C$DW$5, DW_AT_external
      81                            .dwattr $C$DW$5, DW_AT_decl_file("../MAIN.c")
      82                            .dwattr $C$DW$5, DW_AT_decl_line(0x33)
      83                            .dwattr $C$DW$5, DW_AT_decl_column(0x14)
      84                    
      85                            .global angulo0
      86 00000008                   .data
      87                            .align  4
      88                            .elfsym angulo0,SYM_SIZE(4)
      89 00000008           angulo0:
      90 00000008 00000000          .bits           0,32
      91                                            ; angulo0 @ 0
      92                    
      93                    $C$DW$6 .dwtag  DW_TAG_variable
      94                            .dwattr $C$DW$6, DW_AT_name("angulo0")
      95                            .dwattr $C$DW$6, DW_AT_TI_symbol_name("angulo0")
      96                            .dwattr $C$DW$6, DW_AT_location[DW_OP_addr angulo0]
      97                            .dwattr $C$DW$6, DW_AT_type(*$C$DW$T$10)
      98                            .dwattr $C$DW$6, DW_AT_external
      99                            .dwattr $C$DW$6, DW_AT_decl_file("../MAIN.c")
     100                            .dwattr $C$DW$6, DW_AT_decl_line(0x33)
     101                            .dwattr $C$DW$6, DW_AT_decl_column(0x25)
     102                    
     103                            .global angulo1_aux
     104 0000000c                   .data
     105                            .align  4
     106                            .elfsym angulo1_aux,SYM_SIZE(4)
     107 0000000c           angulo1_aux:
     108 0000000c 00000000          .bits           0,32
     109                                            ; angulo1_aux @ 0
     110                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    3

     111                    $C$DW$7 .dwtag  DW_TAG_variable
     112                            .dwattr $C$DW$7, DW_AT_name("angulo1_aux")
     113                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("angulo1_aux")
     114                            .dwattr $C$DW$7, DW_AT_location[DW_OP_addr angulo1_aux]
     115                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
     116                            .dwattr $C$DW$7, DW_AT_external
     117                            .dwattr $C$DW$7, DW_AT_decl_file("../MAIN.c")
     118                            .dwattr $C$DW$7, DW_AT_decl_line(0x33)
     119                            .dwattr $C$DW$7, DW_AT_decl_column(0x30)
     120                    
     121                            .global dado_escolhido
     122 00000010                   .data
     123                            .align  4
     124                            .elfsym dado_escolhido,SYM_SIZE(4)
     125 00000010           dado_escolhido:
     126 00000010 00000000          .bits           0,32
     127                                            ; dado_escolhido @ 0
     128                    
     129                    $C$DW$8 .dwtag  DW_TAG_variable
     130                            .dwattr $C$DW$8, DW_AT_name("dado_escolhido")
     131                            .dwattr $C$DW$8, DW_AT_TI_symbol_name("dado_escolhido")
     132                            .dwattr $C$DW$8, DW_AT_location[DW_OP_addr dado_escolhido]
     133                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$10)
     134                            .dwattr $C$DW$8, DW_AT_external
     135                            .dwattr $C$DW$8, DW_AT_decl_file("../MAIN.c")
     136                            .dwattr $C$DW$8, DW_AT_decl_line(0x33)
     137                            .dwattr $C$DW$8, DW_AT_decl_column(0x3e)
     138                    
     139                            .global INICIO
     140 00000014                   .data
     141                            .align  4
     142                            .elfsym INICIO,SYM_SIZE(4)
     143 00000014           INICIO:
     144 00000014 00000000          .bits           0,32
     145                                            ; INICIO @ 0
     146                    
     147                    $C$DW$9 .dwtag  DW_TAG_variable
     148                            .dwattr $C$DW$9, DW_AT_name("INICIO")
     149                            .dwattr $C$DW$9, DW_AT_TI_symbol_name("INICIO")
     150                            .dwattr $C$DW$9, DW_AT_location[DW_OP_addr INICIO]
     151                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$10)
     152                            .dwattr $C$DW$9, DW_AT_external
     153                            .dwattr $C$DW$9, DW_AT_decl_file("../MAIN.c")
     154                            .dwattr $C$DW$9, DW_AT_decl_line(0x33)
     155                            .dwattr $C$DW$9, DW_AT_decl_column(0x4f)
     156                    
     157                            .global acao_controle
     158 00000018                   .data
     159                            .align  4
     160                            .elfsym acao_controle,SYM_SIZE(4)
     161 00000018           acao_controle:
     162 00000018 00000000          .bits           0,32
     163                                            ; acao_controle @ 0
     164                    
     165                    $C$DW$10        .dwtag  DW_TAG_variable
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    4

     166                            .dwattr $C$DW$10, DW_AT_name("acao_controle")
     167                            .dwattr $C$DW$10, DW_AT_TI_symbol_name("acao_controle")
     168                            .dwattr $C$DW$10, DW_AT_location[DW_OP_addr acao_controle]
     169                            .dwattr $C$DW$10, DW_AT_type(*$C$DW$T$10)
     170                            .dwattr $C$DW$10, DW_AT_external
     171                            .dwattr $C$DW$10, DW_AT_decl_file("../MAIN.c")
     172                            .dwattr $C$DW$10, DW_AT_decl_line(0x34)
     173                            .dwattr $C$DW$10, DW_AT_decl_column(0x05)
     174                    
     175                            .global buffer
     176                            .common buffer,400,4
     177                    $C$DW$11        .dwtag  DW_TAG_variable
     178                            .dwattr $C$DW$11, DW_AT_name("buffer")
     179                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("buffer")
     180                            .dwattr $C$DW$11, DW_AT_location[DW_OP_addr buffer]
     181                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$78)
     182                            .dwattr $C$DW$11, DW_AT_external
     183                            .dwattr $C$DW$11, DW_AT_decl_file("../MAIN.c")
     184                            .dwattr $C$DW$11, DW_AT_decl_line(0x34)
     185                            .dwattr $C$DW$11, DW_AT_decl_column(0x16)
     186                    
     187                            .global length
     188 0000001c                   .data
     189                            .align  4
     190                            .elfsym length,SYM_SIZE(4)
     191 0000001c           length:
     192 0000001c 00000000          .bits           0,32
     193                                            ; length @ 0
     194                    
     195                    $C$DW$12        .dwtag  DW_TAG_variable
     196                            .dwattr $C$DW$12, DW_AT_name("length")
     197                            .dwattr $C$DW$12, DW_AT_TI_symbol_name("length")
     198                            .dwattr $C$DW$12, DW_AT_location[DW_OP_addr length]
     199                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$10)
     200                            .dwattr $C$DW$12, DW_AT_external
     201                            .dwattr $C$DW$12, DW_AT_decl_file("../MAIN.c")
     202                            .dwattr $C$DW$12, DW_AT_decl_line(0x34)
     203                            .dwattr $C$DW$12, DW_AT_decl_column(0x23)
     204                    
     205                            .global numero_de_pontos_acao_controle
     206 00000020                   .data
     207                            .align  4
     208                            .elfsym numero_de_pontos_acao_controle,SYM_SIZE(4)
     209 00000020           numero_de_pontos_acao_controle:
     210 00000020 00000000          .bits           0,32
     211                                            ; numero_de_pontos_acao_controle @ 0
     212                    
     213                    $C$DW$13        .dwtag  DW_TAG_variable
     214                            .dwattr $C$DW$13, DW_AT_name("numero_de_pontos_acao_controle")
     215                            .dwattr $C$DW$13, DW_AT_TI_symbol_name("numero_de_pontos_acao_controle")
     216                            .dwattr $C$DW$13, DW_AT_location[DW_OP_addr numero_de_pontos_acao_controle]
     217                            .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$10)
     218                            .dwattr $C$DW$13, DW_AT_external
     219                            .dwattr $C$DW$13, DW_AT_decl_file("../MAIN.c")
     220                            .dwattr $C$DW$13, DW_AT_decl_line(0x34)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    5

     221                            .dwattr $C$DW$13, DW_AT_decl_column(0x2d)
     222                    
     223                            .global REF
     224 00000024                   .data
     225                            .align  4
     226                            .elfsym REF,SYM_SIZE(4)
     227 00000024           REF:
     228 00000024 00000000          .word   000000000h      ; REF @ 0 (0)
     229                    
     230                    $C$DW$14        .dwtag  DW_TAG_variable
     231                            .dwattr $C$DW$14, DW_AT_name("REF")
     232                            .dwattr $C$DW$14, DW_AT_TI_symbol_name("REF")
     233                            .dwattr $C$DW$14, DW_AT_location[DW_OP_addr REF]
     234                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$16)
     235                            .dwattr $C$DW$14, DW_AT_external
     236                            .dwattr $C$DW$14, DW_AT_decl_file("../MAIN.c")
     237                            .dwattr $C$DW$14, DW_AT_decl_line(0x35)
     238                            .dwattr $C$DW$14, DW_AT_decl_column(0x07)
     239                    
     240                            .global REF_controle
     241 00000028                   .data
     242                            .align  4
     243                            .elfsym REF_controle,SYM_SIZE(4)
     244 00000028           REF_controle:
     245 00000028 00000000          .word   000000000h      ; REF_controle @ 0 (0)
     246                    
     247                    $C$DW$15        .dwtag  DW_TAG_variable
     248                            .dwattr $C$DW$15, DW_AT_name("REF_controle")
     249                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("REF_controle")
     250                            .dwattr $C$DW$15, DW_AT_location[DW_OP_addr REF_controle]
     251                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$16)
     252                            .dwattr $C$DW$15, DW_AT_external
     253                            .dwattr $C$DW$15, DW_AT_decl_file("../MAIN.c")
     254                            .dwattr $C$DW$15, DW_AT_decl_line(0x35)
     255                            .dwattr $C$DW$15, DW_AT_decl_column(0x0e)
     256                    
     257                            .global ||V0||
     258 0000002c                   .data
     259                            .align  4
     260                            .elfsym ||V0||,SYM_SIZE(4)
     261 0000002c           ||V0||:
     262 0000002c 00000000          .word   000000000h      ; V0 @ 0 (0)
     263                    
     264                    $C$DW$16        .dwtag  DW_TAG_variable
     265                            .dwattr $C$DW$16, DW_AT_name("V0")
     266                            .dwattr $C$DW$16, DW_AT_TI_symbol_name("V0")
     267                            .dwattr $C$DW$16, DW_AT_location[DW_OP_addr ||V0||]
     268                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$16)
     269                            .dwattr $C$DW$16, DW_AT_external
     270                            .dwattr $C$DW$16, DW_AT_decl_file("../MAIN.c")
     271                            .dwattr $C$DW$16, DW_AT_decl_line(0x35)
     272                            .dwattr $C$DW$16, DW_AT_decl_column(0x1e)
     273                    
     274                            .global ||V1||
     275 00000030                   .data
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    6

     276                            .align  4
     277                            .elfsym ||V1||,SYM_SIZE(4)
     278 00000030           ||V1||:
     279 00000030 00000000          .word   000000000h      ; V1 @ 0 (0)
     280                    
     281                    $C$DW$17        .dwtag  DW_TAG_variable
     282                            .dwattr $C$DW$17, DW_AT_name("V1")
     283                            .dwattr $C$DW$17, DW_AT_TI_symbol_name("V1")
     284                            .dwattr $C$DW$17, DW_AT_location[DW_OP_addr ||V1||]
     285                            .dwattr $C$DW$17, DW_AT_type(*$C$DW$T$16)
     286                            .dwattr $C$DW$17, DW_AT_external
     287                            .dwattr $C$DW$17, DW_AT_decl_file("../MAIN.c")
     288                            .dwattr $C$DW$17, DW_AT_decl_line(0x35)
     289                            .dwattr $C$DW$17, DW_AT_decl_column(0x24)
     290                    
     291                            .global Vsaida_antigo
     292 00000034                   .data
     293                            .align  4
     294                            .elfsym Vsaida_antigo,SYM_SIZE(4)
     295 00000034           Vsaida_antigo:
     296 00000034 00000000          .word   000000000h      ; Vsaida_antigo @ 0 (0)
     297                    
     298                    $C$DW$18        .dwtag  DW_TAG_variable
     299                            .dwattr $C$DW$18, DW_AT_name("Vsaida_antigo")
     300                            .dwattr $C$DW$18, DW_AT_TI_symbol_name("Vsaida_antigo")
     301                            .dwattr $C$DW$18, DW_AT_location[DW_OP_addr Vsaida_antigo]
     302                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$16)
     303                            .dwattr $C$DW$18, DW_AT_external
     304                            .dwattr $C$DW$18, DW_AT_decl_file("../MAIN.c")
     305                            .dwattr $C$DW$18, DW_AT_decl_line(0x35)
     306                            .dwattr $C$DW$18, DW_AT_decl_column(0x2a)
     307                    
     308                            .global angulo1_normalizado
     309 00000038                   .data
     310                            .align  4
     311                            .elfsym angulo1_normalizado,SYM_SIZE(4)
     312 00000038           angulo1_normalizado:
     313 00000038 00000000          .word   000000000h      ; angulo1_normalizado @ 0 (0)
     314                    
     315                    $C$DW$19        .dwtag  DW_TAG_variable
     316                            .dwattr $C$DW$19, DW_AT_name("angulo1_normalizado")
     317                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("angulo1_normalizado")
     318                            .dwattr $C$DW$19, DW_AT_location[DW_OP_addr angulo1_normalizado]
     319                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$16)
     320                            .dwattr $C$DW$19, DW_AT_external
     321                            .dwattr $C$DW$19, DW_AT_decl_file("../MAIN.c")
     322                            .dwattr $C$DW$19, DW_AT_decl_line(0x35)
     323                            .dwattr $C$DW$19, DW_AT_decl_column(0x3b)
     324                    
     325                            .global Vsaida
     326 0000003c                   .data
     327                            .align  4
     328                            .elfsym Vsaida,SYM_SIZE(4)
     329 0000003c           Vsaida:
     330 0000003c 00000000          .word   000000000h      ; Vsaida @ 0 (0)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    7

     331                    
     332                    $C$DW$20        .dwtag  DW_TAG_variable
     333                            .dwattr $C$DW$20, DW_AT_name("Vsaida")
     334                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("Vsaida")
     335                            .dwattr $C$DW$20, DW_AT_location[DW_OP_addr Vsaida]
     336                            .dwattr $C$DW$20, DW_AT_type(*$C$DW$T$16)
     337                            .dwattr $C$DW$20, DW_AT_external
     338                            .dwattr $C$DW$20, DW_AT_decl_file("../MAIN.c")
     339                            .dwattr $C$DW$20, DW_AT_decl_line(0x35)
     340                            .dwattr $C$DW$20, DW_AT_decl_column(0x52)
     341                    
     342                            .global angulo0_normalizado
     343 00000040                   .data
     344                            .align  4
     345                            .elfsym angulo0_normalizado,SYM_SIZE(4)
     346 00000040           angulo0_normalizado:
     347 00000040 00000000          .word   000000000h      ; angulo0_normalizado @ 0 (0)
     348                    
     349                    $C$DW$21        .dwtag  DW_TAG_variable
     350                            .dwattr $C$DW$21, DW_AT_name("angulo0_normalizado")
     351                            .dwattr $C$DW$21, DW_AT_TI_symbol_name("angulo0_normalizado")
     352                            .dwattr $C$DW$21, DW_AT_location[DW_OP_addr angulo0_normalizado]
     353                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$16)
     354                            .dwattr $C$DW$21, DW_AT_external
     355                            .dwattr $C$DW$21, DW_AT_decl_file("../MAIN.c")
     356                            .dwattr $C$DW$21, DW_AT_decl_line(0x35)
     357                            .dwattr $C$DW$21, DW_AT_decl_column(0x5c)
     358                    
     359                            .global zerar_var
     360 00000044                   .data
     361                            .align  4
     362                            .elfsym zerar_var,SYM_SIZE(4)
     363 00000044           zerar_var:
     364 00000044 00000000          .word   000000000h      ; zerar_var @ 0 (0)
     365                    
     366                    $C$DW$22        .dwtag  DW_TAG_variable
     367                            .dwattr $C$DW$22, DW_AT_name("zerar_var")
     368                            .dwattr $C$DW$22, DW_AT_TI_symbol_name("zerar_var")
     369                            .dwattr $C$DW$22, DW_AT_location[DW_OP_addr zerar_var]
     370                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$16)
     371                            .dwattr $C$DW$22, DW_AT_external
     372                            .dwattr $C$DW$22, DW_AT_decl_file("../MAIN.c")
     373                            .dwattr $C$DW$22, DW_AT_decl_line(0x35)
     374                            .dwattr $C$DW$22, DW_AT_decl_column(0x73)
     375                    
     376                            .global RPM
     377 00000048                   .data
     378                            .align  4
     379                            .elfsym RPM,SYM_SIZE(4)
     380 00000048           RPM:
     381 00000048 00000000          .word   000000000h      ; RPM @ 0 (0)
     382                    
     383                    $C$DW$23        .dwtag  DW_TAG_variable
     384                            .dwattr $C$DW$23, DW_AT_name("RPM")
     385                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("RPM")
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    8

     386                            .dwattr $C$DW$23, DW_AT_location[DW_OP_addr RPM]
     387                            .dwattr $C$DW$23, DW_AT_type(*$C$DW$T$16)
     388                            .dwattr $C$DW$23, DW_AT_external
     389                            .dwattr $C$DW$23, DW_AT_decl_file("../MAIN.c")
     390                            .dwattr $C$DW$23, DW_AT_decl_line(0x35)
     391                            .dwattr $C$DW$23, DW_AT_decl_column(0x7f)
     392                    
     393                            .global DADOOO
     394 0000004c                   .data
     395                            .align  4
     396                            .elfsym DADOOO,SYM_SIZE(4)
     397 0000004c           DADOOO:
     398 0000004c 00000000          .word   000000000h      ; DADOOO @ 0 (0)
     399                    
     400                    $C$DW$24        .dwtag  DW_TAG_variable
     401                            .dwattr $C$DW$24, DW_AT_name("DADOOO")
     402                            .dwattr $C$DW$24, DW_AT_TI_symbol_name("DADOOO")
     403                            .dwattr $C$DW$24, DW_AT_location[DW_OP_addr DADOOO]
     404                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$16)
     405                            .dwattr $C$DW$24, DW_AT_external
     406                            .dwattr $C$DW$24, DW_AT_decl_file("../MAIN.c")
     407                            .dwattr $C$DW$24, DW_AT_decl_line(0x35)
     408                            .dwattr $C$DW$24, DW_AT_decl_column(0x87)
     409                    
     410                            .global angulo0aux
     411 00000050                   .data
     412                            .align  4
     413                            .elfsym angulo0aux,SYM_SIZE(4)
     414 00000050           angulo0aux:
     415 00000050 00000000          .bits           0,32
     416                                            ; angulo0aux @ 0
     417                    
     418                    $C$DW$25        .dwtag  DW_TAG_variable
     419                            .dwattr $C$DW$25, DW_AT_name("angulo0aux")
     420                            .dwattr $C$DW$25, DW_AT_TI_symbol_name("angulo0aux")
     421                            .dwattr $C$DW$25, DW_AT_location[DW_OP_addr angulo0aux]
     422                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
     423                            .dwattr $C$DW$25, DW_AT_external
     424                            .dwattr $C$DW$25, DW_AT_decl_file("../MAIN.c")
     425                            .dwattr $C$DW$25, DW_AT_decl_line(0x36)
     426                            .dwattr $C$DW$25, DW_AT_decl_column(0x05)
     427                    
     428                            .global angulo1aux
     429 00000054                   .data
     430                            .align  4
     431                            .elfsym angulo1aux,SYM_SIZE(4)
     432 00000054           angulo1aux:
     433 00000054 00000000          .bits           0,32
     434                                            ; angulo1aux @ 0
     435                    
     436                    $C$DW$26        .dwtag  DW_TAG_variable
     437                            .dwattr $C$DW$26, DW_AT_name("angulo1aux")
     438                            .dwattr $C$DW$26, DW_AT_TI_symbol_name("angulo1aux")
     439                            .dwattr $C$DW$26, DW_AT_location[DW_OP_addr angulo1aux]
     440                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$10)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE    9

     441                            .dwattr $C$DW$26, DW_AT_external
     442                            .dwattr $C$DW$26, DW_AT_decl_file("../MAIN.c")
     443                            .dwattr $C$DW$26, DW_AT_decl_line(0x36)
     444                            .dwattr $C$DW$26, DW_AT_decl_column(0x13)
     445                    
     446                            .global primeira
     447 00000058                   .data
     448                            .align  4
     449                            .elfsym primeira,SYM_SIZE(4)
     450 00000058           primeira:
     451 00000058 00000001          .bits           0x1,32
     452                                            ; primeira @ 0
     453                    
     454                    $C$DW$27        .dwtag  DW_TAG_variable
     455                            .dwattr $C$DW$27, DW_AT_name("primeira")
     456                            .dwattr $C$DW$27, DW_AT_TI_symbol_name("primeira")
     457                            .dwattr $C$DW$27, DW_AT_location[DW_OP_addr primeira]
     458                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$10)
     459                            .dwattr $C$DW$27, DW_AT_external
     460                            .dwattr $C$DW$27, DW_AT_decl_file("../MAIN.c")
     461                            .dwattr $C$DW$27, DW_AT_decl_line(0x36)
     462                            .dwattr $C$DW$27, DW_AT_decl_column(0x21)
     463                    
     464                            .global i
     465 0000005c                   .data
     466                            .align  4
     467                            .elfsym i,SYM_SIZE(4)
     468 0000005c           i:
     469 0000005c 00000000          .bits           0,32
     470                                            ; i @ 0
     471                    
     472                    $C$DW$28        .dwtag  DW_TAG_variable
     473                            .dwattr $C$DW$28, DW_AT_name("i")
     474                            .dwattr $C$DW$28, DW_AT_TI_symbol_name("i")
     475                            .dwattr $C$DW$28, DW_AT_location[DW_OP_addr i]
     476                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$10)
     477                            .dwattr $C$DW$28, DW_AT_external
     478                            .dwattr $C$DW$28, DW_AT_decl_file("../MAIN.c")
     479                            .dwattr $C$DW$28, DW_AT_decl_line(0x36)
     480                            .dwattr $C$DW$28, DW_AT_decl_column(0x2d)
     481                    
     482                            .global ii
     483 00000060                   .data
     484                            .align  4
     485                            .elfsym ii,SYM_SIZE(4)
     486 00000060           ii:
     487 00000060 00000000          .bits           0,32
     488                                            ; ii @ 0
     489                    
     490                    $C$DW$29        .dwtag  DW_TAG_variable
     491                            .dwattr $C$DW$29, DW_AT_name("ii")
     492                            .dwattr $C$DW$29, DW_AT_TI_symbol_name("ii")
     493                            .dwattr $C$DW$29, DW_AT_location[DW_OP_addr ii]
     494                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$10)
     495                            .dwattr $C$DW$29, DW_AT_external
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   10

     496                            .dwattr $C$DW$29, DW_AT_decl_file("../MAIN.c")
     497                            .dwattr $C$DW$29, DW_AT_decl_line(0x36)
     498                            .dwattr $C$DW$29, DW_AT_decl_column(0x32)
     499                    
     500                            .global dado_a_ser_enviado
     501 00000064                   .data
     502                            .align  4
     503                            .elfsym dado_a_ser_enviado,SYM_SIZE(4)
     504 00000064           dado_a_ser_enviado:
     505 00000064 00000000          .bits           0,32
     506                                            ; dado_a_ser_enviado @ 0
     507                    
     508                    $C$DW$30        .dwtag  DW_TAG_variable
     509                            .dwattr $C$DW$30, DW_AT_name("dado_a_ser_enviado")
     510                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("dado_a_ser_enviado")
     511                            .dwattr $C$DW$30, DW_AT_location[DW_OP_addr dado_a_ser_enviado]
     512                            .dwattr $C$DW$30, DW_AT_type(*$C$DW$T$10)
     513                            .dwattr $C$DW$30, DW_AT_external
     514                            .dwattr $C$DW$30, DW_AT_decl_file("../MAIN.c")
     515                            .dwattr $C$DW$30, DW_AT_decl_line(0x36)
     516                            .dwattr $C$DW$30, DW_AT_decl_column(0x38)
     517                    
     518                            .global dado_a_ser_enviado2
     519 00000068                   .data
     520                            .align  4
     521                            .elfsym dado_a_ser_enviado2,SYM_SIZE(4)
     522 00000068           dado_a_ser_enviado2:
     523 00000068 00000000          .bits           0,32
     524                                            ; dado_a_ser_enviado2 @ 0
     525                    
     526                    $C$DW$31        .dwtag  DW_TAG_variable
     527                            .dwattr $C$DW$31, DW_AT_name("dado_a_ser_enviado2")
     528                            .dwattr $C$DW$31, DW_AT_TI_symbol_name("dado_a_ser_enviado2")
     529                            .dwattr $C$DW$31, DW_AT_location[DW_OP_addr dado_a_ser_enviado2]
     530                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$10)
     531                            .dwattr $C$DW$31, DW_AT_external
     532                            .dwattr $C$DW$31, DW_AT_decl_file("../MAIN.c")
     533                            .dwattr $C$DW$31, DW_AT_decl_line(0x36)
     534                            .dwattr $C$DW$31, DW_AT_decl_column(0x4d)
     535                    
     536                            .global comando_decimal
     537 0000006c                   .data
     538                            .align  4
     539                            .elfsym comando_decimal,SYM_SIZE(4)
     540 0000006c           comando_decimal:
     541 0000006c 00000000          .bits           0,32
     542                                            ; comando_decimal @ 0
     543                    
     544                    $C$DW$32        .dwtag  DW_TAG_variable
     545                            .dwattr $C$DW$32, DW_AT_name("comando_decimal")
     546                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("comando_decimal")
     547                            .dwattr $C$DW$32, DW_AT_location[DW_OP_addr comando_decimal]
     548                            .dwattr $C$DW$32, DW_AT_type(*$C$DW$T$10)
     549                            .dwattr $C$DW$32, DW_AT_external
     550                            .dwattr $C$DW$32, DW_AT_decl_file("../MAIN.c")
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   11

     551                            .dwattr $C$DW$32, DW_AT_decl_line(0x36)
     552                            .dwattr $C$DW$32, DW_AT_decl_column(0x63)
     553                    
     554                            .global Vsaida_ant
     555 00000070                   .data
     556                            .align  4
     557                            .elfsym Vsaida_ant,SYM_SIZE(4)
     558 00000070           Vsaida_ant:
     559 00000070 00000000          .bits           0,32
     560                                            ; Vsaida_ant @ 0
     561                    
     562                    $C$DW$33        .dwtag  DW_TAG_variable
     563                            .dwattr $C$DW$33, DW_AT_name("Vsaida_ant")
     564                            .dwattr $C$DW$33, DW_AT_TI_symbol_name("Vsaida_ant")
     565                            .dwattr $C$DW$33, DW_AT_location[DW_OP_addr Vsaida_ant]
     566                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$10)
     567                            .dwattr $C$DW$33, DW_AT_external
     568                            .dwattr $C$DW$33, DW_AT_decl_file("../MAIN.c")
     569                            .dwattr $C$DW$33, DW_AT_decl_line(0x36)
     570                            .dwattr $C$DW$33, DW_AT_decl_column(0x76)
     571                    
     572                            .global vet1
     573                            .common vet1,16000,4
     574                    $C$DW$34        .dwtag  DW_TAG_variable
     575                            .dwattr $C$DW$34, DW_AT_name("vet1")
     576                            .dwattr $C$DW$34, DW_AT_TI_symbol_name("vet1")
     577                            .dwattr $C$DW$34, DW_AT_location[DW_OP_addr vet1]
     578                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$171)
     579                            .dwattr $C$DW$34, DW_AT_external
     580                            .dwattr $C$DW$34, DW_AT_decl_file("../MAIN.c")
     581                            .dwattr $C$DW$34, DW_AT_decl_line(0x37)
     582                            .dwattr $C$DW$34, DW_AT_decl_column(0x07)
     583                    
     584                            .global auxiliar
     585 00000074                   .data
     586                            .align  4
     587                            .elfsym auxiliar,SYM_SIZE(4)
     588 00000074           auxiliar:
     589 00000074 00000000          .bits           0,32
     590                                            ; auxiliar @ 0
     591                    
     592                    $C$DW$35        .dwtag  DW_TAG_variable
     593                            .dwattr $C$DW$35, DW_AT_name("auxiliar")
     594                            .dwattr $C$DW$35, DW_AT_TI_symbol_name("auxiliar")
     595                            .dwattr $C$DW$35, DW_AT_location[DW_OP_addr auxiliar]
     596                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$10)
     597                            .dwattr $C$DW$35, DW_AT_external
     598                            .dwattr $C$DW$35, DW_AT_decl_file("../MAIN.c")
     599                            .dwattr $C$DW$35, DW_AT_decl_line(0x38)
     600                            .dwattr $C$DW$35, DW_AT_decl_column(0x05)
     601                    
     602                            .global Kp
     603 00000078                   .data
     604                            .align  4
     605                            .elfsym Kp,SYM_SIZE(4)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   12

     606 00000078           Kp:
     607 00000078 3F59999A          .word   03f59999ah      ; Kp @ 0 (0.85000002384185791016)
     608                    
     609                    $C$DW$36        .dwtag  DW_TAG_variable
     610                            .dwattr $C$DW$36, DW_AT_name("Kp")
     611                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("Kp")
     612                            .dwattr $C$DW$36, DW_AT_location[DW_OP_addr Kp]
     613                            .dwattr $C$DW$36, DW_AT_type(*$C$DW$T$16)
     614                            .dwattr $C$DW$36, DW_AT_external
     615                            .dwattr $C$DW$36, DW_AT_decl_file("../MAIN.c")
     616                            .dwattr $C$DW$36, DW_AT_decl_line(0x3d)
     617                            .dwattr $C$DW$36, DW_AT_decl_column(0x07)
     618                    
     619                            .global Ti
     620 0000007c                   .data
     621                            .align  4
     622                            .elfsym Ti,SYM_SIZE(4)
     623 0000007c           Ti:
     624 0000007c 3E99999A          .word   03e99999ah      ; Ti @ 0 (0.30000001192092895508)
     625                    
     626                    $C$DW$37        .dwtag  DW_TAG_variable
     627                            .dwattr $C$DW$37, DW_AT_name("Ti")
     628                            .dwattr $C$DW$37, DW_AT_TI_symbol_name("Ti")
     629                            .dwattr $C$DW$37, DW_AT_location[DW_OP_addr Ti]
     630                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$16)
     631                            .dwattr $C$DW$37, DW_AT_external
     632                            .dwattr $C$DW$37, DW_AT_decl_file("../MAIN.c")
     633                            .dwattr $C$DW$37, DW_AT_decl_line(0x3e)
     634                            .dwattr $C$DW$37, DW_AT_decl_column(0x07)
     635                    
     636                            .global Td
     637 00000080                   .data
     638                            .align  4
     639                            .elfsym Td,SYM_SIZE(4)
     640 00000080           Td:
     641 00000080 3DE147AE          .word   03de147aeh      ; Td @ 0 (0.10999999940395355225)
     642                    
     643                    $C$DW$38        .dwtag  DW_TAG_variable
     644                            .dwattr $C$DW$38, DW_AT_name("Td")
     645                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("Td")
     646                            .dwattr $C$DW$38, DW_AT_location[DW_OP_addr Td]
     647                            .dwattr $C$DW$38, DW_AT_type(*$C$DW$T$16)
     648                            .dwattr $C$DW$38, DW_AT_external
     649                            .dwattr $C$DW$38, DW_AT_decl_file("../MAIN.c")
     650                            .dwattr $C$DW$38, DW_AT_decl_line(0x3f)
     651                            .dwattr $C$DW$38, DW_AT_decl_column(0x07)
     652                    
     653                            .global N
     654 00000084                   .data
     655                            .align  4
     656                            .elfsym N,SYM_SIZE(4)
     657 00000084           N:
     658 00000084 41C80000          .word   041c80000h      ; N @ 0 (25)
     659                    
     660                    $C$DW$39        .dwtag  DW_TAG_variable
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   13

     661                            .dwattr $C$DW$39, DW_AT_name("N")
     662                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("N")
     663                            .dwattr $C$DW$39, DW_AT_location[DW_OP_addr N]
     664                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$16)
     665                            .dwattr $C$DW$39, DW_AT_external
     666                            .dwattr $C$DW$39, DW_AT_decl_file("../MAIN.c")
     667                            .dwattr $C$DW$39, DW_AT_decl_line(0x43)
     668                            .dwattr $C$DW$39, DW_AT_decl_column(0x07)
     669                    
     670                            .global e_aw
     671 00000088                   .data
     672                            .align  4
     673                            .elfsym e_aw,SYM_SIZE(4)
     674 00000088           e_aw:
     675 00000088 00000000          .word   000000000h      ; e_aw @ 0 (0)
     676                    
     677                    $C$DW$40        .dwtag  DW_TAG_variable
     678                            .dwattr $C$DW$40, DW_AT_name("e_aw")
     679                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("e_aw")
     680                            .dwattr $C$DW$40, DW_AT_location[DW_OP_addr e_aw]
     681                            .dwattr $C$DW$40, DW_AT_type(*$C$DW$T$16)
     682                            .dwattr $C$DW$40, DW_AT_external
     683                            .dwattr $C$DW$40, DW_AT_decl_file("../MAIN.c")
     684                            .dwattr $C$DW$40, DW_AT_decl_line(0x44)
     685                            .dwattr $C$DW$40, DW_AT_decl_column(0x07)
     686                    
     687                            .global A
     688 0000008c                   .data
     689                            .align  4
     690                            .elfsym A,SYM_SIZE(4)
     691 0000008c           A:
     692 0000008c 00000000          .word   000000000h      ; A @ 0 (0)
     693                    
     694                    $C$DW$41        .dwtag  DW_TAG_variable
     695                            .dwattr $C$DW$41, DW_AT_name("A")
     696                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("A")
     697                            .dwattr $C$DW$41, DW_AT_location[DW_OP_addr A]
     698                            .dwattr $C$DW$41, DW_AT_type(*$C$DW$T$16)
     699                            .dwattr $C$DW$41, DW_AT_external
     700                            .dwattr $C$DW$41, DW_AT_decl_file("../MAIN.c")
     701                            .dwattr $C$DW$41, DW_AT_decl_line(0x46)
     702                            .dwattr $C$DW$41, DW_AT_decl_column(0x07)
     703                    
     704                            .global B
     705 00000090                   .data
     706                            .align  4
     707                            .elfsym B,SYM_SIZE(4)
     708 00000090           B:
     709 00000090 00000000          .word   000000000h      ; B @ 0 (0)
     710                    
     711                    $C$DW$42        .dwtag  DW_TAG_variable
     712                            .dwattr $C$DW$42, DW_AT_name("B")
     713                            .dwattr $C$DW$42, DW_AT_TI_symbol_name("B")
     714                            .dwattr $C$DW$42, DW_AT_location[DW_OP_addr B]
     715                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$16)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   14

     716                            .dwattr $C$DW$42, DW_AT_external
     717                            .dwattr $C$DW$42, DW_AT_decl_file("../MAIN.c")
     718                            .dwattr $C$DW$42, DW_AT_decl_line(0x46)
     719                            .dwattr $C$DW$42, DW_AT_decl_column(0x0c)
     720                    
     721                            .global a
     722 00000094                   .data
     723                            .align  4
     724                            .elfsym a,SYM_SIZE(4)
     725 00000094           a:
     726 00000094 00000000          .word   000000000h      ; a @ 0 (0)
     727                    
     728                    $C$DW$43        .dwtag  DW_TAG_variable
     729                            .dwattr $C$DW$43, DW_AT_name("a")
     730                            .dwattr $C$DW$43, DW_AT_TI_symbol_name("a")
     731                            .dwattr $C$DW$43, DW_AT_location[DW_OP_addr a]
     732                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$16)
     733                            .dwattr $C$DW$43, DW_AT_external
     734                            .dwattr $C$DW$43, DW_AT_decl_file("../MAIN.c")
     735                            .dwattr $C$DW$43, DW_AT_decl_line(0x46)
     736                            .dwattr $C$DW$43, DW_AT_decl_column(0x11)
     737                    
     738                            .global wc
     739 00000098                   .data
     740                            .align  4
     741                            .elfsym wc,SYM_SIZE(4)
     742 00000098           wc:
     743 00000098 00000000          .word   000000000h      ; wc @ 0 (0)
     744                    
     745                    $C$DW$44        .dwtag  DW_TAG_variable
     746                            .dwattr $C$DW$44, DW_AT_name("wc")
     747                            .dwattr $C$DW$44, DW_AT_TI_symbol_name("wc")
     748                            .dwattr $C$DW$44, DW_AT_location[DW_OP_addr wc]
     749                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$16)
     750                            .dwattr $C$DW$44, DW_AT_external
     751                            .dwattr $C$DW$44, DW_AT_decl_file("../MAIN.c")
     752                            .dwattr $C$DW$44, DW_AT_decl_line(0x46)
     753                            .dwattr $C$DW$44, DW_AT_decl_column(0x16)
     754                    
     755                            .global pi
     756 0000009c                   .data
     757                            .align  4
     758                            .elfsym pi,SYM_SIZE(4)
     759 0000009c           pi:
     760 0000009c 40490FDB          .word   040490fdbh      ; pi @ 0 (3.14159274101257324219)
     761                    
     762                    $C$DW$45        .dwtag  DW_TAG_variable
     763                            .dwattr $C$DW$45, DW_AT_name("pi")
     764                            .dwattr $C$DW$45, DW_AT_TI_symbol_name("pi")
     765                            .dwattr $C$DW$45, DW_AT_location[DW_OP_addr pi]
     766                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$16)
     767                            .dwattr $C$DW$45, DW_AT_external
     768                            .dwattr $C$DW$45, DW_AT_decl_file("../MAIN.c")
     769                            .dwattr $C$DW$45, DW_AT_decl_line(0x46)
     770                            .dwattr $C$DW$45, DW_AT_decl_column(0x1c)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   15

     771                    
     772                            .global Ud_ant
     773 000000a0                   .data
     774                            .align  4
     775                            .elfsym Ud_ant,SYM_SIZE(4)
     776 000000a0           Ud_ant:
     777 000000a0 00000000          .word   000000000h      ; Ud_ant @ 0 (0)
     778                    
     779                    $C$DW$46        .dwtag  DW_TAG_variable
     780                            .dwattr $C$DW$46, DW_AT_name("Ud_ant")
     781                            .dwattr $C$DW$46, DW_AT_TI_symbol_name("Ud_ant")
     782                            .dwattr $C$DW$46, DW_AT_location[DW_OP_addr Ud_ant]
     783                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$16)
     784                            .dwattr $C$DW$46, DW_AT_external
     785                            .dwattr $C$DW$46, DW_AT_decl_file("../MAIN.c")
     786                            .dwattr $C$DW$46, DW_AT_decl_line(0x48)
     787                            .dwattr $C$DW$46, DW_AT_decl_column(0x07)
     788                    
     789                            .global Ud
     790 000000a4                   .data
     791                            .align  4
     792                            .elfsym Ud,SYM_SIZE(4)
     793 000000a4           Ud:
     794 000000a4 00000000          .word   000000000h      ; Ud @ 0 (0)
     795                    
     796                    $C$DW$47        .dwtag  DW_TAG_variable
     797                            .dwattr $C$DW$47, DW_AT_name("Ud")
     798                            .dwattr $C$DW$47, DW_AT_TI_symbol_name("Ud")
     799                            .dwattr $C$DW$47, DW_AT_location[DW_OP_addr Ud]
     800                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$16)
     801                            .dwattr $C$DW$47, DW_AT_external
     802                            .dwattr $C$DW$47, DW_AT_decl_file("../MAIN.c")
     803                            .dwattr $C$DW$47, DW_AT_decl_line(0x48)
     804                            .dwattr $C$DW$47, DW_AT_decl_column(0x11)
     805                    
     806                            .global Ui
     807 000000a8                   .data
     808                            .align  4
     809                            .elfsym Ui,SYM_SIZE(4)
     810 000000a8           Ui:
     811 000000a8 00000000          .word   000000000h      ; Ui @ 0 (0)
     812                    
     813                    $C$DW$48        .dwtag  DW_TAG_variable
     814                            .dwattr $C$DW$48, DW_AT_name("Ui")
     815                            .dwattr $C$DW$48, DW_AT_TI_symbol_name("Ui")
     816                            .dwattr $C$DW$48, DW_AT_location[DW_OP_addr Ui]
     817                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$16)
     818                            .dwattr $C$DW$48, DW_AT_external
     819                            .dwattr $C$DW$48, DW_AT_decl_file("../MAIN.c")
     820                            .dwattr $C$DW$48, DW_AT_decl_line(0x48)
     821                            .dwattr $C$DW$48, DW_AT_decl_column(0x17)
     822                    
     823                            .global Ui_ant
     824 000000ac                   .data
     825                            .align  4
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   16

     826                            .elfsym Ui_ant,SYM_SIZE(4)
     827 000000ac           Ui_ant:
     828 000000ac 00000000          .word   000000000h      ; Ui_ant @ 0 (0)
     829                    
     830                    $C$DW$49        .dwtag  DW_TAG_variable
     831                            .dwattr $C$DW$49, DW_AT_name("Ui_ant")
     832                            .dwattr $C$DW$49, DW_AT_TI_symbol_name("Ui_ant")
     833                            .dwattr $C$DW$49, DW_AT_location[DW_OP_addr Ui_ant]
     834                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$16)
     835                            .dwattr $C$DW$49, DW_AT_external
     836                            .dwattr $C$DW$49, DW_AT_decl_file("../MAIN.c")
     837                            .dwattr $C$DW$49, DW_AT_decl_line(0x48)
     838                            .dwattr $C$DW$49, DW_AT_decl_column(0x1d)
     839                    
     840                            .global angulo1_ant
     841 000000b0                   .data
     842                            .align  4
     843                            .elfsym angulo1_ant,SYM_SIZE(4)
     844 000000b0           angulo1_ant:
     845 000000b0 00000000          .word   000000000h      ; angulo1_ant @ 0 (0)
     846                    
     847                    $C$DW$50        .dwtag  DW_TAG_variable
     848                            .dwattr $C$DW$50, DW_AT_name("angulo1_ant")
     849                            .dwattr $C$DW$50, DW_AT_TI_symbol_name("angulo1_ant")
     850                            .dwattr $C$DW$50, DW_AT_location[DW_OP_addr angulo1_ant]
     851                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$16)
     852                            .dwattr $C$DW$50, DW_AT_external
     853                            .dwattr $C$DW$50, DW_AT_decl_file("../MAIN.c")
     854                            .dwattr $C$DW$50, DW_AT_decl_line(0x48)
     855                            .dwattr $C$DW$50, DW_AT_decl_column(0x27)
     856                    
     857                            .global Up
     858 000000b4                   .data
     859                            .align  4
     860                            .elfsym Up,SYM_SIZE(4)
     861 000000b4           Up:
     862 000000b4 00000000          .word   000000000h      ; Up @ 0 (0)
     863                    
     864                    $C$DW$51        .dwtag  DW_TAG_variable
     865                            .dwattr $C$DW$51, DW_AT_name("Up")
     866                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("Up")
     867                            .dwattr $C$DW$51, DW_AT_location[DW_OP_addr Up]
     868                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$16)
     869                            .dwattr $C$DW$51, DW_AT_external
     870                            .dwattr $C$DW$51, DW_AT_decl_file("../MAIN.c")
     871                            .dwattr $C$DW$51, DW_AT_decl_line(0x48)
     872                            .dwattr $C$DW$51, DW_AT_decl_column(0x36)
     873                    
     874                            .global angulo1
     875 000000b8                   .data
     876                            .align  4
     877                            .elfsym angulo1,SYM_SIZE(4)
     878 000000b8           angulo1:
     879 000000b8 00000000          .word   000000000h      ; angulo1 @ 0 (0)
     880                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   17

     881                    $C$DW$52        .dwtag  DW_TAG_variable
     882                            .dwattr $C$DW$52, DW_AT_name("angulo1")
     883                            .dwattr $C$DW$52, DW_AT_TI_symbol_name("angulo1")
     884                            .dwattr $C$DW$52, DW_AT_location[DW_OP_addr angulo1]
     885                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$16)
     886                            .dwattr $C$DW$52, DW_AT_external
     887                            .dwattr $C$DW$52, DW_AT_decl_file("../MAIN.c")
     888                            .dwattr $C$DW$52, DW_AT_decl_line(0x48)
     889                            .dwattr $C$DW$52, DW_AT_decl_column(0x3c)
     890                    
     891                            .global erro
     892 000000bc                   .data
     893                            .align  4
     894                            .elfsym erro,SYM_SIZE(4)
     895 000000bc           erro:
     896 000000bc 00000000          .word   000000000h      ; erro @ 0 (0)
     897                    
     898                    $C$DW$53        .dwtag  DW_TAG_variable
     899                            .dwattr $C$DW$53, DW_AT_name("erro")
     900                            .dwattr $C$DW$53, DW_AT_TI_symbol_name("erro")
     901                            .dwattr $C$DW$53, DW_AT_location[DW_OP_addr erro]
     902                            .dwattr $C$DW$53, DW_AT_type(*$C$DW$T$16)
     903                            .dwattr $C$DW$53, DW_AT_external
     904                            .dwattr $C$DW$53, DW_AT_decl_file("../MAIN.c")
     905                            .dwattr $C$DW$53, DW_AT_decl_line(0x48)
     906                            .dwattr $C$DW$53, DW_AT_decl_column(0x47)
     907                    
     908                            .global erro_ant
     909 000000c0                   .data
     910                            .align  4
     911                            .elfsym erro_ant,SYM_SIZE(4)
     912 000000c0           erro_ant:
     913 000000c0 00000000          .word   000000000h      ; erro_ant @ 0 (0)
     914                    
     915                    $C$DW$54        .dwtag  DW_TAG_variable
     916                            .dwattr $C$DW$54, DW_AT_name("erro_ant")
     917                            .dwattr $C$DW$54, DW_AT_TI_symbol_name("erro_ant")
     918                            .dwattr $C$DW$54, DW_AT_location[DW_OP_addr erro_ant]
     919                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$16)
     920                            .dwattr $C$DW$54, DW_AT_external
     921                            .dwattr $C$DW$54, DW_AT_decl_file("../MAIN.c")
     922                            .dwattr $C$DW$54, DW_AT_decl_line(0x48)
     923                            .dwattr $C$DW$54, DW_AT_decl_column(0x4f)
     924                    
     925                            .global angulo1_ant_2
     926 000000c4                   .data
     927                            .align  4
     928                            .elfsym angulo1_ant_2,SYM_SIZE(4)
     929 000000c4           angulo1_ant_2:
     930 000000c4 00000000          .word   000000000h      ; angulo1_ant_2 @ 0 (0)
     931                    
     932                    $C$DW$55        .dwtag  DW_TAG_variable
     933                            .dwattr $C$DW$55, DW_AT_name("angulo1_ant_2")
     934                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("angulo1_ant_2")
     935                            .dwattr $C$DW$55, DW_AT_location[DW_OP_addr angulo1_ant_2]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   18

     936                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$16)
     937                            .dwattr $C$DW$55, DW_AT_external
     938                            .dwattr $C$DW$55, DW_AT_decl_file("../MAIN.c")
     939                            .dwattr $C$DW$55, DW_AT_decl_line(0x48)
     940                            .dwattr $C$DW$55, DW_AT_decl_column(0x5a)
     941                    
     942                            .global e_filtro
     943 000000c8                   .data
     944                            .align  4
     945                            .elfsym e_filtro,SYM_SIZE(4)
     946 000000c8           e_filtro:
     947 000000c8 00000000          .word   000000000h      ; e_filtro @ 0 (0)
     948                    
     949                    $C$DW$56        .dwtag  DW_TAG_variable
     950                            .dwattr $C$DW$56, DW_AT_name("e_filtro")
     951                            .dwattr $C$DW$56, DW_AT_TI_symbol_name("e_filtro")
     952                            .dwattr $C$DW$56, DW_AT_location[DW_OP_addr e_filtro]
     953                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$16)
     954                            .dwattr $C$DW$56, DW_AT_external
     955                            .dwattr $C$DW$56, DW_AT_decl_file("../MAIN.c")
     956                            .dwattr $C$DW$56, DW_AT_decl_line(0x48)
     957                            .dwattr $C$DW$56, DW_AT_decl_column(0x6b)
     958                    
     959                            .global u_filtro
     960 000000cc                   .data
     961                            .align  4
     962                            .elfsym u_filtro,SYM_SIZE(4)
     963 000000cc           u_filtro:
     964 000000cc 00000000          .word   000000000h      ; u_filtro @ 0 (0)
     965                    
     966                    $C$DW$57        .dwtag  DW_TAG_variable
     967                            .dwattr $C$DW$57, DW_AT_name("u_filtro")
     968                            .dwattr $C$DW$57, DW_AT_TI_symbol_name("u_filtro")
     969                            .dwattr $C$DW$57, DW_AT_location[DW_OP_addr u_filtro]
     970                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$16)
     971                            .dwattr $C$DW$57, DW_AT_external
     972                            .dwattr $C$DW$57, DW_AT_decl_file("../MAIN.c")
     973                            .dwattr $C$DW$57, DW_AT_decl_line(0x48)
     974                            .dwattr $C$DW$57, DW_AT_decl_column(0x77)
     975                    
     976                            .global u_filtro_ant
     977 000000d0                   .data
     978                            .align  4
     979                            .elfsym u_filtro_ant,SYM_SIZE(4)
     980 000000d0           u_filtro_ant:
     981 000000d0 00000000          .word   000000000h      ; u_filtro_ant @ 0 (0)
     982                    
     983                    $C$DW$58        .dwtag  DW_TAG_variable
     984                            .dwattr $C$DW$58, DW_AT_name("u_filtro_ant")
     985                            .dwattr $C$DW$58, DW_AT_TI_symbol_name("u_filtro_ant")
     986                            .dwattr $C$DW$58, DW_AT_location[DW_OP_addr u_filtro_ant]
     987                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$16)
     988                            .dwattr $C$DW$58, DW_AT_external
     989                            .dwattr $C$DW$58, DW_AT_decl_file("../MAIN.c")
     990                            .dwattr $C$DW$58, DW_AT_decl_line(0x48)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   19

     991                            .dwattr $C$DW$58, DW_AT_decl_column(0x83)
     992                    
     993                            .global e_filtro_ant
     994 000000d4                   .data
     995                            .align  4
     996                            .elfsym e_filtro_ant,SYM_SIZE(4)
     997 000000d4           e_filtro_ant:
     998 000000d4 00000000          .word   000000000h      ; e_filtro_ant @ 0 (0)
     999                    
    1000                    $C$DW$59        .dwtag  DW_TAG_variable
    1001                            .dwattr $C$DW$59, DW_AT_name("e_filtro_ant")
    1002                            .dwattr $C$DW$59, DW_AT_TI_symbol_name("e_filtro_ant")
    1003                            .dwattr $C$DW$59, DW_AT_location[DW_OP_addr e_filtro_ant]
    1004                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$16)
    1005                            .dwattr $C$DW$59, DW_AT_external
    1006                            .dwattr $C$DW$59, DW_AT_decl_file("../MAIN.c")
    1007                            .dwattr $C$DW$59, DW_AT_decl_line(0x48)
    1008                            .dwattr $C$DW$59, DW_AT_decl_column(0x93)
    1009                    
    1010                            .global DUTY
    1011 000000d8                   .data
    1012                            .align  4
    1013                            .elfsym DUTY,SYM_SIZE(4)
    1014 000000d8           DUTY:
    1015 000000d8 42480000          .word   042480000h      ; DUTY @ 0 (50)
    1016                    
    1017                    $C$DW$60        .dwtag  DW_TAG_variable
    1018                            .dwattr $C$DW$60, DW_AT_name("DUTY")
    1019                            .dwattr $C$DW$60, DW_AT_TI_symbol_name("DUTY")
    1020                            .dwattr $C$DW$60, DW_AT_location[DW_OP_addr DUTY]
    1021                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$16)
    1022                            .dwattr $C$DW$60, DW_AT_external
    1023                            .dwattr $C$DW$60, DW_AT_decl_file("../MAIN.c")
    1024                            .dwattr $C$DW$60, DW_AT_decl_line(0x4a)
    1025                            .dwattr $C$DW$60, DW_AT_decl_column(0x07)
    1026                    
    1027                            .global Dado
    1028 000000dc                   .data
    1029                            .align  4
    1030                            .elfsym Dado,SYM_SIZE(4)
    1031 000000dc           Dado:
    1032 000000dc 00000000          .word   000000000h      ; Dado @ 0 (0)
    1033                    
    1034                    $C$DW$61        .dwtag  DW_TAG_variable
    1035                            .dwattr $C$DW$61, DW_AT_name("Dado")
    1036                            .dwattr $C$DW$61, DW_AT_TI_symbol_name("Dado")
    1037                            .dwattr $C$DW$61, DW_AT_location[DW_OP_addr Dado]
    1038                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$16)
    1039                            .dwattr $C$DW$61, DW_AT_external
    1040                            .dwattr $C$DW$61, DW_AT_decl_file("../MAIN.c")
    1041                            .dwattr $C$DW$61, DW_AT_decl_line(0x4b)
    1042                            .dwattr $C$DW$61, DW_AT_decl_column(0x07)
    1043                    
    1044                            .global FREQ_AD
    1045 000000e0                   .data
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   20

    1046                            .align  4
    1047                            .elfsym FREQ_AD,SYM_SIZE(4)
    1048 000000e0           FREQ_AD:
    1049 000000e0 00002710          .bits           0x2710,32
    1050                                            ; FREQ_AD @ 0
    1051                    
    1052                    $C$DW$62        .dwtag  DW_TAG_variable
    1053                            .dwattr $C$DW$62, DW_AT_name("FREQ_AD")
    1054                            .dwattr $C$DW$62, DW_AT_TI_symbol_name("FREQ_AD")
    1055                            .dwattr $C$DW$62, DW_AT_location[DW_OP_addr FREQ_AD]
    1056                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$10)
    1057                            .dwattr $C$DW$62, DW_AT_external
    1058                            .dwattr $C$DW$62, DW_AT_decl_file("../MAIN.c")
    1059                            .dwattr $C$DW$62, DW_AT_decl_line(0x4c)
    1060                            .dwattr $C$DW$62, DW_AT_decl_column(0x05)
    1061                    
    1062                            .global FREQ_PWM
    1063 000000e4                   .data
    1064                            .align  4
    1065                            .elfsym FREQ_PWM,SYM_SIZE(4)
    1066 000000e4           FREQ_PWM:
    1067 000000e4 00004E20          .bits           0x4e20,32
    1068                                            ; FREQ_PWM @ 0
    1069                    
    1070                    $C$DW$63        .dwtag  DW_TAG_variable
    1071                            .dwattr $C$DW$63, DW_AT_name("FREQ_PWM")
    1072                            .dwattr $C$DW$63, DW_AT_TI_symbol_name("FREQ_PWM")
    1073                            .dwattr $C$DW$63, DW_AT_location[DW_OP_addr FREQ_PWM]
    1074                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$10)
    1075                            .dwattr $C$DW$63, DW_AT_external
    1076                            .dwattr $C$DW$63, DW_AT_decl_file("../MAIN.c")
    1077                            .dwattr $C$DW$63, DW_AT_decl_line(0x4d)
    1078                            .dwattr $C$DW$63, DW_AT_decl_column(0x05)
    1079                    
    1080                            .global ENEABLE
    1081 000000e8                   .data
    1082                            .align  1
    1083                            .elfsym ENEABLE,SYM_SIZE(1)
    1084 000000e8           ENEABLE:
    1085 000000e8 00000001          .bits           0x1,8
    1086                                            ; ENEABLE @ 0
    1087                    
    1088                    $C$DW$64        .dwtag  DW_TAG_variable
    1089                            .dwattr $C$DW$64, DW_AT_name("ENEABLE")
    1090                            .dwattr $C$DW$64, DW_AT_TI_symbol_name("ENEABLE")
    1091                            .dwattr $C$DW$64, DW_AT_location[DW_OP_addr ENEABLE]
    1092                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$55)
    1093                            .dwattr $C$DW$64, DW_AT_external
    1094                            .dwattr $C$DW$64, DW_AT_decl_file("../MAIN.c")
    1095                            .dwattr $C$DW$64, DW_AT_decl_line(0x4e)
    1096                            .dwattr $C$DW$64, DW_AT_decl_column(0x09)
    1097                    
    1098                            .global novas_constantes
    1099 000000e9                   .data
    1100                            .align  1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   21

    1101                            .elfsym novas_constantes,SYM_SIZE(1)
    1102 000000e9           novas_constantes:
    1103 000000e8 00000001          .bits           0,8
    1104                                            ; novas_constantes @ 0
    1105                    
    1106                    $C$DW$65        .dwtag  DW_TAG_variable
    1107                            .dwattr $C$DW$65, DW_AT_name("novas_constantes")
    1108                            .dwattr $C$DW$65, DW_AT_TI_symbol_name("novas_constantes")
    1109                            .dwattr $C$DW$65, DW_AT_location[DW_OP_addr novas_constantes]
    1110                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$55)
    1111                            .dwattr $C$DW$65, DW_AT_external
    1112                            .dwattr $C$DW$65, DW_AT_decl_file("../MAIN.c")
    1113                            .dwattr $C$DW$65, DW_AT_decl_line(0x4e)
    1114                            .dwattr $C$DW$65, DW_AT_decl_column(0x14)
    1115                    
    1116                            .global Ts
    1117 000000ea                   .data
    1118                            .align  4
    1119                            .elfsym Ts,SYM_SIZE(4)
    1120 000000ec           Ts:
    1121 000000ec 38D1B717          .word   038d1b717h      ; Ts @ 0 (0.00009999999747378752)
    1122                    
    1123                    $C$DW$66        .dwtag  DW_TAG_variable
    1124                            .dwattr $C$DW$66, DW_AT_name("Ts")
    1125                            .dwattr $C$DW$66, DW_AT_TI_symbol_name("Ts")
    1126                            .dwattr $C$DW$66, DW_AT_location[DW_OP_addr Ts]
    1127                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$16)
    1128                            .dwattr $C$DW$66, DW_AT_external
    1129                            .dwattr $C$DW$66, DW_AT_decl_file("../MAIN.c")
    1130                            .dwattr $C$DW$66, DW_AT_decl_line(0x4f)
    1131                            .dwattr $C$DW$66, DW_AT_decl_column(0x07)
    1132                    
    1133                            .global digit_to_binary
    1134 00000000                   .sect   ".const:.string:digit_to_binary"
    1135                            .align  1
    1136                            .elfsym digit_to_binary,SYM_SIZE(12)
    1137 00000000           digit_to_binary:
    1138 00000000 00000000          .bits           0,8
    1139                                            ; digit_to_binary[0] @ 0
    1140 00000000 00000100          .bits           0x1,8
    1141                                            ; digit_to_binary[1] @ 8
    1142 00000000 00020100          .bits           0x2,8
    1143                                            ; digit_to_binary[2] @ 16
    1144 00000000 03020100          .bits           0x3,8
    1145                                            ; digit_to_binary[3] @ 24
    1146 00000004 00000004          .bits           0x4,8
    1147                                            ; digit_to_binary[4] @ 32
    1148 00000004 00000504          .bits           0x5,8
    1149                                            ; digit_to_binary[5] @ 40
    1150 00000004 00060504          .bits           0x6,8
    1151                                            ; digit_to_binary[6] @ 48
    1152 00000004 07060504          .bits           0x7,8
    1153                                            ; digit_to_binary[7] @ 56
    1154 00000008 00000008          .bits           0x8,8
    1155                                            ; digit_to_binary[8] @ 64
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   22

    1156 00000008 00000908          .bits           0x9,8
    1157                                            ; digit_to_binary[9] @ 72
    1158                    
    1159                    $C$DW$67        .dwtag  DW_TAG_variable
    1160                            .dwattr $C$DW$67, DW_AT_name("digit_to_binary")
    1161                            .dwattr $C$DW$67, DW_AT_TI_symbol_name("digit_to_binary")
    1162                            .dwattr $C$DW$67, DW_AT_location[DW_OP_addr digit_to_binary]
    1163                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$59)
    1164                            .dwattr $C$DW$67, DW_AT_external
    1165                            .dwattr $C$DW$67, DW_AT_decl_file("../MAIN.c")
    1166                            .dwattr $C$DW$67, DW_AT_decl_line(0x67)
    1167                            .dwattr $C$DW$67, DW_AT_decl_column(0x0f)
    1168                    
    1169                    
    1170                    $C$DW$68        .dwtag  DW_TAG_subprogram
    1171                            .dwattr $C$DW$68, DW_AT_name("StartCritical")
    1172                            .dwattr $C$DW$68, DW_AT_TI_symbol_name("StartCritical")
    1173                            .dwattr $C$DW$68, DW_AT_declaration
    1174                            .dwattr $C$DW$68, DW_AT_external
    1175                            .dwattr $C$DW$68, DW_AT_decl_file("../MAIN.c")
    1176                            .dwattr $C$DW$68, DW_AT_decl_line(0x58)
    1177                            .dwattr $C$DW$68, DW_AT_decl_column(0x06)
    1178                            .dwendtag $C$DW$68
    1179                    
    1180                    
    1181                    $C$DW$69        .dwtag  DW_TAG_subprogram
    1182                            .dwattr $C$DW$69, DW_AT_name("EnableInterrupts")
    1183                            .dwattr $C$DW$69, DW_AT_TI_symbol_name("EnableInterrupts")
    1184                            .dwattr $C$DW$69, DW_AT_declaration
    1185                            .dwattr $C$DW$69, DW_AT_external
    1186                            .dwattr $C$DW$69, DW_AT_decl_file("../MAIN.c")
    1187                            .dwattr $C$DW$69, DW_AT_decl_line(0x5a)
    1188                            .dwattr $C$DW$69, DW_AT_decl_column(0x06)
    1189                            .dwendtag $C$DW$69
    1190                    
    1191                    
    1192                    $C$DW$70        .dwtag  DW_TAG_subprogram
    1193                            .dwattr $C$DW$70, DW_AT_name("EndCritical")
    1194                            .dwattr $C$DW$70, DW_AT_TI_symbol_name("EndCritical")
    1195                            .dwattr $C$DW$70, DW_AT_declaration
    1196                            .dwattr $C$DW$70, DW_AT_external
    1197                            .dwattr $C$DW$70, DW_AT_decl_file("../MAIN.c")
    1198                            .dwattr $C$DW$70, DW_AT_decl_line(0x59)
    1199                            .dwattr $C$DW$70, DW_AT_decl_column(0x06)
    1200                            .dwendtag $C$DW$70
    1201                    
    1202                    
    1203                    $C$DW$71        .dwtag  DW_TAG_subprogram
    1204                            .dwattr $C$DW$71, DW_AT_name("UART_InChar")
    1205                            .dwattr $C$DW$71, DW_AT_TI_symbol_name("UART_InChar")
    1206                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$6)
    1207                            .dwattr $C$DW$71, DW_AT_declaration
    1208                            .dwattr $C$DW$71, DW_AT_external
    1209                            .dwattr $C$DW$71, DW_AT_decl_file("..\UART.h")
    1210                            .dwattr $C$DW$71, DW_AT_decl_line(0x30)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   23

    1211                            .dwattr $C$DW$71, DW_AT_decl_column(0x06)
    1212                            .dwendtag $C$DW$71
    1213                    
    1214 000000f0                   .data
    1215                            .align  1
    1216                            .elfsym current_digit$1,SYM_SIZE(1)
    1217 000000f0           current_digit$1:
    1218 000000f0 00000000          .bits           0,8
    1219                                            ; current_digit$1 @ 0
    1220                    
    1221                    ;       C:\ti\ccs1230\ccs\tools\compiler\ti-cgt-arm_20.2.7.LTS\bin\armacpia.exe -@C:\\Users\\dimit\\Ap
    1222 00000000                   .sect   ".text:__isfinite"
    1223                            .clink
    1224                            .thumbfunc __isfinite
    1225 00000000                   .thumb
    1226                            .global __isfinite
    1227                    
    1228                    $C$DW$72        .dwtag  DW_TAG_subprogram
    1229                            .dwattr $C$DW$72, DW_AT_name("__isfinite")
    1230                            .dwattr $C$DW$72, DW_AT_low_pc(__isfinite)
    1231                            .dwattr $C$DW$72, DW_AT_high_pc(0x00)
    1232                            .dwattr $C$DW$72, DW_AT_TI_symbol_name("__isfinite")
    1233                            .dwattr $C$DW$72, DW_AT_external
    1234                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$10)
    1235                            .dwattr $C$DW$72, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1236                            .dwattr $C$DW$72, DW_AT_TI_begin_line(0x14e)
    1237                            .dwattr $C$DW$72, DW_AT_TI_begin_column(0x25)
    1238                            .dwattr $C$DW$72, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1239                            .dwattr $C$DW$72, DW_AT_decl_line(0x14e)
    1240                            .dwattr $C$DW$72, DW_AT_decl_column(0x25)
    1241                            .dwattr $C$DW$72, DW_AT_TI_max_frame_size(0x10)
    1242                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 335
    1243                    
    1244                            .dwfde $C$DW$CIE, __isfinite
    1245                    $C$DW$73        .dwtag  DW_TAG_formal_parameter
    1246                            .dwattr $C$DW$73, DW_AT_name("d")
    1247                            .dwattr $C$DW$73, DW_AT_TI_symbol_name("d")
    1248                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$17)
    1249                            .dwattr $C$DW$73, DW_AT_location[DW_OP_regx 0x40]
    1250                    
    1251                    ;----------------------------------------------------------------------
    1252                    ; 334 | _CODE_ACCESS _INLINE_DEFINITION int __isfinite(double d)               
    1253                    ;----------------------------------------------------------------------
    1254                    
    1255                    ;*****************************************************************************
    1256                    ;* FUNCTION NAME: __isfinite                                                 *
    1257                    ;*                                                                           *
    1258                    ;*   Regs Modified     : A1,A2,A3,A4,V4,SP,SR                                *
    1259                    ;*   Regs Used         : A1,A2,A3,A4,V4,SP,LR,SR,D0,D0_hi                    *
    1260                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    1261                    ;*****************************************************************************
    1262 00000000           __isfinite:
    1263                    ;* --------------------------------------------------------------------------*
    1264                            .dwcfi  cfa_offset, 0
    1265 00000000 B58C              PUSH      {A3, A4, V4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   24

    1266                            .dwcfi  cfa_offset, 16
    1267                            .dwcfi  save_reg_to_mem, 14, -4
    1268                            .dwcfi  save_reg_to_mem, 7, -8
    1269                            .dwcfi  save_reg_to_mem, 3, -12
    1270                            .dwcfi  save_reg_to_mem, 2, -16
    1271                    $C$DW$74        .dwtag  DW_TAG_variable
    1272                            .dwattr $C$DW$74, DW_AT_name("d")
    1273                            .dwattr $C$DW$74, DW_AT_TI_symbol_name("d")
    1274                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$17)
    1275                            .dwattr $C$DW$74, DW_AT_location[DW_OP_breg13 0]
    1276                    
    1277                    ;----------------------------------------------------------------------
    1278                    ; 335 | { return __DOUBLE_BIASED_EXP_IS_MAX(d) == 0; }                         
    1279                    ;----------------------------------------------------------------------
    1280 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |335|  ; [KEEP 32-BIT INS]
    1281 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
    1282                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 335
    1283 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
    1284 0000000e 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1285 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1286 00000012 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1287 00000014 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1288 00000016 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1289 00000018 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1290 0000001a 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1291 0000001c 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
    1292 00000020 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1293 00000022 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |335|  ; [KEEP 32-BIT INS]
    1294 00000026 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1295 00000028 D100              BNE       ||$C$L1||             ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1296                            ; BRANCHCC OCCURS {||$C$L1||}    ; [] |335| 
    1297                    ;* --------------------------------------------------------------------------*
    1298 0000002a 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1299                    ;* --------------------------------------------------------------------------*
    1300 0000002c           ||$C$L1||:    
    1301 0000002c B907              CBNZ      V4, ||$C$L2||         ; []  ; [ORIG 16-BIT INS]
    1302                            ; BRANCHCC OCCURS {||$C$L2||}    ; [] |335| 
    1303                    ;* --------------------------------------------------------------------------*
    1304 0000002e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |335|  ; [ORIG 16-BIT INS]
    1305                    ;* --------------------------------------------------------------------------*
    1306 00000030           ||$C$L2||:    
    1307                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 335
    1308                    $C$DW$75        .dwtag  DW_TAG_TI_branch
    1309                            .dwattr $C$DW$75, DW_AT_low_pc(0x00)
    1310                            .dwattr $C$DW$75, DW_AT_TI_return
    1311                    
    1312 00000030 BD8C              POP       {A3, A4, V4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1313                            .dwcfi  cfa_offset, 0
    1314                            .dwcfi  restore_reg, 7
    1315                            .dwcfi  restore_reg, 3
    1316                            .dwcfi  restore_reg, 2
    1317                            ; BRANCH OCCURS                  ; [] 
    1318                            .dwattr $C$DW$72, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1319                            .dwattr $C$DW$72, DW_AT_TI_end_line(0x14f)
    1320                            .dwattr $C$DW$72, DW_AT_TI_end_column(0x2e)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   25

    1321                            .dwendentry
    1322                            .dwendtag $C$DW$72
    1323                    
    1324 00000000                   .sect   ".text:__isfinitef"
    1325                            .clink
    1326                            .thumbfunc __isfinitef
    1327 00000000                   .thumb
    1328                            .global __isfinitef
    1329                    
    1330                    $C$DW$76        .dwtag  DW_TAG_subprogram
    1331                            .dwattr $C$DW$76, DW_AT_name("__isfinitef")
    1332                            .dwattr $C$DW$76, DW_AT_low_pc(__isfinitef)
    1333                            .dwattr $C$DW$76, DW_AT_high_pc(0x00)
    1334                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("__isfinitef")
    1335                            .dwattr $C$DW$76, DW_AT_external
    1336                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$10)
    1337                            .dwattr $C$DW$76, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1338                            .dwattr $C$DW$76, DW_AT_TI_begin_line(0x150)
    1339                            .dwattr $C$DW$76, DW_AT_TI_begin_column(0x25)
    1340                            .dwattr $C$DW$76, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1341                            .dwattr $C$DW$76, DW_AT_decl_line(0x150)
    1342                            .dwattr $C$DW$76, DW_AT_decl_column(0x25)
    1343                            .dwattr $C$DW$76, DW_AT_TI_max_frame_size(0x08)
    1344                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 337
    1345                    
    1346                            .dwfde $C$DW$CIE, __isfinitef
    1347                    $C$DW$77        .dwtag  DW_TAG_formal_parameter
    1348                            .dwattr $C$DW$77, DW_AT_name("f")
    1349                            .dwattr $C$DW$77, DW_AT_TI_symbol_name("f")
    1350                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$16)
    1351                            .dwattr $C$DW$77, DW_AT_location[DW_OP_regx 0x40]
    1352                    
    1353                    ;----------------------------------------------------------------------
    1354                    ; 336 | _CODE_ACCESS _INLINE_DEFINITION int __isfinitef(float f)               
    1355                    ;----------------------------------------------------------------------
    1356                    
    1357                    ;*****************************************************************************
    1358                    ;* FUNCTION NAME: __isfinitef                                                *
    1359                    ;*                                                                           *
    1360                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1361                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR,D0                                *
    1362                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1363                    ;*****************************************************************************
    1364 00000000           __isfinitef:
    1365                    ;* --------------------------------------------------------------------------*
    1366                            .dwcfi  cfa_offset, 0
    1367 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1368                            .dwcfi  cfa_offset, 8
    1369                    $C$DW$78        .dwtag  DW_TAG_variable
    1370                            .dwattr $C$DW$78, DW_AT_name("f")
    1371                            .dwattr $C$DW$78, DW_AT_TI_symbol_name("f")
    1372                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$16)
    1373                            .dwattr $C$DW$78, DW_AT_location[DW_OP_breg13 0]
    1374                    
    1375                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   26

    1376                    ; 337 | { return __FLOAT_BIASED_EXP_IS_MAX(f) == 0; }                          
    1377                    ;----------------------------------------------------------------------
    1378 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |337|  ; [KEEP 32-BIT INS]
    1379                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 337
    1380 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1381 0000000a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1382 0000000c 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1383 0000000e 42FFF400          AND       A3, A1, #32640        ; [DPU_V7M3_PIPE] |337|  ; [KEEP 32-BIT INS]
    1384 00000012 4FFFF5B2          CMP       A3, #32640            ; [DPU_V7M3_PIPE] |337|  ; [KEEP 32-BIT INS]
    1385 00000016 0000F04F          MOV       A1, #0                ; [DPU_V7M3_PIPE] |337|  ; [KEEP 32-BIT INS]
    1386 0000001a D100              BNE       ||$C$L3||             ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1387                            ; BRANCHCC OCCURS {||$C$L3||}    ; [] |337| 
    1388                    ;* --------------------------------------------------------------------------*
    1389 0000001c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1390                    ;* --------------------------------------------------------------------------*
    1391 0000001e           ||$C$L3||:    
    1392 0000001e B901              CBNZ      A2, ||$C$L4||         ; []  ; [ORIG 16-BIT INS]
    1393                            ; BRANCHCC OCCURS {||$C$L4||}    ; [] |337| 
    1394                    ;* --------------------------------------------------------------------------*
    1395 00000020 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |337|  ; [ORIG 16-BIT INS]
    1396                    ;* --------------------------------------------------------------------------*
    1397 00000022           ||$C$L4||:    
    1398                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 337
    1399 00000022 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1400                            .dwcfi  cfa_offset, 0
    1401                    $C$DW$79        .dwtag  DW_TAG_TI_branch
    1402                            .dwattr $C$DW$79, DW_AT_low_pc(0x00)
    1403                            .dwattr $C$DW$79, DW_AT_TI_return
    1404                    
    1405 00000024 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1406                            ; BRANCH OCCURS                  ; [] 
    1407                            .dwattr $C$DW$76, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1408                            .dwattr $C$DW$76, DW_AT_TI_end_line(0x151)
    1409                            .dwattr $C$DW$76, DW_AT_TI_end_column(0x2d)
    1410                            .dwendentry
    1411                            .dwendtag $C$DW$76
    1412                    
    1413 00000000                   .sect   ".text:__isfinitel"
    1414                            .clink
    1415                            .thumbfunc __isfinitel
    1416 00000000                   .thumb
    1417                            .global __isfinitel
    1418                    
    1419                    $C$DW$80        .dwtag  DW_TAG_subprogram
    1420                            .dwattr $C$DW$80, DW_AT_name("__isfinitel")
    1421                            .dwattr $C$DW$80, DW_AT_low_pc(__isfinitel)
    1422                            .dwattr $C$DW$80, DW_AT_high_pc(0x00)
    1423                            .dwattr $C$DW$80, DW_AT_TI_symbol_name("__isfinitel")
    1424                            .dwattr $C$DW$80, DW_AT_external
    1425                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$10)
    1426                            .dwattr $C$DW$80, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1427                            .dwattr $C$DW$80, DW_AT_TI_begin_line(0x152)
    1428                            .dwattr $C$DW$80, DW_AT_TI_begin_column(0x25)
    1429                            .dwattr $C$DW$80, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1430                            .dwattr $C$DW$80, DW_AT_decl_line(0x152)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   27

    1431                            .dwattr $C$DW$80, DW_AT_decl_column(0x25)
    1432                            .dwattr $C$DW$80, DW_AT_TI_max_frame_size(0x10)
    1433                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 339
    1434                    
    1435                            .dwfde $C$DW$CIE, __isfinitel
    1436                    $C$DW$81        .dwtag  DW_TAG_formal_parameter
    1437                            .dwattr $C$DW$81, DW_AT_name("e")
    1438                            .dwattr $C$DW$81, DW_AT_TI_symbol_name("e")
    1439                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$18)
    1440                            .dwattr $C$DW$81, DW_AT_location[DW_OP_regx 0x40]
    1441                    
    1442                    ;----------------------------------------------------------------------
    1443                    ; 338 | _CODE_ACCESS _INLINE_DEFINITION int __isfinitel(long double e)         
    1444                    ;----------------------------------------------------------------------
    1445                    
    1446                    ;*****************************************************************************
    1447                    ;* FUNCTION NAME: __isfinitel                                                *
    1448                    ;*                                                                           *
    1449                    ;*   Regs Modified     : A1,A2,A3,A4,V4,SP,SR                                *
    1450                    ;*   Regs Used         : A1,A2,A3,A4,V4,SP,LR,SR,D0,D0_hi                    *
    1451                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    1452                    ;*****************************************************************************
    1453 00000000           __isfinitel:
    1454                    ;* --------------------------------------------------------------------------*
    1455                            .dwcfi  cfa_offset, 0
    1456 00000000 B58C              PUSH      {A3, A4, V4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1457                            .dwcfi  cfa_offset, 16
    1458                            .dwcfi  save_reg_to_mem, 14, -4
    1459                            .dwcfi  save_reg_to_mem, 7, -8
    1460                            .dwcfi  save_reg_to_mem, 3, -12
    1461                            .dwcfi  save_reg_to_mem, 2, -16
    1462                    $C$DW$82        .dwtag  DW_TAG_variable
    1463                            .dwattr $C$DW$82, DW_AT_name("e")
    1464                            .dwattr $C$DW$82, DW_AT_TI_symbol_name("e")
    1465                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$18)
    1466                            .dwattr $C$DW$82, DW_AT_location[DW_OP_breg13 0]
    1467                    
    1468                    ;----------------------------------------------------------------------
    1469                    ; 339 | { return __LDOUBLE_BIASED_EXP_IS_MAX(e) == 0; }                        
    1470                    ;----------------------------------------------------------------------
    1471 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |339|  ; [KEEP 32-BIT INS]
    1472 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1473                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 339
    1474 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1475 0000000e 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1476 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1477 00000012 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1478 00000014 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1479 00000016 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1480 00000018 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1481 0000001a 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1482 0000001c 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1483 00000020 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1484 00000022 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |339|  ; [KEEP 32-BIT INS]
    1485 00000026 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   28

    1486 00000028 D100              BNE       ||$C$L5||             ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1487                            ; BRANCHCC OCCURS {||$C$L5||}    ; [] |339| 
    1488                    ;* --------------------------------------------------------------------------*
    1489 0000002a 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1490                    ;* --------------------------------------------------------------------------*
    1491 0000002c           ||$C$L5||:    
    1492 0000002c B907              CBNZ      V4, ||$C$L6||         ; []  ; [ORIG 16-BIT INS]
    1493                            ; BRANCHCC OCCURS {||$C$L6||}    ; [] |339| 
    1494                    ;* --------------------------------------------------------------------------*
    1495 0000002e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |339|  ; [ORIG 16-BIT INS]
    1496                    ;* --------------------------------------------------------------------------*
    1497 00000030           ||$C$L6||:    
    1498                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 339
    1499                    $C$DW$83        .dwtag  DW_TAG_TI_branch
    1500                            .dwattr $C$DW$83, DW_AT_low_pc(0x00)
    1501                            .dwattr $C$DW$83, DW_AT_TI_return
    1502                    
    1503 00000030 BD8C              POP       {A3, A4, V4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1504                            .dwcfi  cfa_offset, 0
    1505                            .dwcfi  restore_reg, 7
    1506                            .dwcfi  restore_reg, 3
    1507                            .dwcfi  restore_reg, 2
    1508                            ; BRANCH OCCURS                  ; [] 
    1509                            .dwattr $C$DW$80, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1510                            .dwattr $C$DW$80, DW_AT_TI_end_line(0x153)
    1511                            .dwattr $C$DW$80, DW_AT_TI_end_column(0x2f)
    1512                            .dwendentry
    1513                            .dwendtag $C$DW$80
    1514                    
    1515 00000000                   .sect   ".text:__isnan"
    1516                            .clink
    1517                            .thumbfunc __isnan
    1518 00000000                   .thumb
    1519                            .global __isnan
    1520                    
    1521                    $C$DW$84        .dwtag  DW_TAG_subprogram
    1522                            .dwattr $C$DW$84, DW_AT_name("__isnan")
    1523                            .dwattr $C$DW$84, DW_AT_low_pc(__isnan)
    1524                            .dwattr $C$DW$84, DW_AT_high_pc(0x00)
    1525                            .dwattr $C$DW$84, DW_AT_TI_symbol_name("__isnan")
    1526                            .dwattr $C$DW$84, DW_AT_external
    1527                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$10)
    1528                            .dwattr $C$DW$84, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1529                            .dwattr $C$DW$84, DW_AT_TI_begin_line(0x155)
    1530                            .dwattr $C$DW$84, DW_AT_TI_begin_column(0x25)
    1531                            .dwattr $C$DW$84, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1532                            .dwattr $C$DW$84, DW_AT_decl_line(0x155)
    1533                            .dwattr $C$DW$84, DW_AT_decl_column(0x25)
    1534                            .dwattr $C$DW$84, DW_AT_TI_max_frame_size(0x20)
    1535                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 342
    1536                    
    1537                            .dwfde $C$DW$CIE, __isnan
    1538                    $C$DW$85        .dwtag  DW_TAG_formal_parameter
    1539                            .dwattr $C$DW$85, DW_AT_name("d")
    1540                            .dwattr $C$DW$85, DW_AT_TI_symbol_name("d")
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   29

    1541                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$17)
    1542                            .dwattr $C$DW$85, DW_AT_location[DW_OP_regx 0x40]
    1543                    
    1544                    ;----------------------------------------------------------------------
    1545                    ; 341 | _CODE_ACCESS _INLINE_DEFINITION int __isnan(double d)                  
    1546                    ;----------------------------------------------------------------------
    1547                    
    1548                    ;*****************************************************************************
    1549                    ;* FUNCTION NAME: __isnan                                                    *
    1550                    ;*                                                                           *
    1551                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    1552                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR,D0,D0_hi           *
    1553                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    1554                    ;*****************************************************************************
    1555 00000000           __isnan:
    1556                    ;* --------------------------------------------------------------------------*
    1557                            .dwcfi  cfa_offset, 0
    1558 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1559                            .dwcfi  cfa_offset, 32
    1560                            .dwcfi  save_reg_to_mem, 14, -4
    1561                            .dwcfi  save_reg_to_mem, 7, -8
    1562                            .dwcfi  save_reg_to_mem, 6, -12
    1563                            .dwcfi  save_reg_to_mem, 5, -16
    1564                            .dwcfi  save_reg_to_mem, 4, -20
    1565                            .dwcfi  save_reg_to_mem, 3, -24
    1566                            .dwcfi  save_reg_to_mem, 2, -28
    1567                            .dwcfi  save_reg_to_mem, 1, -32
    1568                    $C$DW$86        .dwtag  DW_TAG_variable
    1569                            .dwattr $C$DW$86, DW_AT_name("d")
    1570                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("d")
    1571                            .dwattr $C$DW$86, DW_AT_type(*$C$DW$T$17)
    1572                            .dwattr $C$DW$86, DW_AT_location[DW_OP_breg13 0]
    1573                    
    1574                    ;----------------------------------------------------------------------
    1575                    ; 342 | { return __DOUBLE_BIASED_EXP_IS_MAX(d) &&                              
    1576                    ;----------------------------------------------------------------------
    1577 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |342|  ; [KEEP 32-BIT INS]
    1578 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1579                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 342
    1580 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1581 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1582 00000010 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1583 00000012 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1584 00000014 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1585 00000016 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1586 00000018 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1587 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1588 0000001e 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1589 00000020 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1590 00000024 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1591 00000026 D115              BNE       ||$C$L9||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1592                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |342| 
    1593                    ;* --------------------------------------------------------------------------*
    1594 00000028 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1595 0000002c 4E0A              LDR       V3, $C$CON1           ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   30

    1596 0000002e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1597 00000030 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1598 00000034 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1599 00000036 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1600 00000038 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1601 0000003a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1602 0000003c 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |342|  ; [KEEP 32-BIT INS]
    1603 00000040 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1604 00000042 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1605 00000044 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1606 00000046 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1607 00000048 D100              BNE       ||$C$L7||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1608                            ; BRANCHCC OCCURS {||$C$L7||}    ; [] |342| 
    1609                    ;* --------------------------------------------------------------------------*
    1610 0000004a 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1611                    ;* --------------------------------------------------------------------------*
    1612 0000004c           ||$C$L7||:    
    1613 0000004c D100              BNE       ||$C$L8||             ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1614                            ; BRANCHCC OCCURS {||$C$L8||}    ; [] |342| 
    1615                    ;* --------------------------------------------------------------------------*
    1616 0000004e 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1617                    ;* --------------------------------------------------------------------------*
    1618 00000050           ||$C$L8||:    
    1619 00000050 B907              CBNZ      V4, ||$C$L9||         ; []  ; [ORIG 16-BIT INS]
    1620                            ; BRANCHCC OCCURS {||$C$L9||}    ; [] |342| 
    1621                    ;* --------------------------------------------------------------------------*
    1622 00000052 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    1623                    ;* --------------------------------------------------------------------------*
    1624 00000054           ||$C$L9||:    
    1625                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 343
    1626                    ;----------------------------------------------------------------------
    1627                    ; 343 | (__DOUBLE_FRAC_PART_IS_ZERO(d) == 0); }                                
    1628                    ;----------------------------------------------------------------------
    1629                    $C$DW$87        .dwtag  DW_TAG_TI_branch
    1630                            .dwattr $C$DW$87, DW_AT_low_pc(0x00)
    1631                            .dwattr $C$DW$87, DW_AT_TI_return
    1632                    
    1633 00000054 BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1634                            .dwcfi  cfa_offset, 0
    1635                            .dwcfi  restore_reg, 7
    1636                            .dwcfi  restore_reg, 6
    1637                            .dwcfi  restore_reg, 5
    1638                            .dwcfi  restore_reg, 4
    1639                            .dwcfi  restore_reg, 3
    1640                            .dwcfi  restore_reg, 2
    1641                            .dwcfi  restore_reg, 1
    1642                            ; BRANCH OCCURS                  ; [] 
    1643                            .dwattr $C$DW$84, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1644                            .dwattr $C$DW$84, DW_AT_TI_end_line(0x157)
    1645                            .dwattr $C$DW$84, DW_AT_TI_end_column(0x2f)
    1646                            .dwendentry
    1647                            .dwendtag $C$DW$84
    1648                    
    1649 00000000                   .sect   ".text:__isnanf"
    1650                            .clink
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   31

    1651                            .thumbfunc __isnanf
    1652 00000000                   .thumb
    1653                            .global __isnanf
    1654                    
    1655                    $C$DW$88        .dwtag  DW_TAG_subprogram
    1656                            .dwattr $C$DW$88, DW_AT_name("__isnanf")
    1657                            .dwattr $C$DW$88, DW_AT_low_pc(__isnanf)
    1658                            .dwattr $C$DW$88, DW_AT_high_pc(0x00)
    1659                            .dwattr $C$DW$88, DW_AT_TI_symbol_name("__isnanf")
    1660                            .dwattr $C$DW$88, DW_AT_external
    1661                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$10)
    1662                            .dwattr $C$DW$88, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1663                            .dwattr $C$DW$88, DW_AT_TI_begin_line(0x158)
    1664                            .dwattr $C$DW$88, DW_AT_TI_begin_column(0x25)
    1665                            .dwattr $C$DW$88, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1666                            .dwattr $C$DW$88, DW_AT_decl_line(0x158)
    1667                            .dwattr $C$DW$88, DW_AT_decl_column(0x25)
    1668                            .dwattr $C$DW$88, DW_AT_TI_max_frame_size(0x08)
    1669                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 345
    1670                    
    1671                            .dwfde $C$DW$CIE, __isnanf
    1672                    $C$DW$89        .dwtag  DW_TAG_formal_parameter
    1673                            .dwattr $C$DW$89, DW_AT_name("f")
    1674                            .dwattr $C$DW$89, DW_AT_TI_symbol_name("f")
    1675                            .dwattr $C$DW$89, DW_AT_type(*$C$DW$T$16)
    1676                            .dwattr $C$DW$89, DW_AT_location[DW_OP_regx 0x40]
    1677                    
    1678                    ;----------------------------------------------------------------------
    1679                    ; 344 | _CODE_ACCESS _INLINE_DEFINITION int __isnanf(float f)                  
    1680                    ;----------------------------------------------------------------------
    1681                    
    1682                    ;*****************************************************************************
    1683                    ;* FUNCTION NAME: __isnanf                                                   *
    1684                    ;*                                                                           *
    1685                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    1686                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR,D0                                *
    1687                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    1688                    ;*****************************************************************************
    1689 00000000           __isnanf:
    1690                    ;* --------------------------------------------------------------------------*
    1691                            .dwcfi  cfa_offset, 0
    1692 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    1693                            .dwcfi  cfa_offset, 8
    1694                    $C$DW$90        .dwtag  DW_TAG_variable
    1695                            .dwattr $C$DW$90, DW_AT_name("f")
    1696                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("f")
    1697                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$16)
    1698                            .dwattr $C$DW$90, DW_AT_location[DW_OP_breg13 0]
    1699                    
    1700                    ;----------------------------------------------------------------------
    1701                    ; 345 | { return __FLOAT_BIASED_EXP_IS_MAX(f) &&                               
    1702                    ;----------------------------------------------------------------------
    1703 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |345|  ; [KEEP 32-BIT INS]
    1704                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 345
    1705 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   32

    1706 0000000a 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1707 0000000c 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1708 0000000e 40FFF400          AND       A1, A1, #32640        ; [DPU_V7M3_PIPE] |345|  ; [KEEP 32-BIT INS]
    1709 00000012 4FFFF5B0          CMP       A1, #32640            ; [DPU_V7M3_PIPE] |345|  ; [KEEP 32-BIT INS]
    1710 00000016 D108              BNE       ||$C$L11||            ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1711                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |345| 
    1712                    ;* --------------------------------------------------------------------------*
    1713 00000018 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1714 0000001a 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1715 0000001c 51DFF36F          BFC       A2, #23, #9           ; [DPU_V7M3_PIPE] |345|  ; [KEEP 32-BIT INS]
    1716 00000020 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1717 00000022 B901              CBNZ      A2, ||$C$L10||        ; []  ; [ORIG 16-BIT INS]
    1718                            ; BRANCHCC OCCURS {||$C$L10||}   ; [] |345| 
    1719                    ;* --------------------------------------------------------------------------*
    1720 00000024 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1721                    ;* --------------------------------------------------------------------------*
    1722 00000026           ||$C$L10||:    
    1723 00000026 B900              CBNZ      A1, ||$C$L11||        ; []  ; [ORIG 16-BIT INS]
    1724                            ; BRANCHCC OCCURS {||$C$L11||}   ; [] |345| 
    1725                    ;* --------------------------------------------------------------------------*
    1726 00000028 2201              MOVS      A3, #1                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1727                    ;* --------------------------------------------------------------------------*
    1728 0000002a           ||$C$L11||:    
    1729 0000002a 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |345|  ; [ORIG 16-BIT INS]
    1730                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 346
    1731                    ;----------------------------------------------------------------------
    1732                    ; 346 | (__FLOAT_FRAC_PART_IS_ZERO(f) == 0); }                                 
    1733                    ;----------------------------------------------------------------------
    1734 0000002c B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1735                            .dwcfi  cfa_offset, 0
    1736                    $C$DW$91        .dwtag  DW_TAG_TI_branch
    1737                            .dwattr $C$DW$91, DW_AT_low_pc(0x00)
    1738                            .dwattr $C$DW$91, DW_AT_TI_return
    1739                    
    1740 0000002e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1741                            ; BRANCH OCCURS                  ; [] 
    1742                            .dwattr $C$DW$88, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1743                            .dwattr $C$DW$88, DW_AT_TI_end_line(0x15a)
    1744                            .dwattr $C$DW$88, DW_AT_TI_end_column(0x2e)
    1745                            .dwendentry
    1746                            .dwendtag $C$DW$88
    1747                    
    1748 00000000                   .sect   ".text:__isnanl"
    1749                            .clink
    1750                            .thumbfunc __isnanl
    1751 00000000                   .thumb
    1752                            .global __isnanl
    1753                    
    1754                    $C$DW$92        .dwtag  DW_TAG_subprogram
    1755                            .dwattr $C$DW$92, DW_AT_name("__isnanl")
    1756                            .dwattr $C$DW$92, DW_AT_low_pc(__isnanl)
    1757                            .dwattr $C$DW$92, DW_AT_high_pc(0x00)
    1758                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("__isnanl")
    1759                            .dwattr $C$DW$92, DW_AT_external
    1760                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$10)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   33

    1761                            .dwattr $C$DW$92, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1762                            .dwattr $C$DW$92, DW_AT_TI_begin_line(0x15b)
    1763                            .dwattr $C$DW$92, DW_AT_TI_begin_column(0x25)
    1764                            .dwattr $C$DW$92, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1765                            .dwattr $C$DW$92, DW_AT_decl_line(0x15b)
    1766                            .dwattr $C$DW$92, DW_AT_decl_column(0x25)
    1767                            .dwattr $C$DW$92, DW_AT_TI_max_frame_size(0x20)
    1768                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 348
    1769                    
    1770                            .dwfde $C$DW$CIE, __isnanl
    1771                    $C$DW$93        .dwtag  DW_TAG_formal_parameter
    1772                            .dwattr $C$DW$93, DW_AT_name("e")
    1773                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("e")
    1774                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$18)
    1775                            .dwattr $C$DW$93, DW_AT_location[DW_OP_regx 0x40]
    1776                    
    1777                    ;----------------------------------------------------------------------
    1778                    ; 347 | _CODE_ACCESS _INLINE_DEFINITION int __isnanl(long double e)            
    1779                    ;----------------------------------------------------------------------
    1780                    
    1781                    ;*****************************************************************************
    1782                    ;* FUNCTION NAME: __isnanl                                                   *
    1783                    ;*                                                                           *
    1784                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    1785                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR,D0,D0_hi           *
    1786                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    1787                    ;*****************************************************************************
    1788 00000000           __isnanl:
    1789                    ;* --------------------------------------------------------------------------*
    1790                            .dwcfi  cfa_offset, 0
    1791 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1792                            .dwcfi  cfa_offset, 32
    1793                            .dwcfi  save_reg_to_mem, 14, -4
    1794                            .dwcfi  save_reg_to_mem, 7, -8
    1795                            .dwcfi  save_reg_to_mem, 6, -12
    1796                            .dwcfi  save_reg_to_mem, 5, -16
    1797                            .dwcfi  save_reg_to_mem, 4, -20
    1798                            .dwcfi  save_reg_to_mem, 3, -24
    1799                            .dwcfi  save_reg_to_mem, 2, -28
    1800                            .dwcfi  save_reg_to_mem, 1, -32
    1801                    $C$DW$94        .dwtag  DW_TAG_variable
    1802                            .dwattr $C$DW$94, DW_AT_name("e")
    1803                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("e")
    1804                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$18)
    1805                            .dwattr $C$DW$94, DW_AT_location[DW_OP_breg13 0]
    1806                    
    1807                    ;----------------------------------------------------------------------
    1808                    ; 348 | { return __LDOUBLE_BIASED_EXP_IS_MAX(e) &&                             
    1809                    ;----------------------------------------------------------------------
    1810 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |348|  ; [KEEP 32-BIT INS]
    1811 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1812                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 348
    1813 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1814 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1815 00000010 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   34

    1816 00000012 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1817 00000014 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1818 00000016 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1819 00000018 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1820 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1821 0000001e 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1822 00000020 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1823 00000024 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1824 00000026 D115              BNE       ||$C$L14||            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1825                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |348| 
    1826                    ;* --------------------------------------------------------------------------*
    1827 00000028 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1828 0000002c 4E0A              LDR       V3, $C$CON2           ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1829 0000002e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1830 00000030 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1831 00000034 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1832 00000036 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1833 00000038 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1834 0000003a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1835 0000003c 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |348|  ; [KEEP 32-BIT INS]
    1836 00000040 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1837 00000042 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1838 00000044 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1839 00000046 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1840 00000048 D100              BNE       ||$C$L12||            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1841                            ; BRANCHCC OCCURS {||$C$L12||}   ; [] |348| 
    1842                    ;* --------------------------------------------------------------------------*
    1843 0000004a 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1844                    ;* --------------------------------------------------------------------------*
    1845 0000004c           ||$C$L12||:    
    1846 0000004c D100              BNE       ||$C$L13||            ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1847                            ; BRANCHCC OCCURS {||$C$L13||}   ; [] |348| 
    1848                    ;* --------------------------------------------------------------------------*
    1849 0000004e 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1850                    ;* --------------------------------------------------------------------------*
    1851 00000050           ||$C$L13||:    
    1852 00000050 B907              CBNZ      V4, ||$C$L14||        ; []  ; [ORIG 16-BIT INS]
    1853                            ; BRANCHCC OCCURS {||$C$L14||}   ; [] |348| 
    1854                    ;* --------------------------------------------------------------------------*
    1855 00000052 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    1856                    ;* --------------------------------------------------------------------------*
    1857 00000054           ||$C$L14||:    
    1858                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 349
    1859                    ;----------------------------------------------------------------------
    1860                    ; 349 | (__LDOUBLE_FRAC_PART_IS_ZERO(e) == 0); }                               
    1861                    ;----------------------------------------------------------------------
    1862                    $C$DW$95        .dwtag  DW_TAG_TI_branch
    1863                            .dwattr $C$DW$95, DW_AT_low_pc(0x00)
    1864                            .dwattr $C$DW$95, DW_AT_TI_return
    1865                    
    1866 00000054 BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    1867                            .dwcfi  cfa_offset, 0
    1868                            .dwcfi  restore_reg, 7
    1869                            .dwcfi  restore_reg, 6
    1870                            .dwcfi  restore_reg, 5
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   35

    1871                            .dwcfi  restore_reg, 4
    1872                            .dwcfi  restore_reg, 3
    1873                            .dwcfi  restore_reg, 2
    1874                            .dwcfi  restore_reg, 1
    1875                            ; BRANCH OCCURS                  ; [] 
    1876                            .dwattr $C$DW$92, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    1877                            .dwattr $C$DW$92, DW_AT_TI_end_line(0x15d)
    1878                            .dwattr $C$DW$92, DW_AT_TI_end_column(0x30)
    1879                            .dwendentry
    1880                            .dwendtag $C$DW$92
    1881                    
    1882 00000000                   .sect   ".text:__isnormal"
    1883                            .clink
    1884                            .thumbfunc __isnormal
    1885 00000000                   .thumb
    1886                            .global __isnormal
    1887                    
    1888                    $C$DW$96        .dwtag  DW_TAG_subprogram
    1889                            .dwattr $C$DW$96, DW_AT_name("__isnormal")
    1890                            .dwattr $C$DW$96, DW_AT_low_pc(__isnormal)
    1891                            .dwattr $C$DW$96, DW_AT_high_pc(0x00)
    1892                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("__isnormal")
    1893                            .dwattr $C$DW$96, DW_AT_external
    1894                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$10)
    1895                            .dwattr $C$DW$96, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/
    1896                            .dwattr $C$DW$96, DW_AT_TI_begin_line(0x15f)
    1897                            .dwattr $C$DW$96, DW_AT_TI_begin_column(0x25)
    1898                            .dwattr $C$DW$96, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/incl
    1899                            .dwattr $C$DW$96, DW_AT_decl_line(0x15f)
    1900                            .dwattr $C$DW$96, DW_AT_decl_column(0x25)
    1901                            .dwattr $C$DW$96, DW_AT_TI_max_frame_size(0x18)
    1902                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 352
    1903                    
    1904                            .dwfde $C$DW$CIE, __isnormal
    1905                    $C$DW$97        .dwtag  DW_TAG_formal_parameter
    1906                            .dwattr $C$DW$97, DW_AT_name("d")
    1907                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("d")
    1908                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$17)
    1909                            .dwattr $C$DW$97, DW_AT_location[DW_OP_regx 0x40]
    1910                    
    1911                    ;----------------------------------------------------------------------
    1912                    ; 351 | _CODE_ACCESS _INLINE_DEFINITION int __isnormal(double d)               
    1913                    ;----------------------------------------------------------------------
    1914                    
    1915                    ;*****************************************************************************
    1916                    ;* FUNCTION NAME: __isnormal                                                 *
    1917                    ;*                                                                           *
    1918                    ;*   Regs Modified     : A1,A2,A3,A4,V3,V4,SP,SR                             *
    1919                    ;*   Regs Used         : A1,A2,A3,A4,V3,V4,SP,LR,SR,D0,D0_hi                 *
    1920                    ;*   Local Frame Size  : 0 Args + 8 Auto + 12 Save = 20 byte                 *
    1921                    ;*****************************************************************************
    1922 00000000           __isnormal:
    1923                    ;* --------------------------------------------------------------------------*
    1924                            .dwcfi  cfa_offset, 0
    1925 00000000 B5CE              PUSH      {A2, A3, A4, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   36

    1926                            .dwcfi  cfa_offset, 24
    1927                            .dwcfi  save_reg_to_mem, 14, -4
    1928                            .dwcfi  save_reg_to_mem, 7, -8
    1929                            .dwcfi  save_reg_to_mem, 6, -12
    1930                            .dwcfi  save_reg_to_mem, 3, -16
    1931                            .dwcfi  save_reg_to_mem, 2, -20
    1932                            .dwcfi  save_reg_to_mem, 1, -24
    1933                    $C$DW$98        .dwtag  DW_TAG_variable
    1934                            .dwattr $C$DW$98, DW_AT_name("d")
    1935                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("d")
    1936                            .dwattr $C$DW$98, DW_AT_type(*$C$DW$T$17)
    1937                            .dwattr $C$DW$98, DW_AT_location[DW_OP_breg13 0]
    1938                    
    1939                    ;----------------------------------------------------------------------
    1940                    ; 352 | { return (__DOUBLE_BIASED_EXP_IS_ZERO(d) == 0) &&                      
    1941                    ;----------------------------------------------------------------------
    1942 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |352|  ; [KEEP 32-BIT INS]
    1943 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1944                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 352
    1945 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1946 0000000e 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1947 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1948 00000012 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1949 00000014 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1950 00000016 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1951 00000018 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1952 0000001a 0D0B              LSRS      A4, A2, #20           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1953 0000001c 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1954 0000001e 71FFF240          MOV       A2, #2047             ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1955 00000022 17CE              ASRS      V3, A2, #31           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1956 00000024 4016              ANDS      V3, V3, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1957 00000026 0103EA01          AND       A2, A2, A4            ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1958 0000002a D100              BNE       ||$C$L15||            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1959                            ; BRANCHCC OCCURS {||$C$L15||}   ; [] |352| 
    1960                    ;* --------------------------------------------------------------------------*
    1961 0000002c 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1962                    ;* --------------------------------------------------------------------------*
    1963 0000002e           ||$C$L15||:    
    1964 0000002e D100              BNE       ||$C$L16||            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1965                            ; BRANCHCC OCCURS {||$C$L16||}   ; [] |352| 
    1966                    ;* --------------------------------------------------------------------------*
    1967 00000030 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1968                    ;* --------------------------------------------------------------------------*
    1969 00000032           ||$C$L16||:    
    1970 00000032 B98F              CBNZ      V4, ||$C$L18||        ; []  ; [ORIG 16-BIT INS]
    1971                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |352| 
    1972                    ;* --------------------------------------------------------------------------*
    1973 00000034 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1974 00000038 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1975 0000003a 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1976 0000003c 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1977 0000003e 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1978 00000040 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1979 00000042 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1980 00000044 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   37

    1981 00000048 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1982 0000004a 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |352|  ; [KEEP 32-BIT INS]
    1983 0000004e 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1984 00000050 D100              BNE       ||$C$L17||            ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1985                            ; BRANCHCC OCCURS {||$C$L17||}   ; [] |352| 
    1986                    ;* --------------------------------------------------------------------------*
    1987 00000052 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1988                    ;* --------------------------------------------------------------------------*
    1989 00000054           ||$C$L17||:    
    1990 00000054 B907              CBNZ      V4, ||$C$L18||        ; []  ; [ORIG 16-BIT INS]
    1991                            ; BRANCHCC OCCURS {||$C$L18||}   ; [] |352| 
    1992                    ;* --------------------------------------------------------------------------*
    1993 00000056 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |352|  ; [ORIG 16-BIT INS]
    1994                    ;* --------------------------------------------------------------------------*
    1995 00000058           ||$C$L18||:    
    1996                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 353
    1997                    ;----------------------------------------------------------------------
    1998                    ; 353 | (__DOUBLE_BIASED_EXP_IS_MAX(d) == 0); }                                
    1999                    ;----------------------------------------------------------------------
    2000                    $C$DW$99        .dwtag  DW_TAG_TI_branch
    2001                            .dwattr $C$DW$99, DW_AT_low_pc(0x00)
    2002                            .dwattr $C$DW$99, DW_AT_TI_return
    2003                    
    2004 00000058 BDCE              POP       {A2, A3, A4, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2005                            .dwcfi  cfa_offset, 0
    2006                            .dwcfi  restore_reg, 7
    2007                            .dwcfi  restore_reg, 6
    2008                            .dwcfi  restore_reg, 3
    2009                            .dwcfi  restore_reg, 2
    2010                            .dwcfi  restore_reg, 1
    2011                            ; BRANCH OCCURS                  ; [] 
    2012                            .dwattr $C$DW$96, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    2013                            .dwattr $C$DW$96, DW_AT_TI_end_line(0x161)
    2014                            .dwattr $C$DW$96, DW_AT_TI_end_column(0x30)
    2015                            .dwendentry
    2016                            .dwendtag $C$DW$96
    2017                    
    2018 00000000                   .sect   ".text:__isnormalf"
    2019                            .clink
    2020                            .thumbfunc __isnormalf
    2021 00000000                   .thumb
    2022                            .global __isnormalf
    2023                    
    2024                    $C$DW$100       .dwtag  DW_TAG_subprogram
    2025                            .dwattr $C$DW$100, DW_AT_name("__isnormalf")
    2026                            .dwattr $C$DW$100, DW_AT_low_pc(__isnormalf)
    2027                            .dwattr $C$DW$100, DW_AT_high_pc(0x00)
    2028                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("__isnormalf")
    2029                            .dwattr $C$DW$100, DW_AT_external
    2030                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$10)
    2031                            .dwattr $C$DW$100, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2032                            .dwattr $C$DW$100, DW_AT_TI_begin_line(0x163)
    2033                            .dwattr $C$DW$100, DW_AT_TI_begin_column(0x25)
    2034                            .dwattr $C$DW$100, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2035                            .dwattr $C$DW$100, DW_AT_decl_line(0x163)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   38

    2036                            .dwattr $C$DW$100, DW_AT_decl_column(0x25)
    2037                            .dwattr $C$DW$100, DW_AT_TI_max_frame_size(0x08)
    2038                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 356
    2039                    
    2040                            .dwfde $C$DW$CIE, __isnormalf
    2041                    $C$DW$101       .dwtag  DW_TAG_formal_parameter
    2042                            .dwattr $C$DW$101, DW_AT_name("f")
    2043                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("f")
    2044                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$16)
    2045                            .dwattr $C$DW$101, DW_AT_location[DW_OP_regx 0x40]
    2046                    
    2047                    ;----------------------------------------------------------------------
    2048                    ; 355 | _CODE_ACCESS _INLINE_DEFINITION int __isnormalf(float f)               
    2049                    ;----------------------------------------------------------------------
    2050                    
    2051                    ;*****************************************************************************
    2052                    ;* FUNCTION NAME: __isnormalf                                                *
    2053                    ;*                                                                           *
    2054                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2055                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR,D0                                *
    2056                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2057                    ;*****************************************************************************
    2058 00000000           __isnormalf:
    2059                    ;* --------------------------------------------------------------------------*
    2060                            .dwcfi  cfa_offset, 0
    2061 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2062                            .dwcfi  cfa_offset, 8
    2063                    $C$DW$102       .dwtag  DW_TAG_variable
    2064                            .dwattr $C$DW$102, DW_AT_name("f")
    2065                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("f")
    2066                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$16)
    2067                            .dwattr $C$DW$102, DW_AT_location[DW_OP_breg13 0]
    2068                    
    2069                    ;----------------------------------------------------------------------
    2070                    ; 356 | { return (__FLOAT_BIASED_EXP_IS_ZERO(f) == 0) &&                       
    2071                    ;----------------------------------------------------------------------
    2072 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |356|  ; [KEEP 32-BIT INS]
    2073                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 356
    2074 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2075 0000000a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2076 0000000c 52C7F3C0          UBFX      A3, A1, #23, #8       ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    2077 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2078 00000012 B902              CBNZ      A3, ||$C$L19||        ; []  ; [ORIG 16-BIT INS]
    2079                            ; BRANCHCC OCCURS {||$C$L19||}   ; [] |356| 
    2080                    ;* --------------------------------------------------------------------------*
    2081 00000014 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2082                    ;* --------------------------------------------------------------------------*
    2083 00000016           ||$C$L19||:    
    2084 00000016 B959              CBNZ      A2, ||$C$L21||        ; []  ; [ORIG 16-BIT INS]
    2085                            ; BRANCHCC OCCURS {||$C$L21||}   ; [] |356| 
    2086                    ;* --------------------------------------------------------------------------*
    2087 00000018 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2088 0000001a 0C09              LSRS      A2, A2, #16           ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2089 0000001c 42FFF401          AND       A3, A2, #32640        ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    2090 00000020 4FFFF5B2          CMP       A3, #32640            ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   39

    2091 00000024 0100F04F          MOV       A2, #0                ; [DPU_V7M3_PIPE] |356|  ; [KEEP 32-BIT INS]
    2092 00000028 D100              BNE       ||$C$L20||            ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2093                            ; BRANCHCC OCCURS {||$C$L20||}   ; [] |356| 
    2094                    ;* --------------------------------------------------------------------------*
    2095 0000002a 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2096                    ;* --------------------------------------------------------------------------*
    2097 0000002c           ||$C$L20||:    
    2098 0000002c B901              CBNZ      A2, ||$C$L21||        ; []  ; [ORIG 16-BIT INS]
    2099                            ; BRANCHCC OCCURS {||$C$L21||}   ; [] |356| 
    2100                    ;* --------------------------------------------------------------------------*
    2101 0000002e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |356|  ; [ORIG 16-BIT INS]
    2102                    ;* --------------------------------------------------------------------------*
    2103 00000030           ||$C$L21||:    
    2104                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 357
    2105                    ;----------------------------------------------------------------------
    2106                    ; 357 | (__FLOAT_BIASED_EXP_IS_MAX(f) == 0); }                                 
    2107                    ;----------------------------------------------------------------------
    2108 00000030 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2109                            .dwcfi  cfa_offset, 0
    2110                    $C$DW$103       .dwtag  DW_TAG_TI_branch
    2111                            .dwattr $C$DW$103, DW_AT_low_pc(0x00)
    2112                            .dwattr $C$DW$103, DW_AT_TI_return
    2113                    
    2114 00000032 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2115                            ; BRANCH OCCURS                  ; [] 
    2116                            .dwattr $C$DW$100, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2117                            .dwattr $C$DW$100, DW_AT_TI_end_line(0x165)
    2118                            .dwattr $C$DW$100, DW_AT_TI_end_column(0x2f)
    2119                            .dwendentry
    2120                            .dwendtag $C$DW$100
    2121                    
    2122 00000000                   .sect   ".text:__isnormall"
    2123                            .clink
    2124                            .thumbfunc __isnormall
    2125 00000000                   .thumb
    2126                            .global __isnormall
    2127                    
    2128                    $C$DW$104       .dwtag  DW_TAG_subprogram
    2129                            .dwattr $C$DW$104, DW_AT_name("__isnormall")
    2130                            .dwattr $C$DW$104, DW_AT_low_pc(__isnormall)
    2131                            .dwattr $C$DW$104, DW_AT_high_pc(0x00)
    2132                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("__isnormall")
    2133                            .dwattr $C$DW$104, DW_AT_external
    2134                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$10)
    2135                            .dwattr $C$DW$104, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2136                            .dwattr $C$DW$104, DW_AT_TI_begin_line(0x167)
    2137                            .dwattr $C$DW$104, DW_AT_TI_begin_column(0x25)
    2138                            .dwattr $C$DW$104, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2139                            .dwattr $C$DW$104, DW_AT_decl_line(0x167)
    2140                            .dwattr $C$DW$104, DW_AT_decl_column(0x25)
    2141                            .dwattr $C$DW$104, DW_AT_TI_max_frame_size(0x18)
    2142                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 360
    2143                    
    2144                            .dwfde $C$DW$CIE, __isnormall
    2145                    $C$DW$105       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   40

    2146                            .dwattr $C$DW$105, DW_AT_name("e")
    2147                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("e")
    2148                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$18)
    2149                            .dwattr $C$DW$105, DW_AT_location[DW_OP_regx 0x40]
    2150                    
    2151                    ;----------------------------------------------------------------------
    2152                    ; 359 | _CODE_ACCESS _INLINE_DEFINITION int __isnormall(long double e)         
    2153                    ;----------------------------------------------------------------------
    2154                    
    2155                    ;*****************************************************************************
    2156                    ;* FUNCTION NAME: __isnormall                                                *
    2157                    ;*                                                                           *
    2158                    ;*   Regs Modified     : A1,A2,A3,A4,V3,V4,SP,SR                             *
    2159                    ;*   Regs Used         : A1,A2,A3,A4,V3,V4,SP,LR,SR,D0,D0_hi                 *
    2160                    ;*   Local Frame Size  : 0 Args + 8 Auto + 12 Save = 20 byte                 *
    2161                    ;*****************************************************************************
    2162 00000000           __isnormall:
    2163                    ;* --------------------------------------------------------------------------*
    2164                            .dwcfi  cfa_offset, 0
    2165 00000000 B5CE              PUSH      {A2, A3, A4, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2166                            .dwcfi  cfa_offset, 24
    2167                            .dwcfi  save_reg_to_mem, 14, -4
    2168                            .dwcfi  save_reg_to_mem, 7, -8
    2169                            .dwcfi  save_reg_to_mem, 6, -12
    2170                            .dwcfi  save_reg_to_mem, 3, -16
    2171                            .dwcfi  save_reg_to_mem, 2, -20
    2172                            .dwcfi  save_reg_to_mem, 1, -24
    2173                    $C$DW$106       .dwtag  DW_TAG_variable
    2174                            .dwattr $C$DW$106, DW_AT_name("e")
    2175                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("e")
    2176                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$18)
    2177                            .dwattr $C$DW$106, DW_AT_location[DW_OP_breg13 0]
    2178                    
    2179                    ;----------------------------------------------------------------------
    2180                    ; 360 | { return (__LDOUBLE_BIASED_EXP_IS_ZERO(e) == 0) &&                     
    2181                    ;----------------------------------------------------------------------
    2182 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |360|  ; [KEEP 32-BIT INS]
    2183 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2184                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 360
    2185 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2186 0000000e 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2187 00000010 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2188 00000012 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2189 00000014 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2190 00000016 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2191 00000018 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2192 0000001a 0D0B              LSRS      A4, A2, #20           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2193 0000001c 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2194 0000001e 71FFF240          MOV       A2, #2047             ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2195 00000022 17CE              ASRS      V3, A2, #31           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2196 00000024 4016              ANDS      V3, V3, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2197 00000026 0103EA01          AND       A2, A2, A4            ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2198 0000002a D100              BNE       ||$C$L22||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2199                            ; BRANCHCC OCCURS {||$C$L22||}   ; [] |360| 
    2200                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   41

    2201 0000002c 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2202                    ;* --------------------------------------------------------------------------*
    2203 0000002e           ||$C$L22||:    
    2204 0000002e D100              BNE       ||$C$L23||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2205                            ; BRANCHCC OCCURS {||$C$L23||}   ; [] |360| 
    2206                    ;* --------------------------------------------------------------------------*
    2207 00000030 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2208                    ;* --------------------------------------------------------------------------*
    2209 00000032           ||$C$L23||:    
    2210 00000032 B98F              CBNZ      V4, ||$C$L25||        ; []  ; [ORIG 16-BIT INS]
    2211                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |360| 
    2212                    ;* --------------------------------------------------------------------------*
    2213 00000034 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2214 00000038 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2215 0000003a 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2216 0000003c 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2217 0000003e 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2218 00000040 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2219 00000042 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2220 00000044 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2221 00000048 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2222 0000004a 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    2223 0000004e 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2224 00000050 D100              BNE       ||$C$L24||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2225                            ; BRANCHCC OCCURS {||$C$L24||}   ; [] |360| 
    2226                    ;* --------------------------------------------------------------------------*
    2227 00000052 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2228                    ;* --------------------------------------------------------------------------*
    2229 00000054           ||$C$L24||:    
    2230 00000054 B907              CBNZ      V4, ||$C$L25||        ; []  ; [ORIG 16-BIT INS]
    2231                            ; BRANCHCC OCCURS {||$C$L25||}   ; [] |360| 
    2232                    ;* --------------------------------------------------------------------------*
    2233 00000056 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    2234                    ;* --------------------------------------------------------------------------*
    2235 00000058           ||$C$L25||:    
    2236                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 361
    2237                    ;----------------------------------------------------------------------
    2238                    ; 361 | (__LDOUBLE_BIASED_EXP_IS_MAX(e) == 0); }                               
    2239                    ;----------------------------------------------------------------------
    2240                    $C$DW$107       .dwtag  DW_TAG_TI_branch
    2241                            .dwattr $C$DW$107, DW_AT_low_pc(0x00)
    2242                            .dwattr $C$DW$107, DW_AT_TI_return
    2243                    
    2244 00000058 BDCE              POP       {A2, A3, A4, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2245                            .dwcfi  cfa_offset, 0
    2246                            .dwcfi  restore_reg, 7
    2247                            .dwcfi  restore_reg, 6
    2248                            .dwcfi  restore_reg, 3
    2249                            .dwcfi  restore_reg, 2
    2250                            .dwcfi  restore_reg, 1
    2251                            ; BRANCH OCCURS                  ; [] 
    2252                            .dwattr $C$DW$104, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2253                            .dwattr $C$DW$104, DW_AT_TI_end_line(0x169)
    2254                            .dwattr $C$DW$104, DW_AT_TI_end_column(0x31)
    2255                            .dwendentry
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   42

    2256                            .dwendtag $C$DW$104
    2257                    
    2258 00000000                   .sect   ".text:__signbit"
    2259                            .clink
    2260                            .thumbfunc __signbit
    2261 00000000                   .thumb
    2262                            .global __signbit
    2263                    
    2264                    $C$DW$108       .dwtag  DW_TAG_subprogram
    2265                            .dwattr $C$DW$108, DW_AT_name("__signbit")
    2266                            .dwattr $C$DW$108, DW_AT_low_pc(__signbit)
    2267                            .dwattr $C$DW$108, DW_AT_high_pc(0x00)
    2268                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("__signbit")
    2269                            .dwattr $C$DW$108, DW_AT_external
    2270                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$10)
    2271                            .dwattr $C$DW$108, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2272                            .dwattr $C$DW$108, DW_AT_TI_begin_line(0x16b)
    2273                            .dwattr $C$DW$108, DW_AT_TI_begin_column(0x25)
    2274                            .dwattr $C$DW$108, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2275                            .dwattr $C$DW$108, DW_AT_decl_line(0x16b)
    2276                            .dwattr $C$DW$108, DW_AT_decl_column(0x25)
    2277                            .dwattr $C$DW$108, DW_AT_TI_max_frame_size(0x20)
    2278                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 364
    2279                    
    2280                            .dwfde $C$DW$CIE, __signbit
    2281                    $C$DW$109       .dwtag  DW_TAG_formal_parameter
    2282                            .dwattr $C$DW$109, DW_AT_name("d")
    2283                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("d")
    2284                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$17)
    2285                            .dwattr $C$DW$109, DW_AT_location[DW_OP_regx 0x40]
    2286                    
    2287                    ;----------------------------------------------------------------------
    2288                    ; 363 | _CODE_ACCESS _INLINE_DEFINITION int __signbit(double d)                
    2289                    ;----------------------------------------------------------------------
    2290                    
    2291                    ;*****************************************************************************
    2292                    ;* FUNCTION NAME: __signbit                                                  *
    2293                    ;*                                                                           *
    2294                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    2295                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR,D0,D0_hi           *
    2296                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    2297                    ;*****************************************************************************
    2298 00000000           __signbit:
    2299                    ;* --------------------------------------------------------------------------*
    2300                            .dwcfi  cfa_offset, 0
    2301 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2302                            .dwcfi  cfa_offset, 32
    2303                            .dwcfi  save_reg_to_mem, 14, -4
    2304                            .dwcfi  save_reg_to_mem, 7, -8
    2305                            .dwcfi  save_reg_to_mem, 6, -12
    2306                            .dwcfi  save_reg_to_mem, 5, -16
    2307                            .dwcfi  save_reg_to_mem, 4, -20
    2308                            .dwcfi  save_reg_to_mem, 3, -24
    2309                            .dwcfi  save_reg_to_mem, 2, -28
    2310                            .dwcfi  save_reg_to_mem, 1, -32
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   43

    2311                    $C$DW$110       .dwtag  DW_TAG_variable
    2312                            .dwattr $C$DW$110, DW_AT_name("d")
    2313                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("d")
    2314                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$17)
    2315                            .dwattr $C$DW$110, DW_AT_location[DW_OP_breg13 0]
    2316                    
    2317                    ;----------------------------------------------------------------------
    2318                    ; 364 | { return __DOUBLE_SIGN_BIT_ZERO(d) == 0; }                             
    2319                    ;----------------------------------------------------------------------
    2320 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |364|  ; [KEEP 32-BIT INS]
    2321 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2322                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 364
    2323 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2324 0000000e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2325 00000010 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2326 00000014 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2327 00000016 4600F04F          MOV       V3, #-2147483648      ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2328 0000001a 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2329 0000001c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2330 0000001e 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2331 00000020 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2332 00000022 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2333 00000024 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2334 00000026 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2335 00000028 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2336 0000002a 0302EA03          AND       A4, A4, A3            ; [DPU_V7M3_PIPE] |364|  ; [KEEP 32-BIT INS]
    2337 0000002e D100              BNE       ||$C$L26||            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2338                            ; BRANCHCC OCCURS {||$C$L26||}   ; [] |364| 
    2339                    ;* --------------------------------------------------------------------------*
    2340 00000030 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2341                    ;* --------------------------------------------------------------------------*
    2342 00000032           ||$C$L26||:    
    2343 00000032 D100              BNE       ||$C$L27||            ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2344                            ; BRANCHCC OCCURS {||$C$L27||}   ; [] |364| 
    2345                    ;* --------------------------------------------------------------------------*
    2346 00000034 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2347                    ;* --------------------------------------------------------------------------*
    2348 00000036           ||$C$L27||:    
    2349 00000036 B907              CBNZ      V4, ||$C$L28||        ; []  ; [ORIG 16-BIT INS]
    2350                            ; BRANCHCC OCCURS {||$C$L28||}   ; [] |364| 
    2351                    ;* --------------------------------------------------------------------------*
    2352 00000038 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |364|  ; [ORIG 16-BIT INS]
    2353                    ;* --------------------------------------------------------------------------*
    2354 0000003a           ||$C$L28||:    
    2355                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 364
    2356                    $C$DW$111       .dwtag  DW_TAG_TI_branch
    2357                            .dwattr $C$DW$111, DW_AT_low_pc(0x00)
    2358                            .dwattr $C$DW$111, DW_AT_TI_return
    2359                    
    2360 0000003a BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2361                            .dwcfi  cfa_offset, 0
    2362                            .dwcfi  restore_reg, 7
    2363                            .dwcfi  restore_reg, 6
    2364                            .dwcfi  restore_reg, 5
    2365                            .dwcfi  restore_reg, 4
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   44

    2366                            .dwcfi  restore_reg, 3
    2367                            .dwcfi  restore_reg, 2
    2368                            .dwcfi  restore_reg, 1
    2369                            ; BRANCH OCCURS                  ; [] 
    2370                            .dwattr $C$DW$108, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2371                            .dwattr $C$DW$108, DW_AT_TI_end_line(0x16c)
    2372                            .dwattr $C$DW$108, DW_AT_TI_end_column(0x2a)
    2373                            .dwendentry
    2374                            .dwendtag $C$DW$108
    2375                    
    2376 00000000                   .sect   ".text:__signbitf"
    2377                            .clink
    2378                            .thumbfunc __signbitf
    2379 00000000                   .thumb
    2380                            .global __signbitf
    2381                    
    2382                    $C$DW$112       .dwtag  DW_TAG_subprogram
    2383                            .dwattr $C$DW$112, DW_AT_name("__signbitf")
    2384                            .dwattr $C$DW$112, DW_AT_low_pc(__signbitf)
    2385                            .dwattr $C$DW$112, DW_AT_high_pc(0x00)
    2386                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("__signbitf")
    2387                            .dwattr $C$DW$112, DW_AT_external
    2388                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$10)
    2389                            .dwattr $C$DW$112, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2390                            .dwattr $C$DW$112, DW_AT_TI_begin_line(0x16d)
    2391                            .dwattr $C$DW$112, DW_AT_TI_begin_column(0x25)
    2392                            .dwattr $C$DW$112, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2393                            .dwattr $C$DW$112, DW_AT_decl_line(0x16d)
    2394                            .dwattr $C$DW$112, DW_AT_decl_column(0x25)
    2395                            .dwattr $C$DW$112, DW_AT_TI_max_frame_size(0x08)
    2396                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 366
    2397                    
    2398                            .dwfde $C$DW$CIE, __signbitf
    2399                    $C$DW$113       .dwtag  DW_TAG_formal_parameter
    2400                            .dwattr $C$DW$113, DW_AT_name("f")
    2401                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("f")
    2402                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$16)
    2403                            .dwattr $C$DW$113, DW_AT_location[DW_OP_regx 0x40]
    2404                    
    2405                    ;----------------------------------------------------------------------
    2406                    ; 365 | _CODE_ACCESS _INLINE_DEFINITION int __signbitf(float f)                
    2407                    ;----------------------------------------------------------------------
    2408                    
    2409                    ;*****************************************************************************
    2410                    ;* FUNCTION NAME: __signbitf                                                 *
    2411                    ;*                                                                           *
    2412                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    2413                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR,D0                                *
    2414                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2415                    ;*****************************************************************************
    2416 00000000           __signbitf:
    2417                    ;* --------------------------------------------------------------------------*
    2418                            .dwcfi  cfa_offset, 0
    2419 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2420                            .dwcfi  cfa_offset, 8
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   45

    2421                    $C$DW$114       .dwtag  DW_TAG_variable
    2422                            .dwattr $C$DW$114, DW_AT_name("f")
    2423                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("f")
    2424                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$16)
    2425                            .dwattr $C$DW$114, DW_AT_location[DW_OP_breg13 0]
    2426                    
    2427                    ;----------------------------------------------------------------------
    2428                    ; 366 | { return __FLOAT_SIGN_BIT_ZERO(f) == 0; }                              
    2429                    ;----------------------------------------------------------------------
    2430 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |366|  ; [KEEP 32-BIT INS]
    2431                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 366
    2432 00000008 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2433 0000000a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2434 0000000c 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2435 0000000e 0812              LSRS      A3, A3, #32           ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2436 00000010 D200              BCS       ||$C$L29||            ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2437                            ; BRANCHCC OCCURS {||$C$L29||}   ; [] |366| 
    2438                    ;* --------------------------------------------------------------------------*
    2439 00000012 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2440                    ;* --------------------------------------------------------------------------*
    2441 00000014           ||$C$L29||:    
    2442 00000014 B901              CBNZ      A2, ||$C$L30||        ; []  ; [ORIG 16-BIT INS]
    2443                            ; BRANCHCC OCCURS {||$C$L30||}   ; [] |366| 
    2444                    ;* --------------------------------------------------------------------------*
    2445 00000016 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    2446                    ;* --------------------------------------------------------------------------*
    2447 00000018           ||$C$L30||:    
    2448                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 366
    2449 00000018 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2450                            .dwcfi  cfa_offset, 0
    2451                    $C$DW$115       .dwtag  DW_TAG_TI_branch
    2452                            .dwattr $C$DW$115, DW_AT_low_pc(0x00)
    2453                            .dwattr $C$DW$115, DW_AT_TI_return
    2454                    
    2455 0000001a 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2456                            ; BRANCH OCCURS                  ; [] 
    2457                            .dwattr $C$DW$112, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2458                            .dwattr $C$DW$112, DW_AT_TI_end_line(0x16e)
    2459                            .dwattr $C$DW$112, DW_AT_TI_end_column(0x29)
    2460                            .dwendentry
    2461                            .dwendtag $C$DW$112
    2462                    
    2463 00000000                   .sect   ".text:__signbitl"
    2464                            .clink
    2465                            .thumbfunc __signbitl
    2466 00000000                   .thumb
    2467                            .global __signbitl
    2468                    
    2469                    $C$DW$116       .dwtag  DW_TAG_subprogram
    2470                            .dwattr $C$DW$116, DW_AT_name("__signbitl")
    2471                            .dwattr $C$DW$116, DW_AT_low_pc(__signbitl)
    2472                            .dwattr $C$DW$116, DW_AT_high_pc(0x00)
    2473                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("__signbitl")
    2474                            .dwattr $C$DW$116, DW_AT_external
    2475                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$10)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   46

    2476                            .dwattr $C$DW$116, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2477                            .dwattr $C$DW$116, DW_AT_TI_begin_line(0x16f)
    2478                            .dwattr $C$DW$116, DW_AT_TI_begin_column(0x25)
    2479                            .dwattr $C$DW$116, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2480                            .dwattr $C$DW$116, DW_AT_decl_line(0x16f)
    2481                            .dwattr $C$DW$116, DW_AT_decl_column(0x25)
    2482                            .dwattr $C$DW$116, DW_AT_TI_max_frame_size(0x20)
    2483                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 368
    2484                    
    2485                            .dwfde $C$DW$CIE, __signbitl
    2486                    $C$DW$117       .dwtag  DW_TAG_formal_parameter
    2487                            .dwattr $C$DW$117, DW_AT_name("e")
    2488                            .dwattr $C$DW$117, DW_AT_TI_symbol_name("e")
    2489                            .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$18)
    2490                            .dwattr $C$DW$117, DW_AT_location[DW_OP_regx 0x40]
    2491                    
    2492                    ;----------------------------------------------------------------------
    2493                    ; 367 | _CODE_ACCESS _INLINE_DEFINITION int __signbitl(long double e)          
    2494                    ;----------------------------------------------------------------------
    2495                    
    2496                    ;*****************************************************************************
    2497                    ;* FUNCTION NAME: __signbitl                                                 *
    2498                    ;*                                                                           *
    2499                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V3,V4,SP,SR                       *
    2500                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V3,V4,SP,LR,SR,D0,D0_hi           *
    2501                    ;*   Local Frame Size  : 0 Args + 8 Auto + 20 Save = 28 byte                 *
    2502                    ;*****************************************************************************
    2503 00000000           __signbitl:
    2504                    ;* --------------------------------------------------------------------------*
    2505                            .dwcfi  cfa_offset, 0
    2506 00000000 B5FE              PUSH      {A2, A3, A4, V1, V2, V3, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2507                            .dwcfi  cfa_offset, 32
    2508                            .dwcfi  save_reg_to_mem, 14, -4
    2509                            .dwcfi  save_reg_to_mem, 7, -8
    2510                            .dwcfi  save_reg_to_mem, 6, -12
    2511                            .dwcfi  save_reg_to_mem, 5, -16
    2512                            .dwcfi  save_reg_to_mem, 4, -20
    2513                            .dwcfi  save_reg_to_mem, 3, -24
    2514                            .dwcfi  save_reg_to_mem, 2, -28
    2515                            .dwcfi  save_reg_to_mem, 1, -32
    2516                    $C$DW$118       .dwtag  DW_TAG_variable
    2517                            .dwattr $C$DW$118, DW_AT_name("e")
    2518                            .dwattr $C$DW$118, DW_AT_TI_symbol_name("e")
    2519                            .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$18)
    2520                            .dwattr $C$DW$118, DW_AT_location[DW_OP_breg13 0]
    2521                    
    2522                    ;----------------------------------------------------------------------
    2523                    ; 368 | { return __LDOUBLE_SIGN_BIT_ZERO(e) == 0; }                            
    2524                    ;----------------------------------------------------------------------
    2525 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |368|  ; [KEEP 32-BIT INS]
    2526 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2527                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 368
    2528 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2529 0000000e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2530 00000010 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   47

    2531 00000014 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2532 00000016 4600F04F          MOV       V3, #-2147483648      ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2533 0000001a 2700              MOVS      V4, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2534 0000001c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2535 0000001e 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2536 00000020 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2537 00000022 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2538 00000024 2300              MOVS      A4, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2539 00000026 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2540 00000028 400E              ANDS      V3, V3, A2            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2541 0000002a 0302EA03          AND       A4, A4, A3            ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    2542 0000002e D100              BNE       ||$C$L31||            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2543                            ; BRANCHCC OCCURS {||$C$L31||}   ; [] |368| 
    2544                    ;* --------------------------------------------------------------------------*
    2545 00000030 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2546                    ;* --------------------------------------------------------------------------*
    2547 00000032           ||$C$L31||:    
    2548 00000032 D100              BNE       ||$C$L32||            ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2549                            ; BRANCHCC OCCURS {||$C$L32||}   ; [] |368| 
    2550                    ;* --------------------------------------------------------------------------*
    2551 00000034 2701              MOVS      V4, #1                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2552                    ;* --------------------------------------------------------------------------*
    2553 00000036           ||$C$L32||:    
    2554 00000036 B907              CBNZ      V4, ||$C$L33||        ; []  ; [ORIG 16-BIT INS]
    2555                            ; BRANCHCC OCCURS {||$C$L33||}   ; [] |368| 
    2556                    ;* --------------------------------------------------------------------------*
    2557 00000038 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    2558                    ;* --------------------------------------------------------------------------*
    2559 0000003a           ||$C$L33||:    
    2560                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 368
    2561                    $C$DW$119       .dwtag  DW_TAG_TI_branch
    2562                            .dwattr $C$DW$119, DW_AT_low_pc(0x00)
    2563                            .dwattr $C$DW$119, DW_AT_TI_return
    2564                    
    2565 0000003a BDFE              POP       {A2, A3, A4, V1, V2, V3, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2566                            .dwcfi  cfa_offset, 0
    2567                            .dwcfi  restore_reg, 7
    2568                            .dwcfi  restore_reg, 6
    2569                            .dwcfi  restore_reg, 5
    2570                            .dwcfi  restore_reg, 4
    2571                            .dwcfi  restore_reg, 3
    2572                            .dwcfi  restore_reg, 2
    2573                            .dwcfi  restore_reg, 1
    2574                            ; BRANCH OCCURS                  ; [] 
    2575                            .dwattr $C$DW$116, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2576                            .dwattr $C$DW$116, DW_AT_TI_end_line(0x170)
    2577                            .dwattr $C$DW$116, DW_AT_TI_end_column(0x2b)
    2578                            .dwendentry
    2579                            .dwendtag $C$DW$116
    2580                    
    2581 00000000                   .sect   ".text:__isinff"
    2582                            .clink
    2583                            .thumbfunc __isinff
    2584 00000000                   .thumb
    2585                            .global __isinff
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   48

    2586                    
    2587                    $C$DW$120       .dwtag  DW_TAG_subprogram
    2588                            .dwattr $C$DW$120, DW_AT_name("__isinff")
    2589                            .dwattr $C$DW$120, DW_AT_low_pc(__isinff)
    2590                            .dwattr $C$DW$120, DW_AT_high_pc(0x00)
    2591                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("__isinff")
    2592                            .dwattr $C$DW$120, DW_AT_external
    2593                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$10)
    2594                            .dwattr $C$DW$120, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2595                            .dwattr $C$DW$120, DW_AT_TI_begin_line(0x176)
    2596                            .dwattr $C$DW$120, DW_AT_TI_begin_column(0x25)
    2597                            .dwattr $C$DW$120, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2598                            .dwattr $C$DW$120, DW_AT_decl_line(0x176)
    2599                            .dwattr $C$DW$120, DW_AT_decl_column(0x25)
    2600                            .dwattr $C$DW$120, DW_AT_TI_max_frame_size(0x08)
    2601                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 375
    2602                    
    2603                            .dwfde $C$DW$CIE, __isinff
    2604                    $C$DW$121       .dwtag  DW_TAG_formal_parameter
    2605                            .dwattr $C$DW$121, DW_AT_name("f")
    2606                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("f")
    2607                            .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$16)
    2608                            .dwattr $C$DW$121, DW_AT_location[DW_OP_regx 0x40]
    2609                    
    2610                    ;----------------------------------------------------------------------
    2611                    ; 374 | _CODE_ACCESS _INLINE_DEFINITION int __isinff(float f)                  
    2612                    ;----------------------------------------------------------------------
    2613                    
    2614                    ;*****************************************************************************
    2615                    ;* FUNCTION NAME: __isinff                                                   *
    2616                    ;*                                                                           *
    2617                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    2618                    ;*   Regs Used         : A1,A2,SP,LR,SR,D0                                   *
    2619                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2620                    ;*****************************************************************************
    2621 00000000           __isinff:
    2622                    ;* --------------------------------------------------------------------------*
    2623                            .dwcfi  cfa_offset, 0
    2624 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2625                            .dwcfi  cfa_offset, 8
    2626                    $C$DW$122       .dwtag  DW_TAG_variable
    2627                            .dwattr $C$DW$122, DW_AT_name("f")
    2628                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("f")
    2629                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$16)
    2630                            .dwattr $C$DW$122, DW_AT_location[DW_OP_breg13 0]
    2631                    
    2632                    ;----------------------------------------------------------------------
    2633                    ; 375 | { return __FLOAT_BIASED_EXP_IS_MAX(f) && __FLOAT_FRAC_PART_IS_ZERO(f);
    2634                    ;     | }                                                                      
    2635                    ;----------------------------------------------------------------------
    2636 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |375|  ; [KEEP 32-BIT INS]
    2637                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 375
    2638 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2639 0000000a 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2640 0000000c 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   49

    2641 0000000e 40FFF400          AND       A1, A1, #32640        ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    2642 00000012 4FFFF5B0          CMP       A1, #32640            ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    2643 00000016 D104              BNE       ||$C$L34||            ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2644                            ; BRANCHCC OCCURS {||$C$L34||}   ; [] |375| 
    2645                    ;* --------------------------------------------------------------------------*
    2646 00000018 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2647 0000001a 50DFF36F          BFC       A1, #23, #9           ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    2648 0000001e B900              CBNZ      A1, ||$C$L34||        ; []  ; [ORIG 16-BIT INS]
    2649                            ; BRANCHCC OCCURS {||$C$L34||}   ; [] |375| 
    2650                    ;* --------------------------------------------------------------------------*
    2651 00000020 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2652                    ;* --------------------------------------------------------------------------*
    2653 00000022           ||$C$L34||:    
    2654 00000022 4608              MOV       A1, A2                ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    2655                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 375
    2656 00000024 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2657                            .dwcfi  cfa_offset, 0
    2658                    $C$DW$123       .dwtag  DW_TAG_TI_branch
    2659                            .dwattr $C$DW$123, DW_AT_low_pc(0x00)
    2660                            .dwattr $C$DW$123, DW_AT_TI_return
    2661                    
    2662 00000026 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2663                            ; BRANCH OCCURS                  ; [] 
    2664                            .dwattr $C$DW$120, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2665                            .dwattr $C$DW$120, DW_AT_TI_end_line(0x177)
    2666                            .dwattr $C$DW$120, DW_AT_TI_end_column(0x48)
    2667                            .dwendentry
    2668                            .dwendtag $C$DW$120
    2669                    
    2670 00000000                   .sect   ".text:__isinf"
    2671                            .clink
    2672                            .thumbfunc __isinf
    2673 00000000                   .thumb
    2674                            .global __isinf
    2675                    
    2676                    $C$DW$124       .dwtag  DW_TAG_subprogram
    2677                            .dwattr $C$DW$124, DW_AT_name("__isinf")
    2678                            .dwattr $C$DW$124, DW_AT_low_pc(__isinf)
    2679                            .dwattr $C$DW$124, DW_AT_high_pc(0x00)
    2680                            .dwattr $C$DW$124, DW_AT_TI_symbol_name("__isinf")
    2681                            .dwattr $C$DW$124, DW_AT_external
    2682                            .dwattr $C$DW$124, DW_AT_type(*$C$DW$T$10)
    2683                            .dwattr $C$DW$124, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2684                            .dwattr $C$DW$124, DW_AT_TI_begin_line(0x178)
    2685                            .dwattr $C$DW$124, DW_AT_TI_begin_column(0x25)
    2686                            .dwattr $C$DW$124, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2687                            .dwattr $C$DW$124, DW_AT_decl_line(0x178)
    2688                            .dwattr $C$DW$124, DW_AT_decl_column(0x25)
    2689                            .dwattr $C$DW$124, DW_AT_TI_max_frame_size(0x18)
    2690                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 377
    2691                    
    2692                            .dwfde $C$DW$CIE, __isinf
    2693                    $C$DW$125       .dwtag  DW_TAG_formal_parameter
    2694                            .dwattr $C$DW$125, DW_AT_name("d")
    2695                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("d")
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   50

    2696                            .dwattr $C$DW$125, DW_AT_type(*$C$DW$T$17)
    2697                            .dwattr $C$DW$125, DW_AT_location[DW_OP_regx 0x40]
    2698                    
    2699                    ;----------------------------------------------------------------------
    2700                    ; 376 | _CODE_ACCESS _INLINE_DEFINITION int __isinf (double d)                 
    2701                    ;----------------------------------------------------------------------
    2702                    
    2703                    ;*****************************************************************************
    2704                    ;* FUNCTION NAME: __isinf                                                    *
    2705                    ;*                                                                           *
    2706                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V4,SP,SR                          *
    2707                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V4,SP,LR,SR,D0,D0_hi              *
    2708                    ;*   Local Frame Size  : 0 Args + 8 Auto + 16 Save = 24 byte                 *
    2709                    ;*****************************************************************************
    2710 00000000           __isinf:
    2711                    ;* --------------------------------------------------------------------------*
    2712                            .dwcfi  cfa_offset, 0
    2713 00000000 B5BC              PUSH      {A3, A4, V1, V2, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2714                            .dwcfi  cfa_offset, 24
    2715                            .dwcfi  save_reg_to_mem, 14, -4
    2716                            .dwcfi  save_reg_to_mem, 7, -8
    2717                            .dwcfi  save_reg_to_mem, 5, -12
    2718                            .dwcfi  save_reg_to_mem, 4, -16
    2719                            .dwcfi  save_reg_to_mem, 3, -20
    2720                            .dwcfi  save_reg_to_mem, 2, -24
    2721                    $C$DW$126       .dwtag  DW_TAG_variable
    2722                            .dwattr $C$DW$126, DW_AT_name("d")
    2723                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("d")
    2724                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$17)
    2725                            .dwattr $C$DW$126, DW_AT_location[DW_OP_breg13 0]
    2726                    
    2727                    ;----------------------------------------------------------------------
    2728                    ; 377 | { return __DOUBLE_BIASED_EXP_IS_MAX(d) && __DOUBLE_FRAC_PART_IS_ZERO(d)
    2729                    ;     | ; }                                                                    
    2730                    ;----------------------------------------------------------------------
    2731 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |377|  ; [KEEP 32-BIT INS]
    2732 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2733                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 377
    2734 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2735 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2736 00000010 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2737 00000012 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2738 00000014 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2739 00000016 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2740 00000018 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2741 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2742 0000001e 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2743 00000020 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2744 00000024 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2745 00000026 D112              BNE       ||$C$L36||            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2746                            ; BRANCHCC OCCURS {||$C$L36||}   ; [] |377| 
    2747                    ;* --------------------------------------------------------------------------*
    2748 00000028 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2749 0000002c 4F08              LDR       V4, $C$CON3           ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2750 0000002e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   51

    2751 00000030 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2752 00000034 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2753 00000036 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2754 00000038 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2755 0000003a 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |377|  ; [KEEP 32-BIT INS]
    2756 0000003e 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2757 00000040 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2758 00000042 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2759 00000044 400F              ANDS      V4, V4, A2            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2760 00000046 D100              BNE       ||$C$L35||            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2761                            ; BRANCHCC OCCURS {||$C$L35||}   ; [] |377| 
    2762                    ;* --------------------------------------------------------------------------*
    2763 00000048 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2764                    ;* --------------------------------------------------------------------------*
    2765 0000004a           ||$C$L35||:    
    2766 0000004a D100              BNE       ||$C$L36||            ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2767                            ; BRANCHCC OCCURS {||$C$L36||}   ; [] |377| 
    2768                    ;* --------------------------------------------------------------------------*
    2769 0000004c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    2770                    ;* --------------------------------------------------------------------------*
    2771 0000004e           ||$C$L36||:    
    2772                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 377
    2773                    $C$DW$127       .dwtag  DW_TAG_TI_branch
    2774                            .dwattr $C$DW$127, DW_AT_low_pc(0x00)
    2775                            .dwattr $C$DW$127, DW_AT_TI_return
    2776                    
    2777 0000004e BDBC              POP       {A3, A4, V1, V2, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2778                            .dwcfi  cfa_offset, 0
    2779                            .dwcfi  restore_reg, 7
    2780                            .dwcfi  restore_reg, 5
    2781                            .dwcfi  restore_reg, 4
    2782                            .dwcfi  restore_reg, 3
    2783                            .dwcfi  restore_reg, 2
    2784                            ; BRANCH OCCURS                  ; [] 
    2785                            .dwattr $C$DW$124, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2786                            .dwattr $C$DW$124, DW_AT_TI_end_line(0x179)
    2787                            .dwattr $C$DW$124, DW_AT_TI_end_column(0x4a)
    2788                            .dwendentry
    2789                            .dwendtag $C$DW$124
    2790                    
    2791 00000000                   .sect   ".text:__isinfl"
    2792                            .clink
    2793                            .thumbfunc __isinfl
    2794 00000000                   .thumb
    2795                            .global __isinfl
    2796                    
    2797                    $C$DW$128       .dwtag  DW_TAG_subprogram
    2798                            .dwattr $C$DW$128, DW_AT_name("__isinfl")
    2799                            .dwattr $C$DW$128, DW_AT_low_pc(__isinfl)
    2800                            .dwattr $C$DW$128, DW_AT_high_pc(0x00)
    2801                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("__isinfl")
    2802                            .dwattr $C$DW$128, DW_AT_external
    2803                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$10)
    2804                            .dwattr $C$DW$128, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2805                            .dwattr $C$DW$128, DW_AT_TI_begin_line(0x17a)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   52

    2806                            .dwattr $C$DW$128, DW_AT_TI_begin_column(0x25)
    2807                            .dwattr $C$DW$128, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2808                            .dwattr $C$DW$128, DW_AT_decl_line(0x17a)
    2809                            .dwattr $C$DW$128, DW_AT_decl_column(0x25)
    2810                            .dwattr $C$DW$128, DW_AT_TI_max_frame_size(0x18)
    2811                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 379
    2812                    
    2813                            .dwfde $C$DW$CIE, __isinfl
    2814                    $C$DW$129       .dwtag  DW_TAG_formal_parameter
    2815                            .dwattr $C$DW$129, DW_AT_name("e")
    2816                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("e")
    2817                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$18)
    2818                            .dwattr $C$DW$129, DW_AT_location[DW_OP_regx 0x40]
    2819                    
    2820                    ;----------------------------------------------------------------------
    2821                    ; 378 | _CODE_ACCESS _INLINE_DEFINITION int __isinfl(long double e)            
    2822                    ;----------------------------------------------------------------------
    2823                    
    2824                    ;*****************************************************************************
    2825                    ;* FUNCTION NAME: __isinfl                                                   *
    2826                    ;*                                                                           *
    2827                    ;*   Regs Modified     : A1,A2,A3,A4,V1,V2,V4,SP,SR                          *
    2828                    ;*   Regs Used         : A1,A2,A3,A4,V1,V2,V4,SP,LR,SR,D0,D0_hi              *
    2829                    ;*   Local Frame Size  : 0 Args + 8 Auto + 16 Save = 24 byte                 *
    2830                    ;*****************************************************************************
    2831 00000000           __isinfl:
    2832                    ;* --------------------------------------------------------------------------*
    2833                            .dwcfi  cfa_offset, 0
    2834 00000000 B5BC              PUSH      {A3, A4, V1, V2, V4, LR} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2835                            .dwcfi  cfa_offset, 24
    2836                            .dwcfi  save_reg_to_mem, 14, -4
    2837                            .dwcfi  save_reg_to_mem, 7, -8
    2838                            .dwcfi  save_reg_to_mem, 5, -12
    2839                            .dwcfi  save_reg_to_mem, 4, -16
    2840                            .dwcfi  save_reg_to_mem, 3, -20
    2841                            .dwcfi  save_reg_to_mem, 2, -24
    2842                    $C$DW$130       .dwtag  DW_TAG_variable
    2843                            .dwattr $C$DW$130, DW_AT_name("e")
    2844                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("e")
    2845                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$18)
    2846                            .dwattr $C$DW$130, DW_AT_location[DW_OP_breg13 0]
    2847                    
    2848                    ;----------------------------------------------------------------------
    2849                    ; 379 | { return __LDOUBLE_BIASED_EXP_IS_MAX(e) && __LDOUBLE_FRAC_PART_IS_ZERO(
    2850                    ;     | e); }                                                                  
    2851                    ;----------------------------------------------------------------------
    2852 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |379|  ; [KEEP 32-BIT INS]
    2853 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2854                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 379
    2855 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2856 0000000e 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2857 00000010 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2858 00000012 000A              LSLS      A3, A2, #0            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2859 00000014 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2860 00000016 4311              ORRS      A2, A2, A3            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   53

    2861 00000018 0C0A              LSRS      A3, A2, #16           ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2862 0000001a 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2863 0000001e 4011              ANDS      A2, A2, A3            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2864 00000020 72F0F647          MOV       A3, #32752            ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2865 00000024 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2866 00000026 D112              BNE       ||$C$L38||            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2867                            ; BRANCHCC OCCURS {||$C$L38||}   ; [] |379| 
    2868                    ;* --------------------------------------------------------------------------*
    2869 00000028 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2870 0000002c 4F08              LDR       V4, $C$CON4           ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2871 0000002e 4611              MOV       A2, A3                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2872 00000030 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2873 00000034 2500              MOVS      V2, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2874 00000036 000C              LSLS      V1, A2, #0            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2875 00000038 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2876 0000003a 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |379|  ; [KEEP 32-BIT INS]
    2877 0000003e 432A              ORRS      A3, A3, V2            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2878 00000040 4321              ORRS      A2, A2, V1            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2879 00000042 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2880 00000044 400F              ANDS      V4, V4, A2            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2881 00000046 D100              BNE       ||$C$L37||            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2882                            ; BRANCHCC OCCURS {||$C$L37||}   ; [] |379| 
    2883                    ;* --------------------------------------------------------------------------*
    2884 00000048 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2885                    ;* --------------------------------------------------------------------------*
    2886 0000004a           ||$C$L37||:    
    2887 0000004a D100              BNE       ||$C$L38||            ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2888                            ; BRANCHCC OCCURS {||$C$L38||}   ; [] |379| 
    2889                    ;* --------------------------------------------------------------------------*
    2890 0000004c 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    2891                    ;* --------------------------------------------------------------------------*
    2892 0000004e           ||$C$L38||:    
    2893                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 379
    2894                    $C$DW$131       .dwtag  DW_TAG_TI_branch
    2895                            .dwattr $C$DW$131, DW_AT_low_pc(0x00)
    2896                            .dwattr $C$DW$131, DW_AT_TI_return
    2897                    
    2898 0000004e BDBC              POP       {A3, A4, V1, V2, V4, PC} ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    2899                            .dwcfi  cfa_offset, 0
    2900                            .dwcfi  restore_reg, 7
    2901                            .dwcfi  restore_reg, 5
    2902                            .dwcfi  restore_reg, 4
    2903                            .dwcfi  restore_reg, 3
    2904                            .dwcfi  restore_reg, 2
    2905                            ; BRANCH OCCURS                  ; [] 
    2906                            .dwattr $C$DW$128, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    2907                            .dwattr $C$DW$128, DW_AT_TI_end_line(0x17b)
    2908                            .dwattr $C$DW$128, DW_AT_TI_end_column(0x4c)
    2909                            .dwendentry
    2910                            .dwendtag $C$DW$128
    2911                    
    2912 00000000                   .sect   ".text:__fpclassifyf"
    2913                            .clink
    2914                            .thumbfunc __fpclassifyf
    2915 00000000                   .thumb
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   54

    2916                            .global __fpclassifyf
    2917                    
    2918                    $C$DW$132       .dwtag  DW_TAG_subprogram
    2919                            .dwattr $C$DW$132, DW_AT_name("__fpclassifyf")
    2920                            .dwattr $C$DW$132, DW_AT_low_pc(__fpclassifyf)
    2921                            .dwattr $C$DW$132, DW_AT_high_pc(0x00)
    2922                            .dwattr $C$DW$132, DW_AT_TI_symbol_name("__fpclassifyf")
    2923                            .dwattr $C$DW$132, DW_AT_external
    2924                            .dwattr $C$DW$132, DW_AT_type(*$C$DW$T$10)
    2925                            .dwattr $C$DW$132, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    2926                            .dwattr $C$DW$132, DW_AT_TI_begin_line(0x18c)
    2927                            .dwattr $C$DW$132, DW_AT_TI_begin_column(0x25)
    2928                            .dwattr $C$DW$132, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    2929                            .dwattr $C$DW$132, DW_AT_decl_line(0x18c)
    2930                            .dwattr $C$DW$132, DW_AT_decl_column(0x25)
    2931                            .dwattr $C$DW$132, DW_AT_TI_max_frame_size(0x08)
    2932                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 397
    2933                    
    2934                            .dwfde $C$DW$CIE, __fpclassifyf
    2935                    $C$DW$133       .dwtag  DW_TAG_formal_parameter
    2936                            .dwattr $C$DW$133, DW_AT_name("f")
    2937                            .dwattr $C$DW$133, DW_AT_TI_symbol_name("f")
    2938                            .dwattr $C$DW$133, DW_AT_type(*$C$DW$T$16)
    2939                            .dwattr $C$DW$133, DW_AT_location[DW_OP_regx 0x40]
    2940                    
    2941                    ;----------------------------------------------------------------------
    2942                    ; 396 | _CODE_ACCESS _INLINE_DEFINITION int __fpclassifyf(float f)             
    2943                    ;----------------------------------------------------------------------
    2944                    
    2945                    ;*****************************************************************************
    2946                    ;* FUNCTION NAME: __fpclassifyf                                              *
    2947                    ;*                                                                           *
    2948                    ;*   Regs Modified     : A1,SP,SR                                            *
    2949                    ;*   Regs Used         : A1,SP,LR,SR,D0                                      *
    2950                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    2951                    ;*****************************************************************************
    2952 00000000           __fpclassifyf:
    2953                    ;* --------------------------------------------------------------------------*
    2954                            .dwcfi  cfa_offset, 0
    2955 00000000 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    2956                            .dwcfi  cfa_offset, 8
    2957                    $C$DW$134       .dwtag  DW_TAG_variable
    2958                            .dwattr $C$DW$134, DW_AT_name("f")
    2959                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("f")
    2960                            .dwattr $C$DW$134, DW_AT_type(*$C$DW$T$16)
    2961                            .dwattr $C$DW$134, DW_AT_location[DW_OP_breg13 0]
    2962                    
    2963 00000004 0A00ED8D          VSTR.32   S0, [SP, #0]          ; [DPU_MERLIN_PIPE] |397|  ; [KEEP 32-BIT INS]
    2964                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 398
    2965                    ;----------------------------------------------------------------------
    2966                    ; 398 | if (__FLOAT_BIASED_EXP_IS_MAX(f))                                      
    2967                    ;----------------------------------------------------------------------
    2968 00000008 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    2969 0000000a 0C00              LSRS      A1, A1, #16           ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    2970 0000000c 40FFF400          AND       A1, A1, #32640        ; [DPU_V7M3_PIPE] |398|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   55

    2971 00000010 4FFFF5B0          CMP       A1, #32640            ; [DPU_V7M3_PIPE] |398|  ; [KEEP 32-BIT INS]
    2972 00000014 D107              BNE       ||$C$L40||            ; [DPU_V7M3_PIPE] |398|  ; [ORIG 16-BIT INS]
    2973                            ; BRANCHCC OCCURS {||$C$L40||}   ; [] |398| 
    2974                    ;* --------------------------------------------------------------------------*
    2975                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 400
    2976                    ;----------------------------------------------------------------------
    2977                    ; 400 | if (__FLOAT_FRAC_PART_IS_ZERO(f))                                      
    2978                    ;----------------------------------------------------------------------
    2979 00000016 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    2980 00000018 50DFF36F          BFC       A1, #23, #9           ; [DPU_V7M3_PIPE] |400|  ; [KEEP 32-BIT INS]
    2981 0000001c B908              CBNZ      A1, ||$C$L39||        ; []  ; [ORIG 16-BIT INS]
    2982                            ; BRANCHCC OCCURS {||$C$L39||}   ; [] |400| 
    2983                    ;* --------------------------------------------------------------------------*
    2984                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 401
    2985                    ;----------------------------------------------------------------------
    2986                    ; 401 | return __FP_INFINITE;                                                  
    2987                    ;----------------------------------------------------------------------
    2988 0000001e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    2989 00000020 E010              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    2990                            ; BRANCH OCCURS {||$C$L43||}     ; [] |401| 
    2991                    ;* --------------------------------------------------------------------------*
    2992 00000022           ||$C$L39||:    
    2993                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 402
    2994                    ;----------------------------------------------------------------------
    2995                    ; 402 | else return __FP_NAN;                                                  
    2996                    ;----------------------------------------------------------------------
    2997 00000022 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    2998 00000024 E00E              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    2999                            ; BRANCH OCCURS {||$C$L43||}     ; [] |402| 
    3000                    ;* --------------------------------------------------------------------------*
    3001 00000026           ||$C$L40||:    
    3002                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 404
    3003                    ;----------------------------------------------------------------------
    3004                    ; 404 | if (__FLOAT_BIASED_EXP_IS_ZERO(f))                                     
    3005                    ;----------------------------------------------------------------------
    3006 00000026 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |404|  ; [ORIG 16-BIT INS]
    3007 00000028 50C7F3C0          UBFX      A1, A1, #23, #8       ; [DPU_V7M3_PIPE] |404|  ; [KEEP 32-BIT INS]
    3008 0000002c B940              CBNZ      A1, ||$C$L42||        ; []  ; [ORIG 16-BIT INS]
    3009                            ; BRANCHCC OCCURS {||$C$L42||}   ; [] |404| 
    3010                    ;* --------------------------------------------------------------------------*
    3011                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 406
    3012                    ;----------------------------------------------------------------------
    3013                    ; 406 | if (__FLOAT_FRAC_PART_IS_ZERO(f))                                      
    3014                    ;----------------------------------------------------------------------
    3015 0000002e 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |406|  ; [ORIG 16-BIT INS]
    3016 00000030 50DFF36F          BFC       A1, #23, #9           ; [DPU_V7M3_PIPE] |406|  ; [KEEP 32-BIT INS]
    3017 00000034 B908              CBNZ      A1, ||$C$L41||        ; []  ; [ORIG 16-BIT INS]
    3018                            ; BRANCHCC OCCURS {||$C$L41||}   ; [] |406| 
    3019                    ;* --------------------------------------------------------------------------*
    3020                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 407
    3021                    ;----------------------------------------------------------------------
    3022                    ; 407 | return __FP_ZERO;                                                      
    3023                    ;----------------------------------------------------------------------
    3024 00000036 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    3025 00000038 E004              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   56

    3026                            ; BRANCH OCCURS {||$C$L43||}     ; [] |407| 
    3027                    ;* --------------------------------------------------------------------------*
    3028 0000003a           ||$C$L41||:    
    3029                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 408
    3030                    ;----------------------------------------------------------------------
    3031                    ; 408 | else return __FP_SUBNORMAL;                                            
    3032                    ;----------------------------------------------------------------------
    3033 0000003a 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |408|  ; [KEEP 32-BIT INS]
    3034 0000003e E001              B         ||$C$L43||            ; [DPU_V7M3_PIPE] |408|  ; [ORIG 16-BIT INS]
    3035                            ; BRANCH OCCURS {||$C$L43||}     ; [] |408| 
    3036                    ;* --------------------------------------------------------------------------*
    3037 00000040           ||$C$L42||:    
    3038                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 410
    3039                    ;----------------------------------------------------------------------
    3040                    ; 410 | return __FP_NORMAL;                                                    
    3041                    ;----------------------------------------------------------------------
    3042 00000040 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |410|  ; [KEEP 32-BIT INS]
    3043                    ;* --------------------------------------------------------------------------*
    3044 00000044           ||$C$L43||:    
    3045                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 411
    3046 00000044 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3047                            .dwcfi  cfa_offset, 0
    3048                    $C$DW$135       .dwtag  DW_TAG_TI_branch
    3049                            .dwattr $C$DW$135, DW_AT_low_pc(0x00)
    3050                            .dwattr $C$DW$135, DW_AT_TI_return
    3051                    
    3052 00000046 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3053                            ; BRANCH OCCURS                  ; [] 
    3054                            .dwattr $C$DW$132, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    3055                            .dwattr $C$DW$132, DW_AT_TI_end_line(0x19b)
    3056                            .dwattr $C$DW$132, DW_AT_TI_end_column(0x01)
    3057                            .dwendentry
    3058                            .dwendtag $C$DW$132
    3059                    
    3060 00000000                   .sect   ".text:__fpclassify"
    3061                            .clink
    3062                            .thumbfunc __fpclassify
    3063 00000000                   .thumb
    3064                            .global __fpclassify
    3065                    
    3066                    $C$DW$136       .dwtag  DW_TAG_subprogram
    3067                            .dwattr $C$DW$136, DW_AT_name("__fpclassify")
    3068                            .dwattr $C$DW$136, DW_AT_low_pc(__fpclassify)
    3069                            .dwattr $C$DW$136, DW_AT_high_pc(0x00)
    3070                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("__fpclassify")
    3071                            .dwattr $C$DW$136, DW_AT_external
    3072                            .dwattr $C$DW$136, DW_AT_type(*$C$DW$T$10)
    3073                            .dwattr $C$DW$136, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    3074                            .dwattr $C$DW$136, DW_AT_TI_begin_line(0x19d)
    3075                            .dwattr $C$DW$136, DW_AT_TI_begin_column(0x25)
    3076                            .dwattr $C$DW$136, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    3077                            .dwattr $C$DW$136, DW_AT_decl_line(0x19d)
    3078                            .dwattr $C$DW$136, DW_AT_decl_column(0x25)
    3079                            .dwattr $C$DW$136, DW_AT_TI_max_frame_size(0x10)
    3080                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 414
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   57

    3081                    
    3082                            .dwfde $C$DW$CIE, __fpclassify
    3083                    $C$DW$137       .dwtag  DW_TAG_formal_parameter
    3084                            .dwattr $C$DW$137, DW_AT_name("d")
    3085                            .dwattr $C$DW$137, DW_AT_TI_symbol_name("d")
    3086                            .dwattr $C$DW$137, DW_AT_type(*$C$DW$T$17)
    3087                            .dwattr $C$DW$137, DW_AT_location[DW_OP_regx 0x40]
    3088                    
    3089                    ;----------------------------------------------------------------------
    3090                    ; 413 | _CODE_ACCESS _INLINE_DEFINITION int __fpclassify (double d)            
    3091                    ;----------------------------------------------------------------------
    3092                    
    3093                    ;*****************************************************************************
    3094                    ;* FUNCTION NAME: __fpclassify                                               *
    3095                    ;*                                                                           *
    3096                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    3097                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR,D0,D0_hi                    *
    3098                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    3099                    ;*****************************************************************************
    3100 00000000           __fpclassify:
    3101                    ;* --------------------------------------------------------------------------*
    3102                            .dwcfi  cfa_offset, 0
    3103 00000000 B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3104                            .dwcfi  cfa_offset, 16
    3105                            .dwcfi  save_reg_to_mem, 14, -4
    3106                            .dwcfi  save_reg_to_mem, 4, -8
    3107                            .dwcfi  save_reg_to_mem, 3, -12
    3108                            .dwcfi  save_reg_to_mem, 2, -16
    3109                    $C$DW$138       .dwtag  DW_TAG_variable
    3110                            .dwattr $C$DW$138, DW_AT_name("d")
    3111                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("d")
    3112                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$17)
    3113                            .dwattr $C$DW$138, DW_AT_location[DW_OP_breg13 0]
    3114                    
    3115 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |414|  ; [KEEP 32-BIT INS]
    3116 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |414|  ; [KEEP 32-BIT INS]
    3117                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 415
    3118                    ;----------------------------------------------------------------------
    3119                    ; 415 | if (__DOUBLE_BIASED_EXP_IS_MAX(d))                                     
    3120                    ;----------------------------------------------------------------------
    3121 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |415|  ; [KEEP 32-BIT INS]
    3122 0000000e 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3123 00000010 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3124 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3125 00000014 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3126 00000016 0C01              LSRS      A2, A1, #16           ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3127 00000018 70F0F647          MOV       A1, #32752            ; [DPU_V7M3_PIPE] |415|  ; [KEEP 32-BIT INS]
    3128 0000001c 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3129 0000001e 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |415|  ; [KEEP 32-BIT INS]
    3130 00000022 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3131 00000024 D115              BNE       ||$C$L46||            ; [DPU_V7M3_PIPE] |415|  ; [ORIG 16-BIT INS]
    3132                            ; BRANCHCC OCCURS {||$C$L46||}   ; [] |415| 
    3133                    ;* --------------------------------------------------------------------------*
    3134                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 417
    3135                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   58

    3136                    ; 417 | if (__DOUBLE_FRAC_PART_IS_ZERO(d))                                     
    3137                    ;----------------------------------------------------------------------
    3138 00000026 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |417|  ; [KEEP 32-BIT INS]
    3139 0000002a 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3140 0000002c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |417|  ; [KEEP 32-BIT INS]
    3141 00000030 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3142 00000032 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3143 00000034 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3144 00000036 481C              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3145 00000038 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3146 0000003a 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |417|  ; [KEEP 32-BIT INS]
    3147 0000003e 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3148 00000040 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3149 00000042 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3150 00000044 D100              BNE       ||$C$L44||            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3151                            ; BRANCHCC OCCURS {||$C$L44||}   ; [] |417| 
    3152                    ;* --------------------------------------------------------------------------*
    3153 00000046 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3154                    ;* --------------------------------------------------------------------------*
    3155 00000048           ||$C$L44||:    
    3156 00000048 D101              BNE       ||$C$L45||            ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    3157                            ; BRANCHCC OCCURS {||$C$L45||}   ; [] |417| 
    3158                    ;* --------------------------------------------------------------------------*
    3159                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 418
    3160                    ;----------------------------------------------------------------------
    3161                    ; 418 | return __FP_INFINITE;                                                  
    3162                    ;----------------------------------------------------------------------
    3163 0000004a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    3164 0000004c E02B              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    3165                            ; BRANCH OCCURS {||$C$L51||}     ; [] |418| 
    3166                    ;* --------------------------------------------------------------------------*
    3167 0000004e           ||$C$L45||:    
    3168                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 419
    3169                    ;----------------------------------------------------------------------
    3170                    ; 419 | else return __FP_NAN;                                                  
    3171                    ;----------------------------------------------------------------------
    3172 0000004e 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    3173 00000050 E029              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    3174                            ; BRANCH OCCURS {||$C$L51||}     ; [] |419| 
    3175                    ;* --------------------------------------------------------------------------*
    3176 00000052           ||$C$L46||:    
    3177                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 421
    3178                    ;----------------------------------------------------------------------
    3179                    ; 421 | if (__DOUBLE_BIASED_EXP_IS_ZERO(d))                                    
    3180                    ;----------------------------------------------------------------------
    3181 00000052 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |421|  ; [KEEP 32-BIT INS]
    3182 00000056 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3183 00000058 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3184 0000005a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3185 0000005c 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3186 0000005e 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3187 00000060 0D03              LSRS      A4, A1, #20           ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3188 00000062 70FFF240          MOV       A1, #2047             ; [DPU_V7M3_PIPE] |421|  ; [KEEP 32-BIT INS]
    3189 00000066 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3190 00000068 17C0              ASRS      A1, A1, #31           ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   59

    3191 0000006a 4019              ANDS      A2, A2, A4            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3192 0000006c 4010              ANDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3193 0000006e D100              BNE       ||$C$L47||            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3194                            ; BRANCHCC OCCURS {||$C$L47||}   ; [] |421| 
    3195                    ;* --------------------------------------------------------------------------*
    3196 00000070 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3197                    ;* --------------------------------------------------------------------------*
    3198 00000072           ||$C$L47||:    
    3199 00000072 D116              BNE       ||$C$L50||            ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    3200                            ; BRANCHCC OCCURS {||$C$L50||}   ; [] |421| 
    3201                    ;* --------------------------------------------------------------------------*
    3202                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 423
    3203                    ;----------------------------------------------------------------------
    3204                    ; 423 | if (__DOUBLE_FRAC_PART_IS_ZERO(d))                                     
    3205                    ;----------------------------------------------------------------------
    3206 00000074 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    3207 00000078 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3208 0000007a 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    3209 0000007e 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3210 00000080 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3211 00000082 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3212 00000084 4808              LDR       A1, $C$CON5           ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3213 00000086 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3214 00000088 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    3215 0000008c 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3216 0000008e 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3217 00000090 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3218 00000092 D100              BNE       ||$C$L48||            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3219                            ; BRANCHCC OCCURS {||$C$L48||}   ; [] |423| 
    3220                    ;* --------------------------------------------------------------------------*
    3221 00000094 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3222                    ;* --------------------------------------------------------------------------*
    3223 00000096           ||$C$L48||:    
    3224 00000096 D101              BNE       ||$C$L49||            ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    3225                            ; BRANCHCC OCCURS {||$C$L49||}   ; [] |423| 
    3226                    ;* --------------------------------------------------------------------------*
    3227                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 424
    3228                    ;----------------------------------------------------------------------
    3229                    ; 424 | return __FP_ZERO;                                                      
    3230                    ;----------------------------------------------------------------------
    3231 00000098 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    3232 0000009a E004              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    3233                            ; BRANCH OCCURS {||$C$L51||}     ; [] |424| 
    3234                    ;* --------------------------------------------------------------------------*
    3235 0000009c           ||$C$L49||:    
    3236                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 425
    3237                    ;----------------------------------------------------------------------
    3238                    ; 425 | else return __FP_SUBNORMAL;                                            
    3239                    ;----------------------------------------------------------------------
    3240 0000009c 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |425|  ; [KEEP 32-BIT INS]
    3241 000000a0 E001              B         ||$C$L51||            ; [DPU_V7M3_PIPE] |425|  ; [ORIG 16-BIT INS]
    3242                            ; BRANCH OCCURS {||$C$L51||}     ; [] |425| 
    3243                    ;* --------------------------------------------------------------------------*
    3244 000000a2           ||$C$L50||:    
    3245                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 427
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   60

    3246                    ;----------------------------------------------------------------------
    3247                    ; 427 | return __FP_NORMAL;                                                    
    3248                    ;----------------------------------------------------------------------
    3249 000000a2 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |427|  ; [KEEP 32-BIT INS]
    3250                    ;* --------------------------------------------------------------------------*
    3251 000000a6           ||$C$L51||:    
    3252                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 428
    3253                    $C$DW$139       .dwtag  DW_TAG_TI_branch
    3254                            .dwattr $C$DW$139, DW_AT_low_pc(0x00)
    3255                            .dwattr $C$DW$139, DW_AT_TI_return
    3256                    
    3257 000000a6 BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3258                            .dwcfi  cfa_offset, 0
    3259                            .dwcfi  restore_reg, 4
    3260                            .dwcfi  restore_reg, 3
    3261                            .dwcfi  restore_reg, 2
    3262                            ; BRANCH OCCURS                  ; [] 
    3263                            .dwattr $C$DW$136, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    3264                            .dwattr $C$DW$136, DW_AT_TI_end_line(0x1ac)
    3265                            .dwattr $C$DW$136, DW_AT_TI_end_column(0x01)
    3266                            .dwendentry
    3267                            .dwendtag $C$DW$136
    3268                    
    3269 00000000                   .sect   ".text:__fpclassifyl"
    3270                            .clink
    3271                            .thumbfunc __fpclassifyl
    3272 00000000                   .thumb
    3273                            .global __fpclassifyl
    3274                    
    3275                    $C$DW$140       .dwtag  DW_TAG_subprogram
    3276                            .dwattr $C$DW$140, DW_AT_name("__fpclassifyl")
    3277                            .dwattr $C$DW$140, DW_AT_low_pc(__fpclassifyl)
    3278                            .dwattr $C$DW$140, DW_AT_high_pc(0x00)
    3279                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("__fpclassifyl")
    3280                            .dwattr $C$DW$140, DW_AT_external
    3281                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$10)
    3282                            .dwattr $C$DW$140, DW_AT_TI_begin_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS
    3283                            .dwattr $C$DW$140, DW_AT_TI_begin_line(0x1ae)
    3284                            .dwattr $C$DW$140, DW_AT_TI_begin_column(0x25)
    3285                            .dwattr $C$DW$140, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    3286                            .dwattr $C$DW$140, DW_AT_decl_line(0x1ae)
    3287                            .dwattr $C$DW$140, DW_AT_decl_column(0x25)
    3288                            .dwattr $C$DW$140, DW_AT_TI_max_frame_size(0x10)
    3289                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 431
    3290                    
    3291                            .dwfde $C$DW$CIE, __fpclassifyl
    3292                    $C$DW$141       .dwtag  DW_TAG_formal_parameter
    3293                            .dwattr $C$DW$141, DW_AT_name("e")
    3294                            .dwattr $C$DW$141, DW_AT_TI_symbol_name("e")
    3295                            .dwattr $C$DW$141, DW_AT_type(*$C$DW$T$18)
    3296                            .dwattr $C$DW$141, DW_AT_location[DW_OP_regx 0x40]
    3297                    
    3298                    ;----------------------------------------------------------------------
    3299                    ; 430 | _CODE_ACCESS _INLINE_DEFINITION int __fpclassifyl(long double e)       
    3300                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   61

    3301                    
    3302                    ;*****************************************************************************
    3303                    ;* FUNCTION NAME: __fpclassifyl                                              *
    3304                    ;*                                                                           *
    3305                    ;*   Regs Modified     : A1,A2,A3,A4,V1,SP,SR                                *
    3306                    ;*   Regs Used         : A1,A2,A3,A4,V1,SP,LR,SR,D0,D0_hi                    *
    3307                    ;*   Local Frame Size  : 0 Args + 8 Auto + 8 Save = 16 byte                  *
    3308                    ;*****************************************************************************
    3309 00000000           __fpclassifyl:
    3310                    ;* --------------------------------------------------------------------------*
    3311                            .dwcfi  cfa_offset, 0
    3312 00000000 B51C              PUSH      {A3, A4, V1, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3313                            .dwcfi  cfa_offset, 16
    3314                            .dwcfi  save_reg_to_mem, 14, -4
    3315                            .dwcfi  save_reg_to_mem, 4, -8
    3316                            .dwcfi  save_reg_to_mem, 3, -12
    3317                            .dwcfi  save_reg_to_mem, 2, -16
    3318                    $C$DW$142       .dwtag  DW_TAG_variable
    3319                            .dwattr $C$DW$142, DW_AT_name("e")
    3320                            .dwattr $C$DW$142, DW_AT_TI_symbol_name("e")
    3321                            .dwattr $C$DW$142, DW_AT_type(*$C$DW$T$18)
    3322                            .dwattr $C$DW$142, DW_AT_location[DW_OP_breg13 0]
    3323                    
    3324 00000002 0B10EC51          VMOV      A1,A2, D0             ; [DPU_MERLIN_PIPE] |431|  ; [KEEP 32-BIT INS]
    3325 00000006 0003E88D          STMIA     SP, {A1,A2}           ; [DPU_V7M3_PIPE] |431|  ; [KEEP 32-BIT INS]
    3326                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 432
    3327                    ;----------------------------------------------------------------------
    3328                    ; 432 | if (__LDOUBLE_BIASED_EXP_IS_MAX(e))                                    
    3329                    ;----------------------------------------------------------------------
    3330 0000000a 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    3331 0000000e 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3332 00000010 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3333 00000012 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3334 00000014 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3335 00000016 0C01              LSRS      A2, A1, #16           ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3336 00000018 70F0F647          MOV       A1, #32752            ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    3337 0000001c 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3338 0000001e 71F0F647          MOV       A2, #32752            ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    3339 00000022 4281              CMP       A2, A1                ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3340 00000024 D115              BNE       ||$C$L54||            ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    3341                            ; BRANCHCC OCCURS {||$C$L54||}   ; [] |432| 
    3342                    ;* --------------------------------------------------------------------------*
    3343                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 434
    3344                    ;----------------------------------------------------------------------
    3345                    ; 434 | if (__LDOUBLE_FRAC_PART_IS_ZERO(e))                                    
    3346                    ;----------------------------------------------------------------------
    3347 00000026 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
    3348 0000002a 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3349 0000002c 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
    3350 00000030 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3351 00000032 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3352 00000034 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3353 00000036 481C              LDR       A1, $C$CON6           ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3354 00000038 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3355 0000003a 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |434|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   62

    3356 0000003e 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3357 00000040 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3358 00000042 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3359 00000044 D100              BNE       ||$C$L52||            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3360                            ; BRANCHCC OCCURS {||$C$L52||}   ; [] |434| 
    3361                    ;* --------------------------------------------------------------------------*
    3362 00000046 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3363                    ;* --------------------------------------------------------------------------*
    3364 00000048           ||$C$L52||:    
    3365 00000048 D101              BNE       ||$C$L53||            ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    3366                            ; BRANCHCC OCCURS {||$C$L53||}   ; [] |434| 
    3367                    ;* --------------------------------------------------------------------------*
    3368                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 435
    3369                    ;----------------------------------------------------------------------
    3370                    ; 435 | return __FP_INFINITE;                                                  
    3371                    ;----------------------------------------------------------------------
    3372 0000004a 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    3373 0000004c E02B              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    3374                            ; BRANCH OCCURS {||$C$L59||}     ; [] |435| 
    3375                    ;* --------------------------------------------------------------------------*
    3376 0000004e           ||$C$L53||:    
    3377                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 436
    3378                    ;----------------------------------------------------------------------
    3379                    ; 436 | else return __FP_NAN;                                                  
    3380                    ;----------------------------------------------------------------------
    3381 0000004e 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    3382 00000050 E029              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    3383                            ; BRANCH OCCURS {||$C$L59||}     ; [] |436| 
    3384                    ;* --------------------------------------------------------------------------*
    3385 00000052           ||$C$L54||:    
    3386                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 438
    3387                    ;----------------------------------------------------------------------
    3388                    ; 438 | if (__LDOUBLE_BIASED_EXP_IS_ZERO(e))                                   
    3389                    ;----------------------------------------------------------------------
    3390 00000052 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |438|  ; [KEEP 32-BIT INS]
    3391 00000056 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3392 00000058 0001              LSLS      A2, A1, #0            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3393 0000005a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3394 0000005c 2200              MOVS      A3, #0                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3395 0000005e 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3396 00000060 0D03              LSRS      A4, A1, #20           ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3397 00000062 70FFF240          MOV       A1, #2047             ; [DPU_V7M3_PIPE] |438|  ; [KEEP 32-BIT INS]
    3398 00000066 4601              MOV       A2, A1                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3399 00000068 17C0              ASRS      A1, A1, #31           ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3400 0000006a 4019              ANDS      A2, A2, A4            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3401 0000006c 4010              ANDS      A1, A1, A3            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3402 0000006e D100              BNE       ||$C$L55||            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3403                            ; BRANCHCC OCCURS {||$C$L55||}   ; [] |438| 
    3404                    ;* --------------------------------------------------------------------------*
    3405 00000070 2900              CMP       A2, #0                ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3406                    ;* --------------------------------------------------------------------------*
    3407 00000072           ||$C$L55||:    
    3408 00000072 D116              BNE       ||$C$L58||            ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    3409                            ; BRANCHCC OCCURS {||$C$L58||}   ; [] |438| 
    3410                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   63

    3411                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 440
    3412                    ;----------------------------------------------------------------------
    3413                    ; 440 | if (__LDOUBLE_FRAC_PART_IS_ZERO(e))                                    
    3414                    ;----------------------------------------------------------------------
    3415 00000074 0006E89D          LDMIA     SP, {A2,A3}           ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    3416 00000078 4610              MOV       A1, A3                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3417 0000007a 000CE89D          LDMIA     SP, {A3,A4}           ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    3418 0000007e 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3419 00000080 0000              LSLS      A1, A1, #0            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3420 00000082 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3421 00000084 4808              LDR       A1, $C$CON6           ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3422 00000086 2400              MOVS      V1, #0                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3423 00000088 33FFF04F          MOV       A4, #-1               ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    3424 0000008c 4322              ORRS      A3, A3, V1            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3425 0000008e 4013              ANDS      A4, A4, A3            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3426 00000090 4008              ANDS      A1, A1, A2            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3427 00000092 D100              BNE       ||$C$L56||            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3428                            ; BRANCHCC OCCURS {||$C$L56||}   ; [] |440| 
    3429                    ;* --------------------------------------------------------------------------*
    3430 00000094 2B00              CMP       A4, #0                ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3431                    ;* --------------------------------------------------------------------------*
    3432 00000096           ||$C$L56||:    
    3433 00000096 D101              BNE       ||$C$L57||            ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    3434                            ; BRANCHCC OCCURS {||$C$L57||}   ; [] |440| 
    3435                    ;* --------------------------------------------------------------------------*
    3436                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 441
    3437                    ;----------------------------------------------------------------------
    3438                    ; 441 | return __FP_ZERO;                                                      
    3439                    ;----------------------------------------------------------------------
    3440 00000098 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |441|  ; [ORIG 16-BIT INS]
    3441 0000009a E004              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |441|  ; [ORIG 16-BIT INS]
    3442                            ; BRANCH OCCURS {||$C$L59||}     ; [] |441| 
    3443                    ;* --------------------------------------------------------------------------*
    3444 0000009c           ||$C$L57||:    
    3445                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 442
    3446                    ;----------------------------------------------------------------------
    3447                    ; 442 | else return __FP_SUBNORMAL;                                            
    3448                    ;----------------------------------------------------------------------
    3449 0000009c 0001F06F          MVN       A1, #1                ; [DPU_V7M3_PIPE] |442|  ; [KEEP 32-BIT INS]
    3450 000000a0 E001              B         ||$C$L59||            ; [DPU_V7M3_PIPE] |442|  ; [ORIG 16-BIT INS]
    3451                            ; BRANCH OCCURS {||$C$L59||}     ; [] |442| 
    3452                    ;* --------------------------------------------------------------------------*
    3453 000000a2           ||$C$L58||:    
    3454                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 444
    3455                    ;----------------------------------------------------------------------
    3456                    ; 444 | return __FP_NORMAL;                                                    
    3457                    ;----------------------------------------------------------------------
    3458 000000a2 30FFF04F          MOV       A1, #-1               ; [DPU_V7M3_PIPE] |444|  ; [KEEP 32-BIT INS]
    3459                    ;* --------------------------------------------------------------------------*
    3460 000000a6           ||$C$L59||:    
    3461                            .dwpsn  file "C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/include/_defs.h",line 445
    3462                    $C$DW$143       .dwtag  DW_TAG_TI_branch
    3463                            .dwattr $C$DW$143, DW_AT_low_pc(0x00)
    3464                            .dwattr $C$DW$143, DW_AT_TI_return
    3465                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   64

    3466 000000a6 BD1C              POP       {A3, A4, V1, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3467                            .dwcfi  cfa_offset, 0
    3468                            .dwcfi  restore_reg, 4
    3469                            .dwcfi  restore_reg, 3
    3470                            .dwcfi  restore_reg, 2
    3471                            ; BRANCH OCCURS                  ; [] 
    3472                            .dwattr $C$DW$140, DW_AT_TI_end_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    3473                            .dwattr $C$DW$140, DW_AT_TI_end_line(0x1bd)
    3474                            .dwattr $C$DW$140, DW_AT_TI_end_column(0x01)
    3475                            .dwendentry
    3476                            .dwendtag $C$DW$140
    3477                    
    3478 00000000                   .sect   ".text"
    3479                            .clink
    3480                            .thumbfunc main
    3481 00000000                   .thumb
    3482                            .global main
    3483                    
    3484                    $C$DW$144       .dwtag  DW_TAG_subprogram
    3485                            .dwattr $C$DW$144, DW_AT_name("main")
    3486                            .dwattr $C$DW$144, DW_AT_low_pc(main)
    3487                            .dwattr $C$DW$144, DW_AT_high_pc(0x00)
    3488                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("main")
    3489                            .dwattr $C$DW$144, DW_AT_external
    3490                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$10)
    3491                            .dwattr $C$DW$144, DW_AT_TI_begin_file("../MAIN.c")
    3492                            .dwattr $C$DW$144, DW_AT_TI_begin_line(0x81)
    3493                            .dwattr $C$DW$144, DW_AT_TI_begin_column(0x05)
    3494                            .dwattr $C$DW$144, DW_AT_decl_file("../MAIN.c")
    3495                            .dwattr $C$DW$144, DW_AT_decl_line(0x81)
    3496                            .dwattr $C$DW$144, DW_AT_decl_column(0x05)
    3497                            .dwattr $C$DW$144, DW_AT_TI_max_frame_size(0x08)
    3498                            .dwpsn  file "../MAIN.c",line 129,column 15,is_stmt,address main,isa 1
    3499                    
    3500                            .dwfde $C$DW$CIE, main
    3501                    ;----------------------------------------------------------------------
    3502                    ; 129 | int main(void){                                                        
    3503                    ;----------------------------------------------------------------------
    3504                    
    3505                    ;*****************************************************************************
    3506                    ;* FUNCTION NAME: main                                                       *
    3507                    ;*                                                                           *
    3508                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    3509                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    3510                    ;*                           FPEXC,FPSCR                                     *
    3511                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    3512                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    3513                    ;*                           FPEXC,FPSCR                                     *
    3514                    ;*   Local Frame Size  : 0 Args + 0 Auto + 4 Save = 4 byte                   *
    3515                    ;*****************************************************************************
    3516 00000000           main:
    3517                    ;* --------------------------------------------------------------------------*
    3518                            .dwcfi  cfa_offset, 0
    3519 00000000 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    3520                            .dwcfi  cfa_offset, 8
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   65

    3521                            .dwcfi  save_reg_to_mem, 14, -4
    3522                            .dwcfi  save_reg_to_mem, 3, -8
    3523                            .dwpsn  file "../MAIN.c",line 131,column 5,is_stmt,isa 1
    3524                    ;----------------------------------------------------------------------
    3525                    ; 131 | StartCritical();                                                       
    3526                    ;----------------------------------------------------------------------
    3527                    $C$DW$145       .dwtag  DW_TAG_TI_branch
    3528                            .dwattr $C$DW$145, DW_AT_low_pc(0x00)
    3529                            .dwattr $C$DW$145, DW_AT_name("StartCritical")
    3530                            .dwattr $C$DW$145, DW_AT_TI_call
    3531                    
    3532 00000002 FFFEF7FF!         BL        StartCritical         ; [DPU_V7M3_PIPE] |131|  ; [KEEP 32-BIT INS]
    3533                            ; CALL OCCURS {StartCritical }   ; [] |131| 
    3534                            .dwpsn  file "../MAIN.c",line 133,column 5,is_stmt,isa 1
    3535                    ;----------------------------------------------------------------------
    3536                    ; 133 | Clock_Init(4); //80M                                                   
    3537                    ;----------------------------------------------------------------------
    3538 00000006 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |133|  ; [ORIG 16-BIT INS]
    3539                    $C$DW$146       .dwtag  DW_TAG_TI_branch
    3540                            .dwattr $C$DW$146, DW_AT_low_pc(0x00)
    3541                            .dwattr $C$DW$146, DW_AT_name("Clock_Init")
    3542                            .dwattr $C$DW$146, DW_AT_TI_call
    3543                    
    3544 00000008 FFFEF7FF!         BL        Clock_Init            ; [DPU_V7M3_PIPE] |133|  ; [KEEP 32-BIT INS]
    3545                            ; CALL OCCURS {Clock_Init }      ; [] |133| 
    3546                            .dwpsn  file "../MAIN.c",line 134,column 5,is_stmt,isa 1
    3547                    ;----------------------------------------------------------------------
    3548                    ; 134 | SYSCTL_RCGCQEI_R   = 0x03;            // ativa os 2 modulos QEI (envio
    3549                    ;     | clock para cada um)                                                    
    3550                    ;----------------------------------------------------------------------
    3551 0000000c 4969              LDR       A2, $C$CON7           ; [DPU_V7M3_PIPE] |134|  ; [ORIG 16-BIT INS]
    3552 0000000e 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |134|  ; [ORIG 16-BIT INS]
    3553 00000010 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |134|  ; [ORIG 16-BIT INS]
    3554                            .dwpsn  file "../MAIN.c",line 135,column 5,is_stmt,isa 1
    3555                    ;----------------------------------------------------------------------
    3556                    ; 135 | SYSCTL_RCGCGPIO_R  = 0x0E;            // clock para port D e C e B     
    3557                    ;----------------------------------------------------------------------
    3558 00000012 4969              LDR       A2, $C$CON8           ; [DPU_V7M3_PIPE] |135|  ; [ORIG 16-BIT INS]
    3559 00000014 200E              MOVS      A1, #14               ; [DPU_V7M3_PIPE] |135|  ; [ORIG 16-BIT INS]
    3560 00000016 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |135|  ; [ORIG 16-BIT INS]
    3561                            .dwpsn  file "../MAIN.c",line 136,column 5,is_stmt,isa 1
    3562                    ;----------------------------------------------------------------------
    3563                    ; 136 | PORTB_INIT();                                                          
    3564                    ;----------------------------------------------------------------------
    3565                    $C$DW$147       .dwtag  DW_TAG_TI_branch
    3566                            .dwattr $C$DW$147, DW_AT_low_pc(0x00)
    3567                            .dwattr $C$DW$147, DW_AT_name("PORTB_INIT")
    3568                            .dwattr $C$DW$147, DW_AT_TI_call
    3569                    
    3570 00000018 FFFEF7FF!         BL        PORTB_INIT            ; [DPU_V7M3_PIPE] |136|  ; [KEEP 32-BIT INS]
    3571                            ; CALL OCCURS {PORTB_INIT }      ; [] |136| 
    3572                            .dwpsn  file "../MAIN.c",line 137,column 5,is_stmt,isa 1
    3573                    ;----------------------------------------------------------------------
    3574                    ; 137 | QEI_INIT();                                                            
    3575                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   66

    3576                    $C$DW$148       .dwtag  DW_TAG_TI_branch
    3577                            .dwattr $C$DW$148, DW_AT_low_pc(0x00)
    3578                            .dwattr $C$DW$148, DW_AT_name("QEI_INIT")
    3579                            .dwattr $C$DW$148, DW_AT_TI_call
    3580                    
    3581 0000001c FFFEF7FF!         BL        QEI_INIT              ; [DPU_V7M3_PIPE] |137|  ; [KEEP 32-BIT INS]
    3582                            ; CALL OCCURS {QEI_INIT }        ; [] |137| 
    3583                            .dwpsn  file "../MAIN.c",line 138,column 5,is_stmt,isa 1
    3584                    ;----------------------------------------------------------------------
    3585                    ; 138 | PORTC_INIT();                                                          
    3586                    ;----------------------------------------------------------------------
    3587                    $C$DW$149       .dwtag  DW_TAG_TI_branch
    3588                            .dwattr $C$DW$149, DW_AT_low_pc(0x00)
    3589                            .dwattr $C$DW$149, DW_AT_name("PORTC_INIT")
    3590                            .dwattr $C$DW$149, DW_AT_TI_call
    3591                    
    3592 00000020 FFFEF7FF!         BL        PORTC_INIT            ; [DPU_V7M3_PIPE] |138|  ; [KEEP 32-BIT INS]
    3593                            ; CALL OCCURS {PORTC_INIT }      ; [] |138| 
    3594                            .dwpsn  file "../MAIN.c",line 139,column 5,is_stmt,isa 1
    3595                    ;----------------------------------------------------------------------
    3596                    ; 139 | PORTD_INIT();                                                          
    3597                    ;----------------------------------------------------------------------
    3598                    $C$DW$150       .dwtag  DW_TAG_TI_branch
    3599                            .dwattr $C$DW$150, DW_AT_low_pc(0x00)
    3600                            .dwattr $C$DW$150, DW_AT_name("PORTD_INIT")
    3601                            .dwattr $C$DW$150, DW_AT_TI_call
    3602                    
    3603 00000024 FFFEF7FF!         BL        PORTD_INIT            ; [DPU_V7M3_PIPE] |139|  ; [KEEP 32-BIT INS]
    3604                            ; CALL OCCURS {PORTD_INIT }      ; [] |139| 
    3605                            .dwpsn  file "../MAIN.c",line 140,column 5,is_stmt,isa 1
    3606                    ;----------------------------------------------------------------------
    3607                    ; 140 | PortE_Init();                                                          
    3608                    ;----------------------------------------------------------------------
    3609                    $C$DW$151       .dwtag  DW_TAG_TI_branch
    3610                            .dwattr $C$DW$151, DW_AT_low_pc(0x00)
    3611                            .dwattr $C$DW$151, DW_AT_name("PortE_Init")
    3612                            .dwattr $C$DW$151, DW_AT_TI_call
    3613                    
    3614 00000028 FFFEF7FF!         BL        PortE_Init            ; [DPU_V7M3_PIPE] |140|  ; [KEEP 32-BIT INS]
    3615                            ; CALL OCCURS {PortE_Init }      ; [] |140| 
    3616                    ;* --------------------------------------------------------------------------*
    3617                            .dwpsn  file "../MAIN.c",line 141,column 5,is_stmt,isa 1
    3618                    ;----------------------------------------------------------------------
    3619                    ; 141 | PORTF_INIT();                                                          
    3620                    ;----------------------------------------------------------------------
    3621                    $C$DW$152       .dwtag  DW_TAG_TI_branch
    3622                            .dwattr $C$DW$152, DW_AT_low_pc(0x00)
    3623                            .dwattr $C$DW$152, DW_AT_name("PORTF_INIT")
    3624                            .dwattr $C$DW$152, DW_AT_TI_call
    3625                    
    3626 0000002c FFFEF7FF!         BL        PORTF_INIT            ; [DPU_V7M3_PIPE] |141|  ; [KEEP 32-BIT INS]
    3627                            ; CALL OCCURS {PORTF_INIT }      ; [] |141| 
    3628                            .dwpsn  file "../MAIN.c",line 142,column 5,is_stmt,isa 1
    3629                    ;----------------------------------------------------------------------
    3630                    ; 142 | UART_Init();                                                           
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   67

    3631                    ;----------------------------------------------------------------------
    3632                    $C$DW$153       .dwtag  DW_TAG_TI_branch
    3633                            .dwattr $C$DW$153, DW_AT_low_pc(0x00)
    3634                            .dwattr $C$DW$153, DW_AT_name("UART_Init")
    3635                            .dwattr $C$DW$153, DW_AT_TI_call
    3636                    
    3637 00000030 FFFEF7FF!         BL        UART_Init             ; [DPU_V7M3_PIPE] |142|  ; [KEEP 32-BIT INS]
    3638                            ; CALL OCCURS {UART_Init }       ; [] |142| 
    3639                            .dwpsn  file "../MAIN.c",line 143,column 5,is_stmt,isa 1
    3640                    ;----------------------------------------------------------------------
    3641                    ; 143 | ADC_Init();                                                            
    3642                    ;----------------------------------------------------------------------
    3643                    $C$DW$154       .dwtag  DW_TAG_TI_branch
    3644                            .dwattr $C$DW$154, DW_AT_low_pc(0x00)
    3645                            .dwattr $C$DW$154, DW_AT_name("ADC_Init")
    3646                            .dwattr $C$DW$154, DW_AT_TI_call
    3647                    
    3648 00000034 FFFEF7FF!         BL        ADC_Init              ; [DPU_V7M3_PIPE] |143|  ; [KEEP 32-BIT INS]
    3649                            ; CALL OCCURS {ADC_Init }        ; [] |143| 
    3650                            .dwpsn  file "../MAIN.c",line 144,column 5,is_stmt,isa 1
    3651                    ;----------------------------------------------------------------------
    3652                    ; 144 | PWM1_1_Init(80000000/FREQ_PWM,(800000/FREQ_PWM)*(DUTY)-1);             
    3653                    ;----------------------------------------------------------------------
    3654 00000038 4861              LDR       A1, $C$CON10          ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3655 0000003a 4962              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3656 0000003c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3657 0000003e F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |144|  ; [KEEP 32-BIT INS]
    3658 00000042 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |144|  ; [KEEP 32-BIT INS]
    3659 00000046 48BC              LDR       A1, $C$CON11          ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3660 00000048 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |144|  ; [KEEP 32-BIT INS]
    3661 0000004c 1AC0EEB8          VCVT.F32.S32 S2, S0             ; [DPU_MERLIN_PIPE] |144|  ; [KEEP 32-BIT INS]
    3662 00000050 0A00EEB7          VMOV.F32  S0, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |144|  ; [KEEP 32-BIT INS]
    3663 00000054 0A81EE10          VNMLS.F32 S0, S1, S2            ; [DPU_MERLIN_PIPE] |144|  ; [KEEP 32-BIT INS]
    3664 00000058 4859              LDR       A1, $C$CON10          ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3665 0000005a 4958              LDR       A2, $C$CON9           ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3666 0000005c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3667 0000005e 0AC0EEBD          VCVT.S32.F32 S0, S0             ; [DPU_MERLIN_PIPE] |144|  ; [KEEP 32-BIT INS]
    3668 00000062 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |144|  ; [KEEP 32-BIT INS]
    3669 00000066 1A10EE10          VMOV      A2, S0                ; [DPU_MERLIN_PIPE] |144|  ; [KEEP 32-BIT INS]
    3670 0000006a B280              UXTH      A1, A1                ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3671 0000006c B289              UXTH      A2, A2                ; [DPU_V7M3_PIPE] |144|  ; [ORIG 16-BIT INS]
    3672                    $C$DW$155       .dwtag  DW_TAG_TI_branch
    3673                            .dwattr $C$DW$155, DW_AT_low_pc(0x00)
    3674                            .dwattr $C$DW$155, DW_AT_name("PWM1_1_Init")
    3675                            .dwattr $C$DW$155, DW_AT_TI_call
    3676                    
    3677 0000006e FFFEF7FF!         BL        PWM1_1_Init           ; [DPU_V7M3_PIPE] |144|  ; [KEEP 32-BIT INS]
    3678                            ; CALL OCCURS {PWM1_1_Init }     ; [] |144| 
    3679                            .dwpsn  file "../MAIN.c",line 145,column 5,is_stmt,isa 1
    3680                    ;----------------------------------------------------------------------
    3681                    ; 145 | Timer0A_Init(80000000/FREQ_AD);                                        
    3682                    ;----------------------------------------------------------------------
    3683 00000072 4855              LDR       A1, $C$CON13          ; [DPU_V7M3_PIPE] |145|  ; [ORIG 16-BIT INS]
    3684 00000074 4951              LDR       A2, $C$CON9           ; [DPU_V7M3_PIPE] |145|  ; [ORIG 16-BIT INS]
    3685 00000076 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |145|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   68

    3686 00000078 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |145|  ; [KEEP 32-BIT INS]
    3687                    $C$DW$156       .dwtag  DW_TAG_TI_branch
    3688                            .dwattr $C$DW$156, DW_AT_low_pc(0x00)
    3689                            .dwattr $C$DW$156, DW_AT_name("Timer0A_Init")
    3690                            .dwattr $C$DW$156, DW_AT_TI_call
    3691                    
    3692 0000007c FFFEF7FF!         BL        Timer0A_Init          ; [DPU_V7M3_PIPE] |145|  ; [KEEP 32-BIT INS]
    3693                            ; CALL OCCURS {Timer0A_Init }    ; [] |145| 
    3694                            .dwpsn  file "../MAIN.c",line 147,column 5,is_stmt,isa 1
    3695                    ;----------------------------------------------------------------------
    3696                    ; 147 | comando='0';                                                           
    3697                    ;----------------------------------------------------------------------
    3698 00000080 4952              LDR       A2, $C$CON14          ; [DPU_V7M3_PIPE] |147|  ; [ORIG 16-BIT INS]
    3699 00000082 2030              MOVS      A1, #48               ; [DPU_V7M3_PIPE] |147|  ; [ORIG 16-BIT INS]
    3700 00000084 7008              STRB      A1, [A2, #0]          ; [DPU_V7M3_PIPE] |147|  ; [ORIG 16-BIT INS]
    3701                            .dwpsn  file "../MAIN.c",line 148,column 5,is_stmt,isa 1
    3702                    ;----------------------------------------------------------------------
    3703                    ; 148 | PWM1_1_CTL_R  |= 0x01;           //  start PWM1_GEN1                   
    3704                    ;----------------------------------------------------------------------
    3705 00000086 4952              LDR       A2, $C$CON15          ; [DPU_V7M3_PIPE] |148|  ; [ORIG 16-BIT INS]
    3706 00000088 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |148|  ; [ORIG 16-BIT INS]
    3707 0000008a 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |148|  ; [KEEP 32-BIT INS]
    3708 0000008e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |148|  ; [ORIG 16-BIT INS]
    3709                            .dwpsn  file "../MAIN.c",line 149,column 5,is_stmt,isa 1
    3710                    ;----------------------------------------------------------------------
    3711                    ; 149 | TIMER0_CTL_R   = 0x01;                                                 
    3712                    ;----------------------------------------------------------------------
    3713 00000090 4950              LDR       A2, $C$CON16          ; [DPU_V7M3_PIPE] |149|  ; [ORIG 16-BIT INS]
    3714 00000092 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |149|  ; [ORIG 16-BIT INS]
    3715 00000094 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |149|  ; [ORIG 16-BIT INS]
    3716                            .dwpsn  file "../MAIN.c",line 150,column 5,is_stmt,isa 1
    3717                    ;----------------------------------------------------------------------
    3718                    ; 150 | QEI0_CTL_R    |= 0x1;                                                  
    3719                    ;----------------------------------------------------------------------
    3720 00000096 4950              LDR       A2, $C$CON17          ; [DPU_V7M3_PIPE] |150|  ; [ORIG 16-BIT INS]
    3721 00000098 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |150|  ; [ORIG 16-BIT INS]
    3722 0000009a 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |150|  ; [KEEP 32-BIT INS]
    3723 0000009e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |150|  ; [ORIG 16-BIT INS]
    3724                            .dwpsn  file "../MAIN.c",line 151,column 5,is_stmt,isa 1
    3725                    ;----------------------------------------------------------------------
    3726                    ; 151 | QEI1_CTL_R    |= 0x1;                                                  
    3727                    ;----------------------------------------------------------------------
    3728 000000a0 494E              LDR       A2, $C$CON18          ; [DPU_V7M3_PIPE] |151|  ; [ORIG 16-BIT INS]
    3729 000000a2 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |151|  ; [ORIG 16-BIT INS]
    3730 000000a4 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |151|  ; [KEEP 32-BIT INS]
    3731 000000a8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |151|  ; [ORIG 16-BIT INS]
    3732                            .dwpsn  file "../MAIN.c",line 152,column 5,is_stmt,isa 1
    3733                    ;----------------------------------------------------------------------
    3734                    ; 152 | QEI1_POS_R     = 32000;       // 1seg                                  
    3735                    ;----------------------------------------------------------------------
    3736 000000aa 49A4              LDR       A2, $C$CON19          ; [DPU_V7M3_PIPE] |152|  ; [ORIG 16-BIT INS]
    3737 000000ac 40FAF44F          MOV       A1, #32000            ; [DPU_V7M3_PIPE] |152|  ; [KEEP 32-BIT INS]
    3738 000000b0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |152|  ; [ORIG 16-BIT INS]
    3739                            .dwpsn  file "../MAIN.c",line 153,column 5,is_stmt,isa 1
    3740                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   69

    3741                    ; 153 | QEI0_POS_R     =(80-1)*4.5*3;                                          
    3742                    ;----------------------------------------------------------------------
    3743 000000b2 494B              LDR       A2, $C$CON20          ; [DPU_V7M3_PIPE] |153|  ; [ORIG 16-BIT INS]
    3744 000000b4 402AF240          MOV       A1, #1066             ; [DPU_V7M3_PIPE] |153|  ; [KEEP 32-BIT INS]
    3745 000000b8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |153|  ; [ORIG 16-BIT INS]
    3746                            .dwpsn  file "../MAIN.c",line 154,column 5,is_stmt,isa 1
    3747                    ;----------------------------------------------------------------------
    3748                    ; 154 | PWM1_ENABLE_R |= 0xC;                                                  
    3749                    ;----------------------------------------------------------------------
    3750 000000ba 49A1              LDR       A2, $C$CON21          ; [DPU_V7M3_PIPE] |154|  ; [ORIG 16-BIT INS]
    3751 000000bc 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |154|  ; [ORIG 16-BIT INS]
    3752 000000be 000CF040          ORR       A1, A1, #12           ; [DPU_V7M3_PIPE] |154|  ; [KEEP 32-BIT INS]
    3753 000000c2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |154|  ; [ORIG 16-BIT INS]
    3754                            .dwpsn  file "../MAIN.c",line 157,column 5,is_stmt,isa 1
    3755                    ;----------------------------------------------------------------------
    3756                    ; 157 | EnableInterrupts();                                                    
    3757                    ;----------------------------------------------------------------------
    3758                    $C$DW$157       .dwtag  DW_TAG_TI_branch
    3759                            .dwattr $C$DW$157, DW_AT_low_pc(0x00)
    3760                            .dwattr $C$DW$157, DW_AT_name("EnableInterrupts")
    3761                            .dwattr $C$DW$157, DW_AT_TI_call
    3762                    
    3763 000000c4 FFFEF7FF!         BL        EnableInterrupts      ; [DPU_V7M3_PIPE] |157|  ; [KEEP 32-BIT INS]
    3764                            ; CALL OCCURS {EnableInterrupts }  ; [] |157| 
    3765                            .dwpsn  file "../MAIN.c",line 158,column 5,is_stmt,isa 1
    3766                    ;----------------------------------------------------------------------
    3767                    ; 158 | EndCritical();                                                         
    3768                    ;----------------------------------------------------------------------
    3769                    $C$DW$158       .dwtag  DW_TAG_TI_branch
    3770                            .dwattr $C$DW$158, DW_AT_low_pc(0x00)
    3771                            .dwattr $C$DW$158, DW_AT_name("EndCritical")
    3772                            .dwattr $C$DW$158, DW_AT_TI_call
    3773                    
    3774 000000c8 FFFEF7FF!         BL        EndCritical           ; [DPU_V7M3_PIPE] |158|  ; [KEEP 32-BIT INS]
    3775                            ; CALL OCCURS {EndCritical }     ; [] |158| 
    3776                            .dwpsn  file "../MAIN.c",line 161,column 5,is_stmt,isa 1
    3777                    ;----------------------------------------------------------------------
    3778                    ; 161 | wc=400;                                                                
    3779                    ;----------------------------------------------------------------------
    3780 000000cc 4835              LDR       A1, $C$FL1            ; [DPU_V7M3_PIPE] |161|  ; [ORIG 16-BIT INS]
    3781 000000ce 4945              LDR       A2, $C$CON22          ; [DPU_V7M3_PIPE] |161|  ; [ORIG 16-BIT INS]
    3782 000000d0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |161|  ; [ORIG 16-BIT INS]
    3783                            .dwpsn  file "../MAIN.c",line 162,column 5,is_stmt,isa 1
    3784                    ;----------------------------------------------------------------------
    3785                    ; 162 | a = wc*Ts*0.5;                                                         
    3786                    ;----------------------------------------------------------------------
    3787 000000d2 48CA              LDR       A1, $C$CON24          ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
    3788 000000d4 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |162|  ; [KEEP 32-BIT INS]
    3789 000000d8 4842              LDR       A1, $C$CON22          ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
    3790 000000da 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |162|  ; [KEEP 32-BIT INS]
    3791 000000de 4842              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |162|  ; [ORIG 16-BIT INS]
    3792 000000e0 0A20EE20          VMUL.F32  S0, S0, S1            ; [DPU_MERLIN_PIPE] |162|  ; [KEEP 32-BIT INS]
    3793 000000e4 0A00EEF6          VMOV.F32  S1, #5.00000000000000000000e-01 ; [DPU_MERLIN_PIPE] |162|  ; [KEEP 32-BIT INS]
    3794 000000e8 0A80EE20          VMUL.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |162|  ; [KEEP 32-BIT INS]
    3795 000000ec 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |162|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   70

    3796                            .dwpsn  file "../MAIN.c",line 163,column 5,is_stmt,isa 1
    3797                    ;----------------------------------------------------------------------
    3798                    ; 163 | A = a/(1+a);                                                           
    3799                    ;----------------------------------------------------------------------
    3800 000000f0 483D              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |163|  ; [ORIG 16-BIT INS]
    3801 000000f2 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |163|  ; [KEEP 32-BIT INS]
    3802 000000f6 483C              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |163|  ; [ORIG 16-BIT INS]
    3803 000000f8 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |163|  ; [KEEP 32-BIT INS]
    3804 000000fc 1A00EEB7          VMOV.F32  S2, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |163|  ; [KEEP 32-BIT INS]
    3805 00000100 0A01EE30          VADD.F32  S0, S0, S2            ; [DPU_MERLIN_PIPE] |163|  ; [KEEP 32-BIT INS]
    3806 00000104 0A80EE80          VDIV.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |163|  ; [KEEP 32-BIT INS]
    3807 00000108 48C6              LDR       A1, $C$CON25          ; [DPU_V7M3_PIPE] |163|  ; [ORIG 16-BIT INS]
    3808 0000010a 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |163|  ; [KEEP 32-BIT INS]
    3809                            .dwpsn  file "../MAIN.c",line 164,column 5,is_stmt,isa 1
    3810                    ;----------------------------------------------------------------------
    3811                    ; 164 | B = (a-1)/(1+a);                                                       
    3812                    ;----------------------------------------------------------------------
    3813 0000010e 4836              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |164|  ; [ORIG 16-BIT INS]
    3814 00000110 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |164|  ; [KEEP 32-BIT INS]
    3815 00000114 4834              LDR       A1, $C$CON23          ; [DPU_V7M3_PIPE] |164|  ; [ORIG 16-BIT INS]
    3816 00000116 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |164|  ; [KEEP 32-BIT INS]
    3817 0000011a 1A00EEB7          VMOV.F32  S2, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |164|  ; [KEEP 32-BIT INS]
    3818 0000011e 1A00EEF7          VMOV.F32  S3, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |164|  ; [KEEP 32-BIT INS]
    3819 00000122 0A01EE30          VADD.F32  S0, S0, S2            ; [DPU_MERLIN_PIPE] |164|  ; [KEEP 32-BIT INS]
    3820 00000126 0AE1EE70          VSUB.F32  S1, S1, S3            ; [DPU_MERLIN_PIPE] |164|  ; [KEEP 32-BIT INS]
    3821 0000012a 0A80EE80          VDIV.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |164|  ; [KEEP 32-BIT INS]
    3822 0000012e 48CA              LDR       A1, $C$CON26          ; [DPU_V7M3_PIPE] |164|  ; [ORIG 16-BIT INS]
    3823 00000130 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |164|  ; [KEEP 32-BIT INS]
    3824                            .dwpsn  file "../MAIN.c",line 168,column 11,is_stmt,isa 1
    3825                    ;----------------------------------------------------------------------
    3826                    ; 168 | while(1){                                                              
    3827                    ;----------------------------------------------------------------------
    3828                    ;* --------------------------------------------------------------------------*
    3829                    ;*   BEGIN LOOP ||$C$L60||
    3830                    ;*
    3831                    ;*   Loop source line                : 168
    3832                    ;*   Loop closing brace source line  : 176
    3833                    ;*   Known Minimum Trip Count        : 1
    3834                    ;*   Known Maximum Trip Count        : 4294967295
    3835                    ;*   Known Max Trip Count Factor     : 1
    3836                    ;* --------------------------------------------------------------------------*
    3837 00000134           ||$C$L60||:    
    3838                            .dwpsn  file "../MAIN.c",line 169,column 9,is_stmt,isa 1
    3839                    ;----------------------------------------------------------------------
    3840                    ; 169 | angulo0 = ((QEI0_POS_R)-((80-1)*4.5*3)); // graus                      
    3841                    ;----------------------------------------------------------------------
    3842 00000134 482A              LDR       A1, $C$CON20          ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3843 00000136 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3844                    $C$DW$159       .dwtag  DW_TAG_TI_branch
    3845                            .dwattr $C$DW$159, DW_AT_low_pc(0x00)
    3846                            .dwattr $C$DW$159, DW_AT_name("__aeabi_ui2d")
    3847                            .dwattr $C$DW$159, DW_AT_TI_call
    3848                    
    3849 00000138 FFFEF7FF!         BL        __aeabi_ui2d          ; [DPU_V7M3_PIPE] |169|  ; [KEEP 32-BIT INS]
    3850                            ; CALL OCCURS {__aeabi_ui2d }    ; [] |169| 
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   71

    3851 0000013c A21A              ADR       A3, $C$FL2            ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3852 0000013e CA0C              LDMIA     A3, {A3,A4}           ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3853                    $C$DW$160       .dwtag  DW_TAG_TI_branch
    3854                            .dwattr $C$DW$160, DW_AT_low_pc(0x00)
    3855                            .dwattr $C$DW$160, DW_AT_name("__aeabi_dsub")
    3856                            .dwattr $C$DW$160, DW_AT_TI_call
    3857                    
    3858 00000140 FFFEF7FF!         BL        __aeabi_dsub          ; [DPU_V7M3_PIPE] |169|  ; [KEEP 32-BIT INS]
    3859                            ; CALL OCCURS {__aeabi_dsub }    ; [] |169| 
    3860                    $C$DW$161       .dwtag  DW_TAG_TI_branch
    3861                            .dwattr $C$DW$161, DW_AT_low_pc(0x00)
    3862                            .dwattr $C$DW$161, DW_AT_name("__aeabi_d2iz")
    3863                            .dwattr $C$DW$161, DW_AT_TI_call
    3864                    
    3865 00000144 FFFEF7FF!         BL        __aeabi_d2iz          ; [DPU_V7M3_PIPE] |169|  ; [KEEP 32-BIT INS]
    3866                            ; CALL OCCURS {__aeabi_d2iz }    ; [] |169| 
    3867 00000148 4928              LDR       A2, $C$CON27          ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3868 0000014a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |169|  ; [ORIG 16-BIT INS]
    3869                            .dwpsn  file "../MAIN.c",line 170,column 9,is_stmt,isa 1
    3870                    ;----------------------------------------------------------------------
    3871                    ; 170 | PWM1_1_CMPA_R = (800000/FREQ_PWM)*(DUTY)-1;                            
    3872                    ; 171 | // REF=angulo0;                                                        
    3873                    ;----------------------------------------------------------------------
    3874 0000014c 481C              LDR       A1, $C$CON10          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3875 0000014e 491D              LDR       A2, $C$CON12          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3876 00000150 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3877 00000152 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |170|  ; [KEEP 32-BIT INS]
    3878 00000156 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |170|  ; [KEEP 32-BIT INS]
    3879 0000015a 4877              LDR       A1, $C$CON11          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3880 0000015c 1A00ED90          VLDR.32   S2, [A1, #0]          ; [DPU_MERLIN_PIPE] |170|  ; [KEEP 32-BIT INS]
    3881 00000160 0AC0EEB8          VCVT.F32.S32 S0, S0             ; [DPU_MERLIN_PIPE] |170|  ; [KEEP 32-BIT INS]
    3882 00000164 0A00EEF7          VMOV.F32  S1, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |170|  ; [KEEP 32-BIT INS]
    3883 00000168 0A00EE51          VNMLS.F32 S1, S2, S0            ; [DPU_MERLIN_PIPE] |170|  ; [KEEP 32-BIT INS]
    3884 0000016c 0AE0EEBC          VCVT.U32.F32 S0, S1             ; [DPU_MERLIN_PIPE] |170|  ; [KEEP 32-BIT INS]
    3885 00000170 491F              LDR       A2, $C$CON28          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3886 00000172 0A10EE10          VMOV      A1, S0                ; [DPU_MERLIN_PIPE] |170|  ; [KEEP 32-BIT INS]
    3887 00000176 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |170|  ; [ORIG 16-BIT INS]
    3888                            .dwpsn  file "../MAIN.c",line 172,column 9,is_stmt,isa 1
    3889                    ;----------------------------------------------------------------------
    3890                    ; 172 | REF=180;                                                               
    3891                    ;----------------------------------------------------------------------
    3892 00000178 480D              LDR       A1, $C$FL3            ; [DPU_V7M3_PIPE] |172|  ; [ORIG 16-BIT INS]
    3893 0000017a 49B8              LDR       A2, $C$CON29          ; [DPU_V7M3_PIPE] |172|  ; [ORIG 16-BIT INS]
    3894 0000017c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |172|  ; [ORIG 16-BIT INS]
    3895                            .dwpsn  file "../MAIN.c",line 173,column 9,is_stmt,isa 1
    3896                    ;----------------------------------------------------------------------
    3897                    ; 173 | if(ENEABLE == 1){GPIO_PORTE_DATA_R |= 0x02;}                           
    3898                    ;----------------------------------------------------------------------
    3899 0000017e 481D              LDR       A1, $C$CON30          ; [DPU_V7M3_PIPE] |173|  ; [ORIG 16-BIT INS]
    3900 00000180 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |173|  ; [ORIG 16-BIT INS]
    3901 00000182 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |173|  ; [ORIG 16-BIT INS]
    3902 00000184 D104              BNE       ||$C$L61||            ; [DPU_V7M3_PIPE] |173|  ; [ORIG 16-BIT INS]
    3903                            ; BRANCHCC OCCURS {||$C$L61||}   ; [] |173| 
    3904                    ;* --------------------------------------------------------------------------*
    3905                            .dwpsn  file "../MAIN.c",line 173,column 26,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   72

    3906 00000186 49B6              LDR       A2, $C$CON31          ; [DPU_V7M3_PIPE] |173|  ; [ORIG 16-BIT INS]
    3907 00000188 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |173|  ; [ORIG 16-BIT INS]
    3908 0000018a 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |173|  ; [KEEP 32-BIT INS]
    3909 0000018e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |173|  ; [ORIG 16-BIT INS]
    3910                    ;* --------------------------------------------------------------------------*
    3911 00000190           ||$C$L61||:    
    3912                            .dwpsn  file "../MAIN.c",line 174,column 9,is_stmt,isa 1
    3913                    ;----------------------------------------------------------------------
    3914                    ; 174 | if(ENEABLE == 0){GPIO_PORTE_DATA_R &= ~0x02;}                          
    3915                    ;----------------------------------------------------------------------
    3916 00000190 4818              LDR       A1, $C$CON30          ; [DPU_V7M3_PIPE] |174|  ; [ORIG 16-BIT INS]
    3917 00000192 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |174|  ; [ORIG 16-BIT INS]
    3918 00000194 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |174|  ; [ORIG 16-BIT INS]
    3919 00000196 D1CD              BNE       ||$C$L60||            ; [DPU_V7M3_PIPE] |174|  ; [ORIG 16-BIT INS]
    3920                            ; BRANCHCC OCCURS {||$C$L60||}   ; [] |174| 
    3921                    ;* --------------------------------------------------------------------------*
    3922                            .dwpsn  file "../MAIN.c",line 174,column 26,is_stmt,isa 1
    3923                    ;----------------------------------------------------------------------
    3924                    ; 175 | //RPM=QEI1_SPEED_R*1.5;                                                
    3925                    ;----------------------------------------------------------------------
    3926 00000198 49B1              LDR       A2, $C$CON31          ; [DPU_V7M3_PIPE] |174|  ; [ORIG 16-BIT INS]
    3927 0000019a 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |174|  ; [ORIG 16-BIT INS]
    3928 0000019c 0002F020          BIC       A1, A1, #2            ; [DPU_V7M3_PIPE] |174|  ; [KEEP 32-BIT INS]
    3929 000001a0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |174|  ; [ORIG 16-BIT INS]
    3930                            .dwpsn  file "../MAIN.c",line 168,column 11,is_stmt,isa 1
    3931 000001a2 E7C7              B         ||$C$L60||            ; [DPU_V7M3_PIPE] |168|  ; [ORIG 16-BIT INS]
    3932                            ; BRANCH OCCURS {||$C$L60||}     ; [] |168| 
    3933                    ;* --------------------------------------------------------------------------*
    3934                            .dwattr $C$DW$144, DW_AT_TI_end_file("../MAIN.c")
    3935                            .dwattr $C$DW$144, DW_AT_TI_end_line(0xb1)
    3936                            .dwattr $C$DW$144, DW_AT_TI_end_column(0x01)
    3937                            .dwendentry
    3938                            .dwendtag $C$DW$144
    3939                    
    3940                    ;******************************************************************************
    3941                    ;* FLOATING-POINT CONSTANTS                                                   *
    3942                    ;******************************************************************************
    3943 000001a4                   .sect   ".text"
    3944                            .align  4
    3945 000001a4 43C80000  ||$C$FL1||:     .word   043c80000h      ; 400
    3946                            .align  4
    3947 000001a8 00000000  ||$C$FL2||:     .word   000000000h
    3948 000001ac 4090AA00          .word   04090aa00h      ; 1066.5
    3949                            .align  4
    3950 000001b0 43340000  ||$C$FL3||:     .word   043340000h      ; 180
    3951                    ;******************************************************************************
    3952                    ;* CONSTANT TABLE                                                             *
    3953                    ;******************************************************************************
    3954 000001b4                   .sect   ".text"
    3955                            .align  4
    3956 000001b4 400FE644  ||$C$CON7||:    .bits           0x400fe644,32
    3957                    
    3958                            .align  4
    3959 000001b8 400FE608  ||$C$CON8||:    .bits           0x400fe608,32
    3960                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   73

    3961                            .align  4
    3962 000001bc 04C4B400  ||$C$CON9||:    .bits           0x4c4b400,32
    3963                    
    3964                            .align  4
    3965 000001c0 00000000! ||$C$CON10||:   .bits   FREQ_PWM,32
    3966                            .align  4
    3967 000001c4 000C3500  ||$C$CON12||:   .bits           0xc3500,32
    3968                    
    3969                            .align  4
    3970 000001c8 00000000! ||$C$CON13||:   .bits   FREQ_AD,32
    3971                            .align  4
    3972 000001cc 00000000! ||$C$CON14||:   .bits   comando,32
    3973                            .align  4
    3974 000001d0 40029080  ||$C$CON15||:   .bits           0x40029080,32
    3975                    
    3976                            .align  4
    3977 000001d4 4003000C  ||$C$CON16||:   .bits           0x4003000c,32
    3978                    
    3979                            .align  4
    3980 000001d8 4002C000  ||$C$CON17||:   .bits           0x4002c000,32
    3981                    
    3982                            .align  4
    3983 000001dc 4002D000  ||$C$CON18||:   .bits           0x4002d000,32
    3984                    
    3985                            .align  4
    3986 000001e0 4002C008  ||$C$CON20||:   .bits           0x4002c008,32
    3987                    
    3988                            .align  4
    3989 000001e4 00000000! ||$C$CON22||:   .bits   wc,32
    3990                            .align  4
    3991 000001e8 00000000! ||$C$CON23||:   .bits   a,32
    3992                            .align  4
    3993 000001ec 00000000! ||$C$CON27||:   .bits   angulo0,32
    3994                            .align  4
    3995 000001f0 40029098  ||$C$CON28||:   .bits           0x40029098,32
    3996                    
    3997                            .align  4
    3998 000001f4 00000000! ||$C$CON30||:   .bits   ENEABLE,32
    3999 000001f8                   .sect   ".text"
    4000                            .clink
    4001                            .thumbfunc Timer0A_Handler
    4002 000001f8                   .thumb
    4003                            .global Timer0A_Handler
    4004                    
    4005                    $C$DW$162       .dwtag  DW_TAG_subprogram
    4006                            .dwattr $C$DW$162, DW_AT_name("Timer0A_Handler")
    4007                            .dwattr $C$DW$162, DW_AT_low_pc(Timer0A_Handler)
    4008                            .dwattr $C$DW$162, DW_AT_high_pc(0x00)
    4009                            .dwattr $C$DW$162, DW_AT_TI_symbol_name("Timer0A_Handler")
    4010                            .dwattr $C$DW$162, DW_AT_external
    4011                            .dwattr $C$DW$162, DW_AT_TI_begin_file("../MAIN.c")
    4012                            .dwattr $C$DW$162, DW_AT_TI_begin_line(0xb3)
    4013                            .dwattr $C$DW$162, DW_AT_TI_begin_column(0x06)
    4014                            .dwattr $C$DW$162, DW_AT_decl_file("../MAIN.c")
    4015                            .dwattr $C$DW$162, DW_AT_decl_line(0xb3)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   74

    4016                            .dwattr $C$DW$162, DW_AT_decl_column(0x06)
    4017                            .dwattr $C$DW$162, DW_AT_TI_max_frame_size(0x08)
    4018                            .dwpsn  file "../MAIN.c",line 179,column 27,is_stmt,address Timer0A_Handler,isa 1
    4019                    
    4020                            .dwfde $C$DW$CIE, Timer0A_Handler
    4021                    ;----------------------------------------------------------------------
    4022                    ; 179 | void Timer0A_Handler(void){                                            
    4023                    ;----------------------------------------------------------------------
    4024                    
    4025                    ;*****************************************************************************
    4026                    ;* FUNCTION NAME: Timer0A_Handler                                            *
    4027                    ;*                                                                           *
    4028                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    4029                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    4030                    ;*                           FPEXC,FPSCR                                     *
    4031                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    4032                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    4033                    ;*                           FPEXC,FPSCR                                     *
    4034                    ;*   Local Frame Size  : 0 Args + 0 Auto + 4 Save = 4 byte                   *
    4035                    ;*****************************************************************************
    4036 000001f8           Timer0A_Handler:
    4037                    ;* --------------------------------------------------------------------------*
    4038                            .dwcfi  cfa_offset, 0
    4039 000001f8 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4040                            .dwcfi  cfa_offset, 8
    4041                            .dwcfi  save_reg_to_mem, 14, -4
    4042                            .dwcfi  save_reg_to_mem, 3, -8
    4043                            .dwpsn  file "../MAIN.c",line 180,column 5,is_stmt,isa 1
    4044                    ;----------------------------------------------------------------------
    4045                    ; 180 | ADC0_PSSI_R=0x8;                                                       
    4046                    ; 181 | // ADC1_PSSI_R=0x8;                                                    
    4047                    ;----------------------------------------------------------------------
    4048 000001fa 499A              LDR       A2, $C$CON32          ; [DPU_V7M3_PIPE] |180|  ; [ORIG 16-BIT INS]
    4049 000001fc 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |180|  ; [ORIG 16-BIT INS]
    4050 000001fe 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |180|  ; [ORIG 16-BIT INS]
    4051                            .dwpsn  file "../MAIN.c",line 183,column 5,is_stmt,isa 1
    4052                    ;----------------------------------------------------------------------
    4053                    ; 183 | while(ADC0_RIS_R==0 && ADC1_RIS_R==0){}                                
    4054                    ;----------------------------------------------------------------------
    4055                    ;* --------------------------------------------------------------------------*
    4056                    ;*   BEGIN LOOP ||$C$L62||
    4057                    ;*
    4058                    ;*   Loop source line                : 183
    4059                    ;*   Loop closing brace source line  : 183
    4060                    ;*   Known Minimum Trip Count        : 1
    4061                    ;*   Known Maximum Trip Count        : 4294967295
    4062                    ;*   Known Max Trip Count Factor     : 1
    4063                    ;* --------------------------------------------------------------------------*
    4064 00000200           ||$C$L62||:    
    4065                            .dwpsn  file "../MAIN.c",line 183,column 11,is_stmt,isa 1
    4066 00000200 4899              LDR       A1, $C$CON33          ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4067 00000202 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4068 00000204 B918              CBNZ      A1, ||$C$L63||        ; []  ; [ORIG 16-BIT INS]
    4069                            ; BRANCHCC OCCURS {||$C$L63||}   ; [] |183| 
    4070                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   75

    4071 00000206 4899              LDR       A1, $C$CON34          ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4072 00000208 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4073 0000020a 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4074 0000020c D0F8              BEQ       ||$C$L62||            ; [DPU_V7M3_PIPE] |183|  ; [ORIG 16-BIT INS]
    4075                            ; BRANCHCC OCCURS {||$C$L62||}   ; [] |183| 
    4076                    ;* --------------------------------------------------------------------------*
    4077 0000020e           ||$C$L63||:    
    4078                            .dwpsn  file "../MAIN.c",line 184,column 5,is_stmt,isa 1
    4079                    ;----------------------------------------------------------------------
    4080                    ; 184 | V0=(ADC0_SSFIFO3_R*(float)0.001)-2;                                    
    4081                    ; 185 | // V1=ADC1_SSFIFO3_R;//)*3.3/4096;                                     
    4082                    ;----------------------------------------------------------------------
    4083 0000020e 4898              LDR       A1, $C$CON36          ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
    4084 00000210 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
    4085 00000212 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |184|  ; [KEEP 32-BIT INS]
    4086 00000216 48C6              LDR       A1, $C$FL4            ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
    4087 00000218 0A10EE01          VMOV      S2, A1                ; [DPU_MERLIN_PIPE] |184|  ; [KEEP 32-BIT INS]
    4088 0000021c 0A40EEF8          VCVT.F32.U32 S1, S0             ; [DPU_MERLIN_PIPE] |184|  ; [KEEP 32-BIT INS]
    4089 00000220 0A00EEB0          VMOV.F32  S0, #2.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |184|  ; [KEEP 32-BIT INS]
    4090 00000224 0A20EE11          VNMLS.F32 S0, S2, S1            ; [DPU_MERLIN_PIPE] |184|  ; [KEEP 32-BIT INS]
    4091 00000228 48C5              LDR       A1, $C$CON35          ; [DPU_V7M3_PIPE] |184|  ; [ORIG 16-BIT INS]
    4092 0000022a 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |184|  ; [KEEP 32-BIT INS]
    4093                            .dwpsn  file "../MAIN.c",line 187,column 5,is_stmt,isa 1
    4094                    ;----------------------------------------------------------------------
    4095                    ; 187 | angulo1aux = (QEI1_POS_R-32000);  // graus                             
    4096                    ;----------------------------------------------------------------------
    4097 0000022e 4843              LDR       A1, $C$CON19          ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    4098 00000230 49C4              LDR       A2, $C$CON37          ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    4099 00000232 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    4100 00000234 40FAF5A0          SUB       A1, A1, #32000        ; [DPU_V7M3_PIPE] |187|  ; [KEEP 32-BIT INS]
    4101 00000238 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |187|  ; [ORIG 16-BIT INS]
    4102                            .dwpsn  file "../MAIN.c",line 188,column 5,is_stmt,isa 1
    4103                    ;----------------------------------------------------------------------
    4104                    ; 188 | angulo1 = (angulo1aux*0.045);  // graus                                
    4105                    ;----------------------------------------------------------------------
    4106 0000023a 48C2              LDR       A1, $C$CON37          ; [DPU_V7M3_PIPE] |188|  ; [ORIG 16-BIT INS]
    4107 0000023c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |188|  ; [ORIG 16-BIT INS]
    4108                    $C$DW$163       .dwtag  DW_TAG_TI_branch
    4109                            .dwattr $C$DW$163, DW_AT_low_pc(0x00)
    4110                            .dwattr $C$DW$163, DW_AT_name("__aeabi_i2d")
    4111                            .dwattr $C$DW$163, DW_AT_TI_call
    4112                    
    4113 0000023e FFFEF7FF!         BL        __aeabi_i2d           ; [DPU_V7M3_PIPE] |188|  ; [KEEP 32-BIT INS]
    4114                            ; CALL OCCURS {__aeabi_i2d }     ; [] |188| 
    4115 00000242 A2C4              ADR       A3, $C$FL5            ; [DPU_V7M3_PIPE] |188|  ; [ORIG 16-BIT INS]
    4116 00000244 CA0C              LDMIA     A3, {A3,A4}           ; [DPU_V7M3_PIPE] |188|  ; [ORIG 16-BIT INS]
    4117                    $C$DW$164       .dwtag  DW_TAG_TI_branch
    4118                            .dwattr $C$DW$164, DW_AT_low_pc(0x00)
    4119                            .dwattr $C$DW$164, DW_AT_name("__aeabi_dmul")
    4120                            .dwattr $C$DW$164, DW_AT_TI_call
    4121                    
    4122 00000246 FFFEF7FF!         BL        __aeabi_dmul          ; [DPU_V7M3_PIPE] |188|  ; [KEEP 32-BIT INS]
    4123                            ; CALL OCCURS {__aeabi_dmul }    ; [] |188| 
    4124                    $C$DW$165       .dwtag  DW_TAG_TI_branch
    4125                            .dwattr $C$DW$165, DW_AT_low_pc(0x00)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   76

    4126                            .dwattr $C$DW$165, DW_AT_name("__aeabi_d2f")
    4127                            .dwattr $C$DW$165, DW_AT_TI_call
    4128                    
    4129 0000024a FFFEF7FF!         BL        __aeabi_d2f           ; [DPU_V7M3_PIPE] |188|  ; [KEEP 32-BIT INS]
    4130                            ; CALL OCCURS {__aeabi_d2f }     ; [] |188| 
    4131 0000024e 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |188|  ; [KEEP 32-BIT INS]
    4132 00000252 48C5              LDR       A1, $C$CON38          ; [DPU_V7M3_PIPE] |188|  ; [ORIG 16-BIT INS]
    4133 00000254 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |188|  ; [KEEP 32-BIT INS]
    4134                            .dwpsn  file "../MAIN.c",line 191,column 5,is_stmt,isa 1
    4135                    ;----------------------------------------------------------------------
    4136                    ; 191 | switch(CONTROLE_ON){                                                   
    4137                    ; 192 | case 0:                                                                
    4138                    ;----------------------------------------------------------------------
    4139 00000258 E24C              B         ||$C$L90||            ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    4140                            ; BRANCH OCCURS {||$C$L90||}     ; [] |191| 
    4141                    ;* --------------------------------------------------------------------------*
    4142 0000025a           ||$C$L64||:    
    4143                            .dwpsn  file "../MAIN.c",line 193,column 9,is_stmt,isa 1
    4144                    ;----------------------------------------------------------------------
    4145                    ; 193 | GPIO_PORTE_DATA_R &= ~0x02;                                            
    4146                    ;----------------------------------------------------------------------
    4147 0000025a 4981              LDR       A2, $C$CON31          ; [DPU_V7M3_PIPE] |193|  ; [ORIG 16-BIT INS]
    4148 0000025c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |193|  ; [ORIG 16-BIT INS]
    4149 0000025e 0002F020          BIC       A1, A1, #2            ; [DPU_V7M3_PIPE] |193|  ; [KEEP 32-BIT INS]
    4150 00000262 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |193|  ; [ORIG 16-BIT INS]
    4151                            .dwpsn  file "../MAIN.c",line 194,column 9,is_stmt,isa 1
    4152                    ;----------------------------------------------------------------------
    4153                    ; 194 | PWM1_ENABLE_R &= ~0xC;                                                 
    4154                    ;----------------------------------------------------------------------
    4155 00000264 4936              LDR       A2, $C$CON21          ; [DPU_V7M3_PIPE] |194|  ; [ORIG 16-BIT INS]
    4156 00000266 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |194|  ; [ORIG 16-BIT INS]
    4157 00000268 000CF020          BIC       A1, A1, #12           ; [DPU_V7M3_PIPE] |194|  ; [KEEP 32-BIT INS]
    4158 0000026c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |194|  ; [ORIG 16-BIT INS]
    4159                            .dwpsn  file "../MAIN.c",line 195,column 9,is_stmt,isa 1
    4160                    ;----------------------------------------------------------------------
    4161                    ; 195 | primeira=1;                                                            
    4162                    ;----------------------------------------------------------------------
    4163 0000026e 49C2              LDR       A2, $C$CON39          ; [DPU_V7M3_PIPE] |195|  ; [ORIG 16-BIT INS]
    4164 00000270 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |195|  ; [ORIG 16-BIT INS]
    4165 00000272 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |195|  ; [ORIG 16-BIT INS]
    4166                            .dwpsn  file "../MAIN.c",line 196,column 9,is_stmt,isa 1
    4167                    ;----------------------------------------------------------------------
    4168                    ; 196 | ii=0;                                                                  
    4169                    ;----------------------------------------------------------------------
    4170 00000274 49C1              LDR       A2, $C$CON40          ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
    4171 00000276 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
    4172 00000278 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |196|  ; [ORIG 16-BIT INS]
    4173                            .dwpsn  file "../MAIN.c",line 197,column 9,is_stmt,isa 1
    4174                    ;----------------------------------------------------------------------
    4175                    ; 197 | i=0;                                                                   
    4176                    ;----------------------------------------------------------------------
    4177 0000027a 49C1              LDR       A2, $C$CON41          ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
    4178 0000027c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
    4179 0000027e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |197|  ; [ORIG 16-BIT INS]
    4180                            .dwpsn  file "../MAIN.c",line 198,column 9,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   77

    4181                    ;----------------------------------------------------------------------
    4182                    ; 198 | REF_controle=0;                                                        
    4183                    ;----------------------------------------------------------------------
    4184 00000280 48C3              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |198|  ; [ORIG 16-BIT INS]
    4185 00000282 49C5              LDR       A2, $C$CON42          ; [DPU_V7M3_PIPE] |198|  ; [ORIG 16-BIT INS]
    4186 00000284 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |198|  ; [ORIG 16-BIT INS]
    4187                            .dwpsn  file "../MAIN.c",line 199,column 9,is_stmt,isa 1
    4188                    ;----------------------------------------------------------------------
    4189                    ; 199 | INICIO=0;                                                              
    4190                    ;----------------------------------------------------------------------
    4191 00000286 49C5              LDR       A2, $C$CON43          ; [DPU_V7M3_PIPE] |199|  ; [ORIG 16-BIT INS]
    4192 00000288 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |199|  ; [ORIG 16-BIT INS]
    4193 0000028a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |199|  ; [ORIG 16-BIT INS]
    4194                            .dwpsn  file "../MAIN.c",line 200,column 9,is_stmt,isa 1
    4195                    ;----------------------------------------------------------------------
    4196                    ; 200 | DUTY=50;                                                               
    4197                    ;----------------------------------------------------------------------
    4198 0000028c 48C1              LDR       A1, $C$FL7            ; [DPU_V7M3_PIPE] |200|  ; [ORIG 16-BIT INS]
    4199 0000028e 492A              LDR       A2, $C$CON11          ; [DPU_V7M3_PIPE] |200|  ; [ORIG 16-BIT INS]
    4200 00000290 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |200|  ; [ORIG 16-BIT INS]
    4201                            .dwpsn  file "../MAIN.c",line 201,column 9,is_stmt,isa 1
    4202                    ;----------------------------------------------------------------------
    4203                    ; 201 | angulo1_ant=angulo1;                                                   
    4204                    ;----------------------------------------------------------------------
    4205 00000292 48B5              LDR       A1, $C$CON38          ; [DPU_V7M3_PIPE] |201|  ; [ORIG 16-BIT INS]
    4206 00000294 49C2              LDR       A2, $C$CON44          ; [DPU_V7M3_PIPE] |201|  ; [ORIG 16-BIT INS]
    4207 00000296 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |201|  ; [ORIG 16-BIT INS]
    4208 00000298 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |201|  ; [ORIG 16-BIT INS]
    4209                            .dwpsn  file "../MAIN.c",line 203,column 9,is_stmt,isa 1
    4210                    ;----------------------------------------------------------------------
    4211                    ; 203 | break;                                                                 
    4212                    ; 205 | case 1:                                                                
    4213                    ;----------------------------------------------------------------------
    4214 0000029a E235              B         ||$C$L91||            ; [DPU_V7M3_PIPE] |203|  ; [ORIG 16-BIT INS]
    4215                            ; BRANCH OCCURS {||$C$L91||}     ; [] |203| 
    4216                    ;* --------------------------------------------------------------------------*
    4217 0000029c           ||$C$L65||:    
    4218                            .dwpsn  file "../MAIN.c",line 207,column 9,is_stmt,isa 1
    4219                    ;----------------------------------------------------------------------
    4220                    ; 207 | if(primeira==1){                                                       
    4221                    ;----------------------------------------------------------------------
    4222 0000029c 48B6              LDR       A1, $C$CON39          ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
    4223 0000029e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
    4224 000002a0 2801              CMP       A1, #1                ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
    4225 000002a2 D12D              BNE       ||$C$L66||            ; [DPU_V7M3_PIPE] |207|  ; [ORIG 16-BIT INS]
    4226                            ; BRANCHCC OCCURS {||$C$L66||}   ; [] |207| 
    4227                    ;* --------------------------------------------------------------------------*
    4228                            .dwpsn  file "../MAIN.c",line 208,column 13,is_stmt,isa 1
    4229                    ;----------------------------------------------------------------------
    4230                    ; 208 | GPIO_PORTE_DATA_R |= 0x02;                                             
    4231                    ;----------------------------------------------------------------------
    4232 000002a4 496E              LDR       A2, $C$CON31          ; [DPU_V7M3_PIPE] |208|  ; [ORIG 16-BIT INS]
    4233 000002a6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |208|  ; [ORIG 16-BIT INS]
    4234 000002a8 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |208|  ; [KEEP 32-BIT INS]
    4235 000002ac 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |208|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   78

    4236                            .dwpsn  file "../MAIN.c",line 209,column 13,is_stmt,isa 1
    4237                    ;----------------------------------------------------------------------
    4238                    ; 209 | PWM1_ENABLE_R |= 0xC;                                                  
    4239                    ;----------------------------------------------------------------------
    4240 000002ae 4924              LDR       A2, $C$CON21          ; [DPU_V7M3_PIPE] |209|  ; [ORIG 16-BIT INS]
    4241 000002b0 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |209|  ; [ORIG 16-BIT INS]
    4242 000002b2 000CF040          ORR       A1, A1, #12           ; [DPU_V7M3_PIPE] |209|  ; [KEEP 32-BIT INS]
    4243 000002b6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |209|  ; [ORIG 16-BIT INS]
    4244                            .dwpsn  file "../MAIN.c",line 210,column 13,is_stmt,isa 1
    4245                    ;----------------------------------------------------------------------
    4246                    ; 210 | Ui=0;                                                                  
    4247                    ;----------------------------------------------------------------------
    4248 000002b8 48B5              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |210|  ; [ORIG 16-BIT INS]
    4249 000002ba 49C2              LDR       A2, $C$CON45          ; [DPU_V7M3_PIPE] |210|  ; [ORIG 16-BIT INS]
    4250 000002bc 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |210|  ; [ORIG 16-BIT INS]
    4251                            .dwpsn  file "../MAIN.c",line 211,column 13,is_stmt,isa 1
    4252                    ;----------------------------------------------------------------------
    4253                    ; 211 | Ud=0;                                                                  
    4254                    ;----------------------------------------------------------------------
    4255 000002be 48B4              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |211|  ; [ORIG 16-BIT INS]
    4256 000002c0 49C1              LDR       A2, $C$CON46          ; [DPU_V7M3_PIPE] |211|  ; [ORIG 16-BIT INS]
    4257 000002c2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |211|  ; [ORIG 16-BIT INS]
    4258                            .dwpsn  file "../MAIN.c",line 212,column 13,is_stmt,isa 1
    4259                    ;----------------------------------------------------------------------
    4260                    ; 212 | Up=0;                                                                  
    4261                    ;----------------------------------------------------------------------
    4262 000002c4 48B2              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |212|  ; [ORIG 16-BIT INS]
    4263 000002c6 49C1              LDR       A2, $C$CON47          ; [DPU_V7M3_PIPE] |212|  ; [ORIG 16-BIT INS]
    4264 000002c8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |212|  ; [ORIG 16-BIT INS]
    4265                            .dwpsn  file "../MAIN.c",line 213,column 13,is_stmt,isa 1
    4266                    ;----------------------------------------------------------------------
    4267                    ; 213 | Ui_ant = 0;                                                            
    4268                    ;----------------------------------------------------------------------
    4269 000002ca 48B1              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |213|  ; [ORIG 16-BIT INS]
    4270 000002cc 49C0              LDR       A2, $C$CON48          ; [DPU_V7M3_PIPE] |213|  ; [ORIG 16-BIT INS]
    4271 000002ce 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |213|  ; [ORIG 16-BIT INS]
    4272                            .dwpsn  file "../MAIN.c",line 214,column 13,is_stmt,isa 1
    4273                    ;----------------------------------------------------------------------
    4274                    ; 214 | Ud_ant = 0;                                                            
    4275                    ;----------------------------------------------------------------------
    4276 000002d0 48AF              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |214|  ; [ORIG 16-BIT INS]
    4277 000002d2 49C0              LDR       A2, $C$CON49          ; [DPU_V7M3_PIPE] |214|  ; [ORIG 16-BIT INS]
    4278 000002d4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |214|  ; [ORIG 16-BIT INS]
    4279                            .dwpsn  file "../MAIN.c",line 215,column 13,is_stmt,isa 1
    4280                    ;----------------------------------------------------------------------
    4281                    ; 215 | erro_ant=0;                                                            
    4282                    ;----------------------------------------------------------------------
    4283 000002d6 48AE              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |215|  ; [ORIG 16-BIT INS]
    4284 000002d8 49BF              LDR       A2, $C$CON50          ; [DPU_V7M3_PIPE] |215|  ; [ORIG 16-BIT INS]
    4285 000002da 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |215|  ; [ORIG 16-BIT INS]
    4286                            .dwpsn  file "../MAIN.c",line 216,column 13,is_stmt,isa 1
    4287                    ;----------------------------------------------------------------------
    4288                    ; 216 | primeira=0;                                                            
    4289                    ;----------------------------------------------------------------------
    4290 000002dc 49A6              LDR       A2, $C$CON39          ; [DPU_V7M3_PIPE] |216|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   79

    4291 000002de 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |216|  ; [ORIG 16-BIT INS]
    4292 000002e0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |216|  ; [ORIG 16-BIT INS]
    4293                            .dwpsn  file "../MAIN.c",line 217,column 13,is_stmt,isa 1
    4294                    ;----------------------------------------------------------------------
    4295                    ; 217 | Vsaida_ant=0;                                                          
    4296                    ;----------------------------------------------------------------------
    4297 000002e2 49BE              LDR       A2, $C$CON51          ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
    4298 000002e4 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
    4299 000002e6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |217|  ; [ORIG 16-BIT INS]
    4300                            .dwpsn  file "../MAIN.c",line 218,column 13,is_stmt,isa 1
    4301                    ;----------------------------------------------------------------------
    4302                    ; 218 | e_aw=0;                                                                
    4303                    ;----------------------------------------------------------------------
    4304 000002e8 48A9              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |218|  ; [ORIG 16-BIT INS]
    4305 000002ea 49BD              LDR       A2, $C$CON52          ; [DPU_V7M3_PIPE] |218|  ; [ORIG 16-BIT INS]
    4306 000002ec 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |218|  ; [ORIG 16-BIT INS]
    4307                            .dwpsn  file "../MAIN.c",line 219,column 13,is_stmt,isa 1
    4308                    ;----------------------------------------------------------------------
    4309                    ; 219 | erro=0;                                                                
    4310                    ;----------------------------------------------------------------------
    4311 000002ee 48A8              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |219|  ; [ORIG 16-BIT INS]
    4312 000002f0 49BC              LDR       A2, $C$CON53          ; [DPU_V7M3_PIPE] |219|  ; [ORIG 16-BIT INS]
    4313 000002f2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |219|  ; [ORIG 16-BIT INS]
    4314                            .dwpsn  file "../MAIN.c",line 220,column 13,is_stmt,isa 1
    4315                    ;----------------------------------------------------------------------
    4316                    ; 220 | DUTY=50;                                                               
    4317                    ;----------------------------------------------------------------------
    4318 000002f4 48A7              LDR       A1, $C$FL7            ; [DPU_V7M3_PIPE] |220|  ; [ORIG 16-BIT INS]
    4319 000002f6 4910              LDR       A2, $C$CON11          ; [DPU_V7M3_PIPE] |220|  ; [ORIG 16-BIT INS]
    4320 000002f8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |220|  ; [ORIG 16-BIT INS]
    4321                            .dwpsn  file "../MAIN.c",line 221,column 13,is_stmt,isa 1
    4322                    ;----------------------------------------------------------------------
    4323                    ; 221 | Vsaida=0;                                                              
    4324                    ;----------------------------------------------------------------------
    4325 000002fa 48A5              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |221|  ; [ORIG 16-BIT INS]
    4326 000002fc 49C7              LDR       A2, $C$CON54          ; [DPU_V7M3_PIPE] |221|  ; [ORIG 16-BIT INS]
    4327 000002fe 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |221|  ; [ORIG 16-BIT INS]
    4328                    ;* --------------------------------------------------------------------------*
    4329 00000300           ||$C$L66||:    
    4330                            .dwpsn  file "../MAIN.c",line 224,column 9,is_stmt,isa 1
    4331                    ;----------------------------------------------------------------------
    4332                    ; 224 | REF_controle=REF;                                                      
    4333                    ;----------------------------------------------------------------------
    4334 00000300 4856              LDR       A1, $C$CON29          ; [DPU_V7M3_PIPE] |224|  ; [ORIG 16-BIT INS]
    4335 00000302 49A5              LDR       A2, $C$CON42          ; [DPU_V7M3_PIPE] |224|  ; [ORIG 16-BIT INS]
    4336 00000304 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |224|  ; [ORIG 16-BIT INS]
    4337 00000306 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |224|  ; [ORIG 16-BIT INS]
    4338                            .dwpsn  file "../MAIN.c",line 225,column 9,is_stmt,isa 1
    4339                    ;----------------------------------------------------------------------
    4340                    ; 225 | erro=REF-angulo1;                                                      
    4341                    ;----------------------------------------------------------------------
    4342 00000308 4897              LDR       A1, $C$CON38          ; [DPU_V7M3_PIPE] |225|  ; [ORIG 16-BIT INS]
    4343 0000030a 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |225|  ; [KEEP 32-BIT INS]
    4344 0000030e 4853              LDR       A1, $C$CON29          ; [DPU_V7M3_PIPE] |225|  ; [ORIG 16-BIT INS]
    4345 00000310 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |225|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   80

    4346 00000314 48B3              LDR       A1, $C$CON53          ; [DPU_V7M3_PIPE] |225|  ; [ORIG 16-BIT INS]
    4347 00000316 0AC0EE30          VSUB.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |225|  ; [KEEP 32-BIT INS]
    4348 0000031a 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |225|  ; [KEEP 32-BIT INS]
    4349                            .dwpsn  file "../MAIN.c",line 227,column 9,is_stmt,isa 1
    4350                    ;----------------------------------------------------------------------
    4351                    ; 227 | if (Vsaida_ant >= 12 || Vsaida_ant <= -12){e_aw = 0;}                  
    4352                    ;----------------------------------------------------------------------
    4353 0000031e 48AF              LDR       A1, $C$CON51          ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4354 00000320 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4355 00000322 280C              CMP       A1, #12               ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4356 00000324 DA04              BGE       ||$C$L67||            ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4357                            ; BRANCHCC OCCURS {||$C$L67||}   ; [] |227| 
    4358                    ;* --------------------------------------------------------------------------*
    4359 00000326 48AD              LDR       A1, $C$CON51          ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4360 00000328 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4361 0000032a 0F0CF110          CMN       A1, #12               ; [DPU_V7M3_PIPE] |227|  ; [KEEP 32-BIT INS]
    4362 0000032e DC09              BGT       ||$C$L68||            ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4363                            ; BRANCHCC OCCURS {||$C$L68||}   ; [] |227| 
    4364                    ;* --------------------------------------------------------------------------*
    4365 00000330           ||$C$L67||:    
    4366                            .dwpsn  file "../MAIN.c",line 227,column 52,is_stmt,isa 1
    4367 00000330 4897              LDR       A1, $C$FL6            ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4368 00000332 49AB              LDR       A2, $C$CON52          ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4369 00000334 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |227|  ; [ORIG 16-BIT INS]
    4370 00000336 E009              B         ||$C$L69||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    4371                            ; BRANCH OCCURS {||$C$L69||}     ; [] 
    4372                    ;******************************************************************************
    4373                    ;* CONSTANT TABLE                                                             *
    4374                    ;******************************************************************************
    4375 00000338                   .sect   ".text"
    4376                            .align  4
    4377 00000338 00000000! ||$C$CON11||:   .bits   DUTY,32
    4378                            .align  4
    4379 0000033c 4002D008  ||$C$CON19||:   .bits           0x4002d008,32
    4380                    
    4381                            .align  4
    4382 00000340 40029008  ||$C$CON21||:   .bits           0x40029008,32
    4383                    
    4384                    ;* --------------------------------------------------------------------------*
    4385 00000344           ||$C$L68||:    
    4386                            .dwpsn  file "../MAIN.c",line 228,column 14,is_stmt,isa 1
    4387                    ;----------------------------------------------------------------------
    4388                    ; 228 | else{e_aw = erro;}                                                     
    4389                    ;----------------------------------------------------------------------
    4390 00000344 48A7              LDR       A1, $C$CON53          ; [DPU_V7M3_PIPE] |228|  ; [ORIG 16-BIT INS]
    4391 00000346 49A6              LDR       A2, $C$CON52          ; [DPU_V7M3_PIPE] |228|  ; [ORIG 16-BIT INS]
    4392 00000348 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |228|  ; [ORIG 16-BIT INS]
    4393 0000034a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |228|  ; [ORIG 16-BIT INS]
    4394                    ;* --------------------------------------------------------------------------*
    4395 0000034c           ||$C$L69||:    
    4396                            .dwpsn  file "../MAIN.c",line 230,column 9,is_stmt,isa 1
    4397                    ;----------------------------------------------------------------------
    4398                    ; 230 | Up = Kp * e_aw;                                                        
    4399                    ;----------------------------------------------------------------------
    4400 0000034c 48C6              LDR       A1, $C$CON55          ; [] |230|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   81

    4401 0000034e 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |230|  ; [KEEP 32-BIT INS]
    4402 00000352 48A3              LDR       A1, $C$CON52          ; [] |230|  ; [ORIG 16-BIT INS]
    4403 00000354 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |230|  ; [KEEP 32-BIT INS]
    4404 00000358 489C              LDR       A1, $C$CON47          ; [] |230|  ; [ORIG 16-BIT INS]
    4405 0000035a 0A80EE20          VMUL.F32  S0, S1, S0            ; [] |230|  ; [KEEP 32-BIT INS]
    4406 0000035e 0A00ED80          VSTR.32   S0, [A1, #0]          ; [] |230|  ; [KEEP 32-BIT INS]
    4407                            .dwpsn  file "../MAIN.c",line 231,column 9,is_stmt,isa 1
    4408                    ;----------------------------------------------------------------------
    4409                    ; 231 | Ui = Ui_ant + (Kp*Ts/Ti)*e_aw;                                         
    4410                    ;----------------------------------------------------------------------
    4411 00000362 48C1              LDR       A1, $C$CON55          ; [] |231|  ; [ORIG 16-BIT INS]
    4412 00000364 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4413 00000368 4824              LDR       A1, $C$CON24          ; [] |231|  ; [ORIG 16-BIT INS]
    4414 0000036a 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4415 0000036e 48BF              LDR       A1, $C$CON56          ; [] |231|  ; [ORIG 16-BIT INS]
    4416 00000370 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4417 00000374 0A80EE20          VMUL.F32  S0, S1, S0            ; [] |231|  ; [KEEP 32-BIT INS]
    4418 00000378 0A01EE80          VDIV.F32  S0, S0, S2            ; [] |231|  ; [KEEP 32-BIT INS]
    4419 0000037c 4898              LDR       A1, $C$CON52          ; [] |231|  ; [ORIG 16-BIT INS]
    4420 0000037e 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4421 00000382 4893              LDR       A1, $C$CON48          ; [] |231|  ; [ORIG 16-BIT INS]
    4422 00000384 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4423 00000388 0A00EE41          VMLA.F32  S1, S2, S0            ; [] |231|  ; [KEEP 32-BIT INS]
    4424 0000038c 488D              LDR       A1, $C$CON45          ; [] |231|  ; [ORIG 16-BIT INS]
    4425 0000038e 0A00EDC0          VSTR.32   S1, [A1, #0]          ; [] |231|  ; [KEEP 32-BIT INS]
    4426                            .dwpsn  file "../MAIN.c",line 232,column 9,is_stmt,isa 1
    4427                    ;----------------------------------------------------------------------
    4428                    ; 232 | Ud = (Td / (Td + N * Ts)) * Ud_ant-(Kp*Td*N) / ((Td + N * Ts)) * (angul
    4429                    ;     | o1-angulo1_ant);                                                       
    4430                    ;----------------------------------------------------------------------
    4431 00000392 48B8              LDR       A1, $C$CON58          ; [] |232|  ; [ORIG 16-BIT INS]
    4432 00000394 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4433 00000398 4818              LDR       A1, $C$CON24          ; [] |232|  ; [ORIG 16-BIT INS]
    4434 0000039a 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4435 0000039e 48B4              LDR       A1, $C$CON57          ; [] |232|  ; [ORIG 16-BIT INS]
    4436 000003a0 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4437 000003a4 0A20EE01          VMLA.F32  S0, S2, S1            ; [] |232|  ; [KEEP 32-BIT INS]
    4438 000003a8 48AF              LDR       A1, $C$CON55          ; [] |232|  ; [ORIG 16-BIT INS]
    4439 000003aa 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4440 000003ae 48B0              LDR       A1, $C$CON57          ; [] |232|  ; [ORIG 16-BIT INS]
    4441 000003b0 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4442 000003b4 48AF              LDR       A1, $C$CON58          ; [] |232|  ; [ORIG 16-BIT INS]
    4443 000003b6 1A00EDD0          VLDR.32   S3, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4444 000003ba 0A20EE61          VMUL.F32  S1, S2, S1            ; [] |232|  ; [KEEP 32-BIT INS]
    4445 000003be 0AA0EE61          VMUL.F32  S1, S3, S1            ; [] |232|  ; [KEEP 32-BIT INS]
    4446 000003c2 0A80EE80          VDIV.F32  S0, S1, S0            ; [] |232|  ; [KEEP 32-BIT INS]
    4447 000003c6 48AB              LDR       A1, $C$CON58          ; [] |232|  ; [ORIG 16-BIT INS]
    4448 000003c8 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4449 000003cc 480B              LDR       A1, $C$CON24          ; [] |232|  ; [ORIG 16-BIT INS]
    4450 000003ce 1A00EDD0          VLDR.32   S3, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4451 000003d2 48A7              LDR       A1, $C$CON57          ; [] |232|  ; [ORIG 16-BIT INS]
    4452 000003d4 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4453 000003d8 1AA0EE01          VMLA.F32  S2, S3, S1            ; [] |232|  ; [KEEP 32-BIT INS]
    4454 000003dc 48A4              LDR       A1, $C$CON57          ; [] |232|  ; [ORIG 16-BIT INS]
    4455 000003de 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   82

    4456 000003e2 0A81EEC0          VDIV.F32  S1, S1, S2            ; [] |232|  ; [KEEP 32-BIT INS]
    4457 000003e6 486E              LDR       A1, $C$CON44          ; [] |232|  ; [ORIG 16-BIT INS]
    4458 000003e8 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4459 000003ec 485E              LDR       A1, $C$CON38          ; [] |232|  ; [ORIG 16-BIT INS]
    4460 000003ee 1A00EDD0          VLDR.32   S3, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4461 000003f2 4878              LDR       A1, $C$CON49          ; [] |232|  ; [ORIG 16-BIT INS]
    4462 000003f4 2A00ED90          VLDR.32   S4, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4463 000003f8 E002              B         ||$C$L70||            ; []  ; [ORIG 16-BIT INS]
    4464                            ; BRANCH OCCURS {||$C$L70||}     ; [] 
    4465                    ;******************************************************************************
    4466                    ;* CONSTANT TABLE                                                             *
    4467                    ;******************************************************************************
    4468 000003fa                   .sect   ".text"
    4469                            .align  4
    4470 000003fa 000046C0! ||$C$CON24||:   .bits   Ts,32
         000003fe 00000000 
    4471                    ;* --------------------------------------------------------------------------*
    4472 00000400           ||$C$L70||:    
    4473 00000400 1AC1EE31          VSUB.F32  S2, S3, S2            ; [] |232|  ; [KEEP 32-BIT INS]
    4474 00000404 0A00EE21          VMUL.F32  S0, S2, S0            ; [] |232|  ; [KEEP 32-BIT INS]
    4475 00000408 0A20EE12          VNMLS.F32 S0, S4, S1            ; [] |232|  ; [KEEP 32-BIT INS]
    4476 0000040c 486E              LDR       A1, $C$CON46          ; [] |232|  ; [ORIG 16-BIT INS]
    4477 0000040e 0A00ED80          VSTR.32   S0, [A1, #0]          ; [] |232|  ; [KEEP 32-BIT INS]
    4478                            .dwpsn  file "../MAIN.c",line 234,column 9,is_stmt,isa 1
    4479                    ;----------------------------------------------------------------------
    4480                    ; 234 | e_filtro = Ud;                                                         
    4481                    ;----------------------------------------------------------------------
    4482 00000412 486D              LDR       A1, $C$CON46          ; [] |234|  ; [ORIG 16-BIT INS]
    4483 00000414 49B2              LDR       A2, $C$CON59          ; [] |234|  ; [ORIG 16-BIT INS]
    4484 00000416 6800              LDR       A1, [A1, #0]          ; [] |234|  ; [ORIG 16-BIT INS]
    4485 00000418 6008              STR       A1, [A2, #0]          ; [] |234|  ; [ORIG 16-BIT INS]
    4486                            .dwpsn  file "../MAIN.c",line 235,column 9,is_stmt,isa 1
    4487                    ;----------------------------------------------------------------------
    4488                    ; 235 | u_filtro = e_filtro_ant*A + e_filtro*A - B*u_filtro_ant;               
    4489                    ;----------------------------------------------------------------------
    4490 0000041a 48B4              LDR       A1, $C$CON77          ; [] |235|  ; [ORIG 16-BIT INS]
    4491 0000041c 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |235|  ; [KEEP 32-BIT INS]
    4492 00000420 48AF              LDR       A1, $C$CON59          ; [] |235|  ; [ORIG 16-BIT INS]
    4493 00000422 E001              B         ||$C$L71||            ; []  ; [ORIG 16-BIT INS]
    4494                            ; BRANCH OCCURS {||$C$L71||}     ; [] 
    4495                    ;******************************************************************************
    4496                    ;* CONSTANT TABLE                                                             *
    4497                    ;******************************************************************************
    4498 00000424                   .sect   ".text"
    4499                            .align  4
    4500 00000424 00000000! ||$C$CON25||:   .bits   A,32
    4501                    ;* --------------------------------------------------------------------------*
    4502 00000428           ||$C$L71||:    
    4503 00000428 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |235|  ; [KEEP 32-BIT INS]
    4504 0000042c 48AD              LDR       A1, $C$CON61          ; [] |235|  ; [ORIG 16-BIT INS]
    4505 0000042e 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |235|  ; [KEEP 32-BIT INS]
    4506 00000432 48AE              LDR       A1, $C$CON77          ; [] |235|  ; [ORIG 16-BIT INS]
    4507 00000434 1A00EDD0          VLDR.32   S3, [A1, #0]          ; [] |235|  ; [KEEP 32-BIT INS]
    4508 00000438 0A20EE20          VMUL.F32  S0, S0, S1            ; [] |235|  ; [KEEP 32-BIT INS]
    4509 0000043c 0A81EE01          VMLA.F32  S0, S3, S2            ; [] |235|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   83

    4510 00000440 48AB              LDR       A1, $C$CON78          ; [] |235|  ; [ORIG 16-BIT INS]
    4511 00000442 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |235|  ; [KEEP 32-BIT INS]
    4512 00000446 48A8              LDR       A1, $C$CON62          ; [] |235|  ; [ORIG 16-BIT INS]
    4513 00000448 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |235|  ; [KEEP 32-BIT INS]
    4514 0000044c 0A60EE01          VMLS.F32  S0, S2, S1            ; [] |235|  ; [KEEP 32-BIT INS]
    4515 00000450 48CA              LDR       A1, $C$CON60          ; [] |235|  ; [ORIG 16-BIT INS]
    4516 00000452 0A00ED80          VSTR.32   S0, [A1, #0]          ; [] |235|  ; [KEEP 32-BIT INS]
    4517 00000456 E00D              B         ||$C$L72||            ; []  ; [ORIG 16-BIT INS]
    4518                            ; BRANCH OCCURS {||$C$L72||}     ; [] 
    4519                            .dwpsn  file "../MAIN.c",line 236,column 9,is_stmt,isa 1
    4520                    ;----------------------------------------------------------------------
    4521                    ; 236 | e_filtro_ant = e_filtro;                                               
    4522                    ;----------------------------------------------------------------------
    4523                    ;******************************************************************************
    4524                    ;* CONSTANT TABLE                                                             *
    4525                    ;******************************************************************************
    4526 00000458                   .sect   ".text"
    4527                            .align  4
    4528 00000458 00000000! ||$C$CON26||:   .bits   B,32
    4529                            .align  4
    4530 0000045c 00000000! ||$C$CON29||:   .bits   REF,32
    4531                            .align  4
    4532 00000460 400243FC  ||$C$CON31||:   .bits           0x400243fc,32
    4533                    
    4534                            .align  4
    4535 00000464 40038028  ||$C$CON32||:   .bits           0x40038028,32
    4536                    
    4537                            .align  4
    4538 00000468 40038004  ||$C$CON33||:   .bits           0x40038004,32
    4539                    
    4540                            .align  4
    4541 0000046c 40039004  ||$C$CON34||:   .bits           0x40039004,32
    4542                    
    4543                            .align  4
    4544 00000470 400380A8  ||$C$CON36||:   .bits           0x400380a8,32
    4545                    
    4546                    ;* --------------------------------------------------------------------------*
    4547 00000474           ||$C$L72||:    
    4548 00000474 489A              LDR       A1, $C$CON59          ; [] |236|  ; [ORIG 16-BIT INS]
    4549 00000476 499B              LDR       A2, $C$CON61          ; [] |236|  ; [ORIG 16-BIT INS]
    4550 00000478 6800              LDR       A1, [A1, #0]          ; [] |236|  ; [ORIG 16-BIT INS]
    4551 0000047a 6008              STR       A1, [A2, #0]          ; [] |236|  ; [ORIG 16-BIT INS]
    4552                            .dwpsn  file "../MAIN.c",line 237,column 9,is_stmt,isa 1
    4553                    ;----------------------------------------------------------------------
    4554                    ; 237 | u_filtro_ant = u_filtro;                                               
    4555                    ;----------------------------------------------------------------------
    4556 0000047c 48BF              LDR       A1, $C$CON60          ; [] |237|  ; [ORIG 16-BIT INS]
    4557 0000047e 499A              LDR       A2, $C$CON62          ; [] |237|  ; [ORIG 16-BIT INS]
    4558 00000480 6800              LDR       A1, [A1, #0]          ; [] |237|  ; [ORIG 16-BIT INS]
    4559 00000482 6008              STR       A1, [A2, #0]          ; [] |237|  ; [ORIG 16-BIT INS]
    4560                            .dwpsn  file "../MAIN.c",line 240,column 9,is_stmt,isa 1
    4561                    ;----------------------------------------------------------------------
    4562                    ; 240 | Vsaida = Up+Ui+u_filtro;                                               
    4563                    ; 241 | // Vsaida=erro;                                                        
    4564                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   84

    4565 00000484 4851              LDR       A1, $C$CON47          ; [] |240|  ; [ORIG 16-BIT INS]
    4566 00000486 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |240|  ; [KEEP 32-BIT INS]
    4567 0000048a 484E              LDR       A1, $C$CON45          ; [] |240|  ; [ORIG 16-BIT INS]
    4568 0000048c 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [] |240|  ; [KEEP 32-BIT INS]
    4569 00000490 48BA              LDR       A1, $C$CON60          ; [] |240|  ; [ORIG 16-BIT INS]
    4570 00000492 0A80EE30          VADD.F32  S0, S1, S0            ; [] |240|  ; [KEEP 32-BIT INS]
    4571 00000496 1A00ED90          VLDR.32   S2, [A1, #0]          ; [] |240|  ; [KEEP 32-BIT INS]
    4572 0000049a 4860              LDR       A1, $C$CON54          ; [] |240|  ; [ORIG 16-BIT INS]
    4573 0000049c 0A00EE31          VADD.F32  S0, S2, S0            ; [] |240|  ; [KEEP 32-BIT INS]
    4574 000004a0 0A00ED80          VSTR.32   S0, [A1, #0]          ; [] |240|  ; [KEEP 32-BIT INS]
    4575                            .dwpsn  file "../MAIN.c",line 243,column 9,is_stmt,isa 1
    4576                    ;----------------------------------------------------------------------
    4577                    ; 243 | Ui_ant = Ui;                                                           
    4578                    ;----------------------------------------------------------------------
    4579 000004a4 4847              LDR       A1, $C$CON45          ; [] |243|  ; [ORIG 16-BIT INS]
    4580 000004a6 494A              LDR       A2, $C$CON48          ; [] |243|  ; [ORIG 16-BIT INS]
    4581 000004a8 6800              LDR       A1, [A1, #0]          ; [] |243|  ; [ORIG 16-BIT INS]
    4582 000004aa 6008              STR       A1, [A2, #0]          ; [] |243|  ; [ORIG 16-BIT INS]
    4583                            .dwpsn  file "../MAIN.c",line 244,column 9,is_stmt,isa 1
    4584                    ;----------------------------------------------------------------------
    4585                    ; 244 | Ud_ant = Ud;                                                           
    4586                    ;----------------------------------------------------------------------
    4587 000004ac 4846              LDR       A1, $C$CON46          ; [] |244|  ; [ORIG 16-BIT INS]
    4588 000004ae 4949              LDR       A2, $C$CON49          ; [] |244|  ; [ORIG 16-BIT INS]
    4589 000004b0 6800              LDR       A1, [A1, #0]          ; [] |244|  ; [ORIG 16-BIT INS]
    4590 000004b2 6008              STR       A1, [A2, #0]          ; [] |244|  ; [ORIG 16-BIT INS]
    4591                            .dwpsn  file "../MAIN.c",line 245,column 9,is_stmt,isa 1
    4592                    ;----------------------------------------------------------------------
    4593                    ; 245 | Vsaida_ant=Vsaida;                                                     
    4594                    ;----------------------------------------------------------------------
    4595 000004b4 4859              LDR       A1, $C$CON54          ; [] |245|  ; [ORIG 16-BIT INS]
    4596 000004b6 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |245|  ; [KEEP 32-BIT INS]
    4597 000004ba 0AC0EEBD          VCVT.S32.F32 S0, S0             ; [] |245|  ; [KEEP 32-BIT INS]
    4598 000004be 4947              LDR       A2, $C$CON51          ; [] |245|  ; [ORIG 16-BIT INS]
    4599 000004c0 0A10EE10          VMOV      A1, S0                ; [] |245|  ; [KEEP 32-BIT INS]
    4600 000004c4 6008              STR       A1, [A2, #0]          ; [] |245|  ; [ORIG 16-BIT INS]
    4601                            .dwpsn  file "../MAIN.c",line 246,column 9,is_stmt,isa 1
    4602                    ;----------------------------------------------------------------------
    4603                    ; 246 | erro_ant=erro;                                                         
    4604                    ;----------------------------------------------------------------------
    4605 000004c6 4847              LDR       A1, $C$CON53          ; [] |246|  ; [ORIG 16-BIT INS]
    4606 000004c8 4943              LDR       A2, $C$CON50          ; [] |246|  ; [ORIG 16-BIT INS]
    4607 000004ca 6800              LDR       A1, [A1, #0]          ; [] |246|  ; [ORIG 16-BIT INS]
    4608 000004cc 6008              STR       A1, [A2, #0]          ; [] |246|  ; [ORIG 16-BIT INS]
    4609                            .dwpsn  file "../MAIN.c",line 247,column 9,is_stmt,isa 1
    4610                    ;----------------------------------------------------------------------
    4611                    ; 247 | angulo1_ant=angulo1;                                                   
    4612                    ;----------------------------------------------------------------------
    4613 000004ce 4826              LDR       A1, $C$CON38          ; [] |247|  ; [ORIG 16-BIT INS]
    4614 000004d0 4933              LDR       A2, $C$CON44          ; [] |247|  ; [ORIG 16-BIT INS]
    4615 000004d2 6800              LDR       A1, [A1, #0]          ; [] |247|  ; [ORIG 16-BIT INS]
    4616 000004d4 6008              STR       A1, [A2, #0]          ; [] |247|  ; [ORIG 16-BIT INS]
    4617                            .dwpsn  file "../MAIN.c",line 249,column 9,is_stmt,isa 1
    4618                    ;----------------------------------------------------------------------
    4619                    ; 249 | if(Vsaida > 12){Vsaida=12;}  //saturador                               
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   85

    4620                    ;----------------------------------------------------------------------
    4621 000004d6 4851              LDR       A1, $C$CON54          ; [] |249|  ; [ORIG 16-BIT INS]
    4622 000004d8 0A00ED90          VLDR.32   S0, [A1, #0]          ; [] |249|  ; [KEEP 32-BIT INS]
    4623 000004dc 0A08EEF2          VMOV.F32  S1, #1.20000000000000000000e+01 ; [] |249|  ; [KEEP 32-BIT INS]
    4624 000004e0 0AE0EEB4          VCMPE.F32 S0, S1                ; [] |249|  ; [KEEP 32-BIT INS]
    4625 000004e4 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [] |249|  ; [KEEP 32-BIT INS]
    4626 000004e8 DD04              BLE       ||$C$L73||            ; [] |249|  ; [ORIG 16-BIT INS]
    4627                            ; BRANCHCC OCCURS {||$C$L73||}   ; [] |249| 
    4628                    ;* --------------------------------------------------------------------------*
    4629                            .dwpsn  file "../MAIN.c",line 249,column 25,is_stmt,isa 1
    4630 000004ea 484C              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |249|  ; [ORIG 16-BIT INS]
    4631 000004ec 0A08EEB2          VMOV.F32  S0, #1.20000000000000000000e+01 ; [DPU_MERLIN_PIPE] |249|  ; [KEEP 32-BIT INS]
    4632 000004f0 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |249|  ; [KEEP 32-BIT INS]
    4633                    ;* --------------------------------------------------------------------------*
    4634 000004f4           ||$C$L73||:    
    4635                            .dwpsn  file "../MAIN.c",line 250,column 9,is_stmt,isa 1
    4636                    ;----------------------------------------------------------------------
    4637                    ; 250 | if(Vsaida < -12){Vsaida= -12;}  //saturador                            
    4638                    ;----------------------------------------------------------------------
    4639 000004f4 4849              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4640 000004f6 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |250|  ; [KEEP 32-BIT INS]
    4641 000004fa 0A08EEFA          VMOV.F32  S1, #-1.20000000000000000000e+01 ; [DPU_MERLIN_PIPE] |250|  ; [KEEP 32-BIT INS]
    4642 000004fe 0AE0EEB4          VCMPE.F32 S0, S1                ; [DPU_MERLIN_PIPE] |250|  ; [KEEP 32-BIT INS]
    4643 00000502 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |250|  ; [KEEP 32-BIT INS]
    4644 00000506 D204              BCS       ||$C$L74||            ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4645                            ; BRANCHCC OCCURS {||$C$L74||}   ; [] |250| 
    4646                    ;* --------------------------------------------------------------------------*
    4647                            .dwpsn  file "../MAIN.c",line 250,column 26,is_stmt,isa 1
    4648 00000508 4844              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |250|  ; [ORIG 16-BIT INS]
    4649 0000050a 0A08EEBA          VMOV.F32  S0, #-1.20000000000000000000e+01 ; [DPU_MERLIN_PIPE] |250|  ; [KEEP 32-BIT INS]
    4650 0000050e 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |250|  ; [KEEP 32-BIT INS]
    4651                    ;* --------------------------------------------------------------------------*
    4652 00000512           ||$C$L74||:    
    4653                            .dwpsn  file "../MAIN.c",line 252,column 9,is_stmt,isa 1
    4654                    ;----------------------------------------------------------------------
    4655                    ; 252 | DUTY=(Vsaida*(float)4.1666666666666666666)+50; //4.1666 = 50/12        
    4656                    ;----------------------------------------------------------------------
    4657 00000512 4842              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |252|  ; [ORIG 16-BIT INS]
    4658 00000514 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |252|  ; [KEEP 32-BIT INS]
    4659 00000518 48CE              LDR       A1, $C$FL8            ; [DPU_V7M3_PIPE] |252|  ; [ORIG 16-BIT INS]
    4660 0000051a 0A10EE01          VMOV      S2, A1                ; [DPU_MERLIN_PIPE] |252|  ; [KEEP 32-BIT INS]
    4661 0000051e 481D              LDR       A1, $C$FL7            ; [DPU_V7M3_PIPE] |252|  ; [ORIG 16-BIT INS]
    4662 00000520 0A90EE00          VMOV      S1, A1                ; [DPU_MERLIN_PIPE] |252|  ; [KEEP 32-BIT INS]
    4663 00000524 0A00EE41          VMLA.F32  S1, S2, S0            ; [DPU_MERLIN_PIPE] |252|  ; [KEEP 32-BIT INS]
    4664 00000528 48BD              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |252|  ; [ORIG 16-BIT INS]
    4665 0000052a 0A00EDC0          VSTR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |252|  ; [KEEP 32-BIT INS]
    4666                            .dwpsn  file "../MAIN.c",line 254,column 9,is_stmt,isa 1
    4667                    ;----------------------------------------------------------------------
    4668                    ; 254 | switch(dado_escolhido){                                                
    4669                    ; 255 | case 1:                                                                
    4670                    ;----------------------------------------------------------------------
    4671 0000052e E05B              B         ||$C$L83||            ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
    4672                            ; BRANCH OCCURS {||$C$L83||}     ; [] |254| 
    4673                    ;******************************************************************************
    4674                    ;* FLOATING-POINT CONSTANTS                                                   *
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   86

    4675                    ;******************************************************************************
    4676 00000530                   .sect   ".text"
    4677                            .align  4
    4678 00000530 3A83126F  ||$C$FL4||:     .word   03a83126fh      ; 0.00100000004749745131
    4679                    ;* --------------------------------------------------------------------------*
    4680 00000534           ||$C$L75||:    
    4681                            .dwpsn  file "../MAIN.c",line 256,column 13,is_stmt,isa 1
    4682                    ;----------------------------------------------------------------------
    4683                    ; 256 | DADOOO=angulo1;                                                        
    4684                    ;----------------------------------------------------------------------
    4685 00000534 480C              LDR       A1, $C$CON38          ; [DPU_V7M3_PIPE] |256|  ; [ORIG 16-BIT INS]
    4686 00000536 49C8              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |256|  ; [ORIG 16-BIT INS]
    4687 00000538 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |256|  ; [ORIG 16-BIT INS]
    4688 0000053a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |256|  ; [ORIG 16-BIT INS]
    4689                            .dwpsn  file "../MAIN.c",line 257,column 13,is_stmt,isa 1
    4690                    ;----------------------------------------------------------------------
    4691                    ; 257 | break;                                                                 
    4692                    ; 258 | case 2:                                                                
    4693                    ;----------------------------------------------------------------------
    4694 0000053c E070              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |257|  ; [ORIG 16-BIT INS]
    4695                            ; BRANCH OCCURS {||$C$L84||}     ; [] |257| 
    4696                    ;******************************************************************************
    4697                    ;* CONSTANT TABLE                                                             *
    4698                    ;******************************************************************************
    4699 0000053e                   .sect   ".text"
    4700                            .align  4
    4701 0000053e 000046C0! ||$C$CON35||:   .bits   ||V0||,32
         00000542 00000000 
    4702                            .align  4
    4703 00000542 00000000! ||$C$CON37||:   .bits   angulo1aux,32
         00000546 00000000 
    4704                    ;* --------------------------------------------------------------------------*
    4705 00000548           ||$C$L76||:    
    4706                            .dwpsn  file "../MAIN.c",line 259,column 13,is_stmt,isa 1
    4707                    ;----------------------------------------------------------------------
    4708                    ; 259 | DADOOO=Vsaida;                                                         
    4709                    ;----------------------------------------------------------------------
    4710 00000548 4834              LDR       A1, $C$CON54          ; [DPU_V7M3_PIPE] |259|  ; [ORIG 16-BIT INS]
    4711 0000054a 49C3              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |259|  ; [ORIG 16-BIT INS]
    4712 0000054c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |259|  ; [ORIG 16-BIT INS]
    4713 0000054e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |259|  ; [ORIG 16-BIT INS]
    4714                            .dwpsn  file "../MAIN.c",line 260,column 13,is_stmt,isa 1
    4715                    ;----------------------------------------------------------------------
    4716                    ; 260 | break;                                                                 
    4717                    ; 261 | case 3:                                                                
    4718                    ;----------------------------------------------------------------------
    4719 00000550 E066              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |260|  ; [ORIG 16-BIT INS]
    4720                            ; BRANCH OCCURS {||$C$L84||}     ; [] |260| 
    4721                    ;******************************************************************************
    4722                    ;* FLOATING-POINT CONSTANTS                                                   *
    4723                    ;******************************************************************************
    4724 00000552                   .sect   ".text"
    4725                            .align  4
    4726 00000554 70A3D70A  ||$C$FL5||:     .word   070a3d70ah
    4727 00000558 3FA70A3D          .word   03fa70a3dh      ; 0.04499999999999999833
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   87

    4728                    ;* --------------------------------------------------------------------------*
    4729 0000055c           ||$C$L77||:    
    4730                            .dwpsn  file "../MAIN.c",line 262,column 13,is_stmt,isa 1
    4731                    ;----------------------------------------------------------------------
    4732                    ; 262 | DADOOO=e_aw;                                                           
    4733                    ;----------------------------------------------------------------------
    4734 0000055c 4820              LDR       A1, $C$CON52          ; [DPU_V7M3_PIPE] |262|  ; [ORIG 16-BIT INS]
    4735 0000055e 49BE              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |262|  ; [ORIG 16-BIT INS]
    4736 00000560 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |262|  ; [ORIG 16-BIT INS]
    4737 00000562 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |262|  ; [ORIG 16-BIT INS]
    4738                            .dwpsn  file "../MAIN.c",line 263,column 13,is_stmt,isa 1
    4739                    ;----------------------------------------------------------------------
    4740                    ; 263 | break;                                                                 
    4741                    ; 264 | case 4:                                                                
    4742                    ;----------------------------------------------------------------------
    4743 00000564 E05C              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |263|  ; [ORIG 16-BIT INS]
    4744                            ; BRANCH OCCURS {||$C$L84||}     ; [] |263| 
    4745                    ;******************************************************************************
    4746                    ;* CONSTANT TABLE                                                             *
    4747                    ;******************************************************************************
    4748 00000566                   .sect   ".text"
    4749                            .align  4
    4750 00000566 000046C0! ||$C$CON38||:   .bits   angulo1,32
         0000056a 00000000 
    4751                    ;* --------------------------------------------------------------------------*
    4752 0000056c           ||$C$L78||:    
    4753                            .dwpsn  file "../MAIN.c",line 265,column 13,is_stmt,isa 1
    4754                    ;----------------------------------------------------------------------
    4755                    ; 265 | DADOOO=Up;                                                             
    4756                    ;----------------------------------------------------------------------
    4757 0000056c 4817              LDR       A1, $C$CON47          ; [DPU_V7M3_PIPE] |265|  ; [ORIG 16-BIT INS]
    4758 0000056e 49BA              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |265|  ; [ORIG 16-BIT INS]
    4759 00000570 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |265|  ; [ORIG 16-BIT INS]
    4760 00000572 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |265|  ; [ORIG 16-BIT INS]
    4761                            .dwpsn  file "../MAIN.c",line 266,column 13,is_stmt,isa 1
    4762                    ;----------------------------------------------------------------------
    4763                    ; 266 | break;                                                                 
    4764                    ; 267 | case 5:                                                                
    4765                    ;----------------------------------------------------------------------
    4766 00000574 E054              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |266|  ; [ORIG 16-BIT INS]
    4767                            ; BRANCH OCCURS {||$C$L84||}     ; [] |266| 
    4768                    ;******************************************************************************
    4769                    ;* CONSTANT TABLE                                                             *
    4770                    ;******************************************************************************
    4771 00000576                   .sect   ".text"
    4772                            .align  4
    4773 00000576 000046C0! ||$C$CON39||:   .bits   primeira,32
         0000057a 00000000 
    4774                            .align  4
    4775 0000057a 00000000! ||$C$CON40||:   .bits   ii,32
         0000057e 00000000 
    4776                            .align  4
    4777 0000057e 00000000! ||$C$CON41||:   .bits   i,32
         00000582 00000000 
    4778                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   88

    4779 00000584           ||$C$L79||:    
    4780                            .dwpsn  file "../MAIN.c",line 268,column 13,is_stmt,isa 1
    4781                    ;----------------------------------------------------------------------
    4782                    ; 268 | DADOOO=Ud;                                                             
    4783                    ;----------------------------------------------------------------------
    4784 00000584 4810              LDR       A1, $C$CON46          ; [DPU_V7M3_PIPE] |268|  ; [ORIG 16-BIT INS]
    4785 00000586 49B4              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |268|  ; [ORIG 16-BIT INS]
    4786 00000588 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |268|  ; [ORIG 16-BIT INS]
    4787 0000058a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |268|  ; [ORIG 16-BIT INS]
    4788                            .dwpsn  file "../MAIN.c",line 269,column 13,is_stmt,isa 1
    4789                    ;----------------------------------------------------------------------
    4790                    ; 269 | break;                                                                 
    4791                    ; 270 | case 6:                                                                
    4792                    ;----------------------------------------------------------------------
    4793 0000058c E048              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |269|  ; [ORIG 16-BIT INS]
    4794                            ; BRANCH OCCURS {||$C$L84||}     ; [] |269| 
    4795                    ;******************************************************************************
    4796                    ;* FLOATING-POINT CONSTANTS                                                   *
    4797                    ;******************************************************************************
    4798 0000058e                   .sect   ".text"
    4799                            .align  4
    4800 00000590 00000000  ||$C$FL6||:     .word   000000000h      ; 0
    4801                            .align  4
    4802 00000594 42480000  ||$C$FL7||:     .word   042480000h      ; 50
    4803                    ;******************************************************************************
    4804                    ;* CONSTANT TABLE                                                             *
    4805                    ;******************************************************************************
    4806 00000598                   .sect   ".text"
    4807                            .align  4
    4808 00000596 00004248! ||$C$CON42||:   .bits   REF_controle,32
         0000059a 00000000 
    4809                            .align  4
    4810 0000059a 00000000! ||$C$CON43||:   .bits   INICIO,32
         0000059e 00000000 
    4811                            .align  4
    4812 0000059e 00000000! ||$C$CON44||:   .bits   angulo1_ant,32
         000005a2 00000000 
    4813                    ;* --------------------------------------------------------------------------*
    4814 000005a4           ||$C$L80||:    
    4815                            .dwpsn  file "../MAIN.c",line 271,column 13,is_stmt,isa 1
    4816                    ;----------------------------------------------------------------------
    4817                    ; 271 | DADOOO=Ui;                                                             
    4818                    ;----------------------------------------------------------------------
    4819 000005a4 4807              LDR       A1, $C$CON45          ; [DPU_V7M3_PIPE] |271|  ; [ORIG 16-BIT INS]
    4820 000005a6 49AC              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |271|  ; [ORIG 16-BIT INS]
    4821 000005a8 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |271|  ; [ORIG 16-BIT INS]
    4822 000005aa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |271|  ; [ORIG 16-BIT INS]
    4823                            .dwpsn  file "../MAIN.c",line 272,column 13,is_stmt,isa 1
    4824                    ;----------------------------------------------------------------------
    4825                    ; 272 | break;                                                                 
    4826                    ; 273 | case 7:                                                                
    4827                    ;----------------------------------------------------------------------
    4828 000005ac E038              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |272|  ; [ORIG 16-BIT INS]
    4829                            ; BRANCH OCCURS {||$C$L84||}     ; [] |272| 
    4830                    ;* --------------------------------------------------------------------------*
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   89

    4831 000005ae           ||$C$L81||:    
    4832                            .dwpsn  file "../MAIN.c",line 274,column 13,is_stmt,isa 1
    4833                    ;----------------------------------------------------------------------
    4834                    ; 274 | DADOOO=V0;                                                             
    4835                    ;----------------------------------------------------------------------
    4836 000005ae 48C0              LDR       A1, $C$CON71          ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
    4837 000005b0 49A9              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
    4838 000005b2 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
    4839 000005b4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |274|  ; [ORIG 16-BIT INS]
    4840                            .dwpsn  file "../MAIN.c",line 275,column 13,is_stmt,isa 1
    4841                    ;----------------------------------------------------------------------
    4842                    ; 275 | break;                                                                 
    4843                    ; 276 | case 8:                                                                
    4844                    ;----------------------------------------------------------------------
    4845 000005b6 E033              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |275|  ; [ORIG 16-BIT INS]
    4846                            ; BRANCH OCCURS {||$C$L84||}     ; [] |275| 
    4847                    ;* --------------------------------------------------------------------------*
    4848 000005b8           ||$C$L82||:    
    4849                            .dwpsn  file "../MAIN.c",line 277,column 13,is_stmt,isa 1
    4850                    ;----------------------------------------------------------------------
    4851                    ; 277 | DADOOO=u_filtro;                                                       
    4852                    ;----------------------------------------------------------------------
    4853 000005b8 4870              LDR       A1, $C$CON60          ; [DPU_V7M3_PIPE] |277|  ; [ORIG 16-BIT INS]
    4854 000005ba 49A7              LDR       A2, $C$CON63          ; [DPU_V7M3_PIPE] |277|  ; [ORIG 16-BIT INS]
    4855 000005bc 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |277|  ; [ORIG 16-BIT INS]
    4856 000005be 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |277|  ; [ORIG 16-BIT INS]
    4857                            .dwpsn  file "../MAIN.c",line 278,column 13,is_stmt,isa 1
    4858                    ;----------------------------------------------------------------------
    4859                    ; 278 | break;                                                                 
    4860                    ;----------------------------------------------------------------------
    4861 000005c0 E02E              B         ||$C$L84||            ; [DPU_V7M3_PIPE] |278|  ; [ORIG 16-BIT INS]
    4862                            ; BRANCH OCCURS {||$C$L84||}     ; [] |278| 
    4863                    ;******************************************************************************
    4864                    ;* CONSTANT TABLE                                                             *
    4865                    ;******************************************************************************
    4866 000005c2                   .sect   ".text"
    4867                            .align  4
    4868 000005c2 000046C0! ||$C$CON45||:   .bits   Ui,32
         000005c6 00000000 
    4869                            .align  4
    4870 000005c6 00000000! ||$C$CON46||:   .bits   Ud,32
         000005ca 00000000 
    4871                            .align  4
    4872 000005ca 00000000! ||$C$CON47||:   .bits   Up,32
         000005ce 00000000 
    4873                            .align  4
    4874 000005ce 00000000! ||$C$CON48||:   .bits   Ui_ant,32
         000005d2 00000000 
    4875                            .align  4
    4876 000005d2 00000000! ||$C$CON49||:   .bits   Ud_ant,32
         000005d6 00000000 
    4877                            .align  4
    4878 000005d6 00000000! ||$C$CON50||:   .bits   erro_ant,32
         000005da 00000000 
    4879                            .align  4
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   90

    4880 000005da 00000000! ||$C$CON51||:   .bits   Vsaida_ant,32
         000005de 00000000 
    4881                            .align  4
    4882 000005de 00000000! ||$C$CON52||:   .bits   e_aw,32
         000005e2 00000000 
    4883                            .align  4
    4884 000005e2 00000000! ||$C$CON53||:   .bits   erro,32
         000005e6 00000000 
    4885                    ;* --------------------------------------------------------------------------*
    4886                    ;* --------------------------------------------------------------------------*
    4887 000005e8           ||$C$L83||:    
    4888                            .dwpsn  file "../MAIN.c",line 254,column 9,is_stmt,isa 1
    4889 000005e8 48C7              LDR       A1, $C$CON64          ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
    4890 000005ea 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
    4891 000005ec 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
    4892 000005ee 2807              CMP       A1, #7                ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
    4893 000005f0 D816              BHI       ||$C$L84||            ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
    4894                            ; BRANCHCC OCCURS {||$C$L84||}   ; [] |254| 
    4895                    ;* --------------------------------------------------------------------------*
    4896 000005f2 A102              ADR       A2, ||$C$SW1||        ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
    4897 000005f4 0020F851          LDR       A1, [A2, +A1, LSL #2] ; [DPU_V7M3_PIPE] |254|  ; [KEEP 32-BIT INS]
    4898 000005f8 4687              MOV       PC, A1                ; [DPU_V7M3_PIPE] |254|  ; [ORIG 16-BIT INS]
    4899                            ; BRANCH OCCURS                  ; [] |254| 
    4900 000005fc 00000000! ||$C$SW1||:     .word   ||$C$L75||      ; 1
    4901 00000600 00000000!         .word   ||$C$L76||      ; 2
    4902 00000604 00000000!         .word   ||$C$L77||      ; 3
    4903 00000608 00000000!         .word   ||$C$L78||      ; 4
    4904 0000060c 00000000!         .word   ||$C$L79||      ; 5
    4905 00000610 00000000!         .word   ||$C$L80||      ; 6
    4906 00000614 00000000!         .word   ||$C$L81||      ; 7
    4907 00000618 00000000!         .word   ||$C$L82||      ; 8
    4908                    ;******************************************************************************
    4909                    ;* CONSTANT TABLE                                                             *
    4910                    ;******************************************************************************
    4911 0000061c                   .sect   ".text"
    4912                            .align  4
    4913 0000061a 00000000! ||$C$CON54||:   .bits   Vsaida,32
         0000061e 00000000 
    4914                    ;* --------------------------------------------------------------------------*
    4915 00000620           ||$C$L84||:    
    4916                            .dwpsn  file "../MAIN.c",line 280,column 9,is_stmt,isa 1
    4917                    ;----------------------------------------------------------------------
    4918                    ; 280 | if(i==10 & ii<4001){                                                   
    4919                    ;----------------------------------------------------------------------
    4920 00000620 48CD              LDR       A1, $C$CON72          ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4921 00000622 6801              LDR       A2, [A1, #0]          ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4922 00000624 72A1F640          MOV       A3, #4001             ; [DPU_V7M3_PIPE] |280|  ; [KEEP 32-BIT INS]
    4923 00000628 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4924 0000062a 428A              CMP       A3, A2                ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4925 0000062c DD00              BLE       ||$C$L85||            ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4926                            ; BRANCHCC OCCURS {||$C$L85||}   ; [] |280| 
    4927                    ;* --------------------------------------------------------------------------*
    4928 0000062e 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4929                    ;* --------------------------------------------------------------------------*
    4930 00000630           ||$C$L85||:    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   91

    4931 00000630 49CA              LDR       A2, $C$CON73          ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4932 00000632 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4933 00000634 2A0A              CMP       A3, #10               ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4934 00000636 0100F04F          MOV       A2, #0                ; [DPU_V7M3_PIPE] |280|  ; [KEEP 32-BIT INS]
    4935 0000063a D100              BNE       ||$C$L86||            ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4936                            ; BRANCHCC OCCURS {||$C$L86||}   ; [] |280| 
    4937                    ;* --------------------------------------------------------------------------*
    4938 0000063c 2101              MOVS      A2, #1                ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4939                    ;* --------------------------------------------------------------------------*
    4940 0000063e           ||$C$L86||:    
    4941 0000063e 4208              TST       A1, A2                ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4942 00000640 D00D              BEQ       ||$C$L87||            ; [DPU_V7M3_PIPE] |280|  ; [ORIG 16-BIT INS]
    4943                            ; BRANCHCC OCCURS {||$C$L87||}   ; [] |280| 
    4944                    ;* --------------------------------------------------------------------------*
    4945                            .dwpsn  file "../MAIN.c",line 281,column 13,is_stmt,isa 1
    4946                    ;----------------------------------------------------------------------
    4947                    ; 281 | vet1[ii]=DADOOO;                                                       
    4948                    ;----------------------------------------------------------------------
    4949 00000642 49C5              LDR       A2, $C$CON72          ; [DPU_V7M3_PIPE] |281|  ; [ORIG 16-BIT INS]
    4950 00000644 4884              LDR       A1, $C$CON63          ; [DPU_V7M3_PIPE] |281|  ; [ORIG 16-BIT INS]
    4951 00000646 4AC3              LDR       A3, $C$CON65          ; [DPU_V7M3_PIPE] |281|  ; [ORIG 16-BIT INS]
    4952 00000648 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |281|  ; [ORIG 16-BIT INS]
    4953 0000064a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |281|  ; [ORIG 16-BIT INS]
    4954 0000064c 0021F842          STR       A1, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |281|  ; [KEEP 32-BIT INS]
    4955                            .dwpsn  file "../MAIN.c",line 282,column 13,is_stmt,isa 1
    4956                    ;----------------------------------------------------------------------
    4957                    ; 282 | ii++;                                                                  
    4958                    ;----------------------------------------------------------------------
    4959 00000650 49C1              LDR       A2, $C$CON72          ; [DPU_V7M3_PIPE] |282|  ; [ORIG 16-BIT INS]
    4960 00000652 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |282|  ; [ORIG 16-BIT INS]
    4961 00000654 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |282|  ; [ORIG 16-BIT INS]
    4962 00000656 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |282|  ; [ORIG 16-BIT INS]
    4963                            .dwpsn  file "../MAIN.c",line 283,column 13,is_stmt,isa 1
    4964                    ;----------------------------------------------------------------------
    4965                    ; 283 | i=0;                                                                   
    4966                    ;----------------------------------------------------------------------
    4967 00000658 49C0              LDR       A2, $C$CON73          ; [DPU_V7M3_PIPE] |283|  ; [ORIG 16-BIT INS]
    4968 0000065a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |283|  ; [ORIG 16-BIT INS]
    4969 0000065c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |283|  ; [ORIG 16-BIT INS]
    4970                    ;* --------------------------------------------------------------------------*
    4971 0000065e           ||$C$L87||:    
    4972                            .dwpsn  file "../MAIN.c",line 285,column 9,is_stmt,isa 1
    4973                    ;----------------------------------------------------------------------
    4974                    ; 285 | i++;                                                                   
    4975                    ;----------------------------------------------------------------------
    4976 0000065e 49BF              LDR       A2, $C$CON73          ; [DPU_V7M3_PIPE] |285|  ; [ORIG 16-BIT INS]
    4977 00000660 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |285|  ; [ORIG 16-BIT INS]
    4978 00000662 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |285|  ; [ORIG 16-BIT INS]
    4979 00000664 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |285|  ; [ORIG 16-BIT INS]
    4980                            .dwpsn  file "../MAIN.c",line 287,column 9,is_stmt,isa 1
    4981                    ;----------------------------------------------------------------------
    4982                    ; 287 | break;                                                                 
    4983                    ; 289 | case 2:                                                                
    4984                    ;----------------------------------------------------------------------
    4985 00000666 E04F              B         ||$C$L91||            ; [DPU_V7M3_PIPE] |287|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   92

    4986                            ; BRANCH OCCURS {||$C$L91||}     ; [] |287| 
    4987                    ;******************************************************************************
    4988                    ;* CONSTANT TABLE                                                             *
    4989                    ;******************************************************************************
    4990 00000668                   .sect   ".text"
    4991                            .align  4
    4992 00000668 00000000! ||$C$CON55||:   .bits   Kp,32
    4993                            .align  4
    4994 0000066c 00000000! ||$C$CON56||:   .bits   Ti,32
    4995                            .align  4
    4996 00000670 00000000! ||$C$CON57||:   .bits   Td,32
    4997                            .align  4
    4998 00000674 00000000! ||$C$CON58||:   .bits   N,32
    4999                    ;* --------------------------------------------------------------------------*
    5000 00000678           ||$C$L88||:    
    5001                            .dwpsn  file "../MAIN.c",line 290,column 13,is_stmt,isa 1
    5002                    ;----------------------------------------------------------------------
    5003                    ; 290 | angulo1_ant=angulo1;                                                   
    5004                    ;----------------------------------------------------------------------
    5005 00000678 48B9              LDR       A1, $C$CON74          ; [DPU_V7M3_PIPE] |290|  ; [ORIG 16-BIT INS]
    5006 0000067a 49BA              LDR       A2, $C$CON75          ; [DPU_V7M3_PIPE] |290|  ; [ORIG 16-BIT INS]
    5007 0000067c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |290|  ; [ORIG 16-BIT INS]
    5008 0000067e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |290|  ; [ORIG 16-BIT INS]
    5009                            .dwpsn  file "../MAIN.c",line 291,column 13,is_stmt,isa 1
    5010                    ;----------------------------------------------------------------------
    5011                    ; 291 | if(INICIO>800 && DUTY < 92){                                           
    5012                    ;----------------------------------------------------------------------
    5013 00000680 48B9              LDR       A1, $C$CON76          ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5014 00000682 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5015 00000684 7F48F5B0          CMP       A1, #800              ; [DPU_V7M3_PIPE] |291|  ; [KEEP 32-BIT INS]
    5016 00000688 DD16              BLE       ||$C$L89||            ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5017                            ; BRANCHCC OCCURS {||$C$L89||}   ; [] |291| 
    5018                    ;* --------------------------------------------------------------------------*
    5019 0000068a 48DC              LDR       A1, $C$FL9            ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5020 0000068c 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |291|  ; [KEEP 32-BIT INS]
    5021 00000690 4863              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5022 00000692 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |291|  ; [KEEP 32-BIT INS]
    5023 00000696 0AC0EEF4          VCMPE.F32 S1, S0                ; [DPU_MERLIN_PIPE] |291|  ; [KEEP 32-BIT INS]
    5024 0000069a FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |291|  ; [KEEP 32-BIT INS]
    5025 0000069e D20B              BCS       ||$C$L89||            ; [DPU_V7M3_PIPE] |291|  ; [ORIG 16-BIT INS]
    5026                            ; BRANCHCC OCCURS {||$C$L89||}   ; [] |291| 
    5027                    ;* --------------------------------------------------------------------------*
    5028                            .dwpsn  file "../MAIN.c",line 292,column 17,is_stmt,isa 1
    5029                    ;----------------------------------------------------------------------
    5030                    ; 292 | DUTY++;                                                                
    5031                    ;----------------------------------------------------------------------
    5032 000006a0 485F              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |292|  ; [ORIG 16-BIT INS]
    5033 000006a2 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |292|  ; [KEEP 32-BIT INS]
    5034 000006a6 0A00EEF7          VMOV.F32  S1, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |292|  ; [KEEP 32-BIT INS]
    5035 000006aa 0A80EE30          VADD.F32  S0, S1, S0            ; [DPU_MERLIN_PIPE] |292|  ; [KEEP 32-BIT INS]
    5036 000006ae 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |292|  ; [KEEP 32-BIT INS]
    5037                            .dwpsn  file "../MAIN.c",line 293,column 17,is_stmt,isa 1
    5038                    ;----------------------------------------------------------------------
    5039                    ; 293 | INICIO=0;                                                              
    5040                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   93

    5041 000006b2 49AD              LDR       A2, $C$CON76          ; [DPU_V7M3_PIPE] |293|  ; [ORIG 16-BIT INS]
    5042 000006b4 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |293|  ; [ORIG 16-BIT INS]
    5043 000006b6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |293|  ; [ORIG 16-BIT INS]
    5044                    ;* --------------------------------------------------------------------------*
    5045 000006b8           ||$C$L89||:    
    5046                            .dwpsn  file "../MAIN.c",line 295,column 13,is_stmt,isa 1
    5047                    ;----------------------------------------------------------------------
    5048                    ; 295 | INICIO++;                                                              
    5049                    ;----------------------------------------------------------------------
    5050 000006b8 49AB              LDR       A2, $C$CON76          ; [DPU_V7M3_PIPE] |295|  ; [ORIG 16-BIT INS]
    5051 000006ba 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |295|  ; [ORIG 16-BIT INS]
    5052 000006bc 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |295|  ; [ORIG 16-BIT INS]
    5053 000006be 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |295|  ; [ORIG 16-BIT INS]
    5054                            .dwpsn  file "../MAIN.c",line 296,column 13,is_stmt,isa 1
    5055                    ;----------------------------------------------------------------------
    5056                    ; 296 | if(angulo1>160){CONTROLE_ON=1;}                                        
    5057                    ;----------------------------------------------------------------------
    5058 000006c0 48CF              LDR       A1, $C$FL10           ; [DPU_V7M3_PIPE] |296|  ; [ORIG 16-BIT INS]
    5059 000006c2 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |296|  ; [KEEP 32-BIT INS]
    5060 000006c6 48A6              LDR       A1, $C$CON74          ; [DPU_V7M3_PIPE] |296|  ; [ORIG 16-BIT INS]
    5061 000006c8 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |296|  ; [KEEP 32-BIT INS]
    5062 000006cc 0AC0EEF4          VCMPE.F32 S1, S0                ; [DPU_MERLIN_PIPE] |296|  ; [KEEP 32-BIT INS]
    5063 000006d0 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |296|  ; [KEEP 32-BIT INS]
    5064 000006d4 DD18              BLE       ||$C$L91||            ; [DPU_V7M3_PIPE] |296|  ; [ORIG 16-BIT INS]
    5065                            ; BRANCHCC OCCURS {||$C$L91||}   ; [] |296| 
    5066                    ;* --------------------------------------------------------------------------*
    5067                            .dwpsn  file "../MAIN.c",line 296,column 29,is_stmt,isa 1
    5068 000006d6 49E2              LDR       A2, $C$CON66          ; [DPU_V7M3_PIPE] |296|  ; [ORIG 16-BIT INS]
    5069 000006d8 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |296|  ; [ORIG 16-BIT INS]
    5070 000006da 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |296|  ; [ORIG 16-BIT INS]
    5071                            .dwpsn  file "../MAIN.c",line 298,column 13,is_stmt,isa 1
    5072                    ;----------------------------------------------------------------------
    5073                    ; 298 | break;                                                                 
    5074                    ;----------------------------------------------------------------------
    5075 000006dc E014              B         ||$C$L91||            ; [DPU_V7M3_PIPE] |298|  ; [ORIG 16-BIT INS]
    5076                            ; BRANCH OCCURS {||$C$L91||}     ; [] |298| 
    5077                    ;******************************************************************************
    5078                    ;* CONSTANT TABLE                                                             *
    5079                    ;******************************************************************************
    5080 000006de                   .sect   ".text"
    5081                            .align  4
    5082 000006de 000046C0! ||$C$CON59||:   .bits   e_filtro,32
         000006e2 00000000 
    5083                            .align  4
    5084 000006e2 00000000! ||$C$CON61||:   .bits   e_filtro_ant,32
         000006e6 00000000 
    5085                            .align  4
    5086 000006e6 00000000! ||$C$CON62||:   .bits   u_filtro_ant,32
         000006ea 00000000 
    5087                            .align  4
    5088 000006ea 00000000! ||$C$CON77||:   .bits   A,32
         000006ee 00000000 
    5089                            .align  4
    5090 000006ee 00000000! ||$C$CON78||:   .bits   B,32
         000006f2 00000000 
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   94

    5091                    ;* --------------------------------------------------------------------------*
    5092                    ;* --------------------------------------------------------------------------*
    5093 000006f4           ||$C$L90||:    
    5094                            .dwpsn  file "../MAIN.c",line 191,column 5,is_stmt,isa 1
    5095 000006f4 48DA              LDR       A1, $C$CON66          ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    5096 000006f6 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    5097 000006f8 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    5098 000006fa AFFEF43F!         BEQ       ||$C$L64||            ; [DPU_V7M3_PIPE] |191|  ; [KEEP 32-BIT INS]
    5099                            ; BRANCHCC OCCURS {||$C$L64||}   ; [] |191| 
    5100                    ;* --------------------------------------------------------------------------*
    5101 000006fe 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    5102 00000700 AFFEF43F!         BEQ       ||$C$L65||            ; [DPU_V7M3_PIPE] |191|  ; [KEEP 32-BIT INS]
    5103                            ; BRANCHCC OCCURS {||$C$L65||}   ; [] |191| 
    5104                    ;* --------------------------------------------------------------------------*
    5105 00000704 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    5106 00000706 D0B7              BEQ       ||$C$L88||            ; [DPU_V7M3_PIPE] |191|  ; [ORIG 16-BIT INS]
    5107                            ; BRANCHCC OCCURS {||$C$L88||}   ; [] |191| 
    5108                    ;* --------------------------------------------------------------------------*
    5109 00000708           ||$C$L91||:    
    5110                            .dwpsn  file "../MAIN.c",line 302,column 5,is_stmt,isa 1
    5111                    ;----------------------------------------------------------------------
    5112                    ; 302 | if(DUTY > 99){DUTY=99;}  //saturador                                   
    5113                    ;----------------------------------------------------------------------
    5114 00000708 48D4              LDR       A1, $C$FL11           ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    5115 0000070a 0A10EE00          VMOV      S0, A1                ; [DPU_MERLIN_PIPE] |302|  ; [KEEP 32-BIT INS]
    5116 0000070e 4844              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    5117 00000710 0A00EDD0          VLDR.32   S1, [A1, #0]          ; [DPU_MERLIN_PIPE] |302|  ; [KEEP 32-BIT INS]
    5118 00000714 0AC0EEF4          VCMPE.F32 S1, S0                ; [DPU_MERLIN_PIPE] |302|  ; [KEEP 32-BIT INS]
    5119 00000718 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |302|  ; [KEEP 32-BIT INS]
    5120 0000071c DD02              BLE       ||$C$L92||            ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    5121                            ; BRANCHCC OCCURS {||$C$L92||}   ; [] |302| 
    5122                    ;* --------------------------------------------------------------------------*
    5123                            .dwpsn  file "../MAIN.c",line 302,column 19,is_stmt,isa 1
    5124 0000071e 48CF              LDR       A1, $C$FL11           ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    5125 00000720 493F              LDR       A2, $C$CON70          ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    5126 00000722 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |302|  ; [ORIG 16-BIT INS]
    5127                    ;* --------------------------------------------------------------------------*
    5128 00000724           ||$C$L92||:    
    5129                            .dwpsn  file "../MAIN.c",line 303,column 5,is_stmt,isa 1
    5130                    ;----------------------------------------------------------------------
    5131                    ; 303 | if(DUTY < 1){DUTY=1;}  //saturador                                     
    5132                    ;----------------------------------------------------------------------
    5133 00000724 483E              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |303|  ; [ORIG 16-BIT INS]
    5134 00000726 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |303|  ; [KEEP 32-BIT INS]
    5135 0000072a 0A00EEF7          VMOV.F32  S1, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |303|  ; [KEEP 32-BIT INS]
    5136 0000072e 0AE0EEB4          VCMPE.F32 S0, S1                ; [DPU_MERLIN_PIPE] |303|  ; [KEEP 32-BIT INS]
    5137 00000732 FA10EEF1          VMRS APSR_nzcv, FPSCR ; [DPU_MERLIN_PIPE] |303|  ; [KEEP 32-BIT INS]
    5138 00000736 D204              BCS       ||$C$L93||            ; [DPU_V7M3_PIPE] |303|  ; [ORIG 16-BIT INS]
    5139                            ; BRANCHCC OCCURS {||$C$L93||}   ; [] |303| 
    5140                    ;* --------------------------------------------------------------------------*
    5141                            .dwpsn  file "../MAIN.c",line 303,column 18,is_stmt,isa 1
    5142                    ;----------------------------------------------------------------------
    5143                    ; 305 | //    if(comando == '0'){comando_decimal=0;}                           
    5144                    ; 306 | //    if(comando == '1'){comando_decimal=1;}                           
    5145                    ; 307 | //    if(comando == '2'){comando_decimal=2;}                           
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   95

    5146                    ; 308 | //    if(comando == '3'){comando_decimal=3;}                           
    5147                    ; 309 | //    if(comando == '4'){comando_decimal=4;}                           
    5148                    ; 310 | //                                                                     
    5149                    ; 311 | //    switch(comando_decimal){                                         
    5150                    ; 312 | //    case 0:                                                          
    5151                    ; 313 | //        dado_a_ser_enviado=(angulo1+500)*(100);                      
    5152                    ; 314 | //        dado_a_ser_enviado2=(REF_controle+500)*(100);                
    5153                    ; 315 | //    break;                                                           
    5154                    ; 316 | //    case 1:                                                          
    5155                    ; 317 | //        dado_a_ser_enviado=(DUTY+500)*(100);                         
    5156                    ; 318 | //        dado_a_ser_enviado2=(REF_controle+500)*(100);                
    5157                    ; 319 | //    break;                                                           
    5158                    ; 320 | //                                                                     
    5159                    ; 321 | //    case 2:                                                          
    5160                    ; 322 | //       dado_a_ser_enviado=(erro+500)*(100);                          
    5161                    ; 323 | //       dado_a_ser_enviado2=(REF_controle+500)*(100);                 
    5162                    ; 324 | //    break;                                                           
    5163                    ; 325 | //    case 3:                                                          
    5164                    ; 326 | //        dado_a_ser_enviado=(V0+500)*(100);                           
    5165                    ; 327 | //        dado_a_ser_enviado2=(REF_controle+500)*(100);                
    5166                    ; 328 | //    case 4:                                                          
    5167                    ; 329 | //        if(CONTROLE_ON == 0){CONTROLE_ON=1;}                         
    5168                    ; 330 | //        else{CONTROLE_ON=0;}                                         
    5169                    ; 331 | //        comando='0';                                                 
    5170                    ; 332 | //                                                                     
    5171                    ; 333 | //    break;                                                           
    5172                    ; 334 | //    }                                                                
    5173                    ; 335 | //                                                                     
    5174                    ; 336 | //    UART_OutUDec(dado_a_ser_enviado);                                
    5175                    ; 337 | //    UART_OutChar(':');                                               
    5176                    ; 338 | //    UART_OutUDec(dado_a_ser_enviado2);                               
    5177                    ; 339 | //    UART_OutChar(';');                                               
    5178                    ;----------------------------------------------------------------------
    5179 00000738 4839              LDR       A1, $C$CON70          ; [DPU_V7M3_PIPE] |303|  ; [ORIG 16-BIT INS]
    5180 0000073a 0A00EEB7          VMOV.F32  S0, #1.00000000000000000000e+00 ; [DPU_MERLIN_PIPE] |303|  ; [KEEP 32-BIT INS]
    5181 0000073e 0A00ED80          VSTR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |303|  ; [KEEP 32-BIT INS]
    5182                    ;* --------------------------------------------------------------------------*
    5183 00000742           ||$C$L93||:    
    5184                            .dwpsn  file "../MAIN.c",line 341,column 5,is_stmt,isa 1
    5185                    ;----------------------------------------------------------------------
    5186                    ; 341 | if(count_display==4){                                                  
    5187                    ;----------------------------------------------------------------------
    5188 00000742 48DB              LDR       A1, $C$CON67          ; [DPU_V7M3_PIPE] |341|  ; [ORIG 16-BIT INS]
    5189 00000744 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |341|  ; [ORIG 16-BIT INS]
    5190 00000746 2804              CMP       A1, #4                ; [DPU_V7M3_PIPE] |341|  ; [ORIG 16-BIT INS]
    5191 00000748 D10F              BNE       ||$C$L94||            ; [DPU_V7M3_PIPE] |341|  ; [ORIG 16-BIT INS]
    5192                            ; BRANCHCC OCCURS {||$C$L94||}   ; [] |341| 
    5193                    ;* --------------------------------------------------------------------------*
    5194                            .dwpsn  file "../MAIN.c",line 342,column 9,is_stmt,isa 1
    5195                    ;----------------------------------------------------------------------
    5196                    ; 342 | angulo1_aux=angulo1;                                                   
    5197                    ;----------------------------------------------------------------------
    5198 0000074a 4885              LDR       A1, $C$CON74          ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    5199 0000074c 0A00ED90          VLDR.32   S0, [A1, #0]          ; [DPU_MERLIN_PIPE] |342|  ; [KEEP 32-BIT INS]
    5200 00000750 0AC0EEBD          VCVT.S32.F32 S0, S0             ; [DPU_MERLIN_PIPE] |342|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   96

    5201 00000754 49D7              LDR       A2, $C$CON68          ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    5202 00000756 0A10EE10          VMOV      A1, S0                ; [DPU_MERLIN_PIPE] |342|  ; [KEEP 32-BIT INS]
    5203 0000075a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |342|  ; [ORIG 16-BIT INS]
    5204                            .dwpsn  file "../MAIN.c",line 343,column 9,is_stmt,isa 1
    5205                    ;----------------------------------------------------------------------
    5206                    ; 343 | update_display(angulo1_aux);                                           
    5207                    ;----------------------------------------------------------------------
    5208 0000075c 48D5              LDR       A1, $C$CON68          ; [DPU_V7M3_PIPE] |343|  ; [ORIG 16-BIT INS]
    5209 0000075e 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |343|  ; [ORIG 16-BIT INS]
    5210                    $C$DW$166       .dwtag  DW_TAG_TI_branch
    5211                            .dwattr $C$DW$166, DW_AT_low_pc(0x00)
    5212                            .dwattr $C$DW$166, DW_AT_name("update_display")
    5213                            .dwattr $C$DW$166, DW_AT_TI_call
    5214                    
    5215 00000760 FFFEF7FF!         BL        update_display        ; [DPU_V7M3_PIPE] |343|  ; [KEEP 32-BIT INS]
    5216                            ; CALL OCCURS {update_display }  ; [] |343| 
    5217                            .dwpsn  file "../MAIN.c",line 344,column 9,is_stmt,isa 1
    5218                    ;----------------------------------------------------------------------
    5219                    ; 344 | count_display=0;                                                       
    5220                    ;----------------------------------------------------------------------
    5221 00000764 49D2              LDR       A2, $C$CON67          ; [DPU_V7M3_PIPE] |344|  ; [ORIG 16-BIT INS]
    5222 00000766 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |344|  ; [ORIG 16-BIT INS]
    5223 00000768 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |344|  ; [ORIG 16-BIT INS]
    5224                    ;* --------------------------------------------------------------------------*
    5225 0000076a           ||$C$L94||:    
    5226                            .dwpsn  file "../MAIN.c",line 346,column 5,is_stmt,isa 1
    5227                    ;----------------------------------------------------------------------
    5228                    ; 346 | count_display++;                                                       
    5229                    ;----------------------------------------------------------------------
    5230 0000076a 49D1              LDR       A2, $C$CON67          ; [DPU_V7M3_PIPE] |346|  ; [ORIG 16-BIT INS]
    5231 0000076c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |346|  ; [ORIG 16-BIT INS]
    5232 0000076e 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |346|  ; [ORIG 16-BIT INS]
    5233 00000770 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |346|  ; [ORIG 16-BIT INS]
    5234                            .dwpsn  file "../MAIN.c",line 348,column 5,is_stmt,isa 1
    5235                    ;----------------------------------------------------------------------
    5236                    ; 348 | TIMER0_ICR_R = 0x01;    //Sair da interrupcao                          
    5237                    ;----------------------------------------------------------------------
    5238 00000772 49D1              LDR       A2, $C$CON69          ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    5239 00000774 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    5240 00000776 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |348|  ; [ORIG 16-BIT INS]
    5241                            .dwpsn  file "../MAIN.c",line 349,column 1,is_stmt,isa 1
    5242                    $C$DW$167       .dwtag  DW_TAG_TI_branch
    5243                            .dwattr $C$DW$167, DW_AT_low_pc(0x00)
    5244                            .dwattr $C$DW$167, DW_AT_TI_return
    5245                    
    5246 00000778 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5247                            .dwcfi  cfa_offset, 0
    5248                            .dwcfi  restore_reg, 3
    5249                            ; BRANCH OCCURS                  ; [] 
    5250                    ;******************************************************************************
    5251                    ;* CONSTANT TABLE                                                             *
    5252                    ;******************************************************************************
    5253 0000077a                   .sect   ".text"
    5254                            .align  4
    5255 0000077a 000046C0! ||$C$CON60||:   .bits   u_filtro,32
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   97

         0000077e 00000000 
    5256                            .dwattr $C$DW$162, DW_AT_TI_end_file("../MAIN.c")
    5257                            .dwattr $C$DW$162, DW_AT_TI_end_line(0x15d)
    5258                            .dwattr $C$DW$162, DW_AT_TI_end_column(0x01)
    5259                            .dwendentry
    5260                            .dwendtag $C$DW$162
    5261                    
    5262 00000780                   .sect   ".text"
    5263                            .clink
    5264                            .thumbfunc UART0_Handler
    5265 00000780                   .thumb
    5266                            .global UART0_Handler
    5267                    
    5268                    $C$DW$168       .dwtag  DW_TAG_subprogram
    5269                            .dwattr $C$DW$168, DW_AT_name("UART0_Handler")
    5270                            .dwattr $C$DW$168, DW_AT_low_pc(UART0_Handler)
    5271                            .dwattr $C$DW$168, DW_AT_high_pc(0x00)
    5272                            .dwattr $C$DW$168, DW_AT_TI_symbol_name("UART0_Handler")
    5273                            .dwattr $C$DW$168, DW_AT_external
    5274                            .dwattr $C$DW$168, DW_AT_TI_begin_file("../MAIN.c")
    5275                            .dwattr $C$DW$168, DW_AT_TI_begin_line(0x15f)
    5276                            .dwattr $C$DW$168, DW_AT_TI_begin_column(0x06)
    5277                            .dwattr $C$DW$168, DW_AT_decl_file("../MAIN.c")
    5278                            .dwattr $C$DW$168, DW_AT_decl_line(0x15f)
    5279                            .dwattr $C$DW$168, DW_AT_decl_column(0x06)
    5280                            .dwattr $C$DW$168, DW_AT_TI_max_frame_size(0x00)
    5281                            .dwpsn  file "../MAIN.c",line 351,column 25,is_stmt,address UART0_Handler,isa 1
    5282                    
    5283                            .dwfde $C$DW$CIE, UART0_Handler
    5284                    ;----------------------------------------------------------------------
    5285                    ; 351 | void UART0_Handler(void){                                              
    5286                    ; 352 | // comando=UART_InChar();  // 1 posicao // 2 corrente // 3 acao control
    5287                    ;     | e                                                                      
    5288                    ;----------------------------------------------------------------------
    5289                    
    5290                    ;*****************************************************************************
    5291                    ;* FUNCTION NAME: UART0_Handler                                              *
    5292                    ;*                                                                           *
    5293                    ;*   Regs Modified     : A1,A2,SR                                            *
    5294                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    5295                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5296                    ;*****************************************************************************
    5297 00000780           UART0_Handler:
    5298                    ;* --------------------------------------------------------------------------*
    5299                            .dwcfi  cfa_offset, 0
    5300                            .dwpsn  file "../MAIN.c",line 353,column 5,is_stmt,isa 1
    5301                    ;----------------------------------------------------------------------
    5302                    ; 353 | UART0_ICR_R=0x10;      //Reciver interrupt clear                       
    5303                    ;----------------------------------------------------------------------
    5304 00000780 49CE              LDR       A2, $C$CON79          ; [DPU_V7M3_PIPE] |353|  ; [ORIG 16-BIT INS]
    5305 00000782 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |353|  ; [ORIG 16-BIT INS]
    5306 00000784 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |353|  ; [ORIG 16-BIT INS]
    5307                            .dwpsn  file "../MAIN.c",line 354,column 1,is_stmt,isa 1
    5308                    $C$DW$169       .dwtag  DW_TAG_TI_branch
    5309                            .dwattr $C$DW$169, DW_AT_low_pc(0x00)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   98

    5310                            .dwattr $C$DW$169, DW_AT_TI_return
    5311                    
    5312 00000786 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5313                            ; BRANCH OCCURS                  ; [] 
    5314                            .dwattr $C$DW$168, DW_AT_TI_end_file("../MAIN.c")
    5315                            .dwattr $C$DW$168, DW_AT_TI_end_line(0x162)
    5316                            .dwattr $C$DW$168, DW_AT_TI_end_column(0x01)
    5317                            .dwendentry
    5318                            .dwendtag $C$DW$168
    5319                    
    5320 00000788                   .sect   ".text"
    5321                            .clink
    5322                            .thumbfunc GPIOPortF_Handler
    5323 00000788                   .thumb
    5324                            .global GPIOPortF_Handler
    5325                    
    5326                    $C$DW$170       .dwtag  DW_TAG_subprogram
    5327                            .dwattr $C$DW$170, DW_AT_name("GPIOPortF_Handler")
    5328                            .dwattr $C$DW$170, DW_AT_low_pc(GPIOPortF_Handler)
    5329                            .dwattr $C$DW$170, DW_AT_high_pc(0x00)
    5330                            .dwattr $C$DW$170, DW_AT_TI_symbol_name("GPIOPortF_Handler")
    5331                            .dwattr $C$DW$170, DW_AT_external
    5332                            .dwattr $C$DW$170, DW_AT_TI_begin_file("../MAIN.c")
    5333                            .dwattr $C$DW$170, DW_AT_TI_begin_line(0x164)
    5334                            .dwattr $C$DW$170, DW_AT_TI_begin_column(0x06)
    5335                            .dwattr $C$DW$170, DW_AT_decl_file("../MAIN.c")
    5336                            .dwattr $C$DW$170, DW_AT_decl_line(0x164)
    5337                            .dwattr $C$DW$170, DW_AT_decl_column(0x06)
    5338                            .dwattr $C$DW$170, DW_AT_TI_max_frame_size(0x08)
    5339                            .dwpsn  file "../MAIN.c",line 356,column 29,is_stmt,address GPIOPortF_Handler,isa 1
    5340                    
    5341                            .dwfde $C$DW$CIE, GPIOPortF_Handler
    5342                    ;----------------------------------------------------------------------
    5343                    ; 356 | void GPIOPortF_Handler(void){                                          
    5344                    ;----------------------------------------------------------------------
    5345                    
    5346                    ;*****************************************************************************
    5347                    ;* FUNCTION NAME: GPIOPortF_Handler                                          *
    5348                    ;*                                                                           *
    5349                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,FPEXC,FPSCR                 *
    5350                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,FPEXC,FPSCR                 *
    5351                    ;*   Local Frame Size  : 0 Args + 4 Auto + 4 Save = 8 byte                   *
    5352                    ;*****************************************************************************
    5353 00000788           GPIOPortF_Handler:
    5354                    ;* --------------------------------------------------------------------------*
    5355                            .dwcfi  cfa_offset, 0
    5356 00000788 B508              PUSH      {A4, LR}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5357                            .dwcfi  cfa_offset, 8
    5358                            .dwcfi  save_reg_to_mem, 14, -4
    5359                            .dwcfi  save_reg_to_mem, 3, -8
    5360                    $C$DW$171       .dwtag  DW_TAG_variable
    5361                            .dwattr $C$DW$171, DW_AT_name("delay")
    5362                            .dwattr $C$DW$171, DW_AT_TI_symbol_name("delay")
    5363                            .dwattr $C$DW$171, DW_AT_type(*$C$DW$T$10)
    5364                            .dwattr $C$DW$171, DW_AT_location[DW_OP_breg13 0]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE   99

    5365                    
    5366                            .dwpsn  file "../MAIN.c",line 357,column 14,is_stmt,isa 1
    5367                    ;----------------------------------------------------------------------
    5368                    ; 357 | int delay=0; //delay para nao entrar nessa interrupao toda hora       
    5369                    ;----------------------------------------------------------------------
    5370 0000078a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |357|  ; [ORIG 16-BIT INS]
    5371 0000078c 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |357|  ; [ORIG 16-BIT INS]
    5372                            .dwpsn  file "../MAIN.c",line 358,column 5,is_stmt,isa 1
    5373                    ;----------------------------------------------------------------------
    5374                    ; 358 | if(CONTROLE_ON == 0){CONTROLE_ON=2;PWM1_ENABLE_R |= 0xC;}              
    5375                    ;----------------------------------------------------------------------
    5376 0000078e 48B4              LDR       A1, $C$CON66          ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    5377 00000790 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    5378 00000792 B940              CBNZ      A1, ||$C$L95||        ; []  ; [ORIG 16-BIT INS]
    5379                            ; BRANCHCC OCCURS {||$C$L95||}   ; [] |358| 
    5380                    ;* --------------------------------------------------------------------------*
    5381                            .dwpsn  file "../MAIN.c",line 358,column 26,is_stmt,isa 1
    5382 00000794 49B2              LDR       A2, $C$CON66          ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    5383 00000796 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    5384 00000798 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    5385                            .dwpsn  file "../MAIN.c",line 358,column 40,is_stmt,isa 1
    5386 0000079a 49C9              LDR       A2, $C$CON81          ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    5387 0000079c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    5388 0000079e 000CF040          ORR       A1, A1, #12           ; [DPU_V7M3_PIPE] |358|  ; [KEEP 32-BIT INS]
    5389 000007a2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |358|  ; [ORIG 16-BIT INS]
    5390 000007a4 E007              B         ||$C$L96||            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5391                            ; BRANCH OCCURS {||$C$L96||}     ; [] 
    5392                    ;* --------------------------------------------------------------------------*
    5393 000007a6           ||$C$L95||:    
    5394                            .dwpsn  file "../MAIN.c",line 359,column 10,is_stmt,isa 1
    5395                    ;----------------------------------------------------------------------
    5396                    ; 359 | else{CONTROLE_ON=0; PWM1_ENABLE_R &= ~0xC;}                            
    5397                    ;----------------------------------------------------------------------
    5398 000007a6 49AE              LDR       A2, $C$CON66          ; [DPU_V7M3_PIPE] |359|  ; [ORIG 16-BIT INS]
    5399 000007a8 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |359|  ; [ORIG 16-BIT INS]
    5400 000007aa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |359|  ; [ORIG 16-BIT INS]
    5401                            .dwpsn  file "../MAIN.c",line 359,column 25,is_stmt,isa 1
    5402 000007ac 49C4              LDR       A2, $C$CON81          ; [DPU_V7M3_PIPE] |359|  ; [ORIG 16-BIT INS]
    5403 000007ae 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |359|  ; [ORIG 16-BIT INS]
    5404 000007b0 000CF020          BIC       A1, A1, #12           ; [DPU_V7M3_PIPE] |359|  ; [KEEP 32-BIT INS]
    5405 000007b4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |359|  ; [ORIG 16-BIT INS]
    5406                    ;* --------------------------------------------------------------------------*
    5407 000007b6           ||$C$L96||:    
    5408                            .dwpsn  file "../MAIN.c",line 360,column 11,is_stmt,isa 1
    5409                    ;----------------------------------------------------------------------
    5410                    ; 360 | while(delay<12e4){delay++;}                                            
    5411                    ;----------------------------------------------------------------------
    5412 000007b6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5413                    $C$DW$172       .dwtag  DW_TAG_TI_branch
    5414                            .dwattr $C$DW$172, DW_AT_low_pc(0x00)
    5415                            .dwattr $C$DW$172, DW_AT_name("__aeabi_i2d")
    5416                            .dwattr $C$DW$172, DW_AT_TI_call
    5417                    
    5418 000007b8 FFFEF7FF!         BL        __aeabi_i2d           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    5419                            ; CALL OCCURS {__aeabi_i2d }     ; [] |360| 
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  100

    5420 000007bc A2EC              ADR       A3, $C$FL12           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5421 000007be CA0C              LDMIA     A3, {A3,A4}           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5422                    $C$DW$173       .dwtag  DW_TAG_TI_branch
    5423                            .dwattr $C$DW$173, DW_AT_low_pc(0x00)
    5424                            .dwattr $C$DW$173, DW_AT_name("__aeabi_cdcmple")
    5425                            .dwattr $C$DW$173, DW_AT_TI_call
    5426                    
    5427 000007c0 FFFEF7FF!         BL        __aeabi_cdcmple       ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    5428                            ; CALL OCCURS {__aeabi_cdcmple }  ; [] |360| 
    5429 000007c4 D20A              BCS       ||$C$L98||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5430                            ; BRANCHCC OCCURS {||$C$L98||}   ; [] |360| 
    5431                    ;* --------------------------------------------------------------------------*
    5432                    ;*   BEGIN LOOP ||$C$L97||
    5433                    ;*
    5434                    ;*   Loop source line                : 360
    5435                    ;*   Loop closing brace source line  : 360
    5436                    ;*   Known Minimum Trip Count        : 1
    5437                    ;*   Known Maximum Trip Count        : 4294967295
    5438                    ;*   Known Max Trip Count Factor     : 1
    5439                    ;* --------------------------------------------------------------------------*
    5440 000007c6           ||$C$L97||:    
    5441                            .dwpsn  file "../MAIN.c",line 360,column 23,is_stmt,isa 1
    5442 000007c6 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5443 000007c8 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5444 000007ca 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5445                            .dwpsn  file "../MAIN.c",line 360,column 11,is_stmt,isa 1
    5446 000007cc 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5447                    $C$DW$174       .dwtag  DW_TAG_TI_branch
    5448                            .dwattr $C$DW$174, DW_AT_low_pc(0x00)
    5449                            .dwattr $C$DW$174, DW_AT_name("__aeabi_i2d")
    5450                            .dwattr $C$DW$174, DW_AT_TI_call
    5451                    
    5452 000007ce FFFEF7FF!         BL        __aeabi_i2d           ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    5453                            ; CALL OCCURS {__aeabi_i2d }     ; [] |360| 
    5454 000007d2 A2E7              ADR       A3, $C$FL12           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5455 000007d4 CA0C              LDMIA     A3, {A3,A4}           ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5456                    $C$DW$175       .dwtag  DW_TAG_TI_branch
    5457                            .dwattr $C$DW$175, DW_AT_low_pc(0x00)
    5458                            .dwattr $C$DW$175, DW_AT_name("__aeabi_cdcmple")
    5459                            .dwattr $C$DW$175, DW_AT_TI_call
    5460                    
    5461 000007d6 FFFEF7FF!         BL        __aeabi_cdcmple       ; [DPU_V7M3_PIPE] |360|  ; [KEEP 32-BIT INS]
    5462                            ; CALL OCCURS {__aeabi_cdcmple }  ; [] |360| 
    5463 000007da D3F4              BCC       ||$C$L97||            ; [DPU_V7M3_PIPE] |360|  ; [ORIG 16-BIT INS]
    5464                            ; BRANCHCC OCCURS {||$C$L97||}   ; [] |360| 
    5465                    ;* --------------------------------------------------------------------------*
    5466 000007dc           ||$C$L98||:    
    5467                            .dwpsn  file "../MAIN.c",line 361,column 5,is_stmt,isa 1
    5468                    ;----------------------------------------------------------------------
    5469                    ; 361 | GPIO_PORTF_ICR_R=0x0FF;                                                
    5470                    ;----------------------------------------------------------------------
    5471 000007dc 49E6              LDR       A2, $C$CON80          ; [DPU_V7M3_PIPE] |361|  ; [ORIG 16-BIT INS]
    5472 000007de 20FF              MOVS      A1, #255              ; [DPU_V7M3_PIPE] |361|  ; [ORIG 16-BIT INS]
    5473 000007e0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |361|  ; [ORIG 16-BIT INS]
    5474                            .dwpsn  file "../MAIN.c",line 362,column 1,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  101

    5475                    $C$DW$176       .dwtag  DW_TAG_TI_branch
    5476                            .dwattr $C$DW$176, DW_AT_low_pc(0x00)
    5477                            .dwattr $C$DW$176, DW_AT_TI_return
    5478                    
    5479 000007e2 BD08              POP       {A4, PC}              ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5480                            .dwcfi  cfa_offset, 0
    5481                            .dwcfi  restore_reg, 3
    5482                            ; BRANCH OCCURS                  ; [] 
    5483                            .dwattr $C$DW$170, DW_AT_TI_end_file("../MAIN.c")
    5484                            .dwattr $C$DW$170, DW_AT_TI_end_line(0x16a)
    5485                            .dwattr $C$DW$170, DW_AT_TI_end_column(0x01)
    5486                            .dwendentry
    5487                            .dwendtag $C$DW$170
    5488                    
    5489 000007e4                   .sect   ".text"
    5490                            .clink
    5491                            .thumbfunc PORTD_INIT
    5492 000007e4                   .thumb
    5493                            .global PORTD_INIT
    5494                    
    5495                    $C$DW$177       .dwtag  DW_TAG_subprogram
    5496                            .dwattr $C$DW$177, DW_AT_name("PORTD_INIT")
    5497                            .dwattr $C$DW$177, DW_AT_low_pc(PORTD_INIT)
    5498                            .dwattr $C$DW$177, DW_AT_high_pc(0x00)
    5499                            .dwattr $C$DW$177, DW_AT_TI_symbol_name("PORTD_INIT")
    5500                            .dwattr $C$DW$177, DW_AT_external
    5501                            .dwattr $C$DW$177, DW_AT_TI_begin_file("../MAIN.c")
    5502                            .dwattr $C$DW$177, DW_AT_TI_begin_line(0x16c)
    5503                            .dwattr $C$DW$177, DW_AT_TI_begin_column(0x06)
    5504                            .dwattr $C$DW$177, DW_AT_decl_file("../MAIN.c")
    5505                            .dwattr $C$DW$177, DW_AT_decl_line(0x16c)
    5506                            .dwattr $C$DW$177, DW_AT_decl_column(0x06)
    5507                            .dwattr $C$DW$177, DW_AT_TI_max_frame_size(0x00)
    5508                            .dwpsn  file "../MAIN.c",line 364,column 22,is_stmt,address PORTD_INIT,isa 1
    5509                    
    5510                            .dwfde $C$DW$CIE, PORTD_INIT
    5511                    ;----------------------------------------------------------------------
    5512                    ; 364 | void PORTD_INIT(void){                                                 
    5513                    ;----------------------------------------------------------------------
    5514                    
    5515                    ;*****************************************************************************
    5516                    ;* FUNCTION NAME: PORTD_INIT                                                 *
    5517                    ;*                                                                           *
    5518                    ;*   Regs Modified     : A1,A2,SR                                            *
    5519                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    5520                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5521                    ;*****************************************************************************
    5522 000007e4           PORTD_INIT:
    5523                    ;* --------------------------------------------------------------------------*
    5524                            .dwcfi  cfa_offset, 0
    5525                            .dwpsn  file "../MAIN.c",line 365,column 5,is_stmt,isa 1
    5526                    ;----------------------------------------------------------------------
    5527                    ; 365 | SYSCTL_RCGC2_R    |= 0x08;                                             
    5528                    ;----------------------------------------------------------------------
    5529 000007e4 49E5              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |365|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  102

    5530 000007e6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |365|  ; [ORIG 16-BIT INS]
    5531 000007e8 0008F040          ORR       A1, A1, #8            ; [DPU_V7M3_PIPE] |365|  ; [KEEP 32-BIT INS]
    5532 000007ec 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |365|  ; [ORIG 16-BIT INS]
    5533                            .dwpsn  file "../MAIN.c",line 366,column 5,is_stmt,isa 1
    5534                    ;----------------------------------------------------------------------
    5535                    ; 366 | GPIO_PORTD_LOCK_R  = 0x4C4F434B;                                       
    5536                    ;----------------------------------------------------------------------
    5537 000007ee 48E5              LDR       A1, $C$CON84          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    5538 000007f0 49E3              LDR       A2, $C$CON83          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    5539 000007f2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |366|  ; [ORIG 16-BIT INS]
    5540                            .dwpsn  file "../MAIN.c",line 367,column 5,is_stmt,isa 1
    5541                    ;----------------------------------------------------------------------
    5542                    ; 367 | GPIO_PORTD_CR_R    = 0xC0;                                             
    5543                    ;----------------------------------------------------------------------
    5544 000007f4 49E4              LDR       A2, $C$CON85          ; [DPU_V7M3_PIPE] |367|  ; [ORIG 16-BIT INS]
    5545 000007f6 20C0              MOVS      A1, #192              ; [DPU_V7M3_PIPE] |367|  ; [ORIG 16-BIT INS]
    5546 000007f8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |367|  ; [ORIG 16-BIT INS]
    5547                            .dwpsn  file "../MAIN.c",line 368,column 5,is_stmt,isa 1
    5548                    ;----------------------------------------------------------------------
    5549                    ; 368 | GPIO_PORTD_PCTL_R |= 0x00006000;  // PD 3 6 7 To QEI0                  
    5550                    ;----------------------------------------------------------------------
    5551 000007fa 49E4              LDR       A2, $C$CON86          ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    5552 000007fc 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    5553 000007fe 40C0F440          ORR       A1, A1, #24576        ; [DPU_V7M3_PIPE] |368|  ; [KEEP 32-BIT INS]
    5554 00000802 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |368|  ; [ORIG 16-BIT INS]
    5555                            .dwpsn  file "../MAIN.c",line 369,column 5,is_stmt,isa 1
    5556                    ;----------------------------------------------------------------------
    5557                    ; 369 | GPIO_PORTD_DIR_R   = 0x00;        // ALLINPUT                          
    5558                    ;----------------------------------------------------------------------
    5559 00000804 49E2              LDR       A2, $C$CON87          ; [DPU_V7M3_PIPE] |369|  ; [ORIG 16-BIT INS]
    5560 00000806 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |369|  ; [ORIG 16-BIT INS]
    5561 00000808 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |369|  ; [ORIG 16-BIT INS]
    5562                            .dwpsn  file "../MAIN.c",line 370,column 5,is_stmt,isa 1
    5563                    ;----------------------------------------------------------------------
    5564                    ; 370 | GPIO_PORTD_AFSEL_R = 0x08;        // habilitando pinos para perifericos
    5565                    ;     |  conforme tabela do datasheet  // A PIN 6 // B PIN 7 // IDX PIN 3      
    5566                    ;----------------------------------------------------------------------
    5567 0000080a 49E2              LDR       A2, $C$CON88          ; [DPU_V7M3_PIPE] |370|  ; [ORIG 16-BIT INS]
    5568 0000080c 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |370|  ; [ORIG 16-BIT INS]
    5569 0000080e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |370|  ; [ORIG 16-BIT INS]
    5570                            .dwpsn  file "../MAIN.c",line 371,column 5,is_stmt,isa 1
    5571                    ;----------------------------------------------------------------------
    5572                    ; 371 | GPIO_PORTD_PUR_R   = 0x08;        // PULL-UP                           
    5573                    ;----------------------------------------------------------------------
    5574 00000810 49E1              LDR       A2, $C$CON89          ; [DPU_V7M3_PIPE] |371|  ; [ORIG 16-BIT INS]
    5575 00000812 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |371|  ; [ORIG 16-BIT INS]
    5576 00000814 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |371|  ; [ORIG 16-BIT INS]
    5577                            .dwpsn  file "../MAIN.c",line 372,column 5,is_stmt,isa 1
    5578                    ;----------------------------------------------------------------------
    5579                    ; 372 | GPIO_PORTD_DEN_R   = 0x08;        // DIGITAL ENEABLE                   
    5580                    ;----------------------------------------------------------------------
    5581 00000816 49E1              LDR       A2, $C$CON90          ; [DPU_V7M3_PIPE] |372|  ; [ORIG 16-BIT INS]
    5582 00000818 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |372|  ; [ORIG 16-BIT INS]
    5583 0000081a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |372|  ; [ORIG 16-BIT INS]
    5584                            .dwpsn  file "../MAIN.c",line 373,column 1,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  103

    5585                    $C$DW$178       .dwtag  DW_TAG_TI_branch
    5586                            .dwattr $C$DW$178, DW_AT_low_pc(0x00)
    5587                            .dwattr $C$DW$178, DW_AT_TI_return
    5588                    
    5589 0000081c 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5590                            ; BRANCH OCCURS                  ; [] 
    5591                            .dwattr $C$DW$177, DW_AT_TI_end_file("../MAIN.c")
    5592                            .dwattr $C$DW$177, DW_AT_TI_end_line(0x175)
    5593                            .dwattr $C$DW$177, DW_AT_TI_end_column(0x01)
    5594                            .dwendentry
    5595                            .dwendtag $C$DW$177
    5596                    
    5597                    ;******************************************************************************
    5598                    ;* CONSTANT TABLE                                                             *
    5599                    ;******************************************************************************
    5600 0000081e                   .sect   ".text"
    5601                            .align  4
    5602 0000081e 000046C0! ||$C$CON70||:   .bits   DUTY,32
         00000822 00000000 
    5603 00000824                   .sect   ".text"
    5604                            .clink
    5605                            .thumbfunc PORTC_INIT
    5606 00000824                   .thumb
    5607                            .global PORTC_INIT
    5608                    
    5609                    $C$DW$179       .dwtag  DW_TAG_subprogram
    5610                            .dwattr $C$DW$179, DW_AT_name("PORTC_INIT")
    5611                            .dwattr $C$DW$179, DW_AT_low_pc(PORTC_INIT)
    5612                            .dwattr $C$DW$179, DW_AT_high_pc(0x00)
    5613                            .dwattr $C$DW$179, DW_AT_TI_symbol_name("PORTC_INIT")
    5614                            .dwattr $C$DW$179, DW_AT_external
    5615                            .dwattr $C$DW$179, DW_AT_TI_begin_file("../MAIN.c")
    5616                            .dwattr $C$DW$179, DW_AT_TI_begin_line(0x176)
    5617                            .dwattr $C$DW$179, DW_AT_TI_begin_column(0x06)
    5618                            .dwattr $C$DW$179, DW_AT_decl_file("../MAIN.c")
    5619                            .dwattr $C$DW$179, DW_AT_decl_line(0x176)
    5620                            .dwattr $C$DW$179, DW_AT_decl_column(0x06)
    5621                            .dwattr $C$DW$179, DW_AT_TI_max_frame_size(0x00)
    5622                            .dwpsn  file "../MAIN.c",line 374,column 22,is_stmt,address PORTC_INIT,isa 1
    5623                    
    5624                            .dwfde $C$DW$CIE, PORTC_INIT
    5625                    ;----------------------------------------------------------------------
    5626                    ; 374 | void PORTC_INIT(void){                                                 
    5627                    ;----------------------------------------------------------------------
    5628                    
    5629                    ;*****************************************************************************
    5630                    ;* FUNCTION NAME: PORTC_INIT                                                 *
    5631                    ;*                                                                           *
    5632                    ;*   Regs Modified     : A1,A2,A3,SR                                         *
    5633                    ;*   Regs Used         : A1,A2,A3,LR,SR                                      *
    5634                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5635                    ;*****************************************************************************
    5636 00000824           PORTC_INIT:
    5637                    ;* --------------------------------------------------------------------------*
    5638                            .dwcfi  cfa_offset, 0
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  104

    5639                            .dwpsn  file "../MAIN.c",line 375,column 5,is_stmt,isa 1
    5640                    ;----------------------------------------------------------------------
    5641                    ; 375 | SYSCTL_RCGC2_R    |= 0x04;                                             
    5642                    ;----------------------------------------------------------------------
    5643 00000824 49D5              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    5644 00000826 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    5645 00000828 0004F040          ORR       A1, A1, #4            ; [DPU_V7M3_PIPE] |375|  ; [KEEP 32-BIT INS]
    5646 0000082c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |375|  ; [ORIG 16-BIT INS]
    5647                            .dwpsn  file "../MAIN.c",line 376,column 5,is_stmt,isa 1
    5648                    ;----------------------------------------------------------------------
    5649                    ; 376 | GPIO_PORTC_PCTL_R |= 0x6660000;   // PC 4 5 6 TO QEI 1                 
    5650                    ;----------------------------------------------------------------------
    5651 0000082e 49DC              LDR       A2, $C$CON91          ; [DPU_V7M3_PIPE] |376|  ; [ORIG 16-BIT INS]
    5652 00000830 48DC              LDR       A1, $C$CON92          ; [DPU_V7M3_PIPE] |376|  ; [ORIG 16-BIT INS]
    5653 00000832 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |376|  ; [ORIG 16-BIT INS]
    5654 00000834 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |376|  ; [ORIG 16-BIT INS]
    5655 00000836 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |376|  ; [ORIG 16-BIT INS]
    5656                            .dwpsn  file "../MAIN.c",line 377,column 5,is_stmt,isa 1
    5657                    ;----------------------------------------------------------------------
    5658                    ; 377 | GPIO_PORTC_DIR_R   = 0x00;        // ALLINPUT                          
    5659                    ;----------------------------------------------------------------------
    5660 00000838 49DB              LDR       A2, $C$CON93          ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    5661 0000083a 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    5662 0000083c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |377|  ; [ORIG 16-BIT INS]
    5663                            .dwpsn  file "../MAIN.c",line 378,column 5,is_stmt,isa 1
    5664                    ;----------------------------------------------------------------------
    5665                    ; 378 | GPIO_PORTC_AFSEL_R = 0x70;        // A PIN 5 // B PIN 6  // IDX PIN 4 /
    5666                    ;     | / habilitando pinos para perifericos conforme tabela do datasheet      
    5667                    ;----------------------------------------------------------------------
    5668 0000083e 49DB              LDR       A2, $C$CON94          ; [DPU_V7M3_PIPE] |378|  ; [ORIG 16-BIT INS]
    5669 00000840 2070              MOVS      A1, #112              ; [DPU_V7M3_PIPE] |378|  ; [ORIG 16-BIT INS]
    5670 00000842 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |378|  ; [ORIG 16-BIT INS]
    5671                            .dwpsn  file "../MAIN.c",line 379,column 5,is_stmt,isa 1
    5672                    ;----------------------------------------------------------------------
    5673                    ; 379 | GPIO_PORTC_PUR_R   = 0x70;        // PULL-UP                           
    5674                    ;----------------------------------------------------------------------
    5675 00000844 49DA              LDR       A2, $C$CON95          ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    5676 00000846 2070              MOVS      A1, #112              ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    5677 00000848 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |379|  ; [ORIG 16-BIT INS]
    5678                            .dwpsn  file "../MAIN.c",line 380,column 5,is_stmt,isa 1
    5679                    ;----------------------------------------------------------------------
    5680                    ; 380 | GPIO_PORTC_DEN_R   = 0x70;        // DIGITAL ENEABLE                   
    5681                    ;----------------------------------------------------------------------
    5682 0000084a 49DA              LDR       A2, $C$CON96          ; [DPU_V7M3_PIPE] |380|  ; [ORIG 16-BIT INS]
    5683 0000084c 2070              MOVS      A1, #112              ; [DPU_V7M3_PIPE] |380|  ; [ORIG 16-BIT INS]
    5684 0000084e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |380|  ; [ORIG 16-BIT INS]
    5685                            .dwpsn  file "../MAIN.c",line 381,column 1,is_stmt,isa 1
    5686                    $C$DW$180       .dwtag  DW_TAG_TI_branch
    5687                            .dwattr $C$DW$180, DW_AT_low_pc(0x00)
    5688                            .dwattr $C$DW$180, DW_AT_TI_return
    5689                    
    5690 00000850 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5691                            ; BRANCH OCCURS                  ; [] 
    5692                            .dwattr $C$DW$179, DW_AT_TI_end_file("../MAIN.c")
    5693                            .dwattr $C$DW$179, DW_AT_TI_end_line(0x17d)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  105

    5694                            .dwattr $C$DW$179, DW_AT_TI_end_column(0x01)
    5695                            .dwendentry
    5696                            .dwendtag $C$DW$179
    5697                    
    5698                    ;******************************************************************************
    5699                    ;* FLOATING-POINT CONSTANTS                                                   *
    5700                    ;******************************************************************************
    5701 00000852                   .sect   ".text"
    5702                            .align  4
    5703 00000854 40855555  ||$C$FL8||:     .word   040855555h      ; 4.16666650772094726563
    5704                    ;******************************************************************************
    5705                    ;* CONSTANT TABLE                                                             *
    5706                    ;******************************************************************************
    5707 00000858                   .sect   ".text"
    5708                            .align  4
    5709 00000856 00004085! ||$C$CON63||:   .bits   DADOOO,32
         0000085a 00000000 
    5710 0000085c                   .sect   ".text"
    5711                            .clink
    5712                            .thumbfunc QEI_INIT
    5713 0000085c                   .thumb
    5714                            .global QEI_INIT
    5715                    
    5716                    $C$DW$181       .dwtag  DW_TAG_subprogram
    5717                            .dwattr $C$DW$181, DW_AT_name("QEI_INIT")
    5718                            .dwattr $C$DW$181, DW_AT_low_pc(QEI_INIT)
    5719                            .dwattr $C$DW$181, DW_AT_high_pc(0x00)
    5720                            .dwattr $C$DW$181, DW_AT_TI_symbol_name("QEI_INIT")
    5721                            .dwattr $C$DW$181, DW_AT_external
    5722                            .dwattr $C$DW$181, DW_AT_TI_begin_file("../MAIN.c")
    5723                            .dwattr $C$DW$181, DW_AT_TI_begin_line(0x17e)
    5724                            .dwattr $C$DW$181, DW_AT_TI_begin_column(0x06)
    5725                            .dwattr $C$DW$181, DW_AT_decl_file("../MAIN.c")
    5726                            .dwattr $C$DW$181, DW_AT_decl_line(0x17e)
    5727                            .dwattr $C$DW$181, DW_AT_decl_column(0x06)
    5728                            .dwattr $C$DW$181, DW_AT_TI_max_frame_size(0x00)
    5729                            .dwpsn  file "../MAIN.c",line 382,column 20,is_stmt,address QEI_INIT,isa 1
    5730                    
    5731                            .dwfde $C$DW$CIE, QEI_INIT
    5732                    ;----------------------------------------------------------------------
    5733                    ; 382 | void QEI_INIT(void){                                                   
    5734                    ;----------------------------------------------------------------------
    5735                    
    5736                    ;*****************************************************************************
    5737                    ;* FUNCTION NAME: QEI_INIT                                                   *
    5738                    ;*                                                                           *
    5739                    ;*   Regs Modified     : A1,A2,SR                                            *
    5740                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    5741                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5742                    ;*****************************************************************************
    5743 0000085c           QEI_INIT:
    5744                    ;* --------------------------------------------------------------------------*
    5745                            .dwcfi  cfa_offset, 0
    5746                            .dwpsn  file "../MAIN.c",line 383,column 5,is_stmt,isa 1
    5747                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  106

    5748                    ; 383 | QEI0_CTL_R         = 0x0008;          // USUARIO                       
    5749                    ;----------------------------------------------------------------------
    5750 0000085c 49DC              LDR       A2, $C$CON103         ; [DPU_V7M3_PIPE] |383|  ; [ORIG 16-BIT INS]
    5751 0000085e 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |383|  ; [ORIG 16-BIT INS]
    5752 00000860 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |383|  ; [ORIG 16-BIT INS]
    5753                            .dwpsn  file "../MAIN.c",line 384,column 5,is_stmt,isa 1
    5754                    ;----------------------------------------------------------------------
    5755                    ; 384 | QEI1_CTL_R         = 0x0028;          // CONTROLE   (ANTERIORMENTE 0X00
    5756                    ;     | 8)                                                                     
    5757                    ;----------------------------------------------------------------------
    5758 00000862 49DC              LDR       A2, $C$CON104         ; [DPU_V7M3_PIPE] |384|  ; [ORIG 16-BIT INS]
    5759 00000864 2028              MOVS      A1, #40               ; [DPU_V7M3_PIPE] |384|  ; [ORIG 16-BIT INS]
    5760 00000866 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |384|  ; [ORIG 16-BIT INS]
    5761                            .dwpsn  file "../MAIN.c",line 385,column 5,is_stmt,isa 1
    5762                    ;----------------------------------------------------------------------
    5763                    ; 385 | QEI0_MAXPOS_R      = (80-1)*4.5*6;          // 2000*4-1 2000ppr 4 da en
    5764                    ;     | quadratura e 5000 voltas para os 2 lados                               
    5765                    ;----------------------------------------------------------------------
    5766 00000868 49D3              LDR       A2, $C$CON97          ; [DPU_V7M3_PIPE] |385|  ; [ORIG 16-BIT INS]
    5767 0000086a 0055F640          MOV       A1, #2133             ; [DPU_V7M3_PIPE] |385|  ; [KEEP 32-BIT INS]
    5768 0000086e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |385|  ; [ORIG 16-BIT INS]
    5769                            .dwpsn  file "../MAIN.c",line 386,column 5,is_stmt,isa 1
    5770                    ;----------------------------------------------------------------------
    5771                    ; 386 | QEI1_MAXPOS_R      = (70000-1);       // 20*4-1                        
    5772                    ;----------------------------------------------------------------------
    5773 00000870 48D3              LDR       A1, $C$CON99          ; [DPU_V7M3_PIPE] |386|  ; [ORIG 16-BIT INS]
    5774 00000872 49D2              LDR       A2, $C$CON98          ; [DPU_V7M3_PIPE] |386|  ; [ORIG 16-BIT INS]
    5775 00000874 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |386|  ; [ORIG 16-BIT INS]
    5776                            .dwpsn  file "../MAIN.c",line 387,column 5,is_stmt,isa 1
    5777                    ;----------------------------------------------------------------------
    5778                    ; 387 | QEI0_LOAD_R        = 400000;       //                                  
    5779                    ;----------------------------------------------------------------------
    5780 00000876 48D4              LDR       A1, $C$CON101         ; [DPU_V7M3_PIPE] |387|  ; [ORIG 16-BIT INS]
    5781 00000878 49D2              LDR       A2, $C$CON100         ; [DPU_V7M3_PIPE] |387|  ; [ORIG 16-BIT INS]
    5782 0000087a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |387|  ; [ORIG 16-BIT INS]
    5783                            .dwpsn  file "../MAIN.c",line 388,column 5,is_stmt,isa 1
    5784                    ;----------------------------------------------------------------------
    5785                    ; 388 | QEI1_LOAD_R        = 400000;       //                                  
    5786                    ;----------------------------------------------------------------------
    5787 0000087c 48D2              LDR       A1, $C$CON101         ; [DPU_V7M3_PIPE] |388|  ; [ORIG 16-BIT INS]
    5788 0000087e 49D3              LDR       A2, $C$CON102         ; [DPU_V7M3_PIPE] |388|  ; [ORIG 16-BIT INS]
    5789 00000880 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |388|  ; [ORIG 16-BIT INS]
    5790                            .dwpsn  file "../MAIN.c",line 390,column 1,is_stmt,isa 1
    5791                    $C$DW$182       .dwtag  DW_TAG_TI_branch
    5792                            .dwattr $C$DW$182, DW_AT_low_pc(0x00)
    5793                            .dwattr $C$DW$182, DW_AT_TI_return
    5794                    
    5795 00000882 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5796                            ; BRANCH OCCURS                  ; [] 
    5797                            .dwattr $C$DW$181, DW_AT_TI_end_file("../MAIN.c")
    5798                            .dwattr $C$DW$181, DW_AT_TI_end_line(0x186)
    5799                            .dwattr $C$DW$181, DW_AT_TI_end_column(0x01)
    5800                            .dwendentry
    5801                            .dwendtag $C$DW$181
    5802                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  107

    5803 00000884                   .sect   ".text"
    5804                            .clink
    5805                            .thumbfunc PORTB_INIT
    5806 00000884                   .thumb
    5807                            .global PORTB_INIT
    5808                    
    5809                    $C$DW$183       .dwtag  DW_TAG_subprogram
    5810                            .dwattr $C$DW$183, DW_AT_name("PORTB_INIT")
    5811                            .dwattr $C$DW$183, DW_AT_low_pc(PORTB_INIT)
    5812                            .dwattr $C$DW$183, DW_AT_high_pc(0x00)
    5813                            .dwattr $C$DW$183, DW_AT_TI_symbol_name("PORTB_INIT")
    5814                            .dwattr $C$DW$183, DW_AT_external
    5815                            .dwattr $C$DW$183, DW_AT_TI_begin_file("../MAIN.c")
    5816                            .dwattr $C$DW$183, DW_AT_TI_begin_line(0x187)
    5817                            .dwattr $C$DW$183, DW_AT_TI_begin_column(0x06)
    5818                            .dwattr $C$DW$183, DW_AT_decl_file("../MAIN.c")
    5819                            .dwattr $C$DW$183, DW_AT_decl_line(0x187)
    5820                            .dwattr $C$DW$183, DW_AT_decl_column(0x06)
    5821                            .dwattr $C$DW$183, DW_AT_TI_max_frame_size(0x00)
    5822                            .dwpsn  file "../MAIN.c",line 391,column 22,is_stmt,address PORTB_INIT,isa 1
    5823                    
    5824                            .dwfde $C$DW$CIE, PORTB_INIT
    5825                    ;----------------------------------------------------------------------
    5826                    ; 391 | void PORTB_INIT(void){                                                 
    5827                    ;----------------------------------------------------------------------
    5828                    
    5829                    ;*****************************************************************************
    5830                    ;* FUNCTION NAME: PORTB_INIT                                                 *
    5831                    ;*                                                                           *
    5832                    ;*   Regs Modified     : A1,A2,SR                                            *
    5833                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    5834                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5835                    ;*****************************************************************************
    5836 00000884           PORTB_INIT:
    5837                    ;* --------------------------------------------------------------------------*
    5838                            .dwcfi  cfa_offset, 0
    5839                            .dwpsn  file "../MAIN.c",line 392,column 5,is_stmt,isa 1
    5840                    ;----------------------------------------------------------------------
    5841                    ; 392 | SYSCTL_RCGC2_R    |= 0x02;                                             
    5842                    ;----------------------------------------------------------------------
    5843 00000884 49BD              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    5844 00000886 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    5845 00000888 0002F040          ORR       A1, A1, #2            ; [DPU_V7M3_PIPE] |392|  ; [KEEP 32-BIT INS]
    5846 0000088c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |392|  ; [ORIG 16-BIT INS]
    5847                            .dwpsn  file "../MAIN.c",line 393,column 5,is_stmt,isa 1
    5848                    ;----------------------------------------------------------------------
    5849                    ; 393 | GPIO_PORTB_PCTL_R  = 0x00;                                             
    5850                    ;----------------------------------------------------------------------
    5851 0000088e 49D2              LDR       A2, $C$CON105         ; [DPU_V7M3_PIPE] |393|  ; [ORIG 16-BIT INS]
    5852 00000890 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |393|  ; [ORIG 16-BIT INS]
    5853 00000892 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |393|  ; [ORIG 16-BIT INS]
    5854                            .dwpsn  file "../MAIN.c",line 394,column 5,is_stmt,isa 1
    5855                    ;----------------------------------------------------------------------
    5856                    ; 394 | GPIO_PORTB_DIR_R   = 0xF3;        // PB 0 1 4 5 6 7 OUTPUT             
    5857                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  108

    5858 00000894 49D1              LDR       A2, $C$CON106         ; [DPU_V7M3_PIPE] |394|  ; [ORIG 16-BIT INS]
    5859 00000896 20F3              MOVS      A1, #243              ; [DPU_V7M3_PIPE] |394|  ; [ORIG 16-BIT INS]
    5860 00000898 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |394|  ; [ORIG 16-BIT INS]
    5861                            .dwpsn  file "../MAIN.c",line 395,column 5,is_stmt,isa 1
    5862                    ;----------------------------------------------------------------------
    5863                    ; 395 | GPIO_PORTB_AFSEL_R = 0x00;                                             
    5864                    ;----------------------------------------------------------------------
    5865 0000089a 49F4              LDR       A2, $C$CON107         ; [DPU_V7M3_PIPE] |395|  ; [ORIG 16-BIT INS]
    5866 0000089c 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |395|  ; [ORIG 16-BIT INS]
    5867 0000089e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |395|  ; [ORIG 16-BIT INS]
    5868                            .dwpsn  file "../MAIN.c",line 396,column 5,is_stmt,isa 1
    5869                    ;----------------------------------------------------------------------
    5870                    ; 396 | GPIO_PORTB_PUR_R   = 0x00;        // PULL-UP PRECISA?                  
    5871                    ;----------------------------------------------------------------------
    5872 000008a0 49F3              LDR       A2, $C$CON108         ; [DPU_V7M3_PIPE] |396|  ; [ORIG 16-BIT INS]
    5873 000008a2 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |396|  ; [ORIG 16-BIT INS]
    5874 000008a4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |396|  ; [ORIG 16-BIT INS]
    5875                            .dwpsn  file "../MAIN.c",line 397,column 5,is_stmt,isa 1
    5876                    ;----------------------------------------------------------------------
    5877                    ; 397 | GPIO_PORTB_DEN_R   = 0xF3;        // DIGITAL ENEABLE PB 0 1 4 5 6 7 (PB
    5878                    ;     | 2 E 3 FUNAO ESPECIAL, MEDO DE ESTRAGAR A PLACA :D)                    
    5879                    ;----------------------------------------------------------------------
    5880 000008a6 49F3              LDR       A2, $C$CON109         ; [DPU_V7M3_PIPE] |397|  ; [ORIG 16-BIT INS]
    5881 000008a8 20F3              MOVS      A1, #243              ; [DPU_V7M3_PIPE] |397|  ; [ORIG 16-BIT INS]
    5882 000008aa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |397|  ; [ORIG 16-BIT INS]
    5883                            .dwpsn  file "../MAIN.c",line 398,column 1,is_stmt,isa 1
    5884                    $C$DW$184       .dwtag  DW_TAG_TI_branch
    5885                            .dwattr $C$DW$184, DW_AT_low_pc(0x00)
    5886                            .dwattr $C$DW$184, DW_AT_TI_return
    5887                    
    5888 000008ac 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    5889                            ; BRANCH OCCURS                  ; [] 
    5890                            .dwattr $C$DW$183, DW_AT_TI_end_file("../MAIN.c")
    5891                            .dwattr $C$DW$183, DW_AT_TI_end_line(0x18e)
    5892                            .dwattr $C$DW$183, DW_AT_TI_end_column(0x01)
    5893                            .dwendentry
    5894                            .dwendtag $C$DW$183
    5895                    
    5896                    ;******************************************************************************
    5897                    ;* CONSTANT TABLE                                                             *
    5898                    ;******************************************************************************
    5899 000008ae                   .sect   ".text"
    5900                            .align  4
    5901 000008ae 000046C0! ||$C$CON71||:   .bits   ||V0||,32
         000008b2 00000000 
    5902 000008b4                   .sect   ".text"
    5903                            .clink
    5904                            .thumbfunc PORTF_INIT
    5905 000008b4                   .thumb
    5906                            .global PORTF_INIT
    5907                    
    5908                    $C$DW$185       .dwtag  DW_TAG_subprogram
    5909                            .dwattr $C$DW$185, DW_AT_name("PORTF_INIT")
    5910                            .dwattr $C$DW$185, DW_AT_low_pc(PORTF_INIT)
    5911                            .dwattr $C$DW$185, DW_AT_high_pc(0x00)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  109

    5912                            .dwattr $C$DW$185, DW_AT_TI_symbol_name("PORTF_INIT")
    5913                            .dwattr $C$DW$185, DW_AT_external
    5914                            .dwattr $C$DW$185, DW_AT_TI_begin_file("../MAIN.c")
    5915                            .dwattr $C$DW$185, DW_AT_TI_begin_line(0x18f)
    5916                            .dwattr $C$DW$185, DW_AT_TI_begin_column(0x06)
    5917                            .dwattr $C$DW$185, DW_AT_decl_file("../MAIN.c")
    5918                            .dwattr $C$DW$185, DW_AT_decl_line(0x18f)
    5919                            .dwattr $C$DW$185, DW_AT_decl_column(0x06)
    5920                            .dwattr $C$DW$185, DW_AT_TI_max_frame_size(0x00)
    5921                            .dwpsn  file "../MAIN.c",line 399,column 22,is_stmt,address PORTF_INIT,isa 1
    5922                    
    5923                            .dwfde $C$DW$CIE, PORTF_INIT
    5924                    ;----------------------------------------------------------------------
    5925                    ; 399 | void PORTF_INIT(void){                                                 
    5926                    ;----------------------------------------------------------------------
    5927                    
    5928                    ;*****************************************************************************
    5929                    ;* FUNCTION NAME: PORTF_INIT                                                 *
    5930                    ;*                                                                           *
    5931                    ;*   Regs Modified     : A1,A2,SR                                            *
    5932                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    5933                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    5934                    ;*****************************************************************************
    5935 000008b4           PORTF_INIT:
    5936                    ;* --------------------------------------------------------------------------*
    5937                            .dwcfi  cfa_offset, 0
    5938                            .dwpsn  file "../MAIN.c",line 400,column 5,is_stmt,isa 1
    5939                    ;----------------------------------------------------------------------
    5940                    ; 400 | SYSCTL_RCGC2_R    |= 0x020;       // F clock                           
    5941                    ;----------------------------------------------------------------------
    5942 000008b4 49B1              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    5943 000008b6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    5944 000008b8 0020F040          ORR       A1, A1, #32           ; [DPU_V7M3_PIPE] |400|  ; [KEEP 32-BIT INS]
    5945 000008bc 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |400|  ; [ORIG 16-BIT INS]
    5946                            .dwpsn  file "../MAIN.c",line 401,column 5,is_stmt,isa 1
    5947                    ;----------------------------------------------------------------------
    5948                    ; 401 | GPIO_PORTF_LOCK_R  = 0x4C4F434B;  // unlock PortF PF0                  
    5949                    ;----------------------------------------------------------------------
    5950 000008be 48B1              LDR       A1, $C$CON84          ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    5951 000008c0 49ED              LDR       A2, $C$CON110         ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    5952 000008c2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |401|  ; [ORIG 16-BIT INS]
    5953                            .dwpsn  file "../MAIN.c",line 402,column 5,is_stmt,isa 1
    5954                    ;----------------------------------------------------------------------
    5955                    ; 402 | GPIO_PORTF_CR_R    = 0x01;        // allow changes to PF0              
    5956                    ;----------------------------------------------------------------------
    5957 000008c4 49ED              LDR       A2, $C$CON111         ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    5958 000008c6 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    5959 000008c8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |402|  ; [ORIG 16-BIT INS]
    5960                            .dwpsn  file "../MAIN.c",line 403,column 5,is_stmt,isa 1
    5961                    ;----------------------------------------------------------------------
    5962                    ; 403 | GPIO_PORTF_PCTL_R  = 0x66;        // GPIO clear bit PCTL Port Control  
    5963                    ;----------------------------------------------------------------------
    5964 000008ca 49ED              LDR       A2, $C$CON112         ; [DPU_V7M3_PIPE] |403|  ; [ORIG 16-BIT INS]
    5965 000008cc 2066              MOVS      A1, #102              ; [DPU_V7M3_PIPE] |403|  ; [ORIG 16-BIT INS]
    5966 000008ce 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |403|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  110

    5967                            .dwpsn  file "../MAIN.c",line 404,column 5,is_stmt,isa 1
    5968                    ;----------------------------------------------------------------------
    5969                    ; 404 | GPIO_PORTF_DIR_R   = 0x0D;        //                                   
    5970                    ;----------------------------------------------------------------------
    5971 000008d0 49EC              LDR       A2, $C$CON113         ; [DPU_V7M3_PIPE] |404|  ; [ORIG 16-BIT INS]
    5972 000008d2 200D              MOVS      A1, #13               ; [DPU_V7M3_PIPE] |404|  ; [ORIG 16-BIT INS]
    5973 000008d4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |404|  ; [ORIG 16-BIT INS]
    5974                            .dwpsn  file "../MAIN.c",line 405,column 5,is_stmt,isa 1
    5975                    ;----------------------------------------------------------------------
    5976                    ; 405 | GPIO_PORTF_AFSEL_R = 0x03;        //                                   
    5977                    ;----------------------------------------------------------------------
    5978 000008d6 49EC              LDR       A2, $C$CON114         ; [DPU_V7M3_PIPE] |405|  ; [ORIG 16-BIT INS]
    5979 000008d8 2003              MOVS      A1, #3                ; [DPU_V7M3_PIPE] |405|  ; [ORIG 16-BIT INS]
    5980 000008da 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |405|  ; [ORIG 16-BIT INS]
    5981                            .dwpsn  file "../MAIN.c",line 406,column 5,is_stmt,isa 1
    5982                    ;----------------------------------------------------------------------
    5983                    ; 406 | GPIO_PORTF_PUR_R   = 0x13;        // enable pullup resistors on PF4,PF0
    5984                    ;----------------------------------------------------------------------
    5985 000008dc 49EB              LDR       A2, $C$CON115         ; [DPU_V7M3_PIPE] |406|  ; [ORIG 16-BIT INS]
    5986 000008de 2013              MOVS      A1, #19               ; [DPU_V7M3_PIPE] |406|  ; [ORIG 16-BIT INS]
    5987 000008e0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |406|  ; [ORIG 16-BIT INS]
    5988                            .dwpsn  file "../MAIN.c",line 407,column 5,is_stmt,isa 1
    5989                    ;----------------------------------------------------------------------
    5990                    ; 407 | GPIO_PORTF_DEN_R   = 0x01F;       // enable digital pins PF4-PF0       
    5991                    ;----------------------------------------------------------------------
    5992 000008e2 49EB              LDR       A2, $C$CON116         ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    5993 000008e4 201F              MOVS      A1, #31               ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    5994 000008e6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |407|  ; [ORIG 16-BIT INS]
    5995                            .dwpsn  file "../MAIN.c",line 408,column 5,is_stmt,isa 1
    5996                    ;----------------------------------------------------------------------
    5997                    ; 408 | GPIO_PORTF_IM_R    = 0x010;       // Mask PF4 (boto SW2)              
    5998                    ;----------------------------------------------------------------------
    5999 000008e8 49EA              LDR       A2, $C$CON117         ; [DPU_V7M3_PIPE] |408|  ; [ORIG 16-BIT INS]
    6000 000008ea 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |408|  ; [ORIG 16-BIT INS]
    6001 000008ec 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |408|  ; [ORIG 16-BIT INS]
    6002                            .dwpsn  file "../MAIN.c",line 409,column 5,is_stmt,isa 1
    6003                    ;----------------------------------------------------------------------
    6004                    ; 409 | GPIO_PORTF_IEV_R   = 0x00;        // Fallin\\g edge PF0                
    6005                    ;----------------------------------------------------------------------
    6006 000008ee 49EA              LDR       A2, $C$CON118         ; [DPU_V7M3_PIPE] |409|  ; [ORIG 16-BIT INS]
    6007 000008f0 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |409|  ; [ORIG 16-BIT INS]
    6008 000008f2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |409|  ; [ORIG 16-BIT INS]
    6009                            .dwpsn  file "../MAIN.c",line 410,column 5,is_stmt,isa 1
    6010                    ;----------------------------------------------------------------------
    6011                    ; 410 | NVIC_PRI7_R        = 0x600000;    // Prioridade 3                      
    6012                    ;----------------------------------------------------------------------
    6013 000008f4 49E9              LDR       A2, $C$CON119         ; [DPU_V7M3_PIPE] |410|  ; [ORIG 16-BIT INS]
    6014 000008f6 00C0F44F          MOV       A1, #6291456          ; [DPU_V7M3_PIPE] |410|  ; [KEEP 32-BIT INS]
    6015 000008fa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |410|  ; [ORIG 16-BIT INS]
    6016                            .dwpsn  file "../MAIN.c",line 411,column 5,is_stmt,isa 1
    6017                    ;----------------------------------------------------------------------
    6018                    ; 411 | NVIC_EN0_R         = 0x40000000;  // BIT 30                            
    6019                    ;----------------------------------------------------------------------
    6020 000008fc 49E8              LDR       A2, $C$CON120         ; [DPU_V7M3_PIPE] |411|  ; [ORIG 16-BIT INS]
    6021 000008fe 4080F04F          MOV       A1, #1073741824       ; [DPU_V7M3_PIPE] |411|  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  111

    6022 00000902 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |411|  ; [ORIG 16-BIT INS]
    6023                            .dwpsn  file "../MAIN.c",line 412,column 1,is_stmt,isa 1
    6024                    $C$DW$186       .dwtag  DW_TAG_TI_branch
    6025                            .dwattr $C$DW$186, DW_AT_low_pc(0x00)
    6026                            .dwattr $C$DW$186, DW_AT_TI_return
    6027                    
    6028 00000904 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6029                            ; BRANCH OCCURS                  ; [] 
    6030                            .dwattr $C$DW$185, DW_AT_TI_end_file("../MAIN.c")
    6031                            .dwattr $C$DW$185, DW_AT_TI_end_line(0x19c)
    6032                            .dwattr $C$DW$185, DW_AT_TI_end_column(0x01)
    6033                            .dwendentry
    6034                            .dwendtag $C$DW$185
    6035                    
    6036                    ;******************************************************************************
    6037                    ;* CONSTANT TABLE                                                             *
    6038                    ;******************************************************************************
    6039 00000906                   .sect   ".text"
    6040                            .align  4
    6041 00000906 000046C0! ||$C$CON64||:   .bits   dado_escolhido,32
         0000090a 00000000 
    6042 0000090c                   .sect   ".text"
    6043                            .clink
    6044                            .thumbfunc PortE_Init
    6045 0000090c                   .thumb
    6046                            .global PortE_Init
    6047                    
    6048                    $C$DW$187       .dwtag  DW_TAG_subprogram
    6049                            .dwattr $C$DW$187, DW_AT_name("PortE_Init")
    6050                            .dwattr $C$DW$187, DW_AT_low_pc(PortE_Init)
    6051                            .dwattr $C$DW$187, DW_AT_high_pc(0x00)
    6052                            .dwattr $C$DW$187, DW_AT_TI_symbol_name("PortE_Init")
    6053                            .dwattr $C$DW$187, DW_AT_external
    6054                            .dwattr $C$DW$187, DW_AT_TI_begin_file("../MAIN.c")
    6055                            .dwattr $C$DW$187, DW_AT_TI_begin_line(0x19e)
    6056                            .dwattr $C$DW$187, DW_AT_TI_begin_column(0x06)
    6057                            .dwattr $C$DW$187, DW_AT_decl_file("../MAIN.c")
    6058                            .dwattr $C$DW$187, DW_AT_decl_line(0x19e)
    6059                            .dwattr $C$DW$187, DW_AT_decl_column(0x06)
    6060                            .dwattr $C$DW$187, DW_AT_TI_max_frame_size(0x08)
    6061                            .dwpsn  file "../MAIN.c",line 414,column 22,is_stmt,address PortE_Init,isa 1
    6062                    
    6063                            .dwfde $C$DW$CIE, PortE_Init
    6064                    ;----------------------------------------------------------------------
    6065                    ; 414 | void PortE_Init(void){                                                 
    6066                    ; 415 | volatile unsigned long delay;                                          
    6067                    ;----------------------------------------------------------------------
    6068                    
    6069                    ;*****************************************************************************
    6070                    ;* FUNCTION NAME: PortE_Init                                                 *
    6071                    ;*                                                                           *
    6072                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    6073                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    6074                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    6075                    ;*****************************************************************************
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  112

    6076 0000090c           PortE_Init:
    6077                    ;* --------------------------------------------------------------------------*
    6078                            .dwcfi  cfa_offset, 0
    6079 0000090c 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6080                            .dwcfi  cfa_offset, 8
    6081                    $C$DW$188       .dwtag  DW_TAG_variable
    6082                            .dwattr $C$DW$188, DW_AT_name("delay")
    6083                            .dwattr $C$DW$188, DW_AT_TI_symbol_name("delay")
    6084                            .dwattr $C$DW$188, DW_AT_type(*$C$DW$T$144)
    6085                            .dwattr $C$DW$188, DW_AT_location[DW_OP_breg13 0]
    6086                    
    6087                            .dwpsn  file "../MAIN.c",line 416,column 5,is_stmt,isa 1
    6088                    ;----------------------------------------------------------------------
    6089                    ; 416 | SYSCTL_RCGC2_R |= 0x00000010;      //  activate PORTE                  
    6090                    ;----------------------------------------------------------------------
    6091 00000910 499A              LDR       A2, $C$CON82          ; [DPU_V7M3_PIPE] |416|  ; [ORIG 16-BIT INS]
    6092 00000912 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |416|  ; [ORIG 16-BIT INS]
    6093 00000914 0010F040          ORR       A1, A1, #16           ; [DPU_V7M3_PIPE] |416|  ; [KEEP 32-BIT INS]
    6094 00000918 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |416|  ; [ORIG 16-BIT INS]
    6095                            .dwpsn  file "../MAIN.c",line 417,column 5,is_stmt,isa 1
    6096                    ;----------------------------------------------------------------------
    6097                    ; 417 | delay = SYSCTL_RCGC2_R;                                                
    6098                    ;----------------------------------------------------------------------
    6099 0000091a 4898              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    6100 0000091c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    6101 0000091e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |417|  ; [ORIG 16-BIT INS]
    6102                            .dwpsn  file "../MAIN.c",line 418,column 5,is_stmt,isa 1
    6103                    ;----------------------------------------------------------------------
    6104                    ; 418 | delay = SYSCTL_RCGC2_R;                                                
    6105                    ;----------------------------------------------------------------------
    6106 00000920 4896              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    6107 00000922 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    6108 00000924 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |418|  ; [ORIG 16-BIT INS]
    6109                            .dwpsn  file "../MAIN.c",line 419,column 5,is_stmt,isa 1
    6110                    ;----------------------------------------------------------------------
    6111                    ; 419 | delay = SYSCTL_RCGC2_R;                                                
    6112                    ;----------------------------------------------------------------------
    6113 00000926 4895              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    6114 00000928 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    6115 0000092a 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |419|  ; [ORIG 16-BIT INS]
    6116                            .dwpsn  file "../MAIN.c",line 420,column 5,is_stmt,isa 1
    6117                    ;----------------------------------------------------------------------
    6118                    ; 420 | GPIO_PORTE_DIR_R = 0x0F3;          //  make PE2, PE3 input and PE4,PE5
    6119                    ;     | output                                                                 
    6120                    ;----------------------------------------------------------------------
    6121 0000092c 49DD              LDR       A2, $C$CON121         ; [DPU_V7M3_PIPE] |420|  ; [ORIG 16-BIT INS]
    6122 0000092e 20F3              MOVS      A1, #243              ; [DPU_V7M3_PIPE] |420|  ; [ORIG 16-BIT INS]
    6123 00000930 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |420|  ; [ORIG 16-BIT INS]
    6124                            .dwpsn  file "../MAIN.c",line 421,column 5,is_stmt,isa 1
    6125                    ;----------------------------------------------------------------------
    6126                    ; 421 | GPIO_PORTE_AFSEL_R = 0x3C;         //  enable alternate function on PE2
    6127                    ;     | , PE3, PE4, PE5                                                        
    6128                    ;----------------------------------------------------------------------
    6129 00000932 49DD              LDR       A2, $C$CON122         ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    6130 00000934 203C              MOVS      A1, #60               ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  113

    6131 00000936 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |421|  ; [ORIG 16-BIT INS]
    6132                            .dwpsn  file "../MAIN.c",line 422,column 5,is_stmt,isa 1
    6133                    ;----------------------------------------------------------------------
    6134                    ; 422 | GPIO_PORTE_DEN_R  = 0x0F3;         //  disable digital I/O on PE2 and P
    6135                    ;     | E3                                                                     
    6136                    ;----------------------------------------------------------------------
    6137 00000938 49DC              LDR       A2, $C$CON123         ; [DPU_V7M3_PIPE] |422|  ; [ORIG 16-BIT INS]
    6138 0000093a 20F3              MOVS      A1, #243              ; [DPU_V7M3_PIPE] |422|  ; [ORIG 16-BIT INS]
    6139 0000093c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |422|  ; [ORIG 16-BIT INS]
    6140                            .dwpsn  file "../MAIN.c",line 423,column 5,is_stmt,isa 1
    6141                    ;----------------------------------------------------------------------
    6142                    ; 423 | GPIO_PORTE_AMSEL_R |= 0x0C;        //  enable analog functionality on P
    6143                    ;     | E2 and PE3                                                             
    6144                    ;----------------------------------------------------------------------
    6145 0000093e 49DC              LDR       A2, $C$CON124         ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    6146 00000940 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    6147 00000942 000CF040          ORR       A1, A1, #12           ; [DPU_V7M3_PIPE] |423|  ; [KEEP 32-BIT INS]
    6148 00000946 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |423|  ; [ORIG 16-BIT INS]
    6149                            .dwpsn  file "../MAIN.c",line 424,column 5,is_stmt,isa 1
    6150                    ;----------------------------------------------------------------------
    6151                    ; 424 | GPIO_PORTE_PCTL_R = 0x550000;      //  PWM function to PE4 and PE5     
    6152                    ;----------------------------------------------------------------------
    6153 00000948 49DA              LDR       A2, $C$CON125         ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    6154 0000094a 00AAF44F          MOV       A1, #5570560          ; [DPU_V7M3_PIPE] |424|  ; [KEEP 32-BIT INS]
    6155 0000094e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |424|  ; [ORIG 16-BIT INS]
    6156                            .dwpsn  file "../MAIN.c",line 425,column 1,is_stmt,isa 1
    6157 00000950 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6158                            .dwcfi  cfa_offset, 0
    6159                    $C$DW$189       .dwtag  DW_TAG_TI_branch
    6160                            .dwattr $C$DW$189, DW_AT_low_pc(0x00)
    6161                            .dwattr $C$DW$189, DW_AT_TI_return
    6162                    
    6163 00000952 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6164                            ; BRANCH OCCURS                  ; [] 
    6165                            .dwattr $C$DW$187, DW_AT_TI_end_file("../MAIN.c")
    6166                            .dwattr $C$DW$187, DW_AT_TI_end_line(0x1a9)
    6167                            .dwattr $C$DW$187, DW_AT_TI_end_column(0x01)
    6168                            .dwendentry
    6169                            .dwendtag $C$DW$187
    6170                    
    6171                    ;******************************************************************************
    6172                    ;* CONSTANT TABLE                                                             *
    6173                    ;******************************************************************************
    6174 00000954                   .sect   ".text"
    6175                            .align  4
    6176 00000954 00000000! ||$C$CON65||:   .bits   vet1,32
    6177                            .align  4
    6178 00000958 00000000! ||$C$CON72||:   .bits   ii,32
    6179                            .align  4
    6180 0000095c 00000000! ||$C$CON73||:   .bits   i,32
    6181                            .align  4
    6182 00000960 00000000! ||$C$CON74||:   .bits   angulo1,32
    6183                            .align  4
    6184 00000964 00000000! ||$C$CON75||:   .bits   angulo1_ant,32
    6185                            .align  4
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  114

    6186 00000968 00000000! ||$C$CON76||:   .bits   INICIO,32
    6187 0000096c                   .sect   ".text"
    6188                            .clink
    6189                            .thumbfunc Clock_Init
    6190 0000096c                   .thumb
    6191                            .global Clock_Init
    6192                    
    6193                    $C$DW$190       .dwtag  DW_TAG_subprogram
    6194                            .dwattr $C$DW$190, DW_AT_name("Clock_Init")
    6195                            .dwattr $C$DW$190, DW_AT_low_pc(Clock_Init)
    6196                            .dwattr $C$DW$190, DW_AT_high_pc(0x00)
    6197                            .dwattr $C$DW$190, DW_AT_TI_symbol_name("Clock_Init")
    6198                            .dwattr $C$DW$190, DW_AT_external
    6199                            .dwattr $C$DW$190, DW_AT_TI_begin_file("../MAIN.c")
    6200                            .dwattr $C$DW$190, DW_AT_TI_begin_line(0x1ab)
    6201                            .dwattr $C$DW$190, DW_AT_TI_begin_column(0x06)
    6202                            .dwattr $C$DW$190, DW_AT_decl_file("../MAIN.c")
    6203                            .dwattr $C$DW$190, DW_AT_decl_line(0x1ab)
    6204                            .dwattr $C$DW$190, DW_AT_decl_column(0x06)
    6205                            .dwattr $C$DW$190, DW_AT_TI_max_frame_size(0x08)
    6206                            .dwpsn  file "../MAIN.c",line 427,column 33,is_stmt,address Clock_Init,isa 1
    6207                    
    6208                            .dwfde $C$DW$CIE, Clock_Init
    6209                    $C$DW$191       .dwtag  DW_TAG_formal_parameter
    6210                            .dwattr $C$DW$191, DW_AT_name("SYSDIV_var")
    6211                            .dwattr $C$DW$191, DW_AT_TI_symbol_name("SYSDIV_var")
    6212                            .dwattr $C$DW$191, DW_AT_type(*$C$DW$T$12)
    6213                            .dwattr $C$DW$191, DW_AT_location[DW_OP_reg0]
    6214                    
    6215                    
    6216                    ;*****************************************************************************
    6217                    ;* FUNCTION NAME: Clock_Init                                                 *
    6218                    ;*                                                                           *
    6219                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    6220                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    6221                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    6222                    ;*****************************************************************************
    6223 0000096c           Clock_Init:
    6224                    ;* --------------------------------------------------------------------------*
    6225                            .dwcfi  cfa_offset, 0
    6226 0000096c 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6227                            .dwcfi  cfa_offset, 8
    6228                    $C$DW$192       .dwtag  DW_TAG_variable
    6229                            .dwattr $C$DW$192, DW_AT_name("SYSDIV_var")
    6230                            .dwattr $C$DW$192, DW_AT_TI_symbol_name("SYSDIV_var")
    6231                            .dwattr $C$DW$192, DW_AT_type(*$C$DW$T$12)
    6232                            .dwattr $C$DW$192, DW_AT_location[DW_OP_breg13 0]
    6233                    
    6234                    ;----------------------------------------------------------------------
    6235                    ; 427 | void Clock_Init(long SYSDIV_var){                                      
    6236                    ;----------------------------------------------------------------------
    6237 00000970 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |427|  ; [ORIG 16-BIT INS]
    6238                            .dwpsn  file "../MAIN.c",line 428,column 5,is_stmt,isa 1
    6239                    ;----------------------------------------------------------------------
    6240                    ; 428 | SYSCTL_RCC2_R |= 0x80000000;                                           
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  115

    6241                    ;----------------------------------------------------------------------
    6242 00000972 49D1              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |428|  ; [ORIG 16-BIT INS]
    6243 00000974 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |428|  ; [ORIG 16-BIT INS]
    6244 00000976 4000F040          ORR       A1, A1, #-2147483648  ; [DPU_V7M3_PIPE] |428|  ; [KEEP 32-BIT INS]
    6245 0000097a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |428|  ; [ORIG 16-BIT INS]
    6246                            .dwpsn  file "../MAIN.c",line 429,column 5,is_stmt,isa 1
    6247                    ;----------------------------------------------------------------------
    6248                    ; 429 | SYSCTL_RCC2_R |= 0x00000800;                                           
    6249                    ;----------------------------------------------------------------------
    6250 0000097c 49CE              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |429|  ; [ORIG 16-BIT INS]
    6251 0000097e 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |429|  ; [ORIG 16-BIT INS]
    6252 00000980 6000F440          ORR       A1, A1, #2048         ; [DPU_V7M3_PIPE] |429|  ; [KEEP 32-BIT INS]
    6253 00000984 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |429|  ; [ORIG 16-BIT INS]
    6254                            .dwpsn  file "../MAIN.c",line 430,column 5,is_stmt,isa 1
    6255                    ;----------------------------------------------------------------------
    6256                    ; 430 | SYSCTL_RCC_R &= ~0x00400000;                                           
    6257                    ;----------------------------------------------------------------------
    6258 00000986 49CD              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    6259 00000988 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    6260 0000098a 0080F420          BIC       A1, A1, #4194304      ; [DPU_V7M3_PIPE] |430|  ; [KEEP 32-BIT INS]
    6261 0000098e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |430|  ; [ORIG 16-BIT INS]
    6262                            .dwpsn  file "../MAIN.c",line 431,column 5,is_stmt,isa 1
    6263                    ;----------------------------------------------------------------------
    6264                    ; 431 | SYSCTL_RCC_R &= ~0x000007C0;                                           
    6265                    ;----------------------------------------------------------------------
    6266 00000990 49CA              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
    6267 00000992 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
    6268 00000994 60F8F420          BIC       A1, A1, #1984         ; [DPU_V7M3_PIPE] |431|  ; [KEEP 32-BIT INS]
    6269 00000998 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |431|  ; [ORIG 16-BIT INS]
    6270                            .dwpsn  file "../MAIN.c",line 432,column 5,is_stmt,isa 1
    6271                    ;----------------------------------------------------------------------
    6272                    ; 432 | SYSCTL_RCC_R += 0x00000540;                                            
    6273                    ;----------------------------------------------------------------------
    6274 0000099a 49C8              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    6275 0000099c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    6276 0000099e 60A8F500          ADD       A1, A1, #1344         ; [DPU_V7M3_PIPE] |432|  ; [KEEP 32-BIT INS]
    6277 000009a2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |432|  ; [ORIG 16-BIT INS]
    6278                            .dwpsn  file "../MAIN.c",line 433,column 5,is_stmt,isa 1
    6279                    ;----------------------------------------------------------------------
    6280                    ; 433 | SYSCTL_RCC2_R &= ~0x00000070;                                          
    6281                    ;----------------------------------------------------------------------
    6282 000009a4 49C4              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
    6283 000009a6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
    6284 000009a8 0070F020          BIC       A1, A1, #112          ; [DPU_V7M3_PIPE] |433|  ; [KEEP 32-BIT INS]
    6285 000009ac 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |433|  ; [ORIG 16-BIT INS]
    6286                            .dwpsn  file "../MAIN.c",line 434,column 5,is_stmt,isa 1
    6287                    ;----------------------------------------------------------------------
    6288                    ; 434 | SYSCTL_RCC2_R += 0x00000000;                                           
    6289                    ;----------------------------------------------------------------------
    6290 000009ae 49C2              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    6291 000009b0 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    6292 000009b2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |434|  ; [ORIG 16-BIT INS]
    6293                            .dwpsn  file "../MAIN.c",line 435,column 5,is_stmt,isa 1
    6294                    ;----------------------------------------------------------------------
    6295                    ; 435 | SYSCTL_RCC2_R &= ~0x00002000;                                          
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  116

    6296                    ;----------------------------------------------------------------------
    6297 000009b4 49C0              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    6298 000009b6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    6299 000009b8 5000F420          BIC       A1, A1, #8192         ; [DPU_V7M3_PIPE] |435|  ; [KEEP 32-BIT INS]
    6300 000009bc 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |435|  ; [ORIG 16-BIT INS]
    6301                            .dwpsn  file "../MAIN.c",line 436,column 5,is_stmt,isa 1
    6302                    ;----------------------------------------------------------------------
    6303                    ; 436 | SYSCTL_RCC2_R |= 0x40000000;                                           
    6304                    ;----------------------------------------------------------------------
    6305 000009be 49BE              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    6306 000009c0 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    6307 000009c2 4080F040          ORR       A1, A1, #1073741824   ; [DPU_V7M3_PIPE] |436|  ; [KEEP 32-BIT INS]
    6308 000009c6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |436|  ; [ORIG 16-BIT INS]
    6309                            .dwpsn  file "../MAIN.c",line 437,column 5,is_stmt,isa 1
    6310                    ;----------------------------------------------------------------------
    6311                    ; 437 | SYSCTL_RCC2_R  = (SYSCTL_RCC2_R&~0x1FC00000)+ (SYSDIV_var<<22);        
    6312                    ;----------------------------------------------------------------------
    6313 000009c8 48BB              LDR       A1, $C$CON126         ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    6314 000009ca 49BB              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    6315 000009cc 9A00              LDR       A3, [SP, #0]          ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    6316 000009ce 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    6317 000009d0 50FEF020          BIC       A1, A1, #532676608    ; [DPU_V7M3_PIPE] |437|  ; [KEEP 32-BIT INS]
    6318 000009d4 5082EB00          ADD       A1, A1, A3, LSL #22   ; [DPU_V7M3_PIPE] |437|  ; [KEEP 32-BIT INS]
    6319 000009d8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |437|  ; [ORIG 16-BIT INS]
    6320                            .dwpsn  file "../MAIN.c",line 438,column 5,is_stmt,isa 1
    6321                    ;----------------------------------------------------------------------
    6322                    ; 438 | SYSCTL_RCC_R  |= 0x00400000;                                           
    6323                    ;----------------------------------------------------------------------
    6324 000009da 49B8              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    6325 000009dc 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    6326 000009de 0080F440          ORR       A1, A1, #4194304      ; [DPU_V7M3_PIPE] |438|  ; [KEEP 32-BIT INS]
    6327 000009e2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |438|  ; [ORIG 16-BIT INS]
    6328                            .dwpsn  file "../MAIN.c",line 439,column 5,is_stmt,isa 1
    6329                    ;----------------------------------------------------------------------
    6330                    ; 439 | while((SYSCTL_RIS_R&0x00000040)==0){};                                 
    6331                    ;----------------------------------------------------------------------
    6332                    ;* --------------------------------------------------------------------------*
    6333                    ;*   BEGIN LOOP ||$C$L99||
    6334                    ;*
    6335                    ;*   Loop source line                : 439
    6336                    ;*   Loop closing brace source line  : 439
    6337                    ;*   Known Minimum Trip Count        : 1
    6338                    ;*   Known Maximum Trip Count        : 4294967295
    6339                    ;*   Known Max Trip Count Factor     : 1
    6340                    ;* --------------------------------------------------------------------------*
    6341 000009e4           ||$C$L99||:    
    6342                            .dwpsn  file "../MAIN.c",line 439,column 11,is_stmt,isa 1
    6343 000009e4 48D5              LDR       A1, $C$CON128         ; [DPU_V7M3_PIPE] |439|  ; [ORIG 16-BIT INS]
    6344 000009e6 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |439|  ; [ORIG 16-BIT INS]
    6345 000009e8 09C0              LSRS      A1, A1, #7            ; [DPU_V7M3_PIPE] |439|  ; [ORIG 16-BIT INS]
    6346 000009ea D3FB              BCC       ||$C$L99||            ; [DPU_V7M3_PIPE] |439|  ; [ORIG 16-BIT INS]
    6347                            ; BRANCHCC OCCURS {||$C$L99||}   ; [] |439| 
    6348                    ;* --------------------------------------------------------------------------*
    6349                            .dwpsn  file "../MAIN.c",line 440,column 5,is_stmt,isa 1
    6350                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  117

    6351                    ; 440 | SYSCTL_RCC2_R &= ~0x00000800;                                          
    6352                    ;----------------------------------------------------------------------
    6353 000009ec 49B2              LDR       A2, $C$CON126         ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    6354 000009ee 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    6355 000009f0 6000F420          BIC       A1, A1, #2048         ; [DPU_V7M3_PIPE] |440|  ; [KEEP 32-BIT INS]
    6356 000009f4 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |440|  ; [ORIG 16-BIT INS]
    6357                            .dwpsn  file "../MAIN.c",line 441,column 1,is_stmt,isa 1
    6358 000009f6 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6359                            .dwcfi  cfa_offset, 0
    6360                    $C$DW$193       .dwtag  DW_TAG_TI_branch
    6361                            .dwattr $C$DW$193, DW_AT_low_pc(0x00)
    6362                            .dwattr $C$DW$193, DW_AT_TI_return
    6363                    
    6364 000009f8 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6365                            ; BRANCH OCCURS                  ; [] 
    6366                            .dwattr $C$DW$190, DW_AT_TI_end_file("../MAIN.c")
    6367                            .dwattr $C$DW$190, DW_AT_TI_end_line(0x1b9)
    6368                            .dwattr $C$DW$190, DW_AT_TI_end_column(0x01)
    6369                            .dwendentry
    6370                            .dwendtag $C$DW$190
    6371                    
    6372                    ;******************************************************************************
    6373                    ;* FLOATING-POINT CONSTANTS                                                   *
    6374                    ;******************************************************************************
    6375 000009fa                   .sect   ".text"
    6376                            .align  4
    6377 000009fc 42B80000  ||$C$FL9||:     .word   042b80000h      ; 92
    6378                            .align  4
    6379 00000a00 43200000  ||$C$FL10||:    .word   043200000h      ; 160
    6380 00000a04                   .sect   ".text"
    6381                            .clink
    6382                            .thumbfunc PWM1_1_Init
    6383 00000a04                   .thumb
    6384                            .global PWM1_1_Init
    6385                    
    6386                    $C$DW$194       .dwtag  DW_TAG_subprogram
    6387                            .dwattr $C$DW$194, DW_AT_name("PWM1_1_Init")
    6388                            .dwattr $C$DW$194, DW_AT_low_pc(PWM1_1_Init)
    6389                            .dwattr $C$DW$194, DW_AT_high_pc(0x00)
    6390                            .dwattr $C$DW$194, DW_AT_TI_symbol_name("PWM1_1_Init")
    6391                            .dwattr $C$DW$194, DW_AT_external
    6392                            .dwattr $C$DW$194, DW_AT_TI_begin_file("../MAIN.c")
    6393                            .dwattr $C$DW$194, DW_AT_TI_begin_line(0x1bb)
    6394                            .dwattr $C$DW$194, DW_AT_TI_begin_column(0x06)
    6395                            .dwattr $C$DW$194, DW_AT_decl_file("../MAIN.c")
    6396                            .dwattr $C$DW$194, DW_AT_decl_line(0x1bb)
    6397                            .dwattr $C$DW$194, DW_AT_decl_column(0x06)
    6398                            .dwattr $C$DW$194, DW_AT_TI_max_frame_size(0x08)
    6399                            .dwpsn  file "../MAIN.c",line 443,column 49,is_stmt,address PWM1_1_Init,isa 1
    6400                    
    6401                            .dwfde $C$DW$CIE, PWM1_1_Init
    6402                    $C$DW$195       .dwtag  DW_TAG_formal_parameter
    6403                            .dwattr $C$DW$195, DW_AT_name("period")
    6404                            .dwattr $C$DW$195, DW_AT_TI_symbol_name("period")
    6405                            .dwattr $C$DW$195, DW_AT_type(*$C$DW$T$10)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  118

    6406                            .dwattr $C$DW$195, DW_AT_location[DW_OP_reg0]
    6407                    
    6408                    $C$DW$196       .dwtag  DW_TAG_formal_parameter
    6409                            .dwattr $C$DW$196, DW_AT_name("duty")
    6410                            .dwattr $C$DW$196, DW_AT_TI_symbol_name("duty")
    6411                            .dwattr $C$DW$196, DW_AT_type(*$C$DW$T$10)
    6412                            .dwattr $C$DW$196, DW_AT_location[DW_OP_reg1]
    6413                    
    6414                    
    6415                    ;*****************************************************************************
    6416                    ;* FUNCTION NAME: PWM1_1_Init                                                *
    6417                    ;*                                                                           *
    6418                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    6419                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    6420                    ;*   Local Frame Size  : 0 Args + 8 Auto + 0 Save = 8 byte                   *
    6421                    ;*****************************************************************************
    6422 00000a04           PWM1_1_Init:
    6423                    ;* --------------------------------------------------------------------------*
    6424                            .dwcfi  cfa_offset, 0
    6425 00000a04 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6426                            .dwcfi  cfa_offset, 8
    6427                    $C$DW$197       .dwtag  DW_TAG_variable
    6428                            .dwattr $C$DW$197, DW_AT_name("delay")
    6429                            .dwattr $C$DW$197, DW_AT_TI_symbol_name("delay")
    6430                            .dwattr $C$DW$197, DW_AT_type(*$C$DW$T$144)
    6431                            .dwattr $C$DW$197, DW_AT_location[DW_OP_breg13 0]
    6432                    
    6433                    $C$DW$198       .dwtag  DW_TAG_variable
    6434                            .dwattr $C$DW$198, DW_AT_name("period")
    6435                            .dwattr $C$DW$198, DW_AT_TI_symbol_name("period")
    6436                            .dwattr $C$DW$198, DW_AT_type(*$C$DW$T$36)
    6437                            .dwattr $C$DW$198, DW_AT_location[DW_OP_breg13 4]
    6438                    
    6439                    $C$DW$199       .dwtag  DW_TAG_variable
    6440                            .dwattr $C$DW$199, DW_AT_name("duty")
    6441                            .dwattr $C$DW$199, DW_AT_TI_symbol_name("duty")
    6442                            .dwattr $C$DW$199, DW_AT_type(*$C$DW$T$36)
    6443                            .dwattr $C$DW$199, DW_AT_location[DW_OP_breg13 6]
    6444                    
    6445                    ;----------------------------------------------------------------------
    6446                    ; 443 | void PWM1_1_Init(uint16_t period, uint16_t duty){ //PE4 PADRAO E PE5 IN
    6447                    ;     | VERSO                                                                  
    6448                    ; 444 | volatile unsigned long delay;                                          
    6449                    ;----------------------------------------------------------------------
    6450 00000a08 1006F8AD          STRH      A2, [SP, #6]          ; [DPU_V7M3_PIPE] |443|  ; [KEEP 32-BIT INS]
    6451 00000a0c 0004F8AD          STRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |443|  ; [KEEP 32-BIT INS]
    6452                            .dwpsn  file "../MAIN.c",line 445,column 5,is_stmt,isa 1
    6453                    ;----------------------------------------------------------------------
    6454                    ; 445 | SYSCTL_RCGCPWM_R |= 0x03;       //  activate PWM                       
    6455                    ;----------------------------------------------------------------------
    6456 00000a10 49CB              LDR       A2, $C$CON129         ; [DPU_V7M3_PIPE] |445|  ; [ORIG 16-BIT INS]
    6457 00000a12 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |445|  ; [ORIG 16-BIT INS]
    6458 00000a14 0003F040          ORR       A1, A1, #3            ; [DPU_V7M3_PIPE] |445|  ; [KEEP 32-BIT INS]
    6459 00000a18 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |445|  ; [ORIG 16-BIT INS]
    6460                            .dwpsn  file "../MAIN.c",line 446,column 5,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  119

    6461                    ;----------------------------------------------------------------------
    6462                    ; 446 | delay = SYSCTL_RCGC2_R;                                                
    6463                    ;----------------------------------------------------------------------
    6464 00000a1a 4858              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |446|  ; [ORIG 16-BIT INS]
    6465 00000a1c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |446|  ; [ORIG 16-BIT INS]
    6466 00000a1e 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |446|  ; [ORIG 16-BIT INS]
    6467                            .dwpsn  file "../MAIN.c",line 447,column 5,is_stmt,isa 1
    6468                    ;----------------------------------------------------------------------
    6469                    ; 447 | delay = SYSCTL_RCGC2_R;                                                
    6470                    ;----------------------------------------------------------------------
    6471 00000a20 4856              LDR       A1, $C$CON82          ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    6472 00000a22 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    6473 00000a24 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |447|  ; [ORIG 16-BIT INS]
    6474                            .dwpsn  file "../MAIN.c",line 448,column 5,is_stmt,isa 1
    6475                    ;----------------------------------------------------------------------
    6476                    ; 448 | SYSCTL_RCC_R &= ~0x00100000 ;   //  NOT use PWM divider                
    6477                    ; 449 | // (SYSCTL_RCC_R & (~0x000E0000)); //  configure for /2 divider        
    6478                    ;----------------------------------------------------------------------
    6479 00000a26 49A5              LDR       A2, $C$CON127         ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    6480 00000a28 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    6481 00000a2a 1080F420          BIC       A1, A1, #1048576      ; [DPU_V7M3_PIPE] |448|  ; [KEEP 32-BIT INS]
    6482 00000a2e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |448|  ; [ORIG 16-BIT INS]
    6483                            .dwpsn  file "../MAIN.c",line 450,column 5,is_stmt,isa 1
    6484                    ;----------------------------------------------------------------------
    6485                    ; 450 | PWM1_1_CTL_R = 0x00;            //  DOWN mode                          
    6486                    ;----------------------------------------------------------------------
    6487 00000a30 49C7              LDR       A2, $C$CON133         ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    6488 00000a32 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    6489 00000a34 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |450|  ; [ORIG 16-BIT INS]
    6490                            .dwpsn  file "../MAIN.c",line 451,column 5,is_stmt,isa 1
    6491                    ;----------------------------------------------------------------------
    6492                    ; 451 | PWM1_1_LOAD_R = period - 1;     //  80M/PERIOD = FREQ PWM              
    6493                    ;----------------------------------------------------------------------
    6494 00000a36 49C3              LDR       A2, $C$CON130         ; [DPU_V7M3_PIPE] |451|  ; [ORIG 16-BIT INS]
    6495 00000a38 0004F8BD          LDRH      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |451|  ; [KEEP 32-BIT INS]
    6496 00000a3c 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |451|  ; [ORIG 16-BIT INS]
    6497 00000a3e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |451|  ; [ORIG 16-BIT INS]
    6498                            .dwpsn  file "../MAIN.c",line 452,column 5,is_stmt,isa 1
    6499                    ;----------------------------------------------------------------------
    6500                    ; 452 | PWM1_1_GENA_R = 0xC8;           //  LOW LOAD | HIGTH COMP A DOWN PE4   
    6501                    ;----------------------------------------------------------------------
    6502 00000a40 49C1              LDR       A2, $C$CON131         ; [DPU_V7M3_PIPE] |452|  ; [ORIG 16-BIT INS]
    6503 00000a42 20C8              MOVS      A1, #200              ; [DPU_V7M3_PIPE] |452|  ; [ORIG 16-BIT INS]
    6504 00000a44 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |452|  ; [ORIG 16-BIT INS]
    6505                            .dwpsn  file "../MAIN.c",line 453,column 5,is_stmt,isa 1
    6506                    ;----------------------------------------------------------------------
    6507                    ; 453 | PWM1_1_GENB_R = 0x8C;           //  LOW LOAD | HIGTH COMP B DOWM PE5   
    6508                    ;----------------------------------------------------------------------
    6509 00000a46 49C1              LDR       A2, $C$CON132         ; [DPU_V7M3_PIPE] |453|  ; [ORIG 16-BIT INS]
    6510 00000a48 208C              MOVS      A1, #140              ; [DPU_V7M3_PIPE] |453|  ; [ORIG 16-BIT INS]
    6511 00000a4a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |453|  ; [ORIG 16-BIT INS]
    6512                            .dwpsn  file "../MAIN.c",line 454,column 5,is_stmt,isa 1
    6513                    ;----------------------------------------------------------------------
    6514                    ; 454 | PWM1_1_CMPA_R = duty - 1;       //  COMP A                             
    6515                    ; 455 | // PWM1_ENABLE_R |= 0xC0;                                              
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  120

    6516                    ;----------------------------------------------------------------------
    6517 00000a4c 49C1              LDR       A2, $C$CON134         ; [DPU_V7M3_PIPE] |454|  ; [ORIG 16-BIT INS]
    6518 00000a4e 0006F8BD          LDRH      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |454|  ; [KEEP 32-BIT INS]
    6519 00000a52 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |454|  ; [ORIG 16-BIT INS]
    6520 00000a54 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |454|  ; [ORIG 16-BIT INS]
    6521                            .dwpsn  file "../MAIN.c",line 456,column 1,is_stmt,isa 1
    6522 00000a56 B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6523                            .dwcfi  cfa_offset, 0
    6524                    $C$DW$200       .dwtag  DW_TAG_TI_branch
    6525                            .dwattr $C$DW$200, DW_AT_low_pc(0x00)
    6526                            .dwattr $C$DW$200, DW_AT_TI_return
    6527                    
    6528 00000a58 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6529                            ; BRANCH OCCURS                  ; [] 
    6530                            .dwattr $C$DW$194, DW_AT_TI_end_file("../MAIN.c")
    6531                            .dwattr $C$DW$194, DW_AT_TI_end_line(0x1c8)
    6532                            .dwattr $C$DW$194, DW_AT_TI_end_column(0x01)
    6533                            .dwendentry
    6534                            .dwendtag $C$DW$194
    6535                    
    6536                    ;******************************************************************************
    6537                    ;* FLOATING-POINT CONSTANTS                                                   *
    6538                    ;******************************************************************************
    6539 00000a5a                   .sect   ".text"
    6540                            .align  4
    6541 00000a5c 42C60000  ||$C$FL11||:    .word   042c60000h      ; 99
    6542                    ;******************************************************************************
    6543                    ;* CONSTANT TABLE                                                             *
    6544                    ;******************************************************************************
    6545 00000a60                   .sect   ".text"
    6546                            .align  4
    6547 00000a5e 000042C6! ||$C$CON66||:   .bits   CONTROLE_ON,32
         00000a62 00000000 
    6548 00000a64                   .sect   ".text"
    6549                            .clink
    6550                            .thumbfunc Timer0A_Init
    6551 00000a64                   .thumb
    6552                            .global Timer0A_Init
    6553                    
    6554                    $C$DW$201       .dwtag  DW_TAG_subprogram
    6555                            .dwattr $C$DW$201, DW_AT_name("Timer0A_Init")
    6556                            .dwattr $C$DW$201, DW_AT_low_pc(Timer0A_Init)
    6557                            .dwattr $C$DW$201, DW_AT_high_pc(0x00)
    6558                            .dwattr $C$DW$201, DW_AT_TI_symbol_name("Timer0A_Init")
    6559                            .dwattr $C$DW$201, DW_AT_external
    6560                            .dwattr $C$DW$201, DW_AT_TI_begin_file("../MAIN.c")
    6561                            .dwattr $C$DW$201, DW_AT_TI_begin_line(0x1cb)
    6562                            .dwattr $C$DW$201, DW_AT_TI_begin_column(0x06)
    6563                            .dwattr $C$DW$201, DW_AT_decl_file("../MAIN.c")
    6564                            .dwattr $C$DW$201, DW_AT_decl_line(0x1cb)
    6565                            .dwattr $C$DW$201, DW_AT_decl_column(0x06)
    6566                            .dwattr $C$DW$201, DW_AT_TI_max_frame_size(0x08)
    6567                            .dwpsn  file "../MAIN.c",line 459,column 35,is_stmt,address Timer0A_Init,isa 1
    6568                    
    6569                            .dwfde $C$DW$CIE, Timer0A_Init
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  121

    6570                    $C$DW$202       .dwtag  DW_TAG_formal_parameter
    6571                            .dwattr $C$DW$202, DW_AT_name("period")
    6572                            .dwattr $C$DW$202, DW_AT_TI_symbol_name("period")
    6573                            .dwattr $C$DW$202, DW_AT_type(*$C$DW$T$40)
    6574                            .dwattr $C$DW$202, DW_AT_location[DW_OP_reg0]
    6575                    
    6576                    
    6577                    ;*****************************************************************************
    6578                    ;* FUNCTION NAME: Timer0A_Init                                               *
    6579                    ;*                                                                           *
    6580                    ;*   Regs Modified     : A1,A2,SP,SR                                         *
    6581                    ;*   Regs Used         : A1,A2,SP,LR,SR                                      *
    6582                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    6583                    ;*****************************************************************************
    6584 00000a64           Timer0A_Init:
    6585                    ;* --------------------------------------------------------------------------*
    6586                            .dwcfi  cfa_offset, 0
    6587 00000a64 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    6588                            .dwcfi  cfa_offset, 8
    6589                    $C$DW$203       .dwtag  DW_TAG_variable
    6590                            .dwattr $C$DW$203, DW_AT_name("period")
    6591                            .dwattr $C$DW$203, DW_AT_TI_symbol_name("period")
    6592                            .dwattr $C$DW$203, DW_AT_type(*$C$DW$T$40)
    6593                            .dwattr $C$DW$203, DW_AT_location[DW_OP_breg13 0]
    6594                    
    6595                    ;----------------------------------------------------------------------
    6596                    ; 459 | void Timer0A_Init(uint32_t period){                                    
    6597                    ;----------------------------------------------------------------------
    6598 00000a68 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |459|  ; [ORIG 16-BIT INS]
    6599                            .dwpsn  file "../MAIN.c",line 460,column 5,is_stmt,isa 1
    6600                    ;----------------------------------------------------------------------
    6601                    ; 460 | SYSCTL_RCGCTIMER_R |= 0x01;  //  activate TIMER0                       
    6602                    ;----------------------------------------------------------------------
    6603 00000a6a 49BB              LDR       A2, $C$CON135         ; [DPU_V7M3_PIPE] |460|  ; [ORIG 16-BIT INS]
    6604 00000a6c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |460|  ; [ORIG 16-BIT INS]
    6605 00000a6e 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |460|  ; [KEEP 32-BIT INS]
    6606 00000a72 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |460|  ; [ORIG 16-BIT INS]
    6607                            .dwpsn  file "../MAIN.c",line 461,column 5,is_stmt,isa 1
    6608                    ;----------------------------------------------------------------------
    6609                    ; 461 | TIMER0_CTL_R = 0x00;         //  disable TIMER0A during setup          
    6610                    ;----------------------------------------------------------------------
    6611 00000a74 49BF              LDR       A2, $C$CON142         ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    6612 00000a76 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    6613 00000a78 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |461|  ; [ORIG 16-BIT INS]
    6614                            .dwpsn  file "../MAIN.c",line 462,column 5,is_stmt,isa 1
    6615                    ;----------------------------------------------------------------------
    6616                    ; 462 | TIMER0_CFG_R = 0x04;         //  configure for 16-bit mode             
    6617                    ;----------------------------------------------------------------------
    6618 00000a7a 49B8              LDR       A2, $C$CON136         ; [DPU_V7M3_PIPE] |462|  ; [ORIG 16-BIT INS]
    6619 00000a7c 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |462|  ; [ORIG 16-BIT INS]
    6620 00000a7e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |462|  ; [ORIG 16-BIT INS]
    6621                            .dwpsn  file "../MAIN.c",line 463,column 5,is_stmt,isa 1
    6622                    ;----------------------------------------------------------------------
    6623                    ; 463 | TIMER0_TAMR_R = 0x02;        //  down-count settings                   
    6624                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  122

    6625 00000a80 49B7              LDR       A2, $C$CON137         ; [DPU_V7M3_PIPE] |463|  ; [ORIG 16-BIT INS]
    6626 00000a82 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |463|  ; [ORIG 16-BIT INS]
    6627 00000a84 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |463|  ; [ORIG 16-BIT INS]
    6628                            .dwpsn  file "../MAIN.c",line 464,column 5,is_stmt,isa 1
    6629                    ;----------------------------------------------------------------------
    6630                    ; 464 | TIMER0_TAILR_R = period-1;   //  reload value                          
    6631                    ;----------------------------------------------------------------------
    6632 00000a86 49B7              LDR       A2, $C$CON138         ; [DPU_V7M3_PIPE] |464|  ; [ORIG 16-BIT INS]
    6633 00000a88 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |464|  ; [ORIG 16-BIT INS]
    6634 00000a8a 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |464|  ; [ORIG 16-BIT INS]
    6635 00000a8c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |464|  ; [ORIG 16-BIT INS]
    6636                            .dwpsn  file "../MAIN.c",line 465,column 5,is_stmt,isa 1
    6637                    ;----------------------------------------------------------------------
    6638                    ; 465 | TIMER0_TAPR_R = 0;           //  bus clock resolution                  
    6639                    ;----------------------------------------------------------------------
    6640 00000a8e 49B6              LDR       A2, $C$CON139         ; [DPU_V7M3_PIPE] |465|  ; [ORIG 16-BIT INS]
    6641 00000a90 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |465|  ; [ORIG 16-BIT INS]
    6642 00000a92 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |465|  ; [ORIG 16-BIT INS]
    6643                            .dwpsn  file "../MAIN.c",line 466,column 5,is_stmt,isa 1
    6644                    ;----------------------------------------------------------------------
    6645                    ; 466 | TIMER0_IMR_R = 0x01;         //  mask                                  
    6646                    ;----------------------------------------------------------------------
    6647 00000a94 49B5              LDR       A2, $C$CON140         ; [DPU_V7M3_PIPE] |466|  ; [ORIG 16-BIT INS]
    6648 00000a96 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |466|  ; [ORIG 16-BIT INS]
    6649 00000a98 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |466|  ; [ORIG 16-BIT INS]
    6650                            .dwpsn  file "../MAIN.c",line 467,column 5,is_stmt,isa 1
    6651                    ;----------------------------------------------------------------------
    6652                    ; 467 | NVIC_PRI4_R = 0x60000000;    //  priority 4                            
    6653                    ;----------------------------------------------------------------------
    6654 00000a9a 49B5              LDR       A2, $C$CON141         ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
    6655 00000a9c 40C0F04F          MOV       A1, #1610612736       ; [DPU_V7M3_PIPE] |467|  ; [KEEP 32-BIT INS]
    6656 00000aa0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |467|  ; [ORIG 16-BIT INS]
    6657                            .dwpsn  file "../MAIN.c",line 468,column 5,is_stmt,isa 1
    6658                    ;----------------------------------------------------------------------
    6659                    ; 468 | NVIC_EN0_R |= 1<<19;                                                   
    6660                    ;----------------------------------------------------------------------
    6661 00000aa2 497F              LDR       A2, $C$CON120         ; [DPU_V7M3_PIPE] |468|  ; [ORIG 16-BIT INS]
    6662 00000aa4 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |468|  ; [ORIG 16-BIT INS]
    6663 00000aa6 2000F440          ORR       A1, A1, #524288       ; [DPU_V7M3_PIPE] |468|  ; [KEEP 32-BIT INS]
    6664 00000aaa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |468|  ; [ORIG 16-BIT INS]
    6665                            .dwpsn  file "../MAIN.c",line 469,column 1,is_stmt,isa 1
    6666 00000aac B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6667                            .dwcfi  cfa_offset, 0
    6668                    $C$DW$204       .dwtag  DW_TAG_TI_branch
    6669                            .dwattr $C$DW$204, DW_AT_low_pc(0x00)
    6670                            .dwattr $C$DW$204, DW_AT_TI_return
    6671                    
    6672 00000aae 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6673                            ; BRANCH OCCURS                  ; [] 
    6674                            .dwattr $C$DW$201, DW_AT_TI_end_file("../MAIN.c")
    6675                            .dwattr $C$DW$201, DW_AT_TI_end_line(0x1d5)
    6676                            .dwattr $C$DW$201, DW_AT_TI_end_column(0x01)
    6677                            .dwendentry
    6678                            .dwendtag $C$DW$201
    6679                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  123

    6680                    ;******************************************************************************
    6681                    ;* CONSTANT TABLE                                                             *
    6682                    ;******************************************************************************
    6683 00000ab0                   .sect   ".text"
    6684                            .align  4
    6685 00000ab0 00000000! ||$C$CON67||:   .bits   count_display,32
    6686                            .align  4
    6687 00000ab4 00000000! ||$C$CON68||:   .bits   angulo1_aux,32
    6688                            .align  4
    6689 00000ab8 40030024  ||$C$CON69||:   .bits           0x40030024,32
    6690                    
    6691                            .align  4
    6692 00000abc 4000C044  ||$C$CON79||:   .bits           0x4000c044,32
    6693                    
    6694                            .align  4
    6695 00000ac0 40029008  ||$C$CON81||:   .bits           0x40029008,32
    6696                    
    6697 00000ac4                   .sect   ".text"
    6698                            .clink
    6699                            .thumbfunc ADC_Init
    6700 00000ac4                   .thumb
    6701                            .global ADC_Init
    6702                    
    6703                    $C$DW$205       .dwtag  DW_TAG_subprogram
    6704                            .dwattr $C$DW$205, DW_AT_name("ADC_Init")
    6705                            .dwattr $C$DW$205, DW_AT_low_pc(ADC_Init)
    6706                            .dwattr $C$DW$205, DW_AT_high_pc(0x00)
    6707                            .dwattr $C$DW$205, DW_AT_TI_symbol_name("ADC_Init")
    6708                            .dwattr $C$DW$205, DW_AT_external
    6709                            .dwattr $C$DW$205, DW_AT_TI_begin_file("../MAIN.c")
    6710                            .dwattr $C$DW$205, DW_AT_TI_begin_line(0x1d8)
    6711                            .dwattr $C$DW$205, DW_AT_TI_begin_column(0x06)
    6712                            .dwattr $C$DW$205, DW_AT_decl_file("../MAIN.c")
    6713                            .dwattr $C$DW$205, DW_AT_decl_line(0x1d8)
    6714                            .dwattr $C$DW$205, DW_AT_decl_column(0x06)
    6715                            .dwattr $C$DW$205, DW_AT_TI_max_frame_size(0x08)
    6716                            .dwpsn  file "../MAIN.c",line 472,column 20,is_stmt,address ADC_Init,isa 1
    6717                    
    6718                            .dwfde $C$DW$CIE, ADC_Init
    6719                    ;----------------------------------------------------------------------
    6720                    ; 472 | void ADC_Init(void){                                                   
    6721                    ; 473 | volatile unsigned long delay;                                          
    6722                    ;----------------------------------------------------------------------
    6723                    
    6724                    ;*****************************************************************************
    6725                    ;* FUNCTION NAME: ADC_Init                                                   *
    6726                    ;*                                                                           *
    6727                    ;*   Regs Modified     : A1,A2,A3,SP,SR                                      *
    6728                    ;*   Regs Used         : A1,A2,A3,SP,LR,SR                                   *
    6729                    ;*   Local Frame Size  : 0 Args + 4 Auto + 0 Save = 4 byte                   *
    6730                    ;*****************************************************************************
    6731 00000ac4           ADC_Init:
    6732                    ;* --------------------------------------------------------------------------*
    6733                            .dwcfi  cfa_offset, 0
    6734 00000ac4 0D08F1AD          SUB       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  124

    6735                            .dwcfi  cfa_offset, 8
    6736                    $C$DW$206       .dwtag  DW_TAG_variable
    6737                            .dwattr $C$DW$206, DW_AT_name("delay")
    6738                            .dwattr $C$DW$206, DW_AT_TI_symbol_name("delay")
    6739                            .dwattr $C$DW$206, DW_AT_type(*$C$DW$T$144)
    6740                            .dwattr $C$DW$206, DW_AT_location[DW_OP_breg13 0]
    6741                    
    6742                            .dwpsn  file "../MAIN.c",line 475,column 5,is_stmt,isa 1
    6743                    ;----------------------------------------------------------------------
    6744                    ; 475 | SYSCTL_RCGC0_R |= 0x030000; //  activate ADC0                          
    6745                    ;----------------------------------------------------------------------
    6746 00000ac8 49AB              LDR       A2, $C$CON143         ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    6747 00000aca 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    6748 00000acc 3040F440          ORR       A1, A1, #196608       ; [DPU_V7M3_PIPE] |475|  ; [KEEP 32-BIT INS]
    6749 00000ad0 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |475|  ; [ORIG 16-BIT INS]
    6750                            .dwpsn  file "../MAIN.c",line 477,column 5,is_stmt,isa 1
    6751                    ;----------------------------------------------------------------------
    6752                    ; 477 | delay = SYSCTL_RCGCADC_R;                                              
    6753                    ;----------------------------------------------------------------------
    6754 00000ad2 48AA              LDR       A1, $C$CON144         ; [DPU_V7M3_PIPE] |477|  ; [ORIG 16-BIT INS]
    6755 00000ad4 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |477|  ; [ORIG 16-BIT INS]
    6756 00000ad6 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |477|  ; [ORIG 16-BIT INS]
    6757                            .dwpsn  file "../MAIN.c",line 478,column 5,is_stmt,isa 1
    6758                    ;----------------------------------------------------------------------
    6759                    ; 478 | delay = SYSCTL_RCGCADC_R;                                              
    6760                    ;----------------------------------------------------------------------
    6761 00000ad8 48A8              LDR       A1, $C$CON144         ; [DPU_V7M3_PIPE] |478|  ; [ORIG 16-BIT INS]
    6762 00000ada 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |478|  ; [ORIG 16-BIT INS]
    6763 00000adc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |478|  ; [ORIG 16-BIT INS]
    6764                            .dwpsn  file "../MAIN.c",line 479,column 5,is_stmt,isa 1
    6765                    ;----------------------------------------------------------------------
    6766                    ; 479 | delay = SYSCTL_RCGCADC_R;                                              
    6767                    ;----------------------------------------------------------------------
    6768 00000ade 48A7              LDR       A1, $C$CON144         ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    6769 00000ae0 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    6770 00000ae2 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |479|  ; [ORIG 16-BIT INS]
    6771                            .dwpsn  file "../MAIN.c",line 481,column 5,is_stmt,isa 1
    6772                    ;----------------------------------------------------------------------
    6773                    ; 481 | ADC0_PC_R = 0x07;         //  configure for 1M samples/sec             
    6774                    ;----------------------------------------------------------------------
    6775 00000ae4 49A6              LDR       A2, $C$CON145         ; [DPU_V7M3_PIPE] |481|  ; [ORIG 16-BIT INS]
    6776 00000ae6 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |481|  ; [ORIG 16-BIT INS]
    6777 00000ae8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |481|  ; [ORIG 16-BIT INS]
    6778                            .dwpsn  file "../MAIN.c",line 482,column 5,is_stmt,isa 1
    6779                    ;----------------------------------------------------------------------
    6780                    ; 482 | ADC1_PC_R = 0x07;         //  configure for 1M samples/sec             
    6781                    ;----------------------------------------------------------------------
    6782 00000aea 49A6              LDR       A2, $C$CON146         ; [DPU_V7M3_PIPE] |482|  ; [ORIG 16-BIT INS]
    6783 00000aec 2007              MOVS      A1, #7                ; [DPU_V7M3_PIPE] |482|  ; [ORIG 16-BIT INS]
    6784 00000aee 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |482|  ; [ORIG 16-BIT INS]
    6785                            .dwpsn  file "../MAIN.c",line 483,column 5,is_stmt,isa 1
    6786                    ;----------------------------------------------------------------------
    6787                    ; 483 | ADC0_SSPRI_R |= 0x3210;   //  sequencer 0 is highest, sequencer 3 is lo
    6788                    ;     | west                                                                   
    6789                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  125

    6790 00000af0 49A5              LDR       A2, $C$CON147         ; [DPU_V7M3_PIPE] |483|  ; [ORIG 16-BIT INS]
    6791 00000af2 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |483|  ; [ORIG 16-BIT INS]
    6792 00000af4 2010F243          MOV       A1, #12816            ; [DPU_V7M3_PIPE] |483|  ; [KEEP 32-BIT INS]
    6793 00000af8 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |483|  ; [ORIG 16-BIT INS]
    6794 00000afa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |483|  ; [ORIG 16-BIT INS]
    6795                            .dwpsn  file "../MAIN.c",line 484,column 5,is_stmt,isa 1
    6796                    ;----------------------------------------------------------------------
    6797                    ; 484 | ADC1_SSPRI_R |= 0x3210;   //  sequencer 0 is highest, sequencer 3 is lo
    6798                    ;     | west                                                                   
    6799                    ;----------------------------------------------------------------------
    6800 00000afc 49A3              LDR       A2, $C$CON148         ; [DPU_V7M3_PIPE] |484|  ; [ORIG 16-BIT INS]
    6801 00000afe 680A              LDR       A3, [A2, #0]          ; [DPU_V7M3_PIPE] |484|  ; [ORIG 16-BIT INS]
    6802 00000b00 2010F243          MOV       A1, #12816            ; [DPU_V7M3_PIPE] |484|  ; [KEEP 32-BIT INS]
    6803 00000b04 4310              ORRS      A1, A1, A3            ; [DPU_V7M3_PIPE] |484|  ; [ORIG 16-BIT INS]
    6804 00000b06 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |484|  ; [ORIG 16-BIT INS]
    6805                            .dwpsn  file "../MAIN.c",line 485,column 5,is_stmt,isa 1
    6806                    ;----------------------------------------------------------------------
    6807                    ; 485 | ADC0_ACTSS_R &= ~0x08;    //  disable sample sequencer 3               
    6808                    ;----------------------------------------------------------------------
    6809 00000b08 49A1              LDR       A2, $C$CON149         ; [DPU_V7M3_PIPE] |485|  ; [ORIG 16-BIT INS]
    6810 00000b0a 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |485|  ; [ORIG 16-BIT INS]
    6811 00000b0c 0008F020          BIC       A1, A1, #8            ; [DPU_V7M3_PIPE] |485|  ; [KEEP 32-BIT INS]
    6812 00000b10 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |485|  ; [ORIG 16-BIT INS]
    6813                            .dwpsn  file "../MAIN.c",line 486,column 5,is_stmt,isa 1
    6814                    ;----------------------------------------------------------------------
    6815                    ; 486 | ADC1_ACTSS_R &= ~0x08;    //  disable sample sequencer 3               
    6816                    ;----------------------------------------------------------------------
    6817 00000b12 49A0              LDR       A2, $C$CON150         ; [DPU_V7M3_PIPE] |486|  ; [ORIG 16-BIT INS]
    6818 00000b14 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |486|  ; [ORIG 16-BIT INS]
    6819 00000b16 0008F020          BIC       A1, A1, #8            ; [DPU_V7M3_PIPE] |486|  ; [KEEP 32-BIT INS]
    6820 00000b1a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |486|  ; [ORIG 16-BIT INS]
    6821                            .dwpsn  file "../MAIN.c",line 487,column 5,is_stmt,isa 1
    6822                    ;----------------------------------------------------------------------
    6823                    ; 487 | ADC0_SAC_R = 0x04;        //  hardware average                         
    6824                    ;----------------------------------------------------------------------
    6825 00000b1c 499E              LDR       A2, $C$CON151         ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    6826 00000b1e 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    6827 00000b20 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |487|  ; [ORIG 16-BIT INS]
    6828                            .dwpsn  file "../MAIN.c",line 488,column 5,is_stmt,isa 1
    6829                    ;----------------------------------------------------------------------
    6830                    ; 488 | ADC1_SAC_R = 0x04;        //  hardware average                         
    6831                    ;----------------------------------------------------------------------
    6832 00000b22 499E              LDR       A2, $C$CON152         ; [DPU_V7M3_PIPE] |488|  ; [ORIG 16-BIT INS]
    6833 00000b24 2004              MOVS      A1, #4                ; [DPU_V7M3_PIPE] |488|  ; [ORIG 16-BIT INS]
    6834 00000b26 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |488|  ; [ORIG 16-BIT INS]
    6835                            .dwpsn  file "../MAIN.c",line 489,column 5,is_stmt,isa 1
    6836                    ;----------------------------------------------------------------------
    6837                    ; 489 | ADC0_EMUX_R = (ADC0_EMUX_R&0xFFFF0FFF)+0x0000; //  activate software tr
    6838                    ;     | igger event                                                            
    6839                    ;----------------------------------------------------------------------
    6840 00000b28 489D              LDR       A1, $C$CON153         ; [DPU_V7M3_PIPE] |489|  ; [ORIG 16-BIT INS]
    6841 00000b2a 499D              LDR       A2, $C$CON153         ; [DPU_V7M3_PIPE] |489|  ; [ORIG 16-BIT INS]
    6842 00000b2c 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |489|  ; [ORIG 16-BIT INS]
    6843 00000b2e 4070F420          BIC       A1, A1, #61440        ; [DPU_V7M3_PIPE] |489|  ; [KEEP 32-BIT INS]
    6844 00000b32 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |489|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  126

    6845                            .dwpsn  file "../MAIN.c",line 490,column 5,is_stmt,isa 1
    6846                    ;----------------------------------------------------------------------
    6847                    ; 490 | ADC1_EMUX_R = (ADC0_EMUX_R&0xFFFF0FFF)+0x0000; //  activate software tr
    6848                    ;     | igger event                                                            
    6849                    ;----------------------------------------------------------------------
    6850 00000b34 489A              LDR       A1, $C$CON153         ; [DPU_V7M3_PIPE] |490|  ; [ORIG 16-BIT INS]
    6851 00000b36 499B              LDR       A2, $C$CON154         ; [DPU_V7M3_PIPE] |490|  ; [ORIG 16-BIT INS]
    6852 00000b38 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |490|  ; [ORIG 16-BIT INS]
    6853 00000b3a 4070F420          BIC       A1, A1, #61440        ; [DPU_V7M3_PIPE] |490|  ; [KEEP 32-BIT INS]
    6854 00000b3e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |490|  ; [ORIG 16-BIT INS]
    6855                            .dwpsn  file "../MAIN.c",line 491,column 5,is_stmt,isa 1
    6856                    ;----------------------------------------------------------------------
    6857                    ; 491 | ADC0_SSMUX3_R = 1;        //  Sample Input Select PE2                  
    6858                    ;----------------------------------------------------------------------
    6859 00000b40 4999              LDR       A2, $C$CON155         ; [DPU_V7M3_PIPE] |491|  ; [ORIG 16-BIT INS]
    6860 00000b42 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |491|  ; [ORIG 16-BIT INS]
    6861 00000b44 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |491|  ; [ORIG 16-BIT INS]
    6862                            .dwpsn  file "../MAIN.c",line 492,column 5,is_stmt,isa 1
    6863                    ;----------------------------------------------------------------------
    6864                    ; 492 | ADC1_SSMUX3_R = 0;        //  Sample Input Select PE3                  
    6865                    ;----------------------------------------------------------------------
    6866 00000b46 4999              LDR       A2, $C$CON156         ; [DPU_V7M3_PIPE] |492|  ; [ORIG 16-BIT INS]
    6867 00000b48 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |492|  ; [ORIG 16-BIT INS]
    6868 00000b4a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |492|  ; [ORIG 16-BIT INS]
    6869                            .dwpsn  file "../MAIN.c",line 493,column 5,is_stmt,isa 1
    6870                    ;----------------------------------------------------------------------
    6871                    ; 493 | ADC0_ACTSS_R |= 0x08;     //  enable sample sequencer 3                
    6872                    ;----------------------------------------------------------------------
    6873 00000b4c 4990              LDR       A2, $C$CON149         ; [DPU_V7M3_PIPE] |493|  ; [ORIG 16-BIT INS]
    6874 00000b4e 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |493|  ; [ORIG 16-BIT INS]
    6875 00000b50 0008F040          ORR       A1, A1, #8            ; [DPU_V7M3_PIPE] |493|  ; [KEEP 32-BIT INS]
    6876 00000b54 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |493|  ; [ORIG 16-BIT INS]
    6877                            .dwpsn  file "../MAIN.c",line 494,column 5,is_stmt,isa 1
    6878                    ;----------------------------------------------------------------------
    6879                    ; 494 | ADC1_ACTSS_R |= 0x08;     //  enable sample sequencer 3                
    6880                    ;----------------------------------------------------------------------
    6881 00000b56 498F              LDR       A2, $C$CON150         ; [DPU_V7M3_PIPE] |494|  ; [ORIG 16-BIT INS]
    6882 00000b58 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |494|  ; [ORIG 16-BIT INS]
    6883 00000b5a 0008F040          ORR       A1, A1, #8            ; [DPU_V7M3_PIPE] |494|  ; [KEEP 32-BIT INS]
    6884 00000b5e 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |494|  ; [ORIG 16-BIT INS]
    6885                            .dwpsn  file "../MAIN.c",line 495,column 5,is_stmt,isa 1
    6886                    ;----------------------------------------------------------------------
    6887                    ; 495 | ADC0_SSCTL3_R = 0x06;     //  set flag and end                         
    6888                    ;----------------------------------------------------------------------
    6889 00000b60 4993              LDR       A2, $C$CON157         ; [DPU_V7M3_PIPE] |495|  ; [ORIG 16-BIT INS]
    6890 00000b62 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |495|  ; [ORIG 16-BIT INS]
    6891 00000b64 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |495|  ; [ORIG 16-BIT INS]
    6892                            .dwpsn  file "../MAIN.c",line 496,column 5,is_stmt,isa 1
    6893                    ;----------------------------------------------------------------------
    6894                    ; 496 | ADC1_SSCTL3_R = 0x06;     //  set flag and end                         
    6895                    ;----------------------------------------------------------------------
    6896 00000b66 4993              LDR       A2, $C$CON158         ; [DPU_V7M3_PIPE] |496|  ; [ORIG 16-BIT INS]
    6897 00000b68 2006              MOVS      A1, #6                ; [DPU_V7M3_PIPE] |496|  ; [ORIG 16-BIT INS]
    6898 00000b6a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |496|  ; [ORIG 16-BIT INS]
    6899                            .dwpsn  file "../MAIN.c",line 497,column 1,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  127

    6900 00000b6c B002              ADD       SP, SP, #8            ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6901                            .dwcfi  cfa_offset, 0
    6902                    $C$DW$207       .dwtag  DW_TAG_TI_branch
    6903                            .dwattr $C$DW$207, DW_AT_low_pc(0x00)
    6904                            .dwattr $C$DW$207, DW_AT_TI_return
    6905                    
    6906 00000b6e 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    6907                            ; BRANCH OCCURS                  ; [] 
    6908                            .dwattr $C$DW$205, DW_AT_TI_end_file("../MAIN.c")
    6909                            .dwattr $C$DW$205, DW_AT_TI_end_line(0x1f1)
    6910                            .dwattr $C$DW$205, DW_AT_TI_end_column(0x01)
    6911                            .dwendentry
    6912                            .dwendtag $C$DW$205
    6913                    
    6914                    ;******************************************************************************
    6915                    ;* FLOATING-POINT CONSTANTS                                                   *
    6916                    ;******************************************************************************
    6917 00000b70                   .sect   ".text"
    6918                            .align  4
    6919 00000b70 00000000  ||$C$FL12||:    .word   000000000h
    6920 00000b74 40FD4C00          .word   040fd4c00h      ; 120000
    6921                    ;******************************************************************************
    6922                    ;* CONSTANT TABLE                                                             *
    6923                    ;******************************************************************************
    6924 00000b78                   .sect   ".text"
    6925                            .align  4
    6926 00000b78 4002541C  ||$C$CON80||:   .bits           0x4002541c,32
    6927                    
    6928                            .align  4
    6929 00000b7c 400FE108  ||$C$CON82||:   .bits           0x400fe108,32
    6930                    
    6931                            .align  4
    6932 00000b80 40007520  ||$C$CON83||:   .bits           0x40007520,32
    6933                    
    6934                            .align  4
    6935 00000b84 4C4F434B  ||$C$CON84||:   .bits           0x4c4f434b,32
    6936                    
    6937                            .align  4
    6938 00000b88 40007524  ||$C$CON85||:   .bits           0x40007524,32
    6939                    
    6940                            .align  4
    6941 00000b8c 4000752C  ||$C$CON86||:   .bits           0x4000752c,32
    6942                    
    6943                            .align  4
    6944 00000b90 40007400  ||$C$CON87||:   .bits           0x40007400,32
    6945                    
    6946                            .align  4
    6947 00000b94 40007420  ||$C$CON88||:   .bits           0x40007420,32
    6948                    
    6949                            .align  4
    6950 00000b98 40007510  ||$C$CON89||:   .bits           0x40007510,32
    6951                    
    6952                            .align  4
    6953 00000b9c 4000751C  ||$C$CON90||:   .bits           0x4000751c,32
    6954                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  128

    6955                            .align  4
    6956 00000ba0 4000652C  ||$C$CON91||:   .bits           0x4000652c,32
    6957                    
    6958                            .align  4
    6959 00000ba4 06660000  ||$C$CON92||:   .bits           0x6660000,32
    6960                    
    6961                            .align  4
    6962 00000ba8 40006400  ||$C$CON93||:   .bits           0x40006400,32
    6963                    
    6964                            .align  4
    6965 00000bac 40006420  ||$C$CON94||:   .bits           0x40006420,32
    6966                    
    6967                            .align  4
    6968 00000bb0 40006510  ||$C$CON95||:   .bits           0x40006510,32
    6969                    
    6970                            .align  4
    6971 00000bb4 4000651C  ||$C$CON96||:   .bits           0x4000651c,32
    6972                    
    6973                            .align  4
    6974 00000bb8 4002C00C  ||$C$CON97||:   .bits           0x4002c00c,32
    6975                    
    6976                            .align  4
    6977 00000bbc 4002D00C  ||$C$CON98||:   .bits           0x4002d00c,32
    6978                    
    6979                            .align  4
    6980 00000bc0 0001116F  ||$C$CON99||:   .bits           0x1116f,32
    6981                    
    6982                            .align  4
    6983 00000bc4 4002C010  ||$C$CON100||:  .bits           0x4002c010,32
    6984                    
    6985                            .align  4
    6986 00000bc8 00061A80  ||$C$CON101||:  .bits           0x61a80,32
    6987                    
    6988                            .align  4
    6989 00000bcc 4002D010  ||$C$CON102||:  .bits           0x4002d010,32
    6990                    
    6991                            .align  4
    6992 00000bd0 4002C000  ||$C$CON103||:  .bits           0x4002c000,32
    6993                    
    6994                            .align  4
    6995 00000bd4 4002D000  ||$C$CON104||:  .bits           0x4002d000,32
    6996                    
    6997                            .align  4
    6998 00000bd8 4000552C  ||$C$CON105||:  .bits           0x4000552c,32
    6999                    
    7000                            .align  4
    7001 00000bdc 40005400  ||$C$CON106||:  .bits           0x40005400,32
    7002                    
    7003 00000be0                   .sect   ".text"
    7004                            .clink
    7005                            .thumbfunc UART_Init
    7006 00000be0                   .thumb
    7007                            .global UART_Init
    7008                    
    7009                    $C$DW$208       .dwtag  DW_TAG_subprogram
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  129

    7010                            .dwattr $C$DW$208, DW_AT_name("UART_Init")
    7011                            .dwattr $C$DW$208, DW_AT_low_pc(UART_Init)
    7012                            .dwattr $C$DW$208, DW_AT_high_pc(0x00)
    7013                            .dwattr $C$DW$208, DW_AT_TI_symbol_name("UART_Init")
    7014                            .dwattr $C$DW$208, DW_AT_external
    7015                            .dwattr $C$DW$208, DW_AT_TI_begin_file("../MAIN.c")
    7016                            .dwattr $C$DW$208, DW_AT_TI_begin_line(0x1f5)
    7017                            .dwattr $C$DW$208, DW_AT_TI_begin_column(0x06)
    7018                            .dwattr $C$DW$208, DW_AT_decl_file("../MAIN.c")
    7019                            .dwattr $C$DW$208, DW_AT_decl_line(0x1f5)
    7020                            .dwattr $C$DW$208, DW_AT_decl_column(0x06)
    7021                            .dwattr $C$DW$208, DW_AT_TI_max_frame_size(0x00)
    7022                            .dwpsn  file "../MAIN.c",line 501,column 21,is_stmt,address UART_Init,isa 1
    7023                    
    7024                            .dwfde $C$DW$CIE, UART_Init
    7025                    ;----------------------------------------------------------------------
    7026                    ; 501 | void UART_Init(void){                                                  
    7027                    ;----------------------------------------------------------------------
    7028                    
    7029                    ;*****************************************************************************
    7030                    ;* FUNCTION NAME: UART_Init                                                  *
    7031                    ;*                                                                           *
    7032                    ;*   Regs Modified     : A1,A2,SR                                            *
    7033                    ;*   Regs Used         : A1,A2,LR,SR                                         *
    7034                    ;*   Local Frame Size  : 0 Args + 0 Auto + 0 Save = 0 byte                   *
    7035                    ;*****************************************************************************
    7036 00000be0           UART_Init:
    7037                    ;* --------------------------------------------------------------------------*
    7038                            .dwcfi  cfa_offset, 0
    7039                            .dwpsn  file "../MAIN.c",line 502,column 5,is_stmt,isa 1
    7040                    ;----------------------------------------------------------------------
    7041                    ; 502 | SYSCTL_RCGCUART_R |= 0x01;            // activate UART0                
    7042                    ;----------------------------------------------------------------------
    7043 00000be0 49C0              LDR       A2, $C$CON159         ; [DPU_V7M3_PIPE] |502|  ; [ORIG 16-BIT INS]
    7044 00000be2 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |502|  ; [ORIG 16-BIT INS]
    7045 00000be4 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |502|  ; [KEEP 32-BIT INS]
    7046 00000be8 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |502|  ; [ORIG 16-BIT INS]
    7047                            .dwpsn  file "../MAIN.c",line 503,column 5,is_stmt,isa 1
    7048                    ;----------------------------------------------------------------------
    7049                    ; 503 | SYSCTL_RCGCGPIO_R |= 0x01;            // activate port A               
    7050                    ;----------------------------------------------------------------------
    7051 00000bea 49CB              LDR       A2, $C$CON172         ; [DPU_V7M3_PIPE] |503|  ; [ORIG 16-BIT INS]
    7052 00000bec 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |503|  ; [ORIG 16-BIT INS]
    7053 00000bee 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |503|  ; [KEEP 32-BIT INS]
    7054 00000bf2 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |503|  ; [ORIG 16-BIT INS]
    7055                            .dwpsn  file "../MAIN.c",line 504,column 5,is_stmt,isa 1
    7056                    ;----------------------------------------------------------------------
    7057                    ; 504 | while((SYSCTL_PRGPIO_R&0x01) == 0){};                                  
    7058                    ;----------------------------------------------------------------------
    7059                    ;* --------------------------------------------------------------------------*
    7060                    ;*   BEGIN LOOP ||$C$L100||
    7061                    ;*
    7062                    ;*   Loop source line                : 504
    7063                    ;*   Loop closing brace source line  : 504
    7064                    ;*   Known Minimum Trip Count        : 1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  130

    7065                    ;*   Known Maximum Trip Count        : 4294967295
    7066                    ;*   Known Max Trip Count Factor     : 1
    7067                    ;* --------------------------------------------------------------------------*
    7068 00000bf4           ||$C$L100||:    
    7069                            .dwpsn  file "../MAIN.c",line 504,column 11,is_stmt,isa 1
    7070 00000bf4 48BC              LDR       A1, $C$CON160         ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    7071 00000bf6 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    7072 00000bf8 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    7073 00000bfa D3FB              BCC       ||$C$L100||           ; [DPU_V7M3_PIPE] |504|  ; [ORIG 16-BIT INS]
    7074                            ; BRANCHCC OCCURS {||$C$L100||}  ; [] |504| 
    7075                    ;* --------------------------------------------------------------------------*
    7076                            .dwpsn  file "../MAIN.c",line 505,column 5,is_stmt,isa 1
    7077                    ;----------------------------------------------------------------------
    7078                    ; 505 | UART0_CTL_R &= ~UART_CTL_UARTEN;      // disable UART                  
    7079                    ;----------------------------------------------------------------------
    7080 00000bfc 49BB              LDR       A2, $C$CON161         ; [DPU_V7M3_PIPE] |505|  ; [ORIG 16-BIT INS]
    7081 00000bfe 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |505|  ; [ORIG 16-BIT INS]
    7082 00000c00 0001F020          BIC       A1, A1, #1            ; [DPU_V7M3_PIPE] |505|  ; [KEEP 32-BIT INS]
    7083 00000c04 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |505|  ; [ORIG 16-BIT INS]
    7084                            .dwpsn  file "../MAIN.c",line 506,column 5,is_stmt,isa 1
    7085                    ;----------------------------------------------------------------------
    7086                    ; 506 | UART0_IBRD_R = 43;                    // IBRD = int(80M / (16 * 115,200
    7087                    ;     | )) = int(43.4027778)                                                   
    7088                    ;----------------------------------------------------------------------
    7089 00000c06 49BA              LDR       A2, $C$CON162         ; [DPU_V7M3_PIPE] |506|  ; [ORIG 16-BIT INS]
    7090 00000c08 202B              MOVS      A1, #43               ; [DPU_V7M3_PIPE] |506|  ; [ORIG 16-BIT INS]
    7091 00000c0a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |506|  ; [ORIG 16-BIT INS]
    7092                            .dwpsn  file "../MAIN.c",line 507,column 5,is_stmt,isa 1
    7093                    ;----------------------------------------------------------------------
    7094                    ; 507 | UART0_FBRD_R = 26;                    // FBRD = int(4027778 * 64 + 0.5)
    7095                    ;     |  = 26                                                                  
    7096                    ; 508 | // 8 bit word length (no parity bits, one stop bit, FIFOs)             
    7097                    ;----------------------------------------------------------------------
    7098 00000c0c 49B9              LDR       A2, $C$CON163         ; [DPU_V7M3_PIPE] |507|  ; [ORIG 16-BIT INS]
    7099 00000c0e 201A              MOVS      A1, #26               ; [DPU_V7M3_PIPE] |507|  ; [ORIG 16-BIT INS]
    7100 00000c10 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |507|  ; [ORIG 16-BIT INS]
    7101                            .dwpsn  file "../MAIN.c",line 509,column 5,is_stmt,isa 1
    7102                    ;----------------------------------------------------------------------
    7103                    ; 509 | UART0_LCRH_R = (UART_LCRH_WLEN_8|UART_LCRH_FEN);                       
    7104                    ;----------------------------------------------------------------------
    7105 00000c12 49B9              LDR       A2, $C$CON164         ; [DPU_V7M3_PIPE] |509|  ; [ORIG 16-BIT INS]
    7106 00000c14 2070              MOVS      A1, #112              ; [DPU_V7M3_PIPE] |509|  ; [ORIG 16-BIT INS]
    7107 00000c16 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |509|  ; [ORIG 16-BIT INS]
    7108                            .dwpsn  file "../MAIN.c",line 510,column 5,is_stmt,isa 1
    7109                    ;----------------------------------------------------------------------
    7110                    ; 510 | UART0_CTL_R |= UART_CTL_UARTEN;       // enable UART                   
    7111                    ;----------------------------------------------------------------------
    7112 00000c18 49B4              LDR       A2, $C$CON161         ; [DPU_V7M3_PIPE] |510|  ; [ORIG 16-BIT INS]
    7113 00000c1a 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |510|  ; [ORIG 16-BIT INS]
    7114 00000c1c 0001F040          ORR       A1, A1, #1            ; [DPU_V7M3_PIPE] |510|  ; [KEEP 32-BIT INS]
    7115 00000c20 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |510|  ; [ORIG 16-BIT INS]
    7116                            .dwpsn  file "../MAIN.c",line 511,column 5,is_stmt,isa 1
    7117                    ;----------------------------------------------------------------------
    7118                    ; 511 | GPIO_PORTA_AFSEL_R |= 0x03;           // enable alt funct on PA 1-0    
    7119                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  131

    7120 00000c22 49B6              LDR       A2, $C$CON165         ; [DPU_V7M3_PIPE] |511|  ; [ORIG 16-BIT INS]
    7121 00000c24 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |511|  ; [ORIG 16-BIT INS]
    7122 00000c26 0003F040          ORR       A1, A1, #3            ; [DPU_V7M3_PIPE] |511|  ; [KEEP 32-BIT INS]
    7123 00000c2a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |511|  ; [ORIG 16-BIT INS]
    7124                            .dwpsn  file "../MAIN.c",line 512,column 5,is_stmt,isa 1
    7125                    ;----------------------------------------------------------------------
    7126                    ; 512 | GPIO_PORTA_DEN_R |= 0x03;             // enable digital I/O on PA 1-0  
    7127                    ; 513 | // configure PA1-0 as UART                                             
    7128                    ;----------------------------------------------------------------------
    7129 00000c2c 49B4              LDR       A2, $C$CON166         ; [DPU_V7M3_PIPE] |512|  ; [ORIG 16-BIT INS]
    7130 00000c2e 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |512|  ; [ORIG 16-BIT INS]
    7131 00000c30 0003F040          ORR       A1, A1, #3            ; [DPU_V7M3_PIPE] |512|  ; [KEEP 32-BIT INS]
    7132 00000c34 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |512|  ; [ORIG 16-BIT INS]
    7133                            .dwpsn  file "../MAIN.c",line 514,column 5,is_stmt,isa 1
    7134                    ;----------------------------------------------------------------------
    7135                    ; 514 | GPIO_PORTA_PCTL_R = (GPIO_PORTA_PCTL_R&0xFFFFFF00)+0x00000011;         
    7136                    ;----------------------------------------------------------------------
    7137 00000c36 48B3              LDR       A1, $C$CON167         ; [DPU_V7M3_PIPE] |514|  ; [ORIG 16-BIT INS]
    7138 00000c38 49B2              LDR       A2, $C$CON167         ; [DPU_V7M3_PIPE] |514|  ; [ORIG 16-BIT INS]
    7139 00000c3a 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |514|  ; [ORIG 16-BIT INS]
    7140 00000c3c 00FFF020          BIC       A1, A1, #255          ; [DPU_V7M3_PIPE] |514|  ; [KEEP 32-BIT INS]
    7141 00000c40 3011              ADDS      A1, A1, #17           ; [DPU_V7M3_PIPE] |514|  ; [ORIG 16-BIT INS]
    7142 00000c42 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |514|  ; [ORIG 16-BIT INS]
    7143                            .dwpsn  file "../MAIN.c",line 515,column 5,is_stmt,isa 1
    7144                    ;----------------------------------------------------------------------
    7145                    ; 515 | GPIO_PORTA_AMSEL_R &= ~0x03;          // disable analog functionality o
    7146                    ;     | n PA                                                                   
    7147                    ;----------------------------------------------------------------------
    7148 00000c44 49B0              LDR       A2, $C$CON168         ; [DPU_V7M3_PIPE] |515|  ; [ORIG 16-BIT INS]
    7149 00000c46 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |515|  ; [ORIG 16-BIT INS]
    7150 00000c48 0003F020          BIC       A1, A1, #3            ; [DPU_V7M3_PIPE] |515|  ; [KEEP 32-BIT INS]
    7151 00000c4c 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |515|  ; [ORIG 16-BIT INS]
    7152                            .dwpsn  file "../MAIN.c",line 516,column 5,is_stmt,isa 1
    7153                    ;----------------------------------------------------------------------
    7154                    ; 516 | UART0_IFLS_R        = 0x00;           // ira ativar o interrupt quando
    7155                    ;     | a fifo estiver: 1/4(0x08) cheia (0x0 para 1/8)                         
    7156                    ;----------------------------------------------------------------------
    7157 00000c4e 49AF              LDR       A2, $C$CON169         ; [DPU_V7M3_PIPE] |516|  ; [ORIG 16-BIT INS]
    7158 00000c50 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |516|  ; [ORIG 16-BIT INS]
    7159 00000c52 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |516|  ; [ORIG 16-BIT INS]
    7160                            .dwpsn  file "../MAIN.c",line 517,column 5,is_stmt,isa 1
    7161                    ;----------------------------------------------------------------------
    7162                    ; 517 | UART0_IM_R          = 0x010;          // recive interrupt mask         
    7163                    ;----------------------------------------------------------------------
    7164 00000c54 49AE              LDR       A2, $C$CON170         ; [DPU_V7M3_PIPE] |517|  ; [ORIG 16-BIT INS]
    7165 00000c56 2010              MOVS      A1, #16               ; [DPU_V7M3_PIPE] |517|  ; [ORIG 16-BIT INS]
    7166 00000c58 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |517|  ; [ORIG 16-BIT INS]
    7167                            .dwpsn  file "../MAIN.c",line 518,column 5,is_stmt,isa 1
    7168                    ;----------------------------------------------------------------------
    7169                    ; 518 | NVIC_PRI5_R         = 0x6000;         // Priority 3 (vector number:21) 
    7170                    ;----------------------------------------------------------------------
    7171 00000c5a 49AE              LDR       A2, $C$CON171         ; [DPU_V7M3_PIPE] |518|  ; [ORIG 16-BIT INS]
    7172 00000c5c 40C0F44F          MOV       A1, #24576            ; [DPU_V7M3_PIPE] |518|  ; [KEEP 32-BIT INS]
    7173 00000c60 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |518|  ; [ORIG 16-BIT INS]
    7174                            .dwpsn  file "../MAIN.c",line 519,column 5,is_stmt,isa 1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  132

    7175                    ;----------------------------------------------------------------------
    7176                    ; 519 | NVIC_EN0_R          = 0x20;           // interrupt number:5            
    7177                    ;----------------------------------------------------------------------
    7178 00000c62 490F              LDR       A2, $C$CON120         ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    7179 00000c64 2020              MOVS      A1, #32               ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    7180 00000c66 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |519|  ; [ORIG 16-BIT INS]
    7181                            .dwpsn  file "../MAIN.c",line 521,column 1,is_stmt,isa 1
    7182                    $C$DW$209       .dwtag  DW_TAG_TI_branch
    7183                            .dwattr $C$DW$209, DW_AT_low_pc(0x00)
    7184                            .dwattr $C$DW$209, DW_AT_TI_return
    7185                    
    7186 00000c68 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7187                            ; BRANCH OCCURS                  ; [] 
    7188                            .dwattr $C$DW$208, DW_AT_TI_end_file("../MAIN.c")
    7189                            .dwattr $C$DW$208, DW_AT_TI_end_line(0x209)
    7190                            .dwattr $C$DW$208, DW_AT_TI_end_column(0x01)
    7191                            .dwendentry
    7192                            .dwendtag $C$DW$208
    7193                    
    7194                    ;******************************************************************************
    7195                    ;* CONSTANT TABLE                                                             *
    7196                    ;******************************************************************************
    7197 00000c6a                   .sect   ".text"
    7198                            .align  4
    7199 00000c6a 542046C0  ||$C$CON107||:  .bits           0x40005420,32
         00000c6e 00004000 
    7200                    
    7201                            .align  4
    7202 00000c6e 55104000  ||$C$CON108||:  .bits           0x40005510,32
         00000c72 00004000 
    7203                    
    7204                            .align  4
    7205 00000c72 551C4000  ||$C$CON109||:  .bits           0x4000551c,32
         00000c76 00004000 
    7206                    
    7207                            .align  4
    7208 00000c76 55204000  ||$C$CON110||:  .bits           0x40025520,32
         00000c7a 00004002 
    7209                    
    7210                            .align  4
    7211 00000c7a 55244002  ||$C$CON111||:  .bits           0x40025524,32
         00000c7e 00004002 
    7212                    
    7213                            .align  4
    7214 00000c7e 552C4002  ||$C$CON112||:  .bits           0x4002552c,32
         00000c82 00004002 
    7215                    
    7216                            .align  4
    7217 00000c82 54004002  ||$C$CON113||:  .bits           0x40025400,32
         00000c86 00004002 
    7218                    
    7219                            .align  4
    7220 00000c86 54204002  ||$C$CON114||:  .bits           0x40025420,32
         00000c8a 00004002 
    7221                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  133

    7222                            .align  4
    7223 00000c8a 55104002  ||$C$CON115||:  .bits           0x40025510,32
         00000c8e 00004002 
    7224                    
    7225                            .align  4
    7226 00000c8e 551C4002  ||$C$CON116||:  .bits           0x4002551c,32
         00000c92 00004002 
    7227                    
    7228                            .align  4
    7229 00000c92 54104002  ||$C$CON117||:  .bits           0x40025410,32
         00000c96 00004002 
    7230                    
    7231                            .align  4
    7232 00000c96 540C4002  ||$C$CON118||:  .bits           0x4002540c,32
         00000c9a 00004002 
    7233                    
    7234                            .align  4
    7235 00000c9a E41C4002  ||$C$CON119||:  .bits           0xe000e41c,32
         00000c9e 0000E000 
    7236                    
    7237                            .align  4
    7238 00000c9e E100E000  ||$C$CON120||:  .bits           0xe000e100,32
         00000ca2 0000E000 
    7239                    
    7240                            .align  4
    7241 00000ca2 4400E000  ||$C$CON121||:  .bits           0x40024400,32
         00000ca6 00004002 
    7242                    
    7243                            .align  4
    7244 00000ca6 44204002  ||$C$CON122||:  .bits           0x40024420,32
         00000caa 00004002 
    7245                    
    7246                            .align  4
    7247 00000caa 451C4002  ||$C$CON123||:  .bits           0x4002451c,32
         00000cae 00004002 
    7248                    
    7249                            .align  4
    7250 00000cae 45284002  ||$C$CON124||:  .bits           0x40024528,32
         00000cb2 00004002 
    7251                    
    7252                            .align  4
    7253 00000cb2 452C4002  ||$C$CON125||:  .bits           0x4002452c,32
         00000cb6 00004002 
    7254                    
    7255                            .align  4
    7256 00000cb6 E0704002  ||$C$CON126||:  .bits           0x400fe070,32
         00000cba 0000400F 
    7257                    
    7258                            .align  4
    7259 00000cba E060400F  ||$C$CON127||:  .bits           0x400fe060,32
         00000cbe 0000400F 
    7260                    
    7261 00000cc0                   .sect   ".text"
    7262                            .clink
    7263                            .thumbfunc UART5_InString
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  134

    7264 00000cc0                   .thumb
    7265                            .global UART5_InString
    7266                    
    7267                    $C$DW$210       .dwtag  DW_TAG_subprogram
    7268                            .dwattr $C$DW$210, DW_AT_name("UART5_InString")
    7269                            .dwattr $C$DW$210, DW_AT_low_pc(UART5_InString)
    7270                            .dwattr $C$DW$210, DW_AT_high_pc(0x00)
    7271                            .dwattr $C$DW$210, DW_AT_TI_symbol_name("UART5_InString")
    7272                            .dwattr $C$DW$210, DW_AT_external
    7273                            .dwattr $C$DW$210, DW_AT_TI_begin_file("../MAIN.c")
    7274                            .dwattr $C$DW$210, DW_AT_TI_begin_line(0x20b)
    7275                            .dwattr $C$DW$210, DW_AT_TI_begin_column(0x06)
    7276                            .dwattr $C$DW$210, DW_AT_decl_file("../MAIN.c")
    7277                            .dwattr $C$DW$210, DW_AT_decl_line(0x20b)
    7278                            .dwattr $C$DW$210, DW_AT_decl_column(0x06)
    7279                            .dwattr $C$DW$210, DW_AT_TI_max_frame_size(0x10)
    7280                            .dwpsn  file "../MAIN.c",line 523,column 27,is_stmt,address UART5_InString,isa 1
    7281                    
    7282                            .dwfde $C$DW$CIE, UART5_InString
    7283                    ;----------------------------------------------------------------------
    7284                    ; 523 | void UART5_InString(void) {//o tamanho do comando inserido  guardado n
    7285                    ;     | a variavel length                                                      
    7286                    ;----------------------------------------------------------------------
    7287                    
    7288                    ;*****************************************************************************
    7289                    ;* FUNCTION NAME: UART5_InString                                             *
    7290                    ;*                                                                           *
    7291                    ;*   Regs Modified     : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    7292                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    7293                    ;*                           FPEXC,FPSCR                                     *
    7294                    ;*   Regs Used         : A1,A2,A3,A4,V9,SP,LR,SR,D0,D0_hi,D1,D1_hi,D2,D2_hi, *
    7295                    ;*                           D3,D3_hi,D4,D4_hi,D5,D5_hi,D6,D6_hi,D7,D7_hi,   *
    7296                    ;*                           FPEXC,FPSCR                                     *
    7297                    ;*   Local Frame Size  : 0 Args + 12 Auto + 4 Save = 16 byte                 *
    7298                    ;*****************************************************************************
    7299 00000cc0           UART5_InString:
    7300                    ;* --------------------------------------------------------------------------*
    7301                            .dwcfi  cfa_offset, 0
    7302 00000cc0 B50E              PUSH      {A2, A3, A4, LR}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7303                            .dwcfi  cfa_offset, 16
    7304                            .dwcfi  save_reg_to_mem, 14, -4
    7305                            .dwcfi  save_reg_to_mem, 3, -8
    7306                            .dwcfi  save_reg_to_mem, 2, -12
    7307                            .dwcfi  save_reg_to_mem, 1, -16
    7308                    $C$DW$211       .dwtag  DW_TAG_variable
    7309                            .dwattr $C$DW$211, DW_AT_name("max")
    7310                            .dwattr $C$DW$211, DW_AT_TI_symbol_name("max")
    7311                            .dwattr $C$DW$211, DW_AT_type(*$C$DW$T$10)
    7312                            .dwattr $C$DW$211, DW_AT_location[DW_OP_breg13 0]
    7313                    
    7314                    $C$DW$212       .dwtag  DW_TAG_variable
    7315                            .dwattr $C$DW$212, DW_AT_name("ii")
    7316                            .dwattr $C$DW$212, DW_AT_TI_symbol_name("ii")
    7317                            .dwattr $C$DW$212, DW_AT_type(*$C$DW$T$10)
    7318                            .dwattr $C$DW$212, DW_AT_location[DW_OP_breg13 4]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  135

    7319                    
    7320                    $C$DW$213       .dwtag  DW_TAG_variable
    7321                            .dwattr $C$DW$213, DW_AT_name("character")
    7322                            .dwattr $C$DW$213, DW_AT_TI_symbol_name("character")
    7323                            .dwattr $C$DW$213, DW_AT_type(*$C$DW$T$6)
    7324                            .dwattr $C$DW$213, DW_AT_location[DW_OP_breg13 8]
    7325                    
    7326                            .dwpsn  file "../MAIN.c",line 524,column 5,is_stmt,isa 1
    7327                    ;----------------------------------------------------------------------
    7328                    ; 524 | length=0;                                                              
    7329                    ; 525 | char character;                                                        
    7330                    ;----------------------------------------------------------------------
    7331 00000cc2 4996              LDR       A2, $C$CON173         ; [DPU_V7M3_PIPE] |524|  ; [ORIG 16-BIT INS]
    7332 00000cc4 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |524|  ; [ORIG 16-BIT INS]
    7333 00000cc6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |524|  ; [ORIG 16-BIT INS]
    7334                            .dwpsn  file "../MAIN.c",line 526,column 12,is_stmt,isa 1
    7335                    ;----------------------------------------------------------------------
    7336                    ; 526 | int max=100;                                                           
    7337                    ;----------------------------------------------------------------------
    7338 00000cc8 2064              MOVS      A1, #100              ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    7339 00000cca 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |526|  ; [ORIG 16-BIT INS]
    7340                            .dwpsn  file "../MAIN.c",line 527,column 11,is_stmt,isa 1
    7341                    ;----------------------------------------------------------------------
    7342                    ; 527 | int ii=0;                                                              
    7343                    ;----------------------------------------------------------------------
    7344 00000ccc 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    7345 00000cce 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |527|  ; [ORIG 16-BIT INS]
    7346                            .dwpsn  file "../MAIN.c",line 528,column 5,is_stmt,isa 1
    7347                    ;----------------------------------------------------------------------
    7348                    ; 528 | character = UART_InChar();                                             
    7349                    ;----------------------------------------------------------------------
    7350                    $C$DW$214       .dwtag  DW_TAG_TI_branch
    7351                            .dwattr $C$DW$214, DW_AT_low_pc(0x00)
    7352                            .dwattr $C$DW$214, DW_AT_name("UART_InChar")
    7353                            .dwattr $C$DW$214, DW_AT_TI_call
    7354                    
    7355 00000cd0 FFFEF7FF!         BL        UART_InChar           ; [DPU_V7M3_PIPE] |528|  ; [KEEP 32-BIT INS]
    7356                            ; CALL OCCURS {UART_InChar }     ; [] |528| 
    7357 00000cd4 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |528|  ; [KEEP 32-BIT INS]
    7358                            .dwpsn  file "../MAIN.c",line 529,column 11,is_stmt,isa 1
    7359                    ;----------------------------------------------------------------------
    7360                    ; 529 | while(character != CR){                                                
    7361                    ;----------------------------------------------------------------------
    7362 00000cd8 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |529|  ; [KEEP 32-BIT INS]
    7363 00000cdc 280D              CMP       A1, #13               ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    7364 00000cde D028              BEQ       ||$C$L104||           ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    7365                            ; BRANCHCC OCCURS {||$C$L104||}  ; [] |529| 
    7366                    ;* --------------------------------------------------------------------------*
    7367                    ;*   BEGIN LOOP ||$C$L101||
    7368                    ;*
    7369                    ;*   Loop source line                : 529
    7370                    ;*   Loop closing brace source line  : 542
    7371                    ;*   Known Minimum Trip Count        : 1
    7372                    ;*   Known Maximum Trip Count        : 4294967295
    7373                    ;*   Known Max Trip Count Factor     : 1
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  136

    7374                    ;* --------------------------------------------------------------------------*
    7375 00000ce0           ||$C$L101||:    
    7376                            .dwpsn  file "../MAIN.c",line 530,column 9,is_stmt,isa 1
    7377                    ;----------------------------------------------------------------------
    7378                    ; 530 | if(character == BS){                                                   
    7379                    ;----------------------------------------------------------------------
    7380 00000ce0 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |530|  ; [KEEP 32-BIT INS]
    7381 00000ce4 2808              CMP       A1, #8                ; [DPU_V7M3_PIPE] |530|  ; [ORIG 16-BIT INS]
    7382 00000ce6 D10A              BNE       ||$C$L102||           ; [DPU_V7M3_PIPE] |530|  ; [ORIG 16-BIT INS]
    7383                            ; BRANCHCC OCCURS {||$C$L102||}  ; [] |530| 
    7384                    ;* --------------------------------------------------------------------------*
    7385                            .dwpsn  file "../MAIN.c",line 531,column 13,is_stmt,isa 1
    7386                    ;----------------------------------------------------------------------
    7387                    ; 531 | if(length){                                                            
    7388                    ;----------------------------------------------------------------------
    7389 00000ce8 488C              LDR       A1, $C$CON173         ; [DPU_V7M3_PIPE] |531|  ; [ORIG 16-BIT INS]
    7390 00000cea 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |531|  ; [ORIG 16-BIT INS]
    7391 00000cec B1C8              CBZ       A1, ||$C$L103||       ; []  ; [ORIG 16-BIT INS]
    7392                            ; BRANCHCC OCCURS {||$C$L103||}  ; [] |531| 
    7393                    ;* --------------------------------------------------------------------------*
    7394                            .dwpsn  file "../MAIN.c",line 532,column 17,is_stmt,isa 1
    7395                    ;----------------------------------------------------------------------
    7396                    ; 532 | ii--;                                                                  
    7397                    ;----------------------------------------------------------------------
    7398 00000cee 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |532|  ; [ORIG 16-BIT INS]
    7399 00000cf0 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |532|  ; [ORIG 16-BIT INS]
    7400 00000cf2 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |532|  ; [ORIG 16-BIT INS]
    7401                            .dwpsn  file "../MAIN.c",line 533,column 17,is_stmt,isa 1
    7402                    ;----------------------------------------------------------------------
    7403                    ; 533 | length--;                                                              
    7404                    ;----------------------------------------------------------------------
    7405 00000cf4 4989              LDR       A2, $C$CON173         ; [DPU_V7M3_PIPE] |533|  ; [ORIG 16-BIT INS]
    7406 00000cf6 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |533|  ; [ORIG 16-BIT INS]
    7407 00000cf8 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |533|  ; [ORIG 16-BIT INS]
    7408 00000cfa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |533|  ; [ORIG 16-BIT INS]
    7409 00000cfc E011              B         ||$C$L103||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7410                            ; BRANCH OCCURS {||$C$L103||}    ; [] 
    7411                    ;* --------------------------------------------------------------------------*
    7412 00000cfe           ||$C$L102||:    
    7413                            .dwpsn  file "../MAIN.c",line 536,column 14,is_stmt,isa 1
    7414                    ;----------------------------------------------------------------------
    7415                    ; 536 | else if(length < max){                                                 
    7416                    ;----------------------------------------------------------------------
    7417 00000cfe 4987              LDR       A2, $C$CON173         ; [DPU_V7M3_PIPE] |536|  ; [ORIG 16-BIT INS]
    7418 00000d00 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |536|  ; [ORIG 16-BIT INS]
    7419 00000d02 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |536|  ; [ORIG 16-BIT INS]
    7420 00000d04 4288              CMP       A1, A2                ; [DPU_V7M3_PIPE] |536|  ; [ORIG 16-BIT INS]
    7421 00000d06 DD0C              BLE       ||$C$L103||           ; [DPU_V7M3_PIPE] |536|  ; [ORIG 16-BIT INS]
    7422                            ; BRANCHCC OCCURS {||$C$L103||}  ; [] |536| 
    7423                    ;* --------------------------------------------------------------------------*
    7424                            .dwpsn  file "../MAIN.c",line 537,column 13,is_stmt,isa 1
    7425                    ;----------------------------------------------------------------------
    7426                    ; 537 | buffer[ii] = character;                                                
    7427                    ;----------------------------------------------------------------------
    7428 00000d08 9901              LDR       A2, [SP, #4]          ; [DPU_V7M3_PIPE] |537|  ; [ORIG 16-BIT INS]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  137

    7429 00000d0a 4A85              LDR       A3, $C$CON174         ; [DPU_V7M3_PIPE] |537|  ; [ORIG 16-BIT INS]
    7430 00000d0c 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |537|  ; [KEEP 32-BIT INS]
    7431 00000d10 0021F842          STR       A1, [A3, +A2, LSL #2] ; [DPU_V7M3_PIPE] |537|  ; [KEEP 32-BIT INS]
    7432                            .dwpsn  file "../MAIN.c",line 538,column 13,is_stmt,isa 1
    7433                    ;----------------------------------------------------------------------
    7434                    ; 538 | ii++;                                                                  
    7435                    ;----------------------------------------------------------------------
    7436 00000d14 9801              LDR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |538|  ; [ORIG 16-BIT INS]
    7437 00000d16 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |538|  ; [ORIG 16-BIT INS]
    7438 00000d18 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |538|  ; [ORIG 16-BIT INS]
    7439                            .dwpsn  file "../MAIN.c",line 539,column 13,is_stmt,isa 1
    7440                    ;----------------------------------------------------------------------
    7441                    ; 539 | length++;                                                              
    7442                    ;----------------------------------------------------------------------
    7443 00000d1a 4980              LDR       A2, $C$CON173         ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    7444 00000d1c 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    7445 00000d1e 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    7446 00000d20 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |539|  ; [ORIG 16-BIT INS]
    7447                    ;* --------------------------------------------------------------------------*
    7448 00000d22           ||$C$L103||:    
    7449                            .dwpsn  file "../MAIN.c",line 541,column 9,is_stmt,isa 1
    7450                    ;----------------------------------------------------------------------
    7451                    ; 541 | character = UART_InChar();                                             
    7452                    ;----------------------------------------------------------------------
    7453                    $C$DW$215       .dwtag  DW_TAG_TI_branch
    7454                            .dwattr $C$DW$215, DW_AT_low_pc(0x00)
    7455                            .dwattr $C$DW$215, DW_AT_name("UART_InChar")
    7456                            .dwattr $C$DW$215, DW_AT_TI_call
    7457                    
    7458 00000d22 FFFEF7FF!         BL        UART_InChar           ; [DPU_V7M3_PIPE] |541|  ; [KEEP 32-BIT INS]
    7459                            ; CALL OCCURS {UART_InChar }     ; [] |541| 
    7460 00000d26 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |541|  ; [KEEP 32-BIT INS]
    7461                            .dwpsn  file "../MAIN.c",line 529,column 11,is_stmt,isa 1
    7462 00000d2a 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |529|  ; [KEEP 32-BIT INS]
    7463 00000d2e 280D              CMP       A1, #13               ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    7464 00000d30 D1D6              BNE       ||$C$L101||           ; [DPU_V7M3_PIPE] |529|  ; [ORIG 16-BIT INS]
    7465                            ; BRANCHCC OCCURS {||$C$L101||}  ; [] |529| 
    7466                    ;* --------------------------------------------------------------------------*
    7467 00000d32           ||$C$L104||:    
    7468                            .dwpsn  file "../MAIN.c",line 543,column 5,is_stmt,isa 1
    7469                    ;----------------------------------------------------------------------
    7470                    ; 543 | ii = length;                                                           
    7471                    ;----------------------------------------------------------------------
    7472 00000d32 487A              LDR       A1, $C$CON173         ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
    7473 00000d34 6800              LDR       A1, [A1, #0]          ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
    7474 00000d36 9001              STR       A1, [SP, #4]          ; [DPU_V7M3_PIPE] |543|  ; [ORIG 16-BIT INS]
    7475                            .dwpsn  file "../MAIN.c",line 544,column 1,is_stmt,isa 1
    7476                    $C$DW$216       .dwtag  DW_TAG_TI_branch
    7477                            .dwattr $C$DW$216, DW_AT_low_pc(0x00)
    7478                            .dwattr $C$DW$216, DW_AT_TI_return
    7479                    
    7480 00000d38 BD0E              POP       {A2, A3, A4, PC}      ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7481                            .dwcfi  cfa_offset, 0
    7482                            .dwcfi  restore_reg, 3
    7483                            .dwcfi  restore_reg, 2
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  138

    7484                            .dwcfi  restore_reg, 1
    7485                            ; BRANCH OCCURS                  ; [] 
    7486                            .dwattr $C$DW$210, DW_AT_TI_end_file("../MAIN.c")
    7487                            .dwattr $C$DW$210, DW_AT_TI_end_line(0x220)
    7488                            .dwattr $C$DW$210, DW_AT_TI_end_column(0x01)
    7489                            .dwendentry
    7490                            .dwendtag $C$DW$210
    7491                    
    7492                    ;******************************************************************************
    7493                    ;* CONSTANT TABLE                                                             *
    7494                    ;******************************************************************************
    7495 00000d3a                   .sect   ".text"
    7496                            .align  4
    7497 00000d3a E05046C0  ||$C$CON128||:  .bits           0x400fe050,32
         00000d3e 0000400F 
    7498                    
    7499                            .align  4
    7500 00000d3e E640400F  ||$C$CON129||:  .bits           0x400fe640,32
         00000d42 0000400F 
    7501                    
    7502                            .align  4
    7503 00000d42 9090400F  ||$C$CON130||:  .bits           0x40029090,32
         00000d46 00004002 
    7504                    
    7505                            .align  4
    7506 00000d46 90A04002  ||$C$CON131||:  .bits           0x400290a0,32
         00000d4a 00004002 
    7507                    
    7508                            .align  4
    7509 00000d4a 90A44002  ||$C$CON132||:  .bits           0x400290a4,32
         00000d4e 00004002 
    7510                    
    7511                            .align  4
    7512 00000d4e 90804002  ||$C$CON133||:  .bits           0x40029080,32
         00000d52 00004002 
    7513                    
    7514                            .align  4
    7515 00000d52 90984002  ||$C$CON134||:  .bits           0x40029098,32
         00000d56 00004002 
    7516                    
    7517                            .align  4
    7518 00000d56 E6044002  ||$C$CON135||:  .bits           0x400fe604,32
         00000d5a 0000400F 
    7519                    
    7520                            .align  4
    7521 00000d5a 0000400F  ||$C$CON136||:  .bits           0x40030000,32
         00000d5e 00004003 
    7522                    
    7523                            .align  4
    7524 00000d5e 00044003  ||$C$CON137||:  .bits           0x40030004,32
         00000d62 00004003 
    7525                    
    7526                            .align  4
    7527 00000d62 00284003  ||$C$CON138||:  .bits           0x40030028,32
         00000d66 00004003 
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  139

    7528                    
    7529                            .align  4
    7530 00000d66 00384003  ||$C$CON139||:  .bits           0x40030038,32
         00000d6a 00004003 
    7531                    
    7532                            .align  4
    7533 00000d6a 00184003  ||$C$CON140||:  .bits           0x40030018,32
         00000d6e 00004003 
    7534                    
    7535                            .align  4
    7536 00000d6e E4104003  ||$C$CON141||:  .bits           0xe000e410,32
         00000d72 0000E000 
    7537                    
    7538                            .align  4
    7539 00000d72 000CE000  ||$C$CON142||:  .bits           0x4003000c,32
         00000d76 00004003 
    7540                    
    7541                            .align  4
    7542 00000d76 E1004003  ||$C$CON143||:  .bits           0x400fe100,32
         00000d7a 0000400F 
    7543                    
    7544                            .align  4
    7545 00000d7a E638400F  ||$C$CON144||:  .bits           0x400fe638,32
         00000d7e 0000400F 
    7546                    
    7547                            .align  4
    7548 00000d7e 8FC4400F  ||$C$CON145||:  .bits           0x40038fc4,32
         00000d82 00004003 
    7549                    
    7550                            .align  4
    7551 00000d82 9FC44003  ||$C$CON146||:  .bits           0x40039fc4,32
         00000d86 00004003 
    7552                    
    7553                            .align  4
    7554 00000d86 80204003  ||$C$CON147||:  .bits           0x40038020,32
         00000d8a 00004003 
    7555                    
    7556                            .align  4
    7557 00000d8a 90204003  ||$C$CON148||:  .bits           0x40039020,32
         00000d8e 00004003 
    7558                    
    7559                            .align  4
    7560 00000d8e 80004003  ||$C$CON149||:  .bits           0x40038000,32
         00000d92 00004003 
    7561                    
    7562                            .align  4
    7563 00000d92 90004003  ||$C$CON150||:  .bits           0x40039000,32
         00000d96 00004003 
    7564                    
    7565                            .align  4
    7566 00000d96 80304003  ||$C$CON151||:  .bits           0x40038030,32
         00000d9a 00004003 
    7567                    
    7568                            .align  4
    7569 00000d9a 90304003  ||$C$CON152||:  .bits           0x40039030,32
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  140

         00000d9e 00004003 
    7570                    
    7571                            .align  4
    7572 00000d9e 80144003  ||$C$CON153||:  .bits           0x40038014,32
         00000da2 00004003 
    7573                    
    7574                            .align  4
    7575 00000da2 90144003  ||$C$CON154||:  .bits           0x40039014,32
         00000da6 00004003 
    7576                    
    7577                            .align  4
    7578 00000da6 80A04003  ||$C$CON155||:  .bits           0x400380a0,32
         00000daa 00004003 
    7579                    
    7580                            .align  4
    7581 00000daa 90A04003  ||$C$CON156||:  .bits           0x400390a0,32
         00000dae 00004003 
    7582                    
    7583                            .align  4
    7584 00000dae 80A44003  ||$C$CON157||:  .bits           0x400380a4,32
         00000db2 00004003 
    7585                    
    7586                            .align  4
    7587 00000db2 90A44003  ||$C$CON158||:  .bits           0x400390a4,32
         00000db6 00004003 
    7588                    
    7589 00000db8                   .sect   ".text"
    7590                            .clink
    7591                            .thumbfunc update_display
    7592 00000db8                   .thumb
    7593                            .global update_display
    7594                    
    7595                    $C$DW$217       .dwtag  DW_TAG_subprogram
    7596                            .dwattr $C$DW$217, DW_AT_name("update_display")
    7597                            .dwattr $C$DW$217, DW_AT_low_pc(update_display)
    7598                            .dwattr $C$DW$217, DW_AT_high_pc(0x00)
    7599                            .dwattr $C$DW$217, DW_AT_TI_symbol_name("update_display")
    7600                            .dwattr $C$DW$217, DW_AT_external
    7601                            .dwattr $C$DW$217, DW_AT_TI_begin_file("../MAIN.c")
    7602                            .dwattr $C$DW$217, DW_AT_TI_begin_line(0x230)
    7603                            .dwattr $C$DW$217, DW_AT_TI_begin_column(0x06)
    7604                            .dwattr $C$DW$217, DW_AT_decl_file("../MAIN.c")
    7605                            .dwattr $C$DW$217, DW_AT_decl_line(0x230)
    7606                            .dwattr $C$DW$217, DW_AT_decl_column(0x06)
    7607                            .dwattr $C$DW$217, DW_AT_TI_max_frame_size(0x10)
    7608                            .dwpsn  file "../MAIN.c",line 560,column 32,is_stmt,address update_display,isa 1
    7609                    
    7610                            .dwfde $C$DW$CIE, update_display
    7611                    $C$DW$218       .dwtag  DW_TAG_variable
    7612                            .dwattr $C$DW$218, DW_AT_name("current_digit")
    7613                            .dwattr $C$DW$218, DW_AT_TI_symbol_name("current_digit$1")
    7614                            .dwattr $C$DW$218, DW_AT_type(*$C$DW$T$55)
    7615                            .dwattr $C$DW$218, DW_AT_location[DW_OP_addr current_digit$1]
    7616                    
    7617                    $C$DW$219       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  141

    7618                            .dwattr $C$DW$219, DW_AT_name("angle")
    7619                            .dwattr $C$DW$219, DW_AT_TI_symbol_name("angle")
    7620                            .dwattr $C$DW$219, DW_AT_type(*$C$DW$T$10)
    7621                            .dwattr $C$DW$219, DW_AT_location[DW_OP_reg0]
    7622                    
    7623                    
    7624                    ;*****************************************************************************
    7625                    ;* FUNCTION NAME: update_display                                             *
    7626                    ;*                                                                           *
    7627                    ;*   Regs Modified     : A1,A2,A3,A4,SP,SR                                   *
    7628                    ;*   Regs Used         : A1,A2,A3,A4,SP,LR,SR                                *
    7629                    ;*   Local Frame Size  : 0 Args + 12 Auto + 0 Save = 12 byte                 *
    7630                    ;*****************************************************************************
    7631 00000db8           update_display:
    7632                    ;* --------------------------------------------------------------------------*
    7633                            .dwcfi  cfa_offset, 0
    7634 00000db8 0D10F1AD          SUB       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [KEEP 32-BIT INS]
    7635                            .dwcfi  cfa_offset, 16
    7636                    $C$DW$220       .dwtag  DW_TAG_variable
    7637                            .dwattr $C$DW$220, DW_AT_name("angle")
    7638                            .dwattr $C$DW$220, DW_AT_TI_symbol_name("angle")
    7639                            .dwattr $C$DW$220, DW_AT_type(*$C$DW$T$10)
    7640                            .dwattr $C$DW$220, DW_AT_location[DW_OP_breg13 0]
    7641                    
    7642                    $C$DW$221       .dwtag  DW_TAG_variable
    7643                            .dwattr $C$DW$221, DW_AT_name("digits")
    7644                            .dwattr $C$DW$221, DW_AT_TI_symbol_name("digits")
    7645                            .dwattr $C$DW$221, DW_AT_type(*$C$DW$T$56)
    7646                            .dwattr $C$DW$221, DW_AT_location[DW_OP_breg13 4]
    7647                    
    7648                    $C$DW$222       .dwtag  DW_TAG_variable
    7649                            .dwattr $C$DW$222, DW_AT_name("binary_value")
    7650                            .dwattr $C$DW$222, DW_AT_TI_symbol_name("binary_value")
    7651                            .dwattr $C$DW$222, DW_AT_type(*$C$DW$T$55)
    7652                            .dwattr $C$DW$222, DW_AT_location[DW_OP_breg13 8]
    7653                    
    7654                    ;----------------------------------------------------------------------
    7655                    ; 560 | void update_display(int angle) {                                       
    7656                    ; 561 | static uint8_t current_digit = 0;                                      
    7657                    ; 562 | uint8_t digits[3];                                                     
    7658                    ;----------------------------------------------------------------------
    7659 00000dbc 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |560|  ; [ORIG 16-BIT INS]
    7660                            .dwpsn  file "../MAIN.c",line 563,column 5,is_stmt,isa 1
    7661                    ;----------------------------------------------------------------------
    7662                    ; 563 | if(angle<0){                                                           
    7663                    ;----------------------------------------------------------------------
    7664 00000dbe 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |563|  ; [ORIG 16-BIT INS]
    7665 00000dc0 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |563|  ; [ORIG 16-BIT INS]
    7666 00000dc2 D506              BPL       ||$C$L105||           ; [DPU_V7M3_PIPE] |563|  ; [ORIG 16-BIT INS]
    7667                            ; BRANCHCC OCCURS {||$C$L105||}  ; [] |563| 
    7668                    ;* --------------------------------------------------------------------------*
    7669                            .dwpsn  file "../MAIN.c",line 564,column 9,is_stmt,isa 1
    7670                    ;----------------------------------------------------------------------
    7671                    ; 564 | angle=angle*(-1);                                                      
    7672                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  142

    7673 00000dc4 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |564|  ; [ORIG 16-BIT INS]
    7674 00000dc6 4240              RSBS      A1, A1, #0            ; [DPU_V7M3_PIPE] |564|  ; [ORIG 16-BIT INS]
    7675 00000dc8 9000              STR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |564|  ; [ORIG 16-BIT INS]
    7676                            .dwpsn  file "../MAIN.c",line 565,column 9,is_stmt,isa 1
    7677                    ;----------------------------------------------------------------------
    7678                    ; 565 | GPIO_PORTF_DATA_R = 0x08;                                              
    7679                    ; 567 | else{                                                                  
    7680                    ;----------------------------------------------------------------------
    7681 00000dca 4956              LDR       A2, $C$CON175         ; [DPU_V7M3_PIPE] |565|  ; [ORIG 16-BIT INS]
    7682 00000dcc 2008              MOVS      A1, #8                ; [DPU_V7M3_PIPE] |565|  ; [ORIG 16-BIT INS]
    7683 00000dce 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |565|  ; [ORIG 16-BIT INS]
    7684 00000dd0 E004              B         ||$C$L106||           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7685                            ; BRANCH OCCURS {||$C$L106||}    ; [] 
    7686                    ;* --------------------------------------------------------------------------*
    7687 00000dd2           ||$C$L105||:    
    7688                            .dwpsn  file "../MAIN.c",line 568,column 9,is_stmt,isa 1
    7689                    ;----------------------------------------------------------------------
    7690                    ; 568 | GPIO_PORTF_DATA_R &= ~0x08;                                            
    7691                    ; 571 | // Separa o nmero em trs dgitos                                     
    7692                    ;----------------------------------------------------------------------
    7693 00000dd2 4954              LDR       A2, $C$CON175         ; [DPU_V7M3_PIPE] |568|  ; [ORIG 16-BIT INS]
    7694 00000dd4 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |568|  ; [ORIG 16-BIT INS]
    7695 00000dd6 0008F020          BIC       A1, A1, #8            ; [DPU_V7M3_PIPE] |568|  ; [KEEP 32-BIT INS]
    7696 00000dda 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |568|  ; [ORIG 16-BIT INS]
    7697                    ;* --------------------------------------------------------------------------*
    7698 00000ddc           ||$C$L106||:    
    7699                            .dwpsn  file "../MAIN.c",line 572,column 5,is_stmt,isa 1
    7700                    ;----------------------------------------------------------------------
    7701                    ; 572 | digits[0] = (angle / 100) % 10; // Centenas                            
    7702                    ;----------------------------------------------------------------------
    7703 00000ddc 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |572|  ; [ORIG 16-BIT INS]
    7704 00000dde 2064              MOVS      A1, #100              ; [DPU_V7M3_PIPE] |572|  ; [ORIG 16-BIT INS]
    7705 00000de0 220A              MOVS      A3, #10               ; [DPU_V7M3_PIPE] |572|  ; [ORIG 16-BIT INS]
    7706 00000de2 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |572|  ; [KEEP 32-BIT INS]
    7707 00000de6 F1F2FB90          SDIV      A2, A1, A3            ; [DPU_V7M3_PIPE] |572|  ; [KEEP 32-BIT INS]
    7708 00000dea 4351              MULS      A2, A2, A3            ; [DPU_V7M3_PIPE] |572|  ; [ORIG 16-BIT INS]
    7709 00000dec 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |572|  ; [ORIG 16-BIT INS]
    7710 00000dee 0004F88D          STRB      A1, [SP, #4]          ; [DPU_V7M3_PIPE] |572|  ; [KEEP 32-BIT INS]
    7711                            .dwpsn  file "../MAIN.c",line 573,column 5,is_stmt,isa 1
    7712                    ;----------------------------------------------------------------------
    7713                    ; 573 | digits[1] = (angle / 10) % 10;  // Dezenas                             
    7714                    ;----------------------------------------------------------------------
    7715 00000df2 9900              LDR       A2, [SP, #0]          ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    7716 00000df4 200A              MOVS      A1, #10               ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    7717 00000df6 220A              MOVS      A3, #10               ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    7718 00000df8 F0F0FB91          SDIV      A1, A2, A1            ; [DPU_V7M3_PIPE] |573|  ; [KEEP 32-BIT INS]
    7719 00000dfc F1F2FB90          SDIV      A2, A1, A3            ; [DPU_V7M3_PIPE] |573|  ; [KEEP 32-BIT INS]
    7720 00000e00 4351              MULS      A2, A2, A3            ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    7721 00000e02 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |573|  ; [ORIG 16-BIT INS]
    7722 00000e04 0005F88D          STRB      A1, [SP, #5]          ; [DPU_V7M3_PIPE] |573|  ; [KEEP 32-BIT INS]
    7723                            .dwpsn  file "../MAIN.c",line 574,column 5,is_stmt,isa 1
    7724                    ;----------------------------------------------------------------------
    7725                    ; 574 | digits[2] = angle % 10;         // Unidades                            
    7726                    ; 576 | // Desabilita todos os dgitos antes de mudar                          
    7727                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  143

    7728 00000e08 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |574|  ; [ORIG 16-BIT INS]
    7729 00000e0a 220A              MOVS      A3, #10               ; [DPU_V7M3_PIPE] |574|  ; [ORIG 16-BIT INS]
    7730 00000e0c F1F2FB90          SDIV      A2, A1, A3            ; [DPU_V7M3_PIPE] |574|  ; [KEEP 32-BIT INS]
    7731 00000e10 4351              MULS      A2, A2, A3            ; [DPU_V7M3_PIPE] |574|  ; [ORIG 16-BIT INS]
    7732 00000e12 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |574|  ; [ORIG 16-BIT INS]
    7733 00000e14 0006F88D          STRB      A1, [SP, #6]          ; [DPU_V7M3_PIPE] |574|  ; [KEEP 32-BIT INS]
    7734                            .dwpsn  file "../MAIN.c",line 577,column 5,is_stmt,isa 1
    7735                    ;----------------------------------------------------------------------
    7736                    ; 577 | GPIO_PORTB_DATA_R &= ~(DIGIT1 | DIGIT2);                               
    7737                    ;----------------------------------------------------------------------
    7738 00000e18 4943              LDR       A2, $C$CON176         ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    7739 00000e1a 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    7740 00000e1c 00C0F020          BIC       A1, A1, #192          ; [DPU_V7M3_PIPE] |577|  ; [KEEP 32-BIT INS]
    7741 00000e20 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |577|  ; [ORIG 16-BIT INS]
    7742                            .dwpsn  file "../MAIN.c",line 578,column 5,is_stmt,isa 1
    7743                    ;----------------------------------------------------------------------
    7744                    ; 578 | GPIO_PORTF_DATA_R &= ~DIGIT3;                                          
    7745                    ; 580 | // Obtm o valor binrio correspondente ao dgito atual                
    7746                    ;----------------------------------------------------------------------
    7747 00000e22 4940              LDR       A2, $C$CON175         ; [DPU_V7M3_PIPE] |578|  ; [ORIG 16-BIT INS]
    7748 00000e24 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |578|  ; [ORIG 16-BIT INS]
    7749 00000e26 0004F020          BIC       A1, A1, #4            ; [DPU_V7M3_PIPE] |578|  ; [KEEP 32-BIT INS]
    7750 00000e2a 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |578|  ; [ORIG 16-BIT INS]
    7751                            .dwpsn  file "../MAIN.c",line 581,column 26,is_stmt,isa 1
    7752                    ;----------------------------------------------------------------------
    7753                    ; 581 | uint8_t binary_value = digit_to_binary[digits[current_digit]];         
    7754                    ; 583 | // Configura os pinos do decodificador                                 
    7755                    ;----------------------------------------------------------------------
    7756 00000e2c 4840              LDR       A1, $C$CON178         ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    7757 00000e2e 493F              LDR       A2, $C$CON177         ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    7758 00000e30 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    7759 00000e32 4468              ADD       A1, SP, A1            ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    7760 00000e34 7900              LDRB      A1, [A1, #4]          ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    7761 00000e36 5C08              LDRB      A1, [A2, +A1]         ; [DPU_V7M3_PIPE] |581|  ; [ORIG 16-BIT INS]
    7762 00000e38 0008F88D          STRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |581|  ; [KEEP 32-BIT INS]
    7763                            .dwpsn  file "../MAIN.c",line 584,column 5,is_stmt,isa 1
    7764                    ;----------------------------------------------------------------------
    7765                    ; 584 | GPIO_PORTB_DATA_R = (GPIO_PORTB_DATA_R & ~(DECODE_A | DECODE_B | DECODE
    7766                    ;     | _C | DECODE_D)) |                                                      
    7767                    ; 585 |         ((binary_value & 0x01) ? DECODE_A : 0) |                       
    7768                    ; 586 |         ((binary_value & 0x02) ? DECODE_B : 0) |                       
    7769                    ; 587 |         ((binary_value & 0x04) ? DECODE_C : 0) |                       
    7770                    ; 588 |         ((binary_value & 0x08) ? DECODE_D : 0);                        
    7771                    ; 590 | // Ativa o dgito correspondente                                       
    7772                    ;----------------------------------------------------------------------
    7773 00000e3c 0008F89D          LDRB      A1, [SP, #8]          ; [DPU_V7M3_PIPE] |584|  ; [KEEP 32-BIT INS]
    7774 00000e40 0840              LSRS      A1, A1, #1            ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7775 00000e42 D301              BCC       ||$C$L107||           ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7776                            ; BRANCHCC OCCURS {||$C$L107||}  ; [] |584| 
    7777                    ;* --------------------------------------------------------------------------*
    7778 00000e44 2001              MOVS      A1, #1                ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7779 00000e46 E000              B         ||$C$L108||           ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7780                            ; BRANCH OCCURS {||$C$L108||}    ; [] |584| 
    7781                    ;* --------------------------------------------------------------------------*
    7782 00000e48           ||$C$L107||:    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  144

    7783 00000e48 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7784                    ;* --------------------------------------------------------------------------*
    7785 00000e4a           ||$C$L108||:    
    7786 00000e4a 4937              LDR       A2, $C$CON176         ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7787 00000e4c 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |584|  ; [KEEP 32-BIT INS]
    7788 00000e50 6809              LDR       A2, [A2, #0]          ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7789 00000e52 0133F021          BIC       A2, A2, #51           ; [DPU_V7M3_PIPE] |584|  ; [KEEP 32-BIT INS]
    7790 00000e56 4301              ORRS      A2, A1, A2            ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7791 00000e58 0890              LSRS      A1, A3, #2            ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7792 00000e5a D301              BCC       ||$C$L109||           ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7793                            ; BRANCHCC OCCURS {||$C$L109||}  ; [] |584| 
    7794                    ;* --------------------------------------------------------------------------*
    7795 00000e5c 2002              MOVS      A1, #2                ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7796 00000e5e E000              B         ||$C$L110||           ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7797                            ; BRANCH OCCURS {||$C$L110||}    ; [] |584| 
    7798                    ;* --------------------------------------------------------------------------*
    7799 00000e60           ||$C$L109||:    
    7800 00000e60 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7801                    ;* --------------------------------------------------------------------------*
    7802 00000e62           ||$C$L110||:    
    7803 00000e62 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |584|  ; [KEEP 32-BIT INS]
    7804 00000e66 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7805 00000e68 08D1              LSRS      A2, A3, #3            ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7806 00000e6a D301              BCC       ||$C$L111||           ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7807                            ; BRANCHCC OCCURS {||$C$L111||}  ; [] |584| 
    7808                    ;* --------------------------------------------------------------------------*
    7809 00000e6c 2110              MOVS      A2, #16               ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7810 00000e6e E000              B         ||$C$L112||           ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7811                            ; BRANCH OCCURS {||$C$L112||}    ; [] |584| 
    7812                    ;* --------------------------------------------------------------------------*
    7813 00000e70           ||$C$L111||:    
    7814 00000e70 2100              MOVS      A2, #0                ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7815                    ;* --------------------------------------------------------------------------*
    7816 00000e72           ||$C$L112||:    
    7817 00000e72 2008F89D          LDRB      A3, [SP, #8]          ; [DPU_V7M3_PIPE] |584|  ; [KEEP 32-BIT INS]
    7818 00000e76 4301              ORRS      A2, A2, A1            ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7819 00000e78 0910              LSRS      A1, A3, #4            ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7820 00000e7a D301              BCC       ||$C$L113||           ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7821                            ; BRANCHCC OCCURS {||$C$L113||}  ; [] |584| 
    7822                    ;* --------------------------------------------------------------------------*
    7823 00000e7c 2020              MOVS      A1, #32               ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7824 00000e7e E000              B         ||$C$L114||           ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7825                            ; BRANCH OCCURS {||$C$L114||}    ; [] |584| 
    7826                    ;* --------------------------------------------------------------------------*
    7827 00000e80           ||$C$L113||:    
    7828 00000e80 2000              MOVS      A1, #0                ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7829                    ;* --------------------------------------------------------------------------*
    7830 00000e82           ||$C$L114||:    
    7831 00000e82 4A29              LDR       A3, $C$CON176         ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7832 00000e84 4308              ORRS      A1, A1, A2            ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7833 00000e86 6010              STR       A1, [A3, #0]          ; [DPU_V7M3_PIPE] |584|  ; [ORIG 16-BIT INS]
    7834                            .dwpsn  file "../MAIN.c",line 591,column 5,is_stmt,isa 1
    7835                    ;----------------------------------------------------------------------
    7836                    ; 591 | switch (current_digit) {                                               
    7837                    ; 592 | case 0:                                                                
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  145

    7838                    ;----------------------------------------------------------------------
    7839 00000e88 E017              B         ||$C$L118||           ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    7840                            ; BRANCH OCCURS {||$C$L118||}    ; [] |591| 
    7841                    ;* --------------------------------------------------------------------------*
    7842 00000e8a           ||$C$L115||:    
    7843                            .dwpsn  file "../MAIN.c",line 593,column 9,is_stmt,isa 1
    7844                    ;----------------------------------------------------------------------
    7845                    ; 593 | if(angle>=100){GPIO_PORTB_DATA_R |= DIGIT1;}                           
    7846                    ;----------------------------------------------------------------------
    7847 00000e8a 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    7848 00000e8c 2864              CMP       A1, #100              ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    7849 00000e8e DB1C              BLT       ||$C$L119||           ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    7850                            ; BRANCHCC OCCURS {||$C$L119||}  ; [] |593| 
    7851                    ;* --------------------------------------------------------------------------*
    7852                            .dwpsn  file "../MAIN.c",line 593,column 24,is_stmt,isa 1
    7853 00000e90 4925              LDR       A2, $C$CON176         ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    7854 00000e92 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    7855 00000e94 0040F040          ORR       A1, A1, #64           ; [DPU_V7M3_PIPE] |593|  ; [KEEP 32-BIT INS]
    7856 00000e98 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |593|  ; [ORIG 16-BIT INS]
    7857                            .dwpsn  file "../MAIN.c",line 594,column 9,is_stmt,isa 1
    7858                    ;----------------------------------------------------------------------
    7859                    ; 594 | break;                                                                 
    7860                    ; 595 | case 1:                                                                
    7861                    ;----------------------------------------------------------------------
    7862 00000e9a E016              B         ||$C$L119||           ; [DPU_V7M3_PIPE] |594|  ; [ORIG 16-BIT INS]
    7863                            ; BRANCH OCCURS {||$C$L119||}    ; [] |594| 
    7864                    ;* --------------------------------------------------------------------------*
    7865 00000e9c           ||$C$L116||:    
    7866                            .dwpsn  file "../MAIN.c",line 596,column 9,is_stmt,isa 1
    7867                    ;----------------------------------------------------------------------
    7868                    ; 596 | if(angle>=10){GPIO_PORTB_DATA_R |= DIGIT2;}                            
    7869                    ;----------------------------------------------------------------------
    7870 00000e9c 9800              LDR       A1, [SP, #0]          ; [DPU_V7M3_PIPE] |596|  ; [ORIG 16-BIT INS]
    7871 00000e9e 280A              CMP       A1, #10               ; [DPU_V7M3_PIPE] |596|  ; [ORIG 16-BIT INS]
    7872 00000ea0 DB13              BLT       ||$C$L119||           ; [DPU_V7M3_PIPE] |596|  ; [ORIG 16-BIT INS]
    7873                            ; BRANCHCC OCCURS {||$C$L119||}  ; [] |596| 
    7874                    ;* --------------------------------------------------------------------------*
    7875                            .dwpsn  file "../MAIN.c",line 596,column 23,is_stmt,isa 1
    7876 00000ea2 4921              LDR       A2, $C$CON176         ; [DPU_V7M3_PIPE] |596|  ; [ORIG 16-BIT INS]
    7877 00000ea4 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |596|  ; [ORIG 16-BIT INS]
    7878 00000ea6 0080F040          ORR       A1, A1, #128          ; [DPU_V7M3_PIPE] |596|  ; [KEEP 32-BIT INS]
    7879 00000eaa 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |596|  ; [ORIG 16-BIT INS]
    7880                            .dwpsn  file "../MAIN.c",line 597,column 9,is_stmt,isa 1
    7881                    ;----------------------------------------------------------------------
    7882                    ; 597 | break;                                                                 
    7883                    ; 598 | case 2:                                                                
    7884                    ;----------------------------------------------------------------------
    7885 00000eac E00D              B         ||$C$L119||           ; [DPU_V7M3_PIPE] |597|  ; [ORIG 16-BIT INS]
    7886                            ; BRANCH OCCURS {||$C$L119||}    ; [] |597| 
    7887                    ;* --------------------------------------------------------------------------*
    7888 00000eae           ||$C$L117||:    
    7889                            .dwpsn  file "../MAIN.c",line 599,column 9,is_stmt,isa 1
    7890                    ;----------------------------------------------------------------------
    7891                    ; 599 | GPIO_PORTF_DATA_R |= DIGIT3;                                           
    7892                    ;----------------------------------------------------------------------
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  146

    7893 00000eae 491D              LDR       A2, $C$CON175         ; [DPU_V7M3_PIPE] |599|  ; [ORIG 16-BIT INS]
    7894 00000eb0 6808              LDR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |599|  ; [ORIG 16-BIT INS]
    7895 00000eb2 0004F040          ORR       A1, A1, #4            ; [DPU_V7M3_PIPE] |599|  ; [KEEP 32-BIT INS]
    7896 00000eb6 6008              STR       A1, [A2, #0]          ; [DPU_V7M3_PIPE] |599|  ; [ORIG 16-BIT INS]
    7897                            .dwpsn  file "../MAIN.c",line 600,column 9,is_stmt,isa 1
    7898                    ;----------------------------------------------------------------------
    7899                    ; 600 | break;                                                                 
    7900                    ; 603 | // Avana para o prximo dgito                                        
    7901                    ;----------------------------------------------------------------------
    7902 00000eb8 E007              B         ||$C$L119||           ; [DPU_V7M3_PIPE] |600|  ; [ORIG 16-BIT INS]
    7903                            ; BRANCH OCCURS {||$C$L119||}    ; [] |600| 
    7904                    ;* --------------------------------------------------------------------------*
    7905                    ;* --------------------------------------------------------------------------*
    7906 00000eba           ||$C$L118||:    
    7907                            .dwpsn  file "../MAIN.c",line 591,column 5,is_stmt,isa 1
    7908 00000eba 481D              LDR       A1, $C$CON178         ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    7909 00000ebc 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    7910 00000ebe 2800              CMP       A1, #0                ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    7911 00000ec0 D0E3              BEQ       ||$C$L115||           ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    7912                            ; BRANCHCC OCCURS {||$C$L115||}  ; [] |591| 
    7913                    ;* --------------------------------------------------------------------------*
    7914 00000ec2 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    7915 00000ec4 D0EA              BEQ       ||$C$L116||           ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    7916                            ; BRANCHCC OCCURS {||$C$L116||}  ; [] |591| 
    7917                    ;* --------------------------------------------------------------------------*
    7918 00000ec6 1E40              SUBS      A1, A1, #1            ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    7919 00000ec8 D0F1              BEQ       ||$C$L117||           ; [DPU_V7M3_PIPE] |591|  ; [ORIG 16-BIT INS]
    7920                            ; BRANCHCC OCCURS {||$C$L117||}  ; [] |591| 
    7921                    ;* --------------------------------------------------------------------------*
    7922 00000eca           ||$C$L119||:    
    7923                            .dwpsn  file "../MAIN.c",line 604,column 5,is_stmt,isa 1
    7924                    ;----------------------------------------------------------------------
    7925                    ; 604 | current_digit = (current_digit + 1) % 3;                               
    7926                    ;----------------------------------------------------------------------
    7927 00000eca 4819              LDR       A1, $C$CON178         ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    7928 00000ecc 4A18              LDR       A3, $C$CON178         ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    7929 00000ece 7800              LDRB      A1, [A1, #0]          ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    7930 00000ed0 2303              MOVS      A4, #3                ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    7931 00000ed2 1C40              ADDS      A1, A1, #1            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    7932 00000ed4 F1F3FB90          SDIV      A2, A1, A4            ; [DPU_V7M3_PIPE] |604|  ; [KEEP 32-BIT INS]
    7933 00000ed8 4359              MULS      A2, A2, A4            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    7934 00000eda 1A40              SUBS      A1, A1, A2            ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    7935 00000edc 7010              STRB      A1, [A3, #0]          ; [DPU_V7M3_PIPE] |604|  ; [ORIG 16-BIT INS]
    7936                            .dwpsn  file "../MAIN.c",line 605,column 1,is_stmt,isa 1
    7937 00000ede B004              ADD       SP, SP, #16           ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7938                            .dwcfi  cfa_offset, 0
    7939                    $C$DW$223       .dwtag  DW_TAG_TI_branch
    7940                            .dwattr $C$DW$223, DW_AT_low_pc(0x00)
    7941                            .dwattr $C$DW$223, DW_AT_TI_return
    7942                    
    7943 00000ee0 4770              BX        LR                    ; [DPU_V7M3_PIPE]  ; [ORIG 16-BIT INS]
    7944                            ; BRANCH OCCURS                  ; [] 
    7945                            .dwattr $C$DW$217, DW_AT_TI_end_file("../MAIN.c")
    7946                            .dwattr $C$DW$217, DW_AT_TI_end_line(0x25d)
    7947                            .dwattr $C$DW$217, DW_AT_TI_end_column(0x01)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  147

    7948                            .dwendentry
    7949                            .dwendtag $C$DW$217
    7950                    
    7951                    ;******************************************************************************
    7952                    ;* CONSTANT TABLE                                                             *
    7953                    ;******************************************************************************
    7954 00000056                   .sect   ".text:__isnan"
    7955                            .align  4
    7956 00000056 FFFF46C0  ||$C$CON1||:    .bits           0xfffff,32
         0000005a 0000000F 
    7957                    
    7958                    ;******************************************************************************
    7959                    ;* CONSTANT TABLE                                                             *
    7960                    ;******************************************************************************
    7961 00000056                   .sect   ".text:__isnanl"
    7962                            .align  4
    7963 00000056 FFFF46C0  ||$C$CON2||:    .bits           0xfffff,32
         0000005a 0000000F 
    7964                    
    7965                    ;******************************************************************************
    7966                    ;* CONSTANT TABLE                                                             *
    7967                    ;******************************************************************************
    7968 00000050                   .sect   ".text:__isinf"
    7969                            .align  4
    7970 00000050 000FFFFF  ||$C$CON3||:    .bits           0xfffff,32
    7971                    
    7972                    ;******************************************************************************
    7973                    ;* CONSTANT TABLE                                                             *
    7974                    ;******************************************************************************
    7975 00000050                   .sect   ".text:__isinfl"
    7976                            .align  4
    7977 00000050 000FFFFF  ||$C$CON4||:    .bits           0xfffff,32
    7978                    
    7979                    ;******************************************************************************
    7980                    ;* CONSTANT TABLE                                                             *
    7981                    ;******************************************************************************
    7982 000000a8                   .sect   ".text:__fpclassify"
    7983                            .align  4
    7984 000000a8 000FFFFF  ||$C$CON5||:    .bits           0xfffff,32
    7985                    
    7986                    ;******************************************************************************
    7987                    ;* CONSTANT TABLE                                                             *
    7988                    ;******************************************************************************
    7989 000000a8                   .sect   ".text:__fpclassifyl"
    7990                            .align  4
    7991 000000a8 000FFFFF  ||$C$CON6||:    .bits           0xfffff,32
    7992                    
    7993                    ;******************************************************************************
    7994                    ;* CONSTANT TABLE                                                             *
    7995                    ;******************************************************************************
    7996 00000ee2                   .sect   ".text"
    7997                            .align  4
    7998 00000ee2 E61846C0  ||$C$CON159||:  .bits           0x400fe618,32
         00000ee6 0000400F 
    7999                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  148

    8000                            .align  4
    8001 00000ee6 EA08400F  ||$C$CON160||:  .bits           0x400fea08,32
         00000eea 0000400F 
    8002                    
    8003                            .align  4
    8004 00000eea C030400F  ||$C$CON161||:  .bits           0x4000c030,32
         00000eee 00004000 
    8005                    
    8006                            .align  4
    8007 00000eee C0244000  ||$C$CON162||:  .bits           0x4000c024,32
         00000ef2 00004000 
    8008                    
    8009                            .align  4
    8010 00000ef2 C0284000  ||$C$CON163||:  .bits           0x4000c028,32
         00000ef6 00004000 
    8011                    
    8012                            .align  4
    8013 00000ef6 C02C4000  ||$C$CON164||:  .bits           0x4000c02c,32
         00000efa 00004000 
    8014                    
    8015                            .align  4
    8016 00000efa 44204000  ||$C$CON165||:  .bits           0x40004420,32
         00000efe 00004000 
    8017                    
    8018                            .align  4
    8019 00000efe 451C4000  ||$C$CON166||:  .bits           0x4000451c,32
         00000f02 00004000 
    8020                    
    8021                            .align  4
    8022 00000f02 452C4000  ||$C$CON167||:  .bits           0x4000452c,32
         00000f06 00004000 
    8023                    
    8024                            .align  4
    8025 00000f06 45284000  ||$C$CON168||:  .bits           0x40004528,32
         00000f0a 00004000 
    8026                    
    8027                            .align  4
    8028 00000f0a C0344000  ||$C$CON169||:  .bits           0x4000c034,32
         00000f0e 00004000 
    8029                    
    8030                            .align  4
    8031 00000f0e C0384000  ||$C$CON170||:  .bits           0x4000c038,32
         00000f12 00004000 
    8032                    
    8033                            .align  4
    8034 00000f12 E4144000  ||$C$CON171||:  .bits           0xe000e414,32
         00000f16 0000E000 
    8035                    
    8036                            .align  4
    8037 00000f16 E608E000  ||$C$CON172||:  .bits           0x400fe608,32
         00000f1a 0000400F 
    8038                    
    8039                            .align  4
    8040 00000f1a 0000400F! ||$C$CON173||:  .bits   length,32
         00000f1e 00000000 
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  149

    8041                            .align  4
    8042 00000f1e 00000000! ||$C$CON174||:  .bits   buffer,32
         00000f22 00000000 
    8043                            .align  4
    8044 00000f22 53FC0000  ||$C$CON175||:  .bits           0x400253fc,32
         00000f26 00004002 
    8045                    
    8046                            .align  4
    8047 00000f26 53FC4002  ||$C$CON176||:  .bits           0x400053fc,32
         00000f2a 00004000 
    8048                    
    8049                            .align  4
    8050 00000f2a 00004000! ||$C$CON177||:  .bits   digit_to_binary,32
         00000f2e 00000000 
    8051                            .align  4
    8052 00000f2e 00000000! ||$C$CON178||:  .bits   current_digit$1,32
         00000f32 00000000 
    8053                    ;*****************************************************************************
    8054                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    8055                    ;*****************************************************************************
    8056                            .global StartCritical
    8057                            .global EnableInterrupts
    8058                            .global EndCritical
    8059                            .global UART_InChar
    8060                            .global __aeabi_ui2d
    8061                            .global __aeabi_dsub
    8062                            .global __aeabi_d2iz
    8063                            .global __aeabi_i2d
    8064                            .global __aeabi_dmul
    8065                            .global __aeabi_d2f
    8066                            .global __aeabi_cdcmple
    8067                    ;*****************************************************************************
    8068                    ;* SECTION GROUPS                                                            *
    8069                    ;*****************************************************************************
    8070                            .group    "__fpclassify", 1
    8071                            .gmember  ".text:__fpclassify"
    8072                            .endgroup
    8073                            .group    "__fpclassifyf", 1
    8074                            .gmember  ".text:__fpclassifyf"
    8075                            .endgroup
    8076                            .group    "__fpclassifyl", 1
    8077                            .gmember  ".text:__fpclassifyl"
    8078                            .endgroup
    8079                            .group    "__isfinite", 1
    8080                            .gmember  ".text:__isfinite"
    8081                            .endgroup
    8082                            .group    "__isfinitef", 1
    8083                            .gmember  ".text:__isfinitef"
    8084                            .endgroup
    8085                            .group    "__isfinitel", 1
    8086                            .gmember  ".text:__isfinitel"
    8087                            .endgroup
    8088                            .group    "__isinf", 1
    8089                            .gmember  ".text:__isinf"
    8090                            .endgroup
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  150

    8091                            .group    "__isinff", 1
    8092                            .gmember  ".text:__isinff"
    8093                            .endgroup
    8094                            .group    "__isinfl", 1
    8095                            .gmember  ".text:__isinfl"
    8096                            .endgroup
    8097                            .group    "__isnan", 1
    8098                            .gmember  ".text:__isnan"
    8099                            .endgroup
    8100                            .group    "__isnanf", 1
    8101                            .gmember  ".text:__isnanf"
    8102                            .endgroup
    8103                            .group    "__isnanl", 1
    8104                            .gmember  ".text:__isnanl"
    8105                            .endgroup
    8106                            .group    "__isnormal", 1
    8107                            .gmember  ".text:__isnormal"
    8108                            .endgroup
    8109                            .group    "__isnormalf", 1
    8110                            .gmember  ".text:__isnormalf"
    8111                            .endgroup
    8112                            .group    "__isnormall", 1
    8113                            .gmember  ".text:__isnormall"
    8114                            .endgroup
    8115                            .group    "__signbit", 1
    8116                            .gmember  ".text:__signbit"
    8117                            .endgroup
    8118                            .group    "__signbitf", 1
    8119                            .gmember  ".text:__signbitf"
    8120                            .endgroup
    8121                            .group    "__signbitl", 1
    8122                            .gmember  ".text:__signbitl"
    8123                            .endgroup
    8124                    
    8125                    
    8126                    ;******************************************************************************
    8127                    ;* BUILD ATTRIBUTES                                                           *
    8128                    ;******************************************************************************
    8129                            .battr "aeabi", Tag_File, 1, Tag_ABI_PCS_wchar_t(2)
    8130                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_rounding(0)
    8131                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_denormal(0)
    8132                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_exceptions(0)
    8133                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_number_model(1)
    8134                            .battr "aeabi", Tag_File, 1, Tag_ABI_enum_size(0)
    8135                            .battr "aeabi", Tag_File, 1, Tag_ABI_optimization_goals(5)
    8136                            .battr "aeabi", Tag_File, 1, Tag_ABI_FP_optimization_goals(0)
    8137                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    8138                            .battr "TI", Tag_File, 1, Tag_FP_interface(0)
    8139                    
    8140                    ;******************************************************************************
    8141                    ;* TYPE INFORMATION                                                           *
    8142                    ;******************************************************************************
    8143                    
    8144                    $C$DW$T$21      .dwtag  DW_TAG_structure_type
    8145                            .dwattr $C$DW$T$21, DW_AT_byte_size(0x10)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  151

    8146                    $C$DW$224       .dwtag  DW_TAG_member
    8147                            .dwattr $C$DW$224, DW_AT_type(*$C$DW$T$14)
    8148                            .dwattr $C$DW$224, DW_AT_name("__max_align1")
    8149                            .dwattr $C$DW$224, DW_AT_TI_symbol_name("__max_align1")
    8150                            .dwattr $C$DW$224, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    8151                            .dwattr $C$DW$224, DW_AT_accessibility(DW_ACCESS_public)
    8152                            .dwattr $C$DW$224, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8153                            .dwattr $C$DW$224, DW_AT_decl_line(0x7b)
    8154                            .dwattr $C$DW$224, DW_AT_decl_column(0x0c)
    8155                    
    8156                    $C$DW$225       .dwtag  DW_TAG_member
    8157                            .dwattr $C$DW$225, DW_AT_type(*$C$DW$T$18)
    8158                            .dwattr $C$DW$225, DW_AT_name("__max_align2")
    8159                            .dwattr $C$DW$225, DW_AT_TI_symbol_name("__max_align2")
    8160                            .dwattr $C$DW$225, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    8161                            .dwattr $C$DW$225, DW_AT_accessibility(DW_ACCESS_public)
    8162                            .dwattr $C$DW$225, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8163                            .dwattr $C$DW$225, DW_AT_decl_line(0x7c)
    8164                            .dwattr $C$DW$225, DW_AT_decl_column(0x0e)
    8165                    
    8166                            .dwattr $C$DW$T$21, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8167                            .dwattr $C$DW$T$21, DW_AT_decl_line(0x7a)
    8168                            .dwattr $C$DW$T$21, DW_AT_decl_column(0x10)
    8169                            .dwendtag $C$DW$T$21
    8170                    
    8171                    $C$DW$T$26      .dwtag  DW_TAG_typedef
    8172                            .dwattr $C$DW$T$26, DW_AT_name("__max_align_t")
    8173                            .dwattr $C$DW$T$26, DW_AT_type(*$C$DW$T$21)
    8174                            .dwattr $C$DW$T$26, DW_AT_language(DW_LANG_C)
    8175                            .dwattr $C$DW$T$26, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8176                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x7d)
    8177                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x03)
    8178                    
    8179                    
    8180                    $C$DW$T$22      .dwtag  DW_TAG_structure_type
    8181                            .dwattr $C$DW$T$22, DW_AT_byte_size(0x08)
    8182                    $C$DW$226       .dwtag  DW_TAG_member
    8183                            .dwattr $C$DW$226, DW_AT_type(*$C$DW$T$10)
    8184                            .dwattr $C$DW$226, DW_AT_name("quot")
    8185                            .dwattr $C$DW$226, DW_AT_TI_symbol_name("quot")
    8186                            .dwattr $C$DW$226, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    8187                            .dwattr $C$DW$226, DW_AT_accessibility(DW_ACCESS_public)
    8188                            .dwattr $C$DW$226, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8189                            .dwattr $C$DW$226, DW_AT_decl_line(0x4e)
    8190                            .dwattr $C$DW$226, DW_AT_decl_column(0x16)
    8191                    
    8192                    $C$DW$227       .dwtag  DW_TAG_member
    8193                            .dwattr $C$DW$227, DW_AT_type(*$C$DW$T$10)
    8194                            .dwattr $C$DW$227, DW_AT_name("rem")
    8195                            .dwattr $C$DW$227, DW_AT_TI_symbol_name("rem")
    8196                            .dwattr $C$DW$227, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    8197                            .dwattr $C$DW$227, DW_AT_accessibility(DW_ACCESS_public)
    8198                            .dwattr $C$DW$227, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8199                            .dwattr $C$DW$227, DW_AT_decl_line(0x4e)
    8200                            .dwattr $C$DW$227, DW_AT_decl_column(0x1c)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  152

    8201                    
    8202                            .dwattr $C$DW$T$22, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8203                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x4e)
    8204                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x10)
    8205                            .dwendtag $C$DW$T$22
    8206                    
    8207                    $C$DW$T$27      .dwtag  DW_TAG_typedef
    8208                            .dwattr $C$DW$T$27, DW_AT_name("div_t")
    8209                            .dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$22)
    8210                            .dwattr $C$DW$T$27, DW_AT_language(DW_LANG_C)
    8211                            .dwattr $C$DW$T$27, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8212                            .dwattr $C$DW$T$27, DW_AT_decl_line(0x4e)
    8213                            .dwattr $C$DW$T$27, DW_AT_decl_column(0x23)
    8214                    
    8215                    
    8216                    $C$DW$T$23      .dwtag  DW_TAG_structure_type
    8217                            .dwattr $C$DW$T$23, DW_AT_byte_size(0x08)
    8218                    $C$DW$228       .dwtag  DW_TAG_member
    8219                            .dwattr $C$DW$228, DW_AT_type(*$C$DW$T$10)
    8220                            .dwattr $C$DW$228, DW_AT_name("quot")
    8221                            .dwattr $C$DW$228, DW_AT_TI_symbol_name("quot")
    8222                            .dwattr $C$DW$228, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    8223                            .dwattr $C$DW$228, DW_AT_accessibility(DW_ACCESS_public)
    8224                            .dwattr $C$DW$228, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8225                            .dwattr $C$DW$228, DW_AT_decl_line(0x53)
    8226                            .dwattr $C$DW$228, DW_AT_decl_column(0x16)
    8227                    
    8228                    $C$DW$229       .dwtag  DW_TAG_member
    8229                            .dwattr $C$DW$229, DW_AT_type(*$C$DW$T$10)
    8230                            .dwattr $C$DW$229, DW_AT_name("rem")
    8231                            .dwattr $C$DW$229, DW_AT_TI_symbol_name("rem")
    8232                            .dwattr $C$DW$229, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    8233                            .dwattr $C$DW$229, DW_AT_accessibility(DW_ACCESS_public)
    8234                            .dwattr $C$DW$229, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8235                            .dwattr $C$DW$229, DW_AT_decl_line(0x53)
    8236                            .dwattr $C$DW$229, DW_AT_decl_column(0x1c)
    8237                    
    8238                            .dwattr $C$DW$T$23, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8239                            .dwattr $C$DW$T$23, DW_AT_decl_line(0x53)
    8240                            .dwattr $C$DW$T$23, DW_AT_decl_column(0x10)
    8241                            .dwendtag $C$DW$T$23
    8242                    
    8243                    $C$DW$T$28      .dwtag  DW_TAG_typedef
    8244                            .dwattr $C$DW$T$28, DW_AT_name("ldiv_t")
    8245                            .dwattr $C$DW$T$28, DW_AT_type(*$C$DW$T$23)
    8246                            .dwattr $C$DW$T$28, DW_AT_language(DW_LANG_C)
    8247                            .dwattr $C$DW$T$28, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8248                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x53)
    8249                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x23)
    8250                    
    8251                    
    8252                    $C$DW$T$24      .dwtag  DW_TAG_structure_type
    8253                            .dwattr $C$DW$T$24, DW_AT_byte_size(0x10)
    8254                    $C$DW$230       .dwtag  DW_TAG_member
    8255                            .dwattr $C$DW$230, DW_AT_type(*$C$DW$T$14)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  153

    8256                            .dwattr $C$DW$230, DW_AT_name("quot")
    8257                            .dwattr $C$DW$230, DW_AT_TI_symbol_name("quot")
    8258                            .dwattr $C$DW$230, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    8259                            .dwattr $C$DW$230, DW_AT_accessibility(DW_ACCESS_public)
    8260                            .dwattr $C$DW$230, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8261                            .dwattr $C$DW$230, DW_AT_decl_line(0x5b)
    8262                            .dwattr $C$DW$230, DW_AT_decl_column(0x1c)
    8263                    
    8264                    $C$DW$231       .dwtag  DW_TAG_member
    8265                            .dwattr $C$DW$231, DW_AT_type(*$C$DW$T$14)
    8266                            .dwattr $C$DW$231, DW_AT_name("rem")
    8267                            .dwattr $C$DW$231, DW_AT_TI_symbol_name("rem")
    8268                            .dwattr $C$DW$231, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    8269                            .dwattr $C$DW$231, DW_AT_accessibility(DW_ACCESS_public)
    8270                            .dwattr $C$DW$231, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    8271                            .dwattr $C$DW$231, DW_AT_decl_line(0x5b)
    8272                            .dwattr $C$DW$231, DW_AT_decl_column(0x22)
    8273                    
    8274                            .dwattr $C$DW$T$24, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8275                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x5b)
    8276                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x10)
    8277                            .dwendtag $C$DW$T$24
    8278                    
    8279                    $C$DW$T$29      .dwtag  DW_TAG_typedef
    8280                            .dwattr $C$DW$T$29, DW_AT_name("lldiv_t")
    8281                            .dwattr $C$DW$T$29, DW_AT_type(*$C$DW$T$24)
    8282                            .dwattr $C$DW$T$29, DW_AT_language(DW_LANG_C)
    8283                            .dwattr $C$DW$T$29, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8284                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x5b)
    8285                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x29)
    8286                    
    8287                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    8288                            .dwattr $C$DW$T$2, DW_AT_name("void")
    8289                    
    8290                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    8291                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    8292                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    8293                    
    8294                    
    8295                    $C$DW$T$30      .dwtag  DW_TAG_subroutine_type
    8296                            .dwattr $C$DW$T$30, DW_AT_language(DW_LANG_C)
    8297                            .dwendtag $C$DW$T$30
    8298                    
    8299                    $C$DW$T$31      .dwtag  DW_TAG_pointer_type
    8300                            .dwattr $C$DW$T$31, DW_AT_type(*$C$DW$T$30)
    8301                            .dwattr $C$DW$T$31, DW_AT_address_class(0x20)
    8302                    
    8303                    $C$DW$T$32      .dwtag  DW_TAG_typedef
    8304                            .dwattr $C$DW$T$32, DW_AT_name("__TI_atexit_fn")
    8305                            .dwattr $C$DW$T$32, DW_AT_type(*$C$DW$T$31)
    8306                            .dwattr $C$DW$T$32, DW_AT_language(DW_LANG_C)
    8307                            .dwattr $C$DW$T$32, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8308                            .dwattr $C$DW$T$32, DW_AT_decl_line(0xc7)
    8309                            .dwattr $C$DW$T$32, DW_AT_decl_column(0x14)
    8310                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  154

    8311                    $C$DW$T$45      .dwtag  DW_TAG_const_type
    8312                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$2)
    8313                    
    8314                    $C$DW$T$46      .dwtag  DW_TAG_pointer_type
    8315                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    8316                            .dwattr $C$DW$T$46, DW_AT_address_class(0x20)
    8317                    
    8318                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    8319                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    8320                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    8321                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    8322                    
    8323                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    8324                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    8325                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    8326                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    8327                    
    8328                    $C$DW$T$47      .dwtag  DW_TAG_typedef
    8329                            .dwattr $C$DW$T$47, DW_AT_name("__int8_t")
    8330                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$5)
    8331                            .dwattr $C$DW$T$47, DW_AT_language(DW_LANG_C)
    8332                            .dwattr $C$DW$T$47, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8333                            .dwattr $C$DW$T$47, DW_AT_decl_line(0x4a)
    8334                            .dwattr $C$DW$T$47, DW_AT_decl_column(0x16)
    8335                    
    8336                    $C$DW$T$48      .dwtag  DW_TAG_typedef
    8337                            .dwattr $C$DW$T$48, DW_AT_name("__int_least8_t")
    8338                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$47)
    8339                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    8340                            .dwattr $C$DW$T$48, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8341                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x69)
    8342                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x12)
    8343                    
    8344                    $C$DW$T$49      .dwtag  DW_TAG_typedef
    8345                            .dwattr $C$DW$T$49, DW_AT_name("int_least8_t")
    8346                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$48)
    8347                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    8348                            .dwattr $C$DW$T$49, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8349                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x2a)
    8350                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x19)
    8351                    
    8352                    $C$DW$T$50      .dwtag  DW_TAG_typedef
    8353                            .dwattr $C$DW$T$50, DW_AT_name("int8_t")
    8354                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$47)
    8355                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    8356                            .dwattr $C$DW$T$50, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8357                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x25)
    8358                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x13)
    8359                    
    8360                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    8361                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    8362                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    8363                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    8364                    
    8365                    $C$DW$T$51      .dwtag  DW_TAG_typedef
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  155

    8366                            .dwattr $C$DW$T$51, DW_AT_name("__uint8_t")
    8367                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$6)
    8368                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    8369                            .dwattr $C$DW$T$51, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8370                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x4b)
    8371                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x18)
    8372                    
    8373                    $C$DW$T$52      .dwtag  DW_TAG_typedef
    8374                            .dwattr $C$DW$T$52, DW_AT_name("__sa_family_t")
    8375                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$51)
    8376                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    8377                            .dwattr $C$DW$T$52, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8378                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x47)
    8379                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x13)
    8380                    
    8381                    $C$DW$T$53      .dwtag  DW_TAG_typedef
    8382                            .dwattr $C$DW$T$53, DW_AT_name("__uint_least8_t")
    8383                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$51)
    8384                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    8385                            .dwattr $C$DW$T$53, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8386                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x7f)
    8387                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x13)
    8388                    
    8389                    $C$DW$T$54      .dwtag  DW_TAG_typedef
    8390                            .dwattr $C$DW$T$54, DW_AT_name("uint_least8_t")
    8391                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$53)
    8392                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    8393                            .dwattr $C$DW$T$54, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8394                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x2f)
    8395                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x1a)
    8396                    
    8397                    $C$DW$T$55      .dwtag  DW_TAG_typedef
    8398                            .dwattr $C$DW$T$55, DW_AT_name("uint8_t")
    8399                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$51)
    8400                            .dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
    8401                            .dwattr $C$DW$T$55, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8402                            .dwattr $C$DW$T$55, DW_AT_decl_line(0x3b)
    8403                            .dwattr $C$DW$T$55, DW_AT_decl_column(0x14)
    8404                    
    8405                    
    8406                    $C$DW$T$56      .dwtag  DW_TAG_array_type
    8407                            .dwattr $C$DW$T$56, DW_AT_type(*$C$DW$T$55)
    8408                            .dwattr $C$DW$T$56, DW_AT_language(DW_LANG_C)
    8409                            .dwattr $C$DW$T$56, DW_AT_byte_size(0x03)
    8410                    $C$DW$232       .dwtag  DW_TAG_subrange_type
    8411                            .dwattr $C$DW$232, DW_AT_upper_bound(0x02)
    8412                    
    8413                            .dwendtag $C$DW$T$56
    8414                    
    8415                    $C$DW$T$58      .dwtag  DW_TAG_const_type
    8416                            .dwattr $C$DW$T$58, DW_AT_type(*$C$DW$T$55)
    8417                    
    8418                    
    8419                    $C$DW$T$59      .dwtag  DW_TAG_array_type
    8420                            .dwattr $C$DW$T$59, DW_AT_type(*$C$DW$T$58)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  156

    8421                            .dwattr $C$DW$T$59, DW_AT_language(DW_LANG_C)
    8422                            .dwattr $C$DW$T$59, DW_AT_byte_size(0x0a)
    8423                    $C$DW$233       .dwtag  DW_TAG_subrange_type
    8424                            .dwattr $C$DW$233, DW_AT_upper_bound(0x09)
    8425                    
    8426                            .dwendtag $C$DW$T$59
    8427                    
    8428                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    8429                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    8430                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    8431                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    8432                    
    8433                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    8434                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    8435                            .dwattr $C$DW$T$8, DW_AT_name("short")
    8436                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    8437                    
    8438                    $C$DW$T$61      .dwtag  DW_TAG_typedef
    8439                            .dwattr $C$DW$T$61, DW_AT_name("__int16_t")
    8440                            .dwattr $C$DW$T$61, DW_AT_type(*$C$DW$T$8)
    8441                            .dwattr $C$DW$T$61, DW_AT_language(DW_LANG_C)
    8442                            .dwattr $C$DW$T$61, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8443                            .dwattr $C$DW$T$61, DW_AT_decl_line(0x4c)
    8444                            .dwattr $C$DW$T$61, DW_AT_decl_column(0x11)
    8445                    
    8446                    $C$DW$T$62      .dwtag  DW_TAG_typedef
    8447                            .dwattr $C$DW$T$62, DW_AT_name("__int_least16_t")
    8448                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$61)
    8449                            .dwattr $C$DW$T$62, DW_AT_language(DW_LANG_C)
    8450                            .dwattr $C$DW$T$62, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8451                            .dwattr $C$DW$T$62, DW_AT_decl_line(0x6a)
    8452                            .dwattr $C$DW$T$62, DW_AT_decl_column(0x13)
    8453                    
    8454                    $C$DW$T$63      .dwtag  DW_TAG_typedef
    8455                            .dwattr $C$DW$T$63, DW_AT_name("int_least16_t")
    8456                            .dwattr $C$DW$T$63, DW_AT_type(*$C$DW$T$62)
    8457                            .dwattr $C$DW$T$63, DW_AT_language(DW_LANG_C)
    8458                            .dwattr $C$DW$T$63, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8459                            .dwattr $C$DW$T$63, DW_AT_decl_line(0x2b)
    8460                            .dwattr $C$DW$T$63, DW_AT_decl_column(0x1a)
    8461                    
    8462                    $C$DW$T$64      .dwtag  DW_TAG_typedef
    8463                            .dwattr $C$DW$T$64, DW_AT_name("int16_t")
    8464                            .dwattr $C$DW$T$64, DW_AT_type(*$C$DW$T$61)
    8465                            .dwattr $C$DW$T$64, DW_AT_language(DW_LANG_C)
    8466                            .dwattr $C$DW$T$64, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8467                            .dwattr $C$DW$T$64, DW_AT_decl_line(0x2b)
    8468                            .dwattr $C$DW$T$64, DW_AT_decl_column(0x14)
    8469                    
    8470                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    8471                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    8472                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    8473                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    8474                    
    8475                    $C$DW$T$65      .dwtag  DW_TAG_typedef
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  157

    8476                            .dwattr $C$DW$T$65, DW_AT_name("___wchar_t")
    8477                            .dwattr $C$DW$T$65, DW_AT_type(*$C$DW$T$9)
    8478                            .dwattr $C$DW$T$65, DW_AT_language(DW_LANG_C)
    8479                            .dwattr $C$DW$T$65, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8480                            .dwattr $C$DW$T$65, DW_AT_decl_line(0x8b)
    8481                            .dwattr $C$DW$T$65, DW_AT_decl_column(0x1a)
    8482                    
    8483                    $C$DW$T$35      .dwtag  DW_TAG_typedef
    8484                            .dwattr $C$DW$T$35, DW_AT_name("__uint16_t")
    8485                            .dwattr $C$DW$T$35, DW_AT_type(*$C$DW$T$9)
    8486                            .dwattr $C$DW$T$35, DW_AT_language(DW_LANG_C)
    8487                            .dwattr $C$DW$T$35, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8488                            .dwattr $C$DW$T$35, DW_AT_decl_line(0x4d)
    8489                            .dwattr $C$DW$T$35, DW_AT_decl_column(0x19)
    8490                    
    8491                    $C$DW$T$66      .dwtag  DW_TAG_typedef
    8492                            .dwattr $C$DW$T$66, DW_AT_name("__mode_t")
    8493                            .dwattr $C$DW$T$66, DW_AT_type(*$C$DW$T$35)
    8494                            .dwattr $C$DW$T$66, DW_AT_language(DW_LANG_C)
    8495                            .dwattr $C$DW$T$66, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8496                            .dwattr $C$DW$T$66, DW_AT_decl_line(0x3a)
    8497                            .dwattr $C$DW$T$66, DW_AT_decl_column(0x14)
    8498                    
    8499                    $C$DW$T$67      .dwtag  DW_TAG_typedef
    8500                            .dwattr $C$DW$T$67, DW_AT_name("__uint_least16_t")
    8501                            .dwattr $C$DW$T$67, DW_AT_type(*$C$DW$T$35)
    8502                            .dwattr $C$DW$T$67, DW_AT_language(DW_LANG_C)
    8503                            .dwattr $C$DW$T$67, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8504                            .dwattr $C$DW$T$67, DW_AT_decl_line(0x80)
    8505                            .dwattr $C$DW$T$67, DW_AT_decl_column(0x14)
    8506                    
    8507                    $C$DW$T$68      .dwtag  DW_TAG_typedef
    8508                            .dwattr $C$DW$T$68, DW_AT_name("__char16_t")
    8509                            .dwattr $C$DW$T$68, DW_AT_type(*$C$DW$T$67)
    8510                            .dwattr $C$DW$T$68, DW_AT_language(DW_LANG_C)
    8511                            .dwattr $C$DW$T$68, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8512                            .dwattr $C$DW$T$68, DW_AT_decl_line(0x71)
    8513                            .dwattr $C$DW$T$68, DW_AT_decl_column(0x1a)
    8514                    
    8515                    $C$DW$T$69      .dwtag  DW_TAG_typedef
    8516                            .dwattr $C$DW$T$69, DW_AT_name("uint_least16_t")
    8517                            .dwattr $C$DW$T$69, DW_AT_type(*$C$DW$T$67)
    8518                            .dwattr $C$DW$T$69, DW_AT_language(DW_LANG_C)
    8519                            .dwattr $C$DW$T$69, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8520                            .dwattr $C$DW$T$69, DW_AT_decl_line(0x30)
    8521                            .dwattr $C$DW$T$69, DW_AT_decl_column(0x1a)
    8522                    
    8523                    $C$DW$T$36      .dwtag  DW_TAG_typedef
    8524                            .dwattr $C$DW$T$36, DW_AT_name("uint16_t")
    8525                            .dwattr $C$DW$T$36, DW_AT_type(*$C$DW$T$35)
    8526                            .dwattr $C$DW$T$36, DW_AT_language(DW_LANG_C)
    8527                            .dwattr $C$DW$T$36, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8528                            .dwattr $C$DW$T$36, DW_AT_decl_line(0x41)
    8529                            .dwattr $C$DW$T$36, DW_AT_decl_column(0x15)
    8530                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  158

    8531                    $C$DW$T$70      .dwtag  DW_TAG_typedef
    8532                            .dwattr $C$DW$T$70, DW_AT_name("wchar_t")
    8533                            .dwattr $C$DW$T$70, DW_AT_type(*$C$DW$T$9)
    8534                            .dwattr $C$DW$T$70, DW_AT_language(DW_LANG_C)
    8535                            .dwattr $C$DW$T$70, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8536                            .dwattr $C$DW$T$70, DW_AT_decl_line(0x7b)
    8537                            .dwattr $C$DW$T$70, DW_AT_decl_column(0x1a)
    8538                    
    8539                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    8540                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    8541                            .dwattr $C$DW$T$10, DW_AT_name("int")
    8542                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    8543                    
    8544                    $C$DW$T$71      .dwtag  DW_TAG_typedef
    8545                            .dwattr $C$DW$T$71, DW_AT_name("_Mbstatet")
    8546                            .dwattr $C$DW$T$71, DW_AT_type(*$C$DW$T$10)
    8547                            .dwattr $C$DW$T$71, DW_AT_language(DW_LANG_C)
    8548                            .dwattr $C$DW$T$71, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8549                            .dwattr $C$DW$T$71, DW_AT_decl_line(0x8f)
    8550                            .dwattr $C$DW$T$71, DW_AT_decl_column(0x0d)
    8551                    
    8552                    $C$DW$T$72      .dwtag  DW_TAG_typedef
    8553                            .dwattr $C$DW$T$72, DW_AT_name("__mbstate_t")
    8554                            .dwattr $C$DW$T$72, DW_AT_type(*$C$DW$T$71)
    8555                            .dwattr $C$DW$T$72, DW_AT_language(DW_LANG_C)
    8556                            .dwattr $C$DW$T$72, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8557                            .dwattr $C$DW$T$72, DW_AT_decl_line(0x92)
    8558                            .dwattr $C$DW$T$72, DW_AT_decl_column(0x13)
    8559                    
    8560                    $C$DW$T$73      .dwtag  DW_TAG_typedef
    8561                            .dwattr $C$DW$T$73, DW_AT_name("__accmode_t")
    8562                            .dwattr $C$DW$T$73, DW_AT_type(*$C$DW$T$10)
    8563                            .dwattr $C$DW$T$73, DW_AT_language(DW_LANG_C)
    8564                            .dwattr $C$DW$T$73, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8565                            .dwattr $C$DW$T$73, DW_AT_decl_line(0x3b)
    8566                            .dwattr $C$DW$T$73, DW_AT_decl_column(0x0e)
    8567                    
    8568                    
    8569                    $C$DW$T$78      .dwtag  DW_TAG_array_type
    8570                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$10)
    8571                            .dwattr $C$DW$T$78, DW_AT_language(DW_LANG_C)
    8572                            .dwattr $C$DW$T$78, DW_AT_byte_size(0x190)
    8573                    $C$DW$234       .dwtag  DW_TAG_subrange_type
    8574                            .dwattr $C$DW$234, DW_AT_upper_bound(0x63)
    8575                    
    8576                            .dwendtag $C$DW$T$78
    8577                    
    8578                    
    8579                    $C$DW$T$80      .dwtag  DW_TAG_subroutine_type
    8580                            .dwattr $C$DW$T$80, DW_AT_type(*$C$DW$T$10)
    8581                            .dwattr $C$DW$T$80, DW_AT_language(DW_LANG_C)
    8582                    $C$DW$235       .dwtag  DW_TAG_formal_parameter
    8583                            .dwattr $C$DW$235, DW_AT_type(*$C$DW$T$46)
    8584                    
    8585                    $C$DW$236       .dwtag  DW_TAG_formal_parameter
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  159

    8586                            .dwattr $C$DW$236, DW_AT_type(*$C$DW$T$46)
    8587                    
    8588                            .dwendtag $C$DW$T$80
    8589                    
    8590                    $C$DW$T$81      .dwtag  DW_TAG_pointer_type
    8591                            .dwattr $C$DW$T$81, DW_AT_type(*$C$DW$T$80)
    8592                            .dwattr $C$DW$T$81, DW_AT_address_class(0x20)
    8593                    
    8594                    $C$DW$T$82      .dwtag  DW_TAG_typedef
    8595                            .dwattr $C$DW$T$82, DW_AT_name("__TI_compar_fn")
    8596                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$81)
    8597                            .dwattr $C$DW$T$82, DW_AT_language(DW_LANG_C)
    8598                            .dwattr $C$DW$T$82, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8599                            .dwattr $C$DW$T$82, DW_AT_decl_line(0xca)
    8600                            .dwattr $C$DW$T$82, DW_AT_decl_column(0x13)
    8601                    
    8602                    $C$DW$T$83      .dwtag  DW_TAG_typedef
    8603                            .dwattr $C$DW$T$83, DW_AT_name("__cpulevel_t")
    8604                            .dwattr $C$DW$T$83, DW_AT_type(*$C$DW$T$10)
    8605                            .dwattr $C$DW$T$83, DW_AT_language(DW_LANG_C)
    8606                            .dwattr $C$DW$T$83, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8607                            .dwattr $C$DW$T$83, DW_AT_decl_line(0x50)
    8608                            .dwattr $C$DW$T$83, DW_AT_decl_column(0x0e)
    8609                    
    8610                    $C$DW$T$84      .dwtag  DW_TAG_typedef
    8611                            .dwattr $C$DW$T$84, DW_AT_name("__cpusetid_t")
    8612                            .dwattr $C$DW$T$84, DW_AT_type(*$C$DW$T$10)
    8613                            .dwattr $C$DW$T$84, DW_AT_language(DW_LANG_C)
    8614                            .dwattr $C$DW$T$84, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8615                            .dwattr $C$DW$T$84, DW_AT_decl_line(0x51)
    8616                            .dwattr $C$DW$T$84, DW_AT_decl_column(0x0e)
    8617                    
    8618                    $C$DW$T$85      .dwtag  DW_TAG_typedef
    8619                            .dwattr $C$DW$T$85, DW_AT_name("__cpuwhich_t")
    8620                            .dwattr $C$DW$T$85, DW_AT_type(*$C$DW$T$10)
    8621                            .dwattr $C$DW$T$85, DW_AT_language(DW_LANG_C)
    8622                            .dwattr $C$DW$T$85, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8623                            .dwattr $C$DW$T$85, DW_AT_decl_line(0x4f)
    8624                            .dwattr $C$DW$T$85, DW_AT_decl_column(0x0e)
    8625                    
    8626                    $C$DW$T$86      .dwtag  DW_TAG_typedef
    8627                            .dwattr $C$DW$T$86, DW_AT_name("__ct_rune_t")
    8628                            .dwattr $C$DW$T$86, DW_AT_type(*$C$DW$T$10)
    8629                            .dwattr $C$DW$T$86, DW_AT_language(DW_LANG_C)
    8630                            .dwattr $C$DW$T$86, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8631                            .dwattr $C$DW$T$86, DW_AT_decl_line(0x69)
    8632                            .dwattr $C$DW$T$86, DW_AT_decl_column(0x0e)
    8633                    
    8634                    $C$DW$T$87      .dwtag  DW_TAG_typedef
    8635                            .dwattr $C$DW$T$87, DW_AT_name("__rune_t")
    8636                            .dwattr $C$DW$T$87, DW_AT_type(*$C$DW$T$86)
    8637                            .dwattr $C$DW$T$87, DW_AT_language(DW_LANG_C)
    8638                            .dwattr $C$DW$T$87, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8639                            .dwattr $C$DW$T$87, DW_AT_decl_line(0x6c)
    8640                            .dwattr $C$DW$T$87, DW_AT_decl_column(0x15)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  160

    8641                    
    8642                    $C$DW$T$88      .dwtag  DW_TAG_typedef
    8643                            .dwattr $C$DW$T$88, DW_AT_name("__wint_t")
    8644                            .dwattr $C$DW$T$88, DW_AT_type(*$C$DW$T$86)
    8645                            .dwattr $C$DW$T$88, DW_AT_language(DW_LANG_C)
    8646                            .dwattr $C$DW$T$88, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8647                            .dwattr $C$DW$T$88, DW_AT_decl_line(0x6d)
    8648                            .dwattr $C$DW$T$88, DW_AT_decl_column(0x15)
    8649                    
    8650                    $C$DW$T$89      .dwtag  DW_TAG_typedef
    8651                            .dwattr $C$DW$T$89, DW_AT_name("__int32_t")
    8652                            .dwattr $C$DW$T$89, DW_AT_type(*$C$DW$T$10)
    8653                            .dwattr $C$DW$T$89, DW_AT_language(DW_LANG_C)
    8654                            .dwattr $C$DW$T$89, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8655                            .dwattr $C$DW$T$89, DW_AT_decl_line(0x4e)
    8656                            .dwattr $C$DW$T$89, DW_AT_decl_column(0x0f)
    8657                    
    8658                    $C$DW$T$90      .dwtag  DW_TAG_typedef
    8659                            .dwattr $C$DW$T$90, DW_AT_name("__blksize_t")
    8660                            .dwattr $C$DW$T$90, DW_AT_type(*$C$DW$T$89)
    8661                            .dwattr $C$DW$T$90, DW_AT_language(DW_LANG_C)
    8662                            .dwattr $C$DW$T$90, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8663                            .dwattr $C$DW$T$90, DW_AT_decl_line(0x2f)
    8664                            .dwattr $C$DW$T$90, DW_AT_decl_column(0x13)
    8665                    
    8666                    $C$DW$T$91      .dwtag  DW_TAG_typedef
    8667                            .dwattr $C$DW$T$91, DW_AT_name("__clockid_t")
    8668                            .dwattr $C$DW$T$91, DW_AT_type(*$C$DW$T$89)
    8669                            .dwattr $C$DW$T$91, DW_AT_language(DW_LANG_C)
    8670                            .dwattr $C$DW$T$91, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8671                            .dwattr $C$DW$T$91, DW_AT_decl_line(0x31)
    8672                            .dwattr $C$DW$T$91, DW_AT_decl_column(0x13)
    8673                    
    8674                    $C$DW$T$92      .dwtag  DW_TAG_typedef
    8675                            .dwattr $C$DW$T$92, DW_AT_name("__critical_t")
    8676                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$89)
    8677                            .dwattr $C$DW$T$92, DW_AT_language(DW_LANG_C)
    8678                            .dwattr $C$DW$T$92, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8679                            .dwattr $C$DW$T$92, DW_AT_decl_line(0x5f)
    8680                            .dwattr $C$DW$T$92, DW_AT_decl_column(0x13)
    8681                    
    8682                    $C$DW$T$93      .dwtag  DW_TAG_typedef
    8683                            .dwattr $C$DW$T$93, DW_AT_name("__int_fast16_t")
    8684                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$89)
    8685                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    8686                            .dwattr $C$DW$T$93, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8687                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x66)
    8688                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x13)
    8689                    
    8690                    $C$DW$T$94      .dwtag  DW_TAG_typedef
    8691                            .dwattr $C$DW$T$94, DW_AT_name("int_fast16_t")
    8692                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$93)
    8693                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    8694                            .dwattr $C$DW$T$94, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8695                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x35)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  161

    8696                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x19)
    8697                    
    8698                    $C$DW$T$95      .dwtag  DW_TAG_typedef
    8699                            .dwattr $C$DW$T$95, DW_AT_name("__int_fast32_t")
    8700                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$89)
    8701                            .dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
    8702                            .dwattr $C$DW$T$95, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8703                            .dwattr $C$DW$T$95, DW_AT_decl_line(0x67)
    8704                            .dwattr $C$DW$T$95, DW_AT_decl_column(0x13)
    8705                    
    8706                    $C$DW$T$96      .dwtag  DW_TAG_typedef
    8707                            .dwattr $C$DW$T$96, DW_AT_name("int_fast32_t")
    8708                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$95)
    8709                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
    8710                            .dwattr $C$DW$T$96, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8711                            .dwattr $C$DW$T$96, DW_AT_decl_line(0x36)
    8712                            .dwattr $C$DW$T$96, DW_AT_decl_column(0x19)
    8713                    
    8714                    $C$DW$T$97      .dwtag  DW_TAG_typedef
    8715                            .dwattr $C$DW$T$97, DW_AT_name("__int_fast8_t")
    8716                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$89)
    8717                            .dwattr $C$DW$T$97, DW_AT_language(DW_LANG_C)
    8718                            .dwattr $C$DW$T$97, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8719                            .dwattr $C$DW$T$97, DW_AT_decl_line(0x65)
    8720                            .dwattr $C$DW$T$97, DW_AT_decl_column(0x13)
    8721                    
    8722                    $C$DW$T$98      .dwtag  DW_TAG_typedef
    8723                            .dwattr $C$DW$T$98, DW_AT_name("int_fast8_t")
    8724                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$97)
    8725                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    8726                            .dwattr $C$DW$T$98, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8727                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x34)
    8728                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x18)
    8729                    
    8730                    $C$DW$T$99      .dwtag  DW_TAG_typedef
    8731                            .dwattr $C$DW$T$99, DW_AT_name("__int_least32_t")
    8732                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$89)
    8733                            .dwattr $C$DW$T$99, DW_AT_language(DW_LANG_C)
    8734                            .dwattr $C$DW$T$99, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8735                            .dwattr $C$DW$T$99, DW_AT_decl_line(0x6b)
    8736                            .dwattr $C$DW$T$99, DW_AT_decl_column(0x13)
    8737                    
    8738                    $C$DW$T$100     .dwtag  DW_TAG_typedef
    8739                            .dwattr $C$DW$T$100, DW_AT_name("int_least32_t")
    8740                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$99)
    8741                            .dwattr $C$DW$T$100, DW_AT_language(DW_LANG_C)
    8742                            .dwattr $C$DW$T$100, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8743                            .dwattr $C$DW$T$100, DW_AT_decl_line(0x2c)
    8744                            .dwattr $C$DW$T$100, DW_AT_decl_column(0x1a)
    8745                    
    8746                    $C$DW$T$101     .dwtag  DW_TAG_typedef
    8747                            .dwattr $C$DW$T$101, DW_AT_name("__intfptr_t")
    8748                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$89)
    8749                            .dwattr $C$DW$T$101, DW_AT_language(DW_LANG_C)
    8750                            .dwattr $C$DW$T$101, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  162

    8751                            .dwattr $C$DW$T$101, DW_AT_decl_line(0x62)
    8752                            .dwattr $C$DW$T$101, DW_AT_decl_column(0x13)
    8753                    
    8754                    $C$DW$T$102     .dwtag  DW_TAG_typedef
    8755                            .dwattr $C$DW$T$102, DW_AT_name("__intptr_t")
    8756                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$89)
    8757                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    8758                            .dwattr $C$DW$T$102, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8759                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x64)
    8760                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x13)
    8761                    
    8762                    $C$DW$T$103     .dwtag  DW_TAG_typedef
    8763                            .dwattr $C$DW$T$103, DW_AT_name("intptr_t")
    8764                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$102)
    8765                            .dwattr $C$DW$T$103, DW_AT_language(DW_LANG_C)
    8766                            .dwattr $C$DW$T$103, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8767                            .dwattr $C$DW$T$103, DW_AT_decl_line(0x50)
    8768                            .dwattr $C$DW$T$103, DW_AT_decl_column(0x15)
    8769                    
    8770                    $C$DW$T$104     .dwtag  DW_TAG_typedef
    8771                            .dwattr $C$DW$T$104, DW_AT_name("__lwpid_t")
    8772                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$89)
    8773                            .dwattr $C$DW$T$104, DW_AT_language(DW_LANG_C)
    8774                            .dwattr $C$DW$T$104, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8775                            .dwattr $C$DW$T$104, DW_AT_decl_line(0x39)
    8776                            .dwattr $C$DW$T$104, DW_AT_decl_column(0x13)
    8777                    
    8778                    $C$DW$T$105     .dwtag  DW_TAG_typedef
    8779                            .dwattr $C$DW$T$105, DW_AT_name("__pid_t")
    8780                            .dwattr $C$DW$T$105, DW_AT_type(*$C$DW$T$89)
    8781                            .dwattr $C$DW$T$105, DW_AT_language(DW_LANG_C)
    8782                            .dwattr $C$DW$T$105, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8783                            .dwattr $C$DW$T$105, DW_AT_decl_line(0x40)
    8784                            .dwattr $C$DW$T$105, DW_AT_decl_column(0x13)
    8785                    
    8786                    $C$DW$T$106     .dwtag  DW_TAG_typedef
    8787                            .dwattr $C$DW$T$106, DW_AT_name("__ptrdiff_t")
    8788                            .dwattr $C$DW$T$106, DW_AT_type(*$C$DW$T$89)
    8789                            .dwattr $C$DW$T$106, DW_AT_language(DW_LANG_C)
    8790                            .dwattr $C$DW$T$106, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8791                            .dwattr $C$DW$T$106, DW_AT_decl_line(0x6d)
    8792                            .dwattr $C$DW$T$106, DW_AT_decl_column(0x13)
    8793                    
    8794                    $C$DW$T$107     .dwtag  DW_TAG_typedef
    8795                            .dwattr $C$DW$T$107, DW_AT_name("__register_t")
    8796                            .dwattr $C$DW$T$107, DW_AT_type(*$C$DW$T$89)
    8797                            .dwattr $C$DW$T$107, DW_AT_language(DW_LANG_C)
    8798                            .dwattr $C$DW$T$107, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8799                            .dwattr $C$DW$T$107, DW_AT_decl_line(0x6e)
    8800                            .dwattr $C$DW$T$107, DW_AT_decl_column(0x13)
    8801                    
    8802                    $C$DW$T$108     .dwtag  DW_TAG_typedef
    8803                            .dwattr $C$DW$T$108, DW_AT_name("__segsz_t")
    8804                            .dwattr $C$DW$T$108, DW_AT_type(*$C$DW$T$89)
    8805                            .dwattr $C$DW$T$108, DW_AT_language(DW_LANG_C)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  163

    8806                            .dwattr $C$DW$T$108, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8807                            .dwattr $C$DW$T$108, DW_AT_decl_line(0x6f)
    8808                            .dwattr $C$DW$T$108, DW_AT_decl_column(0x13)
    8809                    
    8810                    $C$DW$T$109     .dwtag  DW_TAG_typedef
    8811                            .dwattr $C$DW$T$109, DW_AT_name("__ssize_t")
    8812                            .dwattr $C$DW$T$109, DW_AT_type(*$C$DW$T$89)
    8813                            .dwattr $C$DW$T$109, DW_AT_language(DW_LANG_C)
    8814                            .dwattr $C$DW$T$109, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8815                            .dwattr $C$DW$T$109, DW_AT_decl_line(0x71)
    8816                            .dwattr $C$DW$T$109, DW_AT_decl_column(0x13)
    8817                    
    8818                    $C$DW$T$110     .dwtag  DW_TAG_typedef
    8819                            .dwattr $C$DW$T$110, DW_AT_name("int32_t")
    8820                            .dwattr $C$DW$T$110, DW_AT_type(*$C$DW$T$89)
    8821                            .dwattr $C$DW$T$110, DW_AT_language(DW_LANG_C)
    8822                            .dwattr $C$DW$T$110, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8823                            .dwattr $C$DW$T$110, DW_AT_decl_line(0x30)
    8824                            .dwattr $C$DW$T$110, DW_AT_decl_column(0x14)
    8825                    
    8826                    $C$DW$T$111     .dwtag  DW_TAG_typedef
    8827                            .dwattr $C$DW$T$111, DW_AT_name("__nl_item")
    8828                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$10)
    8829                            .dwattr $C$DW$T$111, DW_AT_language(DW_LANG_C)
    8830                            .dwattr $C$DW$T$111, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8831                            .dwattr $C$DW$T$111, DW_AT_decl_line(0x3c)
    8832                            .dwattr $C$DW$T$111, DW_AT_decl_column(0x0e)
    8833                    
    8834                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    8835                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    8836                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    8837                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    8838                    
    8839                    $C$DW$T$39      .dwtag  DW_TAG_typedef
    8840                            .dwattr $C$DW$T$39, DW_AT_name("__uint32_t")
    8841                            .dwattr $C$DW$T$39, DW_AT_type(*$C$DW$T$11)
    8842                            .dwattr $C$DW$T$39, DW_AT_language(DW_LANG_C)
    8843                            .dwattr $C$DW$T$39, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    8844                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x4f)
    8845                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x17)
    8846                    
    8847                    $C$DW$T$112     .dwtag  DW_TAG_typedef
    8848                            .dwattr $C$DW$T$112, DW_AT_name("__clock_t")
    8849                            .dwattr $C$DW$T$112, DW_AT_type(*$C$DW$T$39)
    8850                            .dwattr $C$DW$T$112, DW_AT_language(DW_LANG_C)
    8851                            .dwattr $C$DW$T$112, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8852                            .dwattr $C$DW$T$112, DW_AT_decl_line(0x5e)
    8853                            .dwattr $C$DW$T$112, DW_AT_decl_column(0x14)
    8854                    
    8855                    $C$DW$T$113     .dwtag  DW_TAG_typedef
    8856                            .dwattr $C$DW$T$113, DW_AT_name("__fflags_t")
    8857                            .dwattr $C$DW$T$113, DW_AT_type(*$C$DW$T$39)
    8858                            .dwattr $C$DW$T$113, DW_AT_language(DW_LANG_C)
    8859                            .dwattr $C$DW$T$113, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8860                            .dwattr $C$DW$T$113, DW_AT_decl_line(0x32)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  164

    8861                            .dwattr $C$DW$T$113, DW_AT_decl_column(0x14)
    8862                    
    8863                    $C$DW$T$114     .dwtag  DW_TAG_typedef
    8864                            .dwattr $C$DW$T$114, DW_AT_name("__fixpt_t")
    8865                            .dwattr $C$DW$T$114, DW_AT_type(*$C$DW$T$39)
    8866                            .dwattr $C$DW$T$114, DW_AT_language(DW_LANG_C)
    8867                            .dwattr $C$DW$T$114, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8868                            .dwattr $C$DW$T$114, DW_AT_decl_line(0x81)
    8869                            .dwattr $C$DW$T$114, DW_AT_decl_column(0x14)
    8870                    
    8871                    $C$DW$T$115     .dwtag  DW_TAG_typedef
    8872                            .dwattr $C$DW$T$115, DW_AT_name("__gid_t")
    8873                            .dwattr $C$DW$T$115, DW_AT_type(*$C$DW$T$39)
    8874                            .dwattr $C$DW$T$115, DW_AT_language(DW_LANG_C)
    8875                            .dwattr $C$DW$T$115, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8876                            .dwattr $C$DW$T$115, DW_AT_decl_line(0x35)
    8877                            .dwattr $C$DW$T$115, DW_AT_decl_column(0x14)
    8878                    
    8879                    $C$DW$T$116     .dwtag  DW_TAG_typedef
    8880                            .dwattr $C$DW$T$116, DW_AT_name("__size_t")
    8881                            .dwattr $C$DW$T$116, DW_AT_type(*$C$DW$T$39)
    8882                            .dwattr $C$DW$T$116, DW_AT_language(DW_LANG_C)
    8883                            .dwattr $C$DW$T$116, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8884                            .dwattr $C$DW$T$116, DW_AT_decl_line(0x70)
    8885                            .dwattr $C$DW$T$116, DW_AT_decl_column(0x14)
    8886                    
    8887                    $C$DW$T$117     .dwtag  DW_TAG_typedef
    8888                            .dwattr $C$DW$T$117, DW_AT_name("__socklen_t")
    8889                            .dwattr $C$DW$T$117, DW_AT_type(*$C$DW$T$39)
    8890                            .dwattr $C$DW$T$117, DW_AT_language(DW_LANG_C)
    8891                            .dwattr $C$DW$T$117, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8892                            .dwattr $C$DW$T$117, DW_AT_decl_line(0x49)
    8893                            .dwattr $C$DW$T$117, DW_AT_decl_column(0x14)
    8894                    
    8895                    $C$DW$T$118     .dwtag  DW_TAG_typedef
    8896                            .dwattr $C$DW$T$118, DW_AT_name("__time_t")
    8897                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$39)
    8898                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    8899                            .dwattr $C$DW$T$118, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8900                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x76)
    8901                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x19)
    8902                    
    8903                    $C$DW$T$119     .dwtag  DW_TAG_typedef
    8904                            .dwattr $C$DW$T$119, DW_AT_name("__u_register_t")
    8905                            .dwattr $C$DW$T$119, DW_AT_type(*$C$DW$T$39)
    8906                            .dwattr $C$DW$T$119, DW_AT_language(DW_LANG_C)
    8907                            .dwattr $C$DW$T$119, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8908                            .dwattr $C$DW$T$119, DW_AT_decl_line(0x83)
    8909                            .dwattr $C$DW$T$119, DW_AT_decl_column(0x14)
    8910                    
    8911                    $C$DW$T$120     .dwtag  DW_TAG_typedef
    8912                            .dwattr $C$DW$T$120, DW_AT_name("__uid_t")
    8913                            .dwattr $C$DW$T$120, DW_AT_type(*$C$DW$T$39)
    8914                            .dwattr $C$DW$T$120, DW_AT_language(DW_LANG_C)
    8915                            .dwattr $C$DW$T$120, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  165

    8916                            .dwattr $C$DW$T$120, DW_AT_decl_line(0x4d)
    8917                            .dwattr $C$DW$T$120, DW_AT_decl_column(0x14)
    8918                    
    8919                    $C$DW$T$121     .dwtag  DW_TAG_typedef
    8920                            .dwattr $C$DW$T$121, DW_AT_name("__uint_fast16_t")
    8921                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$39)
    8922                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    8923                            .dwattr $C$DW$T$121, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8924                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x7c)
    8925                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x14)
    8926                    
    8927                    $C$DW$T$122     .dwtag  DW_TAG_typedef
    8928                            .dwattr $C$DW$T$122, DW_AT_name("uint_fast16_t")
    8929                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$121)
    8930                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    8931                            .dwattr $C$DW$T$122, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8932                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x3a)
    8933                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x1a)
    8934                    
    8935                    $C$DW$T$123     .dwtag  DW_TAG_typedef
    8936                            .dwattr $C$DW$T$123, DW_AT_name("__uint_fast32_t")
    8937                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$39)
    8938                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    8939                            .dwattr $C$DW$T$123, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8940                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x7d)
    8941                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x14)
    8942                    
    8943                    $C$DW$T$124     .dwtag  DW_TAG_typedef
    8944                            .dwattr $C$DW$T$124, DW_AT_name("uint_fast32_t")
    8945                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$123)
    8946                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    8947                            .dwattr $C$DW$T$124, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8948                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x3b)
    8949                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x1a)
    8950                    
    8951                    $C$DW$T$125     .dwtag  DW_TAG_typedef
    8952                            .dwattr $C$DW$T$125, DW_AT_name("__uint_fast8_t")
    8953                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$39)
    8954                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    8955                            .dwattr $C$DW$T$125, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8956                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x7b)
    8957                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x14)
    8958                    
    8959                    $C$DW$T$126     .dwtag  DW_TAG_typedef
    8960                            .dwattr $C$DW$T$126, DW_AT_name("uint_fast8_t")
    8961                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$125)
    8962                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    8963                            .dwattr $C$DW$T$126, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8964                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x39)
    8965                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x19)
    8966                    
    8967                    $C$DW$T$127     .dwtag  DW_TAG_typedef
    8968                            .dwattr $C$DW$T$127, DW_AT_name("__uint_least32_t")
    8969                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$39)
    8970                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  166

    8971                            .dwattr $C$DW$T$127, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8972                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x81)
    8973                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x14)
    8974                    
    8975                    $C$DW$T$128     .dwtag  DW_TAG_typedef
    8976                            .dwattr $C$DW$T$128, DW_AT_name("__char32_t")
    8977                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$127)
    8978                            .dwattr $C$DW$T$128, DW_AT_language(DW_LANG_C)
    8979                            .dwattr $C$DW$T$128, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8980                            .dwattr $C$DW$T$128, DW_AT_decl_line(0x72)
    8981                            .dwattr $C$DW$T$128, DW_AT_decl_column(0x1a)
    8982                    
    8983                    $C$DW$T$129     .dwtag  DW_TAG_typedef
    8984                            .dwattr $C$DW$T$129, DW_AT_name("uint_least32_t")
    8985                            .dwattr $C$DW$T$129, DW_AT_type(*$C$DW$T$127)
    8986                            .dwattr $C$DW$T$129, DW_AT_language(DW_LANG_C)
    8987                            .dwattr $C$DW$T$129, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8988                            .dwattr $C$DW$T$129, DW_AT_decl_line(0x31)
    8989                            .dwattr $C$DW$T$129, DW_AT_decl_column(0x1a)
    8990                    
    8991                    $C$DW$T$130     .dwtag  DW_TAG_typedef
    8992                            .dwattr $C$DW$T$130, DW_AT_name("__uintfptr_t")
    8993                            .dwattr $C$DW$T$130, DW_AT_type(*$C$DW$T$39)
    8994                            .dwattr $C$DW$T$130, DW_AT_language(DW_LANG_C)
    8995                            .dwattr $C$DW$T$130, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    8996                            .dwattr $C$DW$T$130, DW_AT_decl_line(0x78)
    8997                            .dwattr $C$DW$T$130, DW_AT_decl_column(0x14)
    8998                    
    8999                    $C$DW$T$131     .dwtag  DW_TAG_typedef
    9000                            .dwattr $C$DW$T$131, DW_AT_name("__uintptr_t")
    9001                            .dwattr $C$DW$T$131, DW_AT_type(*$C$DW$T$39)
    9002                            .dwattr $C$DW$T$131, DW_AT_language(DW_LANG_C)
    9003                            .dwattr $C$DW$T$131, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9004                            .dwattr $C$DW$T$131, DW_AT_decl_line(0x7a)
    9005                            .dwattr $C$DW$T$131, DW_AT_decl_column(0x14)
    9006                    
    9007                    $C$DW$T$132     .dwtag  DW_TAG_typedef
    9008                            .dwattr $C$DW$T$132, DW_AT_name("uintptr_t")
    9009                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$131)
    9010                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    9011                            .dwattr $C$DW$T$132, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9012                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x54)
    9013                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x16)
    9014                    
    9015                    $C$DW$T$133     .dwtag  DW_TAG_typedef
    9016                            .dwattr $C$DW$T$133, DW_AT_name("__vm_offset_t")
    9017                            .dwattr $C$DW$T$133, DW_AT_type(*$C$DW$T$39)
    9018                            .dwattr $C$DW$T$133, DW_AT_language(DW_LANG_C)
    9019                            .dwattr $C$DW$T$133, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9020                            .dwattr $C$DW$T$133, DW_AT_decl_line(0x84)
    9021                            .dwattr $C$DW$T$133, DW_AT_decl_column(0x14)
    9022                    
    9023                    $C$DW$T$134     .dwtag  DW_TAG_typedef
    9024                            .dwattr $C$DW$T$134, DW_AT_name("__vm_paddr_t")
    9025                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$39)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  167

    9026                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    9027                            .dwattr $C$DW$T$134, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9028                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x85)
    9029                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x14)
    9030                    
    9031                    $C$DW$T$135     .dwtag  DW_TAG_typedef
    9032                            .dwattr $C$DW$T$135, DW_AT_name("__vm_size_t")
    9033                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$39)
    9034                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    9035                            .dwattr $C$DW$T$135, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9036                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x86)
    9037                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x14)
    9038                    
    9039                    $C$DW$T$40      .dwtag  DW_TAG_typedef
    9040                            .dwattr $C$DW$T$40, DW_AT_name("uint32_t")
    9041                            .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$39)
    9042                            .dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
    9043                            .dwattr $C$DW$T$40, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    9044                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x46)
    9045                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x15)
    9046                    
    9047                    $C$DW$T$138     .dwtag  DW_TAG_typedef
    9048                            .dwattr $C$DW$T$138, DW_AT_name("__useconds_t")
    9049                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$11)
    9050                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    9051                            .dwattr $C$DW$T$138, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9052                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x4e)
    9053                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x16)
    9054                    
    9055                    $C$DW$T$139     .dwtag  DW_TAG_typedef
    9056                            .dwattr $C$DW$T$139, DW_AT_name("size_t")
    9057                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$11)
    9058                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    9059                            .dwattr $C$DW$T$139, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9060                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x71)
    9061                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x19)
    9062                    
    9063                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    9064                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    9065                            .dwattr $C$DW$T$12, DW_AT_name("long")
    9066                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x04)
    9067                    
    9068                    $C$DW$T$140     .dwtag  DW_TAG_typedef
    9069                            .dwattr $C$DW$T$140, DW_AT_name("__key_t")
    9070                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$12)
    9071                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    9072                            .dwattr $C$DW$T$140, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9073                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x38)
    9074                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x0f)
    9075                    
    9076                    $C$DW$T$141     .dwtag  DW_TAG_typedef
    9077                            .dwattr $C$DW$T$141, DW_AT_name("__suseconds_t")
    9078                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$12)
    9079                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    9080                            .dwattr $C$DW$T$141, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  168

    9081                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x4a)
    9082                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x0f)
    9083                    
    9084                    $C$DW$T$142     .dwtag  DW_TAG_typedef
    9085                            .dwattr $C$DW$T$142, DW_AT_name("_off_t")
    9086                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$12)
    9087                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    9088                            .dwattr $C$DW$T$142, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9089                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x9d)
    9090                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x0e)
    9091                    
    9092                    $C$DW$T$143     .dwtag  DW_TAG_typedef
    9093                            .dwattr $C$DW$T$143, DW_AT_name("__off_t")
    9094                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$142)
    9095                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    9096                            .dwattr $C$DW$T$143, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9097                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x3e)
    9098                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x18)
    9099                    
    9100                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    9101                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    9102                            .dwattr $C$DW$T$13, DW_AT_name("unsigned long")
    9103                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x04)
    9104                    
    9105                    $C$DW$T$144     .dwtag  DW_TAG_volatile_type
    9106                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$13)
    9107                    
    9108                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    9109                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    9110                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    9111                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    9112                    
    9113                    $C$DW$T$145     .dwtag  DW_TAG_typedef
    9114                            .dwattr $C$DW$T$145, DW_AT_name("__int64_t")
    9115                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$14)
    9116                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    9117                            .dwattr $C$DW$T$145, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9118                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x54)
    9119                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x14)
    9120                    
    9121                    $C$DW$T$146     .dwtag  DW_TAG_typedef
    9122                            .dwattr $C$DW$T$146, DW_AT_name("__blkcnt_t")
    9123                            .dwattr $C$DW$T$146, DW_AT_type(*$C$DW$T$145)
    9124                            .dwattr $C$DW$T$146, DW_AT_language(DW_LANG_C)
    9125                            .dwattr $C$DW$T$146, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9126                            .dwattr $C$DW$T$146, DW_AT_decl_line(0x30)
    9127                            .dwattr $C$DW$T$146, DW_AT_decl_column(0x13)
    9128                    
    9129                    $C$DW$T$147     .dwtag  DW_TAG_typedef
    9130                            .dwattr $C$DW$T$147, DW_AT_name("__id_t")
    9131                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$145)
    9132                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    9133                            .dwattr $C$DW$T$147, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9134                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x36)
    9135                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x13)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  169

    9136                    
    9137                    $C$DW$T$148     .dwtag  DW_TAG_typedef
    9138                            .dwattr $C$DW$T$148, DW_AT_name("__int_fast64_t")
    9139                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$145)
    9140                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    9141                            .dwattr $C$DW$T$148, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9142                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x68)
    9143                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x13)
    9144                    
    9145                    $C$DW$T$149     .dwtag  DW_TAG_typedef
    9146                            .dwattr $C$DW$T$149, DW_AT_name("int_fast64_t")
    9147                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$148)
    9148                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    9149                            .dwattr $C$DW$T$149, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9150                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x37)
    9151                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x19)
    9152                    
    9153                    $C$DW$T$150     .dwtag  DW_TAG_typedef
    9154                            .dwattr $C$DW$T$150, DW_AT_name("__int_least64_t")
    9155                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$145)
    9156                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
    9157                            .dwattr $C$DW$T$150, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9158                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x6c)
    9159                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x13)
    9160                    
    9161                    $C$DW$T$151     .dwtag  DW_TAG_typedef
    9162                            .dwattr $C$DW$T$151, DW_AT_name("int_least64_t")
    9163                            .dwattr $C$DW$T$151, DW_AT_type(*$C$DW$T$150)
    9164                            .dwattr $C$DW$T$151, DW_AT_language(DW_LANG_C)
    9165                            .dwattr $C$DW$T$151, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9166                            .dwattr $C$DW$T$151, DW_AT_decl_line(0x2d)
    9167                            .dwattr $C$DW$T$151, DW_AT_decl_column(0x1a)
    9168                    
    9169                    $C$DW$T$152     .dwtag  DW_TAG_typedef
    9170                            .dwattr $C$DW$T$152, DW_AT_name("__intmax_t")
    9171                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$145)
    9172                            .dwattr $C$DW$T$152, DW_AT_language(DW_LANG_C)
    9173                            .dwattr $C$DW$T$152, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9174                            .dwattr $C$DW$T$152, DW_AT_decl_line(0x63)
    9175                            .dwattr $C$DW$T$152, DW_AT_decl_column(0x13)
    9176                    
    9177                    $C$DW$T$153     .dwtag  DW_TAG_typedef
    9178                            .dwattr $C$DW$T$153, DW_AT_name("intmax_t")
    9179                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$152)
    9180                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    9181                            .dwattr $C$DW$T$153, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9182                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x58)
    9183                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x15)
    9184                    
    9185                    $C$DW$T$154     .dwtag  DW_TAG_typedef
    9186                            .dwattr $C$DW$T$154, DW_AT_name("__off64_t")
    9187                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$145)
    9188                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    9189                            .dwattr $C$DW$T$154, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9190                            .dwattr $C$DW$T$154, DW_AT_decl_line(0x3f)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  170

    9191                            .dwattr $C$DW$T$154, DW_AT_decl_column(0x13)
    9192                    
    9193                    $C$DW$T$155     .dwtag  DW_TAG_typedef
    9194                            .dwattr $C$DW$T$155, DW_AT_name("__rlim_t")
    9195                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$145)
    9196                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    9197                            .dwattr $C$DW$T$155, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9198                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x41)
    9199                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x13)
    9200                    
    9201                    $C$DW$T$156     .dwtag  DW_TAG_typedef
    9202                            .dwattr $C$DW$T$156, DW_AT_name("int64_t")
    9203                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$145)
    9204                            .dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
    9205                            .dwattr $C$DW$T$156, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9206                            .dwattr $C$DW$T$156, DW_AT_decl_line(0x35)
    9207                            .dwattr $C$DW$T$156, DW_AT_decl_column(0x14)
    9208                    
    9209                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    9210                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    9211                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    9212                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    9213                    
    9214                    $C$DW$T$157     .dwtag  DW_TAG_typedef
    9215                            .dwattr $C$DW$T$157, DW_AT_name("__uint64_t")
    9216                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$15)
    9217                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    9218                            .dwattr $C$DW$T$157, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9219                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x59)
    9220                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x1c)
    9221                    
    9222                    $C$DW$T$158     .dwtag  DW_TAG_typedef
    9223                            .dwattr $C$DW$T$158, DW_AT_name("__dev_t")
    9224                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$157)
    9225                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    9226                            .dwattr $C$DW$T$158, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9227                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x7f)
    9228                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x14)
    9229                    
    9230                    $C$DW$T$159     .dwtag  DW_TAG_typedef
    9231                            .dwattr $C$DW$T$159, DW_AT_name("__fsblkcnt_t")
    9232                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$157)
    9233                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    9234                            .dwattr $C$DW$T$159, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9235                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x33)
    9236                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x14)
    9237                    
    9238                    $C$DW$T$160     .dwtag  DW_TAG_typedef
    9239                            .dwattr $C$DW$T$160, DW_AT_name("__fsfilcnt_t")
    9240                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$157)
    9241                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    9242                            .dwattr $C$DW$T$160, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9243                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x34)
    9244                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x14)
    9245                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  171

    9246                    $C$DW$T$161     .dwtag  DW_TAG_typedef
    9247                            .dwattr $C$DW$T$161, DW_AT_name("__ino_t")
    9248                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$157)
    9249                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    9250                            .dwattr $C$DW$T$161, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9251                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x37)
    9252                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x14)
    9253                    
    9254                    $C$DW$T$162     .dwtag  DW_TAG_typedef
    9255                            .dwattr $C$DW$T$162, DW_AT_name("__nlink_t")
    9256                            .dwattr $C$DW$T$162, DW_AT_type(*$C$DW$T$157)
    9257                            .dwattr $C$DW$T$162, DW_AT_language(DW_LANG_C)
    9258                            .dwattr $C$DW$T$162, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9259                            .dwattr $C$DW$T$162, DW_AT_decl_line(0x3d)
    9260                            .dwattr $C$DW$T$162, DW_AT_decl_column(0x14)
    9261                    
    9262                    $C$DW$T$163     .dwtag  DW_TAG_typedef
    9263                            .dwattr $C$DW$T$163, DW_AT_name("__uint_fast64_t")
    9264                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$157)
    9265                            .dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
    9266                            .dwattr $C$DW$T$163, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9267                            .dwattr $C$DW$T$163, DW_AT_decl_line(0x7e)
    9268                            .dwattr $C$DW$T$163, DW_AT_decl_column(0x14)
    9269                    
    9270                    $C$DW$T$164     .dwtag  DW_TAG_typedef
    9271                            .dwattr $C$DW$T$164, DW_AT_name("uint_fast64_t")
    9272                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$163)
    9273                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
    9274                            .dwattr $C$DW$T$164, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9275                            .dwattr $C$DW$T$164, DW_AT_decl_line(0x3c)
    9276                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x1a)
    9277                    
    9278                    $C$DW$T$165     .dwtag  DW_TAG_typedef
    9279                            .dwattr $C$DW$T$165, DW_AT_name("__uint_least64_t")
    9280                            .dwattr $C$DW$T$165, DW_AT_type(*$C$DW$T$157)
    9281                            .dwattr $C$DW$T$165, DW_AT_language(DW_LANG_C)
    9282                            .dwattr $C$DW$T$165, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9283                            .dwattr $C$DW$T$165, DW_AT_decl_line(0x82)
    9284                            .dwattr $C$DW$T$165, DW_AT_decl_column(0x14)
    9285                    
    9286                    $C$DW$T$166     .dwtag  DW_TAG_typedef
    9287                            .dwattr $C$DW$T$166, DW_AT_name("uint_least64_t")
    9288                            .dwattr $C$DW$T$166, DW_AT_type(*$C$DW$T$165)
    9289                            .dwattr $C$DW$T$166, DW_AT_language(DW_LANG_C)
    9290                            .dwattr $C$DW$T$166, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9291                            .dwattr $C$DW$T$166, DW_AT_decl_line(0x32)
    9292                            .dwattr $C$DW$T$166, DW_AT_decl_column(0x1a)
    9293                    
    9294                    $C$DW$T$167     .dwtag  DW_TAG_typedef
    9295                            .dwattr $C$DW$T$167, DW_AT_name("__uintmax_t")
    9296                            .dwattr $C$DW$T$167, DW_AT_type(*$C$DW$T$157)
    9297                            .dwattr $C$DW$T$167, DW_AT_language(DW_LANG_C)
    9298                            .dwattr $C$DW$T$167, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9299                            .dwattr $C$DW$T$167, DW_AT_decl_line(0x79)
    9300                            .dwattr $C$DW$T$167, DW_AT_decl_column(0x14)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  172

    9301                    
    9302                    $C$DW$T$168     .dwtag  DW_TAG_typedef
    9303                            .dwattr $C$DW$T$168, DW_AT_name("__rman_res_t")
    9304                            .dwattr $C$DW$T$168, DW_AT_type(*$C$DW$T$167)
    9305                            .dwattr $C$DW$T$168, DW_AT_language(DW_LANG_C)
    9306                            .dwattr $C$DW$T$168, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9307                            .dwattr $C$DW$T$168, DW_AT_decl_line(0x9a)
    9308                            .dwattr $C$DW$T$168, DW_AT_decl_column(0x19)
    9309                    
    9310                    $C$DW$T$169     .dwtag  DW_TAG_typedef
    9311                            .dwattr $C$DW$T$169, DW_AT_name("uintmax_t")
    9312                            .dwattr $C$DW$T$169, DW_AT_type(*$C$DW$T$167)
    9313                            .dwattr $C$DW$T$169, DW_AT_language(DW_LANG_C)
    9314                            .dwattr $C$DW$T$169, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9315                            .dwattr $C$DW$T$169, DW_AT_decl_line(0x5c)
    9316                            .dwattr $C$DW$T$169, DW_AT_decl_column(0x16)
    9317                    
    9318                    $C$DW$T$170     .dwtag  DW_TAG_typedef
    9319                            .dwattr $C$DW$T$170, DW_AT_name("uint64_t")
    9320                            .dwattr $C$DW$T$170, DW_AT_type(*$C$DW$T$157)
    9321                            .dwattr $C$DW$T$170, DW_AT_language(DW_LANG_C)
    9322                            .dwattr $C$DW$T$170, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9323                            .dwattr $C$DW$T$170, DW_AT_decl_line(0x4b)
    9324                            .dwattr $C$DW$T$170, DW_AT_decl_column(0x15)
    9325                    
    9326                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    9327                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    9328                            .dwattr $C$DW$T$16, DW_AT_name("float")
    9329                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    9330                    
    9331                    
    9332                    $C$DW$T$171     .dwtag  DW_TAG_array_type
    9333                            .dwattr $C$DW$T$171, DW_AT_type(*$C$DW$T$16)
    9334                            .dwattr $C$DW$T$171, DW_AT_language(DW_LANG_C)
    9335                            .dwattr $C$DW$T$171, DW_AT_byte_size(0x3e80)
    9336                    $C$DW$237       .dwtag  DW_TAG_subrange_type
    9337                            .dwattr $C$DW$237, DW_AT_upper_bound(0xf9f)
    9338                    
    9339                            .dwendtag $C$DW$T$171
    9340                    
    9341                    $C$DW$T$173     .dwtag  DW_TAG_typedef
    9342                            .dwattr $C$DW$T$173, DW_AT_name("__float_t")
    9343                            .dwattr $C$DW$T$173, DW_AT_type(*$C$DW$T$16)
    9344                            .dwattr $C$DW$T$173, DW_AT_language(DW_LANG_C)
    9345                            .dwattr $C$DW$T$173, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9346                            .dwattr $C$DW$T$173, DW_AT_decl_line(0x61)
    9347                            .dwattr $C$DW$T$173, DW_AT_decl_column(0x10)
    9348                    
    9349                    $C$DW$T$174     .dwtag  DW_TAG_typedef
    9350                            .dwattr $C$DW$T$174, DW_AT_name("float_t")
    9351                            .dwattr $C$DW$T$174, DW_AT_type(*$C$DW$T$16)
    9352                            .dwattr $C$DW$T$174, DW_AT_language(DW_LANG_C)
    9353                            .dwattr $C$DW$T$174, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9354                            .dwattr $C$DW$T$174, DW_AT_decl_line(0x144)
    9355                            .dwattr $C$DW$T$174, DW_AT_decl_column(0x0f)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  173

    9356                    
    9357                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    9358                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    9359                            .dwattr $C$DW$T$17, DW_AT_name("double")
    9360                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    9361                    
    9362                    $C$DW$T$175     .dwtag  DW_TAG_typedef
    9363                            .dwattr $C$DW$T$175, DW_AT_name("__double_t")
    9364                            .dwattr $C$DW$T$175, DW_AT_type(*$C$DW$T$17)
    9365                            .dwattr $C$DW$T$175, DW_AT_language(DW_LANG_C)
    9366                            .dwattr $C$DW$T$175, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9367                            .dwattr $C$DW$T$175, DW_AT_decl_line(0x60)
    9368                            .dwattr $C$DW$T$175, DW_AT_decl_column(0x11)
    9369                    
    9370                    $C$DW$T$176     .dwtag  DW_TAG_typedef
    9371                            .dwattr $C$DW$T$176, DW_AT_name("double_t")
    9372                            .dwattr $C$DW$T$176, DW_AT_type(*$C$DW$T$17)
    9373                            .dwattr $C$DW$T$176, DW_AT_language(DW_LANG_C)
    9374                            .dwattr $C$DW$T$176, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9375                            .dwattr $C$DW$T$176, DW_AT_decl_line(0x143)
    9376                            .dwattr $C$DW$T$176, DW_AT_decl_column(0x10)
    9377                    
    9378                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    9379                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    9380                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    9381                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    9382                    
    9383                    
    9384                    $C$DW$T$19      .dwtag  DW_TAG_structure_type
    9385                            .dwattr $C$DW$T$19, DW_AT_name("__mq")
    9386                            .dwattr $C$DW$T$19, DW_AT_declaration
    9387                            .dwattr $C$DW$T$19, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    9388                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x4c)
    9389                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x10)
    9390                            .dwendtag $C$DW$T$19
    9391                    
    9392                    $C$DW$T$180     .dwtag  DW_TAG_pointer_type
    9393                            .dwattr $C$DW$T$180, DW_AT_type(*$C$DW$T$19)
    9394                            .dwattr $C$DW$T$180, DW_AT_address_class(0x20)
    9395                    
    9396                    $C$DW$T$181     .dwtag  DW_TAG_typedef
    9397                            .dwattr $C$DW$T$181, DW_AT_name("__mqd_t")
    9398                            .dwattr $C$DW$T$181, DW_AT_type(*$C$DW$T$180)
    9399                            .dwattr $C$DW$T$181, DW_AT_language(DW_LANG_C)
    9400                            .dwattr $C$DW$T$181, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9401                            .dwattr $C$DW$T$181, DW_AT_decl_line(0x4c)
    9402                            .dwattr $C$DW$T$181, DW_AT_decl_column(0x16)
    9403                    
    9404                    
    9405                    $C$DW$T$20      .dwtag  DW_TAG_structure_type
    9406                            .dwattr $C$DW$T$20, DW_AT_name("__timer")
    9407                            .dwattr $C$DW$T$20, DW_AT_declaration
    9408                            .dwattr $C$DW$T$20, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    9409                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x4b)
    9410                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x10)
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  174

    9411                            .dwendtag $C$DW$T$20
    9412                    
    9413                    $C$DW$T$182     .dwtag  DW_TAG_pointer_type
    9414                            .dwattr $C$DW$T$182, DW_AT_type(*$C$DW$T$20)
    9415                            .dwattr $C$DW$T$182, DW_AT_address_class(0x20)
    9416                    
    9417                    $C$DW$T$183     .dwtag  DW_TAG_typedef
    9418                            .dwattr $C$DW$T$183, DW_AT_name("__timer_t")
    9419                            .dwattr $C$DW$T$183, DW_AT_type(*$C$DW$T$182)
    9420                            .dwattr $C$DW$T$183, DW_AT_language(DW_LANG_C)
    9421                            .dwattr $C$DW$T$183, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9422                            .dwattr $C$DW$T$183, DW_AT_decl_line(0x4b)
    9423                            .dwattr $C$DW$T$183, DW_AT_decl_column(0x19)
    9424                    
    9425                    
    9426                    $C$DW$T$25      .dwtag  DW_TAG_structure_type
    9427                            .dwattr $C$DW$T$25, DW_AT_name("__va_list_t")
    9428                            .dwattr $C$DW$T$25, DW_AT_byte_size(0x04)
    9429                    $C$DW$238       .dwtag  DW_TAG_member
    9430                            .dwattr $C$DW$238, DW_AT_type(*$C$DW$T$3)
    9431                            .dwattr $C$DW$238, DW_AT_name("__ap")
    9432                            .dwattr $C$DW$238, DW_AT_TI_symbol_name("__ap")
    9433                            .dwattr $C$DW$238, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    9434                            .dwattr $C$DW$238, DW_AT_accessibility(DW_ACCESS_public)
    9435                            .dwattr $C$DW$238, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/inc
    9436                            .dwattr $C$DW$238, DW_AT_decl_line(0xa4)
    9437                            .dwattr $C$DW$238, DW_AT_decl_column(0x0c)
    9438                    
    9439                            .dwattr $C$DW$T$25, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/in
    9440                            .dwattr $C$DW$T$25, DW_AT_decl_line(0xa3)
    9441                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x10)
    9442                            .dwendtag $C$DW$T$25
    9443                    
    9444                    $C$DW$T$184     .dwtag  DW_TAG_typedef
    9445                            .dwattr $C$DW$T$184, DW_AT_name("__va_list")
    9446                            .dwattr $C$DW$T$184, DW_AT_type(*$C$DW$T$25)
    9447                            .dwattr $C$DW$T$184, DW_AT_language(DW_LANG_C)
    9448                            .dwattr $C$DW$T$184, DW_AT_decl_file("C:/ti/ccs1230/ccs/tools/compiler/ti-cgt-arm_20.2.7.LTS/i
    9449                            .dwattr $C$DW$T$184, DW_AT_decl_line(0xa5)
    9450                            .dwattr $C$DW$T$184, DW_AT_decl_column(0x03)
    9451                    
    9452                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    9453                    
    9454                    ;***************************************************************
    9455                    ;* DWARF CIE ENTRIES                                           *
    9456                    ;***************************************************************
    9457                    
    9458                    $C$DW$CIE       .dwcie 14
    9459                            .dwcfi  cfa_register, 13
    9460                            .dwcfi  cfa_offset, 0
    9461                            .dwcfi  same_value, 4
    9462                            .dwcfi  same_value, 5
    9463                            .dwcfi  same_value, 6
    9464                            .dwcfi  same_value, 7
    9465                            .dwcfi  same_value, 8
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  175

    9466                            .dwcfi  same_value, 9
    9467                            .dwcfi  same_value, 10
    9468                            .dwcfi  same_value, 11
    9469                            .dwcfi  same_value, 80
    9470                            .dwcfi  same_value, 81
    9471                            .dwcfi  same_value, 82
    9472                            .dwcfi  same_value, 83
    9473                            .dwcfi  same_value, 84
    9474                            .dwcfi  same_value, 85
    9475                            .dwcfi  same_value, 86
    9476                            .dwcfi  same_value, 87
    9477                            .dwcfi  same_value, 88
    9478                            .dwcfi  same_value, 89
    9479                            .dwcfi  same_value, 90
    9480                            .dwcfi  same_value, 91
    9481                            .dwcfi  same_value, 92
    9482                            .dwcfi  same_value, 93
    9483                            .dwcfi  same_value, 94
    9484                            .dwcfi  same_value, 95
    9485                            .dwendentry
    9486                    
    9487                    ;***************************************************************
    9488                    ;* DWARF REGISTER MAP                                          *
    9489                    ;***************************************************************
    9490                    
    9491                    $C$DW$239       .dwtag  DW_TAG_TI_assign_register
    9492                            .dwattr $C$DW$239, DW_AT_name("A1")
    9493                            .dwattr $C$DW$239, DW_AT_location[DW_OP_reg0]
    9494                    
    9495                    $C$DW$240       .dwtag  DW_TAG_TI_assign_register
    9496                            .dwattr $C$DW$240, DW_AT_name("A2")
    9497                            .dwattr $C$DW$240, DW_AT_location[DW_OP_reg1]
    9498                    
    9499                    $C$DW$241       .dwtag  DW_TAG_TI_assign_register
    9500                            .dwattr $C$DW$241, DW_AT_name("A3")
    9501                            .dwattr $C$DW$241, DW_AT_location[DW_OP_reg2]
    9502                    
    9503                    $C$DW$242       .dwtag  DW_TAG_TI_assign_register
    9504                            .dwattr $C$DW$242, DW_AT_name("A4")
    9505                            .dwattr $C$DW$242, DW_AT_location[DW_OP_reg3]
    9506                    
    9507                    $C$DW$243       .dwtag  DW_TAG_TI_assign_register
    9508                            .dwattr $C$DW$243, DW_AT_name("V1")
    9509                            .dwattr $C$DW$243, DW_AT_location[DW_OP_reg4]
    9510                    
    9511                    $C$DW$244       .dwtag  DW_TAG_TI_assign_register
    9512                            .dwattr $C$DW$244, DW_AT_name("V2")
    9513                            .dwattr $C$DW$244, DW_AT_location[DW_OP_reg5]
    9514                    
    9515                    $C$DW$245       .dwtag  DW_TAG_TI_assign_register
    9516                            .dwattr $C$DW$245, DW_AT_name("V3")
    9517                            .dwattr $C$DW$245, DW_AT_location[DW_OP_reg6]
    9518                    
    9519                    $C$DW$246       .dwtag  DW_TAG_TI_assign_register
    9520                            .dwattr $C$DW$246, DW_AT_name("V4")
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  176

    9521                            .dwattr $C$DW$246, DW_AT_location[DW_OP_reg7]
    9522                    
    9523                    $C$DW$247       .dwtag  DW_TAG_TI_assign_register
    9524                            .dwattr $C$DW$247, DW_AT_name("V5")
    9525                            .dwattr $C$DW$247, DW_AT_location[DW_OP_reg8]
    9526                    
    9527                    $C$DW$248       .dwtag  DW_TAG_TI_assign_register
    9528                            .dwattr $C$DW$248, DW_AT_name("V6")
    9529                            .dwattr $C$DW$248, DW_AT_location[DW_OP_reg9]
    9530                    
    9531                    $C$DW$249       .dwtag  DW_TAG_TI_assign_register
    9532                            .dwattr $C$DW$249, DW_AT_name("V7")
    9533                            .dwattr $C$DW$249, DW_AT_location[DW_OP_reg10]
    9534                    
    9535                    $C$DW$250       .dwtag  DW_TAG_TI_assign_register
    9536                            .dwattr $C$DW$250, DW_AT_name("V8")
    9537                            .dwattr $C$DW$250, DW_AT_location[DW_OP_reg11]
    9538                    
    9539                    $C$DW$251       .dwtag  DW_TAG_TI_assign_register
    9540                            .dwattr $C$DW$251, DW_AT_name("V9")
    9541                            .dwattr $C$DW$251, DW_AT_location[DW_OP_reg12]
    9542                    
    9543                    $C$DW$252       .dwtag  DW_TAG_TI_assign_register
    9544                            .dwattr $C$DW$252, DW_AT_name("SP")
    9545                            .dwattr $C$DW$252, DW_AT_location[DW_OP_reg13]
    9546                    
    9547                    $C$DW$253       .dwtag  DW_TAG_TI_assign_register
    9548                            .dwattr $C$DW$253, DW_AT_name("LR")
    9549                            .dwattr $C$DW$253, DW_AT_location[DW_OP_reg14]
    9550                    
    9551                    $C$DW$254       .dwtag  DW_TAG_TI_assign_register
    9552                            .dwattr $C$DW$254, DW_AT_name("PC")
    9553                            .dwattr $C$DW$254, DW_AT_location[DW_OP_reg15]
    9554                    
    9555                    $C$DW$255       .dwtag  DW_TAG_TI_assign_register
    9556                            .dwattr $C$DW$255, DW_AT_name("SR")
    9557                            .dwattr $C$DW$255, DW_AT_location[DW_OP_reg17]
    9558                    
    9559                    $C$DW$256       .dwtag  DW_TAG_TI_assign_register
    9560                            .dwattr $C$DW$256, DW_AT_name("AP")
    9561                            .dwattr $C$DW$256, DW_AT_location[DW_OP_reg7]
    9562                    
    9563                    $C$DW$257       .dwtag  DW_TAG_TI_assign_register
    9564                            .dwattr $C$DW$257, DW_AT_name("D0")
    9565                            .dwattr $C$DW$257, DW_AT_location[DW_OP_regx 0x40]
    9566                    
    9567                    $C$DW$258       .dwtag  DW_TAG_TI_assign_register
    9568                            .dwattr $C$DW$258, DW_AT_name("D0_hi")
    9569                            .dwattr $C$DW$258, DW_AT_location[DW_OP_regx 0x41]
    9570                    
    9571                    $C$DW$259       .dwtag  DW_TAG_TI_assign_register
    9572                            .dwattr $C$DW$259, DW_AT_name("D1")
    9573                            .dwattr $C$DW$259, DW_AT_location[DW_OP_regx 0x42]
    9574                    
    9575                    $C$DW$260       .dwtag  DW_TAG_TI_assign_register
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  177

    9576                            .dwattr $C$DW$260, DW_AT_name("D1_hi")
    9577                            .dwattr $C$DW$260, DW_AT_location[DW_OP_regx 0x43]
    9578                    
    9579                    $C$DW$261       .dwtag  DW_TAG_TI_assign_register
    9580                            .dwattr $C$DW$261, DW_AT_name("D2")
    9581                            .dwattr $C$DW$261, DW_AT_location[DW_OP_regx 0x44]
    9582                    
    9583                    $C$DW$262       .dwtag  DW_TAG_TI_assign_register
    9584                            .dwattr $C$DW$262, DW_AT_name("D2_hi")
    9585                            .dwattr $C$DW$262, DW_AT_location[DW_OP_regx 0x45]
    9586                    
    9587                    $C$DW$263       .dwtag  DW_TAG_TI_assign_register
    9588                            .dwattr $C$DW$263, DW_AT_name("D3")
    9589                            .dwattr $C$DW$263, DW_AT_location[DW_OP_regx 0x46]
    9590                    
    9591                    $C$DW$264       .dwtag  DW_TAG_TI_assign_register
    9592                            .dwattr $C$DW$264, DW_AT_name("D3_hi")
    9593                            .dwattr $C$DW$264, DW_AT_location[DW_OP_regx 0x47]
    9594                    
    9595                    $C$DW$265       .dwtag  DW_TAG_TI_assign_register
    9596                            .dwattr $C$DW$265, DW_AT_name("D4")
    9597                            .dwattr $C$DW$265, DW_AT_location[DW_OP_regx 0x48]
    9598                    
    9599                    $C$DW$266       .dwtag  DW_TAG_TI_assign_register
    9600                            .dwattr $C$DW$266, DW_AT_name("D4_hi")
    9601                            .dwattr $C$DW$266, DW_AT_location[DW_OP_regx 0x49]
    9602                    
    9603                    $C$DW$267       .dwtag  DW_TAG_TI_assign_register
    9604                            .dwattr $C$DW$267, DW_AT_name("D5")
    9605                            .dwattr $C$DW$267, DW_AT_location[DW_OP_regx 0x4a]
    9606                    
    9607                    $C$DW$268       .dwtag  DW_TAG_TI_assign_register
    9608                            .dwattr $C$DW$268, DW_AT_name("D5_hi")
    9609                            .dwattr $C$DW$268, DW_AT_location[DW_OP_regx 0x4b]
    9610                    
    9611                    $C$DW$269       .dwtag  DW_TAG_TI_assign_register
    9612                            .dwattr $C$DW$269, DW_AT_name("D6")
    9613                            .dwattr $C$DW$269, DW_AT_location[DW_OP_regx 0x4c]
    9614                    
    9615                    $C$DW$270       .dwtag  DW_TAG_TI_assign_register
    9616                            .dwattr $C$DW$270, DW_AT_name("D6_hi")
    9617                            .dwattr $C$DW$270, DW_AT_location[DW_OP_regx 0x4d]
    9618                    
    9619                    $C$DW$271       .dwtag  DW_TAG_TI_assign_register
    9620                            .dwattr $C$DW$271, DW_AT_name("D7")
    9621                            .dwattr $C$DW$271, DW_AT_location[DW_OP_regx 0x4e]
    9622                    
    9623                    $C$DW$272       .dwtag  DW_TAG_TI_assign_register
    9624                            .dwattr $C$DW$272, DW_AT_name("D7_hi")
    9625                            .dwattr $C$DW$272, DW_AT_location[DW_OP_regx 0x4f]
    9626                    
    9627                    $C$DW$273       .dwtag  DW_TAG_TI_assign_register
    9628                            .dwattr $C$DW$273, DW_AT_name("D8")
    9629                            .dwattr $C$DW$273, DW_AT_location[DW_OP_regx 0x50]
    9630                    
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  178

    9631                    $C$DW$274       .dwtag  DW_TAG_TI_assign_register
    9632                            .dwattr $C$DW$274, DW_AT_name("D8_hi")
    9633                            .dwattr $C$DW$274, DW_AT_location[DW_OP_regx 0x51]
    9634                    
    9635                    $C$DW$275       .dwtag  DW_TAG_TI_assign_register
    9636                            .dwattr $C$DW$275, DW_AT_name("D9")
    9637                            .dwattr $C$DW$275, DW_AT_location[DW_OP_regx 0x52]
    9638                    
    9639                    $C$DW$276       .dwtag  DW_TAG_TI_assign_register
    9640                            .dwattr $C$DW$276, DW_AT_name("D9_hi")
    9641                            .dwattr $C$DW$276, DW_AT_location[DW_OP_regx 0x53]
    9642                    
    9643                    $C$DW$277       .dwtag  DW_TAG_TI_assign_register
    9644                            .dwattr $C$DW$277, DW_AT_name("D10")
    9645                            .dwattr $C$DW$277, DW_AT_location[DW_OP_regx 0x54]
    9646                    
    9647                    $C$DW$278       .dwtag  DW_TAG_TI_assign_register
    9648                            .dwattr $C$DW$278, DW_AT_name("D10_hi")
    9649                            .dwattr $C$DW$278, DW_AT_location[DW_OP_regx 0x55]
    9650                    
    9651                    $C$DW$279       .dwtag  DW_TAG_TI_assign_register
    9652                            .dwattr $C$DW$279, DW_AT_name("D11")
    9653                            .dwattr $C$DW$279, DW_AT_location[DW_OP_regx 0x56]
    9654                    
    9655                    $C$DW$280       .dwtag  DW_TAG_TI_assign_register
    9656                            .dwattr $C$DW$280, DW_AT_name("D11_hi")
    9657                            .dwattr $C$DW$280, DW_AT_location[DW_OP_regx 0x57]
    9658                    
    9659                    $C$DW$281       .dwtag  DW_TAG_TI_assign_register
    9660                            .dwattr $C$DW$281, DW_AT_name("D12")
    9661                            .dwattr $C$DW$281, DW_AT_location[DW_OP_regx 0x58]
    9662                    
    9663                    $C$DW$282       .dwtag  DW_TAG_TI_assign_register
    9664                            .dwattr $C$DW$282, DW_AT_name("D12_hi")
    9665                            .dwattr $C$DW$282, DW_AT_location[DW_OP_regx 0x59]
    9666                    
    9667                    $C$DW$283       .dwtag  DW_TAG_TI_assign_register
    9668                            .dwattr $C$DW$283, DW_AT_name("D13")
    9669                            .dwattr $C$DW$283, DW_AT_location[DW_OP_regx 0x5a]
    9670                    
    9671                    $C$DW$284       .dwtag  DW_TAG_TI_assign_register
    9672                            .dwattr $C$DW$284, DW_AT_name("D13_hi")
    9673                            .dwattr $C$DW$284, DW_AT_location[DW_OP_regx 0x5b]
    9674                    
    9675                    $C$DW$285       .dwtag  DW_TAG_TI_assign_register
    9676                            .dwattr $C$DW$285, DW_AT_name("D14")
    9677                            .dwattr $C$DW$285, DW_AT_location[DW_OP_regx 0x5c]
    9678                    
    9679                    $C$DW$286       .dwtag  DW_TAG_TI_assign_register
    9680                            .dwattr $C$DW$286, DW_AT_name("D14_hi")
    9681                            .dwattr $C$DW$286, DW_AT_location[DW_OP_regx 0x5d]
    9682                    
    9683                    $C$DW$287       .dwtag  DW_TAG_TI_assign_register
    9684                            .dwattr $C$DW$287, DW_AT_name("D15")
    9685                            .dwattr $C$DW$287, DW_AT_location[DW_OP_regx 0x5e]
TI ARM Assembler PC v20.2.7 Thu Feb 20 15:15:05 2025

Copyright (c) 1996-2018 Texas Instruments Incorporated
MAIN.asm                                                             PAGE  179

    9686                    
    9687                    $C$DW$288       .dwtag  DW_TAG_TI_assign_register
    9688                            .dwattr $C$DW$288, DW_AT_name("D15_hi")
    9689                            .dwattr $C$DW$288, DW_AT_location[DW_OP_regx 0x5f]
    9690                    
    9691                    $C$DW$289       .dwtag  DW_TAG_TI_assign_register
    9692                            .dwattr $C$DW$289, DW_AT_name("FPEXC")
    9693                            .dwattr $C$DW$289, DW_AT_location[DW_OP_reg18]
    9694                    
    9695                    $C$DW$290       .dwtag  DW_TAG_TI_assign_register
    9696                            .dwattr $C$DW$290, DW_AT_name("FPSCR")
    9697                            .dwattr $C$DW$290, DW_AT_location[DW_OP_reg19]
    9698                    
    9699                            .dwendtag $C$DW$CU
    9700                    

--------------------------
Thumb2 Statistics
--------------------------
Number of Thumb2 ins converted to Thumb = 0 (0%)
Number of Thumb ins in input = 1519 (78%)
Number of Thumb2 ins encoded as Thumb2 = 413 (100%)
Number of Thumb2 ins converted to 2 OPND Thumb = 92


No Assembly Errors, No Assembly Warnings
