{"vcs1":{"timestamp_begin":1732513464.145206736, "rt":2.15, "ut":0.55, "st":0.28}}
{"vcselab":{"timestamp_begin":1732513466.379920414, "rt":1.01, "ut":0.27, "st":0.15}}
{"link":{"timestamp_begin":1732513467.467345518, "rt":0.40, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732513463.521750033}
{"VCS_COMP_START_TIME": 1732513463.521750033}
{"VCS_COMP_END_TIME": 1732513469.496284663}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334588}}
{"stitch_vcselab": {"peak_mem": 231512}}
