
<html>
<meta name="viewport" content="width=device-width, initial-scale=1">
<head>
  <link rel="stylesheet" href="../../merly.css">
  <title>qemu Repo - target\arm\ptw.c Ctrl Expressions (236) - MerlyMentor</title>
</head>
<body>
  <h2>qemu Repo - target\arm\ptw.c Ctrl Expressions (236) - MerlyMentor</h2>
  
  <header>
    <nav>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Files" href="../../index.html">Files</a></li>
        <li class="mr-3"><a title="Anomalies" href="../../anomalies.html">Anomalies</a></li>
        <li class="mr-3"><a title="Notables" href="../../notables.html">Notables</a></li>
        <li class="mr-3"><a title="Known Good" href="../../known-good.html">Known Good</a></li>
        <li class="mr-3"><a title="Known Bad" href="../../known-bad.html">Known Bad</a></li>
        
      </ul>
    </nav>
  </header>

  <fieldset>
    <legend>&nbsp;target\arm\ptw.c Ctrl Expressions (236)&nbsp;</legend>
    <table class="code">
      <tr class="th"><td class="num">Line</td><td>Ctrl Expression</td><td class="num">Score</td></tr>
      <tr><td class="num line">777</td><td><a href="ptw.c.html#L777">(<span style='background-color:#741da3;'>ns && arm_is_secure(env) && (env->cp15.scr_el3 & SCR_SIF)</span>)</a></td><td class="num">1014.25</td></tr>
      <tr><td class="num line">2416</td><td><a href="ptw.c.html#L2416">(<span style='background-color:#741da3;'>address < 0x02000000 && mmu_idx != ARMMMUIdx_Stage2 && !arm_feature(env, ARM_FEATURE_V8)</span>)</a></td><td class="num">1011.75</td></tr>
      <tr><td class="num line">1395</td><td><a href="ptw.c.html#L1395">(<span style='background-color:#741da3;'>((base ^ address) & ~mask) == 0</span>)</a></td><td class="num">1009.25</td></tr>
      <tr><td class="num line">942</td><td><a href="ptw.c.html#L942">(inputsize > outputsize && (arm_el_is_aa64(&cpu->env, 1) || inputsize > 40))</a></td><td class="num">46.25</td></tr>
      <tr><td class="num line">1776</td><td><a href="ptw.c.html#L1776">(!(env->pmsav8.rlar[secure][n] & 0x1))</a></td><td class="num">43.00</td></tr>
      <tr><td class="num line">1217</td><td><a href="ptw.c.html#L1217">(!(descriptor & 1) || (!(descriptor & 2) && (level == 3)))</a></td><td class="num">32.00</td></tr>
      <tr><td class="num line">2271</td><td><a href="ptw.c.html#L2271">((ret.attrs & 0xf0) == 0 || ret.attrs == 0x44)</a></td><td class="num">28.75</td></tr>
      <tr><td class="num line">55</td><td><a href="ptw.c.html#L55">(arm_feature(&cpu->env, ARM_FEATURE_LPAE) || arm_feature(&cpu->env, ARM_FEATURE_V7VE))</a></td><td class="num">28.50</td></tr>
      <tr><td class="num line">911</td><td><a href="ptw.c.html#L911">(level < (inputsize == 52 && stride == 9 ? -1 : 0))</a></td><td class="num">28.50</td></tr>
      <tr><td class="num line">576</td><td><a href="ptw.c.html#L576">(type == 0 || (type == 3 && !cpu_isar_feature(aa32_pxn, cpu)))</a></td><td class="num">27.25</td></tr>
      <tr><td class="num line">1843</td><td><a href="ptw.c.html#L1843">(*prot && !xn && !(pxn && !is_user))</a></td><td class="num">27.25</td></tr>
      <tr><td class="num line">1563</td><td><a href="ptw.c.html#L1563">(!(env->pmsav7.drsr[n] & 0x1))</a></td><td class="num">26.50</td></tr>
      <tr><td class="num line">1978</td><td><a href="ptw.c.html#L1978">(sattrs->ns || (!idau_nsc && sattrs->nsc))</a></td><td class="num">13.25</td></tr>
      <tr><td class="num line">923</td><td><a href="ptw.c.html#L923">(level == 0 || (level == 1 && outputsize <= 42))</a></td><td class="num">12.75</td></tr>
      <tr><td class="num line">928</td><td><a href="ptw.c.html#L928">(level == 0 || (level == 1 && outputsize <= 40))</a></td><td class="num">12.75</td></tr>
      <tr><td class="num line">1791</td><td><a href="ptw.c.html#L1791">(limit >= base && ranges_overlap(base, limit - base + 1, addr_page_base, TARGET_PAGE_SIZE))</a></td><td class="num">10.70</td></tr>
      <tr><td class="num line">1961</td><td><a href="ptw.c.html#L1961">(limit >= base && ranges_overlap(base, limit - base + 1, addr_page_base, TARGET_PAGE_SIZE))</a></td><td class="num">10.70</td></tr>
      <tr><td class="num line">1125</td><td><a href="ptw.c.html#L1125">(param.ds && stride == 9 && sl2)</a></td><td class="num">10.00</td></tr>
      <tr><td class="num line">2245</td><td><a href="ptw.c.html#L2245">(s1.shareability == 2 || s2.shareability == 2)</a></td><td class="num">9.75</td></tr>
      <tr><td class="num line">2248</td><td><a href="ptw.c.html#L2248">(s1.shareability == 3 || s2.shareability == 3)</a></td><td class="num">9.75</td></tr>
      <tr><td class="num line">531</td><td><a href="ptw.c.html#L531">(!(*prot & (1 << access_type)))</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">675</td><td><a href="ptw.c.html#L675">(!(*prot & (1 << access_type)))</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">1314</td><td><a href="ptw.c.html#L1314">(!(*prot & (1 << access_type)))</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">1923</td><td><a href="ptw.c.html#L1923">(env->sau.rlar[r] & 1)</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">1943</td><td><a href="ptw.c.html#L1943">(env->sau.rlar[r] & 2)</a></td><td class="num">9.50</td></tr>
      <tr><td class="num line">818</td><td><a href="ptw.c.html#L818">(xn || (wxn && (prot_rw & PAGE_WRITE)))</a></td><td class="num">9.25</td></tr>
      <tr><td class="num line">1242</td><td><a href="ptw.c.html#L1242">((descriptor & 2) && (level < 3))</a></td><td class="num">9.25</td></tr>
      <tr><td class="num line">916</td><td><a href="ptw.c.html#L916">(startsizecheck < 1 || startsizecheck > stride + 4)</a></td><td class="num">9.10</td></tr>
      <tr><td class="num line">1583</td><td><a href="ptw.c.html#L1583">(address < base || address > base + rmask)</a></td><td class="num">9.10</td></tr>
      <tr><td class="num line">583</td><td><a href="ptw.c.html#L583">((type == 1) || !(desc & 1 << 18))</a></td><td class="num">8.50</td></tr>
      <tr><td class="num line">1900</td><td><a href="ptw.c.html#L1900">(access_type == MMU_INST_FETCH && extract32(address, 28, 4) == 0xf)</a></td><td class="num">8.50</td></tr>
      <tr><td class="num line">933</td><td><a href="ptw.c.html#L933">(level == 0 && outputsize <= 42)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">1100</td><td><a href="ptw.c.html#L1100">(mmu_idx != ARMMMUIdx_Stage2 && mmu_idx != ARMMMUIdx_Stage2_S)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">1612</td><td><a href="ptw.c.html#L1612">(i <= 8 && rsize < TARGET_PAGE_BITS)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">1927</td><td><a href="ptw.c.html#L1927">(base <= address && limit >= address)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">2465</td><td><a href="ptw.c.html#L2465">(mmu_idx != ARMMMUIdx_Stage2 && mmu_idx != ARMMMUIdx_Stage2_S)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">227</td><td><a href="ptw.c.html#L227">((arm_hcr_el2_eff(env) & HCR_PTW) && ptw_attrs_are_device(env, cacheattrs))</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">660</td><td><a href="ptw.c.html#L660">(arm_feature(env, ARM_FEATURE_V6K) && (regime_sctlr(env, mmu_idx) & SCTLR_AFE))</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">2276</td><td><a href="ptw.c.html#L2276">(tagged && ret.attrs == 0xff)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">168</td><td><a href="ptw.c.html#L168">(!regime_is_secure(env, mmu_idx) && regime_el(env, mmu_idx) == 1)</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">173</td><td><a href="ptw.c.html#L173">((hcr_el2 & HCR_DC) && arm_mmu_idx_is_stage1_of_2(mmu_idx))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">2106</td><td><a href="ptw.c.html#L2106">(extract32(s1, 2, 2) == 0 || extract32(s1, 2, 2) == 2)</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">2197</td><td><a href="ptw.c.html#L2197">((s1.attrs & 0xf0) == 0)</a></td><td class="num">7.00</td></tr>
      <tr><td class="num line">2206</td><td><a href="ptw.c.html#L2206">((s1.attrs & 0xf0) == 0)</a></td><td class="num">7.00</td></tr>
      <tr><td class="num line">2479</td><td><a href="ptw.c.html#L2479">(extract64(address, pamax, addrtop - pamax + 1) != 0)</a></td><td class="num">6.95</td></tr>
      <tr><td class="num line">161</td><td><a href="ptw.c.html#L161">(mmu_idx == ARMMMUIdx_Stage2 || mmu_idx == ARMMMUIdx_Stage2_S)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">466</td><td><a href="ptw.c.html#L466">(domain_prot == 0 || domain_prot == 2)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">596</td><td><a href="ptw.c.html#L596">(domain_prot == 0 || domain_prot == 2)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">672</td><td><a href="ptw.c.html#L672">(*prot && !xn)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1270</td><td><a href="ptw.c.html#L1270">(mmu_idx == ARMMMUIdx_Stage2 || mmu_idx == ARMMMUIdx_Stage2_S)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1302</td><td><a href="ptw.c.html#L1302">(mmu_idx == ARMMMUIdx_Stage2 || mmu_idx == ARMMMUIdx_Stage2_S)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1331</td><td><a href="ptw.c.html#L1331">(mmu_idx == ARMMMUIdx_Stage2 || mmu_idx == ARMMMUIdx_Stage2_S)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1781</td><td><a href="ptw.c.html#L1781">(address < base || address > limit)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1800</td><td><a href="ptw.c.html#L1800">(base > addr_page_base || limit < addr_page_limit)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1928</td><td><a href="ptw.c.html#L1928">(base > addr_page_base || limit < addr_page_limit)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">2103</td><td><a href="ptw.c.html#L2103">(s1 == 4 || s2 == 4)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">2137</td><td><a href="ptw.c.html#L2137">(s1hi == 0 || s2hi == 0)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">2139</td><td><a href="ptw.c.html#L2139">(s1lo == 0 || s2lo == 0)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">2142</td><td><a href="ptw.c.html#L2142">(s1lo == 4 || s2lo == 4)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">2145</td><td><a href="ptw.c.html#L2145">(s1lo == 8 || s2lo == 8)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">2167</td><td><a href="ptw.c.html#L2167">(attr == 0 || attr == 4)</a></td><td class="num">6.75</td></tr>
      <tr><td class="num line">1327</td><td><a href="ptw.c.html#L1327">(aarch64 && guarded && cpu_isar_feature(aa64_bti, cpu))</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">655</td><td><a href="ptw.c.html#L655">(xn && access_type == MMU_INST_FETCH)</a></td><td class="num">6.00</td></tr>
      <tr><td class="num line">39</td><td><a href="ptw.c.html#L39">(arm_feature(&cpu->env, ARM_FEATURE_AARCH64))</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">736</td><td><a href="ptw.c.html#L736">(arm_el_is_aa64(env, 2) || prot & PAGE_READ)</a></td><td class="num">5.75</td></tr>
      <tr><td class="num line">447</td><td><a href="ptw.c.html#L447">(fi->type != ARMFault_None)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">486</td><td><a href="ptw.c.html#L486">(fi->type != ARMFault_None)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">572</td><td><a href="ptw.c.html#L572">(fi->type != ARMFault_None)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">626</td><td><a href="ptw.c.html#L626">(fi->type != ARMFault_None)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">663</td><td><a href="ptw.c.html#L663">((ap & 1) == 0)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1213</td><td><a href="ptw.c.html#L1213">(fi->type != ARMFault_None)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1295</td><td><a href="ptw.c.html#L1295">((attrs & 1 << 8) == 0)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1388</td><td><a href="ptw.c.html#L1388">((base & 1) == 0)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1922</td><td><a href="ptw.c.html#L1922">(r < cpu->sau_sregion)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">2377</td><td><a href="ptw.c.html#L2377">(cacheattrs->attrs != 0xf0)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1132</td><td><a href="ptw.c.html#L1132">(!aarch64 || stride == 9)</a></td><td class="num">5.25</td></tr>
      <tr><td class="num line">205</td><td><a href="ptw.c.html#L205">(arm_mmu_idx_is_stage1_of_2(mmu_idx) && !regime_translation_disabled(env, ARMMMUIdx_Stage2))</a></td><td class="num">5.00</td></tr>
      <tr><td class="num line">652</td><td><a href="ptw.c.html#L652">(pxn && !regime_is_user(env, mmu_idx))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">793</td><td><a href="ptw.c.html#L793">(regime_has_2_ranges(mmu_idx) && !is_user)</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">2017</td><td><a href="ptw.c.html#L2017">(sattrs.ns != !secure)</a></td><td class="num">4.50</td></tr>
      <tr><td class="num line">1062</td><td><a href="ptw.c.html#L1062">(-top_bits != param.select)</a></td><td class="num">4.25</td></tr>
      <tr><td class="num line">769</td><td><a href="ptw.c.html#L769">(user_rw && regime_is_pan(env, mmu_idx))</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">2239</td><td><a href="ptw.c.html#L2239">(s1.attrs == 0xf0)</a></td><td class="num">3.75</td></tr>
      <tr><td class="num line">193</td><td><a href="ptw.c.html#L193">(arm_hcr_el2_eff(env) & HCR_FWB)</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1460</td><td><a href="ptw.c.html#L1460">(regime_sctlr(env, mmu_idx) & SCTLR_V)</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">1593</td><td><a href="ptw.c.html#L1593">(ranges_overlap(base, rmask, address & TARGET_PAGE_MASK, TARGET_PAGE_SIZE))</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2078</td><td><a href="ptw.c.html#L2078">(arm_hcr_el2_eff(env) & HCR_CD)</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2257</td><td><a href="ptw.c.html#L2257">(arm_hcr_el2_eff(env) & HCR_FWB)</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2369</td><td><a href="ptw.c.html#L2369">(arm_hcr_el2_eff(env) & HCR_DC)</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2510</td><td><a href="ptw.c.html#L2510">(regime_sctlr(env, mmu_idx) & SCTLR_I)</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">2527</td><td><a href="ptw.c.html#L2527">(regime_sctlr(env, mmu_idx) & SCTLR_XP)</a></td><td class="num">3.50</td></tr>
      <tr><td class="num line">166</td><td><a href="ptw.c.html#L166">(hcr_el2 & HCR_TGE)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">270</td><td><a href="ptw.c.html#L270">(fi->s1ptw)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">298</td><td><a href="ptw.c.html#L298">(fi->s1ptw)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">323</td><td><a href="ptw.c.html#L323">(address & mask)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">324</td><td><a href="ptw.c.html#L324">(tcr & TTBCR_PD1)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">330</td><td><a href="ptw.c.html#L330">(tcr & TTBCR_PD0)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">440</td><td><a href="ptw.c.html#L440">(!get_level1_table_address(env, mmu_idx, &table, address))</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">565</td><td><a href="ptw.c.html#L565">(!get_level1_table_address(env, mmu_idx, &table, address))</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">602</td><td><a href="ptw.c.html#L602">(desc & 1 << 18)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">707</td><td><a href="ptw.c.html#L707">(s2ap & 1)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">710</td><td><a href="ptw.c.html#L710">(s2ap & 2)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1169</td><td><a href="ptw.c.html#L1169">(descaddr >> outputsize)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1237</td><td><a href="ptw.c.html#L1237">(descaddr >> outputsize)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1575</td><td><a href="ptw.c.html#L1575">(base & rmask)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1623</td><td><a href="ptw.c.html#L1623">(srdis_mask ^ srdis_multi)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1892</td><td><a href="ptw.c.html#L1892">(cpu->idau)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">1931</td><td><a href="ptw.c.html#L1931">(sattrs->srvalid)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">2503</td><td><a href="ptw.c.html#L2503">(hcr & HCR_DC)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">2504</td><td><a href="ptw.c.html#L2504">(hcr & HCR_DCT)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">506</td><td><a href="ptw.c.html#L506">(arm_feature(env, ARM_FEATURE_XSCALE) || arm_feature(env, ARM_FEATURE_V6))</a></td><td class="num">2.75</td></tr>
      <tr><td class="num line">1544</td><td><a href="ptw.c.html#L1544">(regime_translation_disabled(env, mmu_idx) || m_is_ppb_region(env, address))</a></td><td class="num">2.75</td></tr>
      <tr><td class="num line">452</td><td><a href="ptw.c.html#L452">(regime_el(env, mmu_idx) == 1)</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">587</td><td><a href="ptw.c.html#L587">(regime_el(env, mmu_idx) == 1)</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">1905</td><td><a href="ptw.c.html#L1905">(idau_exempt || v8m_is_sau_exempt(env, address, access_type))</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">2109</td><td><a href="ptw.c.html#L2109">(extract32(s2, 2, 2) == 2)</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">2336</td><td><a href="ptw.c.html#L2336">(ret || regime_translation_disabled(env, ARMMMUIdx_Stage2))</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">2418</td><td><a href="ptw.c.html#L2418">(regime_el(env, mmu_idx) == 3)</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">122</td><td><a href="ptw.c.html#L122">(mmu_idx == ARMMMUIdx_Stage2)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">125</td><td><a href="ptw.c.html#L125">(mmu_idx == ARMMMUIdx_Stage2_S)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">128</td><td><a href="ptw.c.html#L128">(ttbrn == 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">243</td><td><a href="ptw.c.html#L243">(*is_secure)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">278</td><td><a href="ptw.c.html#L278">(result == MEMTX_OK)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">306</td><td><a href="ptw.c.html#L306">(result == MEMTX_OK)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">353</td><td><a href="ptw.c.html#L353">(domain_prot == 3)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">458</td><td><a href="ptw.c.html#L458">(type == 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">463</td><td><a href="ptw.c.html#L463">(type != 2)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">470</td><td><a href="ptw.c.html#L470">(type == 2)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">477</td><td><a href="ptw.c.html#L477">(type == 1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">504</td><td><a href="ptw.c.html#L504">(type == 1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">592</td><td><a href="ptw.c.html#L592">(type == 1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">601</td><td><a href="ptw.c.html#L601">(type != 1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">649</td><td><a href="ptw.c.html#L649">(domain_prot == 3)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">834</td><td><a href="ptw.c.html#L834">(mmu_idx == ARMMMUIdx_Stage2)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">843</td><td><a href="ptw.c.html#L843">(sign != sext)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">851</td><td><a href="ptw.c.html#L851">(el == 2)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">861</td><td><a href="ptw.c.html#L861">(t1sz == 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">951</td><td><a href="ptw.c.html#L951">(level == 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1059</td><td><a href="ptw.c.html#L1059">(inputsize < addrsize)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1126</td><td><a href="ptw.c.html#L1126">(sl0 != 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1167</td><td><a href="ptw.c.html#L1167">(outputsize > 48)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1231</td><td><a href="ptw.c.html#L1231">(outputsize > 48)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1386</td><td><a href="ptw.c.html#L1386">(n >= 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1399</td><td><a href="ptw.c.html#L1399">(n < 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1404</td><td><a href="ptw.c.html#L1404">(access_type == MMU_INST_FETCH)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1556</td><td><a href="ptw.c.html#L1556">(n >= 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1603</td><td><a href="ptw.c.html#L1603">(rsize >= 8)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1633</td><td><a href="ptw.c.html#L1633">(rsize < TARGET_PAGE_BITS)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1639</td><td><a href="ptw.c.html#L1639">(n == -1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1766</td><td><a href="ptw.c.html#L1766">(n >= 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1804</td><td><a href="ptw.c.html#L1804">(matchregion != -1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1825</td><td><a href="ptw.c.html#L1825">(matchregion == -1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1910</td><td><a href="ptw.c.html#L1910">(idau_region != IREGION_NOTVALID)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1998</td><td><a href="ptw.c.html#L1998">(access_type == MMU_INST_FETCH)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">2077</td><td><a href="ptw.c.html#L2077">(hiattr != 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">2081</td><td><a href="ptw.c.html#L2081">(hiattr != 1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">2084</td><td><a href="ptw.c.html#L2084">(loattr != 1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">2318</td><td><a href="ptw.c.html#L2318">(mmu_idx != s1_mmu_idx)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">2473</td><td><a href="ptw.c.html#L2473">(access_type == MMU_INST_FETCH)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">2509</td><td><a href="ptw.c.html#L2509">(access_type == MMU_INST_FETCH)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1025</td><td><a href="ptw.c.html#L1025">(param.tsz_oob)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">1069</td><td><a href="ptw.c.html#L1069">(param.using64k)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">1071</td><td><a href="ptw.c.html#L1071">(param.using16k)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">1092</td><td><a href="ptw.c.html#L1092">(param.epd)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">1189</td><td><a href="ptw.c.html#L1189">(param.ds)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">1232</td><td><a href="ptw.c.html#L1232">(param.ds)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">1277</td><td><a href="ptw.c.html#L1277">(param.hpd)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">1348</td><td><a href="ptw.c.html#L1348">(param.ds)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">2018</td><td><a href="ptw.c.html#L2018">(sattrs.nsc)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">2034</td><td><a href="ptw.c.html#L2034">(sattrs.ns)</a></td><td class="num">1.50</td></tr>
      <tr><td class="num line">387</td><td><a href="ptw.c.html#L387">(!arm_feature(env, ARM_FEATURE_V6K))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">735</td><td><a href="ptw.c.html#L735">(!extract32(xn, 1, 1))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1456</td><td><a href="ptw.c.html#L1456">(!arm_feature(env, ARM_FEATURE_M))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">1640</td><td><a href="ptw.c.html#L1640">(!pmsav7_use_background_region(cpu, mmu_idx, is_user))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">727</td><td><a href="ptw.c.html#L727">(!s1_is_el0)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">867</td><td><a href="ptw.c.html#L867">(!select)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">1147</td><td><a href="ptw.c.html#L1147">(!ok)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">1425</td><td><a href="ptw.c.html#L1425">(!is_user)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">1567</td><td><a href="ptw.c.html#L1567">(!rsize)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">1819</td><td><a href="ptw.c.html#L1819">(!hit)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">1977</td><td><a href="ptw.c.html#L1977">(!idau_ns)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">2036</td><td><a href="ptw.c.html#L2036">(!secure)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">714</td><td><a href="ptw.c.html#L714">(cpu_isar_feature(any_tts2uxn, env_archcpu(env)))</a></td><td class="num">0.50</td></tr>
      <tr><td class="num line">140</td><td><a href="ptw.c.html#L140">(arm_feature(env, ARM_FEATURE_M))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">241</td><td><a href="ptw.c.html#L241">(arm_is_secure_below_el3(env))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">273</td><td><a href="ptw.c.html#L273">(regime_translation_big_endian(env, mmu_idx))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">301</td><td><a href="ptw.c.html#L301">(regime_translation_big_endian(env, mmu_idx))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">359</td><td><a href="ptw.c.html#L359">(arm_feature(env, ARM_FEATURE_V7))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">618</td><td><a href="ptw.c.html#L618">(cpu_isar_feature(aa32_pxn, cpu))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">796</td><td><a href="ptw.c.html#L796">(arm_feature(env, ARM_FEATURE_V7))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1136</td><td><a href="ptw.c.html#L1136">(cpu_isar_feature(aa64_st, cpu))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1191</td><td><a href="ptw.c.html#L1191">(arm_feature(env, ARM_FEATURE_V8))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1378</td><td><a href="ptw.c.html#L1378">(regime_translation_disabled(env, mmu_idx))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1522</td><td><a href="ptw.c.html#L1522">(arm_feature(env, ARM_FEATURE_M))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1650</td><td><a href="ptw.c.html#L1650">(m_is_system_region(env, address))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1670</td><td><a href="ptw.c.html#L1670">(arm_feature(env, ARM_FEATURE_M))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1695</td><td><a href="ptw.c.html#L1695">(arm_feature(env, ARM_FEATURE_M))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1757</td><td><a href="ptw.c.html#L1757">(regime_translation_disabled(env, mmu_idx))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1759</td><td><a href="ptw.c.html#L1759">(m_is_ppb_region(env, address))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1762</td><td><a href="ptw.c.html#L1762">(pmsav7_use_background_region(cpu, mmu_idx, is_user))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1833</td><td><a href="ptw.c.html#L1833">(arm_feature(env, ARM_FEATURE_V8_1M))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1837</td><td><a href="ptw.c.html#L1837">(m_is_system_region(env, address))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">1996</td><td><a href="ptw.c.html#L1996">(arm_feature(env, ARM_FEATURE_M_SECURITY))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2323</td><td><a href="ptw.c.html#L2323">(arm_feature(env, ARM_FEATURE_EL2))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2342</td><td><a href="ptw.c.html#L2342">(arm_is_secure_below_el3(env))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2385</td><td><a href="ptw.c.html#L2385">(arm_is_secure_below_el3(env))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2425</td><td><a href="ptw.c.html#L2425">(arm_feature(env, ARM_FEATURE_PMSA))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2429</td><td><a href="ptw.c.html#L2429">(arm_feature(env, ARM_FEATURE_V8))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2433</td><td><a href="ptw.c.html#L2433">(arm_feature(env, ARM_FEATURE_V7))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2457</td><td><a href="ptw.c.html#L2457">(regime_translation_disabled(env, mmu_idx))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2467</td><td><a href="ptw.c.html#L2467">(arm_el_is_aa64(env, r_el))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">2523</td><td><a href="ptw.c.html#L2523">(regime_using_lpae_format(env, mmu_idx))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">219</td><td><a href="ptw.c.html#L219">(ret)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">373</td><td><a href="ptw.c.html#L373">(is_user)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">681</td><td><a href="ptw.c.html#L681">(ns)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">720</td><td><a href="ptw.c.html#L720">(s1_is_el0)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">766</td><td><a href="ptw.c.html#L766">(is_user)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">788</td><td><a href="ptw.c.html#L788">(have_wxn)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">792</td><td><a href="ptw.c.html#L792">(is_aa64)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">800</td><td><a href="ptw.c.html#L800">(is_user)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">804</td><td><a href="ptw.c.html#L804">(have_wxn)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">920</td><td><a href="ptw.c.html#L920">(is_aa64)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1009</td><td><a href="ptw.c.html#L1009">(aarch64)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1318</td><td><a href="ptw.c.html#L1318">(ns)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1416</td><td><a href="ptw.c.html#L1416">(is_user)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1433</td><td><a href="ptw.c.html#L1433">(is_user)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1518</td><td><a href="ptw.c.html#L1518">(is_user)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1630</td><td><a href="ptw.c.html#L1630">(srdis)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1655</td><td><a href="ptw.c.html#L1655">(is_user)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1708</td><td><a href="ptw.c.html#L1708">(xn)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1746</td><td><a href="ptw.c.html#L1746">(mregion)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1850</td><td><a href="ptw.c.html#L1850">(mregion)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">2343</td><td><a href="ptw.c.html#L2343">(ipa_secure)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">2364</td><td><a href="ptw.c.html#L2364">(ret)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">2386</td><td><a href="ptw.c.html#L2386">(ipa_secure)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">2554</td><td><a href="ptw.c.html#L2554">(ret)</a></td><td class="num">0.00</td></tr>

    </table>
  </fieldset>
  
  <footer class="footer width-full container-xl p-responsive">
    <nav>
      <p></p>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Merly" href="https://merly.ai">© 2022 Merly, Inc.</a></li>
        <!--
        <li class="mr-3"><a>Terms</a></li>
        <li class="mr-3"><a>Privacy</a></li>
        <li class="mr-3"><a>Security</a></li>
        -->
        <li class="mr-3"><a href="https://merly.ai/_files/ugd/c392f8_90d33fd2e7644dcd9aa97ac2b7736c75.pdf">User Manual</a></li>
        <li class="mr-3"><a href="mailto:sales@merly.ai">Contact Merly</a></li>
        <li class="mr-3"><a href="https://merly.ai/mentor-pricing">Pricing</a></li>
        <li class="mr-3"><a href="https://merly.ai/timeline">About</a></li>
      </ul>
    </nav>
  </footer>

</body>
</html>
