Release 14.7 - par P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Nov  7 06:43:50 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   IO_DSW<4>_IBUF
   IO_DSW<5>_IBUF
   IO_DSW<6>_IBUF
   IO_DSW<7>_IBUF


