Source Block: hdl/library/util_dacfifo/util_dacfifo.v@96:106@HdlIdDef
  reg                                 dma_xfer_req_ff = 1'b0;
  reg                                 dma_ready_d = 1'b0;

  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;
  reg                                 dma_xfer_out = 1'b0;
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;

  // internal wires

  wire                                dma_wren;
  wire    [(DATA_WIDTH-1):0]          dac_data_s;

Diff Content:
- 101   reg     [ 2:0]                      dac_xfer_out_m = 3'b0;
+ 101   reg     [(ADDRESS_WIDTH-1):0]       dac_raddr_g = 'b0;
+ 101   reg     [(ADDRESS_WIDTH-1):0]       dac_waddr = 'b0;
+ 101   reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m1 = 'b0;
+ 101   reg     [(ADDRESS_WIDTH-1):0]       dac_waddr_m2 = 'b0;
+ 101   reg     [(ADDRESS_WIDTH-1):0]       dac_addr_diff = 'b0;
+ 101   reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m1 = 'b0;
+ 101   reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_m2 = 'b0;
+ 101   reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr = 'b0;
+ 101   reg     [(DATA_WIDTH-1):0]          dac_data = 'b0;
+ 101   reg                                 dac_mem_ready = 1'b0;
+ 101   reg                                 dac_xfer_out = 1'b0;
+ 101   reg                                 dac_xfer_out_fifo = 1'b0;
+ 101   reg                                 dac_xfer_out_fifo_m1 = 1'b0;
+ 101   reg                                 dac_xfer_out_bypass = 1'b0;
+ 101   reg                                 dac_xfer_out_bypass_m1 = 1'b0;
+ 101   reg                                 dac_bypass = 1'b0;
+ 101   reg                                 dac_bypass_m1 = 1'b0;
+ 101   reg                                 dac_dunf = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_dacfifo/util_dacfifo.v@95:105
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;
  reg                                 dma_xfer_req_ff = 1'b0;
  reg                                 dma_ready_d = 1'b0;

  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;
  reg                                 dma_xfer_out = 1'b0;
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;

  // internal wires

  wire                                dma_wren;

Clone Blocks 2:
hdl/library/util_dacfifo/util_dacfifo.v@94:104
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_d = 'b0;
  reg     [(ADDRESS_WIDTH-1):0]       dac_lastaddr_2d = 'b0;
  reg                                 dma_xfer_req_ff = 1'b0;
  reg                                 dma_ready_d = 1'b0;

  reg     [(ADDRESS_WIDTH-1):0]       dac_raddr = 'b0;
  reg                                 dma_xfer_out = 1'b0;
  reg     [ 2:0]                      dac_xfer_out_m = 3'b0;

  // internal wires


