<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='async_8b10b_encoder_decoder.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: async_8b10b_encoder_decoder
    <br/>
    Created: Dec 19, 2010
    <br/>
    Updated: Dec  1, 2011
    <br/>
    SVN Updated: Apr 23, 2011
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Planning
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Usually, 8b/10b codec is required with using a fibre-optic SERDES interface.
     <br/>
     A SERDES converts fast serial optic-stream into less fast 10bit parallel electric-signals.
     <br/>
     Even though less fast electric-signals, that has almost or more 100Mhz speed.
     <br/>
     so the FPGA logic processing 8b/10b must have capable to terminate processing encode and decode with minimal delay.
     <br/>
     This project provide you the VHDL code, processing 8b/10b enc/dec asynchronously.
     <br/>
     It is implemented by a large lookup-table for better performance.
     <br/>
     a lookup-table implementation can offer you with minimal deterministic inter delay.
     <br/>
     it can be used with clocked signals also, if you want.
     <br/>
     I tested this project with Xilinx XC3S50AN.
     <br/>
     Xilinx tools produced the result using just two block-memory within XC3S50AN.
     <br/>
     one block-memory is used for an encoder. another block-memory is used for a decoder each.
     <br/>
     ************************************
     <br/>
     Oh!. I find my bad..
     <br/>
     This project can offer async 8b/10b enc/dec, but not use a block-memory.
     <br/>
     a block-memory is needed to shrink logic-gates.
     <br/>
     I will change the title of this project soon.
     <br/>
     *************************************
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
