--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ov5640_ddr_vga.twx ov5640_ddr_vga.ncd -o
ov5640_ddr_vga.twr ov5640_ddr_vga.pcf -ucf ov5640_ddr_vga.ucf

Design file:              ov5640_ddr_vga.ncd
Physical constraint file: ov5640_ddr_vga.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CMOS1_IN_PCLK = PERIOD TIMEGRP "CMOS1_IN_PCLK" 148.5 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CMOS1_IN_PCLK = PERIOD TIMEGRP "CMOS1_IN_PCLK" 148.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.164ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: cmos_pclk
--------------------------------------------------------------------------------
Slack: 3.164ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: cmos_pclk
--------------------------------------------------------------------------------
Slack: 4.068ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: cmos_select_inst/cmos_pclk_BUFG/I0
  Logical resource: cmos_select_inst/cmos_pclk_BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: cmos_select_inst/cmos_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CMOS2_IN_PCLK = PERIOD TIMEGRP "CMOS2_IN_PCLK" 148.5 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 887 paths analyzed, 663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.906ns.
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y28.WEA1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_capture_inst/ddr_wren (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          3.367ns
  Data Path Delay:      2.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.720 - 0.770)
  Source Clock:         cmos_pclk falling at 3.367ns
  Destination Clock:    cmos_pclk rising at 6.734ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_capture_inst/ddr_wren to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y64.DQ      Tcko                  0.525   sys_we
                                                       camera_capture_inst/ddr_wren
    SLICE_X19Y62.A3      net (fanout=4)        0.621   sys_we
    SLICE_X19Y62.A       Tilo                  0.259   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X1Y28.WEA1    net (fanout=9)        1.133   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X1Y28.CLKA    Trcck_WEA             0.330   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.114ns logic, 1.754ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          6.734ns
  Data Path Delay:      3.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.720 - 0.771)
  Source Clock:         cmos_pclk rising at 0.000ns
  Destination Clock:    cmos_pclk rising at 6.734ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y65.AQ      Tcko                  0.430   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X19Y62.A5      net (fanout=4)        0.883   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X19Y62.A       Tilo                  0.259   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X1Y28.WEA1    net (fanout=9)        1.133   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X1Y28.CLKA    Trcck_WEA             0.330   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.019ns logic, 2.016ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y28.WEA2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_capture_inst/ddr_wren (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          3.367ns
  Data Path Delay:      2.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.720 - 0.770)
  Source Clock:         cmos_pclk falling at 3.367ns
  Destination Clock:    cmos_pclk rising at 6.734ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_capture_inst/ddr_wren to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y64.DQ      Tcko                  0.525   sys_we
                                                       camera_capture_inst/ddr_wren
    SLICE_X19Y62.A3      net (fanout=4)        0.621   sys_we
    SLICE_X19Y62.A       Tilo                  0.259   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X1Y28.WEA2    net (fanout=9)        1.133   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X1Y28.CLKA    Trcck_WEA             0.330   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.114ns logic, 1.754ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          6.734ns
  Data Path Delay:      3.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.720 - 0.771)
  Source Clock:         cmos_pclk rising at 0.000ns
  Destination Clock:    cmos_pclk rising at 6.734ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y65.AQ      Tcko                  0.430   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X19Y62.A5      net (fanout=4)        0.883   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X19Y62.A       Tilo                  0.259   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X1Y28.WEA2    net (fanout=9)        1.133   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X1Y28.CLKA    Trcck_WEA             0.330   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.019ns logic, 2.016ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y28.WEA3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               camera_capture_inst/ddr_wren (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          3.367ns
  Data Path Delay:      2.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.720 - 0.770)
  Source Clock:         cmos_pclk falling at 3.367ns
  Destination Clock:    cmos_pclk rising at 6.734ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: camera_capture_inst/ddr_wren to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y64.DQ      Tcko                  0.525   sys_we
                                                       camera_capture_inst/ddr_wren
    SLICE_X19Y62.A3      net (fanout=4)        0.621   sys_we
    SLICE_X19Y62.A       Tilo                  0.259   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X1Y28.WEA3    net (fanout=9)        1.133   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X1Y28.CLKA    Trcck_WEA             0.330   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (1.114ns logic, 1.754ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          6.734ns
  Data Path Delay:      3.035ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.720 - 0.771)
  Source Clock:         cmos_pclk rising at 0.000ns
  Destination Clock:    cmos_pclk rising at 6.734ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y65.AQ      Tcko                  0.430   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X19Y62.A5      net (fanout=4)        0.883   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X19Y62.A       Tilo                  0.259   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
    RAMB16_X1Y28.WEA3    net (fanout=9)        1.133   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X1Y28.CLKA    Trcck_WEA             0.330   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.019ns logic, 2.016ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CMOS2_IN_PCLK = PERIOD TIMEGRP "CMOS2_IN_PCLK" 148.5 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X24Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         cmos_pclk rising at 6.734ns
  Destination Clock:    cmos_pclk rising at 6.734ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y65.AQ      Tcko                  0.198   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X24Y65.AX      net (fanout=2)        0.150   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X24Y65.CLK     Tckdi       (-Th)    -0.048   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X20Y69.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmos_pclk rising at 6.734ns
  Destination Clock:    cmos_pclk rising at 6.734ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y69.CQ      Tcko                  0.200   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X20Y69.A4      net (fanout=1)        0.099   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X20Y69.CLK     Tah         (-Th)    -0.121   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.321ns logic, 0.099ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 (SLICE_X24Y62.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmos_pclk rising at 6.734ns
  Destination Clock:    cmos_pclk rising at 6.734ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.DQ      Tcko                  0.200   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
    SLICE_X24Y62.D6      net (fanout=3)        0.031   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>
    SLICE_X24Y62.CLK     Tah         (-Th)    -0.190   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[8]_GND_291_o_add_0_OUT_xor<8>11
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CMOS2_IN_PCLK = PERIOD TIMEGRP "CMOS2_IN_PCLK" 148.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.164ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: cmos_pclk
--------------------------------------------------------------------------------
Slack: 3.164ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: cmos_pclk
--------------------------------------------------------------------------------
Slack: 4.068ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: cmos_select_inst/cmos_pclk_BUFG/I0
  Logical resource: cmos_select_inst/cmos_pclk_BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: cmos_select_inst/cmos_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_cl
k_bufg_in         = PERIOD TIMEGRP         
"ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_
bufg_in"         TS_sys_clk_pin * 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25130 paths analyzed, 1641 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.368ns.
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          0.800ns
  Data Path Delay:      1.738ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.147ns (2.020 - 3.167)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_sysclk_2x_180 rising at 12.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                           ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y80.AX           net (fanout=1)        0.624   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y80.CLK          Tdick                 0.114   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                           ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.738ns (1.114ns logic, 0.624ns route)
                                                           (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5 (SLICE_X0Y68.SR), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.727 - 0.770)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.DQ       Tcko                  0.525   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X3Y52.C1       net (fanout=11)       1.943   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X3Y52.C        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X3Y50.C2       net (fanout=4)        0.970   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X3Y50.C        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X3Y54.A1       net (fanout=3)        1.240   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X3Y54.A        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
    SLICE_X2Y64.C2       net (fanout=13)       2.077   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X2Y64.CMUX     Tilo                  0.326   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_35_o_equal_237_o
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y68.SR       net (fanout=2)        1.005   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y68.CLK      Tsrck                 0.429   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    -------------------------------------------------  ---------------------------
    Total                                      9.292ns (2.057ns logic, 7.235ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.231ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.727 - 0.772)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y63.BQ       Tcko                  0.430   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X3Y52.C4       net (fanout=9)        1.977   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X3Y52.C        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X3Y50.C2       net (fanout=4)        0.970   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X3Y50.C        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X3Y54.A1       net (fanout=3)        1.240   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X3Y54.A        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
    SLICE_X2Y64.C2       net (fanout=13)       2.077   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X2Y64.CMUX     Tilo                  0.326   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_35_o_equal_237_o
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y68.SR       net (fanout=2)        1.005   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y68.CLK      Tsrck                 0.429   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    -------------------------------------------------  ---------------------------
    Total                                      9.231ns (1.962ns logic, 7.269ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.813ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y66.CQ       Tcko                  0.430   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
    SLICE_X2Y50.B5       net (fanout=7)        2.575   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
    SLICE_X2Y50.B        Tilo                  0.254   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable261
    SLICE_X2Y50.C4       net (fanout=4)        0.338   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X2Y50.CMUX     Tilo                  0.326   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X5Y54.A6       net (fanout=1)        0.725   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X5Y54.A        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X2Y64.A6       net (fanout=2)        1.352   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y64.A        Tilo                  0.254   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_35_o_equal_237_o
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X2Y64.C1       net (fanout=3)        0.540   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X2Y64.CMUX     Tilo                  0.326   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_35_o_equal_237_o
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y68.SR       net (fanout=2)        1.005   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y68.CLK      Tsrck                 0.429   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5
    -------------------------------------------------  ---------------------------
    Total                                      8.813ns (2.278ns logic, 6.535ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (SLICE_X0Y68.SR), 124 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.281ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.727 - 0.770)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.DQ       Tcko                  0.525   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X3Y52.C1       net (fanout=11)       1.943   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45
    SLICE_X3Y52.C        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X3Y50.C2       net (fanout=4)        0.970   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X3Y50.C        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X3Y54.A1       net (fanout=3)        1.240   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X3Y54.A        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
    SLICE_X2Y64.C2       net (fanout=13)       2.077   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X2Y64.CMUX     Tilo                  0.326   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_35_o_equal_237_o
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y68.SR       net (fanout=2)        1.005   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y68.CLK      Tsrck                 0.418   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      9.281ns (2.046ns logic, 7.235ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      9.220ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.727 - 0.772)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y63.BQ       Tcko                  0.430   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X3Y52.C4       net (fanout=9)        1.977   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41
    SLICE_X3Y52.C        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>21
    SLICE_X3Y50.C2       net (fanout=4)        0.970   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>2
    SLICE_X3Y50.C        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X3Y54.A1       net (fanout=3)        1.240   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_DQS_DELAY11
    SLICE_X3Y54.A        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
    SLICE_X2Y64.C2       net (fanout=13)       2.077   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X2Y64.CMUX     Tilo                  0.326   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_35_o_equal_237_o
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y68.SR       net (fanout=2)        1.005   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y68.CLK      Tsrck                 0.418   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      9.220ns (1.951ns logic, 7.269ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      8.802ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.293 - 0.315)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y66.CQ       Tcko                  0.430   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
    SLICE_X2Y50.B5       net (fanout=7)        2.575   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7
    SLICE_X2Y50.B        Tilo                  0.254   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable261
    SLICE_X2Y50.C4       net (fanout=4)        0.338   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X2Y50.CMUX     Tilo                  0.326   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25-In1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X5Y54.A6       net (fanout=1)        0.725   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25
    SLICE_X5Y54.A        Tilo                  0.259   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X2Y64.A6       net (fanout=2)        1.352   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X2Y64.A        Tilo                  0.254   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_35_o_equal_237_o
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X2Y64.C1       net (fanout=3)        0.540   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable102
    SLICE_X2Y64.CMUX     Tilo                  0.326   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_35_o_equal_237_o
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable101
    SLICE_X0Y68.SR       net (fanout=2)        1.005   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable10
    SLICE_X0Y68.CLK      Tsrck                 0.418   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4
    -------------------------------------------------  ---------------------------
    Total                                      8.802ns (2.267ns logic, 6.535ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0 (SLICE_X2Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.072 - 0.065)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.AQ       Tcko                  0.200   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X2Y42.CE       net (fanout=20)       0.258   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X2Y42.CLK      Tckce       (-Th)     0.092   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_35_o_wide_mux_250_OUT<3>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.108ns logic, 0.258ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7 (SLICE_X1Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.078 - 0.077)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.CQ       Tcko                  0.198   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X1Y49.SR       net (fanout=80)       0.303   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X1Y49.CLK      Tcksr       (-Th)     0.139   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7
    -------------------------------------------------  ---------------------------
    Total                                      0.362ns (0.059ns logic, 0.303ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55 (SLICE_X1Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.078 - 0.077)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.CQ       Tcko                  0.198   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X1Y49.SR       net (fanout=80)       0.303   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X1Y49.CLK      Tcksr       (-Th)     0.132   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.066ns logic, 0.303ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2/CLK
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1/CK
  Location pin: SLICE_X2Y31.CLK
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_180
         = PERIOD TIMEGRP         
"ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_180" 
        TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_0  
       = PERIOD TIMEGRP         
"ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_0"   
      TS_sys_clk_pin * 12.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_0
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 12.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_
in         = PERIOD TIMEGRP         
"ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
"         TS_sys_clk_pin * 3.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3891 paths analyzed, 1356 endpoints analyzed, 15 failing endpoints
 15 timing errors detected. (15 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  66.347ns.
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (SLICE_X25Y49.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          0.229ns
  Data Path Delay:      1.576ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.345ns (1.424 - 1.769)
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    phy_clk rising at 12.800ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y49.CMUX    Tshcko                0.535   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
    SLICE_X25Y49.A4      net (fanout=1)        0.777   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<4>
    SLICE_X25Y49.CLK     Tas                   0.264   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<7>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<4>_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.799ns logic, 0.777ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (SLICE_X27Y50.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (FF)
  Requirement:          0.229ns
  Data Path Delay:      1.359ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.347ns (1.421 - 1.768)
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    phy_clk rising at 12.800ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y50.AQ      Tcko                  0.525   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8
    SLICE_X27Y50.AX      net (fanout=1)        0.720   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<8>
    SLICE_X27Y50.CLK     Tdick                 0.114   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.639ns logic, 0.720ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (SLICE_X25Y48.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.229ns
  Data Path Delay:      1.262ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.345ns (1.425 - 1.770)
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    phy_clk rising at 12.800ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y48.BMUX    Tshcko                0.535   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X25Y48.D5      net (fanout=1)        0.463   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>
    SLICE_X25Y48.CLK     Tas                   0.264   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.799ns logic, 0.463ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 3.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X29Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         phy_clk rising at 6.400ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y54.AQ      Tcko                  0.200   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X29Y54.AX      net (fanout=2)        0.141   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X29Y54.CLK     Tckdi       (-Th)    -0.059   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (SLICE_X10Y56.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         phy_clk rising at 6.400ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.BQ      Tcko                  0.198   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
    SLICE_X10Y56.A5      net (fanout=5)        0.090   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>
    SLICE_X10Y56.CLK     Tah         (-Th)    -0.131   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.329ns logic, 0.090ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X20Y54.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_clk rising at 6.400ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.CQ      Tcko                  0.200   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X20Y54.A4      net (fanout=1)        0.099   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X20Y54.CLK     Tah         (-Th)    -0.121   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.321ns logic, 0.099ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 3.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: phy_clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: phy_clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: phy_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_pll_inst_clkout1 = PERIOD TIMEGRP         
"u_system_ctrl_pll_inst_clkout1"         
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_
in         * 0.16 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6038 paths analyzed, 391 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.985ns.
--------------------------------------------------------------------------------

Paths for end point reg_config_inst2/clock_20k_cnt_14 (SLICE_X36Y75.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.476   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X37Y73.C3      net (fanout=2)        1.115   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X37Y73.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X37Y73.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X37Y73.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X36Y72.D2      net (fanout=17)       0.975   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X36Y72.COUT    Topcyd                0.290   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CLK     Tcinck                0.319   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (2.044ns logic, 2.688ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.476   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X37Y73.C3      net (fanout=2)        1.115   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X37Y73.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X37Y73.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X37Y73.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X36Y72.B2      net (fanout=17)       0.765   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X36Y72.COUT    Topcyb                0.448   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CLK     Tcinck                0.319   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (2.202ns logic, 2.478ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.476   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X37Y73.C3      net (fanout=2)        1.115   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X37Y73.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X37Y73.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X37Y73.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X36Y72.A5      net (fanout=17)       0.624   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X36Y72.COUT    Topcya                0.472   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<0>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CLK     Tcinck                0.319   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.226ns logic, 2.337ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point reg_config_inst2/clock_20k_cnt_15 (SLICE_X36Y75.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.476   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X37Y73.C3      net (fanout=2)        1.115   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X37Y73.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X37Y73.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X37Y73.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X36Y72.D2      net (fanout=17)       0.975   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X36Y72.COUT    Topcyd                0.290   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CLK     Tcinck                0.319   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (2.044ns logic, 2.688ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.680ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.476   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X37Y73.C3      net (fanout=2)        1.115   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X37Y73.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X37Y73.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X37Y73.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X36Y72.B2      net (fanout=17)       0.765   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X36Y72.COUT    Topcyb                0.448   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CLK     Tcinck                0.319   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (2.202ns logic, 2.478ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.563ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.476   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X37Y73.C3      net (fanout=2)        1.115   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X37Y73.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X37Y73.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X37Y73.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X36Y72.A5      net (fanout=17)       0.624   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X36Y72.COUT    Topcya                0.472   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<0>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CLK     Tcinck                0.319   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (2.226ns logic, 2.337ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point reg_config_inst2/clock_20k_cnt_13 (SLICE_X36Y75.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.720ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.476   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X37Y73.C3      net (fanout=2)        1.115   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X37Y73.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X37Y73.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X37Y73.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X36Y72.D2      net (fanout=17)       0.975   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X36Y72.COUT    Topcyd                0.290   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CLK     Tcinck                0.307   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (2.032ns logic, 2.688ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.668ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.476   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X37Y73.C3      net (fanout=2)        1.115   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X37Y73.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X37Y73.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X37Y73.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X36Y72.B2      net (fanout=17)       0.765   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X36Y72.COUT    Topcyb                0.448   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CLK     Tcinck                0.307   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      4.668ns (2.190ns logic, 2.478ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.551ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y72.AQ      Tcko                  0.476   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X37Y73.C3      net (fanout=2)        1.115   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X37Y73.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X37Y73.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X37Y73.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X37Y73.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X36Y72.A5      net (fanout=17)       0.624   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X36Y72.COUT    Topcya                0.472   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<0>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X36Y73.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X36Y74.COUT    Tbyp                  0.091   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X36Y75.CLK     Tcinck                0.307   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      4.551ns (2.214ns logic, 2.337ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_pll_inst_clkout1 = PERIOD TIMEGRP
        "u_system_ctrl_pll_inst_clkout1"
        TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        * 0.16 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point reg_config_inst1/clock_20k (SLICE_X36Y78.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst1/clock_20k (FF)
  Destination:          reg_config_inst1/clock_20k (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 40.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst1/clock_20k to reg_config_inst1/clock_20k
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y78.AQ      Tcko                  0.200   reg_config_inst1/clock_20k
                                                       reg_config_inst1/clock_20k
    SLICE_X36Y78.A6      net (fanout=2)        0.028   reg_config_inst1/clock_20k
    SLICE_X36Y78.CLK     Tah         (-Th)    -0.190   reg_config_inst1/clock_20k
                                                       reg_config_inst1/clock_20k_INV_45_o1_INV_0
                                                       reg_config_inst1/clock_20k
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/camera_rstn_reg (SLICE_X33Y84.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/camera_pwnd_reg (FF)
  Destination:          power_on_delay_inst/camera_rstn_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.039 - 0.042)
  Source Clock:         clk_camera rising at 40.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/camera_pwnd_reg to power_on_delay_inst/camera_rstn_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.DQ      Tcko                  0.200   power_on_delay_inst/camera_pwnd_reg
                                                       power_on_delay_inst/camera_pwnd_reg
    SLICE_X33Y84.SR      net (fanout=5)        0.347   power_on_delay_inst/camera_pwnd_reg
    SLICE_X33Y84.CLK     Tcksr       (-Th)     0.121   cmos1_reset_OBUF
                                                       power_on_delay_inst/camera_rstn_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.079ns logic, 0.347ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt2_7 (SLICE_X32Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/camera_pwnd_reg (FF)
  Destination:          power_on_delay_inst/cnt2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.041 - 0.042)
  Source Clock:         clk_camera rising at 40.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/camera_pwnd_reg to power_on_delay_inst/cnt2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.DQ      Tcko                  0.200   power_on_delay_inst/camera_pwnd_reg
                                                       power_on_delay_inst/camera_pwnd_reg
    SLICE_X32Y83.SR      net (fanout=5)        0.229   power_on_delay_inst/camera_pwnd_reg
    SLICE_X32Y83.CLK     Tcksr       (-Th)    -0.001   power_on_delay_inst/cnt2<7>
                                                       power_on_delay_inst/cnt2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.201ns logic, 0.229ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_pll_inst_clkout1 = PERIOD TIMEGRP
        "u_system_ctrl_pll_inst_clkout1"
        TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        * 0.16 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/pll_inst/clkout2_buf/I0
  Logical resource: u_system_ctrl/pll_inst/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: u_system_ctrl/pll_inst/clkout1
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cmos_select_inst/key_counter<3>/CLK
  Logical resource: cmos_select_inst/key_counter_0/CK
  Location pin: SLICE_X22Y56.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 39.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: cmos_select_inst/key_counter<3>/SR
  Logical resource: cmos_select_inst/key_counter_0/SR
  Location pin: SLICE_X22Y56.SR
  Clock network: cmos_select_inst/reset_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_pll_inst_clkout0 = PERIOD TIMEGRP         
"u_system_ctrl_pll_inst_clkout0"         
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_
in         * 0.509090909 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2773 paths analyzed, 790 endpoints analyzed, 10 failing endpoints
 10 timing errors detected. (10 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 152.230ns.
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X18Y68.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.228ns
  Data Path Delay:      1.959ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (1.418 - 1.767)
  Source Clock:         phy_clk rising at 339.200ns
  Destination Clock:    clk_vga rising at 339.428ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y67.AQ      Tcko                  0.476   ddr_2fifo_top_inst/bank_switch_inst/vin_vs_d0
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2
    SLICE_X19Y67.A3      net (fanout=12)       0.574   ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2
    SLICE_X19Y67.AMUX    Tilo                  0.337   ddr_2fifo_top_inst/u_dcfifo_ctrl/rd_flag
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o1
    SLICE_X18Y68.SR      net (fanout=3)        0.342   ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o
    SLICE_X18Y68.CLK     Trck                  0.230   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (1.043ns logic, 0.916ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d1 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.228ns
  Data Path Delay:      1.680ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.349ns (1.418 - 1.767)
  Source Clock:         phy_clk rising at 339.200ns
  Destination Clock:    clk_vga rising at 339.428ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d1 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y67.BQ      Tcko                  0.525   ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d1
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d1
    SLICE_X19Y67.A5      net (fanout=13)       0.246   ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d1
    SLICE_X19Y67.AMUX    Tilo                  0.337   ddr_2fifo_top_inst/u_dcfifo_ctrl/rd_flag
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o1
    SLICE_X18Y68.SR      net (fanout=3)        0.342   ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o
    SLICE_X18Y68.CLK     Trck                  0.230   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (1.092ns logic, 0.588ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (SLICE_X32Y47.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8 (FF)
  Requirement:          0.228ns
  Data Path Delay:      1.166ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.371ns (1.378 - 1.749)
  Source Clock:         phy_clk rising at 339.200ns
  Destination Clock:    clk_vga rising at 339.428ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.BQ      Tcko                  0.476   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
    SLICE_X32Y47.D4      net (fanout=1)        0.469   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
    SLICE_X32Y47.CLK     Tas                   0.221   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.697ns logic, 0.469ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X33Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.228ns
  Data Path Delay:      1.111ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.344ns (1.378 - 1.722)
  Source Clock:         phy_clk rising at 339.200ns
  Destination Clock:    clk_vga rising at 339.428ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.BQ      Tcko                  0.430   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X33Y47.A5      net (fanout=1)        0.417   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X33Y47.CLK     Tas                   0.264   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.694ns logic, 0.417ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_pll_inst_clkout0 = PERIOD TIMEGRP
        "u_system_ctrl_pll_inst_clkout0"
        TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        * 0.509090909 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga_disp_inst/vga_b_reg_1 (SLICE_X16Y32.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_disp_inst/ddr_data_reg_28 (FF)
  Destination:          vga_disp_inst/vga_b_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.047 - 0.045)
  Source Clock:         clk_vga falling at 18.856ns
  Destination Clock:    clk_vga falling at 18.856ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_disp_inst/ddr_data_reg_28 to vga_disp_inst/vga_b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.AQ      Tcko                  0.198   vga_disp_inst/ddr_data_reg<31>
                                                       vga_disp_inst/ddr_data_reg_28
    SLICE_X16Y32.B6      net (fanout=1)        0.018   vga_disp_inst/ddr_data_reg<28>
    SLICE_X16Y32.CLK     Tah         (-Th)    -0.190   vga_disp_inst/vga_b_reg<3>
                                                       vga_disp_inst/Mmux_num_counter[1]_ddr_data_reg[15]_wide_mux_30_OUT21
                                                       vga_disp_inst/vga_b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.388ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (SLICE_X23Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    clk_vga rising at 12.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.DQ      Tcko                  0.198   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X23Y45.D6      net (fanout=2)        0.025   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X23Y45.CLK     Tah         (-Th)    -0.215   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_disp_inst/vga_b_reg_3 (SLICE_X16Y32.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_disp_inst/ddr_data_reg_30 (FF)
  Destination:          vga_disp_inst/vga_b_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.047 - 0.045)
  Source Clock:         clk_vga falling at 18.856ns
  Destination Clock:    clk_vga falling at 18.856ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_disp_inst/ddr_data_reg_30 to vga_disp_inst/vga_b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.CQ      Tcko                  0.198   vga_disp_inst/ddr_data_reg<31>
                                                       vga_disp_inst/ddr_data_reg_30
    SLICE_X16Y32.D5      net (fanout=1)        0.063   vga_disp_inst/ddr_data_reg<30>
    SLICE_X16Y32.CLK     Tah         (-Th)    -0.190   vga_disp_inst/vga_b_reg<3>
                                                       vga_disp_inst/Mmux_num_counter[1]_ddr_data_reg[15]_wide_mux_30_OUT41
                                                       vga_disp_inst/vga_b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.388ns logic, 0.063ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_pll_inst_clkout0 = PERIOD TIMEGRP
        "u_system_ctrl_pll_inst_clkout0"
        TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        * 0.509090909 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 12.571ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 12.571ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 9.905ns (period - min period limit)
  Period: 12.571ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/pll_inst/clkout1_buf/I0
  Logical resource: u_system_ctrl/pll_inst/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: u_system_ctrl/pll_inst/clkout0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|    242.184ns|            0|           26|            0|        37832|
| TS_ddr_2fifo_top_inst_mem_ctrl|     12.800ns|     50.368ns|          N/A|            1|            0|        25130|            0|
| _inst_ddr3_m0_memc3_infrastruc|             |             |             |             |             |             |             |
| ture_inst_mcb_drp_clk_bufg_in |             |             |             |             |             |             |             |
| TS_ddr_2fifo_top_inst_mem_ctrl|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| _inst_ddr3_m0_memc3_infrastruc|             |             |             |             |             |             |             |
| ture_inst_clk_2x_180          |             |             |             |             |             |             |             |
| TS_ddr_2fifo_top_inst_mem_ctrl|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| _inst_ddr3_m0_memc3_infrastruc|             |             |             |             |             |             |             |
| ture_inst_clk_2x_0            |             |             |             |             |             |             |             |
| TS_ddr_2fifo_top_inst_mem_ctrl|      6.400ns|     66.347ns|     77.499ns|           15|           10|         3891|         8811|
| _inst_ddr3_m0_memc3_infrastruc|             |             |             |             |             |             |             |
| ture_inst_clk0_bufg_in        |             |             |             |             |             |             |             |
|  TS_u_system_ctrl_pll_inst_clk|     40.000ns|      4.985ns|          N/A|            0|            0|         6038|            0|
|  out1                         |             |             |             |             |             |             |             |
|  TS_u_system_ctrl_pll_inst_clk|     12.571ns|    152.230ns|          N/A|           10|            0|         2773|            0|
|  out0                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock cmos1_pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cmos1_pclk     |    4.928|    2.953|    1.199|         |
cmos2_pclk     |    4.928|    2.953|    1.199|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cmos2_pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cmos1_pclk     |    4.928|    2.953|    1.199|         |
cmos2_pclk     |    4.928|    2.953|    1.199|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    9.478|    5.846|    4.841|    4.167|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 26  Score: 40444  (Setup/Max: 40444, Hold: 0)

Constraints cover 38719 paths, 0 nets, and 5620 connections

Design statistics:
   Minimum period: 152.230ns{1}   (Maximum frequency:   6.569MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 13 21:56:18 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 295 MB



