0.6
2019.2
Nov  6 2019
21:57:16
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/testbench.v,1661405983,verilog,,,,testbench,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/alu.v,1661344296,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/branch_unit.v,,alu,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/branch_unit.v,1661311343,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/control_unit.v,,branch_unit,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/control_unit.v,1661415526,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/cpu_top.v,,control_unit,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/cpu_top.v,1661415162,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/data_memory.v,,cpu_top,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/data_memory.v,1661405698,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v,,data_memory,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_memory.v,1661414962,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/mux.v,,instruction_memory,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/mux.v,1661311999,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/pc.v,,mux32;mux5,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/pc.v,1661250457,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/register_file.v,,pc,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/register_file.v,1661412231,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/sign_extend.v,,register_file,,,,,,,,
D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/sign_extend.v,1661415134,verilog,,D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/testbench.v,,sign_extend,,,,,,,,
