0.6
2018.3
Dec  7 2018
00:33:28
D:/Projects/HDL/T-FF_160_163/T-FF_160_163.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Projects/HDL/T-FF_160_163/T-FF_160_163.srcs/sim_1/new/tb_t_ff_160_163.v,1665509183,verilog,,,,tb_t_ff_160_163,,,,,,,,
D:/Projects/HDL/T-FF_160_163/T-FF_160_163.srcs/sources_1/new/t_ff_160_163.v,1665509600,verilog,,D:/Projects/HDL/T-FF_160_163/T-FF_160_163.srcs/sim_1/new/tb_t_ff_160_163.v,,t_ff_160_163,,,,,,,,
