$version Generated by VerilatedVcd $end
$date Fri Mar  1 14:47:42 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  8 u) serial_sink_data [7:0] $end
  $var wire  1 v) serial_sink_ready $end
  $var wire  1 w) serial_sink_valid $end
  $var wire  8 x) serial_source_data [7:0] $end
  $var wire  1 y) serial_source_ready $end
  $var wire  1 z) serial_source_valid $end
  $var wire  1 {) sim_trace $end
  $var wire  1 |) sys_clk $end
  $scope module sim $end
   $var wire 30 ' array_muxed0 [29:0] $end
   $var wire 32 ( array_muxed1 [31:0] $end
   $var wire  4 ) array_muxed2 [3:0] $end
   $var wire  1 * array_muxed3 $end
   $var wire  1 + array_muxed4 $end
   $var wire  1 , array_muxed5 $end
   $var wire  3 - array_muxed6 [2:0] $end
   $var wire  2 # array_muxed7 [1:0] $end
   $var wire  1 . bus_error $end
   $var wire 32 / bus_errors [31:0] $end
   $var wire  1 0 bus_errors_re $end
   $var wire 32 / bus_errors_status [31:0] $end
   $var wire  1 1 bus_errors_we $end
   $var wire 20 2 count [19:0] $end
   $var wire  1 3 cpu_rst $end
   $var wire  6 4 csr_bankarray_adr [5:0] $end
   $var wire 32 5 csr_bankarray_csrbank0_bus_errors_r [31:0] $end
   $var wire  1 6 csr_bankarray_csrbank0_bus_errors_re $end
   $var wire 32 / csr_bankarray_csrbank0_bus_errors_w [31:0] $end
   $var wire  1 1 csr_bankarray_csrbank0_bus_errors_we $end
   $var wire  2 7 csr_bankarray_csrbank0_reset0_r [1:0] $end
   $var wire  1 8 csr_bankarray_csrbank0_reset0_re $end
   $var wire  2 9 csr_bankarray_csrbank0_reset0_w [1:0] $end
   $var wire  1 : csr_bankarray_csrbank0_reset0_we $end
   $var wire 32 5 csr_bankarray_csrbank0_scratch0_r [31:0] $end
   $var wire  1 ; csr_bankarray_csrbank0_scratch0_re $end
   $var wire 32 < csr_bankarray_csrbank0_scratch0_w [31:0] $end
   $var wire  1 = csr_bankarray_csrbank0_scratch0_we $end
   $var wire  1 > csr_bankarray_csrbank0_sel $end
   $var wire  1 ? csr_bankarray_csrbank1_en0_r $end
   $var wire  1 @ csr_bankarray_csrbank1_en0_re $end
   $var wire  1 A csr_bankarray_csrbank1_en0_w $end
   $var wire  1 B csr_bankarray_csrbank1_en0_we $end
   $var wire  1 ? csr_bankarray_csrbank1_ev_enable0_r $end
   $var wire  1 C csr_bankarray_csrbank1_ev_enable0_re $end
   $var wire  1 D csr_bankarray_csrbank1_ev_enable0_w $end
   $var wire  1 E csr_bankarray_csrbank1_ev_enable0_we $end
   $var wire  1 ? csr_bankarray_csrbank1_ev_pending_r $end
   $var wire  1 F csr_bankarray_csrbank1_ev_pending_re $end
   $var wire  1 G csr_bankarray_csrbank1_ev_pending_w $end
   $var wire  1 H csr_bankarray_csrbank1_ev_pending_we $end
   $var wire  1 ? csr_bankarray_csrbank1_ev_status_r $end
   $var wire  1 I csr_bankarray_csrbank1_ev_status_re $end
   $var wire  1 J csr_bankarray_csrbank1_ev_status_w $end
   $var wire  1 K csr_bankarray_csrbank1_ev_status_we $end
   $var wire 32 5 csr_bankarray_csrbank1_load0_r [31:0] $end
   $var wire  1 L csr_bankarray_csrbank1_load0_re $end
   $var wire 32 M csr_bankarray_csrbank1_load0_w [31:0] $end
   $var wire  1 N csr_bankarray_csrbank1_load0_we $end
   $var wire 32 5 csr_bankarray_csrbank1_reload0_r [31:0] $end
   $var wire  1 O csr_bankarray_csrbank1_reload0_re $end
   $var wire 32 P csr_bankarray_csrbank1_reload0_w [31:0] $end
   $var wire  1 Q csr_bankarray_csrbank1_reload0_we $end
   $var wire  1 R csr_bankarray_csrbank1_sel $end
   $var wire  1 ? csr_bankarray_csrbank1_update_value0_r $end
   $var wire  1 S csr_bankarray_csrbank1_update_value0_re $end
   $var wire  1 T csr_bankarray_csrbank1_update_value0_w $end
   $var wire  1 U csr_bankarray_csrbank1_update_value0_we $end
   $var wire 32 5 csr_bankarray_csrbank1_value_r [31:0] $end
   $var wire  1 V csr_bankarray_csrbank1_value_re $end
   $var wire 32 W csr_bankarray_csrbank1_value_w [31:0] $end
   $var wire  1 X csr_bankarray_csrbank1_value_we $end
   $var wire  2 7 csr_bankarray_csrbank2_ev_enable0_r [1:0] $end
   $var wire  1 Y csr_bankarray_csrbank2_ev_enable0_re $end
   $var wire  2 Z csr_bankarray_csrbank2_ev_enable0_w [1:0] $end
   $var wire  1 [ csr_bankarray_csrbank2_ev_enable0_we $end
   $var wire  2 7 csr_bankarray_csrbank2_ev_pending_r [1:0] $end
   $var wire  1 \ csr_bankarray_csrbank2_ev_pending_re $end
   $var wire  2 ] csr_bankarray_csrbank2_ev_pending_w [1:0] $end
   $var wire  1 ^ csr_bankarray_csrbank2_ev_pending_we $end
   $var wire  2 7 csr_bankarray_csrbank2_ev_status_r [1:0] $end
   $var wire  1 _ csr_bankarray_csrbank2_ev_status_re $end
   $var wire  2 ` csr_bankarray_csrbank2_ev_status_w [1:0] $end
   $var wire  1 a csr_bankarray_csrbank2_ev_status_we $end
   $var wire  1 ? csr_bankarray_csrbank2_rxempty_r $end
   $var wire  1 b csr_bankarray_csrbank2_rxempty_re $end
   $var wire  1 c csr_bankarray_csrbank2_rxempty_w $end
   $var wire  1 d csr_bankarray_csrbank2_rxempty_we $end
   $var wire  1 ? csr_bankarray_csrbank2_rxfull_r $end
   $var wire  1 e csr_bankarray_csrbank2_rxfull_re $end
   $var wire  1 f csr_bankarray_csrbank2_rxfull_w $end
   $var wire  1 g csr_bankarray_csrbank2_rxfull_we $end
   $var wire  1 h csr_bankarray_csrbank2_sel $end
   $var wire  1 ? csr_bankarray_csrbank2_txempty_r $end
   $var wire  1 i csr_bankarray_csrbank2_txempty_re $end
   $var wire  1 j csr_bankarray_csrbank2_txempty_w $end
   $var wire  1 k csr_bankarray_csrbank2_txempty_we $end
   $var wire  1 ? csr_bankarray_csrbank2_txfull_r $end
   $var wire  1 l csr_bankarray_csrbank2_txfull_re $end
   $var wire  1 m csr_bankarray_csrbank2_txfull_w $end
   $var wire  1 n csr_bankarray_csrbank2_txfull_we $end
   $var wire  8 o csr_bankarray_dat_r [7:0] $end
   $var wire 14 p csr_bankarray_interface0_bank_bus_adr [13:0] $end
   $var wire 32 q csr_bankarray_interface0_bank_bus_dat_r [31:0] $end
   $var wire 32 5 csr_bankarray_interface0_bank_bus_dat_w [31:0] $end
   $var wire  1 r csr_bankarray_interface0_bank_bus_we $end
   $var wire 14 p csr_bankarray_interface1_bank_bus_adr [13:0] $end
   $var wire 32 s csr_bankarray_interface1_bank_bus_dat_r [31:0] $end
   $var wire 32 5 csr_bankarray_interface1_bank_bus_dat_w [31:0] $end
   $var wire  1 r csr_bankarray_interface1_bank_bus_we $end
   $var wire 14 p csr_bankarray_interface2_bank_bus_adr [13:0] $end
   $var wire 32 t csr_bankarray_interface2_bank_bus_dat_r [31:0] $end
   $var wire 32 5 csr_bankarray_interface2_bank_bus_dat_w [31:0] $end
   $var wire  1 r csr_bankarray_interface2_bank_bus_we $end
   $var wire  1 u csr_bankarray_sel $end
   $var wire  1 v csr_bankarray_sel_r $end
   $var wire 14 p csr_bankarray_sram_bus_adr [13:0] $end
   $var wire 32 w csr_bankarray_sram_bus_dat_r [31:0] $end
   $var wire 32 5 csr_bankarray_sram_bus_dat_w [31:0] $end
   $var wire  1 r csr_bankarray_sram_bus_we $end
   $var wire 14 p csr_interconnect_adr [13:0] $end
   $var wire 32 x csr_interconnect_dat_r [31:0] $end
   $var wire 32 5 csr_interconnect_dat_w [31:0] $end
   $var wire  1 r csr_interconnect_we $end
   $var wire  1 y dbus_dbus_ack $end
   $var wire 30 z dbus_dbus_adr [29:0] $end
   $var wire  2 S* dbus_dbus_bte [1:0] $end
   $var wire  3 { dbus_dbus_cti [2:0] $end
   $var wire  1 | dbus_dbus_cyc $end
   $var wire 32 } dbus_dbus_dat_r [31:0] $end
   $var wire 32 ~ dbus_dbus_dat_w [31:0] $end
   $var wire  1 T* dbus_dbus_err $end
   $var wire  4 !! dbus_dbus_sel [3:0] $end
   $var wire  1 | dbus_dbus_stb $end
   $var wire  1 "! dbus_dbus_we $end
   $var wire  1 #! done $end
   $var wire  1 . error $end
   $var wire  1 $! grant $end
   $var wire  1 %! ibus_ibus_ack $end
   $var wire 30 &! ibus_ibus_adr [29:0] $end
   $var wire  2 S* ibus_ibus_bte [1:0] $end
   $var wire  3 '! ibus_ibus_cti [2:0] $end
   $var wire  1 (! ibus_ibus_cyc $end
   $var wire 32 } ibus_ibus_dat_r [31:0] $end
   $var wire 32 U* ibus_ibus_dat_w [31:0] $end
   $var wire  1 T* ibus_ibus_err $end
   $var wire  4 V* ibus_ibus_sel [3:0] $end
   $var wire  1 )! ibus_ibus_stb $end
   $var wire  1 T* ibus_ibus_we $end
   $var wire  1 *! int_rst $end
   $var wire  1 +! interface0_ack $end
   $var wire 30 ' interface0_adr [29:0] $end
   $var wire  2 # interface0_bte [1:0] $end
   $var wire  3 - interface0_cti [2:0] $end
   $var wire  1 ,! interface0_cyc $end
   $var wire 32 -! interface0_dat_r [31:0] $end
   $var wire 32 ( interface0_dat_w [31:0] $end
   $var wire  1 T* interface0_err $end
   $var wire  4 ) interface0_sel [3:0] $end
   $var wire  1 + interface0_stb $end
   $var wire  1 , interface0_we $end
   $var wire 14 p interface1_adr [13:0] $end
   $var wire 32 x interface1_dat_r [31:0] $end
   $var wire 32 5 interface1_dat_w [31:0] $end
   $var wire  1 r interface1_we $end
   $var wire 32 .! interrupt [31:0] $end
   $var wire  6 5" mem_adr0 [5:0] $end
   $var wire  1 /! next_state $end
   $var wire  1 |) por_clk $end
   $var wire 11 0! ram_adr [10:0] $end
   $var wire  1 T* ram_adr_burst $end
   $var wire  1 1! ram_bus_ram_bus_ack $end
   $var wire 30 ' ram_bus_ram_bus_adr [29:0] $end
   $var wire  2 # ram_bus_ram_bus_bte [1:0] $end
   $var wire  3 - ram_bus_ram_bus_cti [2:0] $end
   $var wire  1 2! ram_bus_ram_bus_cyc $end
   $var wire 32 3! ram_bus_ram_bus_dat_r [31:0] $end
   $var wire 32 ( ram_bus_ram_bus_dat_w [31:0] $end
   $var wire  1 T* ram_bus_ram_bus_err $end
   $var wire  4 ) ram_bus_ram_bus_sel [3:0] $end
   $var wire  1 + ram_bus_ram_bus_stb $end
   $var wire  1 , ram_bus_ram_bus_we $end
   $var wire 32 3! ram_dat_r [31:0] $end
   $var wire 32 ( ram_dat_w [31:0] $end
   $var wire  4 4! ram_we [3:0] $end
   $var wire  2 5! request [1:0] $end
   $var wire  1 6! reset $end
   $var wire  1 7! reset_re $end
   $var wire  2 9 reset_storage [1:0] $end
   $var wire 32 ;! rom_dat0 [31:0] $end
   $var wire  1 8! scratch_re $end
   $var wire 32 < scratch_storage [31:0] $end
   $var wire  8 u) serial_sink_data [7:0] $end
   $var wire  1 $ serial_sink_ready $end
   $var wire  1 w) serial_sink_valid $end
   $var wire  8 % serial_source_data [7:0] $end
   $var wire  1 y) serial_source_ready $end
   $var wire  1 & serial_source_valid $end
   $var wire  1 9! shared_ack $end
   $var wire 30 ' shared_adr [29:0] $end
   $var wire  2 # shared_bte [1:0] $end
   $var wire  3 - shared_cti [2:0] $end
   $var wire  1 * shared_cyc $end
   $var wire 32 } shared_dat_r [31:0] $end
   $var wire 32 ( shared_dat_w [31:0] $end
   $var wire  1 T* shared_err $end
   $var wire  4 ) shared_sel [3:0] $end
   $var wire  1 + shared_stb $end
   $var wire  1 , shared_we $end
   $var wire  1 R* sim_trace $end
   $var wire 15 :! simsoc_adr [14:0] $end
   $var wire  1 T* simsoc_adr_burst $end
   $var wire 32 ;! simsoc_dat_r [31:0] $end
   $var wire  1 <! simsoc_ram_bus_ack $end
   $var wire 30 ' simsoc_ram_bus_adr [29:0] $end
   $var wire  2 # simsoc_ram_bus_bte [1:0] $end
   $var wire  3 - simsoc_ram_bus_cti [2:0] $end
   $var wire  1 =! simsoc_ram_bus_cyc $end
   $var wire 32 ;! simsoc_ram_bus_dat_r [31:0] $end
   $var wire 32 ( simsoc_ram_bus_dat_w [31:0] $end
   $var wire  1 T* simsoc_ram_bus_err $end
   $var wire  4 ) simsoc_ram_bus_sel [3:0] $end
   $var wire  1 + simsoc_ram_bus_stb $end
   $var wire  1 , simsoc_ram_bus_we $end
   $var wire  1 >! sink_first $end
   $var wire  1 ?! sink_last $end
   $var wire  8 % sink_payload_data [7:0] $end
   $var wire  1 y) sink_ready $end
   $var wire  1 & sink_valid $end
   $var wire  4 @! slave_sel [3:0] $end
   $var wire  4 A! slave_sel_r [3:0] $end
   $var wire  1 B! soc_rst $end
   $var wire  1 T* source_first $end
   $var wire  1 T* source_last $end
   $var wire  8 u) source_payload_data [7:0] $end
   $var wire  1 $ source_ready $end
   $var wire  1 w) source_valid $end
   $var wire 11 4" sram_adr0 [10:0] $end
   $var wire  1 C! state $end
   $var wire 10 6" storage(0) [9:0] $end
   $var wire 10 7" storage(1) [9:0] $end
   $var wire 10 @" storage(10) [9:0] $end
   $var wire 10 A" storage(11) [9:0] $end
   $var wire 10 B" storage(12) [9:0] $end
   $var wire 10 C" storage(13) [9:0] $end
   $var wire 10 D" storage(14) [9:0] $end
   $var wire 10 E" storage(15) [9:0] $end
   $var wire 10 8" storage(2) [9:0] $end
   $var wire 10 9" storage(3) [9:0] $end
   $var wire 10 :" storage(4) [9:0] $end
   $var wire 10 ;" storage(5) [9:0] $end
   $var wire 10 <" storage(6) [9:0] $end
   $var wire 10 =" storage(7) [9:0] $end
   $var wire 10 >" storage(8) [9:0] $end
   $var wire 10 ?" storage(9) [9:0] $end
   $var wire 10 F" storage_1(0) [9:0] $end
   $var wire 10 G" storage_1(1) [9:0] $end
   $var wire 10 P" storage_1(10) [9:0] $end
   $var wire 10 Q" storage_1(11) [9:0] $end
   $var wire 10 R" storage_1(12) [9:0] $end
   $var wire 10 S" storage_1(13) [9:0] $end
   $var wire 10 T" storage_1(14) [9:0] $end
   $var wire 10 U" storage_1(15) [9:0] $end
   $var wire 10 H" storage_1(2) [9:0] $end
   $var wire 10 I" storage_1(3) [9:0] $end
   $var wire 10 J" storage_1(4) [9:0] $end
   $var wire 10 K" storage_1(5) [9:0] $end
   $var wire 10 L" storage_1(6) [9:0] $end
   $var wire 10 M" storage_1(7) [9:0] $end
   $var wire 10 N" storage_1(8) [9:0] $end
   $var wire 10 O" storage_1(9) [9:0] $end
   $var wire 10 g! storage_1_dat0 [9:0] $end
   $var wire 10 c! storage_1_dat1 [9:0] $end
   $var wire 10 {! storage_dat0 [9:0] $end
   $var wire 10 w! storage_dat1 [9:0] $end
   $var wire  1 |) sys_clk $end
   $var wire  1 |) sys_clk_1 $end
   $var wire  1 *! sys_rst $end
   $var wire  1 D! timer_en_re $end
   $var wire  1 A timer_en_storage $end
   $var wire  1 E! timer_enable_re $end
   $var wire  1 D timer_enable_storage $end
   $var wire  1 F! timer_irq $end
   $var wire  1 G! timer_load_re $end
   $var wire 32 M timer_load_storage [31:0] $end
   $var wire  1 H! timer_pending_r $end
   $var wire  1 I! timer_pending_re $end
   $var wire  1 G timer_pending_status $end
   $var wire  1 H timer_pending_we $end
   $var wire  1 J! timer_reload_re $end
   $var wire 32 P timer_reload_storage [31:0] $end
   $var wire  1 K! timer_status_re $end
   $var wire  1 J timer_status_status $end
   $var wire  1 K timer_status_we $end
   $var wire  1 L! timer_update_value_re $end
   $var wire  1 T timer_update_value_storage $end
   $var wire 32 M! timer_value [31:0] $end
   $var wire  1 N! timer_value_re $end
   $var wire 32 W timer_value_status [31:0] $end
   $var wire  1 X timer_value_we $end
   $var wire  1 O! timer_zero0 $end
   $var wire  1 P! timer_zero1 $end
   $var wire  1 D timer_zero2 $end
   $var wire  1 Q! timer_zero_clear $end
   $var wire  1 P! timer_zero_pending $end
   $var wire  1 O! timer_zero_status $end
   $var wire  1 O! timer_zero_trigger $end
   $var wire  1 R! timer_zero_trigger_d $end
   $var wire  1 S! uart_enable_re $end
   $var wire  2 Z uart_enable_storage [1:0] $end
   $var wire  1 T! uart_irq $end
   $var wire  2 U! uart_pending_r [1:0] $end
   $var wire  1 V! uart_pending_re $end
   $var wire  2 ] uart_pending_status [1:0] $end
   $var wire  1 ^ uart_pending_we $end
   $var wire  1 W! uart_rx0 $end
   $var wire  1 X! uart_rx1 $end
   $var wire  1 Y! uart_rx2 $end
   $var wire  1 Z! uart_rx_clear $end
   $var wire  4 [! uart_rx_fifo_consume [3:0] $end
   $var wire  1 \! uart_rx_fifo_do_read $end
   $var wire  1 T* uart_rx_fifo_fifo_in_first $end
   $var wire  1 T* uart_rx_fifo_fifo_in_last $end
   $var wire  8 u) uart_rx_fifo_fifo_in_payload_data [7:0] $end
   $var wire  1 ]! uart_rx_fifo_fifo_out_first $end
   $var wire  1 ^! uart_rx_fifo_fifo_out_last $end
   $var wire  8 _! uart_rx_fifo_fifo_out_payload_data [7:0] $end
   $var wire  5 `! uart_rx_fifo_level0 [4:0] $end
   $var wire  5 a! uart_rx_fifo_level1 [4:0] $end
   $var wire  4 b! uart_rx_fifo_produce [3:0] $end
   $var wire  4 [! uart_rx_fifo_rdport_adr [3:0] $end
   $var wire 10 c! uart_rx_fifo_rdport_dat_r [9:0] $end
   $var wire  1 \! uart_rx_fifo_rdport_re $end
   $var wire  1 Z! uart_rx_fifo_re $end
   $var wire  1 W! uart_rx_fifo_readable $end
   $var wire  1 T* uart_rx_fifo_replace $end
   $var wire  1 T* uart_rx_fifo_sink_first $end
   $var wire  1 T* uart_rx_fifo_sink_last $end
   $var wire  8 u) uart_rx_fifo_sink_payload_data [7:0] $end
   $var wire  1 $ uart_rx_fifo_sink_ready $end
   $var wire  1 w) uart_rx_fifo_sink_valid $end
   $var wire  1 ]! uart_rx_fifo_source_first $end
   $var wire  1 ^! uart_rx_fifo_source_last $end
   $var wire  8 _! uart_rx_fifo_source_payload_data [7:0] $end
   $var wire  1 Z! uart_rx_fifo_source_ready $end
   $var wire  1 W! uart_rx_fifo_source_valid $end
   $var wire 10 }) uart_rx_fifo_syncfifo_din [9:0] $end
   $var wire 10 c! uart_rx_fifo_syncfifo_dout [9:0] $end
   $var wire  1 d! uart_rx_fifo_syncfifo_re $end
   $var wire  1 e! uart_rx_fifo_syncfifo_readable $end
   $var wire  1 w) uart_rx_fifo_syncfifo_we $end
   $var wire  1 $ uart_rx_fifo_syncfifo_writable $end
   $var wire  4 f! uart_rx_fifo_wrport_adr [3:0] $end
   $var wire 10 g! uart_rx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 }) uart_rx_fifo_wrport_dat_w [9:0] $end
   $var wire  1 ~) uart_rx_fifo_wrport_we $end
   $var wire  1 X! uart_rx_pending $end
   $var wire  1 W! uart_rx_status $end
   $var wire  1 W! uart_rx_trigger $end
   $var wire  1 h! uart_rx_trigger_d $end
   $var wire  1 i! uart_rxempty_re $end
   $var wire  1 c uart_rxempty_status $end
   $var wire  1 d uart_rxempty_we $end
   $var wire  1 j! uart_rxfull_re $end
   $var wire  1 f uart_rxfull_status $end
   $var wire  1 g uart_rxfull_we $end
   $var wire  8 k! uart_rxtx_r [7:0] $end
   $var wire  1 l! uart_rxtx_re $end
   $var wire  8 _! uart_rxtx_w [7:0] $end
   $var wire  1 m! uart_rxtx_we $end
   $var wire  1 n! uart_status_re $end
   $var wire  2 ` uart_status_status [1:0] $end
   $var wire  1 a uart_status_we $end
   $var wire  1 o! uart_tx0 $end
   $var wire  1 p! uart_tx1 $end
   $var wire  1 q! uart_tx2 $end
   $var wire  1 r! uart_tx_clear $end
   $var wire  4 s! uart_tx_fifo_consume [3:0] $end
   $var wire  1 !* uart_tx_fifo_do_read $end
   $var wire  1 T* uart_tx_fifo_fifo_in_first $end
   $var wire  1 T* uart_tx_fifo_fifo_in_last $end
   $var wire  8 k! uart_tx_fifo_fifo_in_payload_data [7:0] $end
   $var wire  1 >! uart_tx_fifo_fifo_out_first $end
   $var wire  1 ?! uart_tx_fifo_fifo_out_last $end
   $var wire  8 % uart_tx_fifo_fifo_out_payload_data [7:0] $end
   $var wire  5 t! uart_tx_fifo_level0 [4:0] $end
   $var wire  5 u! uart_tx_fifo_level1 [4:0] $end
   $var wire  4 v! uart_tx_fifo_produce [3:0] $end
   $var wire  4 s! uart_tx_fifo_rdport_adr [3:0] $end
   $var wire 10 w! uart_tx_fifo_rdport_dat_r [9:0] $end
   $var wire  1 !* uart_tx_fifo_rdport_re $end
   $var wire  1 y) uart_tx_fifo_re $end
   $var wire  1 & uart_tx_fifo_readable $end
   $var wire  1 T* uart_tx_fifo_replace $end
   $var wire  1 T* uart_tx_fifo_sink_first $end
   $var wire  1 T* uart_tx_fifo_sink_last $end
   $var wire  8 k! uart_tx_fifo_sink_payload_data [7:0] $end
   $var wire  1 o! uart_tx_fifo_sink_ready $end
   $var wire  1 l! uart_tx_fifo_sink_valid $end
   $var wire  1 >! uart_tx_fifo_source_first $end
   $var wire  1 ?! uart_tx_fifo_source_last $end
   $var wire  8 % uart_tx_fifo_source_payload_data [7:0] $end
   $var wire  1 y) uart_tx_fifo_source_ready $end
   $var wire  1 & uart_tx_fifo_source_valid $end
   $var wire 10 x! uart_tx_fifo_syncfifo_din [9:0] $end
   $var wire 10 w! uart_tx_fifo_syncfifo_dout [9:0] $end
   $var wire  1 "* uart_tx_fifo_syncfifo_re $end
   $var wire  1 y! uart_tx_fifo_syncfifo_readable $end
   $var wire  1 l! uart_tx_fifo_syncfifo_we $end
   $var wire  1 o! uart_tx_fifo_syncfifo_writable $end
   $var wire  4 z! uart_tx_fifo_wrport_adr [3:0] $end
   $var wire 10 {! uart_tx_fifo_wrport_dat_r [9:0] $end
   $var wire 10 x! uart_tx_fifo_wrport_dat_w [9:0] $end
   $var wire  1 |! uart_tx_fifo_wrport_we $end
   $var wire  1 p! uart_tx_pending $end
   $var wire  1 o! uart_tx_status $end
   $var wire  1 o! uart_tx_trigger $end
   $var wire  1 }! uart_tx_trigger_d $end
   $var wire  1 ~! uart_txempty_re $end
   $var wire  1 j uart_txempty_status $end
   $var wire  1 k uart_txempty_we $end
   $var wire  1 !" uart_txfull_re $end
   $var wire  1 m uart_txfull_status $end
   $var wire  1 n uart_txfull_we $end
   $var wire  1 T* uart_uart_sink_first $end
   $var wire  1 T* uart_uart_sink_last $end
   $var wire  8 u) uart_uart_sink_payload_data [7:0] $end
   $var wire  1 $ uart_uart_sink_ready $end
   $var wire  1 w) uart_uart_sink_valid $end
   $var wire  1 >! uart_uart_source_first $end
   $var wire  1 ?! uart_uart_source_last $end
   $var wire  8 % uart_uart_source_payload_data [7:0] $end
   $var wire  1 y) uart_uart_source_ready $end
   $var wire  1 & uart_uart_source_valid $end
   $var wire 32 U* vexriscv [31:0] $end
   $var wire  1 "" vexriscv_dbus_err $end
   $var wire  1 #" vexriscv_debug_bus_ack $end
   $var wire 30 ' vexriscv_debug_bus_adr [29:0] $end
   $var wire  2 # vexriscv_debug_bus_bte [1:0] $end
   $var wire  3 - vexriscv_debug_bus_cti [2:0] $end
   $var wire  1 $" vexriscv_debug_bus_cyc $end
   $var wire 32 %" vexriscv_debug_bus_dat_r [31:0] $end
   $var wire 32 ( vexriscv_debug_bus_dat_w [31:0] $end
   $var wire  1 T* vexriscv_debug_bus_err $end
   $var wire  4 ) vexriscv_debug_bus_sel [3:0] $end
   $var wire  1 + vexriscv_debug_bus_stb $end
   $var wire  1 , vexriscv_debug_bus_we $end
   $var wire  1 &" vexriscv_debug_reset $end
   $var wire  8 '" vexriscv_i_cmd_payload_address [7:0] $end
   $var wire 32 (" vexriscv_i_cmd_payload_data [31:0] $end
   $var wire  1 )" vexriscv_i_cmd_payload_wr $end
   $var wire  1 *" vexriscv_i_cmd_valid $end
   $var wire  1 +" vexriscv_ibus_err $end
   $var wire  1 ," vexriscv_o_cmd_ready $end
   $var wire  1 -" vexriscv_o_resetOut $end
   $var wire 32 ." vexriscv_o_rsp_data [31:0] $end
   $var wire  1 /" vexriscv_reset_debug_logic $end
   $var wire  1 0" vexriscv_transfer_complete $end
   $var wire  1 1" vexriscv_transfer_in_progress $end
   $var wire  1 2" vexriscv_transfer_wait_for_ack $end
   $var wire  1 3" wait_1 $end
   $scope module VexRiscv $end
    $var wire  2 X* AluBitwiseCtrlEnum_AND_1 [1:0] $end
    $var wire  2 W* AluBitwiseCtrlEnum_OR_1 [1:0] $end
    $var wire  2 S* AluBitwiseCtrlEnum_XOR_1 [1:0] $end
    $var wire  2 S* AluCtrlEnum_ADD_SUB [1:0] $end
    $var wire  2 X* AluCtrlEnum_BITWISE [1:0] $end
    $var wire  2 W* AluCtrlEnum_SLT_SLTU [1:0] $end
    $var wire  2 W* BranchCtrlEnum_B [1:0] $end
    $var wire  2 S* BranchCtrlEnum_INC [1:0] $end
    $var wire  2 X* BranchCtrlEnum_JAL [1:0] $end
    $var wire  2 Y* BranchCtrlEnum_JALR [1:0] $end
    $var wire 32 l# BranchPlugin_branchExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 k* BranchPlugin_branchExceptionPort_payload_code [3:0] $end
    $var wire  1 %% BranchPlugin_branchExceptionPort_valid $end
    $var wire  1 &% BranchPlugin_inDebugNoFetchFlag $end
    $var wire 32 l# BranchPlugin_jumpInterface_payload [31:0] $end
    $var wire  1 l$ BranchPlugin_jumpInterface_valid $end
    $var wire  1 9% CsrPlugin_allowEbreakException $end
    $var wire  1 8% CsrPlugin_allowException $end
    $var wire  1 7% CsrPlugin_allowInterrupts $end
    $var wire  1 )% CsrPlugin_csrMapping_allowCsrSignal $end
    $var wire  1 T* CsrPlugin_csrMapping_doForceFailCsr $end
    $var wire  1 *% CsrPlugin_csrMapping_hazardFree $end
    $var wire 32 '% CsrPlugin_csrMapping_readDataInit [31:0] $end
    $var wire 32 '% CsrPlugin_csrMapping_readDataSignal [31:0] $end
    $var wire 32 (% CsrPlugin_csrMapping_writeDataSignal [31:0] $end
    $var wire  1 u& CsrPlugin_exception $end
    $var wire  1 .% CsrPlugin_exceptionPendings_0 $end
    $var wire  1 /% CsrPlugin_exceptionPendings_1 $end
    $var wire  1 0% CsrPlugin_exceptionPendings_2 $end
    $var wire  1 1% CsrPlugin_exceptionPendings_3 $end
    $var wire 32 l& CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31:0] $end
    $var wire  4 k& CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:0] $end
    $var wire  2 m& CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege [1:0] $end
    $var wire  2 Y* CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped [1:0] $end
    $var wire  1 .% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode $end
    $var wire  1 /% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute $end
    $var wire  1 0% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory $end
    $var wire  1 1% CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack $end
    $var wire  1 g& CsrPlugin_exceptionPortCtrl_exceptionValids_decode $end
    $var wire  1 h& CsrPlugin_exceptionPortCtrl_exceptionValids_execute $end
    $var wire  1 i& CsrPlugin_exceptionPortCtrl_exceptionValids_memory $end
    $var wire  1 j& CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack $end
    $var wire  1 4% CsrPlugin_forceMachineWire $end
    $var wire  1 /* CsrPlugin_hadException $end
    $var wire  1 )* CsrPlugin_inWfi $end
    $var wire  1 .* CsrPlugin_interruptJump $end
    $var wire  4 -* CsrPlugin_interrupt_code [3:0] $end
    $var wire  2 p& CsrPlugin_interrupt_targetPrivilege [1:0] $end
    $var wire  1 o& CsrPlugin_interrupt_valid $end
    $var wire 32 -% CsrPlugin_jumpInterface_payload [31:0] $end
    $var wire  1 ,% CsrPlugin_jumpInterface_valid $end
    $var wire  1 T* CsrPlugin_lastStageWasWfi $end
    $var wire  4 a& CsrPlugin_mcause_exceptionCode [3:0] $end
    $var wire  1 `& CsrPlugin_mcause_interrupt $end
    $var wire 64 c& CsrPlugin_mcycle [63:0] $end
    $var wire 32 V& CsrPlugin_mepc [31:0] $end
    $var wire  1 ]& CsrPlugin_mie_MEIE $end
    $var wire  1 _& CsrPlugin_mie_MSIE $end
    $var wire  1 ^& CsrPlugin_mie_MTIE $end
    $var wire 64 e& CsrPlugin_minstret [63:0] $end
    $var wire  1 Z& CsrPlugin_mip_MEIP $end
    $var wire  1 \& CsrPlugin_mip_MSIP $end
    $var wire  1 [& CsrPlugin_mip_MTIP $end
    $var wire  2 W* CsrPlugin_misa_base [1:0] $end
    $var wire 26 n* CsrPlugin_misa_extensions [25:0] $end
    $var wire  1 W& CsrPlugin_mstatus_MIE $end
    $var wire  1 X& CsrPlugin_mstatus_MPIE $end
    $var wire  2 Y& CsrPlugin_mstatus_MPP [1:0] $end
    $var wire 32 b& CsrPlugin_mtval [31:0] $end
    $var wire 30 U& CsrPlugin_mtvec_base [29:0] $end
    $var wire  2 o* CsrPlugin_mtvec_mode [1:0] $end
    $var wire  1 y& CsrPlugin_pipelineLiberator_active $end
    $var wire  1 {& CsrPlugin_pipelineLiberator_done $end
    $var wire  1 v& CsrPlugin_pipelineLiberator_pcValids_0 $end
    $var wire  1 w& CsrPlugin_pipelineLiberator_pcValids_1 $end
    $var wire  1 x& CsrPlugin_pipelineLiberator_pcValids_2 $end
    $var wire  2 3% CsrPlugin_privilege [1:0] $end
    $var wire 32 9$ CsrPlugin_selfException_payload_badAddr [31:0] $end
    $var wire  4 6% CsrPlugin_selfException_payload_code [3:0] $end
    $var wire  1 5% CsrPlugin_selfException_valid $end
    $var wire  2 }& CsrPlugin_targetPrivilege [1:0] $end
    $var wire  1 +% CsrPlugin_thirdPartyWake $end
    $var wire  4 ~& CsrPlugin_trapCause [3:0] $end
    $var wire  1 T* CsrPlugin_trapCauseEbreakDebug $end
    $var wire  1 T* CsrPlugin_trapEnterDebug $end
    $var wire  1 T* CsrPlugin_xretAwayFromMachine $end
    $var wire 30 "' CsrPlugin_xtvec_base [29:0] $end
    $var wire  2 !' CsrPlugin_xtvec_mode [1:0] $end
    $var wire 32 f" DBusCachedPlugin_exceptionBus_payload_badAddr [31:0] $end
    $var wire  4 #% DBusCachedPlugin_exceptionBus_payload_code [3:0] $end
    $var wire  1 "% DBusCachedPlugin_exceptionBus_valid $end
    $var wire  1 T* DBusCachedPlugin_mmuBus_busy $end
    $var wire  1 T* DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire  1 ]$ DBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire  1 a" DBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 32 b" DBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire  1 ~$ DBusCachedPlugin_mmuBus_end $end
    $var wire  1 R* DBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire  1 R* DBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire  1 R* DBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire  1 i* DBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire  1 T* DBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire  1 }$ DBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire  1 T* DBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 32 b" DBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire  1 T* DBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire 32 B$ DBusCachedPlugin_redoBranch_payload [31:0] $end
    $var wire  1 !% DBusCachedPlugin_redoBranch_valid $end
    $var wire 32 z% DBusCachedPlugin_rspCounter [31:0] $end
    $var wire  1 d' DebugPlugin_allowEBreak $end
    $var wire 32 i' DebugPlugin_busReadDataReg [31:0] $end
    $var wire  1 0* DebugPlugin_debugUsed $end
    $var wire  1 c' DebugPlugin_disableEbreak $end
    $var wire  1 Z' DebugPlugin_firstCycle $end
    $var wire  1 `' DebugPlugin_godmode $end
    $var wire  1 ]' DebugPlugin_haltIt $end
    $var wire  1 b' DebugPlugin_haltedByBreak $end
    $var wire 31 f' DebugPlugin_hardwareBreakpoints_0_pc [30:0] $end
    $var wire  1 e' DebugPlugin_hardwareBreakpoints_0_valid $end
    $var wire 31 h' DebugPlugin_hardwareBreakpoints_1_pc [30:0] $end
    $var wire  1 g' DebugPlugin_hardwareBreakpoints_1_valid $end
    $var wire 32 (" DebugPlugin_injectionPort_payload [31:0] $end
    $var wire  1 ;% DebugPlugin_injectionPort_ready $end
    $var wire  1 :% DebugPlugin_injectionPort_valid $end
    $var wire  1 _' DebugPlugin_isPipBusy $end
    $var wire  1 \' DebugPlugin_resetIt $end
    $var wire  1 -" DebugPlugin_resetIt_regNext $end
    $var wire  1 [' DebugPlugin_secondCycle $end
    $var wire  1 ^' DebugPlugin_stepIt $end
    $var wire  2 X* EnvCtrlEnum_ECALL [1:0] $end
    $var wire  2 S* EnvCtrlEnum_NONE [1:0] $end
    $var wire  2 W* EnvCtrlEnum_XRET [1:0] $end
    $var wire  1 <& HazardSimplePlugin_addr0Match $end
    $var wire  1 =& HazardSimplePlugin_addr1Match $end
    $var wire  1 4& HazardSimplePlugin_src0Hazard $end
    $var wire  1 5& HazardSimplePlugin_src1Hazard $end
    $var wire  5 :& HazardSimplePlugin_writeBackBuffer_payload_address [4:0] $end
    $var wire 32 ;& HazardSimplePlugin_writeBackBuffer_payload_data [31:0] $end
    $var wire  1 9& HazardSimplePlugin_writeBackBuffer_valid $end
    $var wire  5 7& HazardSimplePlugin_writeBackWrites_payload_address [4:0] $end
    $var wire 32 8& HazardSimplePlugin_writeBackWrites_payload_data [31:0] $end
    $var wire  1 6& HazardSimplePlugin_writeBackWrites_valid $end
    $var wire  1 p" IBusCachedPlugin_cache_io_cpu_decode_cacheMiss $end
    $var wire 32 o" IBusCachedPlugin_cache_io_cpu_decode_data [31:0] $end
    $var wire  1 l" IBusCachedPlugin_cache_io_cpu_decode_error $end
    $var wire  1 [" IBusCachedPlugin_cache_io_cpu_decode_isStuck $end
    $var wire  1 ]" IBusCachedPlugin_cache_io_cpu_decode_isUser $end
    $var wire  1 \" IBusCachedPlugin_cache_io_cpu_decode_isValid $end
    $var wire  1 n" IBusCachedPlugin_cache_io_cpu_decode_mmuException $end
    $var wire  1 m" IBusCachedPlugin_cache_io_cpu_decode_mmuRefilling $end
    $var wire 32 q" IBusCachedPlugin_cache_io_cpu_decode_physicalAddress [31:0] $end
    $var wire 32 k" IBusCachedPlugin_cache_io_cpu_fetch_data [31:0] $end
    $var wire  1 Z* IBusCachedPlugin_cache_io_cpu_fetch_isRemoved $end
    $var wire  1 [" IBusCachedPlugin_cache_io_cpu_fetch_isStuck $end
    $var wire  1 Z" IBusCachedPlugin_cache_io_cpu_fetch_isValid $end
    $var wire 32 #* IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress [31:0] $end
    $var wire  1 ^" IBusCachedPlugin_cache_io_cpu_fill_valid $end
    $var wire  1 j" IBusCachedPlugin_cache_io_cpu_prefetch_haltIt $end
    $var wire  1 Y" IBusCachedPlugin_cache_io_cpu_prefetch_isValid $end
    $var wire  1 X" IBusCachedPlugin_cache_io_flush $end
    $var wire 32 s" IBusCachedPlugin_cache_io_mem_cmd_payload_address [31:0] $end
    $var wire  3 d* IBusCachedPlugin_cache_io_mem_cmd_payload_size [2:0] $end
    $var wire  1 r" IBusCachedPlugin_cache_io_mem_cmd_valid $end
    $var wire 32 s$ IBusCachedPlugin_decodeExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 r$ IBusCachedPlugin_decodeExceptionPort_payload_code [3:0] $end
    $var wire  1 q$ IBusCachedPlugin_decodeExceptionPort_valid $end
    $var wire  1 ;# IBusCachedPlugin_decodePrediction_cmd_hadBranch $end
    $var wire  1 l$ IBusCachedPlugin_decodePrediction_rsp_wasWrong $end
    $var wire  1 <% IBusCachedPlugin_externalFlush $end
    $var wire  1 F% IBusCachedPlugin_fetchPc_booted $end
    $var wire  1 D% IBusCachedPlugin_fetchPc_corrected $end
    $var wire  1 A% IBusCachedPlugin_fetchPc_correction $end
    $var wire  1 B% IBusCachedPlugin_fetchPc_correctionReg $end
    $var wire  1 K% IBusCachedPlugin_fetchPc_flushed $end
    $var wire  1 G% IBusCachedPlugin_fetchPc_inc $end
    $var wire  1 C% IBusCachedPlugin_fetchPc_output_fire $end
    $var wire 32 @% IBusCachedPlugin_fetchPc_output_payload [31:0] $end
    $var wire  1 ?% IBusCachedPlugin_fetchPc_output_ready $end
    $var wire  1 Y" IBusCachedPlugin_fetchPc_output_valid $end
    $var wire 32 @% IBusCachedPlugin_fetchPc_pc [31:0] $end
    $var wire 32 #* IBusCachedPlugin_fetchPc_pcReg [31:0] $end
    $var wire  1 E% IBusCachedPlugin_fetchPc_pcRegPropagate $end
    $var wire 32 A$ IBusCachedPlugin_fetchPc_redo_payload [31:0] $end
    $var wire  1 J% IBusCachedPlugin_fetchPc_redo_valid $end
    $var wire  1 h$ IBusCachedPlugin_fetcherHalt $end
    $var wire  1 T* IBusCachedPlugin_forceNoDecodeCond $end
    $var wire  1 U% IBusCachedPlugin_iBusRsp_flush $end
    $var wire  1 m* IBusCachedPlugin_iBusRsp_output_payload_isRvc $end
    $var wire 32 A$ IBusCachedPlugin_iBusRsp_output_payload_pc [31:0] $end
    $var wire  1 l* IBusCachedPlugin_iBusRsp_output_payload_rsp_error $end
    $var wire 32 o" IBusCachedPlugin_iBusRsp_output_payload_rsp_inst [31:0] $end
    $var wire  1 S% IBusCachedPlugin_iBusRsp_output_ready $end
    $var wire  1 R% IBusCachedPlugin_iBusRsp_output_valid $end
    $var wire  1 V% IBusCachedPlugin_iBusRsp_readyForError $end
    $var wire  1 J% IBusCachedPlugin_iBusRsp_redoFetch $end
    $var wire  1 O% IBusCachedPlugin_iBusRsp_stages_0_halt $end
    $var wire 32 @% IBusCachedPlugin_iBusRsp_stages_0_input_payload [31:0] $end
    $var wire  1 ?% IBusCachedPlugin_iBusRsp_stages_0_input_ready $end
    $var wire  1 Y" IBusCachedPlugin_iBusRsp_stages_0_input_valid $end
    $var wire 32 @% IBusCachedPlugin_iBusRsp_stages_0_output_payload [31:0] $end
    $var wire  1 N% IBusCachedPlugin_iBusRsp_stages_0_output_ready $end
    $var wire  1 M% IBusCachedPlugin_iBusRsp_stages_0_output_valid $end
    $var wire  1 T* IBusCachedPlugin_iBusRsp_stages_1_halt $end
    $var wire 32 #* IBusCachedPlugin_iBusRsp_stages_1_input_payload [31:0] $end
    $var wire  1 N% IBusCachedPlugin_iBusRsp_stages_1_input_ready $end
    $var wire  1 P% IBusCachedPlugin_iBusRsp_stages_1_input_valid $end
    $var wire 32 A$ IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload [31:0] $end
    $var wire  1 N% IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready $end
    $var wire  1 Q% IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid $end
    $var wire 32 #* IBusCachedPlugin_iBusRsp_stages_1_output_payload [31:0] $end
    $var wire  1 N% IBusCachedPlugin_iBusRsp_stages_1_output_ready $end
    $var wire  1 P% IBusCachedPlugin_iBusRsp_stages_1_output_valid $end
    $var wire  1 T% IBusCachedPlugin_iBusRsp_stages_2_halt $end
    $var wire 32 A$ IBusCachedPlugin_iBusRsp_stages_2_input_payload [31:0] $end
    $var wire  1 N% IBusCachedPlugin_iBusRsp_stages_2_input_ready $end
    $var wire  1 Q% IBusCachedPlugin_iBusRsp_stages_2_input_valid $end
    $var wire 32 A$ IBusCachedPlugin_iBusRsp_stages_2_output_payload [31:0] $end
    $var wire  1 S% IBusCachedPlugin_iBusRsp_stages_2_output_ready $end
    $var wire  1 R% IBusCachedPlugin_iBusRsp_stages_2_output_valid $end
    $var wire  1 i$ IBusCachedPlugin_incomingInstruction $end
    $var wire  1 Y% IBusCachedPlugin_injector_nextPcCalc_valids_0 $end
    $var wire  1 m$ IBusCachedPlugin_injector_nextPcCalc_valids_1 $end
    $var wire  1 n$ IBusCachedPlugin_injector_nextPcCalc_valids_2 $end
    $var wire  1 o$ IBusCachedPlugin_injector_nextPcCalc_valids_3 $end
    $var wire  1 p$ IBusCachedPlugin_injector_nextPcCalc_valids_4 $end
    $var wire  3 y' IBusCachedPlugin_injector_port_state [2:0] $end
    $var wire 32 >% IBusCachedPlugin_jump_pcLoad_payload [31:0] $end
    $var wire  1 =% IBusCachedPlugin_jump_pcLoad_valid $end
    $var wire  1 T* IBusCachedPlugin_mmuBus_busy $end
    $var wire  1 T* IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation $end
    $var wire  1 [" IBusCachedPlugin_mmuBus_cmd_0_isStuck $end
    $var wire  1 Z" IBusCachedPlugin_mmuBus_cmd_0_isValid $end
    $var wire 32 #* IBusCachedPlugin_mmuBus_cmd_0_virtualAddress [31:0] $end
    $var wire  1 t$ IBusCachedPlugin_mmuBus_end $end
    $var wire  1 R* IBusCachedPlugin_mmuBus_rsp_allowExecute $end
    $var wire  1 R* IBusCachedPlugin_mmuBus_rsp_allowRead $end
    $var wire  1 R* IBusCachedPlugin_mmuBus_rsp_allowWrite $end
    $var wire  1 g* IBusCachedPlugin_mmuBus_rsp_bypassTranslation $end
    $var wire  1 T* IBusCachedPlugin_mmuBus_rsp_exception $end
    $var wire  1 (* IBusCachedPlugin_mmuBus_rsp_isIoAccess $end
    $var wire  1 T* IBusCachedPlugin_mmuBus_rsp_isPaging $end
    $var wire 32 #* IBusCachedPlugin_mmuBus_rsp_physicalAddress [31:0] $end
    $var wire  1 T* IBusCachedPlugin_mmuBus_rsp_refilling $end
    $var wire  1 m$ IBusCachedPlugin_pcValids_0 $end
    $var wire  1 n$ IBusCachedPlugin_pcValids_1 $end
    $var wire  1 o$ IBusCachedPlugin_pcValids_2 $end
    $var wire  1 p$ IBusCachedPlugin_pcValids_3 $end
    $var wire 32 k$ IBusCachedPlugin_predictionJumpInterface_payload [31:0] $end
    $var wire  1 j$ IBusCachedPlugin_predictionJumpInterface_valid $end
    $var wire 32 `% IBusCachedPlugin_rspCounter [31:0] $end
    $var wire  1 T* IBusCachedPlugin_rsp_iBusRspOutputHalt $end
    $var wire  1 T* IBusCachedPlugin_rsp_issueDetected $end
    $var wire  1 ?$ IBusCachedPlugin_rsp_issueDetected_1 $end
    $var wire  1 >$ IBusCachedPlugin_rsp_issueDetected_2 $end
    $var wire  1 =$ IBusCachedPlugin_rsp_issueDetected_3 $end
    $var wire  1 <$ IBusCachedPlugin_rsp_issueDetected_4 $end
    $var wire  1 c% IBusCachedPlugin_rsp_redoFetch $end
    $var wire  1 T* IBusCachedPlugin_s0_tightlyCoupledHit $end
    $var wire  1 a% IBusCachedPlugin_s1_tightlyCoupledHit $end
    $var wire  1 b% IBusCachedPlugin_s2_tightlyCoupledHit $end
    $var wire 32 1* RegFilePlugin_regFile(0) [31:0] $end
    $var wire 32 2* RegFilePlugin_regFile(1) [31:0] $end
    $var wire 32 ;* RegFilePlugin_regFile(10) [31:0] $end
    $var wire 32 <* RegFilePlugin_regFile(11) [31:0] $end
    $var wire 32 =* RegFilePlugin_regFile(12) [31:0] $end
    $var wire 32 >* RegFilePlugin_regFile(13) [31:0] $end
    $var wire 32 ?* RegFilePlugin_regFile(14) [31:0] $end
    $var wire 32 @* RegFilePlugin_regFile(15) [31:0] $end
    $var wire 32 A* RegFilePlugin_regFile(16) [31:0] $end
    $var wire 32 B* RegFilePlugin_regFile(17) [31:0] $end
    $var wire 32 C* RegFilePlugin_regFile(18) [31:0] $end
    $var wire 32 D* RegFilePlugin_regFile(19) [31:0] $end
    $var wire 32 3* RegFilePlugin_regFile(2) [31:0] $end
    $var wire 32 E* RegFilePlugin_regFile(20) [31:0] $end
    $var wire 32 F* RegFilePlugin_regFile(21) [31:0] $end
    $var wire 32 G* RegFilePlugin_regFile(22) [31:0] $end
    $var wire 32 H* RegFilePlugin_regFile(23) [31:0] $end
    $var wire 32 I* RegFilePlugin_regFile(24) [31:0] $end
    $var wire 32 J* RegFilePlugin_regFile(25) [31:0] $end
    $var wire 32 K* RegFilePlugin_regFile(26) [31:0] $end
    $var wire 32 L* RegFilePlugin_regFile(27) [31:0] $end
    $var wire 32 M* RegFilePlugin_regFile(28) [31:0] $end
    $var wire 32 N* RegFilePlugin_regFile(29) [31:0] $end
    $var wire 32 4* RegFilePlugin_regFile(3) [31:0] $end
    $var wire 32 O* RegFilePlugin_regFile(30) [31:0] $end
    $var wire 32 P* RegFilePlugin_regFile(31) [31:0] $end
    $var wire 32 5* RegFilePlugin_regFile(4) [31:0] $end
    $var wire 32 6* RegFilePlugin_regFile(5) [31:0] $end
    $var wire 32 7* RegFilePlugin_regFile(6) [31:0] $end
    $var wire 32 8* RegFilePlugin_regFile(7) [31:0] $end
    $var wire 32 9* RegFilePlugin_regFile(8) [31:0] $end
    $var wire 32 :* RegFilePlugin_regFile(9) [31:0] $end
    $var wire  2 S* ShiftCtrlEnum_DISABLE_1 [1:0] $end
    $var wire  2 W* ShiftCtrlEnum_SLL_1 [1:0] $end
    $var wire  2 Y* ShiftCtrlEnum_SRA_1 [1:0] $end
    $var wire  2 X* ShiftCtrlEnum_SRL_1 [1:0] $end
    $var wire  2 W* Src1CtrlEnum_IMU [1:0] $end
    $var wire  2 X* Src1CtrlEnum_PC_INCREMENT [1:0] $end
    $var wire  2 S* Src1CtrlEnum_RS [1:0] $end
    $var wire  2 Y* Src1CtrlEnum_URS1 [1:0] $end
    $var wire  2 W* Src2CtrlEnum_IMI [1:0] $end
    $var wire  2 X* Src2CtrlEnum_IMS [1:0] $end
    $var wire  2 Y* Src2CtrlEnum_PC [1:0] $end
    $var wire  2 S* Src2CtrlEnum_RS [1:0] $end
    $var wire  1 |) clk $end
    $var wire  1 ,% contextSwitching $end
    $var wire  1 y dBusWishbone_ACK $end
    $var wire 30 z dBusWishbone_ADR [29:0] $end
    $var wire  2 S* dBusWishbone_BTE [1:0] $end
    $var wire  3 { dBusWishbone_CTI [2:0] $end
    $var wire  1 | dBusWishbone_CYC $end
    $var wire 32 } dBusWishbone_DAT_MISO [31:0] $end
    $var wire 32 |$ dBusWishbone_DAT_MISO_regNext [31:0] $end
    $var wire 32 ~ dBusWishbone_DAT_MOSI [31:0] $end
    $var wire  1 "" dBusWishbone_ERR $end
    $var wire  4 !! dBusWishbone_SEL [3:0] $end
    $var wire  1 | dBusWishbone_STB $end
    $var wire  1 "! dBusWishbone_WE $end
    $var wire 32 w$ dBus_cmd_payload_address [31:0] $end
    $var wire 32 ~ dBus_cmd_payload_data [31:0] $end
    $var wire  1 z$ dBus_cmd_payload_last $end
    $var wire  4 x$ dBus_cmd_payload_mask [3:0] $end
    $var wire  3 y$ dBus_cmd_payload_size [2:0] $end
    $var wire  1 v$ dBus_cmd_payload_uncached $end
    $var wire  1 "! dBus_cmd_payload_wr $end
    $var wire  1 u$ dBus_cmd_ready $end
    $var wire  1 | dBus_cmd_valid $end
    $var wire 32 |$ dBus_rsp_payload_data [31:0] $end
    $var wire  1 T* dBus_rsp_payload_error $end
    $var wire  1 h* dBus_rsp_payload_last $end
    $var wire  1 {$ dBus_rsp_valid $end
    $var wire 32 `" dataCache_1_io_cpu_execute_address [31:0] $end
    $var wire  1 t" dataCache_1_io_cpu_execute_haltIt $end
    $var wire  1 _" dataCache_1_io_cpu_execute_isValid $end
    $var wire  1 u" dataCache_1_io_cpu_execute_refilling $end
    $var wire  7 i" dataCache_1_io_cpu_flush_payload_lineId [6:0] $end
    $var wire  1 h" dataCache_1_io_cpu_flush_payload_singleLine $end
    $var wire  1 }" dataCache_1_io_cpu_flush_ready $end
    $var wire  1 g" dataCache_1_io_cpu_flush_valid $end
    $var wire 32 b" dataCache_1_io_cpu_memory_address [31:0] $end
    $var wire  1 a" dataCache_1_io_cpu_memory_isValid $end
    $var wire  1 v" dataCache_1_io_cpu_memory_isWrite $end
    $var wire  1 c" dataCache_1_io_cpu_memory_mmuRsp_isIoAccess $end
    $var wire  1 ~" dataCache_1_io_cpu_redo $end
    $var wire  1 {" dataCache_1_io_cpu_writeBack_accessError $end
    $var wire 32 f" dataCache_1_io_cpu_writeBack_address [31:0] $end
    $var wire 32 x" dataCache_1_io_cpu_writeBack_data [31:0] $end
    $var wire  1 e* dataCache_1_io_cpu_writeBack_exclusiveOk $end
    $var wire  4 c* dataCache_1_io_cpu_writeBack_fence_FM [3:0] $end
    $var wire  1 b* dataCache_1_io_cpu_writeBack_fence_PI $end
    $var wire  1 a* dataCache_1_io_cpu_writeBack_fence_PO $end
    $var wire  1 `* dataCache_1_io_cpu_writeBack_fence_PR $end
    $var wire  1 _* dataCache_1_io_cpu_writeBack_fence_PW $end
    $var wire  1 ^* dataCache_1_io_cpu_writeBack_fence_SI $end
    $var wire  1 ]* dataCache_1_io_cpu_writeBack_fence_SO $end
    $var wire  1 \* dataCache_1_io_cpu_writeBack_fence_SR $end
    $var wire  1 [* dataCache_1_io_cpu_writeBack_fence_SW $end
    $var wire  1 w" dataCache_1_io_cpu_writeBack_haltIt $end
    $var wire  1 ]" dataCache_1_io_cpu_writeBack_isUser $end
    $var wire  1 d" dataCache_1_io_cpu_writeBack_isValid $end
    $var wire  1 |" dataCache_1_io_cpu_writeBack_isWrite $end
    $var wire  1 T* dataCache_1_io_cpu_writeBack_keepMemRspData $end
    $var wire  1 y" dataCache_1_io_cpu_writeBack_mmuException $end
    $var wire 32 e" dataCache_1_io_cpu_writeBack_storeData [31:0] $end
    $var wire  1 z" dataCache_1_io_cpu_writeBack_unalignedAccess $end
    $var wire  1 f* dataCache_1_io_cpu_writesPending $end
    $var wire 32 $# dataCache_1_io_mem_cmd_payload_address [31:0] $end
    $var wire 32 e" dataCache_1_io_mem_cmd_payload_data [31:0] $end
    $var wire  1 R* dataCache_1_io_mem_cmd_payload_last $end
    $var wire  4 %# dataCache_1_io_mem_cmd_payload_mask [3:0] $end
    $var wire  3 &# dataCache_1_io_mem_cmd_payload_size [2:0] $end
    $var wire  1 ## dataCache_1_io_mem_cmd_payload_uncached $end
    $var wire  1 "# dataCache_1_io_mem_cmd_payload_wr $end
    $var wire  1 !# dataCache_1_io_mem_cmd_valid $end
    $var wire  1 W" debugReset $end
    $var wire  8 '" debug_bus_cmd_payload_address [7:0] $end
    $var wire 32 (" debug_bus_cmd_payload_data [31:0] $end
    $var wire  1 )" debug_bus_cmd_payload_wr $end
    $var wire  1 ," debug_bus_cmd_ready $end
    $var wire  1 *" debug_bus_cmd_valid $end
    $var wire 32 ." debug_bus_rsp_data [31:0] $end
    $var wire  1 -" debug_resetOut $end
    $var wire 32 o" decodeExceptionPort_payload_badAddr [31:0] $end
    $var wire  4 j* decodeExceptionPort_payload_code [3:0] $end
    $var wire  1 $% decodeExceptionPort_valid $end
    $var wire  2 F# decode_ALU_BITWISE_CTRL [1:0] $end
    $var wire 40 2( decode_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire  2 O# decode_ALU_CTRL [1:0] $end
    $var wire 64 5( decode_ALU_CTRL_string [63:0] $end
    $var wire  2 @$ decode_BRANCH_CTRL [1:0] $end
    $var wire 32 O( decode_BRANCH_CTRL_string [31:0] $end
    $var wire  1 M# decode_BYPASSABLE_EXECUTE_STAGE $end
    $var wire  1 L# decode_BYPASSABLE_MEMORY_STAGE $end
    $var wire  1 9# decode_CSR_READ_OPCODE $end
    $var wire  1 :# decode_CSR_WRITE_OPCODE $end
    $var wire  1 8# decode_DO_EBREAK $end
    $var wire  2 C# decode_ENV_CTRL [1:0] $end
    $var wire 40 -( decode_ENV_CTRL_string [39:0] $end
    $var wire  1 ;$ decode_FLUSH_ALL $end
    $var wire 32 T# decode_FORMAL_PC_NEXT [31:0] $end
    $var wire 32 o" decode_INSTRUCTION [31:0] $end
    $var wire 32 -$ decode_INSTRUCTION_ANTICIPATED [31:0] $end
    $var wire  1 D# decode_IS_CSR $end
    $var wire  1 ?# decode_IS_DIV $end
    $var wire  1 W# decode_IS_EBREAK $end
    $var wire  1 B# decode_IS_MUL $end
    $var wire  1 ># decode_IS_RS1_SIGNED $end
    $var wire  1 =# decode_IS_RS2_SIGNED $end
    $var wire  1 /$ decode_LEGAL_INSTRUCTION $end
    $var wire  1 :$ decode_MEMORY_ENABLE $end
    $var wire  1 T* decode_MEMORY_FORCE_CONSTISTENCY $end
    $var wire  1 H# decode_MEMORY_MANAGMENT $end
    $var wire  1 J# decode_MEMORY_WR $end
    $var wire 32 A$ decode_PC [31:0] $end
    $var wire  1 ;# decode_PREDICTION_HAD_BRANCHED2 $end
    $var wire  1 .$ decode_REGFILE_WRITE_VALID $end
    $var wire 32 {# decode_RS1 [31:0] $end
    $var wire  1 s# decode_RS1_USE $end
    $var wire 32 z# decode_RS2 [31:0] $end
    $var wire  1 r# decode_RS2_USE $end
    $var wire  5 -& decode_RegFilePlugin_regFileReadAddress1 [4:0] $end
    $var wire  5 .& decode_RegFilePlugin_regFileReadAddress2 [4:0] $end
    $var wire 32 /& decode_RegFilePlugin_rs1Data [31:0] $end
    $var wire 32 0& decode_RegFilePlugin_rs2Data [31:0] $end
    $var wire  2 E# decode_SHIFT_CTRL [1:0] $end
    $var wire 72 /( decode_SHIFT_CTRL_string [71:0] $end
    $var wire  2 P# decode_SRC1_CTRL [1:0] $end
    $var wire 96 7( decode_SRC1_CTRL_string [95:0] $end
    $var wire  2 N# decode_SRC2_CTRL [1:0] $end
    $var wire 24 4( decode_SRC2_CTRL_string [23:0] $end
    $var wire  1 <# decode_SRC2_FORCE_ZERO $end
    $var wire  1 '$ decode_SRC_ADD_ZERO $end
    $var wire  1 G# decode_SRC_LESS_UNSIGNED $end
    $var wire  1 &$ decode_SRC_USE_SUB_LESS $end
    $var wire  1 T* decode_arbitration_flushIt $end
    $var wire  1 G$ decode_arbitration_flushNext $end
    $var wire  1 E$ decode_arbitration_haltByOther $end
    $var wire  1 D$ decode_arbitration_haltItself $end
    $var wire  1 M$ decode_arbitration_isFiring $end
    $var wire  1 K$ decode_arbitration_isFlushed $end
    $var wire  1 L$ decode_arbitration_isMoving $end
    $var wire  1 I$ decode_arbitration_isStuck $end
    $var wire  1 J$ decode_arbitration_isStuckByOthers $end
    $var wire  1 H$ decode_arbitration_isValid $end
    $var wire  1 F$ decode_arbitration_removeIt $end
    $var wire  2 ,$ decode_to_execute_ALU_BITWISE_CTRL [1:0] $end
    $var wire 40 M( decode_to_execute_ALU_BITWISE_CTRL_string [39:0] $end
    $var wire  2 )$ decode_to_execute_ALU_CTRL [1:0] $end
    $var wire 64 K( decode_to_execute_ALU_CTRL_string [63:0] $end
    $var wire  2 q# decode_to_execute_BRANCH_CTRL [1:0] $end
    $var wire 32 @( decode_to_execute_BRANCH_CTRL_string [31:0] $end
    $var wire  1 u# decode_to_execute_BYPASSABLE_EXECUTE_STAGE $end
    $var wire  1 K# decode_to_execute_BYPASSABLE_MEMORY_STAGE $end
    $var wire  1 f# decode_to_execute_CSR_READ_OPCODE $end
    $var wire  1 g# decode_to_execute_CSR_WRITE_OPCODE $end
    $var wire  1 V# decode_to_execute_DO_EBREAK $end
    $var wire  2 j# decode_to_execute_ENV_CTRL [1:0] $end
    $var wire 40 <( decode_to_execute_ENV_CTRL_string [39:0] $end
    $var wire 32 S# decode_to_execu