-makelib ies/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies/xpm \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/microblaze_v10_0_1 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/18bd/hdl/microblaze_v10_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_microblaze_0_0/sim/design1_microblaze_0_0.vhd" \
-endlib
-makelib ies/lmb_v10_v3_0_9 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_dlmb_v10_0/sim/design1_dlmb_v10_0.vhd" \
  "../../../bd/design1/ip/design1_ilmb_v10_0/sim/design1_ilmb_v10_0.vhd" \
-endlib
-makelib ies/lmb_bram_if_cntlr_v4_0_10 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_dlmb_bram_if_cntlr_0/sim/design1_dlmb_bram_if_cntlr_0.vhd" \
  "../../../bd/design1/ip/design1_ilmb_bram_if_cntlr_0/sim/design1_ilmb_bram_if_cntlr_0.vhd" \
-endlib
-makelib ies/blk_mem_gen_v8_3_5 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/6273/simulation/blk_mem_gen_v8_3.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_lmb_bram_0/sim/design1_lmb_bram_0.v" \
-endlib
-makelib ies/axi_lite_ipif_v3_0_4 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies/mdm_v3_2_8 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/71de/hdl/mdm_v3_2_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_mdm_1_0/sim/design1_mdm_1_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0_clk_wiz.v" \
  "../../../bd/design1/ip/design1_clk_wiz_1_0/design1_clk_wiz_1_0.v" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies/proc_sys_reset_v5_0_10 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_rst_clk_wiz_1_100M_0/sim/design1_rst_clk_wiz_1_100M_0.vhd" \
-endlib
-makelib ies/interrupt_control_v3_1_4 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd" \
-endlib
-makelib ies/axi_gpio_v2_0_13 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/4f16/hdl/axi_gpio_v2_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_axi_gpio_0_0/sim/design1_axi_gpio_0_0.vhd" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_11 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/564d/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib ies/axi_data_fifo_v2_1_10 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_crossbar_v2_1_12 \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_xbar_0/sim/design1_xbar_0.v" \
  "../../../bd/design1/ip/design1_blk_mem_gen_0_0/sim/design1_blk_mem_gen_0_0.v" \
  "../../../bd/design1/ipshared/c49f/xlslice.v" \
  "../../../bd/design1/ip/design1_xlslice_0_0/sim/design1_xlslice_0_0.v" \
  "../../../bd/design1/ip/design1_xlslice_1_0/sim/design1_xlslice_1_0.v" \
  "../../../bd/design1/ip/design1_xlslice_1_1/sim/design1_xlslice_1_1.v" \
  "../../../bd/design1/ip/design1_xlslice_1_2/sim/design1_xlslice_1_2.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ipshared/5383/sources_1/imports/Downloads/ClockDivider.vhd" \
  "../../../bd/design1/ip/design1_ClockDivider_0_0/sim/design1_ClockDivider_0_0.vhd" \
  "../../../../projeto.srcs/sources_1/bd/design1/ipshared/cfdf/src/unroll_rom_last.vhd" \
  "../../../bd/design1/ip/design1_Unroll_ROM_last_0_0/sim/design1_Unroll_ROM_last_0_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_xlslice_3_0/sim/design1_xlslice_3_0.v" \
-endlib
-makelib ies/util_vector_logic_v2_0 \
  "../../../bd/design1/ipshared/1d19/hdl/util_vector_logic.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_util_vector_logic_0_0/sim/design1_util_vector_logic_0_0.vhd" \
  "../../../bd/design1/ipshared/1eec/segment_decoder.vhd" \
  "../../../bd/design1/ipshared/1eec/disp.vhd" \
  "../../../bd/design1/ip/design1_EightDispControl_0_0/sim/design1_EightDispControl_0_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_xlslice_6_0/sim/design1_xlslice_6_0.v" \
  "../../../bd/design1/ip/design1_xlslice_6_1/sim/design1_xlslice_6_1.v" \
  "../../../bd/design1/ip/design1_xlslice_6_2/sim/design1_xlslice_6_2.v" \
  "../../../bd/design1/ip/design1_xlslice_6_3/sim/design1_xlslice_6_3.v" \
  "../../../bd/design1/ip/design1_xlslice_6_4/sim/design1_xlslice_6_4.v" \
  "../../../bd/design1/ip/design1_xlslice_6_5/sim/design1_xlslice_6_5.v" \
  "../../../bd/design1/ip/design1_xlslice_6_6/sim/design1_xlslice_6_6.v" \
  "../../../bd/design1/ip/design1_xlslice_6_7/sim/design1_xlslice_6_7.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ipshared/67e3/src/Control_1.vhd" \
  "../../../bd/design1/ip/design1_Convert_10_8_to_8_10_FSM_0_0/sim/design1_Convert_10_8_to_8_10_FSM_0_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ip/design1_blk_mem_gen_0_1/sim/design1_blk_mem_gen_0_1.v" \
  "../../../bd/design1/ip/design1_xlslice_16_0/sim/design1_xlslice_16_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ipshared/2160/project_1.srcs/sources_1/new/Hamming_weight.vhd" \
  "../../../bd/design1/ip/design1_Hamming_weight_0_0/sim/design1_Hamming_weight_0_0.vhd" \
  "../../../bd/design1/ipshared/ae88/Monitor.vhd" \
  "../../../bd/design1/ipshared/ae88/Clock_divider.vhd" \
  "../../../bd/design1/ipshared/ae88/RAM.vhd" \
  "../../../bd/design1/ipshared/ae88/RGBMux.vhd" \
  "../../../bd/design1/ipshared/ae88/SymbolROM.vhdl" \
  "../../../bd/design1/ipshared/ae88/VGATileMatrix.vhd" \
  "../../../bd/design1/ipshared/ae88/VGASync.vhd" \
  "../../../bd/design1/ipshared/ae88/TopLevelVGA.vhd" \
  "../../../bd/design1/ip/design1_VGA_for_block_0_0/sim/design1_VGA_for_block_0_0.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design1/ipshared/2e37/xlconcat.v" \
  "../../../bd/design1/ip/design1_xlconcat_0_0/sim/design1_xlconcat_0_0.v" \
  "../../../bd/design1/ip/design1_xlslice_1_3/sim/design1_xlslice_1_3.v" \
  "../../../bd/design1/ip/design1_xlslice_1_4/sim/design1_xlslice_1_4.v" \
  "../../../bd/design1/ip/design1_xlslice_3_1/sim/design1_xlslice_3_1.v" \
  "../../../bd/design1/hdl/design1.v" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

