
Do_an_tot_nghiep_Motor_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a61c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  0800a730  0800a730  0000b730  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab88  0800ab88  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab88  0800ab88  0000bb88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab90  0800ab90  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab90  0800ab90  0000bb90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab94  0800ab94  0000bb94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ab98  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000540  200001d4  0800ad6c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000714  0800ad6c  0000c714  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db83  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002242  00000000  00000000  00019d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc0  00000000  00000000  0001bfc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ab2  00000000  00000000  0001cd88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001954d  00000000  00000000  0001d83a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000104e6  00000000  00000000  00036d87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ce3e  00000000  00000000  0004726d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  000d40ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f18  00000000  00000000  000d4134  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000d904c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a714 	.word	0x0800a714

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800a714 	.word	0x0800a714

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_d2lz>:
 8001150:	b538      	push	{r3, r4, r5, lr}
 8001152:	2200      	movs	r2, #0
 8001154:	2300      	movs	r3, #0
 8001156:	4604      	mov	r4, r0
 8001158:	460d      	mov	r5, r1
 800115a:	f7ff fc2f 	bl	80009bc <__aeabi_dcmplt>
 800115e:	b928      	cbnz	r0, 800116c <__aeabi_d2lz+0x1c>
 8001160:	4620      	mov	r0, r4
 8001162:	4629      	mov	r1, r5
 8001164:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001168:	f000 b80a 	b.w	8001180 <__aeabi_d2ulz>
 800116c:	4620      	mov	r0, r4
 800116e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001172:	f000 f805 	bl	8001180 <__aeabi_d2ulz>
 8001176:	4240      	negs	r0, r0
 8001178:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800117c:	bd38      	pop	{r3, r4, r5, pc}
 800117e:	bf00      	nop

08001180 <__aeabi_d2ulz>:
 8001180:	b5d0      	push	{r4, r6, r7, lr}
 8001182:	2200      	movs	r2, #0
 8001184:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <__aeabi_d2ulz+0x34>)
 8001186:	4606      	mov	r6, r0
 8001188:	460f      	mov	r7, r1
 800118a:	f7ff f9a5 	bl	80004d8 <__aeabi_dmul>
 800118e:	f7ff fc7b 	bl	8000a88 <__aeabi_d2uiz>
 8001192:	4604      	mov	r4, r0
 8001194:	f7ff f926 	bl	80003e4 <__aeabi_ui2d>
 8001198:	2200      	movs	r2, #0
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <__aeabi_d2ulz+0x38>)
 800119c:	f7ff f99c 	bl	80004d8 <__aeabi_dmul>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4630      	mov	r0, r6
 80011a6:	4639      	mov	r1, r7
 80011a8:	f7fe ffde 	bl	8000168 <__aeabi_dsub>
 80011ac:	f7ff fc6c 	bl	8000a88 <__aeabi_d2uiz>
 80011b0:	4621      	mov	r1, r4
 80011b2:	bdd0      	pop	{r4, r6, r7, pc}
 80011b4:	3df00000 	.word	0x3df00000
 80011b8:	41f00000 	.word	0x41f00000
 80011bc:	00000000 	.word	0x00000000

080011c0 <readEncoder>:
#include "Robot_control.h"
#include "PID.h"

//TIM2,TIM3,TIM4,TIM1
void readEncoder(TIM_HandleTypeDef *TIM,Motor_measurement_command_typedef *M,Encoder_sign_enum_typedef s)
{
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	4613      	mov	r3, r2
 80011cc:	71fb      	strb	r3, [r7, #7]
	M->current_cnt=__HAL_TIM_GET_COUNTER(TIM);
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d4:	461a      	mov	r2, r3
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	609a      	str	r2, [r3, #8]

	M->current_delta=s*((float)(M->current_cnt-M->previous_cnt));
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fd7c 	bl	8000cdc <__aeabi_i2f>
 80011e4:	4604      	mov	r4, r0
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	689a      	ldr	r2, [r3, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff fd73 	bl	8000cdc <__aeabi_i2f>
 80011f6:	4603      	mov	r3, r0
 80011f8:	4619      	mov	r1, r3
 80011fa:	4620      	mov	r0, r4
 80011fc:	f7ff fdc2 	bl	8000d84 <__aeabi_fmul>
 8001200:	4603      	mov	r3, r0
 8001202:	461a      	mov	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	60da      	str	r2, [r3, #12]

	if(M->current_delta<-60000)
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	493a      	ldr	r1, [pc, #232]	@ (80012f8 <readEncoder+0x138>)
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff ff56 	bl	80010c0 <__aeabi_fcmplt>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d00b      	beq.n	8001232 <readEncoder+0x72>
	{
		M->current_delta+=65536;
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fca6 	bl	8000b74 <__addsf3>
 8001228:	4603      	mov	r3, r0
 800122a:	461a      	mov	r2, r3
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	60da      	str	r2, [r3, #12]
 8001230:	e013      	b.n	800125a <readEncoder+0x9a>
	}
	else if(M->current_delta>60000)
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	68db      	ldr	r3, [r3, #12]
 8001236:	4931      	ldr	r1, [pc, #196]	@ (80012fc <readEncoder+0x13c>)
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff ff5f 	bl	80010fc <__aeabi_fcmpgt>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d00a      	beq.n	800125a <readEncoder+0x9a>
	{
		M->current_delta-=65536;;
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fc8f 	bl	8000b70 <__aeabi_fsub>
 8001252:	4603      	mov	r3, r0
 8001254:	461a      	mov	r2, r3
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	60da      	str	r2, [r3, #12]
	}

	M->rpm_measurement=(M->current_delta*60)/(PULSE_PER_ROUND*4*SAMPLE_TIME);
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	68db      	ldr	r3, [r3, #12]
 800125e:	4928      	ldr	r1, [pc, #160]	@ (8001300 <readEncoder+0x140>)
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff fd8f 	bl	8000d84 <__aeabi_fmul>
 8001266:	4603      	mov	r3, r0
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f8dd 	bl	8000428 <__aeabi_f2d>
 800126e:	a31e      	add	r3, pc, #120	@ (adr r3, 80012e8 <readEncoder+0x128>)
 8001270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001274:	f7ff fa5a 	bl	800072c <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4610      	mov	r0, r2
 800127e:	4619      	mov	r1, r3
 8001280:	f7ff fc22 	bl	8000ac8 <__aeabi_d2f>
 8001284:	4602      	mov	r2, r0
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	601a      	str	r2, [r3, #0]
	M->distance=((M->current_delta)/((float)PULSE_PER_ROUND*4))*2*WHEEL_RADIUS*PI;
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	491d      	ldr	r1, [pc, #116]	@ (8001304 <readEncoder+0x144>)
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff fe2b 	bl	8000eec <__aeabi_fdiv>
 8001296:	4603      	mov	r3, r0
 8001298:	4619      	mov	r1, r3
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff fc6a 	bl	8000b74 <__addsf3>
 80012a0:	4603      	mov	r3, r0
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f8c0 	bl	8000428 <__aeabi_f2d>
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	4b16      	ldr	r3, [pc, #88]	@ (8001308 <readEncoder+0x148>)
 80012ae:	f7ff f913 	bl	80004d8 <__aeabi_dmul>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4610      	mov	r0, r2
 80012b8:	4619      	mov	r1, r3
 80012ba:	a30d      	add	r3, pc, #52	@ (adr r3, 80012f0 <readEncoder+0x130>)
 80012bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c0:	f7ff f90a 	bl	80004d8 <__aeabi_dmul>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4610      	mov	r0, r2
 80012ca:	4619      	mov	r1, r3
 80012cc:	f7ff fbfc 	bl	8000ac8 <__aeabi_d2f>
 80012d0:	4602      	mov	r2, r0
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	619a      	str	r2, [r3, #24]
	M->previous_cnt=M->current_cnt;
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	689a      	ldr	r2, [r3, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	605a      	str	r2, [r3, #4]
}
 80012de:	bf00      	nop
 80012e0:	3714      	adds	r7, #20
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd90      	pop	{r4, r7, pc}
 80012e6:	bf00      	nop
 80012e8:	33333333 	.word	0x33333333
 80012ec:	406db333 	.word	0x406db333
 80012f0:	54524550 	.word	0x54524550
 80012f4:	400921fb 	.word	0x400921fb
 80012f8:	c76a6000 	.word	0xc76a6000
 80012fc:	476a6000 	.word	0x476a6000
 8001300:	42700000 	.word	0x42700000
 8001304:	4639a000 	.word	0x4639a000
 8001308:	40404000 	.word	0x40404000

0800130c <motorControl1>:

void motorControl1(Motor_measurement_command_typedef *M,float rpm,Motor_direction_enum_typedef d)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	60b9      	str	r1, [r7, #8]
 8001316:	4613      	mov	r3, r2
 8001318:	71fb      	strb	r3, [r7, #7]
	if(d==CONTROL_NORMAL)
 800131a:	79fb      	ldrb	r3, [r7, #7]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d103      	bne.n	8001328 <motorControl1+0x1c>
		M->current_command_rpm=rpm;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	615a      	str	r2, [r3, #20]
 8001326:	e007      	b.n	8001338 <motorControl1+0x2c>
	else if(d==CONTROL_INVERT)
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d104      	bne.n	8001338 <motorControl1+0x2c>
		M->current_command_rpm=-rpm;
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	615a      	str	r2, [r3, #20]
	if((M->current_command_rpm>0)&&(M->previous_command_rpm>=0))
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	f04f 0100 	mov.w	r1, #0
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fedb 	bl	80010fc <__aeabi_fcmpgt>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d028      	beq.n	800139e <motorControl1+0x92>
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	691b      	ldr	r3, [r3, #16]
 8001350:	f04f 0100 	mov.w	r1, #0
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff fec7 	bl	80010e8 <__aeabi_fcmpge>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d01e      	beq.n	800139e <motorControl1+0x92>
	{
		htim1.Instance->CCR1=(uint16_t)(M->current_command_rpm/MAX_RPM*MAX_CCR_VALUE);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	496d      	ldr	r1, [pc, #436]	@ (800151c <motorControl1+0x210>)
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fdc0 	bl	8000eec <__aeabi_fdiv>
 800136c:	4603      	mov	r3, r0
 800136e:	496c      	ldr	r1, [pc, #432]	@ (8001520 <motorControl1+0x214>)
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fd07 	bl	8000d84 <__aeabi_fmul>
 8001376:	4603      	mov	r3, r0
 8001378:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fbf7 	bl	8000b70 <__aeabi_fsub>
 8001382:	4603      	mov	r3, r0
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fec3 	bl	8001110 <__aeabi_f2uiz>
 800138a:	4603      	mov	r3, r0
 800138c:	b29a      	uxth	r2, r3
 800138e:	4b65      	ldr	r3, [pc, #404]	@ (8001524 <motorControl1+0x218>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	635a      	str	r2, [r3, #52]	@ 0x34
		htim1.Instance->CCR2=0;
 8001394:	4b63      	ldr	r3, [pc, #396]	@ (8001524 <motorControl1+0x218>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2200      	movs	r2, #0
 800139a:	639a      	str	r2, [r3, #56]	@ 0x38
 800139c:	e0b6      	b.n	800150c <motorControl1+0x200>
	}
	else if((M->current_command_rpm<0)&&(M->previous_command_rpm>0))
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	695b      	ldr	r3, [r3, #20]
 80013a2:	f04f 0100 	mov.w	r1, #0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff fe8a 	bl	80010c0 <__aeabi_fcmplt>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d02e      	beq.n	8001410 <motorControl1+0x104>
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	f04f 0100 	mov.w	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fe9e 	bl	80010fc <__aeabi_fcmpgt>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d024      	beq.n	8001410 <motorControl1+0x104>
	{
		htim1.Instance->CCR1=0;
 80013c6:	4b57      	ldr	r3, [pc, #348]	@ (8001524 <motorControl1+0x218>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2200      	movs	r2, #0
 80013cc:	635a      	str	r2, [r3, #52]	@ 0x34
		htim1.Instance->CCR2=0;
 80013ce:	4b55      	ldr	r3, [pc, #340]	@ (8001524 <motorControl1+0x218>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2200      	movs	r2, #0
 80013d4:	639a      	str	r2, [r3, #56]	@ 0x38
		htim1.Instance->CCR2=(uint16_t)(-M->current_command_rpm/MAX_RPM*MAX_CCR_VALUE);
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80013de:	494f      	ldr	r1, [pc, #316]	@ (800151c <motorControl1+0x210>)
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fd83 	bl	8000eec <__aeabi_fdiv>
 80013e6:	4603      	mov	r3, r0
 80013e8:	494d      	ldr	r1, [pc, #308]	@ (8001520 <motorControl1+0x214>)
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff fcca 	bl	8000d84 <__aeabi_fmul>
 80013f0:	4603      	mov	r3, r0
 80013f2:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fbba 	bl	8000b70 <__aeabi_fsub>
 80013fc:	4603      	mov	r3, r0
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fe86 	bl	8001110 <__aeabi_f2uiz>
 8001404:	4603      	mov	r3, r0
 8001406:	b29a      	uxth	r2, r3
 8001408:	4b46      	ldr	r3, [pc, #280]	@ (8001524 <motorControl1+0x218>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	639a      	str	r2, [r3, #56]	@ 0x38
 800140e:	e07d      	b.n	800150c <motorControl1+0x200>
	}
	else if((M->current_command_rpm>0)&&(M->previous_command_rpm<0))
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	695b      	ldr	r3, [r3, #20]
 8001414:	f04f 0100 	mov.w	r1, #0
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fe6f 	bl	80010fc <__aeabi_fcmpgt>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d02c      	beq.n	800147e <motorControl1+0x172>
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	691b      	ldr	r3, [r3, #16]
 8001428:	f04f 0100 	mov.w	r1, #0
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fe47 	bl	80010c0 <__aeabi_fcmplt>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d022      	beq.n	800147e <motorControl1+0x172>
	{
		htim1.Instance->CCR1=0;
 8001438:	4b3a      	ldr	r3, [pc, #232]	@ (8001524 <motorControl1+0x218>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2200      	movs	r2, #0
 800143e:	635a      	str	r2, [r3, #52]	@ 0x34
		htim1.Instance->CCR2=0;
 8001440:	4b38      	ldr	r3, [pc, #224]	@ (8001524 <motorControl1+0x218>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2200      	movs	r2, #0
 8001446:	639a      	str	r2, [r3, #56]	@ 0x38
		htim1.Instance->CCR1=(uint16_t)(M->current_command_rpm/MAX_RPM*MAX_CCR_VALUE);
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	695b      	ldr	r3, [r3, #20]
 800144c:	4933      	ldr	r1, [pc, #204]	@ (800151c <motorControl1+0x210>)
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff fd4c 	bl	8000eec <__aeabi_fdiv>
 8001454:	4603      	mov	r3, r0
 8001456:	4932      	ldr	r1, [pc, #200]	@ (8001520 <motorControl1+0x214>)
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff fc93 	bl	8000d84 <__aeabi_fmul>
 800145e:	4603      	mov	r3, r0
 8001460:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff fb83 	bl	8000b70 <__aeabi_fsub>
 800146a:	4603      	mov	r3, r0
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff fe4f 	bl	8001110 <__aeabi_f2uiz>
 8001472:	4603      	mov	r3, r0
 8001474:	b29a      	uxth	r2, r3
 8001476:	4b2b      	ldr	r3, [pc, #172]	@ (8001524 <motorControl1+0x218>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	635a      	str	r2, [r3, #52]	@ 0x34
 800147c:	e046      	b.n	800150c <motorControl1+0x200>

	}
	else if((M->current_command_rpm<0)&&(M->previous_command_rpm<=0))
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	f04f 0100 	mov.w	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff fe1a 	bl	80010c0 <__aeabi_fcmplt>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d02a      	beq.n	80014e8 <motorControl1+0x1dc>
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	f04f 0100 	mov.w	r1, #0
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff fe1a 	bl	80010d4 <__aeabi_fcmple>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d020      	beq.n	80014e8 <motorControl1+0x1dc>
	{
		htim1.Instance->CCR1=0;
 80014a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <motorControl1+0x218>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2200      	movs	r2, #0
 80014ac:	635a      	str	r2, [r3, #52]	@ 0x34
		htim1.Instance->CCR2=(uint16_t)(-M->current_command_rpm/MAX_RPM*MAX_CCR_VALUE);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80014b6:	4919      	ldr	r1, [pc, #100]	@ (800151c <motorControl1+0x210>)
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fd17 	bl	8000eec <__aeabi_fdiv>
 80014be:	4603      	mov	r3, r0
 80014c0:	4917      	ldr	r1, [pc, #92]	@ (8001520 <motorControl1+0x214>)
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff fc5e 	bl	8000d84 <__aeabi_fmul>
 80014c8:	4603      	mov	r3, r0
 80014ca:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff fb4e 	bl	8000b70 <__aeabi_fsub>
 80014d4:	4603      	mov	r3, r0
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff fe1a 	bl	8001110 <__aeabi_f2uiz>
 80014dc:	4603      	mov	r3, r0
 80014de:	b29a      	uxth	r2, r3
 80014e0:	4b10      	ldr	r3, [pc, #64]	@ (8001524 <motorControl1+0x218>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	639a      	str	r2, [r3, #56]	@ 0x38
 80014e6:	e011      	b.n	800150c <motorControl1+0x200>

	}
	else if(M->current_command_rpm==0)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	695b      	ldr	r3, [r3, #20]
 80014ec:	f04f 0100 	mov.w	r1, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff fddb 	bl	80010ac <__aeabi_fcmpeq>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d007      	beq.n	800150c <motorControl1+0x200>
	{
		htim1.Instance->CCR1=0;
 80014fc:	4b09      	ldr	r3, [pc, #36]	@ (8001524 <motorControl1+0x218>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2200      	movs	r2, #0
 8001502:	635a      	str	r2, [r3, #52]	@ 0x34
		htim1.Instance->CCR2=0;
 8001504:	4b07      	ldr	r3, [pc, #28]	@ (8001524 <motorControl1+0x218>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2200      	movs	r2, #0
 800150a:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	M->previous_command_rpm=M->current_command_rpm;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	695a      	ldr	r2, [r3, #20]
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	611a      	str	r2, [r3, #16]
}
 8001514:	bf00      	nop
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	42140000 	.word	0x42140000
 8001520:	447a0000 	.word	0x447a0000
 8001524:	20000300 	.word	0x20000300

08001528 <motorControl2>:

void motorControl2(Motor_measurement_command_typedef *M,float rpm,Motor_direction_enum_typedef d)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	60f8      	str	r0, [r7, #12]
 8001530:	60b9      	str	r1, [r7, #8]
 8001532:	4613      	mov	r3, r2
 8001534:	71fb      	strb	r3, [r7, #7]
	if(d==CONTROL_NORMAL)
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d103      	bne.n	8001544 <motorControl2+0x1c>
		M->current_command_rpm=rpm;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	68ba      	ldr	r2, [r7, #8]
 8001540:	615a      	str	r2, [r3, #20]
 8001542:	e007      	b.n	8001554 <motorControl2+0x2c>
	else if(d==CONTROL_INVERT)
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d104      	bne.n	8001554 <motorControl2+0x2c>
		M->current_command_rpm=-rpm;
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	615a      	str	r2, [r3, #20]
	if((M->current_command_rpm>0)&&(M->previous_command_rpm>=0))
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	f04f 0100 	mov.w	r1, #0
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fdcd 	bl	80010fc <__aeabi_fcmpgt>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d028      	beq.n	80015ba <motorControl2+0x92>
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	f04f 0100 	mov.w	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fdb9 	bl	80010e8 <__aeabi_fcmpge>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d01e      	beq.n	80015ba <motorControl2+0x92>
	{
		htim1.Instance->CCR3=(uint16_t)(M->current_command_rpm/MAX_RPM*MAX_CCR_VALUE);
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	695b      	ldr	r3, [r3, #20]
 8001580:	496d      	ldr	r1, [pc, #436]	@ (8001738 <motorControl2+0x210>)
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fcb2 	bl	8000eec <__aeabi_fdiv>
 8001588:	4603      	mov	r3, r0
 800158a:	496c      	ldr	r1, [pc, #432]	@ (800173c <motorControl2+0x214>)
 800158c:	4618      	mov	r0, r3
 800158e:	f7ff fbf9 	bl	8000d84 <__aeabi_fmul>
 8001592:	4603      	mov	r3, r0
 8001594:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff fae9 	bl	8000b70 <__aeabi_fsub>
 800159e:	4603      	mov	r3, r0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fdb5 	bl	8001110 <__aeabi_f2uiz>
 80015a6:	4603      	mov	r3, r0
 80015a8:	b29a      	uxth	r2, r3
 80015aa:	4b65      	ldr	r3, [pc, #404]	@ (8001740 <motorControl2+0x218>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	63da      	str	r2, [r3, #60]	@ 0x3c
		htim1.Instance->CCR4=0;
 80015b0:	4b63      	ldr	r3, [pc, #396]	@ (8001740 <motorControl2+0x218>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2200      	movs	r2, #0
 80015b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80015b8:	e0b6      	b.n	8001728 <motorControl2+0x200>
	}
	else if((M->current_command_rpm<0)&&(M->previous_command_rpm>0))
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	f04f 0100 	mov.w	r1, #0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff fd7c 	bl	80010c0 <__aeabi_fcmplt>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d02e      	beq.n	800162c <motorControl2+0x104>
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	691b      	ldr	r3, [r3, #16]
 80015d2:	f04f 0100 	mov.w	r1, #0
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fd90 	bl	80010fc <__aeabi_fcmpgt>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d024      	beq.n	800162c <motorControl2+0x104>
	{
		htim1.Instance->CCR3=0;
 80015e2:	4b57      	ldr	r3, [pc, #348]	@ (8001740 <motorControl2+0x218>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2200      	movs	r2, #0
 80015e8:	63da      	str	r2, [r3, #60]	@ 0x3c
		htim1.Instance->CCR4=0;
 80015ea:	4b55      	ldr	r3, [pc, #340]	@ (8001740 <motorControl2+0x218>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	641a      	str	r2, [r3, #64]	@ 0x40
		htim1.Instance->CCR4=(uint16_t)(-M->current_command_rpm/MAX_RPM*MAX_CCR_VALUE);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	695b      	ldr	r3, [r3, #20]
 80015f6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80015fa:	494f      	ldr	r1, [pc, #316]	@ (8001738 <motorControl2+0x210>)
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff fc75 	bl	8000eec <__aeabi_fdiv>
 8001602:	4603      	mov	r3, r0
 8001604:	494d      	ldr	r1, [pc, #308]	@ (800173c <motorControl2+0x214>)
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff fbbc 	bl	8000d84 <__aeabi_fmul>
 800160c:	4603      	mov	r3, r0
 800160e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff faac 	bl	8000b70 <__aeabi_fsub>
 8001618:	4603      	mov	r3, r0
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fd78 	bl	8001110 <__aeabi_f2uiz>
 8001620:	4603      	mov	r3, r0
 8001622:	b29a      	uxth	r2, r3
 8001624:	4b46      	ldr	r3, [pc, #280]	@ (8001740 <motorControl2+0x218>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	641a      	str	r2, [r3, #64]	@ 0x40
 800162a:	e07d      	b.n	8001728 <motorControl2+0x200>
	}
	else if((M->current_command_rpm>0)&&(M->previous_command_rpm<0))
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	695b      	ldr	r3, [r3, #20]
 8001630:	f04f 0100 	mov.w	r1, #0
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff fd61 	bl	80010fc <__aeabi_fcmpgt>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d02c      	beq.n	800169a <motorControl2+0x172>
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	691b      	ldr	r3, [r3, #16]
 8001644:	f04f 0100 	mov.w	r1, #0
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff fd39 	bl	80010c0 <__aeabi_fcmplt>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d022      	beq.n	800169a <motorControl2+0x172>
	{
		htim1.Instance->CCR3=0;
 8001654:	4b3a      	ldr	r3, [pc, #232]	@ (8001740 <motorControl2+0x218>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2200      	movs	r2, #0
 800165a:	63da      	str	r2, [r3, #60]	@ 0x3c
		htim1.Instance->CCR4=0;
 800165c:	4b38      	ldr	r3, [pc, #224]	@ (8001740 <motorControl2+0x218>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2200      	movs	r2, #0
 8001662:	641a      	str	r2, [r3, #64]	@ 0x40
		htim1.Instance->CCR3=(uint16_t)(M->current_command_rpm/MAX_RPM*MAX_CCR_VALUE);
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	4933      	ldr	r1, [pc, #204]	@ (8001738 <motorControl2+0x210>)
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff fc3e 	bl	8000eec <__aeabi_fdiv>
 8001670:	4603      	mov	r3, r0
 8001672:	4932      	ldr	r1, [pc, #200]	@ (800173c <motorControl2+0x214>)
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fb85 	bl	8000d84 <__aeabi_fmul>
 800167a:	4603      	mov	r3, r0
 800167c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff fa75 	bl	8000b70 <__aeabi_fsub>
 8001686:	4603      	mov	r3, r0
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff fd41 	bl	8001110 <__aeabi_f2uiz>
 800168e:	4603      	mov	r3, r0
 8001690:	b29a      	uxth	r2, r3
 8001692:	4b2b      	ldr	r3, [pc, #172]	@ (8001740 <motorControl2+0x218>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001698:	e046      	b.n	8001728 <motorControl2+0x200>

	}
	else if((M->current_command_rpm<0)&&(M->previous_command_rpm<=0))
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	695b      	ldr	r3, [r3, #20]
 800169e:	f04f 0100 	mov.w	r1, #0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fd0c 	bl	80010c0 <__aeabi_fcmplt>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d02a      	beq.n	8001704 <motorControl2+0x1dc>
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	691b      	ldr	r3, [r3, #16]
 80016b2:	f04f 0100 	mov.w	r1, #0
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fd0c 	bl	80010d4 <__aeabi_fcmple>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d020      	beq.n	8001704 <motorControl2+0x1dc>
	{
		htim1.Instance->CCR3=0;
 80016c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001740 <motorControl2+0x218>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2200      	movs	r2, #0
 80016c8:	63da      	str	r2, [r3, #60]	@ 0x3c
		htim1.Instance->CCR4=(uint16_t)(-M->current_command_rpm/MAX_RPM*MAX_CCR_VALUE);
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80016d2:	4919      	ldr	r1, [pc, #100]	@ (8001738 <motorControl2+0x210>)
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff fc09 	bl	8000eec <__aeabi_fdiv>
 80016da:	4603      	mov	r3, r0
 80016dc:	4917      	ldr	r1, [pc, #92]	@ (800173c <motorControl2+0x214>)
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fb50 	bl	8000d84 <__aeabi_fmul>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff fa40 	bl	8000b70 <__aeabi_fsub>
 80016f0:	4603      	mov	r3, r0
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fd0c 	bl	8001110 <__aeabi_f2uiz>
 80016f8:	4603      	mov	r3, r0
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	4b10      	ldr	r3, [pc, #64]	@ (8001740 <motorControl2+0x218>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	641a      	str	r2, [r3, #64]	@ 0x40
 8001702:	e011      	b.n	8001728 <motorControl2+0x200>

	}
	else if(M->current_command_rpm==0)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	695b      	ldr	r3, [r3, #20]
 8001708:	f04f 0100 	mov.w	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff fccd 	bl	80010ac <__aeabi_fcmpeq>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d007      	beq.n	8001728 <motorControl2+0x200>
	{
		htim1.Instance->CCR3=0;
 8001718:	4b09      	ldr	r3, [pc, #36]	@ (8001740 <motorControl2+0x218>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	2200      	movs	r2, #0
 800171e:	63da      	str	r2, [r3, #60]	@ 0x3c
		htim1.Instance->CCR4=0;
 8001720:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <motorControl2+0x218>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2200      	movs	r2, #0
 8001726:	641a      	str	r2, [r3, #64]	@ 0x40
	}
	M->previous_command_rpm=M->current_command_rpm;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	695a      	ldr	r2, [r3, #20]
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	611a      	str	r2, [r3, #16]
}
 8001730:	bf00      	nop
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	42140000 	.word	0x42140000
 800173c:	447a0000 	.word	0x447a0000
 8001740:	20000300 	.word	0x20000300

08001744 <pidMotorControl>:
 *
**/
void pidMotorControl(TIM_HandleTypeDef *TIM,Motor_measurement_command_typedef *Motor,
		PIDControllers_Typedef *pid,Motor_pwm_pin_enum_typedef Motor_num,
		Motor_direction_enum_typedef direction)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
 8001750:	70fb      	strb	r3, [r7, #3]
	if(direction==CONTROL_NORMAL)
 8001752:	7e3b      	ldrb	r3, [r7, #24]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d10d      	bne.n	8001774 <pidMotorControl+0x30>
	{
		readEncoder(TIM, Motor,READ_NORMAL);
 8001758:	2201      	movs	r2, #1
 800175a:	68b9      	ldr	r1, [r7, #8]
 800175c:	68f8      	ldr	r0, [r7, #12]
 800175e:	f7ff fd2f 	bl	80011c0 <readEncoder>
		pidUpdate(pid, Motor->rpm_measurement, Motor->expected_rpm);
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	6819      	ldr	r1, [r3, #0]
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	461a      	mov	r2, r3
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f000 f871 	bl	8001854 <pidUpdate>
 8001772:	e010      	b.n	8001796 <pidMotorControl+0x52>
	}

	else if(direction==CONTROL_INVERT)
 8001774:	7e3b      	ldrb	r3, [r7, #24]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d10d      	bne.n	8001796 <pidMotorControl+0x52>
	{
		readEncoder(TIM, Motor, READ_MINUS);
 800177a:	f04f 32ff 	mov.w	r2, #4294967295
 800177e:	68b9      	ldr	r1, [r7, #8]
 8001780:	68f8      	ldr	r0, [r7, #12]
 8001782:	f7ff fd1d 	bl	80011c0 <readEncoder>
		pidUpdate(pid, Motor->rpm_measurement,Motor->expected_rpm);
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	6819      	ldr	r1, [r3, #0]
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	461a      	mov	r2, r3
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f000 f85f 	bl	8001854 <pidUpdate>
	}
	if(Motor_num==MOTOR_1)
 8001796:	78fb      	ldrb	r3, [r7, #3]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d107      	bne.n	80017ac <pidMotorControl+0x68>
	{
		motorControl1(Motor, pid->u, direction);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a0:	7e3a      	ldrb	r2, [r7, #24]
 80017a2:	4619      	mov	r1, r3
 80017a4:	68b8      	ldr	r0, [r7, #8]
 80017a6:	f7ff fdb1 	bl	800130c <motorControl1>
	else if(Motor_num==MOTOR_2)
	{
		motorControl2(Motor, pid->u, direction);
	}

}
 80017aa:	e009      	b.n	80017c0 <pidMotorControl+0x7c>
	else if(Motor_num==MOTOR_2)
 80017ac:	78fb      	ldrb	r3, [r7, #3]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d106      	bne.n	80017c0 <pidMotorControl+0x7c>
		motorControl2(Motor, pid->u, direction);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b6:	7e3a      	ldrb	r2, [r7, #24]
 80017b8:	4619      	mov	r1, r3
 80017ba:	68b8      	ldr	r0, [r7, #8]
 80017bc:	f7ff feb4 	bl	8001528 <motorControl2>
}
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <pidControllersInit>:
#include <stdio.h>
#include <stdint.h>
#include "PID.h"

void pidControllersInit(PIDControllers_Typedef* pid,float Kp,float Ki,float Kd,float to,float T,float satuaration)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
 80017d4:	603b      	str	r3, [r7, #0]
	pid->Kp=Kp;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	68ba      	ldr	r2, [r7, #8]
 80017da:	601a      	str	r2, [r3, #0]
	pid->Ki=Ki;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	605a      	str	r2, [r3, #4]
	pid->Kd=Kd;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	609a      	str	r2, [r3, #8]
	pid->to=to;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	60da      	str	r2, [r3, #12]
	pid->T=T;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	69fa      	ldr	r2, [r7, #28]
 80017f2:	611a      	str	r2, [r3, #16]

	pid->et=0;
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	615a      	str	r2, [r3, #20]
	pid->ek1=0;
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f04f 0200 	mov.w	r2, #0
 8001802:	619a      	str	r2, [r3, #24]

	pid->eKit=0;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f04f 0200 	mov.w	r2, #0
 800180a:	61da      	str	r2, [r3, #28]
	pid->eKik1=0;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f04f 0200 	mov.w	r2, #0
 8001812:	621a      	str	r2, [r3, #32]

	pid->propotion=0;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->integrator=0;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f04f 0200 	mov.w	r2, #0
 8001822:	629a      	str	r2, [r3, #40]	@ 0x28
	pid->deviator=0;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f04f 0200 	mov.w	r2, #0
 800182a:	631a      	str	r2, [r3, #48]	@ 0x30
	pid->integratork1=0;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f04f 0200 	mov.w	r2, #0
 8001832:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->deviatork1=0;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f04f 0200 	mov.w	r2, #0
 800183a:	635a      	str	r2, [r3, #52]	@ 0x34

	pid->saturation=satuaration;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	6a3a      	ldr	r2, [r7, #32]
 8001840:	639a      	str	r2, [r3, #56]	@ 0x38

	pid->u=0;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	f04f 0200 	mov.w	r2, #0
 8001848:	641a      	str	r2, [r3, #64]	@ 0x40

}
 800184a:	bf00      	nop
 800184c:	3714      	adds	r7, #20
 800184e:	46bd      	mov	sp, r7
 8001850:	bc80      	pop	{r7}
 8001852:	4770      	bx	lr

08001854 <pidUpdate>:

float pidUpdate(PIDControllers_Typedef* pid,float measurement,float input)
{
 8001854:	b5b0      	push	{r4, r5, r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
	//get pid input
	pid->et=input-measurement;
 8001860:	68b9      	ldr	r1, [r7, #8]
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff f984 	bl	8000b70 <__aeabi_fsub>
 8001868:	4603      	mov	r3, r0
 800186a:	461a      	mov	r2, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	615a      	str	r2, [r3, #20]
	// clamping section
	if(pid->u!=pid->v)
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001878:	4619      	mov	r1, r3
 800187a:	4610      	mov	r0, r2
 800187c:	f7ff fc16 	bl	80010ac <__aeabi_fcmpeq>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d104      	bne.n	8001890 <pidUpdate+0x3c>
	{
		pid->uv=1;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	2201      	movs	r2, #1
 800188a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800188e:	e003      	b.n	8001898 <pidUpdate+0x44>
	}
	else
	{
		pid->uv=0;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2200      	movs	r2, #0
 8001894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}

	if((pid->et*pid->v)>=0)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	695a      	ldr	r2, [r3, #20]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018a0:	4619      	mov	r1, r3
 80018a2:	4610      	mov	r0, r2
 80018a4:	f7ff fa6e 	bl	8000d84 <__aeabi_fmul>
 80018a8:	4603      	mov	r3, r0
 80018aa:	f04f 0100 	mov.w	r1, #0
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fc1a 	bl	80010e8 <__aeabi_fcmpge>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d004      	beq.n	80018c4 <pidUpdate+0x70>
	{
		pid->ev=1;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2201      	movs	r2, #1
 80018be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80018c2:	e003      	b.n	80018cc <pidUpdate+0x78>
	}
	else
	{
		pid->ev=0;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}

	if((pid->uv&pid->ev)==0)
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80018d8:	4013      	ands	r3, r2
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d108      	bne.n	80018f2 <pidUpdate+0x9e>
	{
		pid->eKit=pid->et;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	695a      	ldr	r2, [r3, #20]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	61da      	str	r2, [r3, #28]
		pid->eKik1=pid->ek1;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	699a      	ldr	r2, [r3, #24]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	621a      	str	r2, [r3, #32]
 80018f0:	e007      	b.n	8001902 <pidUpdate+0xae>
	}
	else
	{
		pid->eKik1=0;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f04f 0200 	mov.w	r2, #0
 80018f8:	621a      	str	r2, [r3, #32]
		pid->eKit=0;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	61da      	str	r2, [r3, #28]
	}
	//PID calculation
	pid->propotion=pid->Kp*pid->et;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681a      	ldr	r2, [r3, #0]
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	695b      	ldr	r3, [r3, #20]
 800190a:	4619      	mov	r1, r3
 800190c:	4610      	mov	r0, r2
 800190e:	f7ff fa39 	bl	8000d84 <__aeabi_fmul>
 8001912:	4603      	mov	r3, r0
 8001914:	461a      	mov	r2, r3
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->integrator=((pid->Ki*pid->T)/2)*(pid->eKit+pid->eKik1)+pid->integratork1;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	685a      	ldr	r2, [r3, #4]
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	691b      	ldr	r3, [r3, #16]
 8001922:	4619      	mov	r1, r3
 8001924:	4610      	mov	r0, r2
 8001926:	f7ff fa2d 	bl	8000d84 <__aeabi_fmul>
 800192a:	4603      	mov	r3, r0
 800192c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff fadb 	bl	8000eec <__aeabi_fdiv>
 8001936:	4603      	mov	r3, r0
 8001938:	461c      	mov	r4, r3
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	69da      	ldr	r2, [r3, #28]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	6a1b      	ldr	r3, [r3, #32]
 8001942:	4619      	mov	r1, r3
 8001944:	4610      	mov	r0, r2
 8001946:	f7ff f915 	bl	8000b74 <__addsf3>
 800194a:	4603      	mov	r3, r0
 800194c:	4619      	mov	r1, r3
 800194e:	4620      	mov	r0, r4
 8001950:	f7ff fa18 	bl	8000d84 <__aeabi_fmul>
 8001954:	4603      	mov	r3, r0
 8001956:	461a      	mov	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800195c:	4619      	mov	r1, r3
 800195e:	4610      	mov	r0, r2
 8001960:	f7ff f908 	bl	8000b74 <__addsf3>
 8001964:	4603      	mov	r3, r0
 8001966:	461a      	mov	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	629a      	str	r2, [r3, #40]	@ 0x28

	pid->deviator=((2*pid->Kd)/(2*pid->to+pid->T))*(pid->et-pid->ek1)+((2*pid->to-pid->T)
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	4619      	mov	r1, r3
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff f8fe 	bl	8000b74 <__addsf3>
 8001978:	4603      	mov	r3, r0
 800197a:	461c      	mov	r4, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	4619      	mov	r1, r3
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff f8f6 	bl	8000b74 <__addsf3>
 8001988:	4603      	mov	r3, r0
 800198a:	461a      	mov	r2, r3
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	691b      	ldr	r3, [r3, #16]
 8001990:	4619      	mov	r1, r3
 8001992:	4610      	mov	r0, r2
 8001994:	f7ff f8ee 	bl	8000b74 <__addsf3>
 8001998:	4603      	mov	r3, r0
 800199a:	4619      	mov	r1, r3
 800199c:	4620      	mov	r0, r4
 800199e:	f7ff faa5 	bl	8000eec <__aeabi_fdiv>
 80019a2:	4603      	mov	r3, r0
 80019a4:	461c      	mov	r4, r3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	695a      	ldr	r2, [r3, #20]
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	4619      	mov	r1, r3
 80019b0:	4610      	mov	r0, r2
 80019b2:	f7ff f8dd 	bl	8000b70 <__aeabi_fsub>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4619      	mov	r1, r3
 80019ba:	4620      	mov	r0, r4
 80019bc:	f7ff f9e2 	bl	8000d84 <__aeabi_fmul>
 80019c0:	4603      	mov	r3, r0
 80019c2:	461c      	mov	r4, r3
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	4619      	mov	r1, r3
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff f8d2 	bl	8000b74 <__addsf3>
 80019d0:	4603      	mov	r3, r0
 80019d2:	461a      	mov	r2, r3
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	691b      	ldr	r3, [r3, #16]
 80019d8:	4619      	mov	r1, r3
 80019da:	4610      	mov	r0, r2
 80019dc:	f7ff f8c8 	bl	8000b70 <__aeabi_fsub>
 80019e0:	4603      	mov	r3, r0
 80019e2:	461d      	mov	r5, r3
			/(2*pid->to+pid->T))*pid->deviatork1;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	4619      	mov	r1, r3
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff f8c2 	bl	8000b74 <__addsf3>
 80019f0:	4603      	mov	r3, r0
 80019f2:	461a      	mov	r2, r3
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	691b      	ldr	r3, [r3, #16]
 80019f8:	4619      	mov	r1, r3
 80019fa:	4610      	mov	r0, r2
 80019fc:	f7ff f8ba 	bl	8000b74 <__addsf3>
 8001a00:	4603      	mov	r3, r0
 8001a02:	4619      	mov	r1, r3
 8001a04:	4628      	mov	r0, r5
 8001a06:	f7ff fa71 	bl	8000eec <__aeabi_fdiv>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a12:	4619      	mov	r1, r3
 8001a14:	4610      	mov	r0, r2
 8001a16:	f7ff f9b5 	bl	8000d84 <__aeabi_fmul>
 8001a1a:	4603      	mov	r3, r0
	pid->deviator=((2*pid->Kd)/(2*pid->to+pid->T))*(pid->et-pid->ek1)+((2*pid->to-pid->T)
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4620      	mov	r0, r4
 8001a20:	f7ff f8a8 	bl	8000b74 <__addsf3>
 8001a24:	4603      	mov	r3, r0
 8001a26:	461a      	mov	r2, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	631a      	str	r2, [r3, #48]	@ 0x30

	pid->ek1=pid->et;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	695a      	ldr	r2, [r3, #20]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	619a      	str	r2, [r3, #24]
	pid->integratork1=pid->integrator;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->deviatork1=pid->deviator;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	635a      	str	r2, [r3, #52]	@ 0x34
	pid->v=pid->propotion+pid->integrator+pid->deviator;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4610      	mov	r0, r2
 8001a50:	f7ff f890 	bl	8000b74 <__addsf3>
 8001a54:	4603      	mov	r3, r0
 8001a56:	461a      	mov	r2, r3
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4610      	mov	r0, r2
 8001a60:	f7ff f888 	bl	8000b74 <__addsf3>
 8001a64:	4603      	mov	r3, r0
 8001a66:	461a      	mov	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	63da      	str	r2, [r3, #60]	@ 0x3c

	//saturation
	if(pid->v>pid->saturation)
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a74:	4619      	mov	r1, r3
 8001a76:	4610      	mov	r0, r2
 8001a78:	f7ff fb40 	bl	80010fc <__aeabi_fcmpgt>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d004      	beq.n	8001a8c <pidUpdate+0x238>
	{
		pid->u=pid->saturation;
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a8a:	e017      	b.n	8001abc <pidUpdate+0x268>
	}
	else if(pid->v<(-pid->saturation))
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a94:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	f7ff fb10 	bl	80010c0 <__aeabi_fcmplt>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d006      	beq.n	8001ab4 <pidUpdate+0x260>
	{
		pid->u=-pid->saturation;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001aaa:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	641a      	str	r2, [r3, #64]	@ 0x40
 8001ab2:	e003      	b.n	8001abc <pidUpdate+0x268>
	}
	else
	{
		pid->u=pid->v;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	641a      	str	r2, [r3, #64]	@ 0x40
	}

	return pid->u;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3710      	adds	r7, #16
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bdb0      	pop	{r4, r5, r7, pc}

08001ac8 <calculatePredictionValue>:
#include "Robot_control.h"
#include "BTS7960_control.h"


void calculatePredictionValue(Robot_model_typedef *R,float sl,float sr)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b085      	sub	sp, #20
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	60f8      	str	r0, [r7, #12]
 8001ad0:	60b9      	str	r1, [r7, #8]
 8001ad2:	607a      	str	r2, [r7, #4]
	R->sl=sl;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	609a      	str	r2, [r3, #8]
	R->sr=sr;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	60da      	str	r2, [r3, #12]
	R->b=2*RW_DISTANCE_WHEEL_CENTER;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	4a03      	ldr	r2, [pc, #12]	@ (8001af0 <calculatePredictionValue+0x28>)
 8001ae4:	611a      	str	r2, [r3, #16]
	R->delta_y=R->s*sinf(R->theta_prediction+R->delta_theta/2);
	R->x_prediction=R->x_prediction+R->delta_x;
	R->y_prediction=R->y_prediction+R->delta_y;
	R->theta_prediction=R->theta_prediction+R->delta_theta;
#endif
}
 8001ae6:	bf00      	nop
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bc80      	pop	{r7}
 8001aee:	4770      	bx	lr
 8001af0:	43cac000 	.word	0x43cac000
 8001af4:	00000000 	.word	0x00000000

08001af8 <CalculateMotorsOmegas>:

/**
 * @note This is the function we use for calculating the omega of 2 motors
 **/
void CalculateMotorsOmegas(Robot_model_typedef *R,Motor_measurement_command_typedef *M1,Motor_measurement_command_typedef *M2)
{
 8001af8:	b5b0      	push	{r4, r5, r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
#if USING_ULTRASONIC ==1
	if(R->ultrasonic_signal==STOP)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	7d1b      	ldrb	r3, [r3, #20]
 8001b08:	2b31      	cmp	r3, #49	@ 0x31
 8001b0a:	d108      	bne.n	8001b1e <CalculateMotorsOmegas+0x26>
	{
		M1->expected_rpm=0;
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	61da      	str	r2, [r3, #28]
		M2->expected_rpm=0;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f04f 0200 	mov.w	r2, #0
 8001b1a:	61da      	str	r2, [r3, #28]
	}
#else
	M1->expected_rpm=((R->v/(WHEEL_RADIUS))-((RW_DISTANCE_WHEEL_CENTER)*(R->omega/WHEEL_RADIUS)))/(2*PI)*60;
	M2->expected_rpm=((R->v/(WHEEL_RADIUS))+((RW_DISTANCE_WHEEL_CENTER)*(R->omega/WHEEL_RADIUS)))/(2*PI)*60;
#endif
}
 8001b1c:	e083      	b.n	8001c26 <CalculateMotorsOmegas+0x12e>
		M1->expected_rpm=((R->v/(WHEEL_RADIUS))-((RW_DISTANCE_WHEEL_CENTER)*(R->omega/WHEEL_RADIUS)))/(2*PI)*60;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7fe fc80 	bl	8000428 <__aeabi_f2d>
 8001b28:	f04f 0200 	mov.w	r2, #0
 8001b2c:	4b44      	ldr	r3, [pc, #272]	@ (8001c40 <CalculateMotorsOmegas+0x148>)
 8001b2e:	f7fe fdfd 	bl	800072c <__aeabi_ddiv>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	4614      	mov	r4, r2
 8001b38:	461d      	mov	r5, r3
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7fe fc72 	bl	8000428 <__aeabi_f2d>
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	4b3d      	ldr	r3, [pc, #244]	@ (8001c40 <CalculateMotorsOmegas+0x148>)
 8001b4a:	f7fe fdef 	bl	800072c <__aeabi_ddiv>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	460b      	mov	r3, r1
 8001b52:	4610      	mov	r0, r2
 8001b54:	4619      	mov	r1, r3
 8001b56:	a336      	add	r3, pc, #216	@ (adr r3, 8001c30 <CalculateMotorsOmegas+0x138>)
 8001b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5c:	f7fe fcbc 	bl	80004d8 <__aeabi_dmul>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4620      	mov	r0, r4
 8001b66:	4629      	mov	r1, r5
 8001b68:	f7fe fafe 	bl	8000168 <__aeabi_dsub>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4610      	mov	r0, r2
 8001b72:	4619      	mov	r1, r3
 8001b74:	a330      	add	r3, pc, #192	@ (adr r3, 8001c38 <CalculateMotorsOmegas+0x140>)
 8001b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7a:	f7fe fdd7 	bl	800072c <__aeabi_ddiv>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c44 <CalculateMotorsOmegas+0x14c>)
 8001b8c:	f7fe fca4 	bl	80004d8 <__aeabi_dmul>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4610      	mov	r0, r2
 8001b96:	4619      	mov	r1, r3
 8001b98:	f7fe ff96 	bl	8000ac8 <__aeabi_d2f>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	61da      	str	r2, [r3, #28]
		M2->expected_rpm=((R->v/(WHEEL_RADIUS))+((RW_DISTANCE_WHEEL_CENTER)*(R->omega/WHEEL_RADIUS)))/(2*PI)*60;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7fe fc3e 	bl	8000428 <__aeabi_f2d>
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	4b23      	ldr	r3, [pc, #140]	@ (8001c40 <CalculateMotorsOmegas+0x148>)
 8001bb2:	f7fe fdbb 	bl	800072c <__aeabi_ddiv>
 8001bb6:	4602      	mov	r2, r0
 8001bb8:	460b      	mov	r3, r1
 8001bba:	4614      	mov	r4, r2
 8001bbc:	461d      	mov	r5, r3
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fc30 	bl	8000428 <__aeabi_f2d>
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c40 <CalculateMotorsOmegas+0x148>)
 8001bce:	f7fe fdad 	bl	800072c <__aeabi_ddiv>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	4610      	mov	r0, r2
 8001bd8:	4619      	mov	r1, r3
 8001bda:	a315      	add	r3, pc, #84	@ (adr r3, 8001c30 <CalculateMotorsOmegas+0x138>)
 8001bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be0:	f7fe fc7a 	bl	80004d8 <__aeabi_dmul>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	4620      	mov	r0, r4
 8001bea:	4629      	mov	r1, r5
 8001bec:	f7fe fabe 	bl	800016c <__adddf3>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4610      	mov	r0, r2
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	a30f      	add	r3, pc, #60	@ (adr r3, 8001c38 <CalculateMotorsOmegas+0x140>)
 8001bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bfe:	f7fe fd95 	bl	800072c <__aeabi_ddiv>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4610      	mov	r0, r2
 8001c08:	4619      	mov	r1, r3
 8001c0a:	f04f 0200 	mov.w	r2, #0
 8001c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c44 <CalculateMotorsOmegas+0x14c>)
 8001c10:	f7fe fc62 	bl	80004d8 <__aeabi_dmul>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4610      	mov	r0, r2
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f7fe ff54 	bl	8000ac8 <__aeabi_d2f>
 8001c20:	4602      	mov	r2, r0
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	61da      	str	r2, [r3, #28]
}
 8001c26:	bf00      	nop
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	00000000 	.word	0x00000000
 8001c34:	40695800 	.word	0x40695800
 8001c38:	54524550 	.word	0x54524550
 8001c3c:	401921fb 	.word	0x401921fb
 8001c40:	40404000 	.word	0x40404000
 8001c44:	404e0000 	.word	0x404e0000

08001c48 <MCU2FrameHandler>:
 * @param rx_buffer The pointers of data we receive from UART
 * @param M1 The pointer of typedef struct that store first motor information
 * @param M2 The pointer of typedef struct that store second motor information
**/
void MCU2FrameHandler(uint8_t *rx_buffer,Robot_model_typedef *R)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
	if(rx_buffer[0]!=0)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d004      	beq.n	8001c64 <MCU2FrameHandler+0x1c>
	{
		R->ultrasonic_signal=rx_buffer[0];
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	781a      	ldrb	r2, [r3, #0]
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	751a      	strb	r2, [r3, #20]
	}
	else
	{
		R->ultrasonic_signal='0';
	}
}
 8001c62:	e002      	b.n	8001c6a <MCU2FrameHandler+0x22>
		R->ultrasonic_signal='0';
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	2230      	movs	r2, #48	@ 0x30
 8001c68:	751a      	strb	r2, [r3, #20]
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr

08001c74 <Deal_Timer2>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Deal_Timer2()
{
 8001c74:	b590      	push	{r4, r7, lr}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af02      	add	r7, sp, #8
	CalculateMotorsOmegas(&R, &M1, &M2);
 8001c7a:	4a17      	ldr	r2, [pc, #92]	@ (8001cd8 <Deal_Timer2+0x64>)
 8001c7c:	4917      	ldr	r1, [pc, #92]	@ (8001cdc <Deal_Timer2+0x68>)
 8001c7e:	4818      	ldr	r0, [pc, #96]	@ (8001ce0 <Deal_Timer2+0x6c>)
 8001c80:	f7ff ff3a 	bl	8001af8 <CalculateMotorsOmegas>
	pidMotorControl(&htim3, &M1, &pidM1, MOTOR_1, CONTROL_NORMAL);
 8001c84:	2300      	movs	r3, #0
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	2300      	movs	r3, #0
 8001c8a:	4a16      	ldr	r2, [pc, #88]	@ (8001ce4 <Deal_Timer2+0x70>)
 8001c8c:	4913      	ldr	r1, [pc, #76]	@ (8001cdc <Deal_Timer2+0x68>)
 8001c8e:	4816      	ldr	r0, [pc, #88]	@ (8001ce8 <Deal_Timer2+0x74>)
 8001c90:	f7ff fd58 	bl	8001744 <pidMotorControl>
	pidMotorControl(&htim4, &M2, &pidM2, MOTOR_2, CONTROL_INVERT);
 8001c94:	2301      	movs	r3, #1
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	2301      	movs	r3, #1
 8001c9a:	4a14      	ldr	r2, [pc, #80]	@ (8001cec <Deal_Timer2+0x78>)
 8001c9c:	490e      	ldr	r1, [pc, #56]	@ (8001cd8 <Deal_Timer2+0x64>)
 8001c9e:	4814      	ldr	r0, [pc, #80]	@ (8001cf0 <Deal_Timer2+0x7c>)
 8001ca0:	f7ff fd50 	bl	8001744 <pidMotorControl>
	calculatePredictionValue(&R, M1.distance, M2.distance);
 8001ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8001cdc <Deal_Timer2+0x68>)
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd8 <Deal_Timer2+0x64>)
 8001caa:	6992      	ldr	r2, [r2, #24]
 8001cac:	4619      	mov	r1, r3
 8001cae:	480c      	ldr	r0, [pc, #48]	@ (8001ce0 <Deal_Timer2+0x6c>)
 8001cb0:	f7ff ff0a 	bl	8001ac8 <calculatePredictionValue>
		i=0;
	}
	i++;
#endif
#if Visualize_Measurement==0
	memcpy(tx_buffer2,&R.sl,12);
 8001cb4:	4a0f      	ldr	r2, [pc, #60]	@ (8001cf4 <Deal_Timer2+0x80>)
 8001cb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce0 <Deal_Timer2+0x6c>)
 8001cb8:	4614      	mov	r4, r2
 8001cba:	3308      	adds	r3, #8
 8001cbc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001cc0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Transmit_DMA(&huart2, tx_buffer2, 12);
 8001cc4:	220c      	movs	r2, #12
 8001cc6:	490b      	ldr	r1, [pc, #44]	@ (8001cf4 <Deal_Timer2+0x80>)
 8001cc8:	480b      	ldr	r0, [pc, #44]	@ (8001cf8 <Deal_Timer2+0x84>)
 8001cca:	f003 fa37 	bl	800513c <HAL_UART_Transmit_DMA>
#endif

}
 8001cce:	bf00      	nop
 8001cd0:	3704      	adds	r7, #4
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd90      	pop	{r4, r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000250 	.word	0x20000250
 8001cdc:	20000230 	.word	0x20000230
 8001ce0:	20000218 	.word	0x20000218
 8001ce4:	20000270 	.word	0x20000270
 8001ce8:	20000390 	.word	0x20000390
 8001cec:	200002b8 	.word	0x200002b8
 8001cf0:	200003d8 	.word	0x200003d8
 8001cf4:	200001f0 	.word	0x200001f0
 8001cf8:	20000420 	.word	0x20000420

08001cfc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d0c:	d102      	bne.n	8001d14 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		timer2_check=1;
 8001d0e:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001d10:	2201      	movs	r2, #1
 8001d12:	701a      	strb	r2, [r3, #0]
	}
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	20000216 	.word	0x20000216

08001d24 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART2)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a05      	ldr	r2, [pc, #20]	@ (8001d48 <HAL_UART_RxHalfCpltCallback+0x24>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d103      	bne.n	8001d3e <HAL_UART_RxHalfCpltCallback+0x1a>
	{
		memcpy(final_rx_buffer2,rx_buffer2,4);
 8001d36:	4b05      	ldr	r3, [pc, #20]	@ (8001d4c <HAL_UART_RxHalfCpltCallback+0x28>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a05      	ldr	r2, [pc, #20]	@ (8001d50 <HAL_UART_RxHalfCpltCallback+0x2c>)
 8001d3c:	6013      	str	r3, [r2, #0]
	}
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	40004400 	.word	0x40004400
 8001d4c:	200001fc 	.word	0x200001fc
 8001d50:	20000204 	.word	0x20000204

08001d54 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a0e      	ldr	r2, [pc, #56]	@ (8001d9c <HAL_UART_RxCpltCallback+0x48>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d014      	beq.n	8001d90 <HAL_UART_RxCpltCallback+0x3c>
	{

	}
	else if(huart->Instance==USART2)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a0d      	ldr	r2, [pc, #52]	@ (8001da0 <HAL_UART_RxCpltCallback+0x4c>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d107      	bne.n	8001d80 <HAL_UART_RxCpltCallback+0x2c>
	{
		memcpy(final_rx_buffer2+4,rx_buffer2+4,4);
 8001d70:	4b0c      	ldr	r3, [pc, #48]	@ (8001da4 <HAL_UART_RxCpltCallback+0x50>)
 8001d72:	4a0d      	ldr	r2, [pc, #52]	@ (8001da8 <HAL_UART_RxCpltCallback+0x54>)
 8001d74:	6812      	ldr	r2, [r2, #0]
 8001d76:	601a      	str	r2, [r3, #0]
		uart2_rx_check=1;
 8001d78:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <HAL_UART_RxCpltCallback+0x58>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	701a      	strb	r2, [r3, #0]
	}
	else if(huart->Instance==USART3)
	{
		uart3_rx_check=1;
	}
}
 8001d7e:	e007      	b.n	8001d90 <HAL_UART_RxCpltCallback+0x3c>
	else if(huart->Instance==USART3)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a0a      	ldr	r2, [pc, #40]	@ (8001db0 <HAL_UART_RxCpltCallback+0x5c>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d102      	bne.n	8001d90 <HAL_UART_RxCpltCallback+0x3c>
		uart3_rx_check=1;
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001db4 <HAL_UART_RxCpltCallback+0x60>)
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	701a      	strb	r2, [r3, #0]
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bc80      	pop	{r7}
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	40013800 	.word	0x40013800
 8001da0:	40004400 	.word	0x40004400
 8001da4:	20000208 	.word	0x20000208
 8001da8:	20000200 	.word	0x20000200
 8001dac:	20000215 	.word	0x20000215
 8001db0:	40004800 	.word	0x40004800
 8001db4:	20000214 	.word	0x20000214

08001db8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dbe:	f000 fef3 	bl	8002ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dc2:	f000 f89b 	bl	8001efc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dc6:	f000 fb07 	bl	80023d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001dca:	f000 facf 	bl	800236c <MX_DMA_Init>
  MX_TIM1_Init();
 8001dce:	f000 f8db 	bl	8001f88 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001dd2:	f000 f981 	bl	80020d8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001dd6:	f000 f9cd 	bl	8002174 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001dda:	f000 fa1f 	bl	800221c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001dde:	f000 fa71 	bl	80022c4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001de2:	f000 fa99 	bl	8002318 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  pidControllersInit(&pidM1, 2, 2, 0.01, 0.02, 0.02,MAX_RPM);
 8001de6:	4b33      	ldr	r3, [pc, #204]	@ (8001eb4 <main+0xfc>)
 8001de8:	9302      	str	r3, [sp, #8]
 8001dea:	4b33      	ldr	r3, [pc, #204]	@ (8001eb8 <main+0x100>)
 8001dec:	9301      	str	r3, [sp, #4]
 8001dee:	4b32      	ldr	r3, [pc, #200]	@ (8001eb8 <main+0x100>)
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	4b32      	ldr	r3, [pc, #200]	@ (8001ebc <main+0x104>)
 8001df4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001df8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001dfc:	4830      	ldr	r0, [pc, #192]	@ (8001ec0 <main+0x108>)
 8001dfe:	f7ff fce3 	bl	80017c8 <pidControllersInit>
  pidControllersInit(&pidM2, 2, 2, 0.01,0.02, 0.02, MAX_RPM);
 8001e02:	4b2c      	ldr	r3, [pc, #176]	@ (8001eb4 <main+0xfc>)
 8001e04:	9302      	str	r3, [sp, #8]
 8001e06:	4b2c      	ldr	r3, [pc, #176]	@ (8001eb8 <main+0x100>)
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb8 <main+0x100>)
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	4b2b      	ldr	r3, [pc, #172]	@ (8001ebc <main+0x104>)
 8001e10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e14:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001e18:	482a      	ldr	r0, [pc, #168]	@ (8001ec4 <main+0x10c>)
 8001e1a:	f7ff fcd5 	bl	80017c8 <pidControllersInit>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001e1e:	2100      	movs	r1, #0
 8001e20:	4829      	ldr	r0, [pc, #164]	@ (8001ec8 <main+0x110>)
 8001e22:	f002 f959 	bl	80040d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001e26:	2104      	movs	r1, #4
 8001e28:	4827      	ldr	r0, [pc, #156]	@ (8001ec8 <main+0x110>)
 8001e2a:	f002 f955 	bl	80040d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001e2e:	2108      	movs	r1, #8
 8001e30:	4825      	ldr	r0, [pc, #148]	@ (8001ec8 <main+0x110>)
 8001e32:	f002 f951 	bl	80040d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001e36:	210c      	movs	r1, #12
 8001e38:	4823      	ldr	r0, [pc, #140]	@ (8001ec8 <main+0x110>)
 8001e3a:	f002 f94d 	bl	80040d8 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8001e3e:	4823      	ldr	r0, [pc, #140]	@ (8001ecc <main+0x114>)
 8001e40:	f002 f8a8 	bl	8003f94 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001e44:	213c      	movs	r1, #60	@ 0x3c
 8001e46:	4822      	ldr	r0, [pc, #136]	@ (8001ed0 <main+0x118>)
 8001e48:	f002 fa8a 	bl	8004360 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 8001e4c:	213c      	movs	r1, #60	@ 0x3c
 8001e4e:	4821      	ldr	r0, [pc, #132]	@ (8001ed4 <main+0x11c>)
 8001e50:	f002 fa86 	bl	8004360 <HAL_TIM_Encoder_Start>
  HAL_UART_Receive_DMA(&huart2, rx_buffer2, 8);
 8001e54:	2208      	movs	r2, #8
 8001e56:	4920      	ldr	r1, [pc, #128]	@ (8001ed8 <main+0x120>)
 8001e58:	4820      	ldr	r0, [pc, #128]	@ (8001edc <main+0x124>)
 8001e5a:	f003 f9df 	bl	800521c <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart3, uart3_rx_buffer, 1);
 8001e5e:	2201      	movs	r2, #1
 8001e60:	491f      	ldr	r1, [pc, #124]	@ (8001ee0 <main+0x128>)
 8001e62:	4820      	ldr	r0, [pc, #128]	@ (8001ee4 <main+0x12c>)
 8001e64:	f003 f9da 	bl	800521c <HAL_UART_Receive_DMA>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(timer2_check==1)
 8001e68:	4b1f      	ldr	r3, [pc, #124]	@ (8001ee8 <main+0x130>)
 8001e6a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d104      	bne.n	8001e7c <main+0xc4>
	  {
		  Deal_Timer2();
 8001e72:	f7ff feff 	bl	8001c74 <Deal_Timer2>
		  timer2_check=0;
 8001e76:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee8 <main+0x130>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	701a      	strb	r2, [r3, #0]
	  }
	  if(uart2_rx_check==1)
 8001e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001eec <main+0x134>)
 8001e7e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d108      	bne.n	8001e98 <main+0xe0>
		{
			memcpy(&R,final_rx_buffer2,8);
 8001e86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ef0 <main+0x138>)
 8001e88:	4a1a      	ldr	r2, [pc, #104]	@ (8001ef4 <main+0x13c>)
 8001e8a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e8e:	e883 0003 	stmia.w	r3, {r0, r1}
			uart2_rx_check=0;
 8001e92:	4b16      	ldr	r3, [pc, #88]	@ (8001eec <main+0x134>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	701a      	strb	r2, [r3, #0]
		}
		if(uart3_rx_check==1)
 8001e98:	4b17      	ldr	r3, [pc, #92]	@ (8001ef8 <main+0x140>)
 8001e9a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d1e2      	bne.n	8001e68 <main+0xb0>
		{
			MCU2FrameHandler(uart3_rx_buffer, &R);
 8001ea2:	4913      	ldr	r1, [pc, #76]	@ (8001ef0 <main+0x138>)
 8001ea4:	480e      	ldr	r0, [pc, #56]	@ (8001ee0 <main+0x128>)
 8001ea6:	f7ff fecf 	bl	8001c48 <MCU2FrameHandler>
			uart3_rx_check=0;
 8001eaa:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <main+0x140>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	701a      	strb	r2, [r3, #0]
	  if(timer2_check==1)
 8001eb0:	e7da      	b.n	8001e68 <main+0xb0>
 8001eb2:	bf00      	nop
 8001eb4:	42140000 	.word	0x42140000
 8001eb8:	3ca3d70a 	.word	0x3ca3d70a
 8001ebc:	3c23d70a 	.word	0x3c23d70a
 8001ec0:	20000270 	.word	0x20000270
 8001ec4:	200002b8 	.word	0x200002b8
 8001ec8:	20000300 	.word	0x20000300
 8001ecc:	20000348 	.word	0x20000348
 8001ed0:	20000390 	.word	0x20000390
 8001ed4:	200003d8 	.word	0x200003d8
 8001ed8:	200001fc 	.word	0x200001fc
 8001edc:	20000420 	.word	0x20000420
 8001ee0:	2000020c 	.word	0x2000020c
 8001ee4:	20000468 	.word	0x20000468
 8001ee8:	20000216 	.word	0x20000216
 8001eec:	20000215 	.word	0x20000215
 8001ef0:	20000218 	.word	0x20000218
 8001ef4:	20000204 	.word	0x20000204
 8001ef8:	20000214 	.word	0x20000214

08001efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b090      	sub	sp, #64	@ 0x40
 8001f00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f02:	f107 0318 	add.w	r3, r7, #24
 8001f06:	2228      	movs	r2, #40	@ 0x28
 8001f08:	2100      	movs	r1, #0
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f005 f839 	bl	8006f82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f10:	1d3b      	adds	r3, r7, #4
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
 8001f1c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f22:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f26:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f30:	2302      	movs	r3, #2
 8001f32:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f38:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001f3a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f40:	f107 0318 	add.w	r3, r7, #24
 8001f44:	4618      	mov	r0, r3
 8001f46:	f001 fbc5 	bl	80036d4 <HAL_RCC_OscConfig>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001f50:	f000 fa70 	bl	8002434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f54:	230f      	movs	r3, #15
 8001f56:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	2102      	movs	r1, #2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f001 fe32 	bl	8003bd8 <HAL_RCC_ClockConfig>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001f7a:	f000 fa5b 	bl	8002434 <Error_Handler>
  }
}
 8001f7e:	bf00      	nop
 8001f80:	3740      	adds	r7, #64	@ 0x40
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
	...

08001f88 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b092      	sub	sp, #72	@ 0x48
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f8e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
 8001fa0:	605a      	str	r2, [r3, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
 8001fa4:	60da      	str	r2, [r3, #12]
 8001fa6:	611a      	str	r2, [r3, #16]
 8001fa8:	615a      	str	r2, [r3, #20]
 8001faa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fac:	1d3b      	adds	r3, r7, #4
 8001fae:	2220      	movs	r2, #32
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f004 ffe5 	bl	8006f82 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fb8:	4b45      	ldr	r3, [pc, #276]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8001fba:	4a46      	ldr	r2, [pc, #280]	@ (80020d4 <MX_TIM1_Init+0x14c>)
 8001fbc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001fbe:	4b44      	ldr	r3, [pc, #272]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8001fc0:	2247      	movs	r2, #71	@ 0x47
 8001fc2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc4:	4b42      	ldr	r3, [pc, #264]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8001fca:	4b41      	ldr	r3, [pc, #260]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8001fcc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fd0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd2:	4b3f      	ldr	r3, [pc, #252]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001fd8:	4b3d      	ldr	r3, [pc, #244]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fde:	4b3c      	ldr	r3, [pc, #240]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001fe4:	483a      	ldr	r0, [pc, #232]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8001fe6:	f002 f827 	bl	8004038 <HAL_TIM_PWM_Init>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001ff0:	f000 fa20 	bl	8002434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ffc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002000:	4619      	mov	r1, r3
 8002002:	4833      	ldr	r0, [pc, #204]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8002004:	f002 ff88 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800200e:	f000 fa11 	bl	8002434 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002012:	2360      	movs	r3, #96	@ 0x60
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002016:	2300      	movs	r3, #0
 8002018:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800201a:	2300      	movs	r3, #0
 800201c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800201e:	2300      	movs	r3, #0
 8002020:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002022:	2300      	movs	r3, #0
 8002024:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002026:	2300      	movs	r3, #0
 8002028:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800202a:	2300      	movs	r3, #0
 800202c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800202e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002032:	2200      	movs	r2, #0
 8002034:	4619      	mov	r1, r3
 8002036:	4826      	ldr	r0, [pc, #152]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8002038:	f002 fb10 	bl	800465c <HAL_TIM_PWM_ConfigChannel>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8002042:	f000 f9f7 	bl	8002434 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002046:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800204a:	2204      	movs	r2, #4
 800204c:	4619      	mov	r1, r3
 800204e:	4820      	ldr	r0, [pc, #128]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8002050:	f002 fb04 	bl	800465c <HAL_TIM_PWM_ConfigChannel>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800205a:	f000 f9eb 	bl	8002434 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800205e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002062:	2208      	movs	r2, #8
 8002064:	4619      	mov	r1, r3
 8002066:	481a      	ldr	r0, [pc, #104]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8002068:	f002 faf8 	bl	800465c <HAL_TIM_PWM_ConfigChannel>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8002072:	f000 f9df 	bl	8002434 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002076:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800207a:	220c      	movs	r2, #12
 800207c:	4619      	mov	r1, r3
 800207e:	4814      	ldr	r0, [pc, #80]	@ (80020d0 <MX_TIM1_Init+0x148>)
 8002080:	f002 faec 	bl	800465c <HAL_TIM_PWM_ConfigChannel>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800208a:	f000 f9d3 	bl	8002434 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800208e:	2300      	movs	r3, #0
 8002090:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002092:	2300      	movs	r3, #0
 8002094:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002096:	2300      	movs	r3, #0
 8002098:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800209e:	2300      	movs	r3, #0
 80020a0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020a6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020a8:	2300      	movs	r3, #0
 80020aa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020ac:	1d3b      	adds	r3, r7, #4
 80020ae:	4619      	mov	r1, r3
 80020b0:	4807      	ldr	r0, [pc, #28]	@ (80020d0 <MX_TIM1_Init+0x148>)
 80020b2:	f002 ff8f 	bl	8004fd4 <HAL_TIMEx_ConfigBreakDeadTime>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80020bc:	f000 f9ba 	bl	8002434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020c0:	4803      	ldr	r0, [pc, #12]	@ (80020d0 <MX_TIM1_Init+0x148>)
 80020c2:	f000 fa9d 	bl	8002600 <HAL_TIM_MspPostInit>

}
 80020c6:	bf00      	nop
 80020c8:	3748      	adds	r7, #72	@ 0x48
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000300 	.word	0x20000300
 80020d4:	40012c00 	.word	0x40012c00

080020d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020de:	f107 0308 	add.w	r3, r7, #8
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	605a      	str	r2, [r3, #4]
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ec:	463b      	mov	r3, r7
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020f4:	4b1e      	ldr	r3, [pc, #120]	@ (8002170 <MX_TIM2_Init+0x98>)
 80020f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 720-1;
 80020fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002170 <MX_TIM2_Init+0x98>)
 80020fe:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8002102:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002104:	4b1a      	ldr	r3, [pc, #104]	@ (8002170 <MX_TIM2_Init+0x98>)
 8002106:	2200      	movs	r2, #0
 8002108:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 800210a:	4b19      	ldr	r3, [pc, #100]	@ (8002170 <MX_TIM2_Init+0x98>)
 800210c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8002110:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002112:	4b17      	ldr	r3, [pc, #92]	@ (8002170 <MX_TIM2_Init+0x98>)
 8002114:	2200      	movs	r2, #0
 8002116:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002118:	4b15      	ldr	r3, [pc, #84]	@ (8002170 <MX_TIM2_Init+0x98>)
 800211a:	2200      	movs	r2, #0
 800211c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800211e:	4814      	ldr	r0, [pc, #80]	@ (8002170 <MX_TIM2_Init+0x98>)
 8002120:	f001 fee8 	bl	8003ef4 <HAL_TIM_Base_Init>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800212a:	f000 f983 	bl	8002434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800212e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002132:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002134:	f107 0308 	add.w	r3, r7, #8
 8002138:	4619      	mov	r1, r3
 800213a:	480d      	ldr	r0, [pc, #52]	@ (8002170 <MX_TIM2_Init+0x98>)
 800213c:	f002 fb50 	bl	80047e0 <HAL_TIM_ConfigClockSource>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002146:	f000 f975 	bl	8002434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800214a:	2300      	movs	r3, #0
 800214c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800214e:	2300      	movs	r3, #0
 8002150:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002152:	463b      	mov	r3, r7
 8002154:	4619      	mov	r1, r3
 8002156:	4806      	ldr	r0, [pc, #24]	@ (8002170 <MX_TIM2_Init+0x98>)
 8002158:	f002 fede 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002162:	f000 f967 	bl	8002434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002166:	bf00      	nop
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000348 	.word	0x20000348

08002174 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08c      	sub	sp, #48	@ 0x30
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800217a:	f107 030c 	add.w	r3, r7, #12
 800217e:	2224      	movs	r2, #36	@ 0x24
 8002180:	2100      	movs	r1, #0
 8002182:	4618      	mov	r0, r3
 8002184:	f004 fefd 	bl	8006f82 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002188:	1d3b      	adds	r3, r7, #4
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002190:	4b20      	ldr	r3, [pc, #128]	@ (8002214 <MX_TIM3_Init+0xa0>)
 8002192:	4a21      	ldr	r2, [pc, #132]	@ (8002218 <MX_TIM3_Init+0xa4>)
 8002194:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002196:	4b1f      	ldr	r3, [pc, #124]	@ (8002214 <MX_TIM3_Init+0xa0>)
 8002198:	2200      	movs	r2, #0
 800219a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800219c:	4b1d      	ldr	r3, [pc, #116]	@ (8002214 <MX_TIM3_Init+0xa0>)
 800219e:	2200      	movs	r2, #0
 80021a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80021a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002214 <MX_TIM3_Init+0xa0>)
 80021a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002214 <MX_TIM3_Init+0xa0>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021b0:	4b18      	ldr	r3, [pc, #96]	@ (8002214 <MX_TIM3_Init+0xa0>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80021b6:	2303      	movs	r3, #3
 80021b8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80021ba:	2300      	movs	r3, #0
 80021bc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021be:	2301      	movs	r3, #1
 80021c0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80021ca:	2300      	movs	r3, #0
 80021cc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80021ce:	2301      	movs	r3, #1
 80021d0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80021d2:	2300      	movs	r3, #0
 80021d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80021da:	f107 030c 	add.w	r3, r7, #12
 80021de:	4619      	mov	r1, r3
 80021e0:	480c      	ldr	r0, [pc, #48]	@ (8002214 <MX_TIM3_Init+0xa0>)
 80021e2:	f002 f81b 	bl	800421c <HAL_TIM_Encoder_Init>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80021ec:	f000 f922 	bl	8002434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f0:	2300      	movs	r3, #0
 80021f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f4:	2300      	movs	r3, #0
 80021f6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021f8:	1d3b      	adds	r3, r7, #4
 80021fa:	4619      	mov	r1, r3
 80021fc:	4805      	ldr	r0, [pc, #20]	@ (8002214 <MX_TIM3_Init+0xa0>)
 80021fe:	f002 fe8b 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002208:	f000 f914 	bl	8002434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800220c:	bf00      	nop
 800220e:	3730      	adds	r7, #48	@ 0x30
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	20000390 	.word	0x20000390
 8002218:	40000400 	.word	0x40000400

0800221c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08c      	sub	sp, #48	@ 0x30
 8002220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002222:	f107 030c 	add.w	r3, r7, #12
 8002226:	2224      	movs	r2, #36	@ 0x24
 8002228:	2100      	movs	r1, #0
 800222a:	4618      	mov	r0, r3
 800222c:	f004 fea9 	bl	8006f82 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002230:	1d3b      	adds	r3, r7, #4
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
 8002236:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002238:	4b20      	ldr	r3, [pc, #128]	@ (80022bc <MX_TIM4_Init+0xa0>)
 800223a:	4a21      	ldr	r2, [pc, #132]	@ (80022c0 <MX_TIM4_Init+0xa4>)
 800223c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800223e:	4b1f      	ldr	r3, [pc, #124]	@ (80022bc <MX_TIM4_Init+0xa0>)
 8002240:	2200      	movs	r2, #0
 8002242:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002244:	4b1d      	ldr	r3, [pc, #116]	@ (80022bc <MX_TIM4_Init+0xa0>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800224a:	4b1c      	ldr	r3, [pc, #112]	@ (80022bc <MX_TIM4_Init+0xa0>)
 800224c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002250:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002252:	4b1a      	ldr	r3, [pc, #104]	@ (80022bc <MX_TIM4_Init+0xa0>)
 8002254:	2200      	movs	r2, #0
 8002256:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002258:	4b18      	ldr	r3, [pc, #96]	@ (80022bc <MX_TIM4_Init+0xa0>)
 800225a:	2200      	movs	r2, #0
 800225c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800225e:	2303      	movs	r3, #3
 8002260:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002262:	2300      	movs	r3, #0
 8002264:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002266:	2301      	movs	r3, #1
 8002268:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800226a:	2300      	movs	r3, #0
 800226c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002272:	2300      	movs	r3, #0
 8002274:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002276:	2301      	movs	r3, #1
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800227a:	2300      	movs	r3, #0
 800227c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002282:	f107 030c 	add.w	r3, r7, #12
 8002286:	4619      	mov	r1, r3
 8002288:	480c      	ldr	r0, [pc, #48]	@ (80022bc <MX_TIM4_Init+0xa0>)
 800228a:	f001 ffc7 	bl	800421c <HAL_TIM_Encoder_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002294:	f000 f8ce 	bl	8002434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002298:	2300      	movs	r3, #0
 800229a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800229c:	2300      	movs	r3, #0
 800229e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80022a0:	1d3b      	adds	r3, r7, #4
 80022a2:	4619      	mov	r1, r3
 80022a4:	4805      	ldr	r0, [pc, #20]	@ (80022bc <MX_TIM4_Init+0xa0>)
 80022a6:	f002 fe37 	bl	8004f18 <HAL_TIMEx_MasterConfigSynchronization>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80022b0:	f000 f8c0 	bl	8002434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80022b4:	bf00      	nop
 80022b6:	3730      	adds	r7, #48	@ 0x30
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	200003d8 	.word	0x200003d8
 80022c0:	40000800 	.word	0x40000800

080022c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022c8:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <MX_USART2_UART_Init+0x4c>)
 80022ca:	4a12      	ldr	r2, [pc, #72]	@ (8002314 <MX_USART2_UART_Init+0x50>)
 80022cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022ce:	4b10      	ldr	r3, [pc, #64]	@ (8002310 <MX_USART2_UART_Init+0x4c>)
 80022d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002310 <MX_USART2_UART_Init+0x4c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002310 <MX_USART2_UART_Init+0x4c>)
 80022de:	2200      	movs	r2, #0
 80022e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <MX_USART2_UART_Init+0x4c>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022e8:	4b09      	ldr	r3, [pc, #36]	@ (8002310 <MX_USART2_UART_Init+0x4c>)
 80022ea:	220c      	movs	r2, #12
 80022ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ee:	4b08      	ldr	r3, [pc, #32]	@ (8002310 <MX_USART2_UART_Init+0x4c>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f4:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <MX_USART2_UART_Init+0x4c>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022fa:	4805      	ldr	r0, [pc, #20]	@ (8002310 <MX_USART2_UART_Init+0x4c>)
 80022fc:	f002 fecd 	bl	800509a <HAL_UART_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002306:	f000 f895 	bl	8002434 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	20000420 	.word	0x20000420
 8002314:	40004400 	.word	0x40004400

08002318 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800231c:	4b11      	ldr	r3, [pc, #68]	@ (8002364 <MX_USART3_UART_Init+0x4c>)
 800231e:	4a12      	ldr	r2, [pc, #72]	@ (8002368 <MX_USART3_UART_Init+0x50>)
 8002320:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002322:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <MX_USART3_UART_Init+0x4c>)
 8002324:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002328:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800232a:	4b0e      	ldr	r3, [pc, #56]	@ (8002364 <MX_USART3_UART_Init+0x4c>)
 800232c:	2200      	movs	r2, #0
 800232e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002330:	4b0c      	ldr	r3, [pc, #48]	@ (8002364 <MX_USART3_UART_Init+0x4c>)
 8002332:	2200      	movs	r2, #0
 8002334:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002336:	4b0b      	ldr	r3, [pc, #44]	@ (8002364 <MX_USART3_UART_Init+0x4c>)
 8002338:	2200      	movs	r2, #0
 800233a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800233c:	4b09      	ldr	r3, [pc, #36]	@ (8002364 <MX_USART3_UART_Init+0x4c>)
 800233e:	220c      	movs	r2, #12
 8002340:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002342:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <MX_USART3_UART_Init+0x4c>)
 8002344:	2200      	movs	r2, #0
 8002346:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002348:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <MX_USART3_UART_Init+0x4c>)
 800234a:	2200      	movs	r2, #0
 800234c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800234e:	4805      	ldr	r0, [pc, #20]	@ (8002364 <MX_USART3_UART_Init+0x4c>)
 8002350:	f002 fea3 	bl	800509a <HAL_UART_Init>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800235a:	f000 f86b 	bl	8002434 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	20000468 	.word	0x20000468
 8002368:	40004800 	.word	0x40004800

0800236c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002372:	4b18      	ldr	r3, [pc, #96]	@ (80023d4 <MX_DMA_Init+0x68>)
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	4a17      	ldr	r2, [pc, #92]	@ (80023d4 <MX_DMA_Init+0x68>)
 8002378:	f043 0301 	orr.w	r3, r3, #1
 800237c:	6153      	str	r3, [r2, #20]
 800237e:	4b15      	ldr	r3, [pc, #84]	@ (80023d4 <MX_DMA_Init+0x68>)
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	607b      	str	r3, [r7, #4]
 8002388:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800238a:	2200      	movs	r2, #0
 800238c:	2100      	movs	r1, #0
 800238e:	200c      	movs	r0, #12
 8002390:	f000 fd43 	bl	8002e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002394:	200c      	movs	r0, #12
 8002396:	f000 fd5c 	bl	8002e52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800239a:	2200      	movs	r2, #0
 800239c:	2100      	movs	r1, #0
 800239e:	200d      	movs	r0, #13
 80023a0:	f000 fd3b 	bl	8002e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80023a4:	200d      	movs	r0, #13
 80023a6:	f000 fd54 	bl	8002e52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80023aa:	2200      	movs	r2, #0
 80023ac:	2100      	movs	r1, #0
 80023ae:	2010      	movs	r0, #16
 80023b0:	f000 fd33 	bl	8002e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80023b4:	2010      	movs	r0, #16
 80023b6:	f000 fd4c 	bl	8002e52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80023ba:	2200      	movs	r2, #0
 80023bc:	2100      	movs	r1, #0
 80023be:	2011      	movs	r0, #17
 80023c0:	f000 fd2b 	bl	8002e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80023c4:	2011      	movs	r0, #17
 80023c6:	f000 fd44 	bl	8002e52 <HAL_NVIC_EnableIRQ>

}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40021000 	.word	0x40021000

080023d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023de:	4b14      	ldr	r3, [pc, #80]	@ (8002430 <MX_GPIO_Init+0x58>)
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	4a13      	ldr	r2, [pc, #76]	@ (8002430 <MX_GPIO_Init+0x58>)
 80023e4:	f043 0320 	orr.w	r3, r3, #32
 80023e8:	6193      	str	r3, [r2, #24]
 80023ea:	4b11      	ldr	r3, [pc, #68]	@ (8002430 <MX_GPIO_Init+0x58>)
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	f003 0320 	and.w	r3, r3, #32
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002430 <MX_GPIO_Init+0x58>)
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	4a0d      	ldr	r2, [pc, #52]	@ (8002430 <MX_GPIO_Init+0x58>)
 80023fc:	f043 0304 	orr.w	r3, r3, #4
 8002400:	6193      	str	r3, [r2, #24]
 8002402:	4b0b      	ldr	r3, [pc, #44]	@ (8002430 <MX_GPIO_Init+0x58>)
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800240e:	4b08      	ldr	r3, [pc, #32]	@ (8002430 <MX_GPIO_Init+0x58>)
 8002410:	699b      	ldr	r3, [r3, #24]
 8002412:	4a07      	ldr	r2, [pc, #28]	@ (8002430 <MX_GPIO_Init+0x58>)
 8002414:	f043 0308 	orr.w	r3, r3, #8
 8002418:	6193      	str	r3, [r2, #24]
 800241a:	4b05      	ldr	r3, [pc, #20]	@ (8002430 <MX_GPIO_Init+0x58>)
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	607b      	str	r3, [r7, #4]
 8002424:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002426:	bf00      	nop
 8002428:	3714      	adds	r7, #20
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr
 8002430:	40021000 	.word	0x40021000

08002434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002438:	b672      	cpsid	i
}
 800243a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800243c:	bf00      	nop
 800243e:	e7fd      	b.n	800243c <Error_Handler+0x8>

08002440 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002446:	4b15      	ldr	r3, [pc, #84]	@ (800249c <HAL_MspInit+0x5c>)
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	4a14      	ldr	r2, [pc, #80]	@ (800249c <HAL_MspInit+0x5c>)
 800244c:	f043 0301 	orr.w	r3, r3, #1
 8002450:	6193      	str	r3, [r2, #24]
 8002452:	4b12      	ldr	r3, [pc, #72]	@ (800249c <HAL_MspInit+0x5c>)
 8002454:	699b      	ldr	r3, [r3, #24]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	60bb      	str	r3, [r7, #8]
 800245c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800245e:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <HAL_MspInit+0x5c>)
 8002460:	69db      	ldr	r3, [r3, #28]
 8002462:	4a0e      	ldr	r2, [pc, #56]	@ (800249c <HAL_MspInit+0x5c>)
 8002464:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002468:	61d3      	str	r3, [r2, #28]
 800246a:	4b0c      	ldr	r3, [pc, #48]	@ (800249c <HAL_MspInit+0x5c>)
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002472:	607b      	str	r3, [r7, #4]
 8002474:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002476:	4b0a      	ldr	r3, [pc, #40]	@ (80024a0 <HAL_MspInit+0x60>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002482:	60fb      	str	r3, [r7, #12]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	4a04      	ldr	r2, [pc, #16]	@ (80024a0 <HAL_MspInit+0x60>)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002492:	bf00      	nop
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr
 800249c:	40021000 	.word	0x40021000
 80024a0:	40010000 	.word	0x40010000

080024a4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a09      	ldr	r2, [pc, #36]	@ (80024d8 <HAL_TIM_PWM_MspInit+0x34>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d10b      	bne.n	80024ce <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024b6:	4b09      	ldr	r3, [pc, #36]	@ (80024dc <HAL_TIM_PWM_MspInit+0x38>)
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	4a08      	ldr	r2, [pc, #32]	@ (80024dc <HAL_TIM_PWM_MspInit+0x38>)
 80024bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024c0:	6193      	str	r3, [r2, #24]
 80024c2:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <HAL_TIM_PWM_MspInit+0x38>)
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024ca:	60fb      	str	r3, [r7, #12]
 80024cc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80024ce:	bf00      	nop
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr
 80024d8:	40012c00 	.word	0x40012c00
 80024dc:	40021000 	.word	0x40021000

080024e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024f0:	d113      	bne.n	800251a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024f2:	4b0c      	ldr	r3, [pc, #48]	@ (8002524 <HAL_TIM_Base_MspInit+0x44>)
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	4a0b      	ldr	r2, [pc, #44]	@ (8002524 <HAL_TIM_Base_MspInit+0x44>)
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	61d3      	str	r3, [r2, #28]
 80024fe:	4b09      	ldr	r3, [pc, #36]	@ (8002524 <HAL_TIM_Base_MspInit+0x44>)
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	60fb      	str	r3, [r7, #12]
 8002508:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800250a:	2200      	movs	r2, #0
 800250c:	2100      	movs	r1, #0
 800250e:	201c      	movs	r0, #28
 8002510:	f000 fc83 	bl	8002e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002514:	201c      	movs	r0, #28
 8002516:	f000 fc9c 	bl	8002e52 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800251a:	bf00      	nop
 800251c:	3710      	adds	r7, #16
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	40021000 	.word	0x40021000

08002528 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08a      	sub	sp, #40	@ 0x28
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f107 0318 	add.w	r3, r7, #24
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a2a      	ldr	r2, [pc, #168]	@ (80025ec <HAL_TIM_Encoder_MspInit+0xc4>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d124      	bne.n	8002592 <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002548:	4b29      	ldr	r3, [pc, #164]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 800254a:	69db      	ldr	r3, [r3, #28]
 800254c:	4a28      	ldr	r2, [pc, #160]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 800254e:	f043 0302 	orr.w	r3, r3, #2
 8002552:	61d3      	str	r3, [r2, #28]
 8002554:	4b26      	ldr	r3, [pc, #152]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002556:	69db      	ldr	r3, [r3, #28]
 8002558:	f003 0302 	and.w	r3, r3, #2
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002560:	4b23      	ldr	r3, [pc, #140]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	4a22      	ldr	r2, [pc, #136]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 8002566:	f043 0304 	orr.w	r3, r3, #4
 800256a:	6193      	str	r3, [r2, #24]
 800256c:	4b20      	ldr	r3, [pc, #128]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	f003 0304 	and.w	r3, r3, #4
 8002574:	613b      	str	r3, [r7, #16]
 8002576:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002578:	23c0      	movs	r3, #192	@ 0xc0
 800257a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800257c:	2300      	movs	r3, #0
 800257e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002580:	2300      	movs	r3, #0
 8002582:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002584:	f107 0318 	add.w	r3, r7, #24
 8002588:	4619      	mov	r1, r3
 800258a:	481a      	ldr	r0, [pc, #104]	@ (80025f4 <HAL_TIM_Encoder_MspInit+0xcc>)
 800258c:	f000 ff1e 	bl	80033cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002590:	e028      	b.n	80025e4 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a18      	ldr	r2, [pc, #96]	@ (80025f8 <HAL_TIM_Encoder_MspInit+0xd0>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d123      	bne.n	80025e4 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800259c:	4b14      	ldr	r3, [pc, #80]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 800259e:	69db      	ldr	r3, [r3, #28]
 80025a0:	4a13      	ldr	r2, [pc, #76]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 80025a2:	f043 0304 	orr.w	r3, r3, #4
 80025a6:	61d3      	str	r3, [r2, #28]
 80025a8:	4b11      	ldr	r3, [pc, #68]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	f003 0304 	and.w	r3, r3, #4
 80025b0:	60fb      	str	r3, [r7, #12]
 80025b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b4:	4b0e      	ldr	r3, [pc, #56]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	4a0d      	ldr	r2, [pc, #52]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 80025ba:	f043 0308 	orr.w	r3, r3, #8
 80025be:	6193      	str	r3, [r2, #24]
 80025c0:	4b0b      	ldr	r3, [pc, #44]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0xc8>)
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	f003 0308 	and.w	r3, r3, #8
 80025c8:	60bb      	str	r3, [r7, #8]
 80025ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025cc:	23c0      	movs	r3, #192	@ 0xc0
 80025ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025d0:	2300      	movs	r3, #0
 80025d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d8:	f107 0318 	add.w	r3, r7, #24
 80025dc:	4619      	mov	r1, r3
 80025de:	4807      	ldr	r0, [pc, #28]	@ (80025fc <HAL_TIM_Encoder_MspInit+0xd4>)
 80025e0:	f000 fef4 	bl	80033cc <HAL_GPIO_Init>
}
 80025e4:	bf00      	nop
 80025e6:	3728      	adds	r7, #40	@ 0x28
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40000400 	.word	0x40000400
 80025f0:	40021000 	.word	0x40021000
 80025f4:	40010800 	.word	0x40010800
 80025f8:	40000800 	.word	0x40000800
 80025fc:	40010c00 	.word	0x40010c00

08002600 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 0310 	add.w	r3, r7, #16
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a10      	ldr	r2, [pc, #64]	@ (800265c <HAL_TIM_MspPostInit+0x5c>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d118      	bne.n	8002652 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002620:	4b0f      	ldr	r3, [pc, #60]	@ (8002660 <HAL_TIM_MspPostInit+0x60>)
 8002622:	699b      	ldr	r3, [r3, #24]
 8002624:	4a0e      	ldr	r2, [pc, #56]	@ (8002660 <HAL_TIM_MspPostInit+0x60>)
 8002626:	f043 0304 	orr.w	r3, r3, #4
 800262a:	6193      	str	r3, [r2, #24]
 800262c:	4b0c      	ldr	r3, [pc, #48]	@ (8002660 <HAL_TIM_MspPostInit+0x60>)
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002638:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800263c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263e:	2302      	movs	r3, #2
 8002640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002642:	2302      	movs	r3, #2
 8002644:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002646:	f107 0310 	add.w	r3, r7, #16
 800264a:	4619      	mov	r1, r3
 800264c:	4805      	ldr	r0, [pc, #20]	@ (8002664 <HAL_TIM_MspPostInit+0x64>)
 800264e:	f000 febd 	bl	80033cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002652:	bf00      	nop
 8002654:	3720      	adds	r7, #32
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40012c00 	.word	0x40012c00
 8002660:	40021000 	.word	0x40021000
 8002664:	40010800 	.word	0x40010800

08002668 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b08a      	sub	sp, #40	@ 0x28
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002670:	f107 0318 	add.w	r3, r7, #24
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a8c      	ldr	r2, [pc, #560]	@ (80028b4 <HAL_UART_MspInit+0x24c>)
 8002684:	4293      	cmp	r3, r2
 8002686:	f040 8085 	bne.w	8002794 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800268a:	4b8b      	ldr	r3, [pc, #556]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	4a8a      	ldr	r2, [pc, #552]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 8002690:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002694:	61d3      	str	r3, [r2, #28]
 8002696:	4b88      	ldr	r3, [pc, #544]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800269e:	617b      	str	r3, [r7, #20]
 80026a0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a2:	4b85      	ldr	r3, [pc, #532]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	4a84      	ldr	r2, [pc, #528]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 80026a8:	f043 0304 	orr.w	r3, r3, #4
 80026ac:	6193      	str	r3, [r2, #24]
 80026ae:	4b82      	ldr	r3, [pc, #520]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	613b      	str	r3, [r7, #16]
 80026b8:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80026ba:	2304      	movs	r3, #4
 80026bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026be:	2302      	movs	r3, #2
 80026c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026c2:	2303      	movs	r3, #3
 80026c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c6:	f107 0318 	add.w	r3, r7, #24
 80026ca:	4619      	mov	r1, r3
 80026cc:	487b      	ldr	r0, [pc, #492]	@ (80028bc <HAL_UART_MspInit+0x254>)
 80026ce:	f000 fe7d 	bl	80033cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80026d2:	2308      	movs	r3, #8
 80026d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026d6:	2300      	movs	r3, #0
 80026d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026de:	f107 0318 	add.w	r3, r7, #24
 80026e2:	4619      	mov	r1, r3
 80026e4:	4875      	ldr	r0, [pc, #468]	@ (80028bc <HAL_UART_MspInit+0x254>)
 80026e6:	f000 fe71 	bl	80033cc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80026ea:	4b75      	ldr	r3, [pc, #468]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 80026ec:	4a75      	ldr	r2, [pc, #468]	@ (80028c4 <HAL_UART_MspInit+0x25c>)
 80026ee:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026f0:	4b73      	ldr	r3, [pc, #460]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026f6:	4b72      	ldr	r3, [pc, #456]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026fc:	4b70      	ldr	r3, [pc, #448]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 80026fe:	2280      	movs	r2, #128	@ 0x80
 8002700:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002702:	4b6f      	ldr	r3, [pc, #444]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 8002704:	2200      	movs	r2, #0
 8002706:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002708:	4b6d      	ldr	r3, [pc, #436]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 800270a:	2200      	movs	r2, #0
 800270c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800270e:	4b6c      	ldr	r3, [pc, #432]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 8002710:	2220      	movs	r2, #32
 8002712:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002714:	4b6a      	ldr	r3, [pc, #424]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 8002716:	2200      	movs	r2, #0
 8002718:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800271a:	4869      	ldr	r0, [pc, #420]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 800271c:	f000 fbb4 	bl	8002e88 <HAL_DMA_Init>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8002726:	f7ff fe85 	bl	8002434 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a64      	ldr	r2, [pc, #400]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 800272e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002730:	4a63      	ldr	r2, [pc, #396]	@ (80028c0 <HAL_UART_MspInit+0x258>)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002736:	4b64      	ldr	r3, [pc, #400]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 8002738:	4a64      	ldr	r2, [pc, #400]	@ (80028cc <HAL_UART_MspInit+0x264>)
 800273a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800273c:	4b62      	ldr	r3, [pc, #392]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 800273e:	2210      	movs	r2, #16
 8002740:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002742:	4b61      	ldr	r3, [pc, #388]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002748:	4b5f      	ldr	r3, [pc, #380]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 800274a:	2280      	movs	r2, #128	@ 0x80
 800274c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800274e:	4b5e      	ldr	r3, [pc, #376]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002754:	4b5c      	ldr	r3, [pc, #368]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 8002756:	2200      	movs	r2, #0
 8002758:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800275a:	4b5b      	ldr	r3, [pc, #364]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 800275c:	2200      	movs	r2, #0
 800275e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002760:	4b59      	ldr	r3, [pc, #356]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 8002762:	2200      	movs	r2, #0
 8002764:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002766:	4858      	ldr	r0, [pc, #352]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 8002768:	f000 fb8e 	bl	8002e88 <HAL_DMA_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8002772:	f7ff fe5f 	bl	8002434 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a53      	ldr	r2, [pc, #332]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 800277a:	639a      	str	r2, [r3, #56]	@ 0x38
 800277c:	4a52      	ldr	r2, [pc, #328]	@ (80028c8 <HAL_UART_MspInit+0x260>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002782:	2200      	movs	r2, #0
 8002784:	2100      	movs	r1, #0
 8002786:	2026      	movs	r0, #38	@ 0x26
 8002788:	f000 fb47 	bl	8002e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800278c:	2026      	movs	r0, #38	@ 0x26
 800278e:	f000 fb60 	bl	8002e52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002792:	e08b      	b.n	80028ac <HAL_UART_MspInit+0x244>
  else if(huart->Instance==USART3)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a4d      	ldr	r2, [pc, #308]	@ (80028d0 <HAL_UART_MspInit+0x268>)
 800279a:	4293      	cmp	r3, r2
 800279c:	f040 8086 	bne.w	80028ac <HAL_UART_MspInit+0x244>
    __HAL_RCC_USART3_CLK_ENABLE();
 80027a0:	4b45      	ldr	r3, [pc, #276]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	4a44      	ldr	r2, [pc, #272]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 80027a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027aa:	61d3      	str	r3, [r2, #28]
 80027ac:	4b42      	ldr	r3, [pc, #264]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 80027ae:	69db      	ldr	r3, [r3, #28]
 80027b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b8:	4b3f      	ldr	r3, [pc, #252]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 80027ba:	699b      	ldr	r3, [r3, #24]
 80027bc:	4a3e      	ldr	r2, [pc, #248]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 80027be:	f043 0308 	orr.w	r3, r3, #8
 80027c2:	6193      	str	r3, [r2, #24]
 80027c4:	4b3c      	ldr	r3, [pc, #240]	@ (80028b8 <HAL_UART_MspInit+0x250>)
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	f003 0308 	and.w	r3, r3, #8
 80027cc:	60bb      	str	r3, [r7, #8]
 80027ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80027d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d6:	2302      	movs	r3, #2
 80027d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027da:	2303      	movs	r3, #3
 80027dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027de:	f107 0318 	add.w	r3, r7, #24
 80027e2:	4619      	mov	r1, r3
 80027e4:	483b      	ldr	r0, [pc, #236]	@ (80028d4 <HAL_UART_MspInit+0x26c>)
 80027e6:	f000 fdf1 	bl	80033cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80027ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80027ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027f0:	2300      	movs	r3, #0
 80027f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f8:	f107 0318 	add.w	r3, r7, #24
 80027fc:	4619      	mov	r1, r3
 80027fe:	4835      	ldr	r0, [pc, #212]	@ (80028d4 <HAL_UART_MspInit+0x26c>)
 8002800:	f000 fde4 	bl	80033cc <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002804:	4b34      	ldr	r3, [pc, #208]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 8002806:	4a35      	ldr	r2, [pc, #212]	@ (80028dc <HAL_UART_MspInit+0x274>)
 8002808:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800280a:	4b33      	ldr	r3, [pc, #204]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 800280c:	2200      	movs	r2, #0
 800280e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002810:	4b31      	ldr	r3, [pc, #196]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 8002812:	2200      	movs	r2, #0
 8002814:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002816:	4b30      	ldr	r3, [pc, #192]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 8002818:	2280      	movs	r2, #128	@ 0x80
 800281a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800281c:	4b2e      	ldr	r3, [pc, #184]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 800281e:	2200      	movs	r2, #0
 8002820:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002822:	4b2d      	ldr	r3, [pc, #180]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 8002824:	2200      	movs	r2, #0
 8002826:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002828:	4b2b      	ldr	r3, [pc, #172]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 800282a:	2220      	movs	r2, #32
 800282c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800282e:	4b2a      	ldr	r3, [pc, #168]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 8002830:	2200      	movs	r2, #0
 8002832:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002834:	4828      	ldr	r0, [pc, #160]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 8002836:	f000 fb27 	bl	8002e88 <HAL_DMA_Init>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d001      	beq.n	8002844 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8002840:	f7ff fdf8 	bl	8002434 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	4a24      	ldr	r2, [pc, #144]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 8002848:	63da      	str	r2, [r3, #60]	@ 0x3c
 800284a:	4a23      	ldr	r2, [pc, #140]	@ (80028d8 <HAL_UART_MspInit+0x270>)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8002850:	4b23      	ldr	r3, [pc, #140]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 8002852:	4a24      	ldr	r2, [pc, #144]	@ (80028e4 <HAL_UART_MspInit+0x27c>)
 8002854:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002856:	4b22      	ldr	r3, [pc, #136]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 8002858:	2210      	movs	r2, #16
 800285a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800285c:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 800285e:	2200      	movs	r2, #0
 8002860:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002862:	4b1f      	ldr	r3, [pc, #124]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 8002864:	2280      	movs	r2, #128	@ 0x80
 8002866:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002868:	4b1d      	ldr	r3, [pc, #116]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 800286a:	2200      	movs	r2, #0
 800286c:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800286e:	4b1c      	ldr	r3, [pc, #112]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 8002870:	2200      	movs	r2, #0
 8002872:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002874:	4b1a      	ldr	r3, [pc, #104]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 8002876:	2200      	movs	r2, #0
 8002878:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800287a:	4b19      	ldr	r3, [pc, #100]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 800287c:	2200      	movs	r2, #0
 800287e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002880:	4817      	ldr	r0, [pc, #92]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 8002882:	f000 fb01 	bl	8002e88 <HAL_DMA_Init>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_UART_MspInit+0x228>
      Error_Handler();
 800288c:	f7ff fdd2 	bl	8002434 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a13      	ldr	r2, [pc, #76]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 8002894:	639a      	str	r2, [r3, #56]	@ 0x38
 8002896:	4a12      	ldr	r2, [pc, #72]	@ (80028e0 <HAL_UART_MspInit+0x278>)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800289c:	2200      	movs	r2, #0
 800289e:	2100      	movs	r1, #0
 80028a0:	2027      	movs	r0, #39	@ 0x27
 80028a2:	f000 faba 	bl	8002e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80028a6:	2027      	movs	r0, #39	@ 0x27
 80028a8:	f000 fad3 	bl	8002e52 <HAL_NVIC_EnableIRQ>
}
 80028ac:	bf00      	nop
 80028ae:	3728      	adds	r7, #40	@ 0x28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40004400 	.word	0x40004400
 80028b8:	40021000 	.word	0x40021000
 80028bc:	40010800 	.word	0x40010800
 80028c0:	200004b0 	.word	0x200004b0
 80028c4:	4002006c 	.word	0x4002006c
 80028c8:	200004f4 	.word	0x200004f4
 80028cc:	40020080 	.word	0x40020080
 80028d0:	40004800 	.word	0x40004800
 80028d4:	40010c00 	.word	0x40010c00
 80028d8:	20000538 	.word	0x20000538
 80028dc:	40020030 	.word	0x40020030
 80028e0:	2000057c 	.word	0x2000057c
 80028e4:	4002001c 	.word	0x4002001c

080028e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028ec:	bf00      	nop
 80028ee:	e7fd      	b.n	80028ec <NMI_Handler+0x4>

080028f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028f4:	bf00      	nop
 80028f6:	e7fd      	b.n	80028f4 <HardFault_Handler+0x4>

080028f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028f8:	b480      	push	{r7}
 80028fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028fc:	bf00      	nop
 80028fe:	e7fd      	b.n	80028fc <MemManage_Handler+0x4>

08002900 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002904:	bf00      	nop
 8002906:	e7fd      	b.n	8002904 <BusFault_Handler+0x4>

08002908 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800290c:	bf00      	nop
 800290e:	e7fd      	b.n	800290c <UsageFault_Handler+0x4>

08002910 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr

0800291c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002920:	bf00      	nop
 8002922:	46bd      	mov	sp, r7
 8002924:	bc80      	pop	{r7}
 8002926:	4770      	bx	lr

08002928 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800292c:	bf00      	nop
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr

08002934 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002938:	f000 f97c 	bl	8002c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800293c:	bf00      	nop
 800293e:	bd80      	pop	{r7, pc}

08002940 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002944:	4802      	ldr	r0, [pc, #8]	@ (8002950 <DMA1_Channel2_IRQHandler+0x10>)
 8002946:	f000 fc0d 	bl	8003164 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	2000057c 	.word	0x2000057c

08002954 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002958:	4802      	ldr	r0, [pc, #8]	@ (8002964 <DMA1_Channel3_IRQHandler+0x10>)
 800295a:	f000 fc03 	bl	8003164 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20000538 	.word	0x20000538

08002968 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800296c:	4802      	ldr	r0, [pc, #8]	@ (8002978 <DMA1_Channel6_IRQHandler+0x10>)
 800296e:	f000 fbf9 	bl	8003164 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	200004b0 	.word	0x200004b0

0800297c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002980:	4802      	ldr	r0, [pc, #8]	@ (800298c <DMA1_Channel7_IRQHandler+0x10>)
 8002982:	f000 fbef 	bl	8003164 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	200004f4 	.word	0x200004f4

08002990 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002994:	4802      	ldr	r0, [pc, #8]	@ (80029a0 <TIM2_IRQHandler+0x10>)
 8002996:	f001 fd71 	bl	800447c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	20000348 	.word	0x20000348

080029a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80029a8:	4802      	ldr	r0, [pc, #8]	@ (80029b4 <USART2_IRQHandler+0x10>)
 80029aa:	f002 fc5d 	bl	8005268 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80029ae:	bf00      	nop
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	20000420 	.word	0x20000420

080029b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80029bc:	4802      	ldr	r0, [pc, #8]	@ (80029c8 <USART3_IRQHandler+0x10>)
 80029be:	f002 fc53 	bl	8005268 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000468 	.word	0x20000468

080029cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return 1;
 80029d0:	2301      	movs	r3, #1
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr

080029da <_kill>:

int _kill(int pid, int sig)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
 80029e2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029e4:	f004 fb20 	bl	8007028 <__errno>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2216      	movs	r2, #22
 80029ec:	601a      	str	r2, [r3, #0]
  return -1;
 80029ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <_exit>:

void _exit (int status)
{
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b082      	sub	sp, #8
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a02:	f04f 31ff 	mov.w	r1, #4294967295
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f7ff ffe7 	bl	80029da <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a0c:	bf00      	nop
 8002a0e:	e7fd      	b.n	8002a0c <_exit+0x12>

08002a10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	617b      	str	r3, [r7, #20]
 8002a20:	e00a      	b.n	8002a38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a22:	f3af 8000 	nop.w
 8002a26:	4601      	mov	r1, r0
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	1c5a      	adds	r2, r3, #1
 8002a2c:	60ba      	str	r2, [r7, #8]
 8002a2e:	b2ca      	uxtb	r2, r1
 8002a30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	3301      	adds	r3, #1
 8002a36:	617b      	str	r3, [r7, #20]
 8002a38:	697a      	ldr	r2, [r7, #20]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	dbf0      	blt.n	8002a22 <_read+0x12>
  }

  return len;
 8002a40:	687b      	ldr	r3, [r7, #4]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3718      	adds	r7, #24
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b086      	sub	sp, #24
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	60f8      	str	r0, [r7, #12]
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	e009      	b.n	8002a70 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	1c5a      	adds	r2, r3, #1
 8002a60:	60ba      	str	r2, [r7, #8]
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	617b      	str	r3, [r7, #20]
 8002a70:	697a      	ldr	r2, [r7, #20]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	dbf1      	blt.n	8002a5c <_write+0x12>
  }
  return len;
 8002a78:	687b      	ldr	r3, [r7, #4]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3718      	adds	r7, #24
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <_close>:

int _close(int file)
{
 8002a82:	b480      	push	{r7}
 8002a84:	b083      	sub	sp, #12
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002a8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr

08002a98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b083      	sub	sp, #12
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002aa8:	605a      	str	r2, [r3, #4]
  return 0;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bc80      	pop	{r7}
 8002ab4:	4770      	bx	lr

08002ab6 <_isatty>:

int _isatty(int file)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b083      	sub	sp, #12
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002abe:	2301      	movs	r3, #1
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bc80      	pop	{r7}
 8002ac8:	4770      	bx	lr

08002aca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002aca:	b480      	push	{r7}
 8002acc:	b085      	sub	sp, #20
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	60f8      	str	r0, [r7, #12]
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bc80      	pop	{r7}
 8002ae0:	4770      	bx	lr
	...

08002ae4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002aec:	4a14      	ldr	r2, [pc, #80]	@ (8002b40 <_sbrk+0x5c>)
 8002aee:	4b15      	ldr	r3, [pc, #84]	@ (8002b44 <_sbrk+0x60>)
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002af8:	4b13      	ldr	r3, [pc, #76]	@ (8002b48 <_sbrk+0x64>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d102      	bne.n	8002b06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b00:	4b11      	ldr	r3, [pc, #68]	@ (8002b48 <_sbrk+0x64>)
 8002b02:	4a12      	ldr	r2, [pc, #72]	@ (8002b4c <_sbrk+0x68>)
 8002b04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b06:	4b10      	ldr	r3, [pc, #64]	@ (8002b48 <_sbrk+0x64>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4413      	add	r3, r2
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d207      	bcs.n	8002b24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b14:	f004 fa88 	bl	8007028 <__errno>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	220c      	movs	r2, #12
 8002b1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b22:	e009      	b.n	8002b38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b24:	4b08      	ldr	r3, [pc, #32]	@ (8002b48 <_sbrk+0x64>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b2a:	4b07      	ldr	r3, [pc, #28]	@ (8002b48 <_sbrk+0x64>)
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4413      	add	r3, r2
 8002b32:	4a05      	ldr	r2, [pc, #20]	@ (8002b48 <_sbrk+0x64>)
 8002b34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b36:	68fb      	ldr	r3, [r7, #12]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20005000 	.word	0x20005000
 8002b44:	00000400 	.word	0x00000400
 8002b48:	200005c0 	.word	0x200005c0
 8002b4c:	20000718 	.word	0x20000718

08002b50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr

08002b5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b5c:	f7ff fff8 	bl	8002b50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b60:	480b      	ldr	r0, [pc, #44]	@ (8002b90 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002b62:	490c      	ldr	r1, [pc, #48]	@ (8002b94 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002b64:	4a0c      	ldr	r2, [pc, #48]	@ (8002b98 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002b66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b68:	e002      	b.n	8002b70 <LoopCopyDataInit>

08002b6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b6e:	3304      	adds	r3, #4

08002b70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b74:	d3f9      	bcc.n	8002b6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b76:	4a09      	ldr	r2, [pc, #36]	@ (8002b9c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002b78:	4c09      	ldr	r4, [pc, #36]	@ (8002ba0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b7c:	e001      	b.n	8002b82 <LoopFillZerobss>

08002b7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b80:	3204      	adds	r2, #4

08002b82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b84:	d3fb      	bcc.n	8002b7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b86:	f004 fa55 	bl	8007034 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b8a:	f7ff f915 	bl	8001db8 <main>
  bx lr
 8002b8e:	4770      	bx	lr
  ldr r0, =_sdata
 8002b90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b94:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002b98:	0800ab98 	.word	0x0800ab98
  ldr r2, =_sbss
 8002b9c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002ba0:	20000714 	.word	0x20000714

08002ba4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ba4:	e7fe      	b.n	8002ba4 <ADC1_2_IRQHandler>
	...

08002ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bac:	4b08      	ldr	r3, [pc, #32]	@ (8002bd0 <HAL_Init+0x28>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a07      	ldr	r2, [pc, #28]	@ (8002bd0 <HAL_Init+0x28>)
 8002bb2:	f043 0310 	orr.w	r3, r3, #16
 8002bb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bb8:	2003      	movs	r0, #3
 8002bba:	f000 f923 	bl	8002e04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bbe:	200f      	movs	r0, #15
 8002bc0:	f000 f808 	bl	8002bd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bc4:	f7ff fc3c 	bl	8002440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40022000 	.word	0x40022000

08002bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bdc:	4b12      	ldr	r3, [pc, #72]	@ (8002c28 <HAL_InitTick+0x54>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	4b12      	ldr	r3, [pc, #72]	@ (8002c2c <HAL_InitTick+0x58>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	4619      	mov	r1, r3
 8002be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bea:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 f93b 	bl	8002e6e <HAL_SYSTICK_Config>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e00e      	b.n	8002c20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2b0f      	cmp	r3, #15
 8002c06:	d80a      	bhi.n	8002c1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c08:	2200      	movs	r2, #0
 8002c0a:	6879      	ldr	r1, [r7, #4]
 8002c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c10:	f000 f903 	bl	8002e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c14:	4a06      	ldr	r2, [pc, #24]	@ (8002c30 <HAL_InitTick+0x5c>)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	e000      	b.n	8002c20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3708      	adds	r7, #8
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20000000 	.word	0x20000000
 8002c2c:	20000008 	.word	0x20000008
 8002c30:	20000004 	.word	0x20000004

08002c34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c38:	4b05      	ldr	r3, [pc, #20]	@ (8002c50 <HAL_IncTick+0x1c>)
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	4b05      	ldr	r3, [pc, #20]	@ (8002c54 <HAL_IncTick+0x20>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4413      	add	r3, r2
 8002c44:	4a03      	ldr	r2, [pc, #12]	@ (8002c54 <HAL_IncTick+0x20>)
 8002c46:	6013      	str	r3, [r2, #0]
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr
 8002c50:	20000008 	.word	0x20000008
 8002c54:	200005c4 	.word	0x200005c4

08002c58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  return uwTick;
 8002c5c:	4b02      	ldr	r3, [pc, #8]	@ (8002c68 <HAL_GetTick+0x10>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr
 8002c68:	200005c4 	.word	0x200005c4

08002c6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f003 0307 	and.w	r3, r3, #7
 8002c7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c88:	4013      	ands	r3, r2
 8002c8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c9e:	4a04      	ldr	r2, [pc, #16]	@ (8002cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	60d3      	str	r3, [r2, #12]
}
 8002ca4:	bf00      	nop
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bc80      	pop	{r7}
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	e000ed00 	.word	0xe000ed00

08002cb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cb8:	4b04      	ldr	r3, [pc, #16]	@ (8002ccc <__NVIC_GetPriorityGrouping+0x18>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	0a1b      	lsrs	r3, r3, #8
 8002cbe:	f003 0307 	and.w	r3, r3, #7
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bc80      	pop	{r7}
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	e000ed00 	.word	0xe000ed00

08002cd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	db0b      	blt.n	8002cfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ce2:	79fb      	ldrb	r3, [r7, #7]
 8002ce4:	f003 021f 	and.w	r2, r3, #31
 8002ce8:	4906      	ldr	r1, [pc, #24]	@ (8002d04 <__NVIC_EnableIRQ+0x34>)
 8002cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	2001      	movs	r0, #1
 8002cf2:	fa00 f202 	lsl.w	r2, r0, r2
 8002cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002cfa:	bf00      	nop
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr
 8002d04:	e000e100 	.word	0xe000e100

08002d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	6039      	str	r1, [r7, #0]
 8002d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	db0a      	blt.n	8002d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	490c      	ldr	r1, [pc, #48]	@ (8002d54 <__NVIC_SetPriority+0x4c>)
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	0112      	lsls	r2, r2, #4
 8002d28:	b2d2      	uxtb	r2, r2
 8002d2a:	440b      	add	r3, r1
 8002d2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d30:	e00a      	b.n	8002d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	4908      	ldr	r1, [pc, #32]	@ (8002d58 <__NVIC_SetPriority+0x50>)
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	f003 030f 	and.w	r3, r3, #15
 8002d3e:	3b04      	subs	r3, #4
 8002d40:	0112      	lsls	r2, r2, #4
 8002d42:	b2d2      	uxtb	r2, r2
 8002d44:	440b      	add	r3, r1
 8002d46:	761a      	strb	r2, [r3, #24]
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	e000e100 	.word	0xe000e100
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b089      	sub	sp, #36	@ 0x24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	f1c3 0307 	rsb	r3, r3, #7
 8002d76:	2b04      	cmp	r3, #4
 8002d78:	bf28      	it	cs
 8002d7a:	2304      	movcs	r3, #4
 8002d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	3304      	adds	r3, #4
 8002d82:	2b06      	cmp	r3, #6
 8002d84:	d902      	bls.n	8002d8c <NVIC_EncodePriority+0x30>
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3b03      	subs	r3, #3
 8002d8a:	e000      	b.n	8002d8e <NVIC_EncodePriority+0x32>
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d90:	f04f 32ff 	mov.w	r2, #4294967295
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	43da      	mvns	r2, r3
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	401a      	ands	r2, r3
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002da4:	f04f 31ff 	mov.w	r1, #4294967295
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dae:	43d9      	mvns	r1, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db4:	4313      	orrs	r3, r2
         );
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3724      	adds	r7, #36	@ 0x24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dd0:	d301      	bcc.n	8002dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e00f      	b.n	8002df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002e00 <SysTick_Config+0x40>)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dde:	210f      	movs	r1, #15
 8002de0:	f04f 30ff 	mov.w	r0, #4294967295
 8002de4:	f7ff ff90 	bl	8002d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002de8:	4b05      	ldr	r3, [pc, #20]	@ (8002e00 <SysTick_Config+0x40>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dee:	4b04      	ldr	r3, [pc, #16]	@ (8002e00 <SysTick_Config+0x40>)
 8002df0:	2207      	movs	r2, #7
 8002df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	e000e010 	.word	0xe000e010

08002e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f7ff ff2d 	bl	8002c6c <__NVIC_SetPriorityGrouping>
}
 8002e12:	bf00      	nop
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b086      	sub	sp, #24
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	4603      	mov	r3, r0
 8002e22:	60b9      	str	r1, [r7, #8]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e2c:	f7ff ff42 	bl	8002cb4 <__NVIC_GetPriorityGrouping>
 8002e30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	68b9      	ldr	r1, [r7, #8]
 8002e36:	6978      	ldr	r0, [r7, #20]
 8002e38:	f7ff ff90 	bl	8002d5c <NVIC_EncodePriority>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e42:	4611      	mov	r1, r2
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff ff5f 	bl	8002d08 <__NVIC_SetPriority>
}
 8002e4a:	bf00      	nop
 8002e4c:	3718      	adds	r7, #24
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	4603      	mov	r3, r0
 8002e5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff ff35 	bl	8002cd0 <__NVIC_EnableIRQ>
}
 8002e66:	bf00      	nop
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b082      	sub	sp, #8
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f7ff ffa2 	bl	8002dc0 <SysTick_Config>
 8002e7c:	4603      	mov	r3, r0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
	...

08002e88 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e90:	2300      	movs	r3, #0
 8002e92:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e043      	b.n	8002f26 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	4b22      	ldr	r3, [pc, #136]	@ (8002f30 <HAL_DMA_Init+0xa8>)
 8002ea6:	4413      	add	r3, r2
 8002ea8:	4a22      	ldr	r2, [pc, #136]	@ (8002f34 <HAL_DMA_Init+0xac>)
 8002eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8002eae:	091b      	lsrs	r3, r3, #4
 8002eb0:	009a      	lsls	r2, r3, #2
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8002f38 <HAL_DMA_Init+0xb0>)
 8002eba:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2202      	movs	r2, #2
 8002ec0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002ed2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002ed6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002ee0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ef8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	69db      	ldr	r3, [r3, #28]
 8002efe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f00:	68fa      	ldr	r2, [r7, #12]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	68fa      	ldr	r2, [r7, #12]
 8002f0c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002f24:	2300      	movs	r3, #0
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3714      	adds	r7, #20
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc80      	pop	{r7}
 8002f2e:	4770      	bx	lr
 8002f30:	bffdfff8 	.word	0xbffdfff8
 8002f34:	cccccccd 	.word	0xcccccccd
 8002f38:	40020000 	.word	0x40020000

08002f3c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
 8002f48:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d101      	bne.n	8002f5c <HAL_DMA_Start_IT+0x20>
 8002f58:	2302      	movs	r3, #2
 8002f5a:	e04b      	b.n	8002ff4 <HAL_DMA_Start_IT+0xb8>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d13a      	bne.n	8002fe6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2202      	movs	r2, #2
 8002f74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 0201 	bic.w	r2, r2, #1
 8002f8c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	68b9      	ldr	r1, [r7, #8]
 8002f94:	68f8      	ldr	r0, [r7, #12]
 8002f96:	f000 f9eb 	bl	8003370 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d008      	beq.n	8002fb4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f042 020e 	orr.w	r2, r2, #14
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	e00f      	b.n	8002fd4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f022 0204 	bic.w	r2, r2, #4
 8002fc2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f042 020a 	orr.w	r2, r2, #10
 8002fd2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f042 0201 	orr.w	r2, r2, #1
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	e005      	b.n	8002ff2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3718      	adds	r7, #24
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003004:	2300      	movs	r3, #0
 8003006:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d008      	beq.n	8003026 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2204      	movs	r2, #4
 8003018:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e020      	b.n	8003068 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 020e 	bic.w	r2, r2, #14
 8003034:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 0201 	bic.w	r2, r2, #1
 8003044:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800304e:	2101      	movs	r1, #1
 8003050:	fa01 f202 	lsl.w	r2, r1, r2
 8003054:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003066:	7bfb      	ldrb	r3, [r7, #15]
}
 8003068:	4618      	mov	r0, r3
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	bc80      	pop	{r7}
 8003070:	4770      	bx	lr
	...

08003074 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800307c:	2300      	movs	r3, #0
 800307e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d005      	beq.n	8003098 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2204      	movs	r2, #4
 8003090:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	73fb      	strb	r3, [r7, #15]
 8003096:	e051      	b.n	800313c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f022 020e 	bic.w	r2, r2, #14
 80030a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 0201 	bic.w	r2, r2, #1
 80030b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a22      	ldr	r2, [pc, #136]	@ (8003148 <HAL_DMA_Abort_IT+0xd4>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d029      	beq.n	8003116 <HAL_DMA_Abort_IT+0xa2>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a21      	ldr	r2, [pc, #132]	@ (800314c <HAL_DMA_Abort_IT+0xd8>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d022      	beq.n	8003112 <HAL_DMA_Abort_IT+0x9e>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a1f      	ldr	r2, [pc, #124]	@ (8003150 <HAL_DMA_Abort_IT+0xdc>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d01a      	beq.n	800310c <HAL_DMA_Abort_IT+0x98>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a1e      	ldr	r2, [pc, #120]	@ (8003154 <HAL_DMA_Abort_IT+0xe0>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d012      	beq.n	8003106 <HAL_DMA_Abort_IT+0x92>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003158 <HAL_DMA_Abort_IT+0xe4>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d00a      	beq.n	8003100 <HAL_DMA_Abort_IT+0x8c>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a1b      	ldr	r2, [pc, #108]	@ (800315c <HAL_DMA_Abort_IT+0xe8>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d102      	bne.n	80030fa <HAL_DMA_Abort_IT+0x86>
 80030f4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80030f8:	e00e      	b.n	8003118 <HAL_DMA_Abort_IT+0xa4>
 80030fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80030fe:	e00b      	b.n	8003118 <HAL_DMA_Abort_IT+0xa4>
 8003100:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003104:	e008      	b.n	8003118 <HAL_DMA_Abort_IT+0xa4>
 8003106:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800310a:	e005      	b.n	8003118 <HAL_DMA_Abort_IT+0xa4>
 800310c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003110:	e002      	b.n	8003118 <HAL_DMA_Abort_IT+0xa4>
 8003112:	2310      	movs	r3, #16
 8003114:	e000      	b.n	8003118 <HAL_DMA_Abort_IT+0xa4>
 8003116:	2301      	movs	r3, #1
 8003118:	4a11      	ldr	r2, [pc, #68]	@ (8003160 <HAL_DMA_Abort_IT+0xec>)
 800311a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	4798      	blx	r3
    } 
  }
  return status;
 800313c:	7bfb      	ldrb	r3, [r7, #15]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40020008 	.word	0x40020008
 800314c:	4002001c 	.word	0x4002001c
 8003150:	40020030 	.word	0x40020030
 8003154:	40020044 	.word	0x40020044
 8003158:	40020058 	.word	0x40020058
 800315c:	4002006c 	.word	0x4002006c
 8003160:	40020000 	.word	0x40020000

08003164 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003180:	2204      	movs	r2, #4
 8003182:	409a      	lsls	r2, r3
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4013      	ands	r3, r2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d04f      	beq.n	800322c <HAL_DMA_IRQHandler+0xc8>
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	2b00      	cmp	r3, #0
 8003194:	d04a      	beq.n	800322c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0320 	and.w	r3, r3, #32
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d107      	bne.n	80031b4 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f022 0204 	bic.w	r2, r2, #4
 80031b2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a66      	ldr	r2, [pc, #408]	@ (8003354 <HAL_DMA_IRQHandler+0x1f0>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d029      	beq.n	8003212 <HAL_DMA_IRQHandler+0xae>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a65      	ldr	r2, [pc, #404]	@ (8003358 <HAL_DMA_IRQHandler+0x1f4>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d022      	beq.n	800320e <HAL_DMA_IRQHandler+0xaa>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a63      	ldr	r2, [pc, #396]	@ (800335c <HAL_DMA_IRQHandler+0x1f8>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d01a      	beq.n	8003208 <HAL_DMA_IRQHandler+0xa4>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a62      	ldr	r2, [pc, #392]	@ (8003360 <HAL_DMA_IRQHandler+0x1fc>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d012      	beq.n	8003202 <HAL_DMA_IRQHandler+0x9e>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a60      	ldr	r2, [pc, #384]	@ (8003364 <HAL_DMA_IRQHandler+0x200>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d00a      	beq.n	80031fc <HAL_DMA_IRQHandler+0x98>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a5f      	ldr	r2, [pc, #380]	@ (8003368 <HAL_DMA_IRQHandler+0x204>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d102      	bne.n	80031f6 <HAL_DMA_IRQHandler+0x92>
 80031f0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80031f4:	e00e      	b.n	8003214 <HAL_DMA_IRQHandler+0xb0>
 80031f6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80031fa:	e00b      	b.n	8003214 <HAL_DMA_IRQHandler+0xb0>
 80031fc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003200:	e008      	b.n	8003214 <HAL_DMA_IRQHandler+0xb0>
 8003202:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003206:	e005      	b.n	8003214 <HAL_DMA_IRQHandler+0xb0>
 8003208:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800320c:	e002      	b.n	8003214 <HAL_DMA_IRQHandler+0xb0>
 800320e:	2340      	movs	r3, #64	@ 0x40
 8003210:	e000      	b.n	8003214 <HAL_DMA_IRQHandler+0xb0>
 8003212:	2304      	movs	r3, #4
 8003214:	4a55      	ldr	r2, [pc, #340]	@ (800336c <HAL_DMA_IRQHandler+0x208>)
 8003216:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800321c:	2b00      	cmp	r3, #0
 800321e:	f000 8094 	beq.w	800334a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800322a:	e08e      	b.n	800334a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003230:	2202      	movs	r2, #2
 8003232:	409a      	lsls	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	4013      	ands	r3, r2
 8003238:	2b00      	cmp	r3, #0
 800323a:	d056      	beq.n	80032ea <HAL_DMA_IRQHandler+0x186>
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d051      	beq.n	80032ea <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0320 	and.w	r3, r3, #32
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10b      	bne.n	800326c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 020a 	bic.w	r2, r2, #10
 8003262:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2201      	movs	r2, #1
 8003268:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a38      	ldr	r2, [pc, #224]	@ (8003354 <HAL_DMA_IRQHandler+0x1f0>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d029      	beq.n	80032ca <HAL_DMA_IRQHandler+0x166>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a37      	ldr	r2, [pc, #220]	@ (8003358 <HAL_DMA_IRQHandler+0x1f4>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d022      	beq.n	80032c6 <HAL_DMA_IRQHandler+0x162>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a35      	ldr	r2, [pc, #212]	@ (800335c <HAL_DMA_IRQHandler+0x1f8>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d01a      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x15c>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a34      	ldr	r2, [pc, #208]	@ (8003360 <HAL_DMA_IRQHandler+0x1fc>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d012      	beq.n	80032ba <HAL_DMA_IRQHandler+0x156>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a32      	ldr	r2, [pc, #200]	@ (8003364 <HAL_DMA_IRQHandler+0x200>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d00a      	beq.n	80032b4 <HAL_DMA_IRQHandler+0x150>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a31      	ldr	r2, [pc, #196]	@ (8003368 <HAL_DMA_IRQHandler+0x204>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d102      	bne.n	80032ae <HAL_DMA_IRQHandler+0x14a>
 80032a8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80032ac:	e00e      	b.n	80032cc <HAL_DMA_IRQHandler+0x168>
 80032ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032b2:	e00b      	b.n	80032cc <HAL_DMA_IRQHandler+0x168>
 80032b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80032b8:	e008      	b.n	80032cc <HAL_DMA_IRQHandler+0x168>
 80032ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80032be:	e005      	b.n	80032cc <HAL_DMA_IRQHandler+0x168>
 80032c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80032c4:	e002      	b.n	80032cc <HAL_DMA_IRQHandler+0x168>
 80032c6:	2320      	movs	r3, #32
 80032c8:	e000      	b.n	80032cc <HAL_DMA_IRQHandler+0x168>
 80032ca:	2302      	movs	r3, #2
 80032cc:	4a27      	ldr	r2, [pc, #156]	@ (800336c <HAL_DMA_IRQHandler+0x208>)
 80032ce:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d034      	beq.n	800334a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80032e8:	e02f      	b.n	800334a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	2208      	movs	r2, #8
 80032f0:	409a      	lsls	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	4013      	ands	r3, r2
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d028      	beq.n	800334c <HAL_DMA_IRQHandler+0x1e8>
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	f003 0308 	and.w	r3, r3, #8
 8003300:	2b00      	cmp	r3, #0
 8003302:	d023      	beq.n	800334c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 020e 	bic.w	r2, r2, #14
 8003312:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800331c:	2101      	movs	r1, #1
 800331e:	fa01 f202 	lsl.w	r2, r1, r2
 8003322:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2201      	movs	r2, #1
 800332e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333e:	2b00      	cmp	r3, #0
 8003340:	d004      	beq.n	800334c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	4798      	blx	r3
    }
  }
  return;
 800334a:	bf00      	nop
 800334c:	bf00      	nop
}
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	40020008 	.word	0x40020008
 8003358:	4002001c 	.word	0x4002001c
 800335c:	40020030 	.word	0x40020030
 8003360:	40020044 	.word	0x40020044
 8003364:	40020058 	.word	0x40020058
 8003368:	4002006c 	.word	0x4002006c
 800336c:	40020000 	.word	0x40020000

08003370 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
 800337c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003386:	2101      	movs	r1, #1
 8003388:	fa01 f202 	lsl.w	r2, r1, r2
 800338c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b10      	cmp	r3, #16
 800339c:	d108      	bne.n	80033b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033ae:	e007      	b.n	80033c0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	60da      	str	r2, [r3, #12]
}
 80033c0:	bf00      	nop
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bc80      	pop	{r7}
 80033c8:	4770      	bx	lr
	...

080033cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b08b      	sub	sp, #44	@ 0x2c
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033d6:	2300      	movs	r3, #0
 80033d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80033da:	2300      	movs	r3, #0
 80033dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033de:	e169      	b.n	80036b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80033e0:	2201      	movs	r2, #1
 80033e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	69fa      	ldr	r2, [r7, #28]
 80033f0:	4013      	ands	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	429a      	cmp	r2, r3
 80033fa:	f040 8158 	bne.w	80036ae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	4a9a      	ldr	r2, [pc, #616]	@ (800366c <HAL_GPIO_Init+0x2a0>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d05e      	beq.n	80034c6 <HAL_GPIO_Init+0xfa>
 8003408:	4a98      	ldr	r2, [pc, #608]	@ (800366c <HAL_GPIO_Init+0x2a0>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d875      	bhi.n	80034fa <HAL_GPIO_Init+0x12e>
 800340e:	4a98      	ldr	r2, [pc, #608]	@ (8003670 <HAL_GPIO_Init+0x2a4>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d058      	beq.n	80034c6 <HAL_GPIO_Init+0xfa>
 8003414:	4a96      	ldr	r2, [pc, #600]	@ (8003670 <HAL_GPIO_Init+0x2a4>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d86f      	bhi.n	80034fa <HAL_GPIO_Init+0x12e>
 800341a:	4a96      	ldr	r2, [pc, #600]	@ (8003674 <HAL_GPIO_Init+0x2a8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d052      	beq.n	80034c6 <HAL_GPIO_Init+0xfa>
 8003420:	4a94      	ldr	r2, [pc, #592]	@ (8003674 <HAL_GPIO_Init+0x2a8>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d869      	bhi.n	80034fa <HAL_GPIO_Init+0x12e>
 8003426:	4a94      	ldr	r2, [pc, #592]	@ (8003678 <HAL_GPIO_Init+0x2ac>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d04c      	beq.n	80034c6 <HAL_GPIO_Init+0xfa>
 800342c:	4a92      	ldr	r2, [pc, #584]	@ (8003678 <HAL_GPIO_Init+0x2ac>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d863      	bhi.n	80034fa <HAL_GPIO_Init+0x12e>
 8003432:	4a92      	ldr	r2, [pc, #584]	@ (800367c <HAL_GPIO_Init+0x2b0>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d046      	beq.n	80034c6 <HAL_GPIO_Init+0xfa>
 8003438:	4a90      	ldr	r2, [pc, #576]	@ (800367c <HAL_GPIO_Init+0x2b0>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d85d      	bhi.n	80034fa <HAL_GPIO_Init+0x12e>
 800343e:	2b12      	cmp	r3, #18
 8003440:	d82a      	bhi.n	8003498 <HAL_GPIO_Init+0xcc>
 8003442:	2b12      	cmp	r3, #18
 8003444:	d859      	bhi.n	80034fa <HAL_GPIO_Init+0x12e>
 8003446:	a201      	add	r2, pc, #4	@ (adr r2, 800344c <HAL_GPIO_Init+0x80>)
 8003448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344c:	080034c7 	.word	0x080034c7
 8003450:	080034a1 	.word	0x080034a1
 8003454:	080034b3 	.word	0x080034b3
 8003458:	080034f5 	.word	0x080034f5
 800345c:	080034fb 	.word	0x080034fb
 8003460:	080034fb 	.word	0x080034fb
 8003464:	080034fb 	.word	0x080034fb
 8003468:	080034fb 	.word	0x080034fb
 800346c:	080034fb 	.word	0x080034fb
 8003470:	080034fb 	.word	0x080034fb
 8003474:	080034fb 	.word	0x080034fb
 8003478:	080034fb 	.word	0x080034fb
 800347c:	080034fb 	.word	0x080034fb
 8003480:	080034fb 	.word	0x080034fb
 8003484:	080034fb 	.word	0x080034fb
 8003488:	080034fb 	.word	0x080034fb
 800348c:	080034fb 	.word	0x080034fb
 8003490:	080034a9 	.word	0x080034a9
 8003494:	080034bd 	.word	0x080034bd
 8003498:	4a79      	ldr	r2, [pc, #484]	@ (8003680 <HAL_GPIO_Init+0x2b4>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d013      	beq.n	80034c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800349e:	e02c      	b.n	80034fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	623b      	str	r3, [r7, #32]
          break;
 80034a6:	e029      	b.n	80034fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	3304      	adds	r3, #4
 80034ae:	623b      	str	r3, [r7, #32]
          break;
 80034b0:	e024      	b.n	80034fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	3308      	adds	r3, #8
 80034b8:	623b      	str	r3, [r7, #32]
          break;
 80034ba:	e01f      	b.n	80034fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	330c      	adds	r3, #12
 80034c2:	623b      	str	r3, [r7, #32]
          break;
 80034c4:	e01a      	b.n	80034fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d102      	bne.n	80034d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80034ce:	2304      	movs	r3, #4
 80034d0:	623b      	str	r3, [r7, #32]
          break;
 80034d2:	e013      	b.n	80034fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	689b      	ldr	r3, [r3, #8]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d105      	bne.n	80034e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034dc:	2308      	movs	r3, #8
 80034de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	69fa      	ldr	r2, [r7, #28]
 80034e4:	611a      	str	r2, [r3, #16]
          break;
 80034e6:	e009      	b.n	80034fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80034e8:	2308      	movs	r3, #8
 80034ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	69fa      	ldr	r2, [r7, #28]
 80034f0:	615a      	str	r2, [r3, #20]
          break;
 80034f2:	e003      	b.n	80034fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80034f4:	2300      	movs	r3, #0
 80034f6:	623b      	str	r3, [r7, #32]
          break;
 80034f8:	e000      	b.n	80034fc <HAL_GPIO_Init+0x130>
          break;
 80034fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	2bff      	cmp	r3, #255	@ 0xff
 8003500:	d801      	bhi.n	8003506 <HAL_GPIO_Init+0x13a>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	e001      	b.n	800350a <HAL_GPIO_Init+0x13e>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	3304      	adds	r3, #4
 800350a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	2bff      	cmp	r3, #255	@ 0xff
 8003510:	d802      	bhi.n	8003518 <HAL_GPIO_Init+0x14c>
 8003512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	e002      	b.n	800351e <HAL_GPIO_Init+0x152>
 8003518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351a:	3b08      	subs	r3, #8
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	210f      	movs	r1, #15
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	fa01 f303 	lsl.w	r3, r1, r3
 800352c:	43db      	mvns	r3, r3
 800352e:	401a      	ands	r2, r3
 8003530:	6a39      	ldr	r1, [r7, #32]
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	fa01 f303 	lsl.w	r3, r1, r3
 8003538:	431a      	orrs	r2, r3
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 80b1 	beq.w	80036ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800354c:	4b4d      	ldr	r3, [pc, #308]	@ (8003684 <HAL_GPIO_Init+0x2b8>)
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	4a4c      	ldr	r2, [pc, #304]	@ (8003684 <HAL_GPIO_Init+0x2b8>)
 8003552:	f043 0301 	orr.w	r3, r3, #1
 8003556:	6193      	str	r3, [r2, #24]
 8003558:	4b4a      	ldr	r3, [pc, #296]	@ (8003684 <HAL_GPIO_Init+0x2b8>)
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	60bb      	str	r3, [r7, #8]
 8003562:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003564:	4a48      	ldr	r2, [pc, #288]	@ (8003688 <HAL_GPIO_Init+0x2bc>)
 8003566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003568:	089b      	lsrs	r3, r3, #2
 800356a:	3302      	adds	r3, #2
 800356c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003570:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003574:	f003 0303 	and.w	r3, r3, #3
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	220f      	movs	r2, #15
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	43db      	mvns	r3, r3
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	4013      	ands	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a40      	ldr	r2, [pc, #256]	@ (800368c <HAL_GPIO_Init+0x2c0>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d013      	beq.n	80035b8 <HAL_GPIO_Init+0x1ec>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4a3f      	ldr	r2, [pc, #252]	@ (8003690 <HAL_GPIO_Init+0x2c4>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d00d      	beq.n	80035b4 <HAL_GPIO_Init+0x1e8>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a3e      	ldr	r2, [pc, #248]	@ (8003694 <HAL_GPIO_Init+0x2c8>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d007      	beq.n	80035b0 <HAL_GPIO_Init+0x1e4>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a3d      	ldr	r2, [pc, #244]	@ (8003698 <HAL_GPIO_Init+0x2cc>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d101      	bne.n	80035ac <HAL_GPIO_Init+0x1e0>
 80035a8:	2303      	movs	r3, #3
 80035aa:	e006      	b.n	80035ba <HAL_GPIO_Init+0x1ee>
 80035ac:	2304      	movs	r3, #4
 80035ae:	e004      	b.n	80035ba <HAL_GPIO_Init+0x1ee>
 80035b0:	2302      	movs	r3, #2
 80035b2:	e002      	b.n	80035ba <HAL_GPIO_Init+0x1ee>
 80035b4:	2301      	movs	r3, #1
 80035b6:	e000      	b.n	80035ba <HAL_GPIO_Init+0x1ee>
 80035b8:	2300      	movs	r3, #0
 80035ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035bc:	f002 0203 	and.w	r2, r2, #3
 80035c0:	0092      	lsls	r2, r2, #2
 80035c2:	4093      	lsls	r3, r2
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80035ca:	492f      	ldr	r1, [pc, #188]	@ (8003688 <HAL_GPIO_Init+0x2bc>)
 80035cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ce:	089b      	lsrs	r3, r3, #2
 80035d0:	3302      	adds	r3, #2
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d006      	beq.n	80035f2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80035e4:	4b2d      	ldr	r3, [pc, #180]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	492c      	ldr	r1, [pc, #176]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	608b      	str	r3, [r1, #8]
 80035f0:	e006      	b.n	8003600 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80035f2:	4b2a      	ldr	r3, [pc, #168]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 80035f4:	689a      	ldr	r2, [r3, #8]
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	43db      	mvns	r3, r3
 80035fa:	4928      	ldr	r1, [pc, #160]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 80035fc:	4013      	ands	r3, r2
 80035fe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d006      	beq.n	800361a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800360c:	4b23      	ldr	r3, [pc, #140]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 800360e:	68da      	ldr	r2, [r3, #12]
 8003610:	4922      	ldr	r1, [pc, #136]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	4313      	orrs	r3, r2
 8003616:	60cb      	str	r3, [r1, #12]
 8003618:	e006      	b.n	8003628 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800361a:	4b20      	ldr	r3, [pc, #128]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 800361c:	68da      	ldr	r2, [r3, #12]
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	43db      	mvns	r3, r3
 8003622:	491e      	ldr	r1, [pc, #120]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 8003624:	4013      	ands	r3, r2
 8003626:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d006      	beq.n	8003642 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003634:	4b19      	ldr	r3, [pc, #100]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	4918      	ldr	r1, [pc, #96]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	4313      	orrs	r3, r2
 800363e:	604b      	str	r3, [r1, #4]
 8003640:	e006      	b.n	8003650 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003642:	4b16      	ldr	r3, [pc, #88]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	43db      	mvns	r3, r3
 800364a:	4914      	ldr	r1, [pc, #80]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 800364c:	4013      	ands	r3, r2
 800364e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d021      	beq.n	80036a0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800365c:	4b0f      	ldr	r3, [pc, #60]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	490e      	ldr	r1, [pc, #56]	@ (800369c <HAL_GPIO_Init+0x2d0>)
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	4313      	orrs	r3, r2
 8003666:	600b      	str	r3, [r1, #0]
 8003668:	e021      	b.n	80036ae <HAL_GPIO_Init+0x2e2>
 800366a:	bf00      	nop
 800366c:	10320000 	.word	0x10320000
 8003670:	10310000 	.word	0x10310000
 8003674:	10220000 	.word	0x10220000
 8003678:	10210000 	.word	0x10210000
 800367c:	10120000 	.word	0x10120000
 8003680:	10110000 	.word	0x10110000
 8003684:	40021000 	.word	0x40021000
 8003688:	40010000 	.word	0x40010000
 800368c:	40010800 	.word	0x40010800
 8003690:	40010c00 	.word	0x40010c00
 8003694:	40011000 	.word	0x40011000
 8003698:	40011400 	.word	0x40011400
 800369c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80036a0:	4b0b      	ldr	r3, [pc, #44]	@ (80036d0 <HAL_GPIO_Init+0x304>)
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	43db      	mvns	r3, r3
 80036a8:	4909      	ldr	r1, [pc, #36]	@ (80036d0 <HAL_GPIO_Init+0x304>)
 80036aa:	4013      	ands	r3, r2
 80036ac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80036ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b0:	3301      	adds	r3, #1
 80036b2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ba:	fa22 f303 	lsr.w	r3, r2, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	f47f ae8e 	bne.w	80033e0 <HAL_GPIO_Init+0x14>
  }
}
 80036c4:	bf00      	nop
 80036c6:	bf00      	nop
 80036c8:	372c      	adds	r7, #44	@ 0x2c
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr
 80036d0:	40010400 	.word	0x40010400

080036d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b086      	sub	sp, #24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e272      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0301 	and.w	r3, r3, #1
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f000 8087 	beq.w	8003802 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036f4:	4b92      	ldr	r3, [pc, #584]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f003 030c 	and.w	r3, r3, #12
 80036fc:	2b04      	cmp	r3, #4
 80036fe:	d00c      	beq.n	800371a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003700:	4b8f      	ldr	r3, [pc, #572]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f003 030c 	and.w	r3, r3, #12
 8003708:	2b08      	cmp	r3, #8
 800370a:	d112      	bne.n	8003732 <HAL_RCC_OscConfig+0x5e>
 800370c:	4b8c      	ldr	r3, [pc, #560]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003718:	d10b      	bne.n	8003732 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800371a:	4b89      	ldr	r3, [pc, #548]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d06c      	beq.n	8003800 <HAL_RCC_OscConfig+0x12c>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d168      	bne.n	8003800 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e24c      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800373a:	d106      	bne.n	800374a <HAL_RCC_OscConfig+0x76>
 800373c:	4b80      	ldr	r3, [pc, #512]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a7f      	ldr	r2, [pc, #508]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003746:	6013      	str	r3, [r2, #0]
 8003748:	e02e      	b.n	80037a8 <HAL_RCC_OscConfig+0xd4>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10c      	bne.n	800376c <HAL_RCC_OscConfig+0x98>
 8003752:	4b7b      	ldr	r3, [pc, #492]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a7a      	ldr	r2, [pc, #488]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003758:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	4b78      	ldr	r3, [pc, #480]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a77      	ldr	r2, [pc, #476]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003764:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003768:	6013      	str	r3, [r2, #0]
 800376a:	e01d      	b.n	80037a8 <HAL_RCC_OscConfig+0xd4>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003774:	d10c      	bne.n	8003790 <HAL_RCC_OscConfig+0xbc>
 8003776:	4b72      	ldr	r3, [pc, #456]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a71      	ldr	r2, [pc, #452]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800377c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003780:	6013      	str	r3, [r2, #0]
 8003782:	4b6f      	ldr	r3, [pc, #444]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a6e      	ldr	r2, [pc, #440]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003788:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800378c:	6013      	str	r3, [r2, #0]
 800378e:	e00b      	b.n	80037a8 <HAL_RCC_OscConfig+0xd4>
 8003790:	4b6b      	ldr	r3, [pc, #428]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a6a      	ldr	r2, [pc, #424]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003796:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800379a:	6013      	str	r3, [r2, #0]
 800379c:	4b68      	ldr	r3, [pc, #416]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a67      	ldr	r2, [pc, #412]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 80037a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d013      	beq.n	80037d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b0:	f7ff fa52 	bl	8002c58 <HAL_GetTick>
 80037b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037b6:	e008      	b.n	80037ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b8:	f7ff fa4e 	bl	8002c58 <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b64      	cmp	r3, #100	@ 0x64
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e200      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ca:	4b5d      	ldr	r3, [pc, #372]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d0f0      	beq.n	80037b8 <HAL_RCC_OscConfig+0xe4>
 80037d6:	e014      	b.n	8003802 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d8:	f7ff fa3e 	bl	8002c58 <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037de:	e008      	b.n	80037f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037e0:	f7ff fa3a 	bl	8002c58 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b64      	cmp	r3, #100	@ 0x64
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e1ec      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037f2:	4b53      	ldr	r3, [pc, #332]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1f0      	bne.n	80037e0 <HAL_RCC_OscConfig+0x10c>
 80037fe:	e000      	b.n	8003802 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003800:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d063      	beq.n	80038d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800380e:	4b4c      	ldr	r3, [pc, #304]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f003 030c 	and.w	r3, r3, #12
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00b      	beq.n	8003832 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800381a:	4b49      	ldr	r3, [pc, #292]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f003 030c 	and.w	r3, r3, #12
 8003822:	2b08      	cmp	r3, #8
 8003824:	d11c      	bne.n	8003860 <HAL_RCC_OscConfig+0x18c>
 8003826:	4b46      	ldr	r3, [pc, #280]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800382e:	2b00      	cmp	r3, #0
 8003830:	d116      	bne.n	8003860 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003832:	4b43      	ldr	r3, [pc, #268]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b00      	cmp	r3, #0
 800383c:	d005      	beq.n	800384a <HAL_RCC_OscConfig+0x176>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	691b      	ldr	r3, [r3, #16]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d001      	beq.n	800384a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e1c0      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800384a:	4b3d      	ldr	r3, [pc, #244]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	4939      	ldr	r1, [pc, #228]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800385a:	4313      	orrs	r3, r2
 800385c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385e:	e03a      	b.n	80038d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d020      	beq.n	80038aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003868:	4b36      	ldr	r3, [pc, #216]	@ (8003944 <HAL_RCC_OscConfig+0x270>)
 800386a:	2201      	movs	r2, #1
 800386c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386e:	f7ff f9f3 	bl	8002c58 <HAL_GetTick>
 8003872:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003874:	e008      	b.n	8003888 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003876:	f7ff f9ef 	bl	8002c58 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b02      	cmp	r3, #2
 8003882:	d901      	bls.n	8003888 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e1a1      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003888:	4b2d      	ldr	r3, [pc, #180]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0302 	and.w	r3, r3, #2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d0f0      	beq.n	8003876 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003894:	4b2a      	ldr	r3, [pc, #168]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	4927      	ldr	r1, [pc, #156]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	600b      	str	r3, [r1, #0]
 80038a8:	e015      	b.n	80038d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038aa:	4b26      	ldr	r3, [pc, #152]	@ (8003944 <HAL_RCC_OscConfig+0x270>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b0:	f7ff f9d2 	bl	8002c58 <HAL_GetTick>
 80038b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038b6:	e008      	b.n	80038ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038b8:	f7ff f9ce 	bl	8002c58 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e180      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d1f0      	bne.n	80038b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f003 0308 	and.w	r3, r3, #8
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d03a      	beq.n	8003958 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d019      	beq.n	800391e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ea:	4b17      	ldr	r3, [pc, #92]	@ (8003948 <HAL_RCC_OscConfig+0x274>)
 80038ec:	2201      	movs	r2, #1
 80038ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f0:	f7ff f9b2 	bl	8002c58 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f8:	f7ff f9ae 	bl	8002c58 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e160      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800390a:	4b0d      	ldr	r3, [pc, #52]	@ (8003940 <HAL_RCC_OscConfig+0x26c>)
 800390c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0f0      	beq.n	80038f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003916:	2001      	movs	r0, #1
 8003918:	f000 face 	bl	8003eb8 <RCC_Delay>
 800391c:	e01c      	b.n	8003958 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800391e:	4b0a      	ldr	r3, [pc, #40]	@ (8003948 <HAL_RCC_OscConfig+0x274>)
 8003920:	2200      	movs	r2, #0
 8003922:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003924:	f7ff f998 	bl	8002c58 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800392a:	e00f      	b.n	800394c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800392c:	f7ff f994 	bl	8002c58 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d908      	bls.n	800394c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e146      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
 800393e:	bf00      	nop
 8003940:	40021000 	.word	0x40021000
 8003944:	42420000 	.word	0x42420000
 8003948:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800394c:	4b92      	ldr	r3, [pc, #584]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 800394e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1e9      	bne.n	800392c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 80a6 	beq.w	8003ab2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003966:	2300      	movs	r3, #0
 8003968:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800396a:	4b8b      	ldr	r3, [pc, #556]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10d      	bne.n	8003992 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003976:	4b88      	ldr	r3, [pc, #544]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	4a87      	ldr	r2, [pc, #540]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 800397c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003980:	61d3      	str	r3, [r2, #28]
 8003982:	4b85      	ldr	r3, [pc, #532]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800398a:	60bb      	str	r3, [r7, #8]
 800398c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800398e:	2301      	movs	r3, #1
 8003990:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003992:	4b82      	ldr	r3, [pc, #520]	@ (8003b9c <HAL_RCC_OscConfig+0x4c8>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800399a:	2b00      	cmp	r3, #0
 800399c:	d118      	bne.n	80039d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800399e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b9c <HAL_RCC_OscConfig+0x4c8>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a7e      	ldr	r2, [pc, #504]	@ (8003b9c <HAL_RCC_OscConfig+0x4c8>)
 80039a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039aa:	f7ff f955 	bl	8002c58 <HAL_GetTick>
 80039ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b0:	e008      	b.n	80039c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039b2:	f7ff f951 	bl	8002c58 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	2b64      	cmp	r3, #100	@ 0x64
 80039be:	d901      	bls.n	80039c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e103      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c4:	4b75      	ldr	r3, [pc, #468]	@ (8003b9c <HAL_RCC_OscConfig+0x4c8>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d0f0      	beq.n	80039b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	2b01      	cmp	r3, #1
 80039d6:	d106      	bne.n	80039e6 <HAL_RCC_OscConfig+0x312>
 80039d8:	4b6f      	ldr	r3, [pc, #444]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	4a6e      	ldr	r2, [pc, #440]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 80039de:	f043 0301 	orr.w	r3, r3, #1
 80039e2:	6213      	str	r3, [r2, #32]
 80039e4:	e02d      	b.n	8003a42 <HAL_RCC_OscConfig+0x36e>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10c      	bne.n	8003a08 <HAL_RCC_OscConfig+0x334>
 80039ee:	4b6a      	ldr	r3, [pc, #424]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 80039f0:	6a1b      	ldr	r3, [r3, #32]
 80039f2:	4a69      	ldr	r2, [pc, #420]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 80039f4:	f023 0301 	bic.w	r3, r3, #1
 80039f8:	6213      	str	r3, [r2, #32]
 80039fa:	4b67      	ldr	r3, [pc, #412]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 80039fc:	6a1b      	ldr	r3, [r3, #32]
 80039fe:	4a66      	ldr	r2, [pc, #408]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a00:	f023 0304 	bic.w	r3, r3, #4
 8003a04:	6213      	str	r3, [r2, #32]
 8003a06:	e01c      	b.n	8003a42 <HAL_RCC_OscConfig+0x36e>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	2b05      	cmp	r3, #5
 8003a0e:	d10c      	bne.n	8003a2a <HAL_RCC_OscConfig+0x356>
 8003a10:	4b61      	ldr	r3, [pc, #388]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	4a60      	ldr	r2, [pc, #384]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a16:	f043 0304 	orr.w	r3, r3, #4
 8003a1a:	6213      	str	r3, [r2, #32]
 8003a1c:	4b5e      	ldr	r3, [pc, #376]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a1e:	6a1b      	ldr	r3, [r3, #32]
 8003a20:	4a5d      	ldr	r2, [pc, #372]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a22:	f043 0301 	orr.w	r3, r3, #1
 8003a26:	6213      	str	r3, [r2, #32]
 8003a28:	e00b      	b.n	8003a42 <HAL_RCC_OscConfig+0x36e>
 8003a2a:	4b5b      	ldr	r3, [pc, #364]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	4a5a      	ldr	r2, [pc, #360]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a30:	f023 0301 	bic.w	r3, r3, #1
 8003a34:	6213      	str	r3, [r2, #32]
 8003a36:	4b58      	ldr	r3, [pc, #352]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a38:	6a1b      	ldr	r3, [r3, #32]
 8003a3a:	4a57      	ldr	r2, [pc, #348]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a3c:	f023 0304 	bic.w	r3, r3, #4
 8003a40:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d015      	beq.n	8003a76 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a4a:	f7ff f905 	bl	8002c58 <HAL_GetTick>
 8003a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a50:	e00a      	b.n	8003a68 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a52:	f7ff f901 	bl	8002c58 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e0b1      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a68:	4b4b      	ldr	r3, [pc, #300]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a6a:	6a1b      	ldr	r3, [r3, #32]
 8003a6c:	f003 0302 	and.w	r3, r3, #2
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0ee      	beq.n	8003a52 <HAL_RCC_OscConfig+0x37e>
 8003a74:	e014      	b.n	8003aa0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a76:	f7ff f8ef 	bl	8002c58 <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a7c:	e00a      	b.n	8003a94 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a7e:	f7ff f8eb 	bl	8002c58 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e09b      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a94:	4b40      	ldr	r3, [pc, #256]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003a96:	6a1b      	ldr	r3, [r3, #32]
 8003a98:	f003 0302 	and.w	r3, r3, #2
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1ee      	bne.n	8003a7e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003aa0:	7dfb      	ldrb	r3, [r7, #23]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d105      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa6:	4b3c      	ldr	r3, [pc, #240]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	4a3b      	ldr	r2, [pc, #236]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003aac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ab0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	69db      	ldr	r3, [r3, #28]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 8087 	beq.w	8003bca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003abc:	4b36      	ldr	r3, [pc, #216]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f003 030c 	and.w	r3, r3, #12
 8003ac4:	2b08      	cmp	r3, #8
 8003ac6:	d061      	beq.n	8003b8c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d146      	bne.n	8003b5e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ad0:	4b33      	ldr	r3, [pc, #204]	@ (8003ba0 <HAL_RCC_OscConfig+0x4cc>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad6:	f7ff f8bf 	bl	8002c58 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ade:	f7ff f8bb 	bl	8002c58 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e06d      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003af0:	4b29      	ldr	r3, [pc, #164]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d1f0      	bne.n	8003ade <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a1b      	ldr	r3, [r3, #32]
 8003b00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b04:	d108      	bne.n	8003b18 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b06:	4b24      	ldr	r3, [pc, #144]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	4921      	ldr	r1, [pc, #132]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b18:	4b1f      	ldr	r3, [pc, #124]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6a19      	ldr	r1, [r3, #32]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b28:	430b      	orrs	r3, r1
 8003b2a:	491b      	ldr	r1, [pc, #108]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ba0 <HAL_RCC_OscConfig+0x4cc>)
 8003b32:	2201      	movs	r2, #1
 8003b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b36:	f7ff f88f 	bl	8002c58 <HAL_GetTick>
 8003b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b3c:	e008      	b.n	8003b50 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b3e:	f7ff f88b 	bl	8002c58 <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d901      	bls.n	8003b50 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e03d      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b50:	4b11      	ldr	r3, [pc, #68]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d0f0      	beq.n	8003b3e <HAL_RCC_OscConfig+0x46a>
 8003b5c:	e035      	b.n	8003bca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b5e:	4b10      	ldr	r3, [pc, #64]	@ (8003ba0 <HAL_RCC_OscConfig+0x4cc>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b64:	f7ff f878 	bl	8002c58 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b6c:	f7ff f874 	bl	8002c58 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e026      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b7e:	4b06      	ldr	r3, [pc, #24]	@ (8003b98 <HAL_RCC_OscConfig+0x4c4>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f0      	bne.n	8003b6c <HAL_RCC_OscConfig+0x498>
 8003b8a:	e01e      	b.n	8003bca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	69db      	ldr	r3, [r3, #28]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d107      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e019      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	40007000 	.word	0x40007000
 8003ba0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd4 <HAL_RCC_OscConfig+0x500>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a1b      	ldr	r3, [r3, #32]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d106      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d001      	beq.n	8003bca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e000      	b.n	8003bcc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3718      	adds	r7, #24
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	40021000 	.word	0x40021000

08003bd8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d101      	bne.n	8003bec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e0d0      	b.n	8003d8e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bec:	4b6a      	ldr	r3, [pc, #424]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c0>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	683a      	ldr	r2, [r7, #0]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d910      	bls.n	8003c1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bfa:	4b67      	ldr	r3, [pc, #412]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c0>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f023 0207 	bic.w	r2, r3, #7
 8003c02:	4965      	ldr	r1, [pc, #404]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c0>)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c0a:	4b63      	ldr	r3, [pc, #396]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c0>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0307 	and.w	r3, r3, #7
 8003c12:	683a      	ldr	r2, [r7, #0]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d001      	beq.n	8003c1c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e0b8      	b.n	8003d8e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 0302 	and.w	r3, r3, #2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d020      	beq.n	8003c6a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0304 	and.w	r3, r3, #4
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d005      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c34:	4b59      	ldr	r3, [pc, #356]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	4a58      	ldr	r2, [pc, #352]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c3a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c3e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0308 	and.w	r3, r3, #8
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d005      	beq.n	8003c58 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c4c:	4b53      	ldr	r3, [pc, #332]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	4a52      	ldr	r2, [pc, #328]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c52:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003c56:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c58:	4b50      	ldr	r3, [pc, #320]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	494d      	ldr	r1, [pc, #308]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d040      	beq.n	8003cf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d107      	bne.n	8003c8e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c7e:	4b47      	ldr	r3, [pc, #284]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d115      	bne.n	8003cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e07f      	b.n	8003d8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d107      	bne.n	8003ca6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c96:	4b41      	ldr	r3, [pc, #260]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d109      	bne.n	8003cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e073      	b.n	8003d8e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ca6:	4b3d      	ldr	r3, [pc, #244]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d101      	bne.n	8003cb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e06b      	b.n	8003d8e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cb6:	4b39      	ldr	r3, [pc, #228]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f023 0203 	bic.w	r2, r3, #3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	4936      	ldr	r1, [pc, #216]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cc8:	f7fe ffc6 	bl	8002c58 <HAL_GetTick>
 8003ccc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cce:	e00a      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cd0:	f7fe ffc2 	bl	8002c58 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e053      	b.n	8003d8e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce6:	4b2d      	ldr	r3, [pc, #180]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f003 020c 	and.w	r2, r3, #12
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d1eb      	bne.n	8003cd0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cf8:	4b27      	ldr	r3, [pc, #156]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c0>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0307 	and.w	r3, r3, #7
 8003d00:	683a      	ldr	r2, [r7, #0]
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d210      	bcs.n	8003d28 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d06:	4b24      	ldr	r3, [pc, #144]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c0>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f023 0207 	bic.w	r2, r3, #7
 8003d0e:	4922      	ldr	r1, [pc, #136]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c0>)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d16:	4b20      	ldr	r3, [pc, #128]	@ (8003d98 <HAL_RCC_ClockConfig+0x1c0>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0307 	and.w	r3, r3, #7
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d001      	beq.n	8003d28 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e032      	b.n	8003d8e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0304 	and.w	r3, r3, #4
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d34:	4b19      	ldr	r3, [pc, #100]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68db      	ldr	r3, [r3, #12]
 8003d40:	4916      	ldr	r1, [pc, #88]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0308 	and.w	r3, r3, #8
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d009      	beq.n	8003d66 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d52:	4b12      	ldr	r3, [pc, #72]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	00db      	lsls	r3, r3, #3
 8003d60:	490e      	ldr	r1, [pc, #56]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d66:	f000 f821 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003d9c <HAL_RCC_ClockConfig+0x1c4>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	091b      	lsrs	r3, r3, #4
 8003d72:	f003 030f 	and.w	r3, r3, #15
 8003d76:	490a      	ldr	r1, [pc, #40]	@ (8003da0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d78:	5ccb      	ldrb	r3, [r1, r3]
 8003d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d7e:	4a09      	ldr	r2, [pc, #36]	@ (8003da4 <HAL_RCC_ClockConfig+0x1cc>)
 8003d80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d82:	4b09      	ldr	r3, [pc, #36]	@ (8003da8 <HAL_RCC_ClockConfig+0x1d0>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7fe ff24 	bl	8002bd4 <HAL_InitTick>

  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	40022000 	.word	0x40022000
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	0800a730 	.word	0x0800a730
 8003da4:	20000000 	.word	0x20000000
 8003da8:	20000004 	.word	0x20000004

08003dac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b087      	sub	sp, #28
 8003db0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003db2:	2300      	movs	r3, #0
 8003db4:	60fb      	str	r3, [r7, #12]
 8003db6:	2300      	movs	r3, #0
 8003db8:	60bb      	str	r3, [r7, #8]
 8003dba:	2300      	movs	r3, #0
 8003dbc:	617b      	str	r3, [r7, #20]
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x94>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f003 030c 	and.w	r3, r3, #12
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	d002      	beq.n	8003ddc <HAL_RCC_GetSysClockFreq+0x30>
 8003dd6:	2b08      	cmp	r3, #8
 8003dd8:	d003      	beq.n	8003de2 <HAL_RCC_GetSysClockFreq+0x36>
 8003dda:	e027      	b.n	8003e2c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ddc:	4b19      	ldr	r3, [pc, #100]	@ (8003e44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dde:	613b      	str	r3, [r7, #16]
      break;
 8003de0:	e027      	b.n	8003e32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	0c9b      	lsrs	r3, r3, #18
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	4a17      	ldr	r2, [pc, #92]	@ (8003e48 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003dec:	5cd3      	ldrb	r3, [r2, r3]
 8003dee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d010      	beq.n	8003e1c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003dfa:	4b11      	ldr	r3, [pc, #68]	@ (8003e40 <HAL_RCC_GetSysClockFreq+0x94>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	0c5b      	lsrs	r3, r3, #17
 8003e00:	f003 0301 	and.w	r3, r3, #1
 8003e04:	4a11      	ldr	r2, [pc, #68]	@ (8003e4c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003e06:	5cd3      	ldrb	r3, [r2, r3]
 8003e08:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8003e44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e0e:	fb03 f202 	mul.w	r2, r3, r2
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e18:	617b      	str	r3, [r7, #20]
 8003e1a:	e004      	b.n	8003e26 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a0c      	ldr	r2, [pc, #48]	@ (8003e50 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003e20:	fb02 f303 	mul.w	r3, r2, r3
 8003e24:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	613b      	str	r3, [r7, #16]
      break;
 8003e2a:	e002      	b.n	8003e32 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e2c:	4b05      	ldr	r3, [pc, #20]	@ (8003e44 <HAL_RCC_GetSysClockFreq+0x98>)
 8003e2e:	613b      	str	r3, [r7, #16]
      break;
 8003e30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e32:	693b      	ldr	r3, [r7, #16]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	371c      	adds	r7, #28
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	40021000 	.word	0x40021000
 8003e44:	007a1200 	.word	0x007a1200
 8003e48:	0800a748 	.word	0x0800a748
 8003e4c:	0800a758 	.word	0x0800a758
 8003e50:	003d0900 	.word	0x003d0900

08003e54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e54:	b480      	push	{r7}
 8003e56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e58:	4b02      	ldr	r3, [pc, #8]	@ (8003e64 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc80      	pop	{r7}
 8003e62:	4770      	bx	lr
 8003e64:	20000000 	.word	0x20000000

08003e68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e6c:	f7ff fff2 	bl	8003e54 <HAL_RCC_GetHCLKFreq>
 8003e70:	4602      	mov	r2, r0
 8003e72:	4b05      	ldr	r3, [pc, #20]	@ (8003e88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	0a1b      	lsrs	r3, r3, #8
 8003e78:	f003 0307 	and.w	r3, r3, #7
 8003e7c:	4903      	ldr	r1, [pc, #12]	@ (8003e8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e7e:	5ccb      	ldrb	r3, [r1, r3]
 8003e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	40021000 	.word	0x40021000
 8003e8c:	0800a740 	.word	0x0800a740

08003e90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e94:	f7ff ffde 	bl	8003e54 <HAL_RCC_GetHCLKFreq>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	4b05      	ldr	r3, [pc, #20]	@ (8003eb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	0adb      	lsrs	r3, r3, #11
 8003ea0:	f003 0307 	and.w	r3, r3, #7
 8003ea4:	4903      	ldr	r1, [pc, #12]	@ (8003eb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ea6:	5ccb      	ldrb	r3, [r1, r3]
 8003ea8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	0800a740 	.word	0x0800a740

08003eb8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8003eec <RCC_Delay+0x34>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a0a      	ldr	r2, [pc, #40]	@ (8003ef0 <RCC_Delay+0x38>)
 8003ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eca:	0a5b      	lsrs	r3, r3, #9
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	fb02 f303 	mul.w	r3, r2, r3
 8003ed2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ed4:	bf00      	nop
  }
  while (Delay --);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	1e5a      	subs	r2, r3, #1
 8003eda:	60fa      	str	r2, [r7, #12]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1f9      	bne.n	8003ed4 <RCC_Delay+0x1c>
}
 8003ee0:	bf00      	nop
 8003ee2:	bf00      	nop
 8003ee4:	3714      	adds	r7, #20
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr
 8003eec:	20000000 	.word	0x20000000
 8003ef0:	10624dd3 	.word	0x10624dd3

08003ef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e041      	b.n	8003f8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d106      	bne.n	8003f20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7fe fae0 	bl	80024e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3304      	adds	r3, #4
 8003f30:	4619      	mov	r1, r3
 8003f32:	4610      	mov	r0, r2
 8003f34:	f000 fd40 	bl	80049b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
	...

08003f94 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b085      	sub	sp, #20
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d001      	beq.n	8003fac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e03a      	b.n	8004022 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f042 0201 	orr.w	r2, r2, #1
 8003fc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a18      	ldr	r2, [pc, #96]	@ (800402c <HAL_TIM_Base_Start_IT+0x98>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00e      	beq.n	8003fec <HAL_TIM_Base_Start_IT+0x58>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fd6:	d009      	beq.n	8003fec <HAL_TIM_Base_Start_IT+0x58>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a14      	ldr	r2, [pc, #80]	@ (8004030 <HAL_TIM_Base_Start_IT+0x9c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d004      	beq.n	8003fec <HAL_TIM_Base_Start_IT+0x58>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a13      	ldr	r2, [pc, #76]	@ (8004034 <HAL_TIM_Base_Start_IT+0xa0>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d111      	bne.n	8004010 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b06      	cmp	r3, #6
 8003ffc:	d010      	beq.n	8004020 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0201 	orr.w	r2, r2, #1
 800400c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800400e:	e007      	b.n	8004020 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f042 0201 	orr.w	r2, r2, #1
 800401e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr
 800402c:	40012c00 	.word	0x40012c00
 8004030:	40000400 	.word	0x40000400
 8004034:	40000800 	.word	0x40000800

08004038 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e041      	b.n	80040ce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d106      	bne.n	8004064 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f7fe fa20 	bl	80024a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2202      	movs	r2, #2
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3304      	adds	r3, #4
 8004074:	4619      	mov	r1, r3
 8004076:	4610      	mov	r0, r2
 8004078:	f000 fc9e 	bl	80049b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
	...

080040d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d109      	bne.n	80040fc <HAL_TIM_PWM_Start+0x24>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	bf14      	ite	ne
 80040f4:	2301      	movne	r3, #1
 80040f6:	2300      	moveq	r3, #0
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	e022      	b.n	8004142 <HAL_TIM_PWM_Start+0x6a>
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d109      	bne.n	8004116 <HAL_TIM_PWM_Start+0x3e>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b01      	cmp	r3, #1
 800410c:	bf14      	ite	ne
 800410e:	2301      	movne	r3, #1
 8004110:	2300      	moveq	r3, #0
 8004112:	b2db      	uxtb	r3, r3
 8004114:	e015      	b.n	8004142 <HAL_TIM_PWM_Start+0x6a>
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	2b08      	cmp	r3, #8
 800411a:	d109      	bne.n	8004130 <HAL_TIM_PWM_Start+0x58>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004122:	b2db      	uxtb	r3, r3
 8004124:	2b01      	cmp	r3, #1
 8004126:	bf14      	ite	ne
 8004128:	2301      	movne	r3, #1
 800412a:	2300      	moveq	r3, #0
 800412c:	b2db      	uxtb	r3, r3
 800412e:	e008      	b.n	8004142 <HAL_TIM_PWM_Start+0x6a>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2b01      	cmp	r3, #1
 800413a:	bf14      	ite	ne
 800413c:	2301      	movne	r3, #1
 800413e:	2300      	moveq	r3, #0
 8004140:	b2db      	uxtb	r3, r3
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e05e      	b.n	8004208 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d104      	bne.n	800415a <HAL_TIM_PWM_Start+0x82>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004158:	e013      	b.n	8004182 <HAL_TIM_PWM_Start+0xaa>
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	2b04      	cmp	r3, #4
 800415e:	d104      	bne.n	800416a <HAL_TIM_PWM_Start+0x92>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2202      	movs	r2, #2
 8004164:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004168:	e00b      	b.n	8004182 <HAL_TIM_PWM_Start+0xaa>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	2b08      	cmp	r3, #8
 800416e:	d104      	bne.n	800417a <HAL_TIM_PWM_Start+0xa2>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2202      	movs	r2, #2
 8004174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004178:	e003      	b.n	8004182 <HAL_TIM_PWM_Start+0xaa>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2202      	movs	r2, #2
 800417e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2201      	movs	r2, #1
 8004188:	6839      	ldr	r1, [r7, #0]
 800418a:	4618      	mov	r0, r3
 800418c:	f000 fea0 	bl	8004ed0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a1e      	ldr	r2, [pc, #120]	@ (8004210 <HAL_TIM_PWM_Start+0x138>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d107      	bne.n	80041aa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a18      	ldr	r2, [pc, #96]	@ (8004210 <HAL_TIM_PWM_Start+0x138>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d00e      	beq.n	80041d2 <HAL_TIM_PWM_Start+0xfa>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041bc:	d009      	beq.n	80041d2 <HAL_TIM_PWM_Start+0xfa>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a14      	ldr	r2, [pc, #80]	@ (8004214 <HAL_TIM_PWM_Start+0x13c>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d004      	beq.n	80041d2 <HAL_TIM_PWM_Start+0xfa>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a12      	ldr	r2, [pc, #72]	@ (8004218 <HAL_TIM_PWM_Start+0x140>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d111      	bne.n	80041f6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f003 0307 	and.w	r3, r3, #7
 80041dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2b06      	cmp	r3, #6
 80041e2:	d010      	beq.n	8004206 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f042 0201 	orr.w	r2, r2, #1
 80041f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041f4:	e007      	b.n	8004206 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f042 0201 	orr.w	r2, r2, #1
 8004204:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004206:	2300      	movs	r3, #0
}
 8004208:	4618      	mov	r0, r3
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}
 8004210:	40012c00 	.word	0x40012c00
 8004214:	40000400 	.word	0x40000400
 8004218:	40000800 	.word	0x40000800

0800421c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b086      	sub	sp, #24
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
 8004224:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d101      	bne.n	8004230 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e093      	b.n	8004358 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004236:	b2db      	uxtb	r3, r3
 8004238:	2b00      	cmp	r3, #0
 800423a:	d106      	bne.n	800424a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f7fe f96f 	bl	8002528 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2202      	movs	r2, #2
 800424e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	687a      	ldr	r2, [r7, #4]
 800425a:	6812      	ldr	r2, [r2, #0]
 800425c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004260:	f023 0307 	bic.w	r3, r3, #7
 8004264:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	3304      	adds	r3, #4
 800426e:	4619      	mov	r1, r3
 8004270:	4610      	mov	r0, r2
 8004272:	f000 fba1 	bl	80049b8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800429e:	f023 0303 	bic.w	r3, r3, #3
 80042a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	689a      	ldr	r2, [r3, #8]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	021b      	lsls	r3, r3, #8
 80042ae:	4313      	orrs	r3, r2
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80042bc:	f023 030c 	bic.w	r3, r3, #12
 80042c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80042c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	68da      	ldr	r2, [r3, #12]
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	69db      	ldr	r3, [r3, #28]
 80042d6:	021b      	lsls	r3, r3, #8
 80042d8:	4313      	orrs	r3, r2
 80042da:	693a      	ldr	r2, [r7, #16]
 80042dc:	4313      	orrs	r3, r2
 80042de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	011a      	lsls	r2, r3, #4
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	031b      	lsls	r3, r3, #12
 80042ec:	4313      	orrs	r3, r2
 80042ee:	693a      	ldr	r2, [r7, #16]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80042fa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	685a      	ldr	r2, [r3, #4]
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	011b      	lsls	r3, r3, #4
 8004306:	4313      	orrs	r3, r2
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	4313      	orrs	r3, r2
 800430c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2201      	movs	r2, #1
 8004332:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2201      	movs	r2, #1
 8004342:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3718      	adds	r7, #24
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004370:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004378:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004380:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004388:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d110      	bne.n	80043b2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004390:	7bfb      	ldrb	r3, [r7, #15]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d102      	bne.n	800439c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004396:	7b7b      	ldrb	r3, [r7, #13]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d001      	beq.n	80043a0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e069      	b.n	8004474 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2202      	movs	r2, #2
 80043a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2202      	movs	r2, #2
 80043ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043b0:	e031      	b.n	8004416 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	2b04      	cmp	r3, #4
 80043b6:	d110      	bne.n	80043da <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80043b8:	7bbb      	ldrb	r3, [r7, #14]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d102      	bne.n	80043c4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80043be:	7b3b      	ldrb	r3, [r7, #12]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d001      	beq.n	80043c8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e055      	b.n	8004474 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2202      	movs	r2, #2
 80043cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2202      	movs	r2, #2
 80043d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043d8:	e01d      	b.n	8004416 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d108      	bne.n	80043f2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80043e0:	7bbb      	ldrb	r3, [r7, #14]
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d105      	bne.n	80043f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80043e6:	7b7b      	ldrb	r3, [r7, #13]
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d102      	bne.n	80043f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80043ec:	7b3b      	ldrb	r3, [r7, #12]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d001      	beq.n	80043f6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e03e      	b.n	8004474 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2202      	movs	r2, #2
 80043fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2202      	movs	r2, #2
 8004402:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2202      	movs	r2, #2
 800440a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2202      	movs	r2, #2
 8004412:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_TIM_Encoder_Start+0xc4>
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	2b04      	cmp	r3, #4
 8004420:	d008      	beq.n	8004434 <HAL_TIM_Encoder_Start+0xd4>
 8004422:	e00f      	b.n	8004444 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2201      	movs	r2, #1
 800442a:	2100      	movs	r1, #0
 800442c:	4618      	mov	r0, r3
 800442e:	f000 fd4f 	bl	8004ed0 <TIM_CCxChannelCmd>
      break;
 8004432:	e016      	b.n	8004462 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2201      	movs	r2, #1
 800443a:	2104      	movs	r1, #4
 800443c:	4618      	mov	r0, r3
 800443e:	f000 fd47 	bl	8004ed0 <TIM_CCxChannelCmd>
      break;
 8004442:	e00e      	b.n	8004462 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2201      	movs	r2, #1
 800444a:	2100      	movs	r1, #0
 800444c:	4618      	mov	r0, r3
 800444e:	f000 fd3f 	bl	8004ed0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2201      	movs	r2, #1
 8004458:	2104      	movs	r1, #4
 800445a:	4618      	mov	r0, r3
 800445c:	f000 fd38 	bl	8004ed0 <TIM_CCxChannelCmd>
      break;
 8004460:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f042 0201 	orr.w	r2, r2, #1
 8004470:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3710      	adds	r7, #16
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d020      	beq.n	80044e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d01b      	beq.n	80044e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0202 	mvn.w	r2, #2
 80044b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	f003 0303 	and.w	r3, r3, #3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 fa5a 	bl	8004980 <HAL_TIM_IC_CaptureCallback>
 80044cc:	e005      	b.n	80044da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 fa4d 	bl	800496e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 fa5c 	bl	8004992 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f003 0304 	and.w	r3, r3, #4
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d020      	beq.n	800452c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f003 0304 	and.w	r3, r3, #4
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d01b      	beq.n	800452c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0204 	mvn.w	r2, #4
 80044fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2202      	movs	r2, #2
 8004502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 fa34 	bl	8004980 <HAL_TIM_IC_CaptureCallback>
 8004518:	e005      	b.n	8004526 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 fa27 	bl	800496e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 fa36 	bl	8004992 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0308 	and.w	r3, r3, #8
 8004532:	2b00      	cmp	r3, #0
 8004534:	d020      	beq.n	8004578 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d01b      	beq.n	8004578 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0208 	mvn.w	r2, #8
 8004548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2204      	movs	r2, #4
 800454e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	69db      	ldr	r3, [r3, #28]
 8004556:	f003 0303 	and.w	r3, r3, #3
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 fa0e 	bl	8004980 <HAL_TIM_IC_CaptureCallback>
 8004564:	e005      	b.n	8004572 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 fa01 	bl	800496e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 fa10 	bl	8004992 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f003 0310 	and.w	r3, r3, #16
 800457e:	2b00      	cmp	r3, #0
 8004580:	d020      	beq.n	80045c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f003 0310 	and.w	r3, r3, #16
 8004588:	2b00      	cmp	r3, #0
 800458a:	d01b      	beq.n	80045c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f06f 0210 	mvn.w	r2, #16
 8004594:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2208      	movs	r2, #8
 800459a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 f9e8 	bl	8004980 <HAL_TIM_IC_CaptureCallback>
 80045b0:	e005      	b.n	80045be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f9db 	bl	800496e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f000 f9ea 	bl	8004992 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00c      	beq.n	80045e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d007      	beq.n	80045e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f06f 0201 	mvn.w	r2, #1
 80045e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7fd fb8a 	bl	8001cfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d00c      	beq.n	800460c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d007      	beq.n	800460c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004604:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 fd3e 	bl	8005088 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00c      	beq.n	8004630 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800461c:	2b00      	cmp	r3, #0
 800461e:	d007      	beq.n	8004630 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 f9ba 	bl	80049a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	f003 0320 	and.w	r3, r3, #32
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00c      	beq.n	8004654 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f003 0320 	and.w	r3, r3, #32
 8004640:	2b00      	cmp	r3, #0
 8004642:	d007      	beq.n	8004654 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f06f 0220 	mvn.w	r2, #32
 800464c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 fd11 	bl	8005076 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004654:	bf00      	nop
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004668:	2300      	movs	r3, #0
 800466a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004672:	2b01      	cmp	r3, #1
 8004674:	d101      	bne.n	800467a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004676:	2302      	movs	r3, #2
 8004678:	e0ae      	b.n	80047d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2201      	movs	r2, #1
 800467e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2b0c      	cmp	r3, #12
 8004686:	f200 809f 	bhi.w	80047c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800468a:	a201      	add	r2, pc, #4	@ (adr r2, 8004690 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800468c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004690:	080046c5 	.word	0x080046c5
 8004694:	080047c9 	.word	0x080047c9
 8004698:	080047c9 	.word	0x080047c9
 800469c:	080047c9 	.word	0x080047c9
 80046a0:	08004705 	.word	0x08004705
 80046a4:	080047c9 	.word	0x080047c9
 80046a8:	080047c9 	.word	0x080047c9
 80046ac:	080047c9 	.word	0x080047c9
 80046b0:	08004747 	.word	0x08004747
 80046b4:	080047c9 	.word	0x080047c9
 80046b8:	080047c9 	.word	0x080047c9
 80046bc:	080047c9 	.word	0x080047c9
 80046c0:	08004787 	.word	0x08004787
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68b9      	ldr	r1, [r7, #8]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 f9e2 	bl	8004a94 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	699a      	ldr	r2, [r3, #24]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f042 0208 	orr.w	r2, r2, #8
 80046de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	699a      	ldr	r2, [r3, #24]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 0204 	bic.w	r2, r2, #4
 80046ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6999      	ldr	r1, [r3, #24]
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	691a      	ldr	r2, [r3, #16]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	430a      	orrs	r2, r1
 8004700:	619a      	str	r2, [r3, #24]
      break;
 8004702:	e064      	b.n	80047ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	68b9      	ldr	r1, [r7, #8]
 800470a:	4618      	mov	r0, r3
 800470c:	f000 fa28 	bl	8004b60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	699a      	ldr	r2, [r3, #24]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800471e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	699a      	ldr	r2, [r3, #24]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800472e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6999      	ldr	r1, [r3, #24]
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	021a      	lsls	r2, r3, #8
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	430a      	orrs	r2, r1
 8004742:	619a      	str	r2, [r3, #24]
      break;
 8004744:	e043      	b.n	80047ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	68b9      	ldr	r1, [r7, #8]
 800474c:	4618      	mov	r0, r3
 800474e:	f000 fa71 	bl	8004c34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	69da      	ldr	r2, [r3, #28]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f042 0208 	orr.w	r2, r2, #8
 8004760:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69da      	ldr	r2, [r3, #28]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0204 	bic.w	r2, r2, #4
 8004770:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	69d9      	ldr	r1, [r3, #28]
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	691a      	ldr	r2, [r3, #16]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	430a      	orrs	r2, r1
 8004782:	61da      	str	r2, [r3, #28]
      break;
 8004784:	e023      	b.n	80047ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	68b9      	ldr	r1, [r7, #8]
 800478c:	4618      	mov	r0, r3
 800478e:	f000 fabb 	bl	8004d08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	69da      	ldr	r2, [r3, #28]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	69da      	ldr	r2, [r3, #28]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	69d9      	ldr	r1, [r3, #28]
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	021a      	lsls	r2, r3, #8
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	61da      	str	r2, [r3, #28]
      break;
 80047c6:	e002      	b.n	80047ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	75fb      	strb	r3, [r7, #23]
      break;
 80047cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3718      	adds	r7, #24
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_TIM_ConfigClockSource+0x1c>
 80047f8:	2302      	movs	r3, #2
 80047fa:	e0b4      	b.n	8004966 <HAL_TIM_ConfigClockSource+0x186>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800481a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004822:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68ba      	ldr	r2, [r7, #8]
 800482a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004834:	d03e      	beq.n	80048b4 <HAL_TIM_ConfigClockSource+0xd4>
 8004836:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800483a:	f200 8087 	bhi.w	800494c <HAL_TIM_ConfigClockSource+0x16c>
 800483e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004842:	f000 8086 	beq.w	8004952 <HAL_TIM_ConfigClockSource+0x172>
 8004846:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800484a:	d87f      	bhi.n	800494c <HAL_TIM_ConfigClockSource+0x16c>
 800484c:	2b70      	cmp	r3, #112	@ 0x70
 800484e:	d01a      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0xa6>
 8004850:	2b70      	cmp	r3, #112	@ 0x70
 8004852:	d87b      	bhi.n	800494c <HAL_TIM_ConfigClockSource+0x16c>
 8004854:	2b60      	cmp	r3, #96	@ 0x60
 8004856:	d050      	beq.n	80048fa <HAL_TIM_ConfigClockSource+0x11a>
 8004858:	2b60      	cmp	r3, #96	@ 0x60
 800485a:	d877      	bhi.n	800494c <HAL_TIM_ConfigClockSource+0x16c>
 800485c:	2b50      	cmp	r3, #80	@ 0x50
 800485e:	d03c      	beq.n	80048da <HAL_TIM_ConfigClockSource+0xfa>
 8004860:	2b50      	cmp	r3, #80	@ 0x50
 8004862:	d873      	bhi.n	800494c <HAL_TIM_ConfigClockSource+0x16c>
 8004864:	2b40      	cmp	r3, #64	@ 0x40
 8004866:	d058      	beq.n	800491a <HAL_TIM_ConfigClockSource+0x13a>
 8004868:	2b40      	cmp	r3, #64	@ 0x40
 800486a:	d86f      	bhi.n	800494c <HAL_TIM_ConfigClockSource+0x16c>
 800486c:	2b30      	cmp	r3, #48	@ 0x30
 800486e:	d064      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x15a>
 8004870:	2b30      	cmp	r3, #48	@ 0x30
 8004872:	d86b      	bhi.n	800494c <HAL_TIM_ConfigClockSource+0x16c>
 8004874:	2b20      	cmp	r3, #32
 8004876:	d060      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x15a>
 8004878:	2b20      	cmp	r3, #32
 800487a:	d867      	bhi.n	800494c <HAL_TIM_ConfigClockSource+0x16c>
 800487c:	2b00      	cmp	r3, #0
 800487e:	d05c      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x15a>
 8004880:	2b10      	cmp	r3, #16
 8004882:	d05a      	beq.n	800493a <HAL_TIM_ConfigClockSource+0x15a>
 8004884:	e062      	b.n	800494c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004896:	f000 fafc 	bl	8004e92 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	609a      	str	r2, [r3, #8]
      break;
 80048b2:	e04f      	b.n	8004954 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048c4:	f000 fae5 	bl	8004e92 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689a      	ldr	r2, [r3, #8]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048d6:	609a      	str	r2, [r3, #8]
      break;
 80048d8:	e03c      	b.n	8004954 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048e6:	461a      	mov	r2, r3
 80048e8:	f000 fa5c 	bl	8004da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2150      	movs	r1, #80	@ 0x50
 80048f2:	4618      	mov	r0, r3
 80048f4:	f000 fab3 	bl	8004e5e <TIM_ITRx_SetConfig>
      break;
 80048f8:	e02c      	b.n	8004954 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004906:	461a      	mov	r2, r3
 8004908:	f000 fa7a 	bl	8004e00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2160      	movs	r1, #96	@ 0x60
 8004912:	4618      	mov	r0, r3
 8004914:	f000 faa3 	bl	8004e5e <TIM_ITRx_SetConfig>
      break;
 8004918:	e01c      	b.n	8004954 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004926:	461a      	mov	r2, r3
 8004928:	f000 fa3c 	bl	8004da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2140      	movs	r1, #64	@ 0x40
 8004932:	4618      	mov	r0, r3
 8004934:	f000 fa93 	bl	8004e5e <TIM_ITRx_SetConfig>
      break;
 8004938:	e00c      	b.n	8004954 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4619      	mov	r1, r3
 8004944:	4610      	mov	r0, r2
 8004946:	f000 fa8a 	bl	8004e5e <TIM_ITRx_SetConfig>
      break;
 800494a:	e003      	b.n	8004954 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	73fb      	strb	r3, [r7, #15]
      break;
 8004950:	e000      	b.n	8004954 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004952:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004964:	7bfb      	ldrb	r3, [r7, #15]
}
 8004966:	4618      	mov	r0, r3
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800496e:	b480      	push	{r7}
 8004970:	b083      	sub	sp, #12
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004976:	bf00      	nop
 8004978:	370c      	adds	r7, #12
 800497a:	46bd      	mov	sp, r7
 800497c:	bc80      	pop	{r7}
 800497e:	4770      	bx	lr

08004980 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	bc80      	pop	{r7}
 8004990:	4770      	bx	lr

08004992 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004992:	b480      	push	{r7}
 8004994:	b083      	sub	sp, #12
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800499a:	bf00      	nop
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	bc80      	pop	{r7}
 80049a2:	4770      	bx	lr

080049a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b083      	sub	sp, #12
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049ac:	bf00      	nop
 80049ae:	370c      	adds	r7, #12
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bc80      	pop	{r7}
 80049b4:	4770      	bx	lr
	...

080049b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	4a2f      	ldr	r2, [pc, #188]	@ (8004a88 <TIM_Base_SetConfig+0xd0>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d00b      	beq.n	80049e8 <TIM_Base_SetConfig+0x30>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049d6:	d007      	beq.n	80049e8 <TIM_Base_SetConfig+0x30>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a2c      	ldr	r2, [pc, #176]	@ (8004a8c <TIM_Base_SetConfig+0xd4>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d003      	beq.n	80049e8 <TIM_Base_SetConfig+0x30>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	4a2b      	ldr	r2, [pc, #172]	@ (8004a90 <TIM_Base_SetConfig+0xd8>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d108      	bne.n	80049fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	68fa      	ldr	r2, [r7, #12]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a22      	ldr	r2, [pc, #136]	@ (8004a88 <TIM_Base_SetConfig+0xd0>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d00b      	beq.n	8004a1a <TIM_Base_SetConfig+0x62>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a08:	d007      	beq.n	8004a1a <TIM_Base_SetConfig+0x62>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a1f      	ldr	r2, [pc, #124]	@ (8004a8c <TIM_Base_SetConfig+0xd4>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d003      	beq.n	8004a1a <TIM_Base_SetConfig+0x62>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a1e      	ldr	r2, [pc, #120]	@ (8004a90 <TIM_Base_SetConfig+0xd8>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d108      	bne.n	8004a2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	689a      	ldr	r2, [r3, #8]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a0d      	ldr	r2, [pc, #52]	@ (8004a88 <TIM_Base_SetConfig+0xd0>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d103      	bne.n	8004a60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	691a      	ldr	r2, [r3, #16]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	f003 0301 	and.w	r3, r3, #1
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d005      	beq.n	8004a7e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	f023 0201 	bic.w	r2, r3, #1
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	611a      	str	r2, [r3, #16]
  }
}
 8004a7e:	bf00      	nop
 8004a80:	3714      	adds	r7, #20
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bc80      	pop	{r7}
 8004a86:	4770      	bx	lr
 8004a88:	40012c00 	.word	0x40012c00
 8004a8c:	40000400 	.word	0x40000400
 8004a90:	40000800 	.word	0x40000800

08004a94 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b087      	sub	sp, #28
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
 8004aa8:	f023 0201 	bic.w	r2, r3, #1
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f023 0303 	bic.w	r3, r3, #3
 8004aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	f023 0302 	bic.w	r3, r3, #2
 8004adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a1c      	ldr	r2, [pc, #112]	@ (8004b5c <TIM_OC1_SetConfig+0xc8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d10c      	bne.n	8004b0a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	f023 0308 	bic.w	r3, r3, #8
 8004af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	697a      	ldr	r2, [r7, #20]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f023 0304 	bic.w	r3, r3, #4
 8004b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a13      	ldr	r2, [pc, #76]	@ (8004b5c <TIM_OC1_SetConfig+0xc8>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d111      	bne.n	8004b36 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68fa      	ldr	r2, [r7, #12]
 8004b40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	621a      	str	r2, [r3, #32]
}
 8004b50:	bf00      	nop
 8004b52:	371c      	adds	r7, #28
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bc80      	pop	{r7}
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40012c00 	.word	0x40012c00

08004b60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b087      	sub	sp, #28
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	f023 0210 	bic.w	r2, r3, #16
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	699b      	ldr	r3, [r3, #24]
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	021b      	lsls	r3, r3, #8
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f023 0320 	bic.w	r3, r3, #32
 8004baa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	011b      	lsls	r3, r3, #4
 8004bb2:	697a      	ldr	r2, [r7, #20]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a1d      	ldr	r2, [pc, #116]	@ (8004c30 <TIM_OC2_SetConfig+0xd0>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d10d      	bne.n	8004bdc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	011b      	lsls	r3, r3, #4
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a14      	ldr	r2, [pc, #80]	@ (8004c30 <TIM_OC2_SetConfig+0xd0>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d113      	bne.n	8004c0c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	695b      	ldr	r3, [r3, #20]
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	693a      	ldr	r2, [r7, #16]
 8004c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685a      	ldr	r2, [r3, #4]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	621a      	str	r2, [r3, #32]
}
 8004c26:	bf00      	nop
 8004c28:	371c      	adds	r7, #28
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bc80      	pop	{r7}
 8004c2e:	4770      	bx	lr
 8004c30:	40012c00 	.word	0x40012c00

08004c34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b087      	sub	sp, #28
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a1b      	ldr	r3, [r3, #32]
 8004c42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6a1b      	ldr	r3, [r3, #32]
 8004c48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	69db      	ldr	r3, [r3, #28]
 8004c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f023 0303 	bic.w	r3, r3, #3
 8004c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	021b      	lsls	r3, r3, #8
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8004d04 <TIM_OC3_SetConfig+0xd0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d10d      	bne.n	8004cae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	021b      	lsls	r3, r3, #8
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a14      	ldr	r2, [pc, #80]	@ (8004d04 <TIM_OC3_SetConfig+0xd0>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d113      	bne.n	8004cde <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	011b      	lsls	r3, r3, #4
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	011b      	lsls	r3, r3, #4
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	621a      	str	r2, [r3, #32]
}
 8004cf8:	bf00      	nop
 8004cfa:	371c      	adds	r7, #28
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bc80      	pop	{r7}
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	40012c00 	.word	0x40012c00

08004d08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
 8004d1c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	021b      	lsls	r3, r3, #8
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	031b      	lsls	r3, r3, #12
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a0f      	ldr	r2, [pc, #60]	@ (8004da0 <TIM_OC4_SetConfig+0x98>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d109      	bne.n	8004d7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	019b      	lsls	r3, r3, #6
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	621a      	str	r2, [r3, #32]
}
 8004d96:	bf00      	nop
 8004d98:	371c      	adds	r7, #28
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr
 8004da0:	40012c00 	.word	0x40012c00

08004da4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b087      	sub	sp, #28
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	f023 0201 	bic.w	r2, r3, #1
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004dce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	011b      	lsls	r3, r3, #4
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f023 030a 	bic.w	r3, r3, #10
 8004de0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	621a      	str	r2, [r3, #32]
}
 8004df6:	bf00      	nop
 8004df8:	371c      	adds	r7, #28
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bc80      	pop	{r7}
 8004dfe:	4770      	bx	lr

08004e00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b087      	sub	sp, #28
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	60b9      	str	r1, [r7, #8]
 8004e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6a1b      	ldr	r3, [r3, #32]
 8004e10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	f023 0210 	bic.w	r2, r3, #16
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	031b      	lsls	r3, r3, #12
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e3e:	68bb      	ldr	r3, [r7, #8]
 8004e40:	011b      	lsls	r3, r3, #4
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	621a      	str	r2, [r3, #32]
}
 8004e54:	bf00      	nop
 8004e56:	371c      	adds	r7, #28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bc80      	pop	{r7}
 8004e5c:	4770      	bx	lr

08004e5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b085      	sub	sp, #20
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
 8004e66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e76:	683a      	ldr	r2, [r7, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	f043 0307 	orr.w	r3, r3, #7
 8004e80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	609a      	str	r2, [r3, #8]
}
 8004e88:	bf00      	nop
 8004e8a:	3714      	adds	r7, #20
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bc80      	pop	{r7}
 8004e90:	4770      	bx	lr

08004e92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e92:	b480      	push	{r7}
 8004e94:	b087      	sub	sp, #28
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	60b9      	str	r1, [r7, #8]
 8004e9c:	607a      	str	r2, [r7, #4]
 8004e9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004eac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	021a      	lsls	r2, r3, #8
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	431a      	orrs	r2, r3
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	697a      	ldr	r2, [r7, #20]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	609a      	str	r2, [r3, #8]
}
 8004ec6:	bf00      	nop
 8004ec8:	371c      	adds	r7, #28
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bc80      	pop	{r7}
 8004ece:	4770      	bx	lr

08004ed0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b087      	sub	sp, #28
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	f003 031f 	and.w	r3, r3, #31
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6a1a      	ldr	r2, [r3, #32]
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	43db      	mvns	r3, r3
 8004ef2:	401a      	ands	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6a1a      	ldr	r2, [r3, #32]
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	f003 031f 	and.w	r3, r3, #31
 8004f02:	6879      	ldr	r1, [r7, #4]
 8004f04:	fa01 f303 	lsl.w	r3, r1, r3
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	621a      	str	r2, [r3, #32]
}
 8004f0e:	bf00      	nop
 8004f10:	371c      	adds	r7, #28
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bc80      	pop	{r7}
 8004f16:	4770      	bx	lr

08004f18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b085      	sub	sp, #20
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d101      	bne.n	8004f30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f2c:	2302      	movs	r3, #2
 8004f2e:	e046      	b.n	8004fbe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2202      	movs	r2, #2
 8004f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a16      	ldr	r2, [pc, #88]	@ (8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d00e      	beq.n	8004f92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f7c:	d009      	beq.n	8004f92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a12      	ldr	r2, [pc, #72]	@ (8004fcc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d004      	beq.n	8004f92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a10      	ldr	r2, [pc, #64]	@ (8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d10c      	bne.n	8004fac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	68ba      	ldr	r2, [r7, #8]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3714      	adds	r7, #20
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bc80      	pop	{r7}
 8004fc6:	4770      	bx	lr
 8004fc8:	40012c00 	.word	0x40012c00
 8004fcc:	40000400 	.word	0x40000400
 8004fd0:	40000800 	.word	0x40000800

08004fd4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d101      	bne.n	8004ff0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004fec:	2302      	movs	r3, #2
 8004fee:	e03d      	b.n	800506c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	4313      	orrs	r3, r2
 8005004:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	4313      	orrs	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	4313      	orrs	r3, r2
 8005020:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4313      	orrs	r3, r2
 800502e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	4313      	orrs	r3, r2
 800503c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	695b      	ldr	r3, [r3, #20]
 8005048:	4313      	orrs	r3, r2
 800504a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	4313      	orrs	r3, r2
 8005058:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68fa      	ldr	r2, [r7, #12]
 8005060:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3714      	adds	r7, #20
 8005070:	46bd      	mov	sp, r7
 8005072:	bc80      	pop	{r7}
 8005074:	4770      	bx	lr

08005076 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005076:	b480      	push	{r7}
 8005078:	b083      	sub	sp, #12
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800507e:	bf00      	nop
 8005080:	370c      	adds	r7, #12
 8005082:	46bd      	mov	sp, r7
 8005084:	bc80      	pop	{r7}
 8005086:	4770      	bx	lr

08005088 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	bc80      	pop	{r7}
 8005098:	4770      	bx	lr

0800509a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800509a:	b580      	push	{r7, lr}
 800509c:	b082      	sub	sp, #8
 800509e:	af00      	add	r7, sp, #0
 80050a0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d101      	bne.n	80050ac <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e042      	b.n	8005132 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d106      	bne.n	80050c6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f7fd fad1 	bl	8002668 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2224      	movs	r2, #36	@ 0x24
 80050ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68da      	ldr	r2, [r3, #12]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050dc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 ff30 	bl	8005f44 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	691a      	ldr	r2, [r3, #16]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050f2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	695a      	ldr	r2, [r3, #20]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005102:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68da      	ldr	r2, [r3, #12]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005112:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2220      	movs	r2, #32
 800511e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2220      	movs	r2, #32
 8005126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3708      	adds	r7, #8
 8005136:	46bd      	mov	sp, r7
 8005138:	bd80      	pop	{r7, pc}
	...

0800513c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b08c      	sub	sp, #48	@ 0x30
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	4613      	mov	r3, r2
 8005148:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005150:	b2db      	uxtb	r3, r3
 8005152:	2b20      	cmp	r3, #32
 8005154:	d156      	bne.n	8005204 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d002      	beq.n	8005162 <HAL_UART_Transmit_DMA+0x26>
 800515c:	88fb      	ldrh	r3, [r7, #6]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d101      	bne.n	8005166 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e04f      	b.n	8005206 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	88fa      	ldrh	r2, [r7, #6]
 8005170:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	88fa      	ldrh	r2, [r7, #6]
 8005176:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2221      	movs	r2, #33	@ 0x21
 8005182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518a:	4a21      	ldr	r2, [pc, #132]	@ (8005210 <HAL_UART_Transmit_DMA+0xd4>)
 800518c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005192:	4a20      	ldr	r2, [pc, #128]	@ (8005214 <HAL_UART_Transmit_DMA+0xd8>)
 8005194:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800519a:	4a1f      	ldr	r2, [pc, #124]	@ (8005218 <HAL_UART_Transmit_DMA+0xdc>)
 800519c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a2:	2200      	movs	r2, #0
 80051a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 80051a6:	f107 0308 	add.w	r3, r7, #8
 80051aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80051b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051b2:	6819      	ldr	r1, [r3, #0]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	3304      	adds	r3, #4
 80051ba:	461a      	mov	r2, r3
 80051bc:	88fb      	ldrh	r3, [r7, #6]
 80051be:	f7fd febd 	bl	8002f3c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051ca:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	3314      	adds	r3, #20
 80051d2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	e853 3f00 	ldrex	r3, [r3]
 80051da:	617b      	str	r3, [r7, #20]
   return(result);
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	3314      	adds	r3, #20
 80051ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80051ee:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f0:	6a39      	ldr	r1, [r7, #32]
 80051f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051f4:	e841 2300 	strex	r3, r2, [r1]
 80051f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80051fa:	69fb      	ldr	r3, [r7, #28]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1e5      	bne.n	80051cc <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8005200:	2300      	movs	r3, #0
 8005202:	e000      	b.n	8005206 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8005204:	2302      	movs	r3, #2
  }
}
 8005206:	4618      	mov	r0, r3
 8005208:	3730      	adds	r7, #48	@ 0x30
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	080057d9 	.word	0x080057d9
 8005214:	08005873 	.word	0x08005873
 8005218:	080059f7 	.word	0x080059f7

0800521c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	4613      	mov	r3, r2
 8005228:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005230:	b2db      	uxtb	r3, r3
 8005232:	2b20      	cmp	r3, #32
 8005234:	d112      	bne.n	800525c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d002      	beq.n	8005242 <HAL_UART_Receive_DMA+0x26>
 800523c:	88fb      	ldrh	r3, [r7, #6]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e00b      	b.n	800525e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800524c:	88fb      	ldrh	r3, [r7, #6]
 800524e:	461a      	mov	r2, r3
 8005250:	68b9      	ldr	r1, [r7, #8]
 8005252:	68f8      	ldr	r0, [r7, #12]
 8005254:	f000 fc1a 	bl	8005a8c <UART_Start_Receive_DMA>
 8005258:	4603      	mov	r3, r0
 800525a:	e000      	b.n	800525e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800525c:	2302      	movs	r3, #2
  }
}
 800525e:	4618      	mov	r0, r3
 8005260:	3710      	adds	r7, #16
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
	...

08005268 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b0ba      	sub	sp, #232	@ 0xe8
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	695b      	ldr	r3, [r3, #20]
 800528a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800528e:	2300      	movs	r3, #0
 8005290:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005294:	2300      	movs	r3, #0
 8005296:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800529a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800529e:	f003 030f 	and.w	r3, r3, #15
 80052a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80052a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10f      	bne.n	80052ce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052b2:	f003 0320 	and.w	r3, r3, #32
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d009      	beq.n	80052ce <HAL_UART_IRQHandler+0x66>
 80052ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052be:	f003 0320 	and.w	r3, r3, #32
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d003      	beq.n	80052ce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 fd7e 	bl	8005dc8 <UART_Receive_IT>
      return;
 80052cc:	e25b      	b.n	8005786 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80052ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	f000 80de 	beq.w	8005494 <HAL_UART_IRQHandler+0x22c>
 80052d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d106      	bne.n	80052f2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80052e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052e8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	f000 80d1 	beq.w	8005494 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00b      	beq.n	8005316 <HAL_UART_IRQHandler+0xae>
 80052fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005306:	2b00      	cmp	r3, #0
 8005308:	d005      	beq.n	8005316 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800530e:	f043 0201 	orr.w	r2, r3, #1
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800531a:	f003 0304 	and.w	r3, r3, #4
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00b      	beq.n	800533a <HAL_UART_IRQHandler+0xd2>
 8005322:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	d005      	beq.n	800533a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005332:	f043 0202 	orr.w	r2, r3, #2
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800533a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00b      	beq.n	800535e <HAL_UART_IRQHandler+0xf6>
 8005346:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	2b00      	cmp	r3, #0
 8005350:	d005      	beq.n	800535e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005356:	f043 0204 	orr.w	r2, r3, #4
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800535e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005362:	f003 0308 	and.w	r3, r3, #8
 8005366:	2b00      	cmp	r3, #0
 8005368:	d011      	beq.n	800538e <HAL_UART_IRQHandler+0x126>
 800536a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800536e:	f003 0320 	and.w	r3, r3, #32
 8005372:	2b00      	cmp	r3, #0
 8005374:	d105      	bne.n	8005382 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005376:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	2b00      	cmp	r3, #0
 8005380:	d005      	beq.n	800538e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005386:	f043 0208 	orr.w	r2, r3, #8
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005392:	2b00      	cmp	r3, #0
 8005394:	f000 81f2 	beq.w	800577c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005398:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800539c:	f003 0320 	and.w	r3, r3, #32
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d008      	beq.n	80053b6 <HAL_UART_IRQHandler+0x14e>
 80053a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053a8:	f003 0320 	and.w	r3, r3, #32
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d002      	beq.n	80053b6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 fd09 	bl	8005dc8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	695b      	ldr	r3, [r3, #20]
 80053bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	bf14      	ite	ne
 80053c4:	2301      	movne	r3, #1
 80053c6:	2300      	moveq	r3, #0
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053d2:	f003 0308 	and.w	r3, r3, #8
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d103      	bne.n	80053e2 <HAL_UART_IRQHandler+0x17a>
 80053da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d04f      	beq.n	8005482 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fc13 	bl	8005c0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d041      	beq.n	800547a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	3314      	adds	r3, #20
 80053fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005400:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005404:	e853 3f00 	ldrex	r3, [r3]
 8005408:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800540c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005410:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005414:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	3314      	adds	r3, #20
 800541e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005422:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005426:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800542e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005432:	e841 2300 	strex	r3, r2, [r1]
 8005436:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800543a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1d9      	bne.n	80053f6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005446:	2b00      	cmp	r3, #0
 8005448:	d013      	beq.n	8005472 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800544e:	4a7e      	ldr	r2, [pc, #504]	@ (8005648 <HAL_UART_IRQHandler+0x3e0>)
 8005450:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005456:	4618      	mov	r0, r3
 8005458:	f7fd fe0c 	bl	8003074 <HAL_DMA_Abort_IT>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d016      	beq.n	8005490 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800546c:	4610      	mov	r0, r2
 800546e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005470:	e00e      	b.n	8005490 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f99c 	bl	80057b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005478:	e00a      	b.n	8005490 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f998 	bl	80057b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005480:	e006      	b.n	8005490 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 f994 	bl	80057b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800548e:	e175      	b.n	800577c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005490:	bf00      	nop
    return;
 8005492:	e173      	b.n	800577c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005498:	2b01      	cmp	r3, #1
 800549a:	f040 814f 	bne.w	800573c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800549e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054a2:	f003 0310 	and.w	r3, r3, #16
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	f000 8148 	beq.w	800573c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80054ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054b0:	f003 0310 	and.w	r3, r3, #16
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	f000 8141 	beq.w	800573c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054ba:	2300      	movs	r3, #0
 80054bc:	60bb      	str	r3, [r7, #8]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	60bb      	str	r3, [r7, #8]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	60bb      	str	r3, [r7, #8]
 80054ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054da:	2b00      	cmp	r3, #0
 80054dc:	f000 80b6 	beq.w	800564c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 8145 	beq.w	8005780 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80054fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054fe:	429a      	cmp	r2, r3
 8005500:	f080 813e 	bcs.w	8005780 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800550a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	2b20      	cmp	r3, #32
 8005514:	f000 8088 	beq.w	8005628 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	330c      	adds	r3, #12
 800551e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005522:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005526:	e853 3f00 	ldrex	r3, [r3]
 800552a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800552e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005532:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005536:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	330c      	adds	r3, #12
 8005540:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005544:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005548:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800554c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005550:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005554:	e841 2300 	strex	r3, r2, [r1]
 8005558:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800555c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1d9      	bne.n	8005518 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3314      	adds	r3, #20
 800556a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800556c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800556e:	e853 3f00 	ldrex	r3, [r3]
 8005572:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005574:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005576:	f023 0301 	bic.w	r3, r3, #1
 800557a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	3314      	adds	r3, #20
 8005584:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005588:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800558c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005590:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800559a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e1      	bne.n	8005564 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	3314      	adds	r3, #20
 80055a6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055aa:	e853 3f00 	ldrex	r3, [r3]
 80055ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80055b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	3314      	adds	r3, #20
 80055c0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80055c4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80055c6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80055ca:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80055cc:	e841 2300 	strex	r3, r2, [r1]
 80055d0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80055d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1e3      	bne.n	80055a0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2220      	movs	r2, #32
 80055dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2200      	movs	r2, #0
 80055e4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	330c      	adds	r3, #12
 80055ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055f0:	e853 3f00 	ldrex	r3, [r3]
 80055f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80055f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055f8:	f023 0310 	bic.w	r3, r3, #16
 80055fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	330c      	adds	r3, #12
 8005606:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800560a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800560c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005610:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005612:	e841 2300 	strex	r3, r2, [r1]
 8005616:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005618:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1e3      	bne.n	80055e6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005622:	4618      	mov	r0, r3
 8005624:	f7fd fcea 	bl	8002ffc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2202      	movs	r2, #2
 800562c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005636:	b29b      	uxth	r3, r3
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	b29b      	uxth	r3, r3
 800563c:	4619      	mov	r1, r3
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f8bf 	bl	80057c2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005644:	e09c      	b.n	8005780 <HAL_UART_IRQHandler+0x518>
 8005646:	bf00      	nop
 8005648:	08005cd3 	.word	0x08005cd3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005654:	b29b      	uxth	r3, r3
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005660:	b29b      	uxth	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	f000 808e 	beq.w	8005784 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005668:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800566c:	2b00      	cmp	r3, #0
 800566e:	f000 8089 	beq.w	8005784 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	330c      	adds	r3, #12
 8005678:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800567c:	e853 3f00 	ldrex	r3, [r3]
 8005680:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005684:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005688:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	330c      	adds	r3, #12
 8005692:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005696:	647a      	str	r2, [r7, #68]	@ 0x44
 8005698:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800569c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e3      	bne.n	8005672 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3314      	adds	r3, #20
 80056b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	e853 3f00 	ldrex	r3, [r3]
 80056b8:	623b      	str	r3, [r7, #32]
   return(result);
 80056ba:	6a3b      	ldr	r3, [r7, #32]
 80056bc:	f023 0301 	bic.w	r3, r3, #1
 80056c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3314      	adds	r3, #20
 80056ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80056d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056d6:	e841 2300 	strex	r3, r2, [r1]
 80056da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1e3      	bne.n	80056aa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2220      	movs	r2, #32
 80056e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	330c      	adds	r3, #12
 80056f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	e853 3f00 	ldrex	r3, [r3]
 80056fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f023 0310 	bic.w	r3, r3, #16
 8005706:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	330c      	adds	r3, #12
 8005710:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005714:	61fa      	str	r2, [r7, #28]
 8005716:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005718:	69b9      	ldr	r1, [r7, #24]
 800571a:	69fa      	ldr	r2, [r7, #28]
 800571c:	e841 2300 	strex	r3, r2, [r1]
 8005720:	617b      	str	r3, [r7, #20]
   return(result);
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d1e3      	bne.n	80056f0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2202      	movs	r2, #2
 800572c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800572e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005732:	4619      	mov	r1, r3
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 f844 	bl	80057c2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800573a:	e023      	b.n	8005784 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800573c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005740:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005744:	2b00      	cmp	r3, #0
 8005746:	d009      	beq.n	800575c <HAL_UART_IRQHandler+0x4f4>
 8005748:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800574c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005750:	2b00      	cmp	r3, #0
 8005752:	d003      	beq.n	800575c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 fad0 	bl	8005cfa <UART_Transmit_IT>
    return;
 800575a:	e014      	b.n	8005786 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800575c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00e      	beq.n	8005786 <HAL_UART_IRQHandler+0x51e>
 8005768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800576c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005770:	2b00      	cmp	r3, #0
 8005772:	d008      	beq.n	8005786 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 fb0f 	bl	8005d98 <UART_EndTransmit_IT>
    return;
 800577a:	e004      	b.n	8005786 <HAL_UART_IRQHandler+0x51e>
    return;
 800577c:	bf00      	nop
 800577e:	e002      	b.n	8005786 <HAL_UART_IRQHandler+0x51e>
      return;
 8005780:	bf00      	nop
 8005782:	e000      	b.n	8005786 <HAL_UART_IRQHandler+0x51e>
      return;
 8005784:	bf00      	nop
  }
}
 8005786:	37e8      	adds	r7, #232	@ 0xe8
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	bc80      	pop	{r7}
 800579c:	4770      	bx	lr

0800579e <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800579e:	b480      	push	{r7}
 80057a0:	b083      	sub	sp, #12
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80057a6:	bf00      	nop
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bc80      	pop	{r7}
 80057ae:	4770      	bx	lr

080057b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	bc80      	pop	{r7}
 80057c0:	4770      	bx	lr

080057c2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b083      	sub	sp, #12
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
 80057ca:	460b      	mov	r3, r1
 80057cc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057ce:	bf00      	nop
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bc80      	pop	{r7}
 80057d6:	4770      	bx	lr

080057d8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b090      	sub	sp, #64	@ 0x40
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0320 	and.w	r3, r3, #32
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d137      	bne.n	8005864 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80057f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057f6:	2200      	movs	r2, #0
 80057f8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80057fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	3314      	adds	r3, #20
 8005800:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005804:	e853 3f00 	ldrex	r3, [r3]
 8005808:	623b      	str	r3, [r7, #32]
   return(result);
 800580a:	6a3b      	ldr	r3, [r7, #32]
 800580c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005810:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3314      	adds	r3, #20
 8005818:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800581a:	633a      	str	r2, [r7, #48]	@ 0x30
 800581c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800581e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005820:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005822:	e841 2300 	strex	r3, r2, [r1]
 8005826:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1e5      	bne.n	80057fa <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800582e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	330c      	adds	r3, #12
 8005834:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	e853 3f00 	ldrex	r3, [r3]
 800583c:	60fb      	str	r3, [r7, #12]
   return(result);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005844:	637b      	str	r3, [r7, #52]	@ 0x34
 8005846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	330c      	adds	r3, #12
 800584c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800584e:	61fa      	str	r2, [r7, #28]
 8005850:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005852:	69b9      	ldr	r1, [r7, #24]
 8005854:	69fa      	ldr	r2, [r7, #28]
 8005856:	e841 2300 	strex	r3, r2, [r1]
 800585a:	617b      	str	r3, [r7, #20]
   return(result);
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1e5      	bne.n	800582e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005862:	e002      	b.n	800586a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005864:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005866:	f7ff ff91 	bl	800578c <HAL_UART_TxCpltCallback>
}
 800586a:	bf00      	nop
 800586c:	3740      	adds	r7, #64	@ 0x40
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005872:	b580      	push	{r7, lr}
 8005874:	b084      	sub	sp, #16
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005880:	68f8      	ldr	r0, [r7, #12]
 8005882:	f7ff ff8c 	bl	800579e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005886:	bf00      	nop
 8005888:	3710      	adds	r7, #16
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}

0800588e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800588e:	b580      	push	{r7, lr}
 8005890:	b09c      	sub	sp, #112	@ 0x70
 8005892:	af00      	add	r7, sp, #0
 8005894:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800589a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 0320 	and.w	r3, r3, #32
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d172      	bne.n	8005990 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80058aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058ac:	2200      	movs	r2, #0
 80058ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	330c      	adds	r3, #12
 80058b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058ba:	e853 3f00 	ldrex	r3, [r3]
 80058be:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80058c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	330c      	adds	r3, #12
 80058ce:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80058d0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80058d2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80058d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80058d8:	e841 2300 	strex	r3, r2, [r1]
 80058dc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80058de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1e5      	bne.n	80058b0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	3314      	adds	r3, #20
 80058ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ee:	e853 3f00 	ldrex	r3, [r3]
 80058f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f6:	f023 0301 	bic.w	r3, r3, #1
 80058fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80058fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	3314      	adds	r3, #20
 8005902:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005904:	647a      	str	r2, [r7, #68]	@ 0x44
 8005906:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005908:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800590a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800590c:	e841 2300 	strex	r3, r2, [r1]
 8005910:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005914:	2b00      	cmp	r3, #0
 8005916:	d1e5      	bne.n	80058e4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005918:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	3314      	adds	r3, #20
 800591e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	e853 3f00 	ldrex	r3, [r3]
 8005926:	623b      	str	r3, [r7, #32]
   return(result);
 8005928:	6a3b      	ldr	r3, [r7, #32]
 800592a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800592e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005930:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	3314      	adds	r3, #20
 8005936:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005938:	633a      	str	r2, [r7, #48]	@ 0x30
 800593a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800593e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005940:	e841 2300 	strex	r3, r2, [r1]
 8005944:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005948:	2b00      	cmp	r3, #0
 800594a:	d1e5      	bne.n	8005918 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800594c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800594e:	2220      	movs	r2, #32
 8005950:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005954:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005958:	2b01      	cmp	r3, #1
 800595a:	d119      	bne.n	8005990 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800595c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	330c      	adds	r3, #12
 8005962:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	e853 3f00 	ldrex	r3, [r3]
 800596a:	60fb      	str	r3, [r7, #12]
   return(result);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f023 0310 	bic.w	r3, r3, #16
 8005972:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005974:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	330c      	adds	r3, #12
 800597a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800597c:	61fa      	str	r2, [r7, #28]
 800597e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005980:	69b9      	ldr	r1, [r7, #24]
 8005982:	69fa      	ldr	r2, [r7, #28]
 8005984:	e841 2300 	strex	r3, r2, [r1]
 8005988:	617b      	str	r3, [r7, #20]
   return(result);
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d1e5      	bne.n	800595c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005990:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005992:	2200      	movs	r2, #0
 8005994:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005996:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800599a:	2b01      	cmp	r3, #1
 800599c:	d106      	bne.n	80059ac <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800599e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059a2:	4619      	mov	r1, r3
 80059a4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80059a6:	f7ff ff0c 	bl	80057c2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80059aa:	e002      	b.n	80059b2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80059ac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80059ae:	f7fc f9d1 	bl	8001d54 <HAL_UART_RxCpltCallback>
}
 80059b2:	bf00      	nop
 80059b4:	3770      	adds	r7, #112	@ 0x70
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b084      	sub	sp, #16
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2201      	movs	r2, #1
 80059cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d108      	bne.n	80059e8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059da:	085b      	lsrs	r3, r3, #1
 80059dc:	b29b      	uxth	r3, r3
 80059de:	4619      	mov	r1, r3
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f7ff feee 	bl	80057c2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80059e6:	e002      	b.n	80059ee <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80059e8:	68f8      	ldr	r0, [r7, #12]
 80059ea:	f7fc f99b 	bl	8001d24 <HAL_UART_RxHalfCpltCallback>
}
 80059ee:	bf00      	nop
 80059f0:	3710      	adds	r7, #16
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}

080059f6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80059f6:	b580      	push	{r7, lr}
 80059f8:	b084      	sub	sp, #16
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80059fe:	2300      	movs	r3, #0
 8005a00:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a06:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	695b      	ldr	r3, [r3, #20]
 8005a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	bf14      	ite	ne
 8005a16:	2301      	movne	r3, #1
 8005a18:	2300      	moveq	r3, #0
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b21      	cmp	r3, #33	@ 0x21
 8005a28:	d108      	bne.n	8005a3c <UART_DMAError+0x46>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d005      	beq.n	8005a3c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	2200      	movs	r2, #0
 8005a34:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005a36:	68b8      	ldr	r0, [r7, #8]
 8005a38:	f000 f8c2 	bl	8005bc0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bf14      	ite	ne
 8005a4a:	2301      	movne	r3, #1
 8005a4c:	2300      	moveq	r3, #0
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	2b22      	cmp	r3, #34	@ 0x22
 8005a5c:	d108      	bne.n	8005a70 <UART_DMAError+0x7a>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d005      	beq.n	8005a70 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	2200      	movs	r2, #0
 8005a68:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005a6a:	68b8      	ldr	r0, [r7, #8]
 8005a6c:	f000 f8cf 	bl	8005c0e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a74:	f043 0210 	orr.w	r2, r3, #16
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a7c:	68b8      	ldr	r0, [r7, #8]
 8005a7e:	f7ff fe97 	bl	80057b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a82:	bf00      	nop
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
	...

08005a8c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b098      	sub	sp, #96	@ 0x60
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	4613      	mov	r3, r2
 8005a98:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	88fa      	ldrh	r2, [r7, #6]
 8005aa4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2222      	movs	r2, #34	@ 0x22
 8005ab0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab8:	4a3e      	ldr	r2, [pc, #248]	@ (8005bb4 <UART_Start_Receive_DMA+0x128>)
 8005aba:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac0:	4a3d      	ldr	r2, [pc, #244]	@ (8005bb8 <UART_Start_Receive_DMA+0x12c>)
 8005ac2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ac8:	4a3c      	ldr	r2, [pc, #240]	@ (8005bbc <UART_Start_Receive_DMA+0x130>)
 8005aca:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005ad4:	f107 0308 	add.w	r3, r7, #8
 8005ad8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	3304      	adds	r3, #4
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	88fb      	ldrh	r3, [r7, #6]
 8005aec:	f7fd fa26 	bl	8002f3c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005af0:	2300      	movs	r3, #0
 8005af2:	613b      	str	r3, [r7, #16]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	613b      	str	r3, [r7, #16]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	613b      	str	r3, [r7, #16]
 8005b04:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d019      	beq.n	8005b42 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	330c      	adds	r3, #12
 8005b14:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b18:	e853 3f00 	ldrex	r3, [r3]
 8005b1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	330c      	adds	r3, #12
 8005b2c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b2e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005b30:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b32:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005b34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b36:	e841 2300 	strex	r3, r2, [r1]
 8005b3a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005b3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1e5      	bne.n	8005b0e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	3314      	adds	r3, #20
 8005b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b4c:	e853 3f00 	ldrex	r3, [r3]
 8005b50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b54:	f043 0301 	orr.w	r3, r3, #1
 8005b58:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	3314      	adds	r3, #20
 8005b60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b62:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005b64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b66:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005b68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005b6a:	e841 2300 	strex	r3, r2, [r1]
 8005b6e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1e5      	bne.n	8005b42 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	3314      	adds	r3, #20
 8005b7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	e853 3f00 	ldrex	r3, [r3]
 8005b84:	617b      	str	r3, [r7, #20]
   return(result);
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b8c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	3314      	adds	r3, #20
 8005b94:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005b96:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b9a:	6a39      	ldr	r1, [r7, #32]
 8005b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b9e:	e841 2300 	strex	r3, r2, [r1]
 8005ba2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1e5      	bne.n	8005b76 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3760      	adds	r7, #96	@ 0x60
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	0800588f 	.word	0x0800588f
 8005bb8:	080059bb 	.word	0x080059bb
 8005bbc:	080059f7 	.word	0x080059f7

08005bc0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b089      	sub	sp, #36	@ 0x24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	330c      	adds	r3, #12
 8005bce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	e853 3f00 	ldrex	r3, [r3]
 8005bd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005bde:	61fb      	str	r3, [r7, #28]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	330c      	adds	r3, #12
 8005be6:	69fa      	ldr	r2, [r7, #28]
 8005be8:	61ba      	str	r2, [r7, #24]
 8005bea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bec:	6979      	ldr	r1, [r7, #20]
 8005bee:	69ba      	ldr	r2, [r7, #24]
 8005bf0:	e841 2300 	strex	r3, r2, [r1]
 8005bf4:	613b      	str	r3, [r7, #16]
   return(result);
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d1e5      	bne.n	8005bc8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005c04:	bf00      	nop
 8005c06:	3724      	adds	r7, #36	@ 0x24
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bc80      	pop	{r7}
 8005c0c:	4770      	bx	lr

08005c0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b095      	sub	sp, #84	@ 0x54
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	330c      	adds	r3, #12
 8005c1c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c20:	e853 3f00 	ldrex	r3, [r3]
 8005c24:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	330c      	adds	r3, #12
 8005c34:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c36:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c3c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c3e:	e841 2300 	strex	r3, r2, [r1]
 8005c42:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d1e5      	bne.n	8005c16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	3314      	adds	r3, #20
 8005c50:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c52:	6a3b      	ldr	r3, [r7, #32]
 8005c54:	e853 3f00 	ldrex	r3, [r3]
 8005c58:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c5a:	69fb      	ldr	r3, [r7, #28]
 8005c5c:	f023 0301 	bic.w	r3, r3, #1
 8005c60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	3314      	adds	r3, #20
 8005c68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c72:	e841 2300 	strex	r3, r2, [r1]
 8005c76:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d1e5      	bne.n	8005c4a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d119      	bne.n	8005cba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	330c      	adds	r3, #12
 8005c8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	e853 3f00 	ldrex	r3, [r3]
 8005c94:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	f023 0310 	bic.w	r3, r3, #16
 8005c9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	330c      	adds	r3, #12
 8005ca4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ca6:	61ba      	str	r2, [r7, #24]
 8005ca8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005caa:	6979      	ldr	r1, [r7, #20]
 8005cac:	69ba      	ldr	r2, [r7, #24]
 8005cae:	e841 2300 	strex	r3, r2, [r1]
 8005cb2:	613b      	str	r3, [r7, #16]
   return(result);
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1e5      	bne.n	8005c86 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2220      	movs	r2, #32
 8005cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005cc8:	bf00      	nop
 8005cca:	3754      	adds	r7, #84	@ 0x54
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bc80      	pop	{r7}
 8005cd0:	4770      	bx	lr

08005cd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005cec:	68f8      	ldr	r0, [r7, #12]
 8005cee:	f7ff fd5f 	bl	80057b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005cf2:	bf00      	nop
 8005cf4:	3710      	adds	r7, #16
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}

08005cfa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b085      	sub	sp, #20
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b21      	cmp	r3, #33	@ 0x21
 8005d0c:	d13e      	bne.n	8005d8c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d16:	d114      	bne.n	8005d42 <UART_Transmit_IT+0x48>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d110      	bne.n	8005d42 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	881b      	ldrh	r3, [r3, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d34:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	1c9a      	adds	r2, r3, #2
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	621a      	str	r2, [r3, #32]
 8005d40:	e008      	b.n	8005d54 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a1b      	ldr	r3, [r3, #32]
 8005d46:	1c59      	adds	r1, r3, #1
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	6211      	str	r1, [r2, #32]
 8005d4c:	781a      	ldrb	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	4619      	mov	r1, r3
 8005d62:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d10f      	bne.n	8005d88 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d76:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	68da      	ldr	r2, [r3, #12]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d86:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	e000      	b.n	8005d8e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d8c:	2302      	movs	r3, #2
  }
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3714      	adds	r7, #20
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bc80      	pop	{r7}
 8005d96:	4770      	bx	lr

08005d98 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b082      	sub	sp, #8
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68da      	ldr	r2, [r3, #12]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2220      	movs	r2, #32
 8005db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f7ff fce7 	bl	800578c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3708      	adds	r7, #8
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b08c      	sub	sp, #48	@ 0x30
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b22      	cmp	r3, #34	@ 0x22
 8005dda:	f040 80ae 	bne.w	8005f3a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005de6:	d117      	bne.n	8005e18 <UART_Receive_IT+0x50>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d113      	bne.n	8005e18 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005df0:	2300      	movs	r3, #0
 8005df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e10:	1c9a      	adds	r2, r3, #2
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e16:	e026      	b.n	8005e66 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e2a:	d007      	beq.n	8005e3c <UART_Receive_IT+0x74>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d10a      	bne.n	8005e4a <UART_Receive_IT+0x82>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d106      	bne.n	8005e4a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	b2da      	uxtb	r2, r3
 8005e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e46:	701a      	strb	r2, [r3, #0]
 8005e48:	e008      	b.n	8005e5c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e56:	b2da      	uxtb	r2, r3
 8005e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e5a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e60:	1c5a      	adds	r2, r3, #1
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	b29b      	uxth	r3, r3
 8005e70:	687a      	ldr	r2, [r7, #4]
 8005e72:	4619      	mov	r1, r3
 8005e74:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d15d      	bne.n	8005f36 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68da      	ldr	r2, [r3, #12]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f022 0220 	bic.w	r2, r2, #32
 8005e88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68da      	ldr	r2, [r3, #12]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	695a      	ldr	r2, [r3, #20]
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f022 0201 	bic.w	r2, r2, #1
 8005ea8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2220      	movs	r2, #32
 8005eae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d135      	bne.n	8005f2c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	330c      	adds	r3, #12
 8005ecc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	e853 3f00 	ldrex	r3, [r3]
 8005ed4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	f023 0310 	bic.w	r3, r3, #16
 8005edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	330c      	adds	r3, #12
 8005ee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee6:	623a      	str	r2, [r7, #32]
 8005ee8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eea:	69f9      	ldr	r1, [r7, #28]
 8005eec:	6a3a      	ldr	r2, [r7, #32]
 8005eee:	e841 2300 	strex	r3, r2, [r1]
 8005ef2:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1e5      	bne.n	8005ec6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0310 	and.w	r3, r3, #16
 8005f04:	2b10      	cmp	r3, #16
 8005f06:	d10a      	bne.n	8005f1e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f08:	2300      	movs	r3, #0
 8005f0a:	60fb      	str	r3, [r7, #12]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	60fb      	str	r3, [r7, #12]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	60fb      	str	r3, [r7, #12]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f22:	4619      	mov	r1, r3
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f7ff fc4c 	bl	80057c2 <HAL_UARTEx_RxEventCallback>
 8005f2a:	e002      	b.n	8005f32 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f7fb ff11 	bl	8001d54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f32:	2300      	movs	r3, #0
 8005f34:	e002      	b.n	8005f3c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f36:	2300      	movs	r3, #0
 8005f38:	e000      	b.n	8005f3c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f3a:	2302      	movs	r3, #2
  }
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3730      	adds	r7, #48	@ 0x30
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b084      	sub	sp, #16
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	691b      	ldr	r3, [r3, #16]
 8005f52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	68da      	ldr	r2, [r3, #12]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	430a      	orrs	r2, r1
 8005f60:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	689a      	ldr	r2, [r3, #8]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	431a      	orrs	r2, r3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	695b      	ldr	r3, [r3, #20]
 8005f70:	4313      	orrs	r3, r2
 8005f72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005f7e:	f023 030c 	bic.w	r3, r3, #12
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	6812      	ldr	r2, [r2, #0]
 8005f86:	68b9      	ldr	r1, [r7, #8]
 8005f88:	430b      	orrs	r3, r1
 8005f8a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	695b      	ldr	r3, [r3, #20]
 8005f92:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	699a      	ldr	r2, [r3, #24]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	430a      	orrs	r2, r1
 8005fa0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a2c      	ldr	r2, [pc, #176]	@ (8006058 <UART_SetConfig+0x114>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d103      	bne.n	8005fb4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005fac:	f7fd ff70 	bl	8003e90 <HAL_RCC_GetPCLK2Freq>
 8005fb0:	60f8      	str	r0, [r7, #12]
 8005fb2:	e002      	b.n	8005fba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005fb4:	f7fd ff58 	bl	8003e68 <HAL_RCC_GetPCLK1Freq>
 8005fb8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	4413      	add	r3, r2
 8005fc2:	009a      	lsls	r2, r3, #2
 8005fc4:	441a      	add	r2, r3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fd0:	4a22      	ldr	r2, [pc, #136]	@ (800605c <UART_SetConfig+0x118>)
 8005fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005fd6:	095b      	lsrs	r3, r3, #5
 8005fd8:	0119      	lsls	r1, r3, #4
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	4613      	mov	r3, r2
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	4413      	add	r3, r2
 8005fe2:	009a      	lsls	r2, r3, #2
 8005fe4:	441a      	add	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800605c <UART_SetConfig+0x118>)
 8005ff2:	fba3 0302 	umull	r0, r3, r3, r2
 8005ff6:	095b      	lsrs	r3, r3, #5
 8005ff8:	2064      	movs	r0, #100	@ 0x64
 8005ffa:	fb00 f303 	mul.w	r3, r0, r3
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	011b      	lsls	r3, r3, #4
 8006002:	3332      	adds	r3, #50	@ 0x32
 8006004:	4a15      	ldr	r2, [pc, #84]	@ (800605c <UART_SetConfig+0x118>)
 8006006:	fba2 2303 	umull	r2, r3, r2, r3
 800600a:	095b      	lsrs	r3, r3, #5
 800600c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006010:	4419      	add	r1, r3
 8006012:	68fa      	ldr	r2, [r7, #12]
 8006014:	4613      	mov	r3, r2
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	4413      	add	r3, r2
 800601a:	009a      	lsls	r2, r3, #2
 800601c:	441a      	add	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	fbb2 f2f3 	udiv	r2, r2, r3
 8006028:	4b0c      	ldr	r3, [pc, #48]	@ (800605c <UART_SetConfig+0x118>)
 800602a:	fba3 0302 	umull	r0, r3, r3, r2
 800602e:	095b      	lsrs	r3, r3, #5
 8006030:	2064      	movs	r0, #100	@ 0x64
 8006032:	fb00 f303 	mul.w	r3, r0, r3
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	011b      	lsls	r3, r3, #4
 800603a:	3332      	adds	r3, #50	@ 0x32
 800603c:	4a07      	ldr	r2, [pc, #28]	@ (800605c <UART_SetConfig+0x118>)
 800603e:	fba2 2303 	umull	r2, r3, r2, r3
 8006042:	095b      	lsrs	r3, r3, #5
 8006044:	f003 020f 	and.w	r2, r3, #15
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	440a      	add	r2, r1
 800604e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006050:	bf00      	nop
 8006052:	3710      	adds	r7, #16
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}
 8006058:	40013800 	.word	0x40013800
 800605c:	51eb851f 	.word	0x51eb851f

08006060 <__cvt>:
 8006060:	2b00      	cmp	r3, #0
 8006062:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006066:	461d      	mov	r5, r3
 8006068:	bfbb      	ittet	lt
 800606a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800606e:	461d      	movlt	r5, r3
 8006070:	2300      	movge	r3, #0
 8006072:	232d      	movlt	r3, #45	@ 0x2d
 8006074:	b088      	sub	sp, #32
 8006076:	4614      	mov	r4, r2
 8006078:	bfb8      	it	lt
 800607a:	4614      	movlt	r4, r2
 800607c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800607e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006080:	7013      	strb	r3, [r2, #0]
 8006082:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006084:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006088:	f023 0820 	bic.w	r8, r3, #32
 800608c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006090:	d005      	beq.n	800609e <__cvt+0x3e>
 8006092:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006096:	d100      	bne.n	800609a <__cvt+0x3a>
 8006098:	3601      	adds	r6, #1
 800609a:	2302      	movs	r3, #2
 800609c:	e000      	b.n	80060a0 <__cvt+0x40>
 800609e:	2303      	movs	r3, #3
 80060a0:	aa07      	add	r2, sp, #28
 80060a2:	9204      	str	r2, [sp, #16]
 80060a4:	aa06      	add	r2, sp, #24
 80060a6:	e9cd a202 	strd	sl, r2, [sp, #8]
 80060aa:	e9cd 3600 	strd	r3, r6, [sp]
 80060ae:	4622      	mov	r2, r4
 80060b0:	462b      	mov	r3, r5
 80060b2:	f001 f881 	bl	80071b8 <_dtoa_r>
 80060b6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80060ba:	4607      	mov	r7, r0
 80060bc:	d119      	bne.n	80060f2 <__cvt+0x92>
 80060be:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80060c0:	07db      	lsls	r3, r3, #31
 80060c2:	d50e      	bpl.n	80060e2 <__cvt+0x82>
 80060c4:	eb00 0906 	add.w	r9, r0, r6
 80060c8:	2200      	movs	r2, #0
 80060ca:	2300      	movs	r3, #0
 80060cc:	4620      	mov	r0, r4
 80060ce:	4629      	mov	r1, r5
 80060d0:	f7fa fc6a 	bl	80009a8 <__aeabi_dcmpeq>
 80060d4:	b108      	cbz	r0, 80060da <__cvt+0x7a>
 80060d6:	f8cd 901c 	str.w	r9, [sp, #28]
 80060da:	2230      	movs	r2, #48	@ 0x30
 80060dc:	9b07      	ldr	r3, [sp, #28]
 80060de:	454b      	cmp	r3, r9
 80060e0:	d31e      	bcc.n	8006120 <__cvt+0xc0>
 80060e2:	4638      	mov	r0, r7
 80060e4:	9b07      	ldr	r3, [sp, #28]
 80060e6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80060e8:	1bdb      	subs	r3, r3, r7
 80060ea:	6013      	str	r3, [r2, #0]
 80060ec:	b008      	add	sp, #32
 80060ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80060f6:	eb00 0906 	add.w	r9, r0, r6
 80060fa:	d1e5      	bne.n	80060c8 <__cvt+0x68>
 80060fc:	7803      	ldrb	r3, [r0, #0]
 80060fe:	2b30      	cmp	r3, #48	@ 0x30
 8006100:	d10a      	bne.n	8006118 <__cvt+0xb8>
 8006102:	2200      	movs	r2, #0
 8006104:	2300      	movs	r3, #0
 8006106:	4620      	mov	r0, r4
 8006108:	4629      	mov	r1, r5
 800610a:	f7fa fc4d 	bl	80009a8 <__aeabi_dcmpeq>
 800610e:	b918      	cbnz	r0, 8006118 <__cvt+0xb8>
 8006110:	f1c6 0601 	rsb	r6, r6, #1
 8006114:	f8ca 6000 	str.w	r6, [sl]
 8006118:	f8da 3000 	ldr.w	r3, [sl]
 800611c:	4499      	add	r9, r3
 800611e:	e7d3      	b.n	80060c8 <__cvt+0x68>
 8006120:	1c59      	adds	r1, r3, #1
 8006122:	9107      	str	r1, [sp, #28]
 8006124:	701a      	strb	r2, [r3, #0]
 8006126:	e7d9      	b.n	80060dc <__cvt+0x7c>

08006128 <__exponent>:
 8006128:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800612a:	2900      	cmp	r1, #0
 800612c:	bfb6      	itet	lt
 800612e:	232d      	movlt	r3, #45	@ 0x2d
 8006130:	232b      	movge	r3, #43	@ 0x2b
 8006132:	4249      	neglt	r1, r1
 8006134:	2909      	cmp	r1, #9
 8006136:	7002      	strb	r2, [r0, #0]
 8006138:	7043      	strb	r3, [r0, #1]
 800613a:	dd29      	ble.n	8006190 <__exponent+0x68>
 800613c:	f10d 0307 	add.w	r3, sp, #7
 8006140:	461d      	mov	r5, r3
 8006142:	270a      	movs	r7, #10
 8006144:	fbb1 f6f7 	udiv	r6, r1, r7
 8006148:	461a      	mov	r2, r3
 800614a:	fb07 1416 	mls	r4, r7, r6, r1
 800614e:	3430      	adds	r4, #48	@ 0x30
 8006150:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006154:	460c      	mov	r4, r1
 8006156:	2c63      	cmp	r4, #99	@ 0x63
 8006158:	4631      	mov	r1, r6
 800615a:	f103 33ff 	add.w	r3, r3, #4294967295
 800615e:	dcf1      	bgt.n	8006144 <__exponent+0x1c>
 8006160:	3130      	adds	r1, #48	@ 0x30
 8006162:	1e94      	subs	r4, r2, #2
 8006164:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006168:	4623      	mov	r3, r4
 800616a:	1c41      	adds	r1, r0, #1
 800616c:	42ab      	cmp	r3, r5
 800616e:	d30a      	bcc.n	8006186 <__exponent+0x5e>
 8006170:	f10d 0309 	add.w	r3, sp, #9
 8006174:	1a9b      	subs	r3, r3, r2
 8006176:	42ac      	cmp	r4, r5
 8006178:	bf88      	it	hi
 800617a:	2300      	movhi	r3, #0
 800617c:	3302      	adds	r3, #2
 800617e:	4403      	add	r3, r0
 8006180:	1a18      	subs	r0, r3, r0
 8006182:	b003      	add	sp, #12
 8006184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006186:	f813 6b01 	ldrb.w	r6, [r3], #1
 800618a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800618e:	e7ed      	b.n	800616c <__exponent+0x44>
 8006190:	2330      	movs	r3, #48	@ 0x30
 8006192:	3130      	adds	r1, #48	@ 0x30
 8006194:	7083      	strb	r3, [r0, #2]
 8006196:	70c1      	strb	r1, [r0, #3]
 8006198:	1d03      	adds	r3, r0, #4
 800619a:	e7f1      	b.n	8006180 <__exponent+0x58>

0800619c <_printf_float>:
 800619c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a0:	b091      	sub	sp, #68	@ 0x44
 80061a2:	460c      	mov	r4, r1
 80061a4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80061a8:	4616      	mov	r6, r2
 80061aa:	461f      	mov	r7, r3
 80061ac:	4605      	mov	r5, r0
 80061ae:	f000 fef1 	bl	8006f94 <_localeconv_r>
 80061b2:	6803      	ldr	r3, [r0, #0]
 80061b4:	4618      	mov	r0, r3
 80061b6:	9308      	str	r3, [sp, #32]
 80061b8:	f7f9 ffca 	bl	8000150 <strlen>
 80061bc:	2300      	movs	r3, #0
 80061be:	930e      	str	r3, [sp, #56]	@ 0x38
 80061c0:	f8d8 3000 	ldr.w	r3, [r8]
 80061c4:	9009      	str	r0, [sp, #36]	@ 0x24
 80061c6:	3307      	adds	r3, #7
 80061c8:	f023 0307 	bic.w	r3, r3, #7
 80061cc:	f103 0208 	add.w	r2, r3, #8
 80061d0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80061d4:	f8d4 b000 	ldr.w	fp, [r4]
 80061d8:	f8c8 2000 	str.w	r2, [r8]
 80061dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061e0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80061e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061e6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80061ea:	f04f 32ff 	mov.w	r2, #4294967295
 80061ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80061f6:	4b9c      	ldr	r3, [pc, #624]	@ (8006468 <_printf_float+0x2cc>)
 80061f8:	f7fa fc08 	bl	8000a0c <__aeabi_dcmpun>
 80061fc:	bb70      	cbnz	r0, 800625c <_printf_float+0xc0>
 80061fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006202:	f04f 32ff 	mov.w	r2, #4294967295
 8006206:	4b98      	ldr	r3, [pc, #608]	@ (8006468 <_printf_float+0x2cc>)
 8006208:	f7fa fbe2 	bl	80009d0 <__aeabi_dcmple>
 800620c:	bb30      	cbnz	r0, 800625c <_printf_float+0xc0>
 800620e:	2200      	movs	r2, #0
 8006210:	2300      	movs	r3, #0
 8006212:	4640      	mov	r0, r8
 8006214:	4649      	mov	r1, r9
 8006216:	f7fa fbd1 	bl	80009bc <__aeabi_dcmplt>
 800621a:	b110      	cbz	r0, 8006222 <_printf_float+0x86>
 800621c:	232d      	movs	r3, #45	@ 0x2d
 800621e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006222:	4a92      	ldr	r2, [pc, #584]	@ (800646c <_printf_float+0x2d0>)
 8006224:	4b92      	ldr	r3, [pc, #584]	@ (8006470 <_printf_float+0x2d4>)
 8006226:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800622a:	bf94      	ite	ls
 800622c:	4690      	movls	r8, r2
 800622e:	4698      	movhi	r8, r3
 8006230:	2303      	movs	r3, #3
 8006232:	f04f 0900 	mov.w	r9, #0
 8006236:	6123      	str	r3, [r4, #16]
 8006238:	f02b 0304 	bic.w	r3, fp, #4
 800623c:	6023      	str	r3, [r4, #0]
 800623e:	4633      	mov	r3, r6
 8006240:	4621      	mov	r1, r4
 8006242:	4628      	mov	r0, r5
 8006244:	9700      	str	r7, [sp, #0]
 8006246:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006248:	f000 f9d4 	bl	80065f4 <_printf_common>
 800624c:	3001      	adds	r0, #1
 800624e:	f040 8090 	bne.w	8006372 <_printf_float+0x1d6>
 8006252:	f04f 30ff 	mov.w	r0, #4294967295
 8006256:	b011      	add	sp, #68	@ 0x44
 8006258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800625c:	4642      	mov	r2, r8
 800625e:	464b      	mov	r3, r9
 8006260:	4640      	mov	r0, r8
 8006262:	4649      	mov	r1, r9
 8006264:	f7fa fbd2 	bl	8000a0c <__aeabi_dcmpun>
 8006268:	b148      	cbz	r0, 800627e <_printf_float+0xe2>
 800626a:	464b      	mov	r3, r9
 800626c:	2b00      	cmp	r3, #0
 800626e:	bfb8      	it	lt
 8006270:	232d      	movlt	r3, #45	@ 0x2d
 8006272:	4a80      	ldr	r2, [pc, #512]	@ (8006474 <_printf_float+0x2d8>)
 8006274:	bfb8      	it	lt
 8006276:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800627a:	4b7f      	ldr	r3, [pc, #508]	@ (8006478 <_printf_float+0x2dc>)
 800627c:	e7d3      	b.n	8006226 <_printf_float+0x8a>
 800627e:	6863      	ldr	r3, [r4, #4]
 8006280:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006284:	1c5a      	adds	r2, r3, #1
 8006286:	d13f      	bne.n	8006308 <_printf_float+0x16c>
 8006288:	2306      	movs	r3, #6
 800628a:	6063      	str	r3, [r4, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006292:	6023      	str	r3, [r4, #0]
 8006294:	9206      	str	r2, [sp, #24]
 8006296:	aa0e      	add	r2, sp, #56	@ 0x38
 8006298:	e9cd a204 	strd	sl, r2, [sp, #16]
 800629c:	aa0d      	add	r2, sp, #52	@ 0x34
 800629e:	9203      	str	r2, [sp, #12]
 80062a0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80062a4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80062a8:	6863      	ldr	r3, [r4, #4]
 80062aa:	4642      	mov	r2, r8
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	4628      	mov	r0, r5
 80062b0:	464b      	mov	r3, r9
 80062b2:	910a      	str	r1, [sp, #40]	@ 0x28
 80062b4:	f7ff fed4 	bl	8006060 <__cvt>
 80062b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80062ba:	4680      	mov	r8, r0
 80062bc:	2947      	cmp	r1, #71	@ 0x47
 80062be:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80062c0:	d128      	bne.n	8006314 <_printf_float+0x178>
 80062c2:	1cc8      	adds	r0, r1, #3
 80062c4:	db02      	blt.n	80062cc <_printf_float+0x130>
 80062c6:	6863      	ldr	r3, [r4, #4]
 80062c8:	4299      	cmp	r1, r3
 80062ca:	dd40      	ble.n	800634e <_printf_float+0x1b2>
 80062cc:	f1aa 0a02 	sub.w	sl, sl, #2
 80062d0:	fa5f fa8a 	uxtb.w	sl, sl
 80062d4:	4652      	mov	r2, sl
 80062d6:	3901      	subs	r1, #1
 80062d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80062dc:	910d      	str	r1, [sp, #52]	@ 0x34
 80062de:	f7ff ff23 	bl	8006128 <__exponent>
 80062e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062e4:	4681      	mov	r9, r0
 80062e6:	1813      	adds	r3, r2, r0
 80062e8:	2a01      	cmp	r2, #1
 80062ea:	6123      	str	r3, [r4, #16]
 80062ec:	dc02      	bgt.n	80062f4 <_printf_float+0x158>
 80062ee:	6822      	ldr	r2, [r4, #0]
 80062f0:	07d2      	lsls	r2, r2, #31
 80062f2:	d501      	bpl.n	80062f8 <_printf_float+0x15c>
 80062f4:	3301      	adds	r3, #1
 80062f6:	6123      	str	r3, [r4, #16]
 80062f8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d09e      	beq.n	800623e <_printf_float+0xa2>
 8006300:	232d      	movs	r3, #45	@ 0x2d
 8006302:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006306:	e79a      	b.n	800623e <_printf_float+0xa2>
 8006308:	2947      	cmp	r1, #71	@ 0x47
 800630a:	d1bf      	bne.n	800628c <_printf_float+0xf0>
 800630c:	2b00      	cmp	r3, #0
 800630e:	d1bd      	bne.n	800628c <_printf_float+0xf0>
 8006310:	2301      	movs	r3, #1
 8006312:	e7ba      	b.n	800628a <_printf_float+0xee>
 8006314:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006318:	d9dc      	bls.n	80062d4 <_printf_float+0x138>
 800631a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800631e:	d118      	bne.n	8006352 <_printf_float+0x1b6>
 8006320:	2900      	cmp	r1, #0
 8006322:	6863      	ldr	r3, [r4, #4]
 8006324:	dd0b      	ble.n	800633e <_printf_float+0x1a2>
 8006326:	6121      	str	r1, [r4, #16]
 8006328:	b913      	cbnz	r3, 8006330 <_printf_float+0x194>
 800632a:	6822      	ldr	r2, [r4, #0]
 800632c:	07d0      	lsls	r0, r2, #31
 800632e:	d502      	bpl.n	8006336 <_printf_float+0x19a>
 8006330:	3301      	adds	r3, #1
 8006332:	440b      	add	r3, r1
 8006334:	6123      	str	r3, [r4, #16]
 8006336:	f04f 0900 	mov.w	r9, #0
 800633a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800633c:	e7dc      	b.n	80062f8 <_printf_float+0x15c>
 800633e:	b913      	cbnz	r3, 8006346 <_printf_float+0x1aa>
 8006340:	6822      	ldr	r2, [r4, #0]
 8006342:	07d2      	lsls	r2, r2, #31
 8006344:	d501      	bpl.n	800634a <_printf_float+0x1ae>
 8006346:	3302      	adds	r3, #2
 8006348:	e7f4      	b.n	8006334 <_printf_float+0x198>
 800634a:	2301      	movs	r3, #1
 800634c:	e7f2      	b.n	8006334 <_printf_float+0x198>
 800634e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006352:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006354:	4299      	cmp	r1, r3
 8006356:	db05      	blt.n	8006364 <_printf_float+0x1c8>
 8006358:	6823      	ldr	r3, [r4, #0]
 800635a:	6121      	str	r1, [r4, #16]
 800635c:	07d8      	lsls	r0, r3, #31
 800635e:	d5ea      	bpl.n	8006336 <_printf_float+0x19a>
 8006360:	1c4b      	adds	r3, r1, #1
 8006362:	e7e7      	b.n	8006334 <_printf_float+0x198>
 8006364:	2900      	cmp	r1, #0
 8006366:	bfcc      	ite	gt
 8006368:	2201      	movgt	r2, #1
 800636a:	f1c1 0202 	rsble	r2, r1, #2
 800636e:	4413      	add	r3, r2
 8006370:	e7e0      	b.n	8006334 <_printf_float+0x198>
 8006372:	6823      	ldr	r3, [r4, #0]
 8006374:	055a      	lsls	r2, r3, #21
 8006376:	d407      	bmi.n	8006388 <_printf_float+0x1ec>
 8006378:	6923      	ldr	r3, [r4, #16]
 800637a:	4642      	mov	r2, r8
 800637c:	4631      	mov	r1, r6
 800637e:	4628      	mov	r0, r5
 8006380:	47b8      	blx	r7
 8006382:	3001      	adds	r0, #1
 8006384:	d12b      	bne.n	80063de <_printf_float+0x242>
 8006386:	e764      	b.n	8006252 <_printf_float+0xb6>
 8006388:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800638c:	f240 80dc 	bls.w	8006548 <_printf_float+0x3ac>
 8006390:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006394:	2200      	movs	r2, #0
 8006396:	2300      	movs	r3, #0
 8006398:	f7fa fb06 	bl	80009a8 <__aeabi_dcmpeq>
 800639c:	2800      	cmp	r0, #0
 800639e:	d033      	beq.n	8006408 <_printf_float+0x26c>
 80063a0:	2301      	movs	r3, #1
 80063a2:	4631      	mov	r1, r6
 80063a4:	4628      	mov	r0, r5
 80063a6:	4a35      	ldr	r2, [pc, #212]	@ (800647c <_printf_float+0x2e0>)
 80063a8:	47b8      	blx	r7
 80063aa:	3001      	adds	r0, #1
 80063ac:	f43f af51 	beq.w	8006252 <_printf_float+0xb6>
 80063b0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80063b4:	4543      	cmp	r3, r8
 80063b6:	db02      	blt.n	80063be <_printf_float+0x222>
 80063b8:	6823      	ldr	r3, [r4, #0]
 80063ba:	07d8      	lsls	r0, r3, #31
 80063bc:	d50f      	bpl.n	80063de <_printf_float+0x242>
 80063be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063c2:	4631      	mov	r1, r6
 80063c4:	4628      	mov	r0, r5
 80063c6:	47b8      	blx	r7
 80063c8:	3001      	adds	r0, #1
 80063ca:	f43f af42 	beq.w	8006252 <_printf_float+0xb6>
 80063ce:	f04f 0900 	mov.w	r9, #0
 80063d2:	f108 38ff 	add.w	r8, r8, #4294967295
 80063d6:	f104 0a1a 	add.w	sl, r4, #26
 80063da:	45c8      	cmp	r8, r9
 80063dc:	dc09      	bgt.n	80063f2 <_printf_float+0x256>
 80063de:	6823      	ldr	r3, [r4, #0]
 80063e0:	079b      	lsls	r3, r3, #30
 80063e2:	f100 8102 	bmi.w	80065ea <_printf_float+0x44e>
 80063e6:	68e0      	ldr	r0, [r4, #12]
 80063e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063ea:	4298      	cmp	r0, r3
 80063ec:	bfb8      	it	lt
 80063ee:	4618      	movlt	r0, r3
 80063f0:	e731      	b.n	8006256 <_printf_float+0xba>
 80063f2:	2301      	movs	r3, #1
 80063f4:	4652      	mov	r2, sl
 80063f6:	4631      	mov	r1, r6
 80063f8:	4628      	mov	r0, r5
 80063fa:	47b8      	blx	r7
 80063fc:	3001      	adds	r0, #1
 80063fe:	f43f af28 	beq.w	8006252 <_printf_float+0xb6>
 8006402:	f109 0901 	add.w	r9, r9, #1
 8006406:	e7e8      	b.n	80063da <_printf_float+0x23e>
 8006408:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800640a:	2b00      	cmp	r3, #0
 800640c:	dc38      	bgt.n	8006480 <_printf_float+0x2e4>
 800640e:	2301      	movs	r3, #1
 8006410:	4631      	mov	r1, r6
 8006412:	4628      	mov	r0, r5
 8006414:	4a19      	ldr	r2, [pc, #100]	@ (800647c <_printf_float+0x2e0>)
 8006416:	47b8      	blx	r7
 8006418:	3001      	adds	r0, #1
 800641a:	f43f af1a 	beq.w	8006252 <_printf_float+0xb6>
 800641e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006422:	ea59 0303 	orrs.w	r3, r9, r3
 8006426:	d102      	bne.n	800642e <_printf_float+0x292>
 8006428:	6823      	ldr	r3, [r4, #0]
 800642a:	07d9      	lsls	r1, r3, #31
 800642c:	d5d7      	bpl.n	80063de <_printf_float+0x242>
 800642e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006432:	4631      	mov	r1, r6
 8006434:	4628      	mov	r0, r5
 8006436:	47b8      	blx	r7
 8006438:	3001      	adds	r0, #1
 800643a:	f43f af0a 	beq.w	8006252 <_printf_float+0xb6>
 800643e:	f04f 0a00 	mov.w	sl, #0
 8006442:	f104 0b1a 	add.w	fp, r4, #26
 8006446:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006448:	425b      	negs	r3, r3
 800644a:	4553      	cmp	r3, sl
 800644c:	dc01      	bgt.n	8006452 <_printf_float+0x2b6>
 800644e:	464b      	mov	r3, r9
 8006450:	e793      	b.n	800637a <_printf_float+0x1de>
 8006452:	2301      	movs	r3, #1
 8006454:	465a      	mov	r2, fp
 8006456:	4631      	mov	r1, r6
 8006458:	4628      	mov	r0, r5
 800645a:	47b8      	blx	r7
 800645c:	3001      	adds	r0, #1
 800645e:	f43f aef8 	beq.w	8006252 <_printf_float+0xb6>
 8006462:	f10a 0a01 	add.w	sl, sl, #1
 8006466:	e7ee      	b.n	8006446 <_printf_float+0x2aa>
 8006468:	7fefffff 	.word	0x7fefffff
 800646c:	0800a75a 	.word	0x0800a75a
 8006470:	0800a75e 	.word	0x0800a75e
 8006474:	0800a762 	.word	0x0800a762
 8006478:	0800a766 	.word	0x0800a766
 800647c:	0800a76a 	.word	0x0800a76a
 8006480:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006482:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006486:	4553      	cmp	r3, sl
 8006488:	bfa8      	it	ge
 800648a:	4653      	movge	r3, sl
 800648c:	2b00      	cmp	r3, #0
 800648e:	4699      	mov	r9, r3
 8006490:	dc36      	bgt.n	8006500 <_printf_float+0x364>
 8006492:	f04f 0b00 	mov.w	fp, #0
 8006496:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800649a:	f104 021a 	add.w	r2, r4, #26
 800649e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80064a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80064a2:	eba3 0309 	sub.w	r3, r3, r9
 80064a6:	455b      	cmp	r3, fp
 80064a8:	dc31      	bgt.n	800650e <_printf_float+0x372>
 80064aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064ac:	459a      	cmp	sl, r3
 80064ae:	dc3a      	bgt.n	8006526 <_printf_float+0x38a>
 80064b0:	6823      	ldr	r3, [r4, #0]
 80064b2:	07da      	lsls	r2, r3, #31
 80064b4:	d437      	bmi.n	8006526 <_printf_float+0x38a>
 80064b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064b8:	ebaa 0903 	sub.w	r9, sl, r3
 80064bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064be:	ebaa 0303 	sub.w	r3, sl, r3
 80064c2:	4599      	cmp	r9, r3
 80064c4:	bfa8      	it	ge
 80064c6:	4699      	movge	r9, r3
 80064c8:	f1b9 0f00 	cmp.w	r9, #0
 80064cc:	dc33      	bgt.n	8006536 <_printf_float+0x39a>
 80064ce:	f04f 0800 	mov.w	r8, #0
 80064d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064d6:	f104 0b1a 	add.w	fp, r4, #26
 80064da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064dc:	ebaa 0303 	sub.w	r3, sl, r3
 80064e0:	eba3 0309 	sub.w	r3, r3, r9
 80064e4:	4543      	cmp	r3, r8
 80064e6:	f77f af7a 	ble.w	80063de <_printf_float+0x242>
 80064ea:	2301      	movs	r3, #1
 80064ec:	465a      	mov	r2, fp
 80064ee:	4631      	mov	r1, r6
 80064f0:	4628      	mov	r0, r5
 80064f2:	47b8      	blx	r7
 80064f4:	3001      	adds	r0, #1
 80064f6:	f43f aeac 	beq.w	8006252 <_printf_float+0xb6>
 80064fa:	f108 0801 	add.w	r8, r8, #1
 80064fe:	e7ec      	b.n	80064da <_printf_float+0x33e>
 8006500:	4642      	mov	r2, r8
 8006502:	4631      	mov	r1, r6
 8006504:	4628      	mov	r0, r5
 8006506:	47b8      	blx	r7
 8006508:	3001      	adds	r0, #1
 800650a:	d1c2      	bne.n	8006492 <_printf_float+0x2f6>
 800650c:	e6a1      	b.n	8006252 <_printf_float+0xb6>
 800650e:	2301      	movs	r3, #1
 8006510:	4631      	mov	r1, r6
 8006512:	4628      	mov	r0, r5
 8006514:	920a      	str	r2, [sp, #40]	@ 0x28
 8006516:	47b8      	blx	r7
 8006518:	3001      	adds	r0, #1
 800651a:	f43f ae9a 	beq.w	8006252 <_printf_float+0xb6>
 800651e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006520:	f10b 0b01 	add.w	fp, fp, #1
 8006524:	e7bb      	b.n	800649e <_printf_float+0x302>
 8006526:	4631      	mov	r1, r6
 8006528:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800652c:	4628      	mov	r0, r5
 800652e:	47b8      	blx	r7
 8006530:	3001      	adds	r0, #1
 8006532:	d1c0      	bne.n	80064b6 <_printf_float+0x31a>
 8006534:	e68d      	b.n	8006252 <_printf_float+0xb6>
 8006536:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006538:	464b      	mov	r3, r9
 800653a:	4631      	mov	r1, r6
 800653c:	4628      	mov	r0, r5
 800653e:	4442      	add	r2, r8
 8006540:	47b8      	blx	r7
 8006542:	3001      	adds	r0, #1
 8006544:	d1c3      	bne.n	80064ce <_printf_float+0x332>
 8006546:	e684      	b.n	8006252 <_printf_float+0xb6>
 8006548:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800654c:	f1ba 0f01 	cmp.w	sl, #1
 8006550:	dc01      	bgt.n	8006556 <_printf_float+0x3ba>
 8006552:	07db      	lsls	r3, r3, #31
 8006554:	d536      	bpl.n	80065c4 <_printf_float+0x428>
 8006556:	2301      	movs	r3, #1
 8006558:	4642      	mov	r2, r8
 800655a:	4631      	mov	r1, r6
 800655c:	4628      	mov	r0, r5
 800655e:	47b8      	blx	r7
 8006560:	3001      	adds	r0, #1
 8006562:	f43f ae76 	beq.w	8006252 <_printf_float+0xb6>
 8006566:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800656a:	4631      	mov	r1, r6
 800656c:	4628      	mov	r0, r5
 800656e:	47b8      	blx	r7
 8006570:	3001      	adds	r0, #1
 8006572:	f43f ae6e 	beq.w	8006252 <_printf_float+0xb6>
 8006576:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800657a:	2200      	movs	r2, #0
 800657c:	2300      	movs	r3, #0
 800657e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006582:	f7fa fa11 	bl	80009a8 <__aeabi_dcmpeq>
 8006586:	b9c0      	cbnz	r0, 80065ba <_printf_float+0x41e>
 8006588:	4653      	mov	r3, sl
 800658a:	f108 0201 	add.w	r2, r8, #1
 800658e:	4631      	mov	r1, r6
 8006590:	4628      	mov	r0, r5
 8006592:	47b8      	blx	r7
 8006594:	3001      	adds	r0, #1
 8006596:	d10c      	bne.n	80065b2 <_printf_float+0x416>
 8006598:	e65b      	b.n	8006252 <_printf_float+0xb6>
 800659a:	2301      	movs	r3, #1
 800659c:	465a      	mov	r2, fp
 800659e:	4631      	mov	r1, r6
 80065a0:	4628      	mov	r0, r5
 80065a2:	47b8      	blx	r7
 80065a4:	3001      	adds	r0, #1
 80065a6:	f43f ae54 	beq.w	8006252 <_printf_float+0xb6>
 80065aa:	f108 0801 	add.w	r8, r8, #1
 80065ae:	45d0      	cmp	r8, sl
 80065b0:	dbf3      	blt.n	800659a <_printf_float+0x3fe>
 80065b2:	464b      	mov	r3, r9
 80065b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80065b8:	e6e0      	b.n	800637c <_printf_float+0x1e0>
 80065ba:	f04f 0800 	mov.w	r8, #0
 80065be:	f104 0b1a 	add.w	fp, r4, #26
 80065c2:	e7f4      	b.n	80065ae <_printf_float+0x412>
 80065c4:	2301      	movs	r3, #1
 80065c6:	4642      	mov	r2, r8
 80065c8:	e7e1      	b.n	800658e <_printf_float+0x3f2>
 80065ca:	2301      	movs	r3, #1
 80065cc:	464a      	mov	r2, r9
 80065ce:	4631      	mov	r1, r6
 80065d0:	4628      	mov	r0, r5
 80065d2:	47b8      	blx	r7
 80065d4:	3001      	adds	r0, #1
 80065d6:	f43f ae3c 	beq.w	8006252 <_printf_float+0xb6>
 80065da:	f108 0801 	add.w	r8, r8, #1
 80065de:	68e3      	ldr	r3, [r4, #12]
 80065e0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80065e2:	1a5b      	subs	r3, r3, r1
 80065e4:	4543      	cmp	r3, r8
 80065e6:	dcf0      	bgt.n	80065ca <_printf_float+0x42e>
 80065e8:	e6fd      	b.n	80063e6 <_printf_float+0x24a>
 80065ea:	f04f 0800 	mov.w	r8, #0
 80065ee:	f104 0919 	add.w	r9, r4, #25
 80065f2:	e7f4      	b.n	80065de <_printf_float+0x442>

080065f4 <_printf_common>:
 80065f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065f8:	4616      	mov	r6, r2
 80065fa:	4698      	mov	r8, r3
 80065fc:	688a      	ldr	r2, [r1, #8]
 80065fe:	690b      	ldr	r3, [r1, #16]
 8006600:	4607      	mov	r7, r0
 8006602:	4293      	cmp	r3, r2
 8006604:	bfb8      	it	lt
 8006606:	4613      	movlt	r3, r2
 8006608:	6033      	str	r3, [r6, #0]
 800660a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800660e:	460c      	mov	r4, r1
 8006610:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006614:	b10a      	cbz	r2, 800661a <_printf_common+0x26>
 8006616:	3301      	adds	r3, #1
 8006618:	6033      	str	r3, [r6, #0]
 800661a:	6823      	ldr	r3, [r4, #0]
 800661c:	0699      	lsls	r1, r3, #26
 800661e:	bf42      	ittt	mi
 8006620:	6833      	ldrmi	r3, [r6, #0]
 8006622:	3302      	addmi	r3, #2
 8006624:	6033      	strmi	r3, [r6, #0]
 8006626:	6825      	ldr	r5, [r4, #0]
 8006628:	f015 0506 	ands.w	r5, r5, #6
 800662c:	d106      	bne.n	800663c <_printf_common+0x48>
 800662e:	f104 0a19 	add.w	sl, r4, #25
 8006632:	68e3      	ldr	r3, [r4, #12]
 8006634:	6832      	ldr	r2, [r6, #0]
 8006636:	1a9b      	subs	r3, r3, r2
 8006638:	42ab      	cmp	r3, r5
 800663a:	dc2b      	bgt.n	8006694 <_printf_common+0xa0>
 800663c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006640:	6822      	ldr	r2, [r4, #0]
 8006642:	3b00      	subs	r3, #0
 8006644:	bf18      	it	ne
 8006646:	2301      	movne	r3, #1
 8006648:	0692      	lsls	r2, r2, #26
 800664a:	d430      	bmi.n	80066ae <_printf_common+0xba>
 800664c:	4641      	mov	r1, r8
 800664e:	4638      	mov	r0, r7
 8006650:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006654:	47c8      	blx	r9
 8006656:	3001      	adds	r0, #1
 8006658:	d023      	beq.n	80066a2 <_printf_common+0xae>
 800665a:	6823      	ldr	r3, [r4, #0]
 800665c:	6922      	ldr	r2, [r4, #16]
 800665e:	f003 0306 	and.w	r3, r3, #6
 8006662:	2b04      	cmp	r3, #4
 8006664:	bf14      	ite	ne
 8006666:	2500      	movne	r5, #0
 8006668:	6833      	ldreq	r3, [r6, #0]
 800666a:	f04f 0600 	mov.w	r6, #0
 800666e:	bf08      	it	eq
 8006670:	68e5      	ldreq	r5, [r4, #12]
 8006672:	f104 041a 	add.w	r4, r4, #26
 8006676:	bf08      	it	eq
 8006678:	1aed      	subeq	r5, r5, r3
 800667a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800667e:	bf08      	it	eq
 8006680:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006684:	4293      	cmp	r3, r2
 8006686:	bfc4      	itt	gt
 8006688:	1a9b      	subgt	r3, r3, r2
 800668a:	18ed      	addgt	r5, r5, r3
 800668c:	42b5      	cmp	r5, r6
 800668e:	d11a      	bne.n	80066c6 <_printf_common+0xd2>
 8006690:	2000      	movs	r0, #0
 8006692:	e008      	b.n	80066a6 <_printf_common+0xb2>
 8006694:	2301      	movs	r3, #1
 8006696:	4652      	mov	r2, sl
 8006698:	4641      	mov	r1, r8
 800669a:	4638      	mov	r0, r7
 800669c:	47c8      	blx	r9
 800669e:	3001      	adds	r0, #1
 80066a0:	d103      	bne.n	80066aa <_printf_common+0xb6>
 80066a2:	f04f 30ff 	mov.w	r0, #4294967295
 80066a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066aa:	3501      	adds	r5, #1
 80066ac:	e7c1      	b.n	8006632 <_printf_common+0x3e>
 80066ae:	2030      	movs	r0, #48	@ 0x30
 80066b0:	18e1      	adds	r1, r4, r3
 80066b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80066b6:	1c5a      	adds	r2, r3, #1
 80066b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80066bc:	4422      	add	r2, r4
 80066be:	3302      	adds	r3, #2
 80066c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80066c4:	e7c2      	b.n	800664c <_printf_common+0x58>
 80066c6:	2301      	movs	r3, #1
 80066c8:	4622      	mov	r2, r4
 80066ca:	4641      	mov	r1, r8
 80066cc:	4638      	mov	r0, r7
 80066ce:	47c8      	blx	r9
 80066d0:	3001      	adds	r0, #1
 80066d2:	d0e6      	beq.n	80066a2 <_printf_common+0xae>
 80066d4:	3601      	adds	r6, #1
 80066d6:	e7d9      	b.n	800668c <_printf_common+0x98>

080066d8 <_printf_i>:
 80066d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066dc:	7e0f      	ldrb	r7, [r1, #24]
 80066de:	4691      	mov	r9, r2
 80066e0:	2f78      	cmp	r7, #120	@ 0x78
 80066e2:	4680      	mov	r8, r0
 80066e4:	460c      	mov	r4, r1
 80066e6:	469a      	mov	sl, r3
 80066e8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80066ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80066ee:	d807      	bhi.n	8006700 <_printf_i+0x28>
 80066f0:	2f62      	cmp	r7, #98	@ 0x62
 80066f2:	d80a      	bhi.n	800670a <_printf_i+0x32>
 80066f4:	2f00      	cmp	r7, #0
 80066f6:	f000 80d3 	beq.w	80068a0 <_printf_i+0x1c8>
 80066fa:	2f58      	cmp	r7, #88	@ 0x58
 80066fc:	f000 80ba 	beq.w	8006874 <_printf_i+0x19c>
 8006700:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006704:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006708:	e03a      	b.n	8006780 <_printf_i+0xa8>
 800670a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800670e:	2b15      	cmp	r3, #21
 8006710:	d8f6      	bhi.n	8006700 <_printf_i+0x28>
 8006712:	a101      	add	r1, pc, #4	@ (adr r1, 8006718 <_printf_i+0x40>)
 8006714:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006718:	08006771 	.word	0x08006771
 800671c:	08006785 	.word	0x08006785
 8006720:	08006701 	.word	0x08006701
 8006724:	08006701 	.word	0x08006701
 8006728:	08006701 	.word	0x08006701
 800672c:	08006701 	.word	0x08006701
 8006730:	08006785 	.word	0x08006785
 8006734:	08006701 	.word	0x08006701
 8006738:	08006701 	.word	0x08006701
 800673c:	08006701 	.word	0x08006701
 8006740:	08006701 	.word	0x08006701
 8006744:	08006887 	.word	0x08006887
 8006748:	080067af 	.word	0x080067af
 800674c:	08006841 	.word	0x08006841
 8006750:	08006701 	.word	0x08006701
 8006754:	08006701 	.word	0x08006701
 8006758:	080068a9 	.word	0x080068a9
 800675c:	08006701 	.word	0x08006701
 8006760:	080067af 	.word	0x080067af
 8006764:	08006701 	.word	0x08006701
 8006768:	08006701 	.word	0x08006701
 800676c:	08006849 	.word	0x08006849
 8006770:	6833      	ldr	r3, [r6, #0]
 8006772:	1d1a      	adds	r2, r3, #4
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6032      	str	r2, [r6, #0]
 8006778:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800677c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006780:	2301      	movs	r3, #1
 8006782:	e09e      	b.n	80068c2 <_printf_i+0x1ea>
 8006784:	6833      	ldr	r3, [r6, #0]
 8006786:	6820      	ldr	r0, [r4, #0]
 8006788:	1d19      	adds	r1, r3, #4
 800678a:	6031      	str	r1, [r6, #0]
 800678c:	0606      	lsls	r6, r0, #24
 800678e:	d501      	bpl.n	8006794 <_printf_i+0xbc>
 8006790:	681d      	ldr	r5, [r3, #0]
 8006792:	e003      	b.n	800679c <_printf_i+0xc4>
 8006794:	0645      	lsls	r5, r0, #25
 8006796:	d5fb      	bpl.n	8006790 <_printf_i+0xb8>
 8006798:	f9b3 5000 	ldrsh.w	r5, [r3]
 800679c:	2d00      	cmp	r5, #0
 800679e:	da03      	bge.n	80067a8 <_printf_i+0xd0>
 80067a0:	232d      	movs	r3, #45	@ 0x2d
 80067a2:	426d      	negs	r5, r5
 80067a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067a8:	230a      	movs	r3, #10
 80067aa:	4859      	ldr	r0, [pc, #356]	@ (8006910 <_printf_i+0x238>)
 80067ac:	e011      	b.n	80067d2 <_printf_i+0xfa>
 80067ae:	6821      	ldr	r1, [r4, #0]
 80067b0:	6833      	ldr	r3, [r6, #0]
 80067b2:	0608      	lsls	r0, r1, #24
 80067b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80067b8:	d402      	bmi.n	80067c0 <_printf_i+0xe8>
 80067ba:	0649      	lsls	r1, r1, #25
 80067bc:	bf48      	it	mi
 80067be:	b2ad      	uxthmi	r5, r5
 80067c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80067c2:	6033      	str	r3, [r6, #0]
 80067c4:	bf14      	ite	ne
 80067c6:	230a      	movne	r3, #10
 80067c8:	2308      	moveq	r3, #8
 80067ca:	4851      	ldr	r0, [pc, #324]	@ (8006910 <_printf_i+0x238>)
 80067cc:	2100      	movs	r1, #0
 80067ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80067d2:	6866      	ldr	r6, [r4, #4]
 80067d4:	2e00      	cmp	r6, #0
 80067d6:	bfa8      	it	ge
 80067d8:	6821      	ldrge	r1, [r4, #0]
 80067da:	60a6      	str	r6, [r4, #8]
 80067dc:	bfa4      	itt	ge
 80067de:	f021 0104 	bicge.w	r1, r1, #4
 80067e2:	6021      	strge	r1, [r4, #0]
 80067e4:	b90d      	cbnz	r5, 80067ea <_printf_i+0x112>
 80067e6:	2e00      	cmp	r6, #0
 80067e8:	d04b      	beq.n	8006882 <_printf_i+0x1aa>
 80067ea:	4616      	mov	r6, r2
 80067ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80067f0:	fb03 5711 	mls	r7, r3, r1, r5
 80067f4:	5dc7      	ldrb	r7, [r0, r7]
 80067f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80067fa:	462f      	mov	r7, r5
 80067fc:	42bb      	cmp	r3, r7
 80067fe:	460d      	mov	r5, r1
 8006800:	d9f4      	bls.n	80067ec <_printf_i+0x114>
 8006802:	2b08      	cmp	r3, #8
 8006804:	d10b      	bne.n	800681e <_printf_i+0x146>
 8006806:	6823      	ldr	r3, [r4, #0]
 8006808:	07df      	lsls	r7, r3, #31
 800680a:	d508      	bpl.n	800681e <_printf_i+0x146>
 800680c:	6923      	ldr	r3, [r4, #16]
 800680e:	6861      	ldr	r1, [r4, #4]
 8006810:	4299      	cmp	r1, r3
 8006812:	bfde      	ittt	le
 8006814:	2330      	movle	r3, #48	@ 0x30
 8006816:	f806 3c01 	strble.w	r3, [r6, #-1]
 800681a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800681e:	1b92      	subs	r2, r2, r6
 8006820:	6122      	str	r2, [r4, #16]
 8006822:	464b      	mov	r3, r9
 8006824:	4621      	mov	r1, r4
 8006826:	4640      	mov	r0, r8
 8006828:	f8cd a000 	str.w	sl, [sp]
 800682c:	aa03      	add	r2, sp, #12
 800682e:	f7ff fee1 	bl	80065f4 <_printf_common>
 8006832:	3001      	adds	r0, #1
 8006834:	d14a      	bne.n	80068cc <_printf_i+0x1f4>
 8006836:	f04f 30ff 	mov.w	r0, #4294967295
 800683a:	b004      	add	sp, #16
 800683c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006840:	6823      	ldr	r3, [r4, #0]
 8006842:	f043 0320 	orr.w	r3, r3, #32
 8006846:	6023      	str	r3, [r4, #0]
 8006848:	2778      	movs	r7, #120	@ 0x78
 800684a:	4832      	ldr	r0, [pc, #200]	@ (8006914 <_printf_i+0x23c>)
 800684c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006850:	6823      	ldr	r3, [r4, #0]
 8006852:	6831      	ldr	r1, [r6, #0]
 8006854:	061f      	lsls	r7, r3, #24
 8006856:	f851 5b04 	ldr.w	r5, [r1], #4
 800685a:	d402      	bmi.n	8006862 <_printf_i+0x18a>
 800685c:	065f      	lsls	r7, r3, #25
 800685e:	bf48      	it	mi
 8006860:	b2ad      	uxthmi	r5, r5
 8006862:	6031      	str	r1, [r6, #0]
 8006864:	07d9      	lsls	r1, r3, #31
 8006866:	bf44      	itt	mi
 8006868:	f043 0320 	orrmi.w	r3, r3, #32
 800686c:	6023      	strmi	r3, [r4, #0]
 800686e:	b11d      	cbz	r5, 8006878 <_printf_i+0x1a0>
 8006870:	2310      	movs	r3, #16
 8006872:	e7ab      	b.n	80067cc <_printf_i+0xf4>
 8006874:	4826      	ldr	r0, [pc, #152]	@ (8006910 <_printf_i+0x238>)
 8006876:	e7e9      	b.n	800684c <_printf_i+0x174>
 8006878:	6823      	ldr	r3, [r4, #0]
 800687a:	f023 0320 	bic.w	r3, r3, #32
 800687e:	6023      	str	r3, [r4, #0]
 8006880:	e7f6      	b.n	8006870 <_printf_i+0x198>
 8006882:	4616      	mov	r6, r2
 8006884:	e7bd      	b.n	8006802 <_printf_i+0x12a>
 8006886:	6833      	ldr	r3, [r6, #0]
 8006888:	6825      	ldr	r5, [r4, #0]
 800688a:	1d18      	adds	r0, r3, #4
 800688c:	6961      	ldr	r1, [r4, #20]
 800688e:	6030      	str	r0, [r6, #0]
 8006890:	062e      	lsls	r6, r5, #24
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	d501      	bpl.n	800689a <_printf_i+0x1c2>
 8006896:	6019      	str	r1, [r3, #0]
 8006898:	e002      	b.n	80068a0 <_printf_i+0x1c8>
 800689a:	0668      	lsls	r0, r5, #25
 800689c:	d5fb      	bpl.n	8006896 <_printf_i+0x1be>
 800689e:	8019      	strh	r1, [r3, #0]
 80068a0:	2300      	movs	r3, #0
 80068a2:	4616      	mov	r6, r2
 80068a4:	6123      	str	r3, [r4, #16]
 80068a6:	e7bc      	b.n	8006822 <_printf_i+0x14a>
 80068a8:	6833      	ldr	r3, [r6, #0]
 80068aa:	2100      	movs	r1, #0
 80068ac:	1d1a      	adds	r2, r3, #4
 80068ae:	6032      	str	r2, [r6, #0]
 80068b0:	681e      	ldr	r6, [r3, #0]
 80068b2:	6862      	ldr	r2, [r4, #4]
 80068b4:	4630      	mov	r0, r6
 80068b6:	f000 fbe4 	bl	8007082 <memchr>
 80068ba:	b108      	cbz	r0, 80068c0 <_printf_i+0x1e8>
 80068bc:	1b80      	subs	r0, r0, r6
 80068be:	6060      	str	r0, [r4, #4]
 80068c0:	6863      	ldr	r3, [r4, #4]
 80068c2:	6123      	str	r3, [r4, #16]
 80068c4:	2300      	movs	r3, #0
 80068c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068ca:	e7aa      	b.n	8006822 <_printf_i+0x14a>
 80068cc:	4632      	mov	r2, r6
 80068ce:	4649      	mov	r1, r9
 80068d0:	4640      	mov	r0, r8
 80068d2:	6923      	ldr	r3, [r4, #16]
 80068d4:	47d0      	blx	sl
 80068d6:	3001      	adds	r0, #1
 80068d8:	d0ad      	beq.n	8006836 <_printf_i+0x15e>
 80068da:	6823      	ldr	r3, [r4, #0]
 80068dc:	079b      	lsls	r3, r3, #30
 80068de:	d413      	bmi.n	8006908 <_printf_i+0x230>
 80068e0:	68e0      	ldr	r0, [r4, #12]
 80068e2:	9b03      	ldr	r3, [sp, #12]
 80068e4:	4298      	cmp	r0, r3
 80068e6:	bfb8      	it	lt
 80068e8:	4618      	movlt	r0, r3
 80068ea:	e7a6      	b.n	800683a <_printf_i+0x162>
 80068ec:	2301      	movs	r3, #1
 80068ee:	4632      	mov	r2, r6
 80068f0:	4649      	mov	r1, r9
 80068f2:	4640      	mov	r0, r8
 80068f4:	47d0      	blx	sl
 80068f6:	3001      	adds	r0, #1
 80068f8:	d09d      	beq.n	8006836 <_printf_i+0x15e>
 80068fa:	3501      	adds	r5, #1
 80068fc:	68e3      	ldr	r3, [r4, #12]
 80068fe:	9903      	ldr	r1, [sp, #12]
 8006900:	1a5b      	subs	r3, r3, r1
 8006902:	42ab      	cmp	r3, r5
 8006904:	dcf2      	bgt.n	80068ec <_printf_i+0x214>
 8006906:	e7eb      	b.n	80068e0 <_printf_i+0x208>
 8006908:	2500      	movs	r5, #0
 800690a:	f104 0619 	add.w	r6, r4, #25
 800690e:	e7f5      	b.n	80068fc <_printf_i+0x224>
 8006910:	0800a76c 	.word	0x0800a76c
 8006914:	0800a77d 	.word	0x0800a77d

08006918 <_scanf_float>:
 8006918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800691c:	b087      	sub	sp, #28
 800691e:	9303      	str	r3, [sp, #12]
 8006920:	688b      	ldr	r3, [r1, #8]
 8006922:	4617      	mov	r7, r2
 8006924:	1e5a      	subs	r2, r3, #1
 8006926:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800692a:	bf82      	ittt	hi
 800692c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006930:	eb03 0b05 	addhi.w	fp, r3, r5
 8006934:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006938:	460a      	mov	r2, r1
 800693a:	f04f 0500 	mov.w	r5, #0
 800693e:	bf88      	it	hi
 8006940:	608b      	strhi	r3, [r1, #8]
 8006942:	680b      	ldr	r3, [r1, #0]
 8006944:	4680      	mov	r8, r0
 8006946:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800694a:	f842 3b1c 	str.w	r3, [r2], #28
 800694e:	460c      	mov	r4, r1
 8006950:	bf98      	it	ls
 8006952:	f04f 0b00 	movls.w	fp, #0
 8006956:	4616      	mov	r6, r2
 8006958:	46aa      	mov	sl, r5
 800695a:	46a9      	mov	r9, r5
 800695c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006960:	9201      	str	r2, [sp, #4]
 8006962:	9502      	str	r5, [sp, #8]
 8006964:	68a2      	ldr	r2, [r4, #8]
 8006966:	b152      	cbz	r2, 800697e <_scanf_float+0x66>
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	2b4e      	cmp	r3, #78	@ 0x4e
 800696e:	d865      	bhi.n	8006a3c <_scanf_float+0x124>
 8006970:	2b40      	cmp	r3, #64	@ 0x40
 8006972:	d83d      	bhi.n	80069f0 <_scanf_float+0xd8>
 8006974:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006978:	b2c8      	uxtb	r0, r1
 800697a:	280e      	cmp	r0, #14
 800697c:	d93b      	bls.n	80069f6 <_scanf_float+0xde>
 800697e:	f1b9 0f00 	cmp.w	r9, #0
 8006982:	d003      	beq.n	800698c <_scanf_float+0x74>
 8006984:	6823      	ldr	r3, [r4, #0]
 8006986:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800698a:	6023      	str	r3, [r4, #0]
 800698c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006990:	f1ba 0f01 	cmp.w	sl, #1
 8006994:	f200 8118 	bhi.w	8006bc8 <_scanf_float+0x2b0>
 8006998:	9b01      	ldr	r3, [sp, #4]
 800699a:	429e      	cmp	r6, r3
 800699c:	f200 8109 	bhi.w	8006bb2 <_scanf_float+0x29a>
 80069a0:	2001      	movs	r0, #1
 80069a2:	b007      	add	sp, #28
 80069a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80069ac:	2a0d      	cmp	r2, #13
 80069ae:	d8e6      	bhi.n	800697e <_scanf_float+0x66>
 80069b0:	a101      	add	r1, pc, #4	@ (adr r1, 80069b8 <_scanf_float+0xa0>)
 80069b2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80069b6:	bf00      	nop
 80069b8:	08006aff 	.word	0x08006aff
 80069bc:	0800697f 	.word	0x0800697f
 80069c0:	0800697f 	.word	0x0800697f
 80069c4:	0800697f 	.word	0x0800697f
 80069c8:	08006b5f 	.word	0x08006b5f
 80069cc:	08006b37 	.word	0x08006b37
 80069d0:	0800697f 	.word	0x0800697f
 80069d4:	0800697f 	.word	0x0800697f
 80069d8:	08006b0d 	.word	0x08006b0d
 80069dc:	0800697f 	.word	0x0800697f
 80069e0:	0800697f 	.word	0x0800697f
 80069e4:	0800697f 	.word	0x0800697f
 80069e8:	0800697f 	.word	0x0800697f
 80069ec:	08006ac5 	.word	0x08006ac5
 80069f0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80069f4:	e7da      	b.n	80069ac <_scanf_float+0x94>
 80069f6:	290e      	cmp	r1, #14
 80069f8:	d8c1      	bhi.n	800697e <_scanf_float+0x66>
 80069fa:	a001      	add	r0, pc, #4	@ (adr r0, 8006a00 <_scanf_float+0xe8>)
 80069fc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006a00:	08006ab5 	.word	0x08006ab5
 8006a04:	0800697f 	.word	0x0800697f
 8006a08:	08006ab5 	.word	0x08006ab5
 8006a0c:	08006b4b 	.word	0x08006b4b
 8006a10:	0800697f 	.word	0x0800697f
 8006a14:	08006a5d 	.word	0x08006a5d
 8006a18:	08006a9b 	.word	0x08006a9b
 8006a1c:	08006a9b 	.word	0x08006a9b
 8006a20:	08006a9b 	.word	0x08006a9b
 8006a24:	08006a9b 	.word	0x08006a9b
 8006a28:	08006a9b 	.word	0x08006a9b
 8006a2c:	08006a9b 	.word	0x08006a9b
 8006a30:	08006a9b 	.word	0x08006a9b
 8006a34:	08006a9b 	.word	0x08006a9b
 8006a38:	08006a9b 	.word	0x08006a9b
 8006a3c:	2b6e      	cmp	r3, #110	@ 0x6e
 8006a3e:	d809      	bhi.n	8006a54 <_scanf_float+0x13c>
 8006a40:	2b60      	cmp	r3, #96	@ 0x60
 8006a42:	d8b1      	bhi.n	80069a8 <_scanf_float+0x90>
 8006a44:	2b54      	cmp	r3, #84	@ 0x54
 8006a46:	d07b      	beq.n	8006b40 <_scanf_float+0x228>
 8006a48:	2b59      	cmp	r3, #89	@ 0x59
 8006a4a:	d198      	bne.n	800697e <_scanf_float+0x66>
 8006a4c:	2d07      	cmp	r5, #7
 8006a4e:	d196      	bne.n	800697e <_scanf_float+0x66>
 8006a50:	2508      	movs	r5, #8
 8006a52:	e02c      	b.n	8006aae <_scanf_float+0x196>
 8006a54:	2b74      	cmp	r3, #116	@ 0x74
 8006a56:	d073      	beq.n	8006b40 <_scanf_float+0x228>
 8006a58:	2b79      	cmp	r3, #121	@ 0x79
 8006a5a:	e7f6      	b.n	8006a4a <_scanf_float+0x132>
 8006a5c:	6821      	ldr	r1, [r4, #0]
 8006a5e:	05c8      	lsls	r0, r1, #23
 8006a60:	d51b      	bpl.n	8006a9a <_scanf_float+0x182>
 8006a62:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006a66:	6021      	str	r1, [r4, #0]
 8006a68:	f109 0901 	add.w	r9, r9, #1
 8006a6c:	f1bb 0f00 	cmp.w	fp, #0
 8006a70:	d003      	beq.n	8006a7a <_scanf_float+0x162>
 8006a72:	3201      	adds	r2, #1
 8006a74:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006a78:	60a2      	str	r2, [r4, #8]
 8006a7a:	68a3      	ldr	r3, [r4, #8]
 8006a7c:	3b01      	subs	r3, #1
 8006a7e:	60a3      	str	r3, [r4, #8]
 8006a80:	6923      	ldr	r3, [r4, #16]
 8006a82:	3301      	adds	r3, #1
 8006a84:	6123      	str	r3, [r4, #16]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	3b01      	subs	r3, #1
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	607b      	str	r3, [r7, #4]
 8006a8e:	f340 8087 	ble.w	8006ba0 <_scanf_float+0x288>
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	3301      	adds	r3, #1
 8006a96:	603b      	str	r3, [r7, #0]
 8006a98:	e764      	b.n	8006964 <_scanf_float+0x4c>
 8006a9a:	eb1a 0105 	adds.w	r1, sl, r5
 8006a9e:	f47f af6e 	bne.w	800697e <_scanf_float+0x66>
 8006aa2:	460d      	mov	r5, r1
 8006aa4:	468a      	mov	sl, r1
 8006aa6:	6822      	ldr	r2, [r4, #0]
 8006aa8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006aac:	6022      	str	r2, [r4, #0]
 8006aae:	f806 3b01 	strb.w	r3, [r6], #1
 8006ab2:	e7e2      	b.n	8006a7a <_scanf_float+0x162>
 8006ab4:	6822      	ldr	r2, [r4, #0]
 8006ab6:	0610      	lsls	r0, r2, #24
 8006ab8:	f57f af61 	bpl.w	800697e <_scanf_float+0x66>
 8006abc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ac0:	6022      	str	r2, [r4, #0]
 8006ac2:	e7f4      	b.n	8006aae <_scanf_float+0x196>
 8006ac4:	f1ba 0f00 	cmp.w	sl, #0
 8006ac8:	d10e      	bne.n	8006ae8 <_scanf_float+0x1d0>
 8006aca:	f1b9 0f00 	cmp.w	r9, #0
 8006ace:	d10e      	bne.n	8006aee <_scanf_float+0x1d6>
 8006ad0:	6822      	ldr	r2, [r4, #0]
 8006ad2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006ad6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006ada:	d108      	bne.n	8006aee <_scanf_float+0x1d6>
 8006adc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006ae0:	f04f 0a01 	mov.w	sl, #1
 8006ae4:	6022      	str	r2, [r4, #0]
 8006ae6:	e7e2      	b.n	8006aae <_scanf_float+0x196>
 8006ae8:	f1ba 0f02 	cmp.w	sl, #2
 8006aec:	d055      	beq.n	8006b9a <_scanf_float+0x282>
 8006aee:	2d01      	cmp	r5, #1
 8006af0:	d002      	beq.n	8006af8 <_scanf_float+0x1e0>
 8006af2:	2d04      	cmp	r5, #4
 8006af4:	f47f af43 	bne.w	800697e <_scanf_float+0x66>
 8006af8:	3501      	adds	r5, #1
 8006afa:	b2ed      	uxtb	r5, r5
 8006afc:	e7d7      	b.n	8006aae <_scanf_float+0x196>
 8006afe:	f1ba 0f01 	cmp.w	sl, #1
 8006b02:	f47f af3c 	bne.w	800697e <_scanf_float+0x66>
 8006b06:	f04f 0a02 	mov.w	sl, #2
 8006b0a:	e7d0      	b.n	8006aae <_scanf_float+0x196>
 8006b0c:	b97d      	cbnz	r5, 8006b2e <_scanf_float+0x216>
 8006b0e:	f1b9 0f00 	cmp.w	r9, #0
 8006b12:	f47f af37 	bne.w	8006984 <_scanf_float+0x6c>
 8006b16:	6822      	ldr	r2, [r4, #0]
 8006b18:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006b1c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006b20:	f040 8103 	bne.w	8006d2a <_scanf_float+0x412>
 8006b24:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006b28:	2501      	movs	r5, #1
 8006b2a:	6022      	str	r2, [r4, #0]
 8006b2c:	e7bf      	b.n	8006aae <_scanf_float+0x196>
 8006b2e:	2d03      	cmp	r5, #3
 8006b30:	d0e2      	beq.n	8006af8 <_scanf_float+0x1e0>
 8006b32:	2d05      	cmp	r5, #5
 8006b34:	e7de      	b.n	8006af4 <_scanf_float+0x1dc>
 8006b36:	2d02      	cmp	r5, #2
 8006b38:	f47f af21 	bne.w	800697e <_scanf_float+0x66>
 8006b3c:	2503      	movs	r5, #3
 8006b3e:	e7b6      	b.n	8006aae <_scanf_float+0x196>
 8006b40:	2d06      	cmp	r5, #6
 8006b42:	f47f af1c 	bne.w	800697e <_scanf_float+0x66>
 8006b46:	2507      	movs	r5, #7
 8006b48:	e7b1      	b.n	8006aae <_scanf_float+0x196>
 8006b4a:	6822      	ldr	r2, [r4, #0]
 8006b4c:	0591      	lsls	r1, r2, #22
 8006b4e:	f57f af16 	bpl.w	800697e <_scanf_float+0x66>
 8006b52:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006b56:	6022      	str	r2, [r4, #0]
 8006b58:	f8cd 9008 	str.w	r9, [sp, #8]
 8006b5c:	e7a7      	b.n	8006aae <_scanf_float+0x196>
 8006b5e:	6822      	ldr	r2, [r4, #0]
 8006b60:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006b64:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006b68:	d006      	beq.n	8006b78 <_scanf_float+0x260>
 8006b6a:	0550      	lsls	r0, r2, #21
 8006b6c:	f57f af07 	bpl.w	800697e <_scanf_float+0x66>
 8006b70:	f1b9 0f00 	cmp.w	r9, #0
 8006b74:	f000 80d9 	beq.w	8006d2a <_scanf_float+0x412>
 8006b78:	0591      	lsls	r1, r2, #22
 8006b7a:	bf58      	it	pl
 8006b7c:	9902      	ldrpl	r1, [sp, #8]
 8006b7e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006b82:	bf58      	it	pl
 8006b84:	eba9 0101 	subpl.w	r1, r9, r1
 8006b88:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006b8c:	f04f 0900 	mov.w	r9, #0
 8006b90:	bf58      	it	pl
 8006b92:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006b96:	6022      	str	r2, [r4, #0]
 8006b98:	e789      	b.n	8006aae <_scanf_float+0x196>
 8006b9a:	f04f 0a03 	mov.w	sl, #3
 8006b9e:	e786      	b.n	8006aae <_scanf_float+0x196>
 8006ba0:	4639      	mov	r1, r7
 8006ba2:	4640      	mov	r0, r8
 8006ba4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006ba8:	4798      	blx	r3
 8006baa:	2800      	cmp	r0, #0
 8006bac:	f43f aeda 	beq.w	8006964 <_scanf_float+0x4c>
 8006bb0:	e6e5      	b.n	800697e <_scanf_float+0x66>
 8006bb2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006bb6:	463a      	mov	r2, r7
 8006bb8:	4640      	mov	r0, r8
 8006bba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bbe:	4798      	blx	r3
 8006bc0:	6923      	ldr	r3, [r4, #16]
 8006bc2:	3b01      	subs	r3, #1
 8006bc4:	6123      	str	r3, [r4, #16]
 8006bc6:	e6e7      	b.n	8006998 <_scanf_float+0x80>
 8006bc8:	1e6b      	subs	r3, r5, #1
 8006bca:	2b06      	cmp	r3, #6
 8006bcc:	d824      	bhi.n	8006c18 <_scanf_float+0x300>
 8006bce:	2d02      	cmp	r5, #2
 8006bd0:	d836      	bhi.n	8006c40 <_scanf_float+0x328>
 8006bd2:	9b01      	ldr	r3, [sp, #4]
 8006bd4:	429e      	cmp	r6, r3
 8006bd6:	f67f aee3 	bls.w	80069a0 <_scanf_float+0x88>
 8006bda:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006bde:	463a      	mov	r2, r7
 8006be0:	4640      	mov	r0, r8
 8006be2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006be6:	4798      	blx	r3
 8006be8:	6923      	ldr	r3, [r4, #16]
 8006bea:	3b01      	subs	r3, #1
 8006bec:	6123      	str	r3, [r4, #16]
 8006bee:	e7f0      	b.n	8006bd2 <_scanf_float+0x2ba>
 8006bf0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006bf4:	463a      	mov	r2, r7
 8006bf6:	4640      	mov	r0, r8
 8006bf8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006bfc:	4798      	blx	r3
 8006bfe:	6923      	ldr	r3, [r4, #16]
 8006c00:	3b01      	subs	r3, #1
 8006c02:	6123      	str	r3, [r4, #16]
 8006c04:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c08:	fa5f fa8a 	uxtb.w	sl, sl
 8006c0c:	f1ba 0f02 	cmp.w	sl, #2
 8006c10:	d1ee      	bne.n	8006bf0 <_scanf_float+0x2d8>
 8006c12:	3d03      	subs	r5, #3
 8006c14:	b2ed      	uxtb	r5, r5
 8006c16:	1b76      	subs	r6, r6, r5
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	05da      	lsls	r2, r3, #23
 8006c1c:	d530      	bpl.n	8006c80 <_scanf_float+0x368>
 8006c1e:	055b      	lsls	r3, r3, #21
 8006c20:	d511      	bpl.n	8006c46 <_scanf_float+0x32e>
 8006c22:	9b01      	ldr	r3, [sp, #4]
 8006c24:	429e      	cmp	r6, r3
 8006c26:	f67f aebb 	bls.w	80069a0 <_scanf_float+0x88>
 8006c2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c2e:	463a      	mov	r2, r7
 8006c30:	4640      	mov	r0, r8
 8006c32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c36:	4798      	blx	r3
 8006c38:	6923      	ldr	r3, [r4, #16]
 8006c3a:	3b01      	subs	r3, #1
 8006c3c:	6123      	str	r3, [r4, #16]
 8006c3e:	e7f0      	b.n	8006c22 <_scanf_float+0x30a>
 8006c40:	46aa      	mov	sl, r5
 8006c42:	46b3      	mov	fp, r6
 8006c44:	e7de      	b.n	8006c04 <_scanf_float+0x2ec>
 8006c46:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	2965      	cmp	r1, #101	@ 0x65
 8006c4e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c52:	f106 35ff 	add.w	r5, r6, #4294967295
 8006c56:	6123      	str	r3, [r4, #16]
 8006c58:	d00c      	beq.n	8006c74 <_scanf_float+0x35c>
 8006c5a:	2945      	cmp	r1, #69	@ 0x45
 8006c5c:	d00a      	beq.n	8006c74 <_scanf_float+0x35c>
 8006c5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c62:	463a      	mov	r2, r7
 8006c64:	4640      	mov	r0, r8
 8006c66:	4798      	blx	r3
 8006c68:	6923      	ldr	r3, [r4, #16]
 8006c6a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006c6e:	3b01      	subs	r3, #1
 8006c70:	1eb5      	subs	r5, r6, #2
 8006c72:	6123      	str	r3, [r4, #16]
 8006c74:	463a      	mov	r2, r7
 8006c76:	4640      	mov	r0, r8
 8006c78:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c7c:	4798      	blx	r3
 8006c7e:	462e      	mov	r6, r5
 8006c80:	6822      	ldr	r2, [r4, #0]
 8006c82:	f012 0210 	ands.w	r2, r2, #16
 8006c86:	d001      	beq.n	8006c8c <_scanf_float+0x374>
 8006c88:	2000      	movs	r0, #0
 8006c8a:	e68a      	b.n	80069a2 <_scanf_float+0x8a>
 8006c8c:	7032      	strb	r2, [r6, #0]
 8006c8e:	6823      	ldr	r3, [r4, #0]
 8006c90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006c94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c98:	d11c      	bne.n	8006cd4 <_scanf_float+0x3bc>
 8006c9a:	9b02      	ldr	r3, [sp, #8]
 8006c9c:	454b      	cmp	r3, r9
 8006c9e:	eba3 0209 	sub.w	r2, r3, r9
 8006ca2:	d123      	bne.n	8006cec <_scanf_float+0x3d4>
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	4640      	mov	r0, r8
 8006ca8:	9901      	ldr	r1, [sp, #4]
 8006caa:	f002 fbed 	bl	8009488 <_strtod_r>
 8006cae:	9b03      	ldr	r3, [sp, #12]
 8006cb0:	6825      	ldr	r5, [r4, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f015 0f02 	tst.w	r5, #2
 8006cb8:	4606      	mov	r6, r0
 8006cba:	460f      	mov	r7, r1
 8006cbc:	f103 0204 	add.w	r2, r3, #4
 8006cc0:	d01f      	beq.n	8006d02 <_scanf_float+0x3ea>
 8006cc2:	9903      	ldr	r1, [sp, #12]
 8006cc4:	600a      	str	r2, [r1, #0]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	e9c3 6700 	strd	r6, r7, [r3]
 8006ccc:	68e3      	ldr	r3, [r4, #12]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	60e3      	str	r3, [r4, #12]
 8006cd2:	e7d9      	b.n	8006c88 <_scanf_float+0x370>
 8006cd4:	9b04      	ldr	r3, [sp, #16]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d0e4      	beq.n	8006ca4 <_scanf_float+0x38c>
 8006cda:	9905      	ldr	r1, [sp, #20]
 8006cdc:	230a      	movs	r3, #10
 8006cde:	4640      	mov	r0, r8
 8006ce0:	3101      	adds	r1, #1
 8006ce2:	f002 fc51 	bl	8009588 <_strtol_r>
 8006ce6:	9b04      	ldr	r3, [sp, #16]
 8006ce8:	9e05      	ldr	r6, [sp, #20]
 8006cea:	1ac2      	subs	r2, r0, r3
 8006cec:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006cf0:	429e      	cmp	r6, r3
 8006cf2:	bf28      	it	cs
 8006cf4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006cf8:	4630      	mov	r0, r6
 8006cfa:	490d      	ldr	r1, [pc, #52]	@ (8006d30 <_scanf_float+0x418>)
 8006cfc:	f000 f8de 	bl	8006ebc <siprintf>
 8006d00:	e7d0      	b.n	8006ca4 <_scanf_float+0x38c>
 8006d02:	076d      	lsls	r5, r5, #29
 8006d04:	d4dd      	bmi.n	8006cc2 <_scanf_float+0x3aa>
 8006d06:	9d03      	ldr	r5, [sp, #12]
 8006d08:	602a      	str	r2, [r5, #0]
 8006d0a:	681d      	ldr	r5, [r3, #0]
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	460b      	mov	r3, r1
 8006d10:	f7f9 fe7c 	bl	8000a0c <__aeabi_dcmpun>
 8006d14:	b120      	cbz	r0, 8006d20 <_scanf_float+0x408>
 8006d16:	4807      	ldr	r0, [pc, #28]	@ (8006d34 <_scanf_float+0x41c>)
 8006d18:	f000 f9c2 	bl	80070a0 <nanf>
 8006d1c:	6028      	str	r0, [r5, #0]
 8006d1e:	e7d5      	b.n	8006ccc <_scanf_float+0x3b4>
 8006d20:	4630      	mov	r0, r6
 8006d22:	4639      	mov	r1, r7
 8006d24:	f7f9 fed0 	bl	8000ac8 <__aeabi_d2f>
 8006d28:	e7f8      	b.n	8006d1c <_scanf_float+0x404>
 8006d2a:	f04f 0900 	mov.w	r9, #0
 8006d2e:	e62d      	b.n	800698c <_scanf_float+0x74>
 8006d30:	0800a78e 	.word	0x0800a78e
 8006d34:	0800ab25 	.word	0x0800ab25

08006d38 <std>:
 8006d38:	2300      	movs	r3, #0
 8006d3a:	b510      	push	{r4, lr}
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d46:	6083      	str	r3, [r0, #8]
 8006d48:	8181      	strh	r1, [r0, #12]
 8006d4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d4c:	81c2      	strh	r2, [r0, #14]
 8006d4e:	6183      	str	r3, [r0, #24]
 8006d50:	4619      	mov	r1, r3
 8006d52:	2208      	movs	r2, #8
 8006d54:	305c      	adds	r0, #92	@ 0x5c
 8006d56:	f000 f914 	bl	8006f82 <memset>
 8006d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d90 <std+0x58>)
 8006d5c:	6224      	str	r4, [r4, #32]
 8006d5e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d60:	4b0c      	ldr	r3, [pc, #48]	@ (8006d94 <std+0x5c>)
 8006d62:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d64:	4b0c      	ldr	r3, [pc, #48]	@ (8006d98 <std+0x60>)
 8006d66:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d68:	4b0c      	ldr	r3, [pc, #48]	@ (8006d9c <std+0x64>)
 8006d6a:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8006da0 <std+0x68>)
 8006d6e:	429c      	cmp	r4, r3
 8006d70:	d006      	beq.n	8006d80 <std+0x48>
 8006d72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d76:	4294      	cmp	r4, r2
 8006d78:	d002      	beq.n	8006d80 <std+0x48>
 8006d7a:	33d0      	adds	r3, #208	@ 0xd0
 8006d7c:	429c      	cmp	r4, r3
 8006d7e:	d105      	bne.n	8006d8c <std+0x54>
 8006d80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d88:	f000 b978 	b.w	800707c <__retarget_lock_init_recursive>
 8006d8c:	bd10      	pop	{r4, pc}
 8006d8e:	bf00      	nop
 8006d90:	08006efd 	.word	0x08006efd
 8006d94:	08006f1f 	.word	0x08006f1f
 8006d98:	08006f57 	.word	0x08006f57
 8006d9c:	08006f7b 	.word	0x08006f7b
 8006da0:	200005c8 	.word	0x200005c8

08006da4 <stdio_exit_handler>:
 8006da4:	4a02      	ldr	r2, [pc, #8]	@ (8006db0 <stdio_exit_handler+0xc>)
 8006da6:	4903      	ldr	r1, [pc, #12]	@ (8006db4 <stdio_exit_handler+0x10>)
 8006da8:	4803      	ldr	r0, [pc, #12]	@ (8006db8 <stdio_exit_handler+0x14>)
 8006daa:	f000 b869 	b.w	8006e80 <_fwalk_sglue>
 8006dae:	bf00      	nop
 8006db0:	2000000c 	.word	0x2000000c
 8006db4:	0800993d 	.word	0x0800993d
 8006db8:	2000001c 	.word	0x2000001c

08006dbc <cleanup_stdio>:
 8006dbc:	6841      	ldr	r1, [r0, #4]
 8006dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8006df0 <cleanup_stdio+0x34>)
 8006dc0:	b510      	push	{r4, lr}
 8006dc2:	4299      	cmp	r1, r3
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	d001      	beq.n	8006dcc <cleanup_stdio+0x10>
 8006dc8:	f002 fdb8 	bl	800993c <_fflush_r>
 8006dcc:	68a1      	ldr	r1, [r4, #8]
 8006dce:	4b09      	ldr	r3, [pc, #36]	@ (8006df4 <cleanup_stdio+0x38>)
 8006dd0:	4299      	cmp	r1, r3
 8006dd2:	d002      	beq.n	8006dda <cleanup_stdio+0x1e>
 8006dd4:	4620      	mov	r0, r4
 8006dd6:	f002 fdb1 	bl	800993c <_fflush_r>
 8006dda:	68e1      	ldr	r1, [r4, #12]
 8006ddc:	4b06      	ldr	r3, [pc, #24]	@ (8006df8 <cleanup_stdio+0x3c>)
 8006dde:	4299      	cmp	r1, r3
 8006de0:	d004      	beq.n	8006dec <cleanup_stdio+0x30>
 8006de2:	4620      	mov	r0, r4
 8006de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006de8:	f002 bda8 	b.w	800993c <_fflush_r>
 8006dec:	bd10      	pop	{r4, pc}
 8006dee:	bf00      	nop
 8006df0:	200005c8 	.word	0x200005c8
 8006df4:	20000630 	.word	0x20000630
 8006df8:	20000698 	.word	0x20000698

08006dfc <global_stdio_init.part.0>:
 8006dfc:	b510      	push	{r4, lr}
 8006dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8006e2c <global_stdio_init.part.0+0x30>)
 8006e00:	4c0b      	ldr	r4, [pc, #44]	@ (8006e30 <global_stdio_init.part.0+0x34>)
 8006e02:	4a0c      	ldr	r2, [pc, #48]	@ (8006e34 <global_stdio_init.part.0+0x38>)
 8006e04:	4620      	mov	r0, r4
 8006e06:	601a      	str	r2, [r3, #0]
 8006e08:	2104      	movs	r1, #4
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f7ff ff94 	bl	8006d38 <std>
 8006e10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006e14:	2201      	movs	r2, #1
 8006e16:	2109      	movs	r1, #9
 8006e18:	f7ff ff8e 	bl	8006d38 <std>
 8006e1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006e20:	2202      	movs	r2, #2
 8006e22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e26:	2112      	movs	r1, #18
 8006e28:	f7ff bf86 	b.w	8006d38 <std>
 8006e2c:	20000700 	.word	0x20000700
 8006e30:	200005c8 	.word	0x200005c8
 8006e34:	08006da5 	.word	0x08006da5

08006e38 <__sfp_lock_acquire>:
 8006e38:	4801      	ldr	r0, [pc, #4]	@ (8006e40 <__sfp_lock_acquire+0x8>)
 8006e3a:	f000 b920 	b.w	800707e <__retarget_lock_acquire_recursive>
 8006e3e:	bf00      	nop
 8006e40:	20000709 	.word	0x20000709

08006e44 <__sfp_lock_release>:
 8006e44:	4801      	ldr	r0, [pc, #4]	@ (8006e4c <__sfp_lock_release+0x8>)
 8006e46:	f000 b91b 	b.w	8007080 <__retarget_lock_release_recursive>
 8006e4a:	bf00      	nop
 8006e4c:	20000709 	.word	0x20000709

08006e50 <__sinit>:
 8006e50:	b510      	push	{r4, lr}
 8006e52:	4604      	mov	r4, r0
 8006e54:	f7ff fff0 	bl	8006e38 <__sfp_lock_acquire>
 8006e58:	6a23      	ldr	r3, [r4, #32]
 8006e5a:	b11b      	cbz	r3, 8006e64 <__sinit+0x14>
 8006e5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e60:	f7ff bff0 	b.w	8006e44 <__sfp_lock_release>
 8006e64:	4b04      	ldr	r3, [pc, #16]	@ (8006e78 <__sinit+0x28>)
 8006e66:	6223      	str	r3, [r4, #32]
 8006e68:	4b04      	ldr	r3, [pc, #16]	@ (8006e7c <__sinit+0x2c>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d1f5      	bne.n	8006e5c <__sinit+0xc>
 8006e70:	f7ff ffc4 	bl	8006dfc <global_stdio_init.part.0>
 8006e74:	e7f2      	b.n	8006e5c <__sinit+0xc>
 8006e76:	bf00      	nop
 8006e78:	08006dbd 	.word	0x08006dbd
 8006e7c:	20000700 	.word	0x20000700

08006e80 <_fwalk_sglue>:
 8006e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e84:	4607      	mov	r7, r0
 8006e86:	4688      	mov	r8, r1
 8006e88:	4614      	mov	r4, r2
 8006e8a:	2600      	movs	r6, #0
 8006e8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e90:	f1b9 0901 	subs.w	r9, r9, #1
 8006e94:	d505      	bpl.n	8006ea2 <_fwalk_sglue+0x22>
 8006e96:	6824      	ldr	r4, [r4, #0]
 8006e98:	2c00      	cmp	r4, #0
 8006e9a:	d1f7      	bne.n	8006e8c <_fwalk_sglue+0xc>
 8006e9c:	4630      	mov	r0, r6
 8006e9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ea2:	89ab      	ldrh	r3, [r5, #12]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d907      	bls.n	8006eb8 <_fwalk_sglue+0x38>
 8006ea8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006eac:	3301      	adds	r3, #1
 8006eae:	d003      	beq.n	8006eb8 <_fwalk_sglue+0x38>
 8006eb0:	4629      	mov	r1, r5
 8006eb2:	4638      	mov	r0, r7
 8006eb4:	47c0      	blx	r8
 8006eb6:	4306      	orrs	r6, r0
 8006eb8:	3568      	adds	r5, #104	@ 0x68
 8006eba:	e7e9      	b.n	8006e90 <_fwalk_sglue+0x10>

08006ebc <siprintf>:
 8006ebc:	b40e      	push	{r1, r2, r3}
 8006ebe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006ec2:	b500      	push	{lr}
 8006ec4:	b09c      	sub	sp, #112	@ 0x70
 8006ec6:	ab1d      	add	r3, sp, #116	@ 0x74
 8006ec8:	9002      	str	r0, [sp, #8]
 8006eca:	9006      	str	r0, [sp, #24]
 8006ecc:	9107      	str	r1, [sp, #28]
 8006ece:	9104      	str	r1, [sp, #16]
 8006ed0:	4808      	ldr	r0, [pc, #32]	@ (8006ef4 <siprintf+0x38>)
 8006ed2:	4909      	ldr	r1, [pc, #36]	@ (8006ef8 <siprintf+0x3c>)
 8006ed4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ed8:	9105      	str	r1, [sp, #20]
 8006eda:	6800      	ldr	r0, [r0, #0]
 8006edc:	a902      	add	r1, sp, #8
 8006ede:	9301      	str	r3, [sp, #4]
 8006ee0:	f002 fbb0 	bl	8009644 <_svfiprintf_r>
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	9b02      	ldr	r3, [sp, #8]
 8006ee8:	701a      	strb	r2, [r3, #0]
 8006eea:	b01c      	add	sp, #112	@ 0x70
 8006eec:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ef0:	b003      	add	sp, #12
 8006ef2:	4770      	bx	lr
 8006ef4:	20000018 	.word	0x20000018
 8006ef8:	ffff0208 	.word	0xffff0208

08006efc <__sread>:
 8006efc:	b510      	push	{r4, lr}
 8006efe:	460c      	mov	r4, r1
 8006f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f04:	f000 f86c 	bl	8006fe0 <_read_r>
 8006f08:	2800      	cmp	r0, #0
 8006f0a:	bfab      	itete	ge
 8006f0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006f0e:	89a3      	ldrhlt	r3, [r4, #12]
 8006f10:	181b      	addge	r3, r3, r0
 8006f12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006f16:	bfac      	ite	ge
 8006f18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006f1a:	81a3      	strhlt	r3, [r4, #12]
 8006f1c:	bd10      	pop	{r4, pc}

08006f1e <__swrite>:
 8006f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f22:	461f      	mov	r7, r3
 8006f24:	898b      	ldrh	r3, [r1, #12]
 8006f26:	4605      	mov	r5, r0
 8006f28:	05db      	lsls	r3, r3, #23
 8006f2a:	460c      	mov	r4, r1
 8006f2c:	4616      	mov	r6, r2
 8006f2e:	d505      	bpl.n	8006f3c <__swrite+0x1e>
 8006f30:	2302      	movs	r3, #2
 8006f32:	2200      	movs	r2, #0
 8006f34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f38:	f000 f840 	bl	8006fbc <_lseek_r>
 8006f3c:	89a3      	ldrh	r3, [r4, #12]
 8006f3e:	4632      	mov	r2, r6
 8006f40:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f44:	81a3      	strh	r3, [r4, #12]
 8006f46:	4628      	mov	r0, r5
 8006f48:	463b      	mov	r3, r7
 8006f4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f52:	f000 b857 	b.w	8007004 <_write_r>

08006f56 <__sseek>:
 8006f56:	b510      	push	{r4, lr}
 8006f58:	460c      	mov	r4, r1
 8006f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f5e:	f000 f82d 	bl	8006fbc <_lseek_r>
 8006f62:	1c43      	adds	r3, r0, #1
 8006f64:	89a3      	ldrh	r3, [r4, #12]
 8006f66:	bf15      	itete	ne
 8006f68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f72:	81a3      	strheq	r3, [r4, #12]
 8006f74:	bf18      	it	ne
 8006f76:	81a3      	strhne	r3, [r4, #12]
 8006f78:	bd10      	pop	{r4, pc}

08006f7a <__sclose>:
 8006f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f7e:	f000 b80d 	b.w	8006f9c <_close_r>

08006f82 <memset>:
 8006f82:	4603      	mov	r3, r0
 8006f84:	4402      	add	r2, r0
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d100      	bne.n	8006f8c <memset+0xa>
 8006f8a:	4770      	bx	lr
 8006f8c:	f803 1b01 	strb.w	r1, [r3], #1
 8006f90:	e7f9      	b.n	8006f86 <memset+0x4>
	...

08006f94 <_localeconv_r>:
 8006f94:	4800      	ldr	r0, [pc, #0]	@ (8006f98 <_localeconv_r+0x4>)
 8006f96:	4770      	bx	lr
 8006f98:	20000158 	.word	0x20000158

08006f9c <_close_r>:
 8006f9c:	b538      	push	{r3, r4, r5, lr}
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	4d05      	ldr	r5, [pc, #20]	@ (8006fb8 <_close_r+0x1c>)
 8006fa2:	4604      	mov	r4, r0
 8006fa4:	4608      	mov	r0, r1
 8006fa6:	602b      	str	r3, [r5, #0]
 8006fa8:	f7fb fd6b 	bl	8002a82 <_close>
 8006fac:	1c43      	adds	r3, r0, #1
 8006fae:	d102      	bne.n	8006fb6 <_close_r+0x1a>
 8006fb0:	682b      	ldr	r3, [r5, #0]
 8006fb2:	b103      	cbz	r3, 8006fb6 <_close_r+0x1a>
 8006fb4:	6023      	str	r3, [r4, #0]
 8006fb6:	bd38      	pop	{r3, r4, r5, pc}
 8006fb8:	20000704 	.word	0x20000704

08006fbc <_lseek_r>:
 8006fbc:	b538      	push	{r3, r4, r5, lr}
 8006fbe:	4604      	mov	r4, r0
 8006fc0:	4608      	mov	r0, r1
 8006fc2:	4611      	mov	r1, r2
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	4d05      	ldr	r5, [pc, #20]	@ (8006fdc <_lseek_r+0x20>)
 8006fc8:	602a      	str	r2, [r5, #0]
 8006fca:	461a      	mov	r2, r3
 8006fcc:	f7fb fd7d 	bl	8002aca <_lseek>
 8006fd0:	1c43      	adds	r3, r0, #1
 8006fd2:	d102      	bne.n	8006fda <_lseek_r+0x1e>
 8006fd4:	682b      	ldr	r3, [r5, #0]
 8006fd6:	b103      	cbz	r3, 8006fda <_lseek_r+0x1e>
 8006fd8:	6023      	str	r3, [r4, #0]
 8006fda:	bd38      	pop	{r3, r4, r5, pc}
 8006fdc:	20000704 	.word	0x20000704

08006fe0 <_read_r>:
 8006fe0:	b538      	push	{r3, r4, r5, lr}
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	4608      	mov	r0, r1
 8006fe6:	4611      	mov	r1, r2
 8006fe8:	2200      	movs	r2, #0
 8006fea:	4d05      	ldr	r5, [pc, #20]	@ (8007000 <_read_r+0x20>)
 8006fec:	602a      	str	r2, [r5, #0]
 8006fee:	461a      	mov	r2, r3
 8006ff0:	f7fb fd0e 	bl	8002a10 <_read>
 8006ff4:	1c43      	adds	r3, r0, #1
 8006ff6:	d102      	bne.n	8006ffe <_read_r+0x1e>
 8006ff8:	682b      	ldr	r3, [r5, #0]
 8006ffa:	b103      	cbz	r3, 8006ffe <_read_r+0x1e>
 8006ffc:	6023      	str	r3, [r4, #0]
 8006ffe:	bd38      	pop	{r3, r4, r5, pc}
 8007000:	20000704 	.word	0x20000704

08007004 <_write_r>:
 8007004:	b538      	push	{r3, r4, r5, lr}
 8007006:	4604      	mov	r4, r0
 8007008:	4608      	mov	r0, r1
 800700a:	4611      	mov	r1, r2
 800700c:	2200      	movs	r2, #0
 800700e:	4d05      	ldr	r5, [pc, #20]	@ (8007024 <_write_r+0x20>)
 8007010:	602a      	str	r2, [r5, #0]
 8007012:	461a      	mov	r2, r3
 8007014:	f7fb fd19 	bl	8002a4a <_write>
 8007018:	1c43      	adds	r3, r0, #1
 800701a:	d102      	bne.n	8007022 <_write_r+0x1e>
 800701c:	682b      	ldr	r3, [r5, #0]
 800701e:	b103      	cbz	r3, 8007022 <_write_r+0x1e>
 8007020:	6023      	str	r3, [r4, #0]
 8007022:	bd38      	pop	{r3, r4, r5, pc}
 8007024:	20000704 	.word	0x20000704

08007028 <__errno>:
 8007028:	4b01      	ldr	r3, [pc, #4]	@ (8007030 <__errno+0x8>)
 800702a:	6818      	ldr	r0, [r3, #0]
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop
 8007030:	20000018 	.word	0x20000018

08007034 <__libc_init_array>:
 8007034:	b570      	push	{r4, r5, r6, lr}
 8007036:	2600      	movs	r6, #0
 8007038:	4d0c      	ldr	r5, [pc, #48]	@ (800706c <__libc_init_array+0x38>)
 800703a:	4c0d      	ldr	r4, [pc, #52]	@ (8007070 <__libc_init_array+0x3c>)
 800703c:	1b64      	subs	r4, r4, r5
 800703e:	10a4      	asrs	r4, r4, #2
 8007040:	42a6      	cmp	r6, r4
 8007042:	d109      	bne.n	8007058 <__libc_init_array+0x24>
 8007044:	f003 fb66 	bl	800a714 <_init>
 8007048:	2600      	movs	r6, #0
 800704a:	4d0a      	ldr	r5, [pc, #40]	@ (8007074 <__libc_init_array+0x40>)
 800704c:	4c0a      	ldr	r4, [pc, #40]	@ (8007078 <__libc_init_array+0x44>)
 800704e:	1b64      	subs	r4, r4, r5
 8007050:	10a4      	asrs	r4, r4, #2
 8007052:	42a6      	cmp	r6, r4
 8007054:	d105      	bne.n	8007062 <__libc_init_array+0x2e>
 8007056:	bd70      	pop	{r4, r5, r6, pc}
 8007058:	f855 3b04 	ldr.w	r3, [r5], #4
 800705c:	4798      	blx	r3
 800705e:	3601      	adds	r6, #1
 8007060:	e7ee      	b.n	8007040 <__libc_init_array+0xc>
 8007062:	f855 3b04 	ldr.w	r3, [r5], #4
 8007066:	4798      	blx	r3
 8007068:	3601      	adds	r6, #1
 800706a:	e7f2      	b.n	8007052 <__libc_init_array+0x1e>
 800706c:	0800ab90 	.word	0x0800ab90
 8007070:	0800ab90 	.word	0x0800ab90
 8007074:	0800ab90 	.word	0x0800ab90
 8007078:	0800ab94 	.word	0x0800ab94

0800707c <__retarget_lock_init_recursive>:
 800707c:	4770      	bx	lr

0800707e <__retarget_lock_acquire_recursive>:
 800707e:	4770      	bx	lr

08007080 <__retarget_lock_release_recursive>:
 8007080:	4770      	bx	lr

08007082 <memchr>:
 8007082:	4603      	mov	r3, r0
 8007084:	b510      	push	{r4, lr}
 8007086:	b2c9      	uxtb	r1, r1
 8007088:	4402      	add	r2, r0
 800708a:	4293      	cmp	r3, r2
 800708c:	4618      	mov	r0, r3
 800708e:	d101      	bne.n	8007094 <memchr+0x12>
 8007090:	2000      	movs	r0, #0
 8007092:	e003      	b.n	800709c <memchr+0x1a>
 8007094:	7804      	ldrb	r4, [r0, #0]
 8007096:	3301      	adds	r3, #1
 8007098:	428c      	cmp	r4, r1
 800709a:	d1f6      	bne.n	800708a <memchr+0x8>
 800709c:	bd10      	pop	{r4, pc}
	...

080070a0 <nanf>:
 80070a0:	4800      	ldr	r0, [pc, #0]	@ (80070a4 <nanf+0x4>)
 80070a2:	4770      	bx	lr
 80070a4:	7fc00000 	.word	0x7fc00000

080070a8 <quorem>:
 80070a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	6903      	ldr	r3, [r0, #16]
 80070ae:	690c      	ldr	r4, [r1, #16]
 80070b0:	4607      	mov	r7, r0
 80070b2:	42a3      	cmp	r3, r4
 80070b4:	db7e      	blt.n	80071b4 <quorem+0x10c>
 80070b6:	3c01      	subs	r4, #1
 80070b8:	00a3      	lsls	r3, r4, #2
 80070ba:	f100 0514 	add.w	r5, r0, #20
 80070be:	f101 0814 	add.w	r8, r1, #20
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070c8:	9301      	str	r3, [sp, #4]
 80070ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070ce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070d2:	3301      	adds	r3, #1
 80070d4:	429a      	cmp	r2, r3
 80070d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80070da:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070de:	d32e      	bcc.n	800713e <quorem+0x96>
 80070e0:	f04f 0a00 	mov.w	sl, #0
 80070e4:	46c4      	mov	ip, r8
 80070e6:	46ae      	mov	lr, r5
 80070e8:	46d3      	mov	fp, sl
 80070ea:	f85c 3b04 	ldr.w	r3, [ip], #4
 80070ee:	b298      	uxth	r0, r3
 80070f0:	fb06 a000 	mla	r0, r6, r0, sl
 80070f4:	0c1b      	lsrs	r3, r3, #16
 80070f6:	0c02      	lsrs	r2, r0, #16
 80070f8:	fb06 2303 	mla	r3, r6, r3, r2
 80070fc:	f8de 2000 	ldr.w	r2, [lr]
 8007100:	b280      	uxth	r0, r0
 8007102:	b292      	uxth	r2, r2
 8007104:	1a12      	subs	r2, r2, r0
 8007106:	445a      	add	r2, fp
 8007108:	f8de 0000 	ldr.w	r0, [lr]
 800710c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007110:	b29b      	uxth	r3, r3
 8007112:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007116:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800711a:	b292      	uxth	r2, r2
 800711c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007120:	45e1      	cmp	r9, ip
 8007122:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007126:	f84e 2b04 	str.w	r2, [lr], #4
 800712a:	d2de      	bcs.n	80070ea <quorem+0x42>
 800712c:	9b00      	ldr	r3, [sp, #0]
 800712e:	58eb      	ldr	r3, [r5, r3]
 8007130:	b92b      	cbnz	r3, 800713e <quorem+0x96>
 8007132:	9b01      	ldr	r3, [sp, #4]
 8007134:	3b04      	subs	r3, #4
 8007136:	429d      	cmp	r5, r3
 8007138:	461a      	mov	r2, r3
 800713a:	d32f      	bcc.n	800719c <quorem+0xf4>
 800713c:	613c      	str	r4, [r7, #16]
 800713e:	4638      	mov	r0, r7
 8007140:	f001 f9c2 	bl	80084c8 <__mcmp>
 8007144:	2800      	cmp	r0, #0
 8007146:	db25      	blt.n	8007194 <quorem+0xec>
 8007148:	4629      	mov	r1, r5
 800714a:	2000      	movs	r0, #0
 800714c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007150:	f8d1 c000 	ldr.w	ip, [r1]
 8007154:	fa1f fe82 	uxth.w	lr, r2
 8007158:	fa1f f38c 	uxth.w	r3, ip
 800715c:	eba3 030e 	sub.w	r3, r3, lr
 8007160:	4403      	add	r3, r0
 8007162:	0c12      	lsrs	r2, r2, #16
 8007164:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007168:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800716c:	b29b      	uxth	r3, r3
 800716e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007172:	45c1      	cmp	r9, r8
 8007174:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007178:	f841 3b04 	str.w	r3, [r1], #4
 800717c:	d2e6      	bcs.n	800714c <quorem+0xa4>
 800717e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007182:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007186:	b922      	cbnz	r2, 8007192 <quorem+0xea>
 8007188:	3b04      	subs	r3, #4
 800718a:	429d      	cmp	r5, r3
 800718c:	461a      	mov	r2, r3
 800718e:	d30b      	bcc.n	80071a8 <quorem+0x100>
 8007190:	613c      	str	r4, [r7, #16]
 8007192:	3601      	adds	r6, #1
 8007194:	4630      	mov	r0, r6
 8007196:	b003      	add	sp, #12
 8007198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800719c:	6812      	ldr	r2, [r2, #0]
 800719e:	3b04      	subs	r3, #4
 80071a0:	2a00      	cmp	r2, #0
 80071a2:	d1cb      	bne.n	800713c <quorem+0x94>
 80071a4:	3c01      	subs	r4, #1
 80071a6:	e7c6      	b.n	8007136 <quorem+0x8e>
 80071a8:	6812      	ldr	r2, [r2, #0]
 80071aa:	3b04      	subs	r3, #4
 80071ac:	2a00      	cmp	r2, #0
 80071ae:	d1ef      	bne.n	8007190 <quorem+0xe8>
 80071b0:	3c01      	subs	r4, #1
 80071b2:	e7ea      	b.n	800718a <quorem+0xe2>
 80071b4:	2000      	movs	r0, #0
 80071b6:	e7ee      	b.n	8007196 <quorem+0xee>

080071b8 <_dtoa_r>:
 80071b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071bc:	4614      	mov	r4, r2
 80071be:	461d      	mov	r5, r3
 80071c0:	69c7      	ldr	r7, [r0, #28]
 80071c2:	b097      	sub	sp, #92	@ 0x5c
 80071c4:	4683      	mov	fp, r0
 80071c6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80071ca:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80071cc:	b97f      	cbnz	r7, 80071ee <_dtoa_r+0x36>
 80071ce:	2010      	movs	r0, #16
 80071d0:	f000 fe02 	bl	8007dd8 <malloc>
 80071d4:	4602      	mov	r2, r0
 80071d6:	f8cb 001c 	str.w	r0, [fp, #28]
 80071da:	b920      	cbnz	r0, 80071e6 <_dtoa_r+0x2e>
 80071dc:	21ef      	movs	r1, #239	@ 0xef
 80071de:	4ba8      	ldr	r3, [pc, #672]	@ (8007480 <_dtoa_r+0x2c8>)
 80071e0:	48a8      	ldr	r0, [pc, #672]	@ (8007484 <_dtoa_r+0x2cc>)
 80071e2:	f002 fc23 	bl	8009a2c <__assert_func>
 80071e6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80071ea:	6007      	str	r7, [r0, #0]
 80071ec:	60c7      	str	r7, [r0, #12]
 80071ee:	f8db 301c 	ldr.w	r3, [fp, #28]
 80071f2:	6819      	ldr	r1, [r3, #0]
 80071f4:	b159      	cbz	r1, 800720e <_dtoa_r+0x56>
 80071f6:	685a      	ldr	r2, [r3, #4]
 80071f8:	2301      	movs	r3, #1
 80071fa:	4093      	lsls	r3, r2
 80071fc:	604a      	str	r2, [r1, #4]
 80071fe:	608b      	str	r3, [r1, #8]
 8007200:	4658      	mov	r0, fp
 8007202:	f000 fedf 	bl	8007fc4 <_Bfree>
 8007206:	2200      	movs	r2, #0
 8007208:	f8db 301c 	ldr.w	r3, [fp, #28]
 800720c:	601a      	str	r2, [r3, #0]
 800720e:	1e2b      	subs	r3, r5, #0
 8007210:	bfaf      	iteee	ge
 8007212:	2300      	movge	r3, #0
 8007214:	2201      	movlt	r2, #1
 8007216:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800721a:	9303      	strlt	r3, [sp, #12]
 800721c:	bfa8      	it	ge
 800721e:	6033      	strge	r3, [r6, #0]
 8007220:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007224:	4b98      	ldr	r3, [pc, #608]	@ (8007488 <_dtoa_r+0x2d0>)
 8007226:	bfb8      	it	lt
 8007228:	6032      	strlt	r2, [r6, #0]
 800722a:	ea33 0308 	bics.w	r3, r3, r8
 800722e:	d112      	bne.n	8007256 <_dtoa_r+0x9e>
 8007230:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007234:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007236:	6013      	str	r3, [r2, #0]
 8007238:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800723c:	4323      	orrs	r3, r4
 800723e:	f000 8550 	beq.w	8007ce2 <_dtoa_r+0xb2a>
 8007242:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007244:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800748c <_dtoa_r+0x2d4>
 8007248:	2b00      	cmp	r3, #0
 800724a:	f000 8552 	beq.w	8007cf2 <_dtoa_r+0xb3a>
 800724e:	f10a 0303 	add.w	r3, sl, #3
 8007252:	f000 bd4c 	b.w	8007cee <_dtoa_r+0xb36>
 8007256:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800725a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800725e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007262:	2200      	movs	r2, #0
 8007264:	2300      	movs	r3, #0
 8007266:	f7f9 fb9f 	bl	80009a8 <__aeabi_dcmpeq>
 800726a:	4607      	mov	r7, r0
 800726c:	b158      	cbz	r0, 8007286 <_dtoa_r+0xce>
 800726e:	2301      	movs	r3, #1
 8007270:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007272:	6013      	str	r3, [r2, #0]
 8007274:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007276:	b113      	cbz	r3, 800727e <_dtoa_r+0xc6>
 8007278:	4b85      	ldr	r3, [pc, #532]	@ (8007490 <_dtoa_r+0x2d8>)
 800727a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800727c:	6013      	str	r3, [r2, #0]
 800727e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007494 <_dtoa_r+0x2dc>
 8007282:	f000 bd36 	b.w	8007cf2 <_dtoa_r+0xb3a>
 8007286:	ab14      	add	r3, sp, #80	@ 0x50
 8007288:	9301      	str	r3, [sp, #4]
 800728a:	ab15      	add	r3, sp, #84	@ 0x54
 800728c:	9300      	str	r3, [sp, #0]
 800728e:	4658      	mov	r0, fp
 8007290:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007294:	f001 fa30 	bl	80086f8 <__d2b>
 8007298:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800729c:	4681      	mov	r9, r0
 800729e:	2e00      	cmp	r6, #0
 80072a0:	d077      	beq.n	8007392 <_dtoa_r+0x1da>
 80072a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072a8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80072ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072b0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80072b4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80072b8:	9712      	str	r7, [sp, #72]	@ 0x48
 80072ba:	4619      	mov	r1, r3
 80072bc:	2200      	movs	r2, #0
 80072be:	4b76      	ldr	r3, [pc, #472]	@ (8007498 <_dtoa_r+0x2e0>)
 80072c0:	f7f8 ff52 	bl	8000168 <__aeabi_dsub>
 80072c4:	a368      	add	r3, pc, #416	@ (adr r3, 8007468 <_dtoa_r+0x2b0>)
 80072c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ca:	f7f9 f905 	bl	80004d8 <__aeabi_dmul>
 80072ce:	a368      	add	r3, pc, #416	@ (adr r3, 8007470 <_dtoa_r+0x2b8>)
 80072d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d4:	f7f8 ff4a 	bl	800016c <__adddf3>
 80072d8:	4604      	mov	r4, r0
 80072da:	4630      	mov	r0, r6
 80072dc:	460d      	mov	r5, r1
 80072de:	f7f9 f891 	bl	8000404 <__aeabi_i2d>
 80072e2:	a365      	add	r3, pc, #404	@ (adr r3, 8007478 <_dtoa_r+0x2c0>)
 80072e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e8:	f7f9 f8f6 	bl	80004d8 <__aeabi_dmul>
 80072ec:	4602      	mov	r2, r0
 80072ee:	460b      	mov	r3, r1
 80072f0:	4620      	mov	r0, r4
 80072f2:	4629      	mov	r1, r5
 80072f4:	f7f8 ff3a 	bl	800016c <__adddf3>
 80072f8:	4604      	mov	r4, r0
 80072fa:	460d      	mov	r5, r1
 80072fc:	f7f9 fb9c 	bl	8000a38 <__aeabi_d2iz>
 8007300:	2200      	movs	r2, #0
 8007302:	4607      	mov	r7, r0
 8007304:	2300      	movs	r3, #0
 8007306:	4620      	mov	r0, r4
 8007308:	4629      	mov	r1, r5
 800730a:	f7f9 fb57 	bl	80009bc <__aeabi_dcmplt>
 800730e:	b140      	cbz	r0, 8007322 <_dtoa_r+0x16a>
 8007310:	4638      	mov	r0, r7
 8007312:	f7f9 f877 	bl	8000404 <__aeabi_i2d>
 8007316:	4622      	mov	r2, r4
 8007318:	462b      	mov	r3, r5
 800731a:	f7f9 fb45 	bl	80009a8 <__aeabi_dcmpeq>
 800731e:	b900      	cbnz	r0, 8007322 <_dtoa_r+0x16a>
 8007320:	3f01      	subs	r7, #1
 8007322:	2f16      	cmp	r7, #22
 8007324:	d853      	bhi.n	80073ce <_dtoa_r+0x216>
 8007326:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800732a:	4b5c      	ldr	r3, [pc, #368]	@ (800749c <_dtoa_r+0x2e4>)
 800732c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007334:	f7f9 fb42 	bl	80009bc <__aeabi_dcmplt>
 8007338:	2800      	cmp	r0, #0
 800733a:	d04a      	beq.n	80073d2 <_dtoa_r+0x21a>
 800733c:	2300      	movs	r3, #0
 800733e:	3f01      	subs	r7, #1
 8007340:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007342:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007344:	1b9b      	subs	r3, r3, r6
 8007346:	1e5a      	subs	r2, r3, #1
 8007348:	bf46      	itte	mi
 800734a:	f1c3 0801 	rsbmi	r8, r3, #1
 800734e:	2300      	movmi	r3, #0
 8007350:	f04f 0800 	movpl.w	r8, #0
 8007354:	9209      	str	r2, [sp, #36]	@ 0x24
 8007356:	bf48      	it	mi
 8007358:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800735a:	2f00      	cmp	r7, #0
 800735c:	db3b      	blt.n	80073d6 <_dtoa_r+0x21e>
 800735e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007360:	970e      	str	r7, [sp, #56]	@ 0x38
 8007362:	443b      	add	r3, r7
 8007364:	9309      	str	r3, [sp, #36]	@ 0x24
 8007366:	2300      	movs	r3, #0
 8007368:	930a      	str	r3, [sp, #40]	@ 0x28
 800736a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800736c:	2b09      	cmp	r3, #9
 800736e:	d866      	bhi.n	800743e <_dtoa_r+0x286>
 8007370:	2b05      	cmp	r3, #5
 8007372:	bfc4      	itt	gt
 8007374:	3b04      	subgt	r3, #4
 8007376:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007378:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800737a:	bfc8      	it	gt
 800737c:	2400      	movgt	r4, #0
 800737e:	f1a3 0302 	sub.w	r3, r3, #2
 8007382:	bfd8      	it	le
 8007384:	2401      	movle	r4, #1
 8007386:	2b03      	cmp	r3, #3
 8007388:	d864      	bhi.n	8007454 <_dtoa_r+0x29c>
 800738a:	e8df f003 	tbb	[pc, r3]
 800738e:	382b      	.short	0x382b
 8007390:	5636      	.short	0x5636
 8007392:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007396:	441e      	add	r6, r3
 8007398:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800739c:	2b20      	cmp	r3, #32
 800739e:	bfc1      	itttt	gt
 80073a0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80073a4:	fa08 f803 	lslgt.w	r8, r8, r3
 80073a8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80073ac:	fa24 f303 	lsrgt.w	r3, r4, r3
 80073b0:	bfd6      	itet	le
 80073b2:	f1c3 0320 	rsble	r3, r3, #32
 80073b6:	ea48 0003 	orrgt.w	r0, r8, r3
 80073ba:	fa04 f003 	lslle.w	r0, r4, r3
 80073be:	f7f9 f811 	bl	80003e4 <__aeabi_ui2d>
 80073c2:	2201      	movs	r2, #1
 80073c4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80073c8:	3e01      	subs	r6, #1
 80073ca:	9212      	str	r2, [sp, #72]	@ 0x48
 80073cc:	e775      	b.n	80072ba <_dtoa_r+0x102>
 80073ce:	2301      	movs	r3, #1
 80073d0:	e7b6      	b.n	8007340 <_dtoa_r+0x188>
 80073d2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80073d4:	e7b5      	b.n	8007342 <_dtoa_r+0x18a>
 80073d6:	427b      	negs	r3, r7
 80073d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80073da:	2300      	movs	r3, #0
 80073dc:	eba8 0807 	sub.w	r8, r8, r7
 80073e0:	930e      	str	r3, [sp, #56]	@ 0x38
 80073e2:	e7c2      	b.n	800736a <_dtoa_r+0x1b2>
 80073e4:	2300      	movs	r3, #0
 80073e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	dc35      	bgt.n	800745a <_dtoa_r+0x2a2>
 80073ee:	2301      	movs	r3, #1
 80073f0:	461a      	mov	r2, r3
 80073f2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80073f6:	9221      	str	r2, [sp, #132]	@ 0x84
 80073f8:	e00b      	b.n	8007412 <_dtoa_r+0x25a>
 80073fa:	2301      	movs	r3, #1
 80073fc:	e7f3      	b.n	80073e6 <_dtoa_r+0x22e>
 80073fe:	2300      	movs	r3, #0
 8007400:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007402:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007404:	18fb      	adds	r3, r7, r3
 8007406:	9308      	str	r3, [sp, #32]
 8007408:	3301      	adds	r3, #1
 800740a:	2b01      	cmp	r3, #1
 800740c:	9307      	str	r3, [sp, #28]
 800740e:	bfb8      	it	lt
 8007410:	2301      	movlt	r3, #1
 8007412:	2100      	movs	r1, #0
 8007414:	2204      	movs	r2, #4
 8007416:	f8db 001c 	ldr.w	r0, [fp, #28]
 800741a:	f102 0514 	add.w	r5, r2, #20
 800741e:	429d      	cmp	r5, r3
 8007420:	d91f      	bls.n	8007462 <_dtoa_r+0x2aa>
 8007422:	6041      	str	r1, [r0, #4]
 8007424:	4658      	mov	r0, fp
 8007426:	f000 fd8d 	bl	8007f44 <_Balloc>
 800742a:	4682      	mov	sl, r0
 800742c:	2800      	cmp	r0, #0
 800742e:	d139      	bne.n	80074a4 <_dtoa_r+0x2ec>
 8007430:	4602      	mov	r2, r0
 8007432:	f240 11af 	movw	r1, #431	@ 0x1af
 8007436:	4b1a      	ldr	r3, [pc, #104]	@ (80074a0 <_dtoa_r+0x2e8>)
 8007438:	e6d2      	b.n	80071e0 <_dtoa_r+0x28>
 800743a:	2301      	movs	r3, #1
 800743c:	e7e0      	b.n	8007400 <_dtoa_r+0x248>
 800743e:	2401      	movs	r4, #1
 8007440:	2300      	movs	r3, #0
 8007442:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007444:	9320      	str	r3, [sp, #128]	@ 0x80
 8007446:	f04f 33ff 	mov.w	r3, #4294967295
 800744a:	2200      	movs	r2, #0
 800744c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007450:	2312      	movs	r3, #18
 8007452:	e7d0      	b.n	80073f6 <_dtoa_r+0x23e>
 8007454:	2301      	movs	r3, #1
 8007456:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007458:	e7f5      	b.n	8007446 <_dtoa_r+0x28e>
 800745a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800745c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007460:	e7d7      	b.n	8007412 <_dtoa_r+0x25a>
 8007462:	3101      	adds	r1, #1
 8007464:	0052      	lsls	r2, r2, #1
 8007466:	e7d8      	b.n	800741a <_dtoa_r+0x262>
 8007468:	636f4361 	.word	0x636f4361
 800746c:	3fd287a7 	.word	0x3fd287a7
 8007470:	8b60c8b3 	.word	0x8b60c8b3
 8007474:	3fc68a28 	.word	0x3fc68a28
 8007478:	509f79fb 	.word	0x509f79fb
 800747c:	3fd34413 	.word	0x3fd34413
 8007480:	0800a7a0 	.word	0x0800a7a0
 8007484:	0800a7b7 	.word	0x0800a7b7
 8007488:	7ff00000 	.word	0x7ff00000
 800748c:	0800a79c 	.word	0x0800a79c
 8007490:	0800a76b 	.word	0x0800a76b
 8007494:	0800a76a 	.word	0x0800a76a
 8007498:	3ff80000 	.word	0x3ff80000
 800749c:	0800a8b0 	.word	0x0800a8b0
 80074a0:	0800a80f 	.word	0x0800a80f
 80074a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80074a8:	6018      	str	r0, [r3, #0]
 80074aa:	9b07      	ldr	r3, [sp, #28]
 80074ac:	2b0e      	cmp	r3, #14
 80074ae:	f200 80a4 	bhi.w	80075fa <_dtoa_r+0x442>
 80074b2:	2c00      	cmp	r4, #0
 80074b4:	f000 80a1 	beq.w	80075fa <_dtoa_r+0x442>
 80074b8:	2f00      	cmp	r7, #0
 80074ba:	dd33      	ble.n	8007524 <_dtoa_r+0x36c>
 80074bc:	4b86      	ldr	r3, [pc, #536]	@ (80076d8 <_dtoa_r+0x520>)
 80074be:	f007 020f 	and.w	r2, r7, #15
 80074c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074c6:	05f8      	lsls	r0, r7, #23
 80074c8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80074cc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80074d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80074d4:	d516      	bpl.n	8007504 <_dtoa_r+0x34c>
 80074d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074da:	4b80      	ldr	r3, [pc, #512]	@ (80076dc <_dtoa_r+0x524>)
 80074dc:	2603      	movs	r6, #3
 80074de:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074e2:	f7f9 f923 	bl	800072c <__aeabi_ddiv>
 80074e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074ea:	f004 040f 	and.w	r4, r4, #15
 80074ee:	4d7b      	ldr	r5, [pc, #492]	@ (80076dc <_dtoa_r+0x524>)
 80074f0:	b954      	cbnz	r4, 8007508 <_dtoa_r+0x350>
 80074f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074fa:	f7f9 f917 	bl	800072c <__aeabi_ddiv>
 80074fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007502:	e028      	b.n	8007556 <_dtoa_r+0x39e>
 8007504:	2602      	movs	r6, #2
 8007506:	e7f2      	b.n	80074ee <_dtoa_r+0x336>
 8007508:	07e1      	lsls	r1, r4, #31
 800750a:	d508      	bpl.n	800751e <_dtoa_r+0x366>
 800750c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007510:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007514:	f7f8 ffe0 	bl	80004d8 <__aeabi_dmul>
 8007518:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800751c:	3601      	adds	r6, #1
 800751e:	1064      	asrs	r4, r4, #1
 8007520:	3508      	adds	r5, #8
 8007522:	e7e5      	b.n	80074f0 <_dtoa_r+0x338>
 8007524:	f000 80d2 	beq.w	80076cc <_dtoa_r+0x514>
 8007528:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800752c:	427c      	negs	r4, r7
 800752e:	4b6a      	ldr	r3, [pc, #424]	@ (80076d8 <_dtoa_r+0x520>)
 8007530:	f004 020f 	and.w	r2, r4, #15
 8007534:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753c:	f7f8 ffcc 	bl	80004d8 <__aeabi_dmul>
 8007540:	2602      	movs	r6, #2
 8007542:	2300      	movs	r3, #0
 8007544:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007548:	4d64      	ldr	r5, [pc, #400]	@ (80076dc <_dtoa_r+0x524>)
 800754a:	1124      	asrs	r4, r4, #4
 800754c:	2c00      	cmp	r4, #0
 800754e:	f040 80b2 	bne.w	80076b6 <_dtoa_r+0x4fe>
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1d3      	bne.n	80074fe <_dtoa_r+0x346>
 8007556:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800755a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800755c:	2b00      	cmp	r3, #0
 800755e:	f000 80b7 	beq.w	80076d0 <_dtoa_r+0x518>
 8007562:	2200      	movs	r2, #0
 8007564:	4620      	mov	r0, r4
 8007566:	4629      	mov	r1, r5
 8007568:	4b5d      	ldr	r3, [pc, #372]	@ (80076e0 <_dtoa_r+0x528>)
 800756a:	f7f9 fa27 	bl	80009bc <__aeabi_dcmplt>
 800756e:	2800      	cmp	r0, #0
 8007570:	f000 80ae 	beq.w	80076d0 <_dtoa_r+0x518>
 8007574:	9b07      	ldr	r3, [sp, #28]
 8007576:	2b00      	cmp	r3, #0
 8007578:	f000 80aa 	beq.w	80076d0 <_dtoa_r+0x518>
 800757c:	9b08      	ldr	r3, [sp, #32]
 800757e:	2b00      	cmp	r3, #0
 8007580:	dd37      	ble.n	80075f2 <_dtoa_r+0x43a>
 8007582:	1e7b      	subs	r3, r7, #1
 8007584:	4620      	mov	r0, r4
 8007586:	9304      	str	r3, [sp, #16]
 8007588:	2200      	movs	r2, #0
 800758a:	4629      	mov	r1, r5
 800758c:	4b55      	ldr	r3, [pc, #340]	@ (80076e4 <_dtoa_r+0x52c>)
 800758e:	f7f8 ffa3 	bl	80004d8 <__aeabi_dmul>
 8007592:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007596:	9c08      	ldr	r4, [sp, #32]
 8007598:	3601      	adds	r6, #1
 800759a:	4630      	mov	r0, r6
 800759c:	f7f8 ff32 	bl	8000404 <__aeabi_i2d>
 80075a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075a4:	f7f8 ff98 	bl	80004d8 <__aeabi_dmul>
 80075a8:	2200      	movs	r2, #0
 80075aa:	4b4f      	ldr	r3, [pc, #316]	@ (80076e8 <_dtoa_r+0x530>)
 80075ac:	f7f8 fdde 	bl	800016c <__adddf3>
 80075b0:	4605      	mov	r5, r0
 80075b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80075b6:	2c00      	cmp	r4, #0
 80075b8:	f040 809a 	bne.w	80076f0 <_dtoa_r+0x538>
 80075bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075c0:	2200      	movs	r2, #0
 80075c2:	4b4a      	ldr	r3, [pc, #296]	@ (80076ec <_dtoa_r+0x534>)
 80075c4:	f7f8 fdd0 	bl	8000168 <__aeabi_dsub>
 80075c8:	4602      	mov	r2, r0
 80075ca:	460b      	mov	r3, r1
 80075cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80075d0:	462a      	mov	r2, r5
 80075d2:	4633      	mov	r3, r6
 80075d4:	f7f9 fa10 	bl	80009f8 <__aeabi_dcmpgt>
 80075d8:	2800      	cmp	r0, #0
 80075da:	f040 828e 	bne.w	8007afa <_dtoa_r+0x942>
 80075de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075e2:	462a      	mov	r2, r5
 80075e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80075e8:	f7f9 f9e8 	bl	80009bc <__aeabi_dcmplt>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	f040 8127 	bne.w	8007840 <_dtoa_r+0x688>
 80075f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80075f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80075fa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	f2c0 8163 	blt.w	80078c8 <_dtoa_r+0x710>
 8007602:	2f0e      	cmp	r7, #14
 8007604:	f300 8160 	bgt.w	80078c8 <_dtoa_r+0x710>
 8007608:	4b33      	ldr	r3, [pc, #204]	@ (80076d8 <_dtoa_r+0x520>)
 800760a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800760e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007612:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007616:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007618:	2b00      	cmp	r3, #0
 800761a:	da03      	bge.n	8007624 <_dtoa_r+0x46c>
 800761c:	9b07      	ldr	r3, [sp, #28]
 800761e:	2b00      	cmp	r3, #0
 8007620:	f340 8100 	ble.w	8007824 <_dtoa_r+0x66c>
 8007624:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007628:	4656      	mov	r6, sl
 800762a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800762e:	4620      	mov	r0, r4
 8007630:	4629      	mov	r1, r5
 8007632:	f7f9 f87b 	bl	800072c <__aeabi_ddiv>
 8007636:	f7f9 f9ff 	bl	8000a38 <__aeabi_d2iz>
 800763a:	4680      	mov	r8, r0
 800763c:	f7f8 fee2 	bl	8000404 <__aeabi_i2d>
 8007640:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007644:	f7f8 ff48 	bl	80004d8 <__aeabi_dmul>
 8007648:	4602      	mov	r2, r0
 800764a:	460b      	mov	r3, r1
 800764c:	4620      	mov	r0, r4
 800764e:	4629      	mov	r1, r5
 8007650:	f7f8 fd8a 	bl	8000168 <__aeabi_dsub>
 8007654:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007658:	9d07      	ldr	r5, [sp, #28]
 800765a:	f806 4b01 	strb.w	r4, [r6], #1
 800765e:	eba6 040a 	sub.w	r4, r6, sl
 8007662:	42a5      	cmp	r5, r4
 8007664:	4602      	mov	r2, r0
 8007666:	460b      	mov	r3, r1
 8007668:	f040 8116 	bne.w	8007898 <_dtoa_r+0x6e0>
 800766c:	f7f8 fd7e 	bl	800016c <__adddf3>
 8007670:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007674:	4604      	mov	r4, r0
 8007676:	460d      	mov	r5, r1
 8007678:	f7f9 f9be 	bl	80009f8 <__aeabi_dcmpgt>
 800767c:	2800      	cmp	r0, #0
 800767e:	f040 80f8 	bne.w	8007872 <_dtoa_r+0x6ba>
 8007682:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007686:	4620      	mov	r0, r4
 8007688:	4629      	mov	r1, r5
 800768a:	f7f9 f98d 	bl	80009a8 <__aeabi_dcmpeq>
 800768e:	b118      	cbz	r0, 8007698 <_dtoa_r+0x4e0>
 8007690:	f018 0f01 	tst.w	r8, #1
 8007694:	f040 80ed 	bne.w	8007872 <_dtoa_r+0x6ba>
 8007698:	4649      	mov	r1, r9
 800769a:	4658      	mov	r0, fp
 800769c:	f000 fc92 	bl	8007fc4 <_Bfree>
 80076a0:	2300      	movs	r3, #0
 80076a2:	7033      	strb	r3, [r6, #0]
 80076a4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80076a6:	3701      	adds	r7, #1
 80076a8:	601f      	str	r7, [r3, #0]
 80076aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	f000 8320 	beq.w	8007cf2 <_dtoa_r+0xb3a>
 80076b2:	601e      	str	r6, [r3, #0]
 80076b4:	e31d      	b.n	8007cf2 <_dtoa_r+0xb3a>
 80076b6:	07e2      	lsls	r2, r4, #31
 80076b8:	d505      	bpl.n	80076c6 <_dtoa_r+0x50e>
 80076ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076be:	f7f8 ff0b 	bl	80004d8 <__aeabi_dmul>
 80076c2:	2301      	movs	r3, #1
 80076c4:	3601      	adds	r6, #1
 80076c6:	1064      	asrs	r4, r4, #1
 80076c8:	3508      	adds	r5, #8
 80076ca:	e73f      	b.n	800754c <_dtoa_r+0x394>
 80076cc:	2602      	movs	r6, #2
 80076ce:	e742      	b.n	8007556 <_dtoa_r+0x39e>
 80076d0:	9c07      	ldr	r4, [sp, #28]
 80076d2:	9704      	str	r7, [sp, #16]
 80076d4:	e761      	b.n	800759a <_dtoa_r+0x3e2>
 80076d6:	bf00      	nop
 80076d8:	0800a8b0 	.word	0x0800a8b0
 80076dc:	0800a888 	.word	0x0800a888
 80076e0:	3ff00000 	.word	0x3ff00000
 80076e4:	40240000 	.word	0x40240000
 80076e8:	401c0000 	.word	0x401c0000
 80076ec:	40140000 	.word	0x40140000
 80076f0:	4b70      	ldr	r3, [pc, #448]	@ (80078b4 <_dtoa_r+0x6fc>)
 80076f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80076f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80076f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076fc:	4454      	add	r4, sl
 80076fe:	2900      	cmp	r1, #0
 8007700:	d045      	beq.n	800778e <_dtoa_r+0x5d6>
 8007702:	2000      	movs	r0, #0
 8007704:	496c      	ldr	r1, [pc, #432]	@ (80078b8 <_dtoa_r+0x700>)
 8007706:	f7f9 f811 	bl	800072c <__aeabi_ddiv>
 800770a:	4633      	mov	r3, r6
 800770c:	462a      	mov	r2, r5
 800770e:	f7f8 fd2b 	bl	8000168 <__aeabi_dsub>
 8007712:	4656      	mov	r6, sl
 8007714:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800771c:	f7f9 f98c 	bl	8000a38 <__aeabi_d2iz>
 8007720:	4605      	mov	r5, r0
 8007722:	f7f8 fe6f 	bl	8000404 <__aeabi_i2d>
 8007726:	4602      	mov	r2, r0
 8007728:	460b      	mov	r3, r1
 800772a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800772e:	f7f8 fd1b 	bl	8000168 <__aeabi_dsub>
 8007732:	4602      	mov	r2, r0
 8007734:	460b      	mov	r3, r1
 8007736:	3530      	adds	r5, #48	@ 0x30
 8007738:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800773c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007740:	f806 5b01 	strb.w	r5, [r6], #1
 8007744:	f7f9 f93a 	bl	80009bc <__aeabi_dcmplt>
 8007748:	2800      	cmp	r0, #0
 800774a:	d163      	bne.n	8007814 <_dtoa_r+0x65c>
 800774c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007750:	2000      	movs	r0, #0
 8007752:	495a      	ldr	r1, [pc, #360]	@ (80078bc <_dtoa_r+0x704>)
 8007754:	f7f8 fd08 	bl	8000168 <__aeabi_dsub>
 8007758:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800775c:	f7f9 f92e 	bl	80009bc <__aeabi_dcmplt>
 8007760:	2800      	cmp	r0, #0
 8007762:	f040 8087 	bne.w	8007874 <_dtoa_r+0x6bc>
 8007766:	42a6      	cmp	r6, r4
 8007768:	f43f af43 	beq.w	80075f2 <_dtoa_r+0x43a>
 800776c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007770:	2200      	movs	r2, #0
 8007772:	4b53      	ldr	r3, [pc, #332]	@ (80078c0 <_dtoa_r+0x708>)
 8007774:	f7f8 feb0 	bl	80004d8 <__aeabi_dmul>
 8007778:	2200      	movs	r2, #0
 800777a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800777e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007782:	4b4f      	ldr	r3, [pc, #316]	@ (80078c0 <_dtoa_r+0x708>)
 8007784:	f7f8 fea8 	bl	80004d8 <__aeabi_dmul>
 8007788:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800778c:	e7c4      	b.n	8007718 <_dtoa_r+0x560>
 800778e:	4631      	mov	r1, r6
 8007790:	4628      	mov	r0, r5
 8007792:	f7f8 fea1 	bl	80004d8 <__aeabi_dmul>
 8007796:	4656      	mov	r6, sl
 8007798:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800779c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800779e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077a2:	f7f9 f949 	bl	8000a38 <__aeabi_d2iz>
 80077a6:	4605      	mov	r5, r0
 80077a8:	f7f8 fe2c 	bl	8000404 <__aeabi_i2d>
 80077ac:	4602      	mov	r2, r0
 80077ae:	460b      	mov	r3, r1
 80077b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077b4:	f7f8 fcd8 	bl	8000168 <__aeabi_dsub>
 80077b8:	4602      	mov	r2, r0
 80077ba:	460b      	mov	r3, r1
 80077bc:	3530      	adds	r5, #48	@ 0x30
 80077be:	f806 5b01 	strb.w	r5, [r6], #1
 80077c2:	42a6      	cmp	r6, r4
 80077c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80077c8:	f04f 0200 	mov.w	r2, #0
 80077cc:	d124      	bne.n	8007818 <_dtoa_r+0x660>
 80077ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80077d2:	4b39      	ldr	r3, [pc, #228]	@ (80078b8 <_dtoa_r+0x700>)
 80077d4:	f7f8 fcca 	bl	800016c <__adddf3>
 80077d8:	4602      	mov	r2, r0
 80077da:	460b      	mov	r3, r1
 80077dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077e0:	f7f9 f90a 	bl	80009f8 <__aeabi_dcmpgt>
 80077e4:	2800      	cmp	r0, #0
 80077e6:	d145      	bne.n	8007874 <_dtoa_r+0x6bc>
 80077e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80077ec:	2000      	movs	r0, #0
 80077ee:	4932      	ldr	r1, [pc, #200]	@ (80078b8 <_dtoa_r+0x700>)
 80077f0:	f7f8 fcba 	bl	8000168 <__aeabi_dsub>
 80077f4:	4602      	mov	r2, r0
 80077f6:	460b      	mov	r3, r1
 80077f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077fc:	f7f9 f8de 	bl	80009bc <__aeabi_dcmplt>
 8007800:	2800      	cmp	r0, #0
 8007802:	f43f aef6 	beq.w	80075f2 <_dtoa_r+0x43a>
 8007806:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007808:	1e73      	subs	r3, r6, #1
 800780a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800780c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007810:	2b30      	cmp	r3, #48	@ 0x30
 8007812:	d0f8      	beq.n	8007806 <_dtoa_r+0x64e>
 8007814:	9f04      	ldr	r7, [sp, #16]
 8007816:	e73f      	b.n	8007698 <_dtoa_r+0x4e0>
 8007818:	4b29      	ldr	r3, [pc, #164]	@ (80078c0 <_dtoa_r+0x708>)
 800781a:	f7f8 fe5d 	bl	80004d8 <__aeabi_dmul>
 800781e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007822:	e7bc      	b.n	800779e <_dtoa_r+0x5e6>
 8007824:	d10c      	bne.n	8007840 <_dtoa_r+0x688>
 8007826:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800782a:	2200      	movs	r2, #0
 800782c:	4b25      	ldr	r3, [pc, #148]	@ (80078c4 <_dtoa_r+0x70c>)
 800782e:	f7f8 fe53 	bl	80004d8 <__aeabi_dmul>
 8007832:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007836:	f7f9 f8d5 	bl	80009e4 <__aeabi_dcmpge>
 800783a:	2800      	cmp	r0, #0
 800783c:	f000 815b 	beq.w	8007af6 <_dtoa_r+0x93e>
 8007840:	2400      	movs	r4, #0
 8007842:	4625      	mov	r5, r4
 8007844:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007846:	4656      	mov	r6, sl
 8007848:	43db      	mvns	r3, r3
 800784a:	9304      	str	r3, [sp, #16]
 800784c:	2700      	movs	r7, #0
 800784e:	4621      	mov	r1, r4
 8007850:	4658      	mov	r0, fp
 8007852:	f000 fbb7 	bl	8007fc4 <_Bfree>
 8007856:	2d00      	cmp	r5, #0
 8007858:	d0dc      	beq.n	8007814 <_dtoa_r+0x65c>
 800785a:	b12f      	cbz	r7, 8007868 <_dtoa_r+0x6b0>
 800785c:	42af      	cmp	r7, r5
 800785e:	d003      	beq.n	8007868 <_dtoa_r+0x6b0>
 8007860:	4639      	mov	r1, r7
 8007862:	4658      	mov	r0, fp
 8007864:	f000 fbae 	bl	8007fc4 <_Bfree>
 8007868:	4629      	mov	r1, r5
 800786a:	4658      	mov	r0, fp
 800786c:	f000 fbaa 	bl	8007fc4 <_Bfree>
 8007870:	e7d0      	b.n	8007814 <_dtoa_r+0x65c>
 8007872:	9704      	str	r7, [sp, #16]
 8007874:	4633      	mov	r3, r6
 8007876:	461e      	mov	r6, r3
 8007878:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800787c:	2a39      	cmp	r2, #57	@ 0x39
 800787e:	d107      	bne.n	8007890 <_dtoa_r+0x6d8>
 8007880:	459a      	cmp	sl, r3
 8007882:	d1f8      	bne.n	8007876 <_dtoa_r+0x6be>
 8007884:	9a04      	ldr	r2, [sp, #16]
 8007886:	3201      	adds	r2, #1
 8007888:	9204      	str	r2, [sp, #16]
 800788a:	2230      	movs	r2, #48	@ 0x30
 800788c:	f88a 2000 	strb.w	r2, [sl]
 8007890:	781a      	ldrb	r2, [r3, #0]
 8007892:	3201      	adds	r2, #1
 8007894:	701a      	strb	r2, [r3, #0]
 8007896:	e7bd      	b.n	8007814 <_dtoa_r+0x65c>
 8007898:	2200      	movs	r2, #0
 800789a:	4b09      	ldr	r3, [pc, #36]	@ (80078c0 <_dtoa_r+0x708>)
 800789c:	f7f8 fe1c 	bl	80004d8 <__aeabi_dmul>
 80078a0:	2200      	movs	r2, #0
 80078a2:	2300      	movs	r3, #0
 80078a4:	4604      	mov	r4, r0
 80078a6:	460d      	mov	r5, r1
 80078a8:	f7f9 f87e 	bl	80009a8 <__aeabi_dcmpeq>
 80078ac:	2800      	cmp	r0, #0
 80078ae:	f43f aebc 	beq.w	800762a <_dtoa_r+0x472>
 80078b2:	e6f1      	b.n	8007698 <_dtoa_r+0x4e0>
 80078b4:	0800a8b0 	.word	0x0800a8b0
 80078b8:	3fe00000 	.word	0x3fe00000
 80078bc:	3ff00000 	.word	0x3ff00000
 80078c0:	40240000 	.word	0x40240000
 80078c4:	40140000 	.word	0x40140000
 80078c8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80078ca:	2a00      	cmp	r2, #0
 80078cc:	f000 80db 	beq.w	8007a86 <_dtoa_r+0x8ce>
 80078d0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80078d2:	2a01      	cmp	r2, #1
 80078d4:	f300 80bf 	bgt.w	8007a56 <_dtoa_r+0x89e>
 80078d8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80078da:	2a00      	cmp	r2, #0
 80078dc:	f000 80b7 	beq.w	8007a4e <_dtoa_r+0x896>
 80078e0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80078e4:	4646      	mov	r6, r8
 80078e6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80078e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078ea:	2101      	movs	r1, #1
 80078ec:	441a      	add	r2, r3
 80078ee:	4658      	mov	r0, fp
 80078f0:	4498      	add	r8, r3
 80078f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80078f4:	f000 fc64 	bl	80081c0 <__i2b>
 80078f8:	4605      	mov	r5, r0
 80078fa:	b15e      	cbz	r6, 8007914 <_dtoa_r+0x75c>
 80078fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078fe:	2b00      	cmp	r3, #0
 8007900:	dd08      	ble.n	8007914 <_dtoa_r+0x75c>
 8007902:	42b3      	cmp	r3, r6
 8007904:	bfa8      	it	ge
 8007906:	4633      	movge	r3, r6
 8007908:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800790a:	eba8 0803 	sub.w	r8, r8, r3
 800790e:	1af6      	subs	r6, r6, r3
 8007910:	1ad3      	subs	r3, r2, r3
 8007912:	9309      	str	r3, [sp, #36]	@ 0x24
 8007914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007916:	b1f3      	cbz	r3, 8007956 <_dtoa_r+0x79e>
 8007918:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800791a:	2b00      	cmp	r3, #0
 800791c:	f000 80b7 	beq.w	8007a8e <_dtoa_r+0x8d6>
 8007920:	b18c      	cbz	r4, 8007946 <_dtoa_r+0x78e>
 8007922:	4629      	mov	r1, r5
 8007924:	4622      	mov	r2, r4
 8007926:	4658      	mov	r0, fp
 8007928:	f000 fd08 	bl	800833c <__pow5mult>
 800792c:	464a      	mov	r2, r9
 800792e:	4601      	mov	r1, r0
 8007930:	4605      	mov	r5, r0
 8007932:	4658      	mov	r0, fp
 8007934:	f000 fc5a 	bl	80081ec <__multiply>
 8007938:	4649      	mov	r1, r9
 800793a:	9004      	str	r0, [sp, #16]
 800793c:	4658      	mov	r0, fp
 800793e:	f000 fb41 	bl	8007fc4 <_Bfree>
 8007942:	9b04      	ldr	r3, [sp, #16]
 8007944:	4699      	mov	r9, r3
 8007946:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007948:	1b1a      	subs	r2, r3, r4
 800794a:	d004      	beq.n	8007956 <_dtoa_r+0x79e>
 800794c:	4649      	mov	r1, r9
 800794e:	4658      	mov	r0, fp
 8007950:	f000 fcf4 	bl	800833c <__pow5mult>
 8007954:	4681      	mov	r9, r0
 8007956:	2101      	movs	r1, #1
 8007958:	4658      	mov	r0, fp
 800795a:	f000 fc31 	bl	80081c0 <__i2b>
 800795e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007960:	4604      	mov	r4, r0
 8007962:	2b00      	cmp	r3, #0
 8007964:	f000 81c9 	beq.w	8007cfa <_dtoa_r+0xb42>
 8007968:	461a      	mov	r2, r3
 800796a:	4601      	mov	r1, r0
 800796c:	4658      	mov	r0, fp
 800796e:	f000 fce5 	bl	800833c <__pow5mult>
 8007972:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007974:	4604      	mov	r4, r0
 8007976:	2b01      	cmp	r3, #1
 8007978:	f300 808f 	bgt.w	8007a9a <_dtoa_r+0x8e2>
 800797c:	9b02      	ldr	r3, [sp, #8]
 800797e:	2b00      	cmp	r3, #0
 8007980:	f040 8087 	bne.w	8007a92 <_dtoa_r+0x8da>
 8007984:	9b03      	ldr	r3, [sp, #12]
 8007986:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800798a:	2b00      	cmp	r3, #0
 800798c:	f040 8083 	bne.w	8007a96 <_dtoa_r+0x8de>
 8007990:	9b03      	ldr	r3, [sp, #12]
 8007992:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007996:	0d1b      	lsrs	r3, r3, #20
 8007998:	051b      	lsls	r3, r3, #20
 800799a:	b12b      	cbz	r3, 80079a8 <_dtoa_r+0x7f0>
 800799c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800799e:	f108 0801 	add.w	r8, r8, #1
 80079a2:	3301      	adds	r3, #1
 80079a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079a6:	2301      	movs	r3, #1
 80079a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80079aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	f000 81aa 	beq.w	8007d06 <_dtoa_r+0xb4e>
 80079b2:	6923      	ldr	r3, [r4, #16]
 80079b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079b8:	6918      	ldr	r0, [r3, #16]
 80079ba:	f000 fbb5 	bl	8008128 <__hi0bits>
 80079be:	f1c0 0020 	rsb	r0, r0, #32
 80079c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079c4:	4418      	add	r0, r3
 80079c6:	f010 001f 	ands.w	r0, r0, #31
 80079ca:	d071      	beq.n	8007ab0 <_dtoa_r+0x8f8>
 80079cc:	f1c0 0320 	rsb	r3, r0, #32
 80079d0:	2b04      	cmp	r3, #4
 80079d2:	dd65      	ble.n	8007aa0 <_dtoa_r+0x8e8>
 80079d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079d6:	f1c0 001c 	rsb	r0, r0, #28
 80079da:	4403      	add	r3, r0
 80079dc:	4480      	add	r8, r0
 80079de:	4406      	add	r6, r0
 80079e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80079e2:	f1b8 0f00 	cmp.w	r8, #0
 80079e6:	dd05      	ble.n	80079f4 <_dtoa_r+0x83c>
 80079e8:	4649      	mov	r1, r9
 80079ea:	4642      	mov	r2, r8
 80079ec:	4658      	mov	r0, fp
 80079ee:	f000 fcff 	bl	80083f0 <__lshift>
 80079f2:	4681      	mov	r9, r0
 80079f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	dd05      	ble.n	8007a06 <_dtoa_r+0x84e>
 80079fa:	4621      	mov	r1, r4
 80079fc:	461a      	mov	r2, r3
 80079fe:	4658      	mov	r0, fp
 8007a00:	f000 fcf6 	bl	80083f0 <__lshift>
 8007a04:	4604      	mov	r4, r0
 8007a06:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d053      	beq.n	8007ab4 <_dtoa_r+0x8fc>
 8007a0c:	4621      	mov	r1, r4
 8007a0e:	4648      	mov	r0, r9
 8007a10:	f000 fd5a 	bl	80084c8 <__mcmp>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	da4d      	bge.n	8007ab4 <_dtoa_r+0x8fc>
 8007a18:	1e7b      	subs	r3, r7, #1
 8007a1a:	4649      	mov	r1, r9
 8007a1c:	9304      	str	r3, [sp, #16]
 8007a1e:	220a      	movs	r2, #10
 8007a20:	2300      	movs	r3, #0
 8007a22:	4658      	mov	r0, fp
 8007a24:	f000 faf0 	bl	8008008 <__multadd>
 8007a28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a2a:	4681      	mov	r9, r0
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	f000 816c 	beq.w	8007d0a <_dtoa_r+0xb52>
 8007a32:	2300      	movs	r3, #0
 8007a34:	4629      	mov	r1, r5
 8007a36:	220a      	movs	r2, #10
 8007a38:	4658      	mov	r0, fp
 8007a3a:	f000 fae5 	bl	8008008 <__multadd>
 8007a3e:	9b08      	ldr	r3, [sp, #32]
 8007a40:	4605      	mov	r5, r0
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	dc61      	bgt.n	8007b0a <_dtoa_r+0x952>
 8007a46:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a48:	2b02      	cmp	r3, #2
 8007a4a:	dc3b      	bgt.n	8007ac4 <_dtoa_r+0x90c>
 8007a4c:	e05d      	b.n	8007b0a <_dtoa_r+0x952>
 8007a4e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a50:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007a54:	e746      	b.n	80078e4 <_dtoa_r+0x72c>
 8007a56:	9b07      	ldr	r3, [sp, #28]
 8007a58:	1e5c      	subs	r4, r3, #1
 8007a5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a5c:	42a3      	cmp	r3, r4
 8007a5e:	bfbf      	itttt	lt
 8007a60:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007a62:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007a64:	1ae3      	sublt	r3, r4, r3
 8007a66:	18d2      	addlt	r2, r2, r3
 8007a68:	bfa8      	it	ge
 8007a6a:	1b1c      	subge	r4, r3, r4
 8007a6c:	9b07      	ldr	r3, [sp, #28]
 8007a6e:	bfbe      	ittt	lt
 8007a70:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007a72:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007a74:	2400      	movlt	r4, #0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	bfb5      	itete	lt
 8007a7a:	eba8 0603 	sublt.w	r6, r8, r3
 8007a7e:	4646      	movge	r6, r8
 8007a80:	2300      	movlt	r3, #0
 8007a82:	9b07      	ldrge	r3, [sp, #28]
 8007a84:	e730      	b.n	80078e8 <_dtoa_r+0x730>
 8007a86:	4646      	mov	r6, r8
 8007a88:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007a8a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007a8c:	e735      	b.n	80078fa <_dtoa_r+0x742>
 8007a8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a90:	e75c      	b.n	800794c <_dtoa_r+0x794>
 8007a92:	2300      	movs	r3, #0
 8007a94:	e788      	b.n	80079a8 <_dtoa_r+0x7f0>
 8007a96:	9b02      	ldr	r3, [sp, #8]
 8007a98:	e786      	b.n	80079a8 <_dtoa_r+0x7f0>
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a9e:	e788      	b.n	80079b2 <_dtoa_r+0x7fa>
 8007aa0:	d09f      	beq.n	80079e2 <_dtoa_r+0x82a>
 8007aa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007aa4:	331c      	adds	r3, #28
 8007aa6:	441a      	add	r2, r3
 8007aa8:	4498      	add	r8, r3
 8007aaa:	441e      	add	r6, r3
 8007aac:	9209      	str	r2, [sp, #36]	@ 0x24
 8007aae:	e798      	b.n	80079e2 <_dtoa_r+0x82a>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	e7f6      	b.n	8007aa2 <_dtoa_r+0x8ea>
 8007ab4:	9b07      	ldr	r3, [sp, #28]
 8007ab6:	9704      	str	r7, [sp, #16]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	dc20      	bgt.n	8007afe <_dtoa_r+0x946>
 8007abc:	9308      	str	r3, [sp, #32]
 8007abe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ac0:	2b02      	cmp	r3, #2
 8007ac2:	dd1e      	ble.n	8007b02 <_dtoa_r+0x94a>
 8007ac4:	9b08      	ldr	r3, [sp, #32]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	f47f aebc 	bne.w	8007844 <_dtoa_r+0x68c>
 8007acc:	4621      	mov	r1, r4
 8007ace:	2205      	movs	r2, #5
 8007ad0:	4658      	mov	r0, fp
 8007ad2:	f000 fa99 	bl	8008008 <__multadd>
 8007ad6:	4601      	mov	r1, r0
 8007ad8:	4604      	mov	r4, r0
 8007ada:	4648      	mov	r0, r9
 8007adc:	f000 fcf4 	bl	80084c8 <__mcmp>
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	f77f aeaf 	ble.w	8007844 <_dtoa_r+0x68c>
 8007ae6:	2331      	movs	r3, #49	@ 0x31
 8007ae8:	4656      	mov	r6, sl
 8007aea:	f806 3b01 	strb.w	r3, [r6], #1
 8007aee:	9b04      	ldr	r3, [sp, #16]
 8007af0:	3301      	adds	r3, #1
 8007af2:	9304      	str	r3, [sp, #16]
 8007af4:	e6aa      	b.n	800784c <_dtoa_r+0x694>
 8007af6:	9c07      	ldr	r4, [sp, #28]
 8007af8:	9704      	str	r7, [sp, #16]
 8007afa:	4625      	mov	r5, r4
 8007afc:	e7f3      	b.n	8007ae6 <_dtoa_r+0x92e>
 8007afe:	9b07      	ldr	r3, [sp, #28]
 8007b00:	9308      	str	r3, [sp, #32]
 8007b02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	f000 8104 	beq.w	8007d12 <_dtoa_r+0xb5a>
 8007b0a:	2e00      	cmp	r6, #0
 8007b0c:	dd05      	ble.n	8007b1a <_dtoa_r+0x962>
 8007b0e:	4629      	mov	r1, r5
 8007b10:	4632      	mov	r2, r6
 8007b12:	4658      	mov	r0, fp
 8007b14:	f000 fc6c 	bl	80083f0 <__lshift>
 8007b18:	4605      	mov	r5, r0
 8007b1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d05a      	beq.n	8007bd6 <_dtoa_r+0xa1e>
 8007b20:	4658      	mov	r0, fp
 8007b22:	6869      	ldr	r1, [r5, #4]
 8007b24:	f000 fa0e 	bl	8007f44 <_Balloc>
 8007b28:	4606      	mov	r6, r0
 8007b2a:	b928      	cbnz	r0, 8007b38 <_dtoa_r+0x980>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007b32:	4b83      	ldr	r3, [pc, #524]	@ (8007d40 <_dtoa_r+0xb88>)
 8007b34:	f7ff bb54 	b.w	80071e0 <_dtoa_r+0x28>
 8007b38:	692a      	ldr	r2, [r5, #16]
 8007b3a:	f105 010c 	add.w	r1, r5, #12
 8007b3e:	3202      	adds	r2, #2
 8007b40:	0092      	lsls	r2, r2, #2
 8007b42:	300c      	adds	r0, #12
 8007b44:	f001 ff5e 	bl	8009a04 <memcpy>
 8007b48:	2201      	movs	r2, #1
 8007b4a:	4631      	mov	r1, r6
 8007b4c:	4658      	mov	r0, fp
 8007b4e:	f000 fc4f 	bl	80083f0 <__lshift>
 8007b52:	462f      	mov	r7, r5
 8007b54:	4605      	mov	r5, r0
 8007b56:	f10a 0301 	add.w	r3, sl, #1
 8007b5a:	9307      	str	r3, [sp, #28]
 8007b5c:	9b08      	ldr	r3, [sp, #32]
 8007b5e:	4453      	add	r3, sl
 8007b60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b62:	9b02      	ldr	r3, [sp, #8]
 8007b64:	f003 0301 	and.w	r3, r3, #1
 8007b68:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b6a:	9b07      	ldr	r3, [sp, #28]
 8007b6c:	4621      	mov	r1, r4
 8007b6e:	3b01      	subs	r3, #1
 8007b70:	4648      	mov	r0, r9
 8007b72:	9302      	str	r3, [sp, #8]
 8007b74:	f7ff fa98 	bl	80070a8 <quorem>
 8007b78:	4639      	mov	r1, r7
 8007b7a:	9008      	str	r0, [sp, #32]
 8007b7c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007b80:	4648      	mov	r0, r9
 8007b82:	f000 fca1 	bl	80084c8 <__mcmp>
 8007b86:	462a      	mov	r2, r5
 8007b88:	9009      	str	r0, [sp, #36]	@ 0x24
 8007b8a:	4621      	mov	r1, r4
 8007b8c:	4658      	mov	r0, fp
 8007b8e:	f000 fcb7 	bl	8008500 <__mdiff>
 8007b92:	68c2      	ldr	r2, [r0, #12]
 8007b94:	4606      	mov	r6, r0
 8007b96:	bb02      	cbnz	r2, 8007bda <_dtoa_r+0xa22>
 8007b98:	4601      	mov	r1, r0
 8007b9a:	4648      	mov	r0, r9
 8007b9c:	f000 fc94 	bl	80084c8 <__mcmp>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	4631      	mov	r1, r6
 8007ba4:	4658      	mov	r0, fp
 8007ba6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ba8:	f000 fa0c 	bl	8007fc4 <_Bfree>
 8007bac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007bae:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007bb0:	9e07      	ldr	r6, [sp, #28]
 8007bb2:	ea43 0102 	orr.w	r1, r3, r2
 8007bb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007bb8:	4319      	orrs	r1, r3
 8007bba:	d110      	bne.n	8007bde <_dtoa_r+0xa26>
 8007bbc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007bc0:	d029      	beq.n	8007c16 <_dtoa_r+0xa5e>
 8007bc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	dd02      	ble.n	8007bce <_dtoa_r+0xa16>
 8007bc8:	9b08      	ldr	r3, [sp, #32]
 8007bca:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007bce:	9b02      	ldr	r3, [sp, #8]
 8007bd0:	f883 8000 	strb.w	r8, [r3]
 8007bd4:	e63b      	b.n	800784e <_dtoa_r+0x696>
 8007bd6:	4628      	mov	r0, r5
 8007bd8:	e7bb      	b.n	8007b52 <_dtoa_r+0x99a>
 8007bda:	2201      	movs	r2, #1
 8007bdc:	e7e1      	b.n	8007ba2 <_dtoa_r+0x9ea>
 8007bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	db04      	blt.n	8007bee <_dtoa_r+0xa36>
 8007be4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8007be6:	430b      	orrs	r3, r1
 8007be8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007bea:	430b      	orrs	r3, r1
 8007bec:	d120      	bne.n	8007c30 <_dtoa_r+0xa78>
 8007bee:	2a00      	cmp	r2, #0
 8007bf0:	dded      	ble.n	8007bce <_dtoa_r+0xa16>
 8007bf2:	4649      	mov	r1, r9
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	4658      	mov	r0, fp
 8007bf8:	f000 fbfa 	bl	80083f0 <__lshift>
 8007bfc:	4621      	mov	r1, r4
 8007bfe:	4681      	mov	r9, r0
 8007c00:	f000 fc62 	bl	80084c8 <__mcmp>
 8007c04:	2800      	cmp	r0, #0
 8007c06:	dc03      	bgt.n	8007c10 <_dtoa_r+0xa58>
 8007c08:	d1e1      	bne.n	8007bce <_dtoa_r+0xa16>
 8007c0a:	f018 0f01 	tst.w	r8, #1
 8007c0e:	d0de      	beq.n	8007bce <_dtoa_r+0xa16>
 8007c10:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007c14:	d1d8      	bne.n	8007bc8 <_dtoa_r+0xa10>
 8007c16:	2339      	movs	r3, #57	@ 0x39
 8007c18:	9a02      	ldr	r2, [sp, #8]
 8007c1a:	7013      	strb	r3, [r2, #0]
 8007c1c:	4633      	mov	r3, r6
 8007c1e:	461e      	mov	r6, r3
 8007c20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007c24:	3b01      	subs	r3, #1
 8007c26:	2a39      	cmp	r2, #57	@ 0x39
 8007c28:	d052      	beq.n	8007cd0 <_dtoa_r+0xb18>
 8007c2a:	3201      	adds	r2, #1
 8007c2c:	701a      	strb	r2, [r3, #0]
 8007c2e:	e60e      	b.n	800784e <_dtoa_r+0x696>
 8007c30:	2a00      	cmp	r2, #0
 8007c32:	dd07      	ble.n	8007c44 <_dtoa_r+0xa8c>
 8007c34:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007c38:	d0ed      	beq.n	8007c16 <_dtoa_r+0xa5e>
 8007c3a:	9a02      	ldr	r2, [sp, #8]
 8007c3c:	f108 0301 	add.w	r3, r8, #1
 8007c40:	7013      	strb	r3, [r2, #0]
 8007c42:	e604      	b.n	800784e <_dtoa_r+0x696>
 8007c44:	9b07      	ldr	r3, [sp, #28]
 8007c46:	9a07      	ldr	r2, [sp, #28]
 8007c48:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007c4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d028      	beq.n	8007ca4 <_dtoa_r+0xaec>
 8007c52:	4649      	mov	r1, r9
 8007c54:	2300      	movs	r3, #0
 8007c56:	220a      	movs	r2, #10
 8007c58:	4658      	mov	r0, fp
 8007c5a:	f000 f9d5 	bl	8008008 <__multadd>
 8007c5e:	42af      	cmp	r7, r5
 8007c60:	4681      	mov	r9, r0
 8007c62:	f04f 0300 	mov.w	r3, #0
 8007c66:	f04f 020a 	mov.w	r2, #10
 8007c6a:	4639      	mov	r1, r7
 8007c6c:	4658      	mov	r0, fp
 8007c6e:	d107      	bne.n	8007c80 <_dtoa_r+0xac8>
 8007c70:	f000 f9ca 	bl	8008008 <__multadd>
 8007c74:	4607      	mov	r7, r0
 8007c76:	4605      	mov	r5, r0
 8007c78:	9b07      	ldr	r3, [sp, #28]
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	9307      	str	r3, [sp, #28]
 8007c7e:	e774      	b.n	8007b6a <_dtoa_r+0x9b2>
 8007c80:	f000 f9c2 	bl	8008008 <__multadd>
 8007c84:	4629      	mov	r1, r5
 8007c86:	4607      	mov	r7, r0
 8007c88:	2300      	movs	r3, #0
 8007c8a:	220a      	movs	r2, #10
 8007c8c:	4658      	mov	r0, fp
 8007c8e:	f000 f9bb 	bl	8008008 <__multadd>
 8007c92:	4605      	mov	r5, r0
 8007c94:	e7f0      	b.n	8007c78 <_dtoa_r+0xac0>
 8007c96:	9b08      	ldr	r3, [sp, #32]
 8007c98:	2700      	movs	r7, #0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	bfcc      	ite	gt
 8007c9e:	461e      	movgt	r6, r3
 8007ca0:	2601      	movle	r6, #1
 8007ca2:	4456      	add	r6, sl
 8007ca4:	4649      	mov	r1, r9
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	4658      	mov	r0, fp
 8007caa:	f000 fba1 	bl	80083f0 <__lshift>
 8007cae:	4621      	mov	r1, r4
 8007cb0:	4681      	mov	r9, r0
 8007cb2:	f000 fc09 	bl	80084c8 <__mcmp>
 8007cb6:	2800      	cmp	r0, #0
 8007cb8:	dcb0      	bgt.n	8007c1c <_dtoa_r+0xa64>
 8007cba:	d102      	bne.n	8007cc2 <_dtoa_r+0xb0a>
 8007cbc:	f018 0f01 	tst.w	r8, #1
 8007cc0:	d1ac      	bne.n	8007c1c <_dtoa_r+0xa64>
 8007cc2:	4633      	mov	r3, r6
 8007cc4:	461e      	mov	r6, r3
 8007cc6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cca:	2a30      	cmp	r2, #48	@ 0x30
 8007ccc:	d0fa      	beq.n	8007cc4 <_dtoa_r+0xb0c>
 8007cce:	e5be      	b.n	800784e <_dtoa_r+0x696>
 8007cd0:	459a      	cmp	sl, r3
 8007cd2:	d1a4      	bne.n	8007c1e <_dtoa_r+0xa66>
 8007cd4:	9b04      	ldr	r3, [sp, #16]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	9304      	str	r3, [sp, #16]
 8007cda:	2331      	movs	r3, #49	@ 0x31
 8007cdc:	f88a 3000 	strb.w	r3, [sl]
 8007ce0:	e5b5      	b.n	800784e <_dtoa_r+0x696>
 8007ce2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007ce4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007d44 <_dtoa_r+0xb8c>
 8007ce8:	b11b      	cbz	r3, 8007cf2 <_dtoa_r+0xb3a>
 8007cea:	f10a 0308 	add.w	r3, sl, #8
 8007cee:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007cf0:	6013      	str	r3, [r2, #0]
 8007cf2:	4650      	mov	r0, sl
 8007cf4:	b017      	add	sp, #92	@ 0x5c
 8007cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cfa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	f77f ae3d 	ble.w	800797c <_dtoa_r+0x7c4>
 8007d02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d04:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d06:	2001      	movs	r0, #1
 8007d08:	e65b      	b.n	80079c2 <_dtoa_r+0x80a>
 8007d0a:	9b08      	ldr	r3, [sp, #32]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f77f aed6 	ble.w	8007abe <_dtoa_r+0x906>
 8007d12:	4656      	mov	r6, sl
 8007d14:	4621      	mov	r1, r4
 8007d16:	4648      	mov	r0, r9
 8007d18:	f7ff f9c6 	bl	80070a8 <quorem>
 8007d1c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007d20:	9b08      	ldr	r3, [sp, #32]
 8007d22:	f806 8b01 	strb.w	r8, [r6], #1
 8007d26:	eba6 020a 	sub.w	r2, r6, sl
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	ddb3      	ble.n	8007c96 <_dtoa_r+0xade>
 8007d2e:	4649      	mov	r1, r9
 8007d30:	2300      	movs	r3, #0
 8007d32:	220a      	movs	r2, #10
 8007d34:	4658      	mov	r0, fp
 8007d36:	f000 f967 	bl	8008008 <__multadd>
 8007d3a:	4681      	mov	r9, r0
 8007d3c:	e7ea      	b.n	8007d14 <_dtoa_r+0xb5c>
 8007d3e:	bf00      	nop
 8007d40:	0800a80f 	.word	0x0800a80f
 8007d44:	0800a793 	.word	0x0800a793

08007d48 <_free_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4605      	mov	r5, r0
 8007d4c:	2900      	cmp	r1, #0
 8007d4e:	d040      	beq.n	8007dd2 <_free_r+0x8a>
 8007d50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d54:	1f0c      	subs	r4, r1, #4
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	bfb8      	it	lt
 8007d5a:	18e4      	addlt	r4, r4, r3
 8007d5c:	f000 f8e6 	bl	8007f2c <__malloc_lock>
 8007d60:	4a1c      	ldr	r2, [pc, #112]	@ (8007dd4 <_free_r+0x8c>)
 8007d62:	6813      	ldr	r3, [r2, #0]
 8007d64:	b933      	cbnz	r3, 8007d74 <_free_r+0x2c>
 8007d66:	6063      	str	r3, [r4, #4]
 8007d68:	6014      	str	r4, [r2, #0]
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d70:	f000 b8e2 	b.w	8007f38 <__malloc_unlock>
 8007d74:	42a3      	cmp	r3, r4
 8007d76:	d908      	bls.n	8007d8a <_free_r+0x42>
 8007d78:	6820      	ldr	r0, [r4, #0]
 8007d7a:	1821      	adds	r1, r4, r0
 8007d7c:	428b      	cmp	r3, r1
 8007d7e:	bf01      	itttt	eq
 8007d80:	6819      	ldreq	r1, [r3, #0]
 8007d82:	685b      	ldreq	r3, [r3, #4]
 8007d84:	1809      	addeq	r1, r1, r0
 8007d86:	6021      	streq	r1, [r4, #0]
 8007d88:	e7ed      	b.n	8007d66 <_free_r+0x1e>
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	b10b      	cbz	r3, 8007d94 <_free_r+0x4c>
 8007d90:	42a3      	cmp	r3, r4
 8007d92:	d9fa      	bls.n	8007d8a <_free_r+0x42>
 8007d94:	6811      	ldr	r1, [r2, #0]
 8007d96:	1850      	adds	r0, r2, r1
 8007d98:	42a0      	cmp	r0, r4
 8007d9a:	d10b      	bne.n	8007db4 <_free_r+0x6c>
 8007d9c:	6820      	ldr	r0, [r4, #0]
 8007d9e:	4401      	add	r1, r0
 8007da0:	1850      	adds	r0, r2, r1
 8007da2:	4283      	cmp	r3, r0
 8007da4:	6011      	str	r1, [r2, #0]
 8007da6:	d1e0      	bne.n	8007d6a <_free_r+0x22>
 8007da8:	6818      	ldr	r0, [r3, #0]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	4408      	add	r0, r1
 8007dae:	6010      	str	r0, [r2, #0]
 8007db0:	6053      	str	r3, [r2, #4]
 8007db2:	e7da      	b.n	8007d6a <_free_r+0x22>
 8007db4:	d902      	bls.n	8007dbc <_free_r+0x74>
 8007db6:	230c      	movs	r3, #12
 8007db8:	602b      	str	r3, [r5, #0]
 8007dba:	e7d6      	b.n	8007d6a <_free_r+0x22>
 8007dbc:	6820      	ldr	r0, [r4, #0]
 8007dbe:	1821      	adds	r1, r4, r0
 8007dc0:	428b      	cmp	r3, r1
 8007dc2:	bf01      	itttt	eq
 8007dc4:	6819      	ldreq	r1, [r3, #0]
 8007dc6:	685b      	ldreq	r3, [r3, #4]
 8007dc8:	1809      	addeq	r1, r1, r0
 8007dca:	6021      	streq	r1, [r4, #0]
 8007dcc:	6063      	str	r3, [r4, #4]
 8007dce:	6054      	str	r4, [r2, #4]
 8007dd0:	e7cb      	b.n	8007d6a <_free_r+0x22>
 8007dd2:	bd38      	pop	{r3, r4, r5, pc}
 8007dd4:	20000710 	.word	0x20000710

08007dd8 <malloc>:
 8007dd8:	4b02      	ldr	r3, [pc, #8]	@ (8007de4 <malloc+0xc>)
 8007dda:	4601      	mov	r1, r0
 8007ddc:	6818      	ldr	r0, [r3, #0]
 8007dde:	f000 b825 	b.w	8007e2c <_malloc_r>
 8007de2:	bf00      	nop
 8007de4:	20000018 	.word	0x20000018

08007de8 <sbrk_aligned>:
 8007de8:	b570      	push	{r4, r5, r6, lr}
 8007dea:	4e0f      	ldr	r6, [pc, #60]	@ (8007e28 <sbrk_aligned+0x40>)
 8007dec:	460c      	mov	r4, r1
 8007dee:	6831      	ldr	r1, [r6, #0]
 8007df0:	4605      	mov	r5, r0
 8007df2:	b911      	cbnz	r1, 8007dfa <sbrk_aligned+0x12>
 8007df4:	f001 fdf6 	bl	80099e4 <_sbrk_r>
 8007df8:	6030      	str	r0, [r6, #0]
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	4628      	mov	r0, r5
 8007dfe:	f001 fdf1 	bl	80099e4 <_sbrk_r>
 8007e02:	1c43      	adds	r3, r0, #1
 8007e04:	d103      	bne.n	8007e0e <sbrk_aligned+0x26>
 8007e06:	f04f 34ff 	mov.w	r4, #4294967295
 8007e0a:	4620      	mov	r0, r4
 8007e0c:	bd70      	pop	{r4, r5, r6, pc}
 8007e0e:	1cc4      	adds	r4, r0, #3
 8007e10:	f024 0403 	bic.w	r4, r4, #3
 8007e14:	42a0      	cmp	r0, r4
 8007e16:	d0f8      	beq.n	8007e0a <sbrk_aligned+0x22>
 8007e18:	1a21      	subs	r1, r4, r0
 8007e1a:	4628      	mov	r0, r5
 8007e1c:	f001 fde2 	bl	80099e4 <_sbrk_r>
 8007e20:	3001      	adds	r0, #1
 8007e22:	d1f2      	bne.n	8007e0a <sbrk_aligned+0x22>
 8007e24:	e7ef      	b.n	8007e06 <sbrk_aligned+0x1e>
 8007e26:	bf00      	nop
 8007e28:	2000070c 	.word	0x2000070c

08007e2c <_malloc_r>:
 8007e2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e30:	1ccd      	adds	r5, r1, #3
 8007e32:	f025 0503 	bic.w	r5, r5, #3
 8007e36:	3508      	adds	r5, #8
 8007e38:	2d0c      	cmp	r5, #12
 8007e3a:	bf38      	it	cc
 8007e3c:	250c      	movcc	r5, #12
 8007e3e:	2d00      	cmp	r5, #0
 8007e40:	4606      	mov	r6, r0
 8007e42:	db01      	blt.n	8007e48 <_malloc_r+0x1c>
 8007e44:	42a9      	cmp	r1, r5
 8007e46:	d904      	bls.n	8007e52 <_malloc_r+0x26>
 8007e48:	230c      	movs	r3, #12
 8007e4a:	6033      	str	r3, [r6, #0]
 8007e4c:	2000      	movs	r0, #0
 8007e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f28 <_malloc_r+0xfc>
 8007e56:	f000 f869 	bl	8007f2c <__malloc_lock>
 8007e5a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e5e:	461c      	mov	r4, r3
 8007e60:	bb44      	cbnz	r4, 8007eb4 <_malloc_r+0x88>
 8007e62:	4629      	mov	r1, r5
 8007e64:	4630      	mov	r0, r6
 8007e66:	f7ff ffbf 	bl	8007de8 <sbrk_aligned>
 8007e6a:	1c43      	adds	r3, r0, #1
 8007e6c:	4604      	mov	r4, r0
 8007e6e:	d158      	bne.n	8007f22 <_malloc_r+0xf6>
 8007e70:	f8d8 4000 	ldr.w	r4, [r8]
 8007e74:	4627      	mov	r7, r4
 8007e76:	2f00      	cmp	r7, #0
 8007e78:	d143      	bne.n	8007f02 <_malloc_r+0xd6>
 8007e7a:	2c00      	cmp	r4, #0
 8007e7c:	d04b      	beq.n	8007f16 <_malloc_r+0xea>
 8007e7e:	6823      	ldr	r3, [r4, #0]
 8007e80:	4639      	mov	r1, r7
 8007e82:	4630      	mov	r0, r6
 8007e84:	eb04 0903 	add.w	r9, r4, r3
 8007e88:	f001 fdac 	bl	80099e4 <_sbrk_r>
 8007e8c:	4581      	cmp	r9, r0
 8007e8e:	d142      	bne.n	8007f16 <_malloc_r+0xea>
 8007e90:	6821      	ldr	r1, [r4, #0]
 8007e92:	4630      	mov	r0, r6
 8007e94:	1a6d      	subs	r5, r5, r1
 8007e96:	4629      	mov	r1, r5
 8007e98:	f7ff ffa6 	bl	8007de8 <sbrk_aligned>
 8007e9c:	3001      	adds	r0, #1
 8007e9e:	d03a      	beq.n	8007f16 <_malloc_r+0xea>
 8007ea0:	6823      	ldr	r3, [r4, #0]
 8007ea2:	442b      	add	r3, r5
 8007ea4:	6023      	str	r3, [r4, #0]
 8007ea6:	f8d8 3000 	ldr.w	r3, [r8]
 8007eaa:	685a      	ldr	r2, [r3, #4]
 8007eac:	bb62      	cbnz	r2, 8007f08 <_malloc_r+0xdc>
 8007eae:	f8c8 7000 	str.w	r7, [r8]
 8007eb2:	e00f      	b.n	8007ed4 <_malloc_r+0xa8>
 8007eb4:	6822      	ldr	r2, [r4, #0]
 8007eb6:	1b52      	subs	r2, r2, r5
 8007eb8:	d420      	bmi.n	8007efc <_malloc_r+0xd0>
 8007eba:	2a0b      	cmp	r2, #11
 8007ebc:	d917      	bls.n	8007eee <_malloc_r+0xc2>
 8007ebe:	1961      	adds	r1, r4, r5
 8007ec0:	42a3      	cmp	r3, r4
 8007ec2:	6025      	str	r5, [r4, #0]
 8007ec4:	bf18      	it	ne
 8007ec6:	6059      	strne	r1, [r3, #4]
 8007ec8:	6863      	ldr	r3, [r4, #4]
 8007eca:	bf08      	it	eq
 8007ecc:	f8c8 1000 	streq.w	r1, [r8]
 8007ed0:	5162      	str	r2, [r4, r5]
 8007ed2:	604b      	str	r3, [r1, #4]
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	f000 f82f 	bl	8007f38 <__malloc_unlock>
 8007eda:	f104 000b 	add.w	r0, r4, #11
 8007ede:	1d23      	adds	r3, r4, #4
 8007ee0:	f020 0007 	bic.w	r0, r0, #7
 8007ee4:	1ac2      	subs	r2, r0, r3
 8007ee6:	bf1c      	itt	ne
 8007ee8:	1a1b      	subne	r3, r3, r0
 8007eea:	50a3      	strne	r3, [r4, r2]
 8007eec:	e7af      	b.n	8007e4e <_malloc_r+0x22>
 8007eee:	6862      	ldr	r2, [r4, #4]
 8007ef0:	42a3      	cmp	r3, r4
 8007ef2:	bf0c      	ite	eq
 8007ef4:	f8c8 2000 	streq.w	r2, [r8]
 8007ef8:	605a      	strne	r2, [r3, #4]
 8007efa:	e7eb      	b.n	8007ed4 <_malloc_r+0xa8>
 8007efc:	4623      	mov	r3, r4
 8007efe:	6864      	ldr	r4, [r4, #4]
 8007f00:	e7ae      	b.n	8007e60 <_malloc_r+0x34>
 8007f02:	463c      	mov	r4, r7
 8007f04:	687f      	ldr	r7, [r7, #4]
 8007f06:	e7b6      	b.n	8007e76 <_malloc_r+0x4a>
 8007f08:	461a      	mov	r2, r3
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	42a3      	cmp	r3, r4
 8007f0e:	d1fb      	bne.n	8007f08 <_malloc_r+0xdc>
 8007f10:	2300      	movs	r3, #0
 8007f12:	6053      	str	r3, [r2, #4]
 8007f14:	e7de      	b.n	8007ed4 <_malloc_r+0xa8>
 8007f16:	230c      	movs	r3, #12
 8007f18:	4630      	mov	r0, r6
 8007f1a:	6033      	str	r3, [r6, #0]
 8007f1c:	f000 f80c 	bl	8007f38 <__malloc_unlock>
 8007f20:	e794      	b.n	8007e4c <_malloc_r+0x20>
 8007f22:	6005      	str	r5, [r0, #0]
 8007f24:	e7d6      	b.n	8007ed4 <_malloc_r+0xa8>
 8007f26:	bf00      	nop
 8007f28:	20000710 	.word	0x20000710

08007f2c <__malloc_lock>:
 8007f2c:	4801      	ldr	r0, [pc, #4]	@ (8007f34 <__malloc_lock+0x8>)
 8007f2e:	f7ff b8a6 	b.w	800707e <__retarget_lock_acquire_recursive>
 8007f32:	bf00      	nop
 8007f34:	20000708 	.word	0x20000708

08007f38 <__malloc_unlock>:
 8007f38:	4801      	ldr	r0, [pc, #4]	@ (8007f40 <__malloc_unlock+0x8>)
 8007f3a:	f7ff b8a1 	b.w	8007080 <__retarget_lock_release_recursive>
 8007f3e:	bf00      	nop
 8007f40:	20000708 	.word	0x20000708

08007f44 <_Balloc>:
 8007f44:	b570      	push	{r4, r5, r6, lr}
 8007f46:	69c6      	ldr	r6, [r0, #28]
 8007f48:	4604      	mov	r4, r0
 8007f4a:	460d      	mov	r5, r1
 8007f4c:	b976      	cbnz	r6, 8007f6c <_Balloc+0x28>
 8007f4e:	2010      	movs	r0, #16
 8007f50:	f7ff ff42 	bl	8007dd8 <malloc>
 8007f54:	4602      	mov	r2, r0
 8007f56:	61e0      	str	r0, [r4, #28]
 8007f58:	b920      	cbnz	r0, 8007f64 <_Balloc+0x20>
 8007f5a:	216b      	movs	r1, #107	@ 0x6b
 8007f5c:	4b17      	ldr	r3, [pc, #92]	@ (8007fbc <_Balloc+0x78>)
 8007f5e:	4818      	ldr	r0, [pc, #96]	@ (8007fc0 <_Balloc+0x7c>)
 8007f60:	f001 fd64 	bl	8009a2c <__assert_func>
 8007f64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f68:	6006      	str	r6, [r0, #0]
 8007f6a:	60c6      	str	r6, [r0, #12]
 8007f6c:	69e6      	ldr	r6, [r4, #28]
 8007f6e:	68f3      	ldr	r3, [r6, #12]
 8007f70:	b183      	cbz	r3, 8007f94 <_Balloc+0x50>
 8007f72:	69e3      	ldr	r3, [r4, #28]
 8007f74:	68db      	ldr	r3, [r3, #12]
 8007f76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f7a:	b9b8      	cbnz	r0, 8007fac <_Balloc+0x68>
 8007f7c:	2101      	movs	r1, #1
 8007f7e:	fa01 f605 	lsl.w	r6, r1, r5
 8007f82:	1d72      	adds	r2, r6, #5
 8007f84:	4620      	mov	r0, r4
 8007f86:	0092      	lsls	r2, r2, #2
 8007f88:	f001 fd6e 	bl	8009a68 <_calloc_r>
 8007f8c:	b160      	cbz	r0, 8007fa8 <_Balloc+0x64>
 8007f8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f92:	e00e      	b.n	8007fb2 <_Balloc+0x6e>
 8007f94:	2221      	movs	r2, #33	@ 0x21
 8007f96:	2104      	movs	r1, #4
 8007f98:	4620      	mov	r0, r4
 8007f9a:	f001 fd65 	bl	8009a68 <_calloc_r>
 8007f9e:	69e3      	ldr	r3, [r4, #28]
 8007fa0:	60f0      	str	r0, [r6, #12]
 8007fa2:	68db      	ldr	r3, [r3, #12]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d1e4      	bne.n	8007f72 <_Balloc+0x2e>
 8007fa8:	2000      	movs	r0, #0
 8007faa:	bd70      	pop	{r4, r5, r6, pc}
 8007fac:	6802      	ldr	r2, [r0, #0]
 8007fae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007fb8:	e7f7      	b.n	8007faa <_Balloc+0x66>
 8007fba:	bf00      	nop
 8007fbc:	0800a7a0 	.word	0x0800a7a0
 8007fc0:	0800a820 	.word	0x0800a820

08007fc4 <_Bfree>:
 8007fc4:	b570      	push	{r4, r5, r6, lr}
 8007fc6:	69c6      	ldr	r6, [r0, #28]
 8007fc8:	4605      	mov	r5, r0
 8007fca:	460c      	mov	r4, r1
 8007fcc:	b976      	cbnz	r6, 8007fec <_Bfree+0x28>
 8007fce:	2010      	movs	r0, #16
 8007fd0:	f7ff ff02 	bl	8007dd8 <malloc>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	61e8      	str	r0, [r5, #28]
 8007fd8:	b920      	cbnz	r0, 8007fe4 <_Bfree+0x20>
 8007fda:	218f      	movs	r1, #143	@ 0x8f
 8007fdc:	4b08      	ldr	r3, [pc, #32]	@ (8008000 <_Bfree+0x3c>)
 8007fde:	4809      	ldr	r0, [pc, #36]	@ (8008004 <_Bfree+0x40>)
 8007fe0:	f001 fd24 	bl	8009a2c <__assert_func>
 8007fe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fe8:	6006      	str	r6, [r0, #0]
 8007fea:	60c6      	str	r6, [r0, #12]
 8007fec:	b13c      	cbz	r4, 8007ffe <_Bfree+0x3a>
 8007fee:	69eb      	ldr	r3, [r5, #28]
 8007ff0:	6862      	ldr	r2, [r4, #4]
 8007ff2:	68db      	ldr	r3, [r3, #12]
 8007ff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ff8:	6021      	str	r1, [r4, #0]
 8007ffa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ffe:	bd70      	pop	{r4, r5, r6, pc}
 8008000:	0800a7a0 	.word	0x0800a7a0
 8008004:	0800a820 	.word	0x0800a820

08008008 <__multadd>:
 8008008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800800c:	4607      	mov	r7, r0
 800800e:	460c      	mov	r4, r1
 8008010:	461e      	mov	r6, r3
 8008012:	2000      	movs	r0, #0
 8008014:	690d      	ldr	r5, [r1, #16]
 8008016:	f101 0c14 	add.w	ip, r1, #20
 800801a:	f8dc 3000 	ldr.w	r3, [ip]
 800801e:	3001      	adds	r0, #1
 8008020:	b299      	uxth	r1, r3
 8008022:	fb02 6101 	mla	r1, r2, r1, r6
 8008026:	0c1e      	lsrs	r6, r3, #16
 8008028:	0c0b      	lsrs	r3, r1, #16
 800802a:	fb02 3306 	mla	r3, r2, r6, r3
 800802e:	b289      	uxth	r1, r1
 8008030:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008034:	4285      	cmp	r5, r0
 8008036:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800803a:	f84c 1b04 	str.w	r1, [ip], #4
 800803e:	dcec      	bgt.n	800801a <__multadd+0x12>
 8008040:	b30e      	cbz	r6, 8008086 <__multadd+0x7e>
 8008042:	68a3      	ldr	r3, [r4, #8]
 8008044:	42ab      	cmp	r3, r5
 8008046:	dc19      	bgt.n	800807c <__multadd+0x74>
 8008048:	6861      	ldr	r1, [r4, #4]
 800804a:	4638      	mov	r0, r7
 800804c:	3101      	adds	r1, #1
 800804e:	f7ff ff79 	bl	8007f44 <_Balloc>
 8008052:	4680      	mov	r8, r0
 8008054:	b928      	cbnz	r0, 8008062 <__multadd+0x5a>
 8008056:	4602      	mov	r2, r0
 8008058:	21ba      	movs	r1, #186	@ 0xba
 800805a:	4b0c      	ldr	r3, [pc, #48]	@ (800808c <__multadd+0x84>)
 800805c:	480c      	ldr	r0, [pc, #48]	@ (8008090 <__multadd+0x88>)
 800805e:	f001 fce5 	bl	8009a2c <__assert_func>
 8008062:	6922      	ldr	r2, [r4, #16]
 8008064:	f104 010c 	add.w	r1, r4, #12
 8008068:	3202      	adds	r2, #2
 800806a:	0092      	lsls	r2, r2, #2
 800806c:	300c      	adds	r0, #12
 800806e:	f001 fcc9 	bl	8009a04 <memcpy>
 8008072:	4621      	mov	r1, r4
 8008074:	4638      	mov	r0, r7
 8008076:	f7ff ffa5 	bl	8007fc4 <_Bfree>
 800807a:	4644      	mov	r4, r8
 800807c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008080:	3501      	adds	r5, #1
 8008082:	615e      	str	r6, [r3, #20]
 8008084:	6125      	str	r5, [r4, #16]
 8008086:	4620      	mov	r0, r4
 8008088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800808c:	0800a80f 	.word	0x0800a80f
 8008090:	0800a820 	.word	0x0800a820

08008094 <__s2b>:
 8008094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008098:	4615      	mov	r5, r2
 800809a:	2209      	movs	r2, #9
 800809c:	461f      	mov	r7, r3
 800809e:	3308      	adds	r3, #8
 80080a0:	460c      	mov	r4, r1
 80080a2:	fb93 f3f2 	sdiv	r3, r3, r2
 80080a6:	4606      	mov	r6, r0
 80080a8:	2201      	movs	r2, #1
 80080aa:	2100      	movs	r1, #0
 80080ac:	429a      	cmp	r2, r3
 80080ae:	db09      	blt.n	80080c4 <__s2b+0x30>
 80080b0:	4630      	mov	r0, r6
 80080b2:	f7ff ff47 	bl	8007f44 <_Balloc>
 80080b6:	b940      	cbnz	r0, 80080ca <__s2b+0x36>
 80080b8:	4602      	mov	r2, r0
 80080ba:	21d3      	movs	r1, #211	@ 0xd3
 80080bc:	4b18      	ldr	r3, [pc, #96]	@ (8008120 <__s2b+0x8c>)
 80080be:	4819      	ldr	r0, [pc, #100]	@ (8008124 <__s2b+0x90>)
 80080c0:	f001 fcb4 	bl	8009a2c <__assert_func>
 80080c4:	0052      	lsls	r2, r2, #1
 80080c6:	3101      	adds	r1, #1
 80080c8:	e7f0      	b.n	80080ac <__s2b+0x18>
 80080ca:	9b08      	ldr	r3, [sp, #32]
 80080cc:	2d09      	cmp	r5, #9
 80080ce:	6143      	str	r3, [r0, #20]
 80080d0:	f04f 0301 	mov.w	r3, #1
 80080d4:	6103      	str	r3, [r0, #16]
 80080d6:	dd16      	ble.n	8008106 <__s2b+0x72>
 80080d8:	f104 0909 	add.w	r9, r4, #9
 80080dc:	46c8      	mov	r8, r9
 80080de:	442c      	add	r4, r5
 80080e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80080e4:	4601      	mov	r1, r0
 80080e6:	220a      	movs	r2, #10
 80080e8:	4630      	mov	r0, r6
 80080ea:	3b30      	subs	r3, #48	@ 0x30
 80080ec:	f7ff ff8c 	bl	8008008 <__multadd>
 80080f0:	45a0      	cmp	r8, r4
 80080f2:	d1f5      	bne.n	80080e0 <__s2b+0x4c>
 80080f4:	f1a5 0408 	sub.w	r4, r5, #8
 80080f8:	444c      	add	r4, r9
 80080fa:	1b2d      	subs	r5, r5, r4
 80080fc:	1963      	adds	r3, r4, r5
 80080fe:	42bb      	cmp	r3, r7
 8008100:	db04      	blt.n	800810c <__s2b+0x78>
 8008102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008106:	2509      	movs	r5, #9
 8008108:	340a      	adds	r4, #10
 800810a:	e7f6      	b.n	80080fa <__s2b+0x66>
 800810c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008110:	4601      	mov	r1, r0
 8008112:	220a      	movs	r2, #10
 8008114:	4630      	mov	r0, r6
 8008116:	3b30      	subs	r3, #48	@ 0x30
 8008118:	f7ff ff76 	bl	8008008 <__multadd>
 800811c:	e7ee      	b.n	80080fc <__s2b+0x68>
 800811e:	bf00      	nop
 8008120:	0800a80f 	.word	0x0800a80f
 8008124:	0800a820 	.word	0x0800a820

08008128 <__hi0bits>:
 8008128:	4603      	mov	r3, r0
 800812a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800812e:	bf3a      	itte	cc
 8008130:	0403      	lslcc	r3, r0, #16
 8008132:	2010      	movcc	r0, #16
 8008134:	2000      	movcs	r0, #0
 8008136:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800813a:	bf3c      	itt	cc
 800813c:	021b      	lslcc	r3, r3, #8
 800813e:	3008      	addcc	r0, #8
 8008140:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008144:	bf3c      	itt	cc
 8008146:	011b      	lslcc	r3, r3, #4
 8008148:	3004      	addcc	r0, #4
 800814a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800814e:	bf3c      	itt	cc
 8008150:	009b      	lslcc	r3, r3, #2
 8008152:	3002      	addcc	r0, #2
 8008154:	2b00      	cmp	r3, #0
 8008156:	db05      	blt.n	8008164 <__hi0bits+0x3c>
 8008158:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800815c:	f100 0001 	add.w	r0, r0, #1
 8008160:	bf08      	it	eq
 8008162:	2020      	moveq	r0, #32
 8008164:	4770      	bx	lr

08008166 <__lo0bits>:
 8008166:	6803      	ldr	r3, [r0, #0]
 8008168:	4602      	mov	r2, r0
 800816a:	f013 0007 	ands.w	r0, r3, #7
 800816e:	d00b      	beq.n	8008188 <__lo0bits+0x22>
 8008170:	07d9      	lsls	r1, r3, #31
 8008172:	d421      	bmi.n	80081b8 <__lo0bits+0x52>
 8008174:	0798      	lsls	r0, r3, #30
 8008176:	bf49      	itett	mi
 8008178:	085b      	lsrmi	r3, r3, #1
 800817a:	089b      	lsrpl	r3, r3, #2
 800817c:	2001      	movmi	r0, #1
 800817e:	6013      	strmi	r3, [r2, #0]
 8008180:	bf5c      	itt	pl
 8008182:	2002      	movpl	r0, #2
 8008184:	6013      	strpl	r3, [r2, #0]
 8008186:	4770      	bx	lr
 8008188:	b299      	uxth	r1, r3
 800818a:	b909      	cbnz	r1, 8008190 <__lo0bits+0x2a>
 800818c:	2010      	movs	r0, #16
 800818e:	0c1b      	lsrs	r3, r3, #16
 8008190:	b2d9      	uxtb	r1, r3
 8008192:	b909      	cbnz	r1, 8008198 <__lo0bits+0x32>
 8008194:	3008      	adds	r0, #8
 8008196:	0a1b      	lsrs	r3, r3, #8
 8008198:	0719      	lsls	r1, r3, #28
 800819a:	bf04      	itt	eq
 800819c:	091b      	lsreq	r3, r3, #4
 800819e:	3004      	addeq	r0, #4
 80081a0:	0799      	lsls	r1, r3, #30
 80081a2:	bf04      	itt	eq
 80081a4:	089b      	lsreq	r3, r3, #2
 80081a6:	3002      	addeq	r0, #2
 80081a8:	07d9      	lsls	r1, r3, #31
 80081aa:	d403      	bmi.n	80081b4 <__lo0bits+0x4e>
 80081ac:	085b      	lsrs	r3, r3, #1
 80081ae:	f100 0001 	add.w	r0, r0, #1
 80081b2:	d003      	beq.n	80081bc <__lo0bits+0x56>
 80081b4:	6013      	str	r3, [r2, #0]
 80081b6:	4770      	bx	lr
 80081b8:	2000      	movs	r0, #0
 80081ba:	4770      	bx	lr
 80081bc:	2020      	movs	r0, #32
 80081be:	4770      	bx	lr

080081c0 <__i2b>:
 80081c0:	b510      	push	{r4, lr}
 80081c2:	460c      	mov	r4, r1
 80081c4:	2101      	movs	r1, #1
 80081c6:	f7ff febd 	bl	8007f44 <_Balloc>
 80081ca:	4602      	mov	r2, r0
 80081cc:	b928      	cbnz	r0, 80081da <__i2b+0x1a>
 80081ce:	f240 1145 	movw	r1, #325	@ 0x145
 80081d2:	4b04      	ldr	r3, [pc, #16]	@ (80081e4 <__i2b+0x24>)
 80081d4:	4804      	ldr	r0, [pc, #16]	@ (80081e8 <__i2b+0x28>)
 80081d6:	f001 fc29 	bl	8009a2c <__assert_func>
 80081da:	2301      	movs	r3, #1
 80081dc:	6144      	str	r4, [r0, #20]
 80081de:	6103      	str	r3, [r0, #16]
 80081e0:	bd10      	pop	{r4, pc}
 80081e2:	bf00      	nop
 80081e4:	0800a80f 	.word	0x0800a80f
 80081e8:	0800a820 	.word	0x0800a820

080081ec <__multiply>:
 80081ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f0:	4614      	mov	r4, r2
 80081f2:	690a      	ldr	r2, [r1, #16]
 80081f4:	6923      	ldr	r3, [r4, #16]
 80081f6:	460f      	mov	r7, r1
 80081f8:	429a      	cmp	r2, r3
 80081fa:	bfa2      	ittt	ge
 80081fc:	4623      	movge	r3, r4
 80081fe:	460c      	movge	r4, r1
 8008200:	461f      	movge	r7, r3
 8008202:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008206:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800820a:	68a3      	ldr	r3, [r4, #8]
 800820c:	6861      	ldr	r1, [r4, #4]
 800820e:	eb0a 0609 	add.w	r6, sl, r9
 8008212:	42b3      	cmp	r3, r6
 8008214:	b085      	sub	sp, #20
 8008216:	bfb8      	it	lt
 8008218:	3101      	addlt	r1, #1
 800821a:	f7ff fe93 	bl	8007f44 <_Balloc>
 800821e:	b930      	cbnz	r0, 800822e <__multiply+0x42>
 8008220:	4602      	mov	r2, r0
 8008222:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008226:	4b43      	ldr	r3, [pc, #268]	@ (8008334 <__multiply+0x148>)
 8008228:	4843      	ldr	r0, [pc, #268]	@ (8008338 <__multiply+0x14c>)
 800822a:	f001 fbff 	bl	8009a2c <__assert_func>
 800822e:	f100 0514 	add.w	r5, r0, #20
 8008232:	462b      	mov	r3, r5
 8008234:	2200      	movs	r2, #0
 8008236:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800823a:	4543      	cmp	r3, r8
 800823c:	d321      	bcc.n	8008282 <__multiply+0x96>
 800823e:	f107 0114 	add.w	r1, r7, #20
 8008242:	f104 0214 	add.w	r2, r4, #20
 8008246:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800824a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800824e:	9302      	str	r3, [sp, #8]
 8008250:	1b13      	subs	r3, r2, r4
 8008252:	3b15      	subs	r3, #21
 8008254:	f023 0303 	bic.w	r3, r3, #3
 8008258:	3304      	adds	r3, #4
 800825a:	f104 0715 	add.w	r7, r4, #21
 800825e:	42ba      	cmp	r2, r7
 8008260:	bf38      	it	cc
 8008262:	2304      	movcc	r3, #4
 8008264:	9301      	str	r3, [sp, #4]
 8008266:	9b02      	ldr	r3, [sp, #8]
 8008268:	9103      	str	r1, [sp, #12]
 800826a:	428b      	cmp	r3, r1
 800826c:	d80c      	bhi.n	8008288 <__multiply+0x9c>
 800826e:	2e00      	cmp	r6, #0
 8008270:	dd03      	ble.n	800827a <__multiply+0x8e>
 8008272:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008276:	2b00      	cmp	r3, #0
 8008278:	d05a      	beq.n	8008330 <__multiply+0x144>
 800827a:	6106      	str	r6, [r0, #16]
 800827c:	b005      	add	sp, #20
 800827e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008282:	f843 2b04 	str.w	r2, [r3], #4
 8008286:	e7d8      	b.n	800823a <__multiply+0x4e>
 8008288:	f8b1 a000 	ldrh.w	sl, [r1]
 800828c:	f1ba 0f00 	cmp.w	sl, #0
 8008290:	d023      	beq.n	80082da <__multiply+0xee>
 8008292:	46a9      	mov	r9, r5
 8008294:	f04f 0c00 	mov.w	ip, #0
 8008298:	f104 0e14 	add.w	lr, r4, #20
 800829c:	f85e 7b04 	ldr.w	r7, [lr], #4
 80082a0:	f8d9 3000 	ldr.w	r3, [r9]
 80082a4:	fa1f fb87 	uxth.w	fp, r7
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	fb0a 330b 	mla	r3, sl, fp, r3
 80082ae:	4463      	add	r3, ip
 80082b0:	f8d9 c000 	ldr.w	ip, [r9]
 80082b4:	0c3f      	lsrs	r7, r7, #16
 80082b6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80082ba:	fb0a c707 	mla	r7, sl, r7, ip
 80082be:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80082c8:	4572      	cmp	r2, lr
 80082ca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80082ce:	f849 3b04 	str.w	r3, [r9], #4
 80082d2:	d8e3      	bhi.n	800829c <__multiply+0xb0>
 80082d4:	9b01      	ldr	r3, [sp, #4]
 80082d6:	f845 c003 	str.w	ip, [r5, r3]
 80082da:	9b03      	ldr	r3, [sp, #12]
 80082dc:	3104      	adds	r1, #4
 80082de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80082e2:	f1b9 0f00 	cmp.w	r9, #0
 80082e6:	d021      	beq.n	800832c <__multiply+0x140>
 80082e8:	46ae      	mov	lr, r5
 80082ea:	f04f 0a00 	mov.w	sl, #0
 80082ee:	682b      	ldr	r3, [r5, #0]
 80082f0:	f104 0c14 	add.w	ip, r4, #20
 80082f4:	f8bc b000 	ldrh.w	fp, [ip]
 80082f8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	fb09 770b 	mla	r7, r9, fp, r7
 8008302:	4457      	add	r7, sl
 8008304:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008308:	f84e 3b04 	str.w	r3, [lr], #4
 800830c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008310:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008314:	f8be 3000 	ldrh.w	r3, [lr]
 8008318:	4562      	cmp	r2, ip
 800831a:	fb09 330a 	mla	r3, r9, sl, r3
 800831e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008322:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008326:	d8e5      	bhi.n	80082f4 <__multiply+0x108>
 8008328:	9f01      	ldr	r7, [sp, #4]
 800832a:	51eb      	str	r3, [r5, r7]
 800832c:	3504      	adds	r5, #4
 800832e:	e79a      	b.n	8008266 <__multiply+0x7a>
 8008330:	3e01      	subs	r6, #1
 8008332:	e79c      	b.n	800826e <__multiply+0x82>
 8008334:	0800a80f 	.word	0x0800a80f
 8008338:	0800a820 	.word	0x0800a820

0800833c <__pow5mult>:
 800833c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008340:	4615      	mov	r5, r2
 8008342:	f012 0203 	ands.w	r2, r2, #3
 8008346:	4607      	mov	r7, r0
 8008348:	460e      	mov	r6, r1
 800834a:	d007      	beq.n	800835c <__pow5mult+0x20>
 800834c:	4c25      	ldr	r4, [pc, #148]	@ (80083e4 <__pow5mult+0xa8>)
 800834e:	3a01      	subs	r2, #1
 8008350:	2300      	movs	r3, #0
 8008352:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008356:	f7ff fe57 	bl	8008008 <__multadd>
 800835a:	4606      	mov	r6, r0
 800835c:	10ad      	asrs	r5, r5, #2
 800835e:	d03d      	beq.n	80083dc <__pow5mult+0xa0>
 8008360:	69fc      	ldr	r4, [r7, #28]
 8008362:	b97c      	cbnz	r4, 8008384 <__pow5mult+0x48>
 8008364:	2010      	movs	r0, #16
 8008366:	f7ff fd37 	bl	8007dd8 <malloc>
 800836a:	4602      	mov	r2, r0
 800836c:	61f8      	str	r0, [r7, #28]
 800836e:	b928      	cbnz	r0, 800837c <__pow5mult+0x40>
 8008370:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008374:	4b1c      	ldr	r3, [pc, #112]	@ (80083e8 <__pow5mult+0xac>)
 8008376:	481d      	ldr	r0, [pc, #116]	@ (80083ec <__pow5mult+0xb0>)
 8008378:	f001 fb58 	bl	8009a2c <__assert_func>
 800837c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008380:	6004      	str	r4, [r0, #0]
 8008382:	60c4      	str	r4, [r0, #12]
 8008384:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008388:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800838c:	b94c      	cbnz	r4, 80083a2 <__pow5mult+0x66>
 800838e:	f240 2171 	movw	r1, #625	@ 0x271
 8008392:	4638      	mov	r0, r7
 8008394:	f7ff ff14 	bl	80081c0 <__i2b>
 8008398:	2300      	movs	r3, #0
 800839a:	4604      	mov	r4, r0
 800839c:	f8c8 0008 	str.w	r0, [r8, #8]
 80083a0:	6003      	str	r3, [r0, #0]
 80083a2:	f04f 0900 	mov.w	r9, #0
 80083a6:	07eb      	lsls	r3, r5, #31
 80083a8:	d50a      	bpl.n	80083c0 <__pow5mult+0x84>
 80083aa:	4631      	mov	r1, r6
 80083ac:	4622      	mov	r2, r4
 80083ae:	4638      	mov	r0, r7
 80083b0:	f7ff ff1c 	bl	80081ec <__multiply>
 80083b4:	4680      	mov	r8, r0
 80083b6:	4631      	mov	r1, r6
 80083b8:	4638      	mov	r0, r7
 80083ba:	f7ff fe03 	bl	8007fc4 <_Bfree>
 80083be:	4646      	mov	r6, r8
 80083c0:	106d      	asrs	r5, r5, #1
 80083c2:	d00b      	beq.n	80083dc <__pow5mult+0xa0>
 80083c4:	6820      	ldr	r0, [r4, #0]
 80083c6:	b938      	cbnz	r0, 80083d8 <__pow5mult+0x9c>
 80083c8:	4622      	mov	r2, r4
 80083ca:	4621      	mov	r1, r4
 80083cc:	4638      	mov	r0, r7
 80083ce:	f7ff ff0d 	bl	80081ec <__multiply>
 80083d2:	6020      	str	r0, [r4, #0]
 80083d4:	f8c0 9000 	str.w	r9, [r0]
 80083d8:	4604      	mov	r4, r0
 80083da:	e7e4      	b.n	80083a6 <__pow5mult+0x6a>
 80083dc:	4630      	mov	r0, r6
 80083de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083e2:	bf00      	nop
 80083e4:	0800a87c 	.word	0x0800a87c
 80083e8:	0800a7a0 	.word	0x0800a7a0
 80083ec:	0800a820 	.word	0x0800a820

080083f0 <__lshift>:
 80083f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083f4:	460c      	mov	r4, r1
 80083f6:	4607      	mov	r7, r0
 80083f8:	4691      	mov	r9, r2
 80083fa:	6923      	ldr	r3, [r4, #16]
 80083fc:	6849      	ldr	r1, [r1, #4]
 80083fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008402:	68a3      	ldr	r3, [r4, #8]
 8008404:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008408:	f108 0601 	add.w	r6, r8, #1
 800840c:	42b3      	cmp	r3, r6
 800840e:	db0b      	blt.n	8008428 <__lshift+0x38>
 8008410:	4638      	mov	r0, r7
 8008412:	f7ff fd97 	bl	8007f44 <_Balloc>
 8008416:	4605      	mov	r5, r0
 8008418:	b948      	cbnz	r0, 800842e <__lshift+0x3e>
 800841a:	4602      	mov	r2, r0
 800841c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008420:	4b27      	ldr	r3, [pc, #156]	@ (80084c0 <__lshift+0xd0>)
 8008422:	4828      	ldr	r0, [pc, #160]	@ (80084c4 <__lshift+0xd4>)
 8008424:	f001 fb02 	bl	8009a2c <__assert_func>
 8008428:	3101      	adds	r1, #1
 800842a:	005b      	lsls	r3, r3, #1
 800842c:	e7ee      	b.n	800840c <__lshift+0x1c>
 800842e:	2300      	movs	r3, #0
 8008430:	f100 0114 	add.w	r1, r0, #20
 8008434:	f100 0210 	add.w	r2, r0, #16
 8008438:	4618      	mov	r0, r3
 800843a:	4553      	cmp	r3, sl
 800843c:	db33      	blt.n	80084a6 <__lshift+0xb6>
 800843e:	6920      	ldr	r0, [r4, #16]
 8008440:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008444:	f104 0314 	add.w	r3, r4, #20
 8008448:	f019 091f 	ands.w	r9, r9, #31
 800844c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008450:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008454:	d02b      	beq.n	80084ae <__lshift+0xbe>
 8008456:	468a      	mov	sl, r1
 8008458:	2200      	movs	r2, #0
 800845a:	f1c9 0e20 	rsb	lr, r9, #32
 800845e:	6818      	ldr	r0, [r3, #0]
 8008460:	fa00 f009 	lsl.w	r0, r0, r9
 8008464:	4310      	orrs	r0, r2
 8008466:	f84a 0b04 	str.w	r0, [sl], #4
 800846a:	f853 2b04 	ldr.w	r2, [r3], #4
 800846e:	459c      	cmp	ip, r3
 8008470:	fa22 f20e 	lsr.w	r2, r2, lr
 8008474:	d8f3      	bhi.n	800845e <__lshift+0x6e>
 8008476:	ebac 0304 	sub.w	r3, ip, r4
 800847a:	3b15      	subs	r3, #21
 800847c:	f023 0303 	bic.w	r3, r3, #3
 8008480:	3304      	adds	r3, #4
 8008482:	f104 0015 	add.w	r0, r4, #21
 8008486:	4584      	cmp	ip, r0
 8008488:	bf38      	it	cc
 800848a:	2304      	movcc	r3, #4
 800848c:	50ca      	str	r2, [r1, r3]
 800848e:	b10a      	cbz	r2, 8008494 <__lshift+0xa4>
 8008490:	f108 0602 	add.w	r6, r8, #2
 8008494:	3e01      	subs	r6, #1
 8008496:	4638      	mov	r0, r7
 8008498:	4621      	mov	r1, r4
 800849a:	612e      	str	r6, [r5, #16]
 800849c:	f7ff fd92 	bl	8007fc4 <_Bfree>
 80084a0:	4628      	mov	r0, r5
 80084a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80084aa:	3301      	adds	r3, #1
 80084ac:	e7c5      	b.n	800843a <__lshift+0x4a>
 80084ae:	3904      	subs	r1, #4
 80084b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80084b4:	459c      	cmp	ip, r3
 80084b6:	f841 2f04 	str.w	r2, [r1, #4]!
 80084ba:	d8f9      	bhi.n	80084b0 <__lshift+0xc0>
 80084bc:	e7ea      	b.n	8008494 <__lshift+0xa4>
 80084be:	bf00      	nop
 80084c0:	0800a80f 	.word	0x0800a80f
 80084c4:	0800a820 	.word	0x0800a820

080084c8 <__mcmp>:
 80084c8:	4603      	mov	r3, r0
 80084ca:	690a      	ldr	r2, [r1, #16]
 80084cc:	6900      	ldr	r0, [r0, #16]
 80084ce:	b530      	push	{r4, r5, lr}
 80084d0:	1a80      	subs	r0, r0, r2
 80084d2:	d10e      	bne.n	80084f2 <__mcmp+0x2a>
 80084d4:	3314      	adds	r3, #20
 80084d6:	3114      	adds	r1, #20
 80084d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80084dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80084e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80084e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80084e8:	4295      	cmp	r5, r2
 80084ea:	d003      	beq.n	80084f4 <__mcmp+0x2c>
 80084ec:	d205      	bcs.n	80084fa <__mcmp+0x32>
 80084ee:	f04f 30ff 	mov.w	r0, #4294967295
 80084f2:	bd30      	pop	{r4, r5, pc}
 80084f4:	42a3      	cmp	r3, r4
 80084f6:	d3f3      	bcc.n	80084e0 <__mcmp+0x18>
 80084f8:	e7fb      	b.n	80084f2 <__mcmp+0x2a>
 80084fa:	2001      	movs	r0, #1
 80084fc:	e7f9      	b.n	80084f2 <__mcmp+0x2a>
	...

08008500 <__mdiff>:
 8008500:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008504:	4689      	mov	r9, r1
 8008506:	4606      	mov	r6, r0
 8008508:	4611      	mov	r1, r2
 800850a:	4648      	mov	r0, r9
 800850c:	4614      	mov	r4, r2
 800850e:	f7ff ffdb 	bl	80084c8 <__mcmp>
 8008512:	1e05      	subs	r5, r0, #0
 8008514:	d112      	bne.n	800853c <__mdiff+0x3c>
 8008516:	4629      	mov	r1, r5
 8008518:	4630      	mov	r0, r6
 800851a:	f7ff fd13 	bl	8007f44 <_Balloc>
 800851e:	4602      	mov	r2, r0
 8008520:	b928      	cbnz	r0, 800852e <__mdiff+0x2e>
 8008522:	f240 2137 	movw	r1, #567	@ 0x237
 8008526:	4b3e      	ldr	r3, [pc, #248]	@ (8008620 <__mdiff+0x120>)
 8008528:	483e      	ldr	r0, [pc, #248]	@ (8008624 <__mdiff+0x124>)
 800852a:	f001 fa7f 	bl	8009a2c <__assert_func>
 800852e:	2301      	movs	r3, #1
 8008530:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008534:	4610      	mov	r0, r2
 8008536:	b003      	add	sp, #12
 8008538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800853c:	bfbc      	itt	lt
 800853e:	464b      	movlt	r3, r9
 8008540:	46a1      	movlt	r9, r4
 8008542:	4630      	mov	r0, r6
 8008544:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008548:	bfba      	itte	lt
 800854a:	461c      	movlt	r4, r3
 800854c:	2501      	movlt	r5, #1
 800854e:	2500      	movge	r5, #0
 8008550:	f7ff fcf8 	bl	8007f44 <_Balloc>
 8008554:	4602      	mov	r2, r0
 8008556:	b918      	cbnz	r0, 8008560 <__mdiff+0x60>
 8008558:	f240 2145 	movw	r1, #581	@ 0x245
 800855c:	4b30      	ldr	r3, [pc, #192]	@ (8008620 <__mdiff+0x120>)
 800855e:	e7e3      	b.n	8008528 <__mdiff+0x28>
 8008560:	f100 0b14 	add.w	fp, r0, #20
 8008564:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008568:	f109 0310 	add.w	r3, r9, #16
 800856c:	60c5      	str	r5, [r0, #12]
 800856e:	f04f 0c00 	mov.w	ip, #0
 8008572:	f109 0514 	add.w	r5, r9, #20
 8008576:	46d9      	mov	r9, fp
 8008578:	6926      	ldr	r6, [r4, #16]
 800857a:	f104 0e14 	add.w	lr, r4, #20
 800857e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008582:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008586:	9301      	str	r3, [sp, #4]
 8008588:	9b01      	ldr	r3, [sp, #4]
 800858a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800858e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008592:	b281      	uxth	r1, r0
 8008594:	9301      	str	r3, [sp, #4]
 8008596:	fa1f f38a 	uxth.w	r3, sl
 800859a:	1a5b      	subs	r3, r3, r1
 800859c:	0c00      	lsrs	r0, r0, #16
 800859e:	4463      	add	r3, ip
 80085a0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80085a4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80085ae:	4576      	cmp	r6, lr
 80085b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80085b4:	f849 3b04 	str.w	r3, [r9], #4
 80085b8:	d8e6      	bhi.n	8008588 <__mdiff+0x88>
 80085ba:	1b33      	subs	r3, r6, r4
 80085bc:	3b15      	subs	r3, #21
 80085be:	f023 0303 	bic.w	r3, r3, #3
 80085c2:	3415      	adds	r4, #21
 80085c4:	3304      	adds	r3, #4
 80085c6:	42a6      	cmp	r6, r4
 80085c8:	bf38      	it	cc
 80085ca:	2304      	movcc	r3, #4
 80085cc:	441d      	add	r5, r3
 80085ce:	445b      	add	r3, fp
 80085d0:	461e      	mov	r6, r3
 80085d2:	462c      	mov	r4, r5
 80085d4:	4544      	cmp	r4, r8
 80085d6:	d30e      	bcc.n	80085f6 <__mdiff+0xf6>
 80085d8:	f108 0103 	add.w	r1, r8, #3
 80085dc:	1b49      	subs	r1, r1, r5
 80085de:	f021 0103 	bic.w	r1, r1, #3
 80085e2:	3d03      	subs	r5, #3
 80085e4:	45a8      	cmp	r8, r5
 80085e6:	bf38      	it	cc
 80085e8:	2100      	movcc	r1, #0
 80085ea:	440b      	add	r3, r1
 80085ec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80085f0:	b199      	cbz	r1, 800861a <__mdiff+0x11a>
 80085f2:	6117      	str	r7, [r2, #16]
 80085f4:	e79e      	b.n	8008534 <__mdiff+0x34>
 80085f6:	46e6      	mov	lr, ip
 80085f8:	f854 1b04 	ldr.w	r1, [r4], #4
 80085fc:	fa1f fc81 	uxth.w	ip, r1
 8008600:	44f4      	add	ip, lr
 8008602:	0c08      	lsrs	r0, r1, #16
 8008604:	4471      	add	r1, lr
 8008606:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800860a:	b289      	uxth	r1, r1
 800860c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008610:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008614:	f846 1b04 	str.w	r1, [r6], #4
 8008618:	e7dc      	b.n	80085d4 <__mdiff+0xd4>
 800861a:	3f01      	subs	r7, #1
 800861c:	e7e6      	b.n	80085ec <__mdiff+0xec>
 800861e:	bf00      	nop
 8008620:	0800a80f 	.word	0x0800a80f
 8008624:	0800a820 	.word	0x0800a820

08008628 <__ulp>:
 8008628:	4b0e      	ldr	r3, [pc, #56]	@ (8008664 <__ulp+0x3c>)
 800862a:	400b      	ands	r3, r1
 800862c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008630:	2b00      	cmp	r3, #0
 8008632:	dc08      	bgt.n	8008646 <__ulp+0x1e>
 8008634:	425b      	negs	r3, r3
 8008636:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800863a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800863e:	da04      	bge.n	800864a <__ulp+0x22>
 8008640:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008644:	4113      	asrs	r3, r2
 8008646:	2200      	movs	r2, #0
 8008648:	e008      	b.n	800865c <__ulp+0x34>
 800864a:	f1a2 0314 	sub.w	r3, r2, #20
 800864e:	2b1e      	cmp	r3, #30
 8008650:	bfd6      	itet	le
 8008652:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008656:	2201      	movgt	r2, #1
 8008658:	40da      	lsrle	r2, r3
 800865a:	2300      	movs	r3, #0
 800865c:	4619      	mov	r1, r3
 800865e:	4610      	mov	r0, r2
 8008660:	4770      	bx	lr
 8008662:	bf00      	nop
 8008664:	7ff00000 	.word	0x7ff00000

08008668 <__b2d>:
 8008668:	6902      	ldr	r2, [r0, #16]
 800866a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800866c:	f100 0614 	add.w	r6, r0, #20
 8008670:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008674:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008678:	4f1e      	ldr	r7, [pc, #120]	@ (80086f4 <__b2d+0x8c>)
 800867a:	4620      	mov	r0, r4
 800867c:	f7ff fd54 	bl	8008128 <__hi0bits>
 8008680:	4603      	mov	r3, r0
 8008682:	f1c0 0020 	rsb	r0, r0, #32
 8008686:	2b0a      	cmp	r3, #10
 8008688:	f1a2 0504 	sub.w	r5, r2, #4
 800868c:	6008      	str	r0, [r1, #0]
 800868e:	dc12      	bgt.n	80086b6 <__b2d+0x4e>
 8008690:	42ae      	cmp	r6, r5
 8008692:	bf2c      	ite	cs
 8008694:	2200      	movcs	r2, #0
 8008696:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800869a:	f1c3 0c0b 	rsb	ip, r3, #11
 800869e:	3315      	adds	r3, #21
 80086a0:	fa24 fe0c 	lsr.w	lr, r4, ip
 80086a4:	fa04 f303 	lsl.w	r3, r4, r3
 80086a8:	fa22 f20c 	lsr.w	r2, r2, ip
 80086ac:	ea4e 0107 	orr.w	r1, lr, r7
 80086b0:	431a      	orrs	r2, r3
 80086b2:	4610      	mov	r0, r2
 80086b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086b6:	42ae      	cmp	r6, r5
 80086b8:	bf36      	itet	cc
 80086ba:	f1a2 0508 	subcc.w	r5, r2, #8
 80086be:	2200      	movcs	r2, #0
 80086c0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80086c4:	3b0b      	subs	r3, #11
 80086c6:	d012      	beq.n	80086ee <__b2d+0x86>
 80086c8:	f1c3 0720 	rsb	r7, r3, #32
 80086cc:	fa22 f107 	lsr.w	r1, r2, r7
 80086d0:	409c      	lsls	r4, r3
 80086d2:	430c      	orrs	r4, r1
 80086d4:	42b5      	cmp	r5, r6
 80086d6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80086da:	bf94      	ite	ls
 80086dc:	2400      	movls	r4, #0
 80086de:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80086e2:	409a      	lsls	r2, r3
 80086e4:	40fc      	lsrs	r4, r7
 80086e6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80086ea:	4322      	orrs	r2, r4
 80086ec:	e7e1      	b.n	80086b2 <__b2d+0x4a>
 80086ee:	ea44 0107 	orr.w	r1, r4, r7
 80086f2:	e7de      	b.n	80086b2 <__b2d+0x4a>
 80086f4:	3ff00000 	.word	0x3ff00000

080086f8 <__d2b>:
 80086f8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80086fc:	2101      	movs	r1, #1
 80086fe:	4690      	mov	r8, r2
 8008700:	4699      	mov	r9, r3
 8008702:	9e08      	ldr	r6, [sp, #32]
 8008704:	f7ff fc1e 	bl	8007f44 <_Balloc>
 8008708:	4604      	mov	r4, r0
 800870a:	b930      	cbnz	r0, 800871a <__d2b+0x22>
 800870c:	4602      	mov	r2, r0
 800870e:	f240 310f 	movw	r1, #783	@ 0x30f
 8008712:	4b23      	ldr	r3, [pc, #140]	@ (80087a0 <__d2b+0xa8>)
 8008714:	4823      	ldr	r0, [pc, #140]	@ (80087a4 <__d2b+0xac>)
 8008716:	f001 f989 	bl	8009a2c <__assert_func>
 800871a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800871e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008722:	b10d      	cbz	r5, 8008728 <__d2b+0x30>
 8008724:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008728:	9301      	str	r3, [sp, #4]
 800872a:	f1b8 0300 	subs.w	r3, r8, #0
 800872e:	d024      	beq.n	800877a <__d2b+0x82>
 8008730:	4668      	mov	r0, sp
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	f7ff fd17 	bl	8008166 <__lo0bits>
 8008738:	e9dd 1200 	ldrd	r1, r2, [sp]
 800873c:	b1d8      	cbz	r0, 8008776 <__d2b+0x7e>
 800873e:	f1c0 0320 	rsb	r3, r0, #32
 8008742:	fa02 f303 	lsl.w	r3, r2, r3
 8008746:	430b      	orrs	r3, r1
 8008748:	40c2      	lsrs	r2, r0
 800874a:	6163      	str	r3, [r4, #20]
 800874c:	9201      	str	r2, [sp, #4]
 800874e:	9b01      	ldr	r3, [sp, #4]
 8008750:	2b00      	cmp	r3, #0
 8008752:	bf0c      	ite	eq
 8008754:	2201      	moveq	r2, #1
 8008756:	2202      	movne	r2, #2
 8008758:	61a3      	str	r3, [r4, #24]
 800875a:	6122      	str	r2, [r4, #16]
 800875c:	b1ad      	cbz	r5, 800878a <__d2b+0x92>
 800875e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008762:	4405      	add	r5, r0
 8008764:	6035      	str	r5, [r6, #0]
 8008766:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800876a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800876c:	6018      	str	r0, [r3, #0]
 800876e:	4620      	mov	r0, r4
 8008770:	b002      	add	sp, #8
 8008772:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008776:	6161      	str	r1, [r4, #20]
 8008778:	e7e9      	b.n	800874e <__d2b+0x56>
 800877a:	a801      	add	r0, sp, #4
 800877c:	f7ff fcf3 	bl	8008166 <__lo0bits>
 8008780:	9b01      	ldr	r3, [sp, #4]
 8008782:	2201      	movs	r2, #1
 8008784:	6163      	str	r3, [r4, #20]
 8008786:	3020      	adds	r0, #32
 8008788:	e7e7      	b.n	800875a <__d2b+0x62>
 800878a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800878e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008792:	6030      	str	r0, [r6, #0]
 8008794:	6918      	ldr	r0, [r3, #16]
 8008796:	f7ff fcc7 	bl	8008128 <__hi0bits>
 800879a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800879e:	e7e4      	b.n	800876a <__d2b+0x72>
 80087a0:	0800a80f 	.word	0x0800a80f
 80087a4:	0800a820 	.word	0x0800a820

080087a8 <__ratio>:
 80087a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ac:	b085      	sub	sp, #20
 80087ae:	e9cd 1000 	strd	r1, r0, [sp]
 80087b2:	a902      	add	r1, sp, #8
 80087b4:	f7ff ff58 	bl	8008668 <__b2d>
 80087b8:	468b      	mov	fp, r1
 80087ba:	4606      	mov	r6, r0
 80087bc:	460f      	mov	r7, r1
 80087be:	9800      	ldr	r0, [sp, #0]
 80087c0:	a903      	add	r1, sp, #12
 80087c2:	f7ff ff51 	bl	8008668 <__b2d>
 80087c6:	460d      	mov	r5, r1
 80087c8:	9b01      	ldr	r3, [sp, #4]
 80087ca:	4689      	mov	r9, r1
 80087cc:	6919      	ldr	r1, [r3, #16]
 80087ce:	9b00      	ldr	r3, [sp, #0]
 80087d0:	4604      	mov	r4, r0
 80087d2:	691b      	ldr	r3, [r3, #16]
 80087d4:	4630      	mov	r0, r6
 80087d6:	1ac9      	subs	r1, r1, r3
 80087d8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80087dc:	1a9b      	subs	r3, r3, r2
 80087de:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	bfcd      	iteet	gt
 80087e6:	463a      	movgt	r2, r7
 80087e8:	462a      	movle	r2, r5
 80087ea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80087ee:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80087f2:	bfd8      	it	le
 80087f4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80087f8:	464b      	mov	r3, r9
 80087fa:	4622      	mov	r2, r4
 80087fc:	4659      	mov	r1, fp
 80087fe:	f7f7 ff95 	bl	800072c <__aeabi_ddiv>
 8008802:	b005      	add	sp, #20
 8008804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008808 <__copybits>:
 8008808:	3901      	subs	r1, #1
 800880a:	b570      	push	{r4, r5, r6, lr}
 800880c:	1149      	asrs	r1, r1, #5
 800880e:	6914      	ldr	r4, [r2, #16]
 8008810:	3101      	adds	r1, #1
 8008812:	f102 0314 	add.w	r3, r2, #20
 8008816:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800881a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800881e:	1f05      	subs	r5, r0, #4
 8008820:	42a3      	cmp	r3, r4
 8008822:	d30c      	bcc.n	800883e <__copybits+0x36>
 8008824:	1aa3      	subs	r3, r4, r2
 8008826:	3b11      	subs	r3, #17
 8008828:	f023 0303 	bic.w	r3, r3, #3
 800882c:	3211      	adds	r2, #17
 800882e:	42a2      	cmp	r2, r4
 8008830:	bf88      	it	hi
 8008832:	2300      	movhi	r3, #0
 8008834:	4418      	add	r0, r3
 8008836:	2300      	movs	r3, #0
 8008838:	4288      	cmp	r0, r1
 800883a:	d305      	bcc.n	8008848 <__copybits+0x40>
 800883c:	bd70      	pop	{r4, r5, r6, pc}
 800883e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008842:	f845 6f04 	str.w	r6, [r5, #4]!
 8008846:	e7eb      	b.n	8008820 <__copybits+0x18>
 8008848:	f840 3b04 	str.w	r3, [r0], #4
 800884c:	e7f4      	b.n	8008838 <__copybits+0x30>

0800884e <__any_on>:
 800884e:	f100 0214 	add.w	r2, r0, #20
 8008852:	6900      	ldr	r0, [r0, #16]
 8008854:	114b      	asrs	r3, r1, #5
 8008856:	4298      	cmp	r0, r3
 8008858:	b510      	push	{r4, lr}
 800885a:	db11      	blt.n	8008880 <__any_on+0x32>
 800885c:	dd0a      	ble.n	8008874 <__any_on+0x26>
 800885e:	f011 011f 	ands.w	r1, r1, #31
 8008862:	d007      	beq.n	8008874 <__any_on+0x26>
 8008864:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008868:	fa24 f001 	lsr.w	r0, r4, r1
 800886c:	fa00 f101 	lsl.w	r1, r0, r1
 8008870:	428c      	cmp	r4, r1
 8008872:	d10b      	bne.n	800888c <__any_on+0x3e>
 8008874:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008878:	4293      	cmp	r3, r2
 800887a:	d803      	bhi.n	8008884 <__any_on+0x36>
 800887c:	2000      	movs	r0, #0
 800887e:	bd10      	pop	{r4, pc}
 8008880:	4603      	mov	r3, r0
 8008882:	e7f7      	b.n	8008874 <__any_on+0x26>
 8008884:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008888:	2900      	cmp	r1, #0
 800888a:	d0f5      	beq.n	8008878 <__any_on+0x2a>
 800888c:	2001      	movs	r0, #1
 800888e:	e7f6      	b.n	800887e <__any_on+0x30>

08008890 <sulp>:
 8008890:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008894:	460f      	mov	r7, r1
 8008896:	4690      	mov	r8, r2
 8008898:	f7ff fec6 	bl	8008628 <__ulp>
 800889c:	4604      	mov	r4, r0
 800889e:	460d      	mov	r5, r1
 80088a0:	f1b8 0f00 	cmp.w	r8, #0
 80088a4:	d011      	beq.n	80088ca <sulp+0x3a>
 80088a6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80088aa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	dd0b      	ble.n	80088ca <sulp+0x3a>
 80088b2:	2400      	movs	r4, #0
 80088b4:	051b      	lsls	r3, r3, #20
 80088b6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80088ba:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80088be:	4622      	mov	r2, r4
 80088c0:	462b      	mov	r3, r5
 80088c2:	f7f7 fe09 	bl	80004d8 <__aeabi_dmul>
 80088c6:	4604      	mov	r4, r0
 80088c8:	460d      	mov	r5, r1
 80088ca:	4620      	mov	r0, r4
 80088cc:	4629      	mov	r1, r5
 80088ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088d2:	0000      	movs	r0, r0
 80088d4:	0000      	movs	r0, r0
	...

080088d8 <_strtod_l>:
 80088d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088dc:	b09f      	sub	sp, #124	@ 0x7c
 80088de:	9217      	str	r2, [sp, #92]	@ 0x5c
 80088e0:	2200      	movs	r2, #0
 80088e2:	460c      	mov	r4, r1
 80088e4:	921a      	str	r2, [sp, #104]	@ 0x68
 80088e6:	f04f 0a00 	mov.w	sl, #0
 80088ea:	f04f 0b00 	mov.w	fp, #0
 80088ee:	460a      	mov	r2, r1
 80088f0:	9005      	str	r0, [sp, #20]
 80088f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80088f4:	7811      	ldrb	r1, [r2, #0]
 80088f6:	292b      	cmp	r1, #43	@ 0x2b
 80088f8:	d048      	beq.n	800898c <_strtod_l+0xb4>
 80088fa:	d836      	bhi.n	800896a <_strtod_l+0x92>
 80088fc:	290d      	cmp	r1, #13
 80088fe:	d830      	bhi.n	8008962 <_strtod_l+0x8a>
 8008900:	2908      	cmp	r1, #8
 8008902:	d830      	bhi.n	8008966 <_strtod_l+0x8e>
 8008904:	2900      	cmp	r1, #0
 8008906:	d039      	beq.n	800897c <_strtod_l+0xa4>
 8008908:	2200      	movs	r2, #0
 800890a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800890c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800890e:	782a      	ldrb	r2, [r5, #0]
 8008910:	2a30      	cmp	r2, #48	@ 0x30
 8008912:	f040 80b1 	bne.w	8008a78 <_strtod_l+0x1a0>
 8008916:	786a      	ldrb	r2, [r5, #1]
 8008918:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800891c:	2a58      	cmp	r2, #88	@ 0x58
 800891e:	d16c      	bne.n	80089fa <_strtod_l+0x122>
 8008920:	9302      	str	r3, [sp, #8]
 8008922:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008924:	4a8e      	ldr	r2, [pc, #568]	@ (8008b60 <_strtod_l+0x288>)
 8008926:	9301      	str	r3, [sp, #4]
 8008928:	ab1a      	add	r3, sp, #104	@ 0x68
 800892a:	9300      	str	r3, [sp, #0]
 800892c:	9805      	ldr	r0, [sp, #20]
 800892e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008930:	a919      	add	r1, sp, #100	@ 0x64
 8008932:	f001 f915 	bl	8009b60 <__gethex>
 8008936:	f010 060f 	ands.w	r6, r0, #15
 800893a:	4604      	mov	r4, r0
 800893c:	d005      	beq.n	800894a <_strtod_l+0x72>
 800893e:	2e06      	cmp	r6, #6
 8008940:	d126      	bne.n	8008990 <_strtod_l+0xb8>
 8008942:	2300      	movs	r3, #0
 8008944:	3501      	adds	r5, #1
 8008946:	9519      	str	r5, [sp, #100]	@ 0x64
 8008948:	930b      	str	r3, [sp, #44]	@ 0x2c
 800894a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800894c:	2b00      	cmp	r3, #0
 800894e:	f040 8584 	bne.w	800945a <_strtod_l+0xb82>
 8008952:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008954:	b1bb      	cbz	r3, 8008986 <_strtod_l+0xae>
 8008956:	4650      	mov	r0, sl
 8008958:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800895c:	b01f      	add	sp, #124	@ 0x7c
 800895e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008962:	2920      	cmp	r1, #32
 8008964:	d1d0      	bne.n	8008908 <_strtod_l+0x30>
 8008966:	3201      	adds	r2, #1
 8008968:	e7c3      	b.n	80088f2 <_strtod_l+0x1a>
 800896a:	292d      	cmp	r1, #45	@ 0x2d
 800896c:	d1cc      	bne.n	8008908 <_strtod_l+0x30>
 800896e:	2101      	movs	r1, #1
 8008970:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008972:	1c51      	adds	r1, r2, #1
 8008974:	9119      	str	r1, [sp, #100]	@ 0x64
 8008976:	7852      	ldrb	r2, [r2, #1]
 8008978:	2a00      	cmp	r2, #0
 800897a:	d1c7      	bne.n	800890c <_strtod_l+0x34>
 800897c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800897e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008980:	2b00      	cmp	r3, #0
 8008982:	f040 8568 	bne.w	8009456 <_strtod_l+0xb7e>
 8008986:	4650      	mov	r0, sl
 8008988:	4659      	mov	r1, fp
 800898a:	e7e7      	b.n	800895c <_strtod_l+0x84>
 800898c:	2100      	movs	r1, #0
 800898e:	e7ef      	b.n	8008970 <_strtod_l+0x98>
 8008990:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008992:	b13a      	cbz	r2, 80089a4 <_strtod_l+0xcc>
 8008994:	2135      	movs	r1, #53	@ 0x35
 8008996:	a81c      	add	r0, sp, #112	@ 0x70
 8008998:	f7ff ff36 	bl	8008808 <__copybits>
 800899c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800899e:	9805      	ldr	r0, [sp, #20]
 80089a0:	f7ff fb10 	bl	8007fc4 <_Bfree>
 80089a4:	3e01      	subs	r6, #1
 80089a6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80089a8:	2e04      	cmp	r6, #4
 80089aa:	d806      	bhi.n	80089ba <_strtod_l+0xe2>
 80089ac:	e8df f006 	tbb	[pc, r6]
 80089b0:	201d0314 	.word	0x201d0314
 80089b4:	14          	.byte	0x14
 80089b5:	00          	.byte	0x00
 80089b6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80089ba:	05e1      	lsls	r1, r4, #23
 80089bc:	bf48      	it	mi
 80089be:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80089c2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089c6:	0d1b      	lsrs	r3, r3, #20
 80089c8:	051b      	lsls	r3, r3, #20
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d1bd      	bne.n	800894a <_strtod_l+0x72>
 80089ce:	f7fe fb2b 	bl	8007028 <__errno>
 80089d2:	2322      	movs	r3, #34	@ 0x22
 80089d4:	6003      	str	r3, [r0, #0]
 80089d6:	e7b8      	b.n	800894a <_strtod_l+0x72>
 80089d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80089dc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80089e0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80089e4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80089e8:	e7e7      	b.n	80089ba <_strtod_l+0xe2>
 80089ea:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8008b64 <_strtod_l+0x28c>
 80089ee:	e7e4      	b.n	80089ba <_strtod_l+0xe2>
 80089f0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80089f4:	f04f 3aff 	mov.w	sl, #4294967295
 80089f8:	e7df      	b.n	80089ba <_strtod_l+0xe2>
 80089fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80089fc:	1c5a      	adds	r2, r3, #1
 80089fe:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a00:	785b      	ldrb	r3, [r3, #1]
 8008a02:	2b30      	cmp	r3, #48	@ 0x30
 8008a04:	d0f9      	beq.n	80089fa <_strtod_l+0x122>
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d09f      	beq.n	800894a <_strtod_l+0x72>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a10:	220a      	movs	r2, #10
 8008a12:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a14:	2300      	movs	r3, #0
 8008a16:	461f      	mov	r7, r3
 8008a18:	9308      	str	r3, [sp, #32]
 8008a1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a1c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008a1e:	7805      	ldrb	r5, [r0, #0]
 8008a20:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008a24:	b2d9      	uxtb	r1, r3
 8008a26:	2909      	cmp	r1, #9
 8008a28:	d928      	bls.n	8008a7c <_strtod_l+0x1a4>
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	494e      	ldr	r1, [pc, #312]	@ (8008b68 <_strtod_l+0x290>)
 8008a2e:	f000 ffc7 	bl	80099c0 <strncmp>
 8008a32:	2800      	cmp	r0, #0
 8008a34:	d032      	beq.n	8008a9c <_strtod_l+0x1c4>
 8008a36:	2000      	movs	r0, #0
 8008a38:	462a      	mov	r2, r5
 8008a3a:	4681      	mov	r9, r0
 8008a3c:	463d      	mov	r5, r7
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2a65      	cmp	r2, #101	@ 0x65
 8008a42:	d001      	beq.n	8008a48 <_strtod_l+0x170>
 8008a44:	2a45      	cmp	r2, #69	@ 0x45
 8008a46:	d114      	bne.n	8008a72 <_strtod_l+0x19a>
 8008a48:	b91d      	cbnz	r5, 8008a52 <_strtod_l+0x17a>
 8008a4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a4c:	4302      	orrs	r2, r0
 8008a4e:	d095      	beq.n	800897c <_strtod_l+0xa4>
 8008a50:	2500      	movs	r5, #0
 8008a52:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008a54:	1c62      	adds	r2, r4, #1
 8008a56:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a58:	7862      	ldrb	r2, [r4, #1]
 8008a5a:	2a2b      	cmp	r2, #43	@ 0x2b
 8008a5c:	d077      	beq.n	8008b4e <_strtod_l+0x276>
 8008a5e:	2a2d      	cmp	r2, #45	@ 0x2d
 8008a60:	d07b      	beq.n	8008b5a <_strtod_l+0x282>
 8008a62:	f04f 0c00 	mov.w	ip, #0
 8008a66:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008a6a:	2909      	cmp	r1, #9
 8008a6c:	f240 8082 	bls.w	8008b74 <_strtod_l+0x29c>
 8008a70:	9419      	str	r4, [sp, #100]	@ 0x64
 8008a72:	f04f 0800 	mov.w	r8, #0
 8008a76:	e0a2      	b.n	8008bbe <_strtod_l+0x2e6>
 8008a78:	2300      	movs	r3, #0
 8008a7a:	e7c7      	b.n	8008a0c <_strtod_l+0x134>
 8008a7c:	2f08      	cmp	r7, #8
 8008a7e:	bfd5      	itete	le
 8008a80:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008a82:	9908      	ldrgt	r1, [sp, #32]
 8008a84:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a88:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008a8c:	f100 0001 	add.w	r0, r0, #1
 8008a90:	bfd4      	ite	le
 8008a92:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008a94:	9308      	strgt	r3, [sp, #32]
 8008a96:	3701      	adds	r7, #1
 8008a98:	9019      	str	r0, [sp, #100]	@ 0x64
 8008a9a:	e7bf      	b.n	8008a1c <_strtod_l+0x144>
 8008a9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a9e:	1c5a      	adds	r2, r3, #1
 8008aa0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008aa2:	785a      	ldrb	r2, [r3, #1]
 8008aa4:	b37f      	cbz	r7, 8008b06 <_strtod_l+0x22e>
 8008aa6:	4681      	mov	r9, r0
 8008aa8:	463d      	mov	r5, r7
 8008aaa:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008aae:	2b09      	cmp	r3, #9
 8008ab0:	d912      	bls.n	8008ad8 <_strtod_l+0x200>
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	e7c4      	b.n	8008a40 <_strtod_l+0x168>
 8008ab6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ab8:	3001      	adds	r0, #1
 8008aba:	1c5a      	adds	r2, r3, #1
 8008abc:	9219      	str	r2, [sp, #100]	@ 0x64
 8008abe:	785a      	ldrb	r2, [r3, #1]
 8008ac0:	2a30      	cmp	r2, #48	@ 0x30
 8008ac2:	d0f8      	beq.n	8008ab6 <_strtod_l+0x1de>
 8008ac4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008ac8:	2b08      	cmp	r3, #8
 8008aca:	f200 84cb 	bhi.w	8009464 <_strtod_l+0xb8c>
 8008ace:	4681      	mov	r9, r0
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ad6:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ad8:	3a30      	subs	r2, #48	@ 0x30
 8008ada:	f100 0301 	add.w	r3, r0, #1
 8008ade:	d02a      	beq.n	8008b36 <_strtod_l+0x25e>
 8008ae0:	4499      	add	r9, r3
 8008ae2:	210a      	movs	r1, #10
 8008ae4:	462b      	mov	r3, r5
 8008ae6:	eb00 0c05 	add.w	ip, r0, r5
 8008aea:	4563      	cmp	r3, ip
 8008aec:	d10d      	bne.n	8008b0a <_strtod_l+0x232>
 8008aee:	1c69      	adds	r1, r5, #1
 8008af0:	4401      	add	r1, r0
 8008af2:	4428      	add	r0, r5
 8008af4:	2808      	cmp	r0, #8
 8008af6:	dc16      	bgt.n	8008b26 <_strtod_l+0x24e>
 8008af8:	230a      	movs	r3, #10
 8008afa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008afc:	fb03 2300 	mla	r3, r3, r0, r2
 8008b00:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b02:	2300      	movs	r3, #0
 8008b04:	e018      	b.n	8008b38 <_strtod_l+0x260>
 8008b06:	4638      	mov	r0, r7
 8008b08:	e7da      	b.n	8008ac0 <_strtod_l+0x1e8>
 8008b0a:	2b08      	cmp	r3, #8
 8008b0c:	f103 0301 	add.w	r3, r3, #1
 8008b10:	dc03      	bgt.n	8008b1a <_strtod_l+0x242>
 8008b12:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008b14:	434e      	muls	r6, r1
 8008b16:	960a      	str	r6, [sp, #40]	@ 0x28
 8008b18:	e7e7      	b.n	8008aea <_strtod_l+0x212>
 8008b1a:	2b10      	cmp	r3, #16
 8008b1c:	bfde      	ittt	le
 8008b1e:	9e08      	ldrle	r6, [sp, #32]
 8008b20:	434e      	mulle	r6, r1
 8008b22:	9608      	strle	r6, [sp, #32]
 8008b24:	e7e1      	b.n	8008aea <_strtod_l+0x212>
 8008b26:	280f      	cmp	r0, #15
 8008b28:	dceb      	bgt.n	8008b02 <_strtod_l+0x22a>
 8008b2a:	230a      	movs	r3, #10
 8008b2c:	9808      	ldr	r0, [sp, #32]
 8008b2e:	fb03 2300 	mla	r3, r3, r0, r2
 8008b32:	9308      	str	r3, [sp, #32]
 8008b34:	e7e5      	b.n	8008b02 <_strtod_l+0x22a>
 8008b36:	4629      	mov	r1, r5
 8008b38:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b3a:	460d      	mov	r5, r1
 8008b3c:	1c50      	adds	r0, r2, #1
 8008b3e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008b40:	7852      	ldrb	r2, [r2, #1]
 8008b42:	4618      	mov	r0, r3
 8008b44:	e7b1      	b.n	8008aaa <_strtod_l+0x1d2>
 8008b46:	f04f 0900 	mov.w	r9, #0
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e77d      	b.n	8008a4a <_strtod_l+0x172>
 8008b4e:	f04f 0c00 	mov.w	ip, #0
 8008b52:	1ca2      	adds	r2, r4, #2
 8008b54:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b56:	78a2      	ldrb	r2, [r4, #2]
 8008b58:	e785      	b.n	8008a66 <_strtod_l+0x18e>
 8008b5a:	f04f 0c01 	mov.w	ip, #1
 8008b5e:	e7f8      	b.n	8008b52 <_strtod_l+0x27a>
 8008b60:	0800a990 	.word	0x0800a990
 8008b64:	7ff00000 	.word	0x7ff00000
 8008b68:	0800a978 	.word	0x0800a978
 8008b6c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b6e:	1c51      	adds	r1, r2, #1
 8008b70:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b72:	7852      	ldrb	r2, [r2, #1]
 8008b74:	2a30      	cmp	r2, #48	@ 0x30
 8008b76:	d0f9      	beq.n	8008b6c <_strtod_l+0x294>
 8008b78:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008b7c:	2908      	cmp	r1, #8
 8008b7e:	f63f af78 	bhi.w	8008a72 <_strtod_l+0x19a>
 8008b82:	f04f 080a 	mov.w	r8, #10
 8008b86:	3a30      	subs	r2, #48	@ 0x30
 8008b88:	920e      	str	r2, [sp, #56]	@ 0x38
 8008b8a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b8c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008b8e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b90:	1c56      	adds	r6, r2, #1
 8008b92:	9619      	str	r6, [sp, #100]	@ 0x64
 8008b94:	7852      	ldrb	r2, [r2, #1]
 8008b96:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008b9a:	f1be 0f09 	cmp.w	lr, #9
 8008b9e:	d939      	bls.n	8008c14 <_strtod_l+0x33c>
 8008ba0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008ba2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008ba6:	1a76      	subs	r6, r6, r1
 8008ba8:	2e08      	cmp	r6, #8
 8008baa:	dc03      	bgt.n	8008bb4 <_strtod_l+0x2dc>
 8008bac:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008bae:	4588      	cmp	r8, r1
 8008bb0:	bfa8      	it	ge
 8008bb2:	4688      	movge	r8, r1
 8008bb4:	f1bc 0f00 	cmp.w	ip, #0
 8008bb8:	d001      	beq.n	8008bbe <_strtod_l+0x2e6>
 8008bba:	f1c8 0800 	rsb	r8, r8, #0
 8008bbe:	2d00      	cmp	r5, #0
 8008bc0:	d14e      	bne.n	8008c60 <_strtod_l+0x388>
 8008bc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bc4:	4308      	orrs	r0, r1
 8008bc6:	f47f aec0 	bne.w	800894a <_strtod_l+0x72>
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	f47f aed6 	bne.w	800897c <_strtod_l+0xa4>
 8008bd0:	2a69      	cmp	r2, #105	@ 0x69
 8008bd2:	d028      	beq.n	8008c26 <_strtod_l+0x34e>
 8008bd4:	dc25      	bgt.n	8008c22 <_strtod_l+0x34a>
 8008bd6:	2a49      	cmp	r2, #73	@ 0x49
 8008bd8:	d025      	beq.n	8008c26 <_strtod_l+0x34e>
 8008bda:	2a4e      	cmp	r2, #78	@ 0x4e
 8008bdc:	f47f aece 	bne.w	800897c <_strtod_l+0xa4>
 8008be0:	499a      	ldr	r1, [pc, #616]	@ (8008e4c <_strtod_l+0x574>)
 8008be2:	a819      	add	r0, sp, #100	@ 0x64
 8008be4:	f001 f9de 	bl	8009fa4 <__match>
 8008be8:	2800      	cmp	r0, #0
 8008bea:	f43f aec7 	beq.w	800897c <_strtod_l+0xa4>
 8008bee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008bf0:	781b      	ldrb	r3, [r3, #0]
 8008bf2:	2b28      	cmp	r3, #40	@ 0x28
 8008bf4:	d12e      	bne.n	8008c54 <_strtod_l+0x37c>
 8008bf6:	4996      	ldr	r1, [pc, #600]	@ (8008e50 <_strtod_l+0x578>)
 8008bf8:	aa1c      	add	r2, sp, #112	@ 0x70
 8008bfa:	a819      	add	r0, sp, #100	@ 0x64
 8008bfc:	f001 f9e6 	bl	8009fcc <__hexnan>
 8008c00:	2805      	cmp	r0, #5
 8008c02:	d127      	bne.n	8008c54 <_strtod_l+0x37c>
 8008c04:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008c06:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008c0a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008c0e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008c12:	e69a      	b.n	800894a <_strtod_l+0x72>
 8008c14:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008c16:	fb08 2101 	mla	r1, r8, r1, r2
 8008c1a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008c1e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008c20:	e7b5      	b.n	8008b8e <_strtod_l+0x2b6>
 8008c22:	2a6e      	cmp	r2, #110	@ 0x6e
 8008c24:	e7da      	b.n	8008bdc <_strtod_l+0x304>
 8008c26:	498b      	ldr	r1, [pc, #556]	@ (8008e54 <_strtod_l+0x57c>)
 8008c28:	a819      	add	r0, sp, #100	@ 0x64
 8008c2a:	f001 f9bb 	bl	8009fa4 <__match>
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	f43f aea4 	beq.w	800897c <_strtod_l+0xa4>
 8008c34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c36:	4988      	ldr	r1, [pc, #544]	@ (8008e58 <_strtod_l+0x580>)
 8008c38:	3b01      	subs	r3, #1
 8008c3a:	a819      	add	r0, sp, #100	@ 0x64
 8008c3c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008c3e:	f001 f9b1 	bl	8009fa4 <__match>
 8008c42:	b910      	cbnz	r0, 8008c4a <_strtod_l+0x372>
 8008c44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c46:	3301      	adds	r3, #1
 8008c48:	9319      	str	r3, [sp, #100]	@ 0x64
 8008c4a:	f04f 0a00 	mov.w	sl, #0
 8008c4e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8008e5c <_strtod_l+0x584>
 8008c52:	e67a      	b.n	800894a <_strtod_l+0x72>
 8008c54:	4882      	ldr	r0, [pc, #520]	@ (8008e60 <_strtod_l+0x588>)
 8008c56:	f000 fee3 	bl	8009a20 <nan>
 8008c5a:	4682      	mov	sl, r0
 8008c5c:	468b      	mov	fp, r1
 8008c5e:	e674      	b.n	800894a <_strtod_l+0x72>
 8008c60:	eba8 0309 	sub.w	r3, r8, r9
 8008c64:	2f00      	cmp	r7, #0
 8008c66:	bf08      	it	eq
 8008c68:	462f      	moveq	r7, r5
 8008c6a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008c6c:	2d10      	cmp	r5, #16
 8008c6e:	462c      	mov	r4, r5
 8008c70:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c72:	bfa8      	it	ge
 8008c74:	2410      	movge	r4, #16
 8008c76:	f7f7 fbb5 	bl	80003e4 <__aeabi_ui2d>
 8008c7a:	2d09      	cmp	r5, #9
 8008c7c:	4682      	mov	sl, r0
 8008c7e:	468b      	mov	fp, r1
 8008c80:	dc11      	bgt.n	8008ca6 <_strtod_l+0x3ce>
 8008c82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	f43f ae60 	beq.w	800894a <_strtod_l+0x72>
 8008c8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c8c:	dd76      	ble.n	8008d7c <_strtod_l+0x4a4>
 8008c8e:	2b16      	cmp	r3, #22
 8008c90:	dc5d      	bgt.n	8008d4e <_strtod_l+0x476>
 8008c92:	4974      	ldr	r1, [pc, #464]	@ (8008e64 <_strtod_l+0x58c>)
 8008c94:	4652      	mov	r2, sl
 8008c96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008c9a:	465b      	mov	r3, fp
 8008c9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ca0:	f7f7 fc1a 	bl	80004d8 <__aeabi_dmul>
 8008ca4:	e7d9      	b.n	8008c5a <_strtod_l+0x382>
 8008ca6:	4b6f      	ldr	r3, [pc, #444]	@ (8008e64 <_strtod_l+0x58c>)
 8008ca8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008cac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008cb0:	f7f7 fc12 	bl	80004d8 <__aeabi_dmul>
 8008cb4:	4682      	mov	sl, r0
 8008cb6:	9808      	ldr	r0, [sp, #32]
 8008cb8:	468b      	mov	fp, r1
 8008cba:	f7f7 fb93 	bl	80003e4 <__aeabi_ui2d>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	4650      	mov	r0, sl
 8008cc4:	4659      	mov	r1, fp
 8008cc6:	f7f7 fa51 	bl	800016c <__adddf3>
 8008cca:	2d0f      	cmp	r5, #15
 8008ccc:	4682      	mov	sl, r0
 8008cce:	468b      	mov	fp, r1
 8008cd0:	ddd7      	ble.n	8008c82 <_strtod_l+0x3aa>
 8008cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cd4:	1b2c      	subs	r4, r5, r4
 8008cd6:	441c      	add	r4, r3
 8008cd8:	2c00      	cmp	r4, #0
 8008cda:	f340 8096 	ble.w	8008e0a <_strtod_l+0x532>
 8008cde:	f014 030f 	ands.w	r3, r4, #15
 8008ce2:	d00a      	beq.n	8008cfa <_strtod_l+0x422>
 8008ce4:	495f      	ldr	r1, [pc, #380]	@ (8008e64 <_strtod_l+0x58c>)
 8008ce6:	4652      	mov	r2, sl
 8008ce8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008cec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cf0:	465b      	mov	r3, fp
 8008cf2:	f7f7 fbf1 	bl	80004d8 <__aeabi_dmul>
 8008cf6:	4682      	mov	sl, r0
 8008cf8:	468b      	mov	fp, r1
 8008cfa:	f034 040f 	bics.w	r4, r4, #15
 8008cfe:	d073      	beq.n	8008de8 <_strtod_l+0x510>
 8008d00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008d04:	dd48      	ble.n	8008d98 <_strtod_l+0x4c0>
 8008d06:	2400      	movs	r4, #0
 8008d08:	46a0      	mov	r8, r4
 8008d0a:	46a1      	mov	r9, r4
 8008d0c:	940a      	str	r4, [sp, #40]	@ 0x28
 8008d0e:	2322      	movs	r3, #34	@ 0x22
 8008d10:	f04f 0a00 	mov.w	sl, #0
 8008d14:	9a05      	ldr	r2, [sp, #20]
 8008d16:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8008e5c <_strtod_l+0x584>
 8008d1a:	6013      	str	r3, [r2, #0]
 8008d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	f43f ae13 	beq.w	800894a <_strtod_l+0x72>
 8008d24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d26:	9805      	ldr	r0, [sp, #20]
 8008d28:	f7ff f94c 	bl	8007fc4 <_Bfree>
 8008d2c:	4649      	mov	r1, r9
 8008d2e:	9805      	ldr	r0, [sp, #20]
 8008d30:	f7ff f948 	bl	8007fc4 <_Bfree>
 8008d34:	4641      	mov	r1, r8
 8008d36:	9805      	ldr	r0, [sp, #20]
 8008d38:	f7ff f944 	bl	8007fc4 <_Bfree>
 8008d3c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008d3e:	9805      	ldr	r0, [sp, #20]
 8008d40:	f7ff f940 	bl	8007fc4 <_Bfree>
 8008d44:	4621      	mov	r1, r4
 8008d46:	9805      	ldr	r0, [sp, #20]
 8008d48:	f7ff f93c 	bl	8007fc4 <_Bfree>
 8008d4c:	e5fd      	b.n	800894a <_strtod_l+0x72>
 8008d4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008d54:	4293      	cmp	r3, r2
 8008d56:	dbbc      	blt.n	8008cd2 <_strtod_l+0x3fa>
 8008d58:	4c42      	ldr	r4, [pc, #264]	@ (8008e64 <_strtod_l+0x58c>)
 8008d5a:	f1c5 050f 	rsb	r5, r5, #15
 8008d5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008d62:	4652      	mov	r2, sl
 8008d64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d68:	465b      	mov	r3, fp
 8008d6a:	f7f7 fbb5 	bl	80004d8 <__aeabi_dmul>
 8008d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d70:	1b5d      	subs	r5, r3, r5
 8008d72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008d76:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008d7a:	e791      	b.n	8008ca0 <_strtod_l+0x3c8>
 8008d7c:	3316      	adds	r3, #22
 8008d7e:	dba8      	blt.n	8008cd2 <_strtod_l+0x3fa>
 8008d80:	4b38      	ldr	r3, [pc, #224]	@ (8008e64 <_strtod_l+0x58c>)
 8008d82:	eba9 0808 	sub.w	r8, r9, r8
 8008d86:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008d8a:	4650      	mov	r0, sl
 8008d8c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008d90:	4659      	mov	r1, fp
 8008d92:	f7f7 fccb 	bl	800072c <__aeabi_ddiv>
 8008d96:	e760      	b.n	8008c5a <_strtod_l+0x382>
 8008d98:	4b33      	ldr	r3, [pc, #204]	@ (8008e68 <_strtod_l+0x590>)
 8008d9a:	4650      	mov	r0, sl
 8008d9c:	9308      	str	r3, [sp, #32]
 8008d9e:	2300      	movs	r3, #0
 8008da0:	4659      	mov	r1, fp
 8008da2:	461e      	mov	r6, r3
 8008da4:	1124      	asrs	r4, r4, #4
 8008da6:	2c01      	cmp	r4, #1
 8008da8:	dc21      	bgt.n	8008dee <_strtod_l+0x516>
 8008daa:	b10b      	cbz	r3, 8008db0 <_strtod_l+0x4d8>
 8008dac:	4682      	mov	sl, r0
 8008dae:	468b      	mov	fp, r1
 8008db0:	492d      	ldr	r1, [pc, #180]	@ (8008e68 <_strtod_l+0x590>)
 8008db2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008db6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008dba:	4652      	mov	r2, sl
 8008dbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dc0:	465b      	mov	r3, fp
 8008dc2:	f7f7 fb89 	bl	80004d8 <__aeabi_dmul>
 8008dc6:	4b25      	ldr	r3, [pc, #148]	@ (8008e5c <_strtod_l+0x584>)
 8008dc8:	460a      	mov	r2, r1
 8008dca:	400b      	ands	r3, r1
 8008dcc:	4927      	ldr	r1, [pc, #156]	@ (8008e6c <_strtod_l+0x594>)
 8008dce:	4682      	mov	sl, r0
 8008dd0:	428b      	cmp	r3, r1
 8008dd2:	d898      	bhi.n	8008d06 <_strtod_l+0x42e>
 8008dd4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008dd8:	428b      	cmp	r3, r1
 8008dda:	bf86      	itte	hi
 8008ddc:	f04f 3aff 	movhi.w	sl, #4294967295
 8008de0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8008e70 <_strtod_l+0x598>
 8008de4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008de8:	2300      	movs	r3, #0
 8008dea:	9308      	str	r3, [sp, #32]
 8008dec:	e07a      	b.n	8008ee4 <_strtod_l+0x60c>
 8008dee:	07e2      	lsls	r2, r4, #31
 8008df0:	d505      	bpl.n	8008dfe <_strtod_l+0x526>
 8008df2:	9b08      	ldr	r3, [sp, #32]
 8008df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df8:	f7f7 fb6e 	bl	80004d8 <__aeabi_dmul>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	9a08      	ldr	r2, [sp, #32]
 8008e00:	3601      	adds	r6, #1
 8008e02:	3208      	adds	r2, #8
 8008e04:	1064      	asrs	r4, r4, #1
 8008e06:	9208      	str	r2, [sp, #32]
 8008e08:	e7cd      	b.n	8008da6 <_strtod_l+0x4ce>
 8008e0a:	d0ed      	beq.n	8008de8 <_strtod_l+0x510>
 8008e0c:	4264      	negs	r4, r4
 8008e0e:	f014 020f 	ands.w	r2, r4, #15
 8008e12:	d00a      	beq.n	8008e2a <_strtod_l+0x552>
 8008e14:	4b13      	ldr	r3, [pc, #76]	@ (8008e64 <_strtod_l+0x58c>)
 8008e16:	4650      	mov	r0, sl
 8008e18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e1c:	4659      	mov	r1, fp
 8008e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e22:	f7f7 fc83 	bl	800072c <__aeabi_ddiv>
 8008e26:	4682      	mov	sl, r0
 8008e28:	468b      	mov	fp, r1
 8008e2a:	1124      	asrs	r4, r4, #4
 8008e2c:	d0dc      	beq.n	8008de8 <_strtod_l+0x510>
 8008e2e:	2c1f      	cmp	r4, #31
 8008e30:	dd20      	ble.n	8008e74 <_strtod_l+0x59c>
 8008e32:	2400      	movs	r4, #0
 8008e34:	46a0      	mov	r8, r4
 8008e36:	46a1      	mov	r9, r4
 8008e38:	940a      	str	r4, [sp, #40]	@ 0x28
 8008e3a:	2322      	movs	r3, #34	@ 0x22
 8008e3c:	9a05      	ldr	r2, [sp, #20]
 8008e3e:	f04f 0a00 	mov.w	sl, #0
 8008e42:	f04f 0b00 	mov.w	fp, #0
 8008e46:	6013      	str	r3, [r2, #0]
 8008e48:	e768      	b.n	8008d1c <_strtod_l+0x444>
 8008e4a:	bf00      	nop
 8008e4c:	0800a767 	.word	0x0800a767
 8008e50:	0800a97c 	.word	0x0800a97c
 8008e54:	0800a75f 	.word	0x0800a75f
 8008e58:	0800a796 	.word	0x0800a796
 8008e5c:	7ff00000 	.word	0x7ff00000
 8008e60:	0800ab25 	.word	0x0800ab25
 8008e64:	0800a8b0 	.word	0x0800a8b0
 8008e68:	0800a888 	.word	0x0800a888
 8008e6c:	7ca00000 	.word	0x7ca00000
 8008e70:	7fefffff 	.word	0x7fefffff
 8008e74:	f014 0310 	ands.w	r3, r4, #16
 8008e78:	bf18      	it	ne
 8008e7a:	236a      	movne	r3, #106	@ 0x6a
 8008e7c:	4650      	mov	r0, sl
 8008e7e:	9308      	str	r3, [sp, #32]
 8008e80:	4659      	mov	r1, fp
 8008e82:	2300      	movs	r3, #0
 8008e84:	4ea9      	ldr	r6, [pc, #676]	@ (800912c <_strtod_l+0x854>)
 8008e86:	07e2      	lsls	r2, r4, #31
 8008e88:	d504      	bpl.n	8008e94 <_strtod_l+0x5bc>
 8008e8a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e8e:	f7f7 fb23 	bl	80004d8 <__aeabi_dmul>
 8008e92:	2301      	movs	r3, #1
 8008e94:	1064      	asrs	r4, r4, #1
 8008e96:	f106 0608 	add.w	r6, r6, #8
 8008e9a:	d1f4      	bne.n	8008e86 <_strtod_l+0x5ae>
 8008e9c:	b10b      	cbz	r3, 8008ea2 <_strtod_l+0x5ca>
 8008e9e:	4682      	mov	sl, r0
 8008ea0:	468b      	mov	fp, r1
 8008ea2:	9b08      	ldr	r3, [sp, #32]
 8008ea4:	b1b3      	cbz	r3, 8008ed4 <_strtod_l+0x5fc>
 8008ea6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008eaa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	4659      	mov	r1, fp
 8008eb2:	dd0f      	ble.n	8008ed4 <_strtod_l+0x5fc>
 8008eb4:	2b1f      	cmp	r3, #31
 8008eb6:	dd57      	ble.n	8008f68 <_strtod_l+0x690>
 8008eb8:	2b34      	cmp	r3, #52	@ 0x34
 8008eba:	bfd8      	it	le
 8008ebc:	f04f 33ff 	movle.w	r3, #4294967295
 8008ec0:	f04f 0a00 	mov.w	sl, #0
 8008ec4:	bfcf      	iteee	gt
 8008ec6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008eca:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008ece:	4093      	lslle	r3, r2
 8008ed0:	ea03 0b01 	andle.w	fp, r3, r1
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	4650      	mov	r0, sl
 8008eda:	4659      	mov	r1, fp
 8008edc:	f7f7 fd64 	bl	80009a8 <__aeabi_dcmpeq>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d1a6      	bne.n	8008e32 <_strtod_l+0x55a>
 8008ee4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ee6:	463a      	mov	r2, r7
 8008ee8:	9300      	str	r3, [sp, #0]
 8008eea:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008eec:	462b      	mov	r3, r5
 8008eee:	9805      	ldr	r0, [sp, #20]
 8008ef0:	f7ff f8d0 	bl	8008094 <__s2b>
 8008ef4:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ef6:	2800      	cmp	r0, #0
 8008ef8:	f43f af05 	beq.w	8008d06 <_strtod_l+0x42e>
 8008efc:	2400      	movs	r4, #0
 8008efe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f00:	eba9 0308 	sub.w	r3, r9, r8
 8008f04:	2a00      	cmp	r2, #0
 8008f06:	bfa8      	it	ge
 8008f08:	2300      	movge	r3, #0
 8008f0a:	46a0      	mov	r8, r4
 8008f0c:	9312      	str	r3, [sp, #72]	@ 0x48
 8008f0e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008f12:	9316      	str	r3, [sp, #88]	@ 0x58
 8008f14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f16:	9805      	ldr	r0, [sp, #20]
 8008f18:	6859      	ldr	r1, [r3, #4]
 8008f1a:	f7ff f813 	bl	8007f44 <_Balloc>
 8008f1e:	4681      	mov	r9, r0
 8008f20:	2800      	cmp	r0, #0
 8008f22:	f43f aef4 	beq.w	8008d0e <_strtod_l+0x436>
 8008f26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f28:	300c      	adds	r0, #12
 8008f2a:	691a      	ldr	r2, [r3, #16]
 8008f2c:	f103 010c 	add.w	r1, r3, #12
 8008f30:	3202      	adds	r2, #2
 8008f32:	0092      	lsls	r2, r2, #2
 8008f34:	f000 fd66 	bl	8009a04 <memcpy>
 8008f38:	ab1c      	add	r3, sp, #112	@ 0x70
 8008f3a:	9301      	str	r3, [sp, #4]
 8008f3c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008f3e:	9300      	str	r3, [sp, #0]
 8008f40:	4652      	mov	r2, sl
 8008f42:	465b      	mov	r3, fp
 8008f44:	9805      	ldr	r0, [sp, #20]
 8008f46:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008f4a:	f7ff fbd5 	bl	80086f8 <__d2b>
 8008f4e:	901a      	str	r0, [sp, #104]	@ 0x68
 8008f50:	2800      	cmp	r0, #0
 8008f52:	f43f aedc 	beq.w	8008d0e <_strtod_l+0x436>
 8008f56:	2101      	movs	r1, #1
 8008f58:	9805      	ldr	r0, [sp, #20]
 8008f5a:	f7ff f931 	bl	80081c0 <__i2b>
 8008f5e:	4680      	mov	r8, r0
 8008f60:	b948      	cbnz	r0, 8008f76 <_strtod_l+0x69e>
 8008f62:	f04f 0800 	mov.w	r8, #0
 8008f66:	e6d2      	b.n	8008d0e <_strtod_l+0x436>
 8008f68:	f04f 32ff 	mov.w	r2, #4294967295
 8008f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8008f70:	ea03 0a0a 	and.w	sl, r3, sl
 8008f74:	e7ae      	b.n	8008ed4 <_strtod_l+0x5fc>
 8008f76:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008f78:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008f7a:	2d00      	cmp	r5, #0
 8008f7c:	bfab      	itete	ge
 8008f7e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008f80:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008f82:	18ef      	addge	r7, r5, r3
 8008f84:	1b5e      	sublt	r6, r3, r5
 8008f86:	9b08      	ldr	r3, [sp, #32]
 8008f88:	bfa8      	it	ge
 8008f8a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008f8c:	eba5 0503 	sub.w	r5, r5, r3
 8008f90:	4415      	add	r5, r2
 8008f92:	4b67      	ldr	r3, [pc, #412]	@ (8009130 <_strtod_l+0x858>)
 8008f94:	f105 35ff 	add.w	r5, r5, #4294967295
 8008f98:	bfb8      	it	lt
 8008f9a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008f9c:	429d      	cmp	r5, r3
 8008f9e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008fa2:	da50      	bge.n	8009046 <_strtod_l+0x76e>
 8008fa4:	1b5b      	subs	r3, r3, r5
 8008fa6:	2b1f      	cmp	r3, #31
 8008fa8:	f04f 0101 	mov.w	r1, #1
 8008fac:	eba2 0203 	sub.w	r2, r2, r3
 8008fb0:	dc3d      	bgt.n	800902e <_strtod_l+0x756>
 8008fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8008fb6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008fb8:	2300      	movs	r3, #0
 8008fba:	9310      	str	r3, [sp, #64]	@ 0x40
 8008fbc:	18bd      	adds	r5, r7, r2
 8008fbe:	9b08      	ldr	r3, [sp, #32]
 8008fc0:	42af      	cmp	r7, r5
 8008fc2:	4416      	add	r6, r2
 8008fc4:	441e      	add	r6, r3
 8008fc6:	463b      	mov	r3, r7
 8008fc8:	bfa8      	it	ge
 8008fca:	462b      	movge	r3, r5
 8008fcc:	42b3      	cmp	r3, r6
 8008fce:	bfa8      	it	ge
 8008fd0:	4633      	movge	r3, r6
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	bfc2      	ittt	gt
 8008fd6:	1aed      	subgt	r5, r5, r3
 8008fd8:	1af6      	subgt	r6, r6, r3
 8008fda:	1aff      	subgt	r7, r7, r3
 8008fdc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	dd16      	ble.n	8009010 <_strtod_l+0x738>
 8008fe2:	4641      	mov	r1, r8
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	9805      	ldr	r0, [sp, #20]
 8008fe8:	f7ff f9a8 	bl	800833c <__pow5mult>
 8008fec:	4680      	mov	r8, r0
 8008fee:	2800      	cmp	r0, #0
 8008ff0:	d0b7      	beq.n	8008f62 <_strtod_l+0x68a>
 8008ff2:	4601      	mov	r1, r0
 8008ff4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008ff6:	9805      	ldr	r0, [sp, #20]
 8008ff8:	f7ff f8f8 	bl	80081ec <__multiply>
 8008ffc:	900e      	str	r0, [sp, #56]	@ 0x38
 8008ffe:	2800      	cmp	r0, #0
 8009000:	f43f ae85 	beq.w	8008d0e <_strtod_l+0x436>
 8009004:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009006:	9805      	ldr	r0, [sp, #20]
 8009008:	f7fe ffdc 	bl	8007fc4 <_Bfree>
 800900c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800900e:	931a      	str	r3, [sp, #104]	@ 0x68
 8009010:	2d00      	cmp	r5, #0
 8009012:	dc1d      	bgt.n	8009050 <_strtod_l+0x778>
 8009014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009016:	2b00      	cmp	r3, #0
 8009018:	dd23      	ble.n	8009062 <_strtod_l+0x78a>
 800901a:	4649      	mov	r1, r9
 800901c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800901e:	9805      	ldr	r0, [sp, #20]
 8009020:	f7ff f98c 	bl	800833c <__pow5mult>
 8009024:	4681      	mov	r9, r0
 8009026:	b9e0      	cbnz	r0, 8009062 <_strtod_l+0x78a>
 8009028:	f04f 0900 	mov.w	r9, #0
 800902c:	e66f      	b.n	8008d0e <_strtod_l+0x436>
 800902e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009032:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009036:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800903a:	35e2      	adds	r5, #226	@ 0xe2
 800903c:	fa01 f305 	lsl.w	r3, r1, r5
 8009040:	9310      	str	r3, [sp, #64]	@ 0x40
 8009042:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009044:	e7ba      	b.n	8008fbc <_strtod_l+0x6e4>
 8009046:	2300      	movs	r3, #0
 8009048:	9310      	str	r3, [sp, #64]	@ 0x40
 800904a:	2301      	movs	r3, #1
 800904c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800904e:	e7b5      	b.n	8008fbc <_strtod_l+0x6e4>
 8009050:	462a      	mov	r2, r5
 8009052:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009054:	9805      	ldr	r0, [sp, #20]
 8009056:	f7ff f9cb 	bl	80083f0 <__lshift>
 800905a:	901a      	str	r0, [sp, #104]	@ 0x68
 800905c:	2800      	cmp	r0, #0
 800905e:	d1d9      	bne.n	8009014 <_strtod_l+0x73c>
 8009060:	e655      	b.n	8008d0e <_strtod_l+0x436>
 8009062:	2e00      	cmp	r6, #0
 8009064:	dd07      	ble.n	8009076 <_strtod_l+0x79e>
 8009066:	4649      	mov	r1, r9
 8009068:	4632      	mov	r2, r6
 800906a:	9805      	ldr	r0, [sp, #20]
 800906c:	f7ff f9c0 	bl	80083f0 <__lshift>
 8009070:	4681      	mov	r9, r0
 8009072:	2800      	cmp	r0, #0
 8009074:	d0d8      	beq.n	8009028 <_strtod_l+0x750>
 8009076:	2f00      	cmp	r7, #0
 8009078:	dd08      	ble.n	800908c <_strtod_l+0x7b4>
 800907a:	4641      	mov	r1, r8
 800907c:	463a      	mov	r2, r7
 800907e:	9805      	ldr	r0, [sp, #20]
 8009080:	f7ff f9b6 	bl	80083f0 <__lshift>
 8009084:	4680      	mov	r8, r0
 8009086:	2800      	cmp	r0, #0
 8009088:	f43f ae41 	beq.w	8008d0e <_strtod_l+0x436>
 800908c:	464a      	mov	r2, r9
 800908e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009090:	9805      	ldr	r0, [sp, #20]
 8009092:	f7ff fa35 	bl	8008500 <__mdiff>
 8009096:	4604      	mov	r4, r0
 8009098:	2800      	cmp	r0, #0
 800909a:	f43f ae38 	beq.w	8008d0e <_strtod_l+0x436>
 800909e:	68c3      	ldr	r3, [r0, #12]
 80090a0:	4641      	mov	r1, r8
 80090a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80090a4:	2300      	movs	r3, #0
 80090a6:	60c3      	str	r3, [r0, #12]
 80090a8:	f7ff fa0e 	bl	80084c8 <__mcmp>
 80090ac:	2800      	cmp	r0, #0
 80090ae:	da45      	bge.n	800913c <_strtod_l+0x864>
 80090b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090b2:	ea53 030a 	orrs.w	r3, r3, sl
 80090b6:	d16b      	bne.n	8009190 <_strtod_l+0x8b8>
 80090b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d167      	bne.n	8009190 <_strtod_l+0x8b8>
 80090c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80090c4:	0d1b      	lsrs	r3, r3, #20
 80090c6:	051b      	lsls	r3, r3, #20
 80090c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80090cc:	d960      	bls.n	8009190 <_strtod_l+0x8b8>
 80090ce:	6963      	ldr	r3, [r4, #20]
 80090d0:	b913      	cbnz	r3, 80090d8 <_strtod_l+0x800>
 80090d2:	6923      	ldr	r3, [r4, #16]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	dd5b      	ble.n	8009190 <_strtod_l+0x8b8>
 80090d8:	4621      	mov	r1, r4
 80090da:	2201      	movs	r2, #1
 80090dc:	9805      	ldr	r0, [sp, #20]
 80090de:	f7ff f987 	bl	80083f0 <__lshift>
 80090e2:	4641      	mov	r1, r8
 80090e4:	4604      	mov	r4, r0
 80090e6:	f7ff f9ef 	bl	80084c8 <__mcmp>
 80090ea:	2800      	cmp	r0, #0
 80090ec:	dd50      	ble.n	8009190 <_strtod_l+0x8b8>
 80090ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80090f2:	9a08      	ldr	r2, [sp, #32]
 80090f4:	0d1b      	lsrs	r3, r3, #20
 80090f6:	051b      	lsls	r3, r3, #20
 80090f8:	2a00      	cmp	r2, #0
 80090fa:	d06a      	beq.n	80091d2 <_strtod_l+0x8fa>
 80090fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009100:	d867      	bhi.n	80091d2 <_strtod_l+0x8fa>
 8009102:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009106:	f67f ae98 	bls.w	8008e3a <_strtod_l+0x562>
 800910a:	4650      	mov	r0, sl
 800910c:	4659      	mov	r1, fp
 800910e:	4b09      	ldr	r3, [pc, #36]	@ (8009134 <_strtod_l+0x85c>)
 8009110:	2200      	movs	r2, #0
 8009112:	f7f7 f9e1 	bl	80004d8 <__aeabi_dmul>
 8009116:	4b08      	ldr	r3, [pc, #32]	@ (8009138 <_strtod_l+0x860>)
 8009118:	4682      	mov	sl, r0
 800911a:	400b      	ands	r3, r1
 800911c:	468b      	mov	fp, r1
 800911e:	2b00      	cmp	r3, #0
 8009120:	f47f ae00 	bne.w	8008d24 <_strtod_l+0x44c>
 8009124:	2322      	movs	r3, #34	@ 0x22
 8009126:	9a05      	ldr	r2, [sp, #20]
 8009128:	6013      	str	r3, [r2, #0]
 800912a:	e5fb      	b.n	8008d24 <_strtod_l+0x44c>
 800912c:	0800a9a8 	.word	0x0800a9a8
 8009130:	fffffc02 	.word	0xfffffc02
 8009134:	39500000 	.word	0x39500000
 8009138:	7ff00000 	.word	0x7ff00000
 800913c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009140:	d165      	bne.n	800920e <_strtod_l+0x936>
 8009142:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009144:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009148:	b35a      	cbz	r2, 80091a2 <_strtod_l+0x8ca>
 800914a:	4a99      	ldr	r2, [pc, #612]	@ (80093b0 <_strtod_l+0xad8>)
 800914c:	4293      	cmp	r3, r2
 800914e:	d12b      	bne.n	80091a8 <_strtod_l+0x8d0>
 8009150:	9b08      	ldr	r3, [sp, #32]
 8009152:	4651      	mov	r1, sl
 8009154:	b303      	cbz	r3, 8009198 <_strtod_l+0x8c0>
 8009156:	465a      	mov	r2, fp
 8009158:	4b96      	ldr	r3, [pc, #600]	@ (80093b4 <_strtod_l+0xadc>)
 800915a:	4013      	ands	r3, r2
 800915c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009160:	f04f 32ff 	mov.w	r2, #4294967295
 8009164:	d81b      	bhi.n	800919e <_strtod_l+0x8c6>
 8009166:	0d1b      	lsrs	r3, r3, #20
 8009168:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800916c:	fa02 f303 	lsl.w	r3, r2, r3
 8009170:	4299      	cmp	r1, r3
 8009172:	d119      	bne.n	80091a8 <_strtod_l+0x8d0>
 8009174:	4b90      	ldr	r3, [pc, #576]	@ (80093b8 <_strtod_l+0xae0>)
 8009176:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009178:	429a      	cmp	r2, r3
 800917a:	d102      	bne.n	8009182 <_strtod_l+0x8aa>
 800917c:	3101      	adds	r1, #1
 800917e:	f43f adc6 	beq.w	8008d0e <_strtod_l+0x436>
 8009182:	f04f 0a00 	mov.w	sl, #0
 8009186:	4b8b      	ldr	r3, [pc, #556]	@ (80093b4 <_strtod_l+0xadc>)
 8009188:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800918a:	401a      	ands	r2, r3
 800918c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009190:	9b08      	ldr	r3, [sp, #32]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d1b9      	bne.n	800910a <_strtod_l+0x832>
 8009196:	e5c5      	b.n	8008d24 <_strtod_l+0x44c>
 8009198:	f04f 33ff 	mov.w	r3, #4294967295
 800919c:	e7e8      	b.n	8009170 <_strtod_l+0x898>
 800919e:	4613      	mov	r3, r2
 80091a0:	e7e6      	b.n	8009170 <_strtod_l+0x898>
 80091a2:	ea53 030a 	orrs.w	r3, r3, sl
 80091a6:	d0a2      	beq.n	80090ee <_strtod_l+0x816>
 80091a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091aa:	b1db      	cbz	r3, 80091e4 <_strtod_l+0x90c>
 80091ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091ae:	4213      	tst	r3, r2
 80091b0:	d0ee      	beq.n	8009190 <_strtod_l+0x8b8>
 80091b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091b4:	4650      	mov	r0, sl
 80091b6:	4659      	mov	r1, fp
 80091b8:	9a08      	ldr	r2, [sp, #32]
 80091ba:	b1bb      	cbz	r3, 80091ec <_strtod_l+0x914>
 80091bc:	f7ff fb68 	bl	8008890 <sulp>
 80091c0:	4602      	mov	r2, r0
 80091c2:	460b      	mov	r3, r1
 80091c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091c8:	f7f6 ffd0 	bl	800016c <__adddf3>
 80091cc:	4682      	mov	sl, r0
 80091ce:	468b      	mov	fp, r1
 80091d0:	e7de      	b.n	8009190 <_strtod_l+0x8b8>
 80091d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80091d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80091da:	f04f 3aff 	mov.w	sl, #4294967295
 80091de:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80091e2:	e7d5      	b.n	8009190 <_strtod_l+0x8b8>
 80091e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091e6:	ea13 0f0a 	tst.w	r3, sl
 80091ea:	e7e1      	b.n	80091b0 <_strtod_l+0x8d8>
 80091ec:	f7ff fb50 	bl	8008890 <sulp>
 80091f0:	4602      	mov	r2, r0
 80091f2:	460b      	mov	r3, r1
 80091f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091f8:	f7f6 ffb6 	bl	8000168 <__aeabi_dsub>
 80091fc:	2200      	movs	r2, #0
 80091fe:	2300      	movs	r3, #0
 8009200:	4682      	mov	sl, r0
 8009202:	468b      	mov	fp, r1
 8009204:	f7f7 fbd0 	bl	80009a8 <__aeabi_dcmpeq>
 8009208:	2800      	cmp	r0, #0
 800920a:	d0c1      	beq.n	8009190 <_strtod_l+0x8b8>
 800920c:	e615      	b.n	8008e3a <_strtod_l+0x562>
 800920e:	4641      	mov	r1, r8
 8009210:	4620      	mov	r0, r4
 8009212:	f7ff fac9 	bl	80087a8 <__ratio>
 8009216:	2200      	movs	r2, #0
 8009218:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800921c:	4606      	mov	r6, r0
 800921e:	460f      	mov	r7, r1
 8009220:	f7f7 fbd6 	bl	80009d0 <__aeabi_dcmple>
 8009224:	2800      	cmp	r0, #0
 8009226:	d06d      	beq.n	8009304 <_strtod_l+0xa2c>
 8009228:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800922a:	2b00      	cmp	r3, #0
 800922c:	d178      	bne.n	8009320 <_strtod_l+0xa48>
 800922e:	f1ba 0f00 	cmp.w	sl, #0
 8009232:	d156      	bne.n	80092e2 <_strtod_l+0xa0a>
 8009234:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009236:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800923a:	2b00      	cmp	r3, #0
 800923c:	d158      	bne.n	80092f0 <_strtod_l+0xa18>
 800923e:	2200      	movs	r2, #0
 8009240:	4630      	mov	r0, r6
 8009242:	4639      	mov	r1, r7
 8009244:	4b5d      	ldr	r3, [pc, #372]	@ (80093bc <_strtod_l+0xae4>)
 8009246:	f7f7 fbb9 	bl	80009bc <__aeabi_dcmplt>
 800924a:	2800      	cmp	r0, #0
 800924c:	d157      	bne.n	80092fe <_strtod_l+0xa26>
 800924e:	4630      	mov	r0, r6
 8009250:	4639      	mov	r1, r7
 8009252:	2200      	movs	r2, #0
 8009254:	4b5a      	ldr	r3, [pc, #360]	@ (80093c0 <_strtod_l+0xae8>)
 8009256:	f7f7 f93f 	bl	80004d8 <__aeabi_dmul>
 800925a:	4606      	mov	r6, r0
 800925c:	460f      	mov	r7, r1
 800925e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009262:	9606      	str	r6, [sp, #24]
 8009264:	9307      	str	r3, [sp, #28]
 8009266:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800926a:	4d52      	ldr	r5, [pc, #328]	@ (80093b4 <_strtod_l+0xadc>)
 800926c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009270:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009272:	401d      	ands	r5, r3
 8009274:	4b53      	ldr	r3, [pc, #332]	@ (80093c4 <_strtod_l+0xaec>)
 8009276:	429d      	cmp	r5, r3
 8009278:	f040 80aa 	bne.w	80093d0 <_strtod_l+0xaf8>
 800927c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800927e:	4650      	mov	r0, sl
 8009280:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009284:	4659      	mov	r1, fp
 8009286:	f7ff f9cf 	bl	8008628 <__ulp>
 800928a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800928e:	f7f7 f923 	bl	80004d8 <__aeabi_dmul>
 8009292:	4652      	mov	r2, sl
 8009294:	465b      	mov	r3, fp
 8009296:	f7f6 ff69 	bl	800016c <__adddf3>
 800929a:	460b      	mov	r3, r1
 800929c:	4945      	ldr	r1, [pc, #276]	@ (80093b4 <_strtod_l+0xadc>)
 800929e:	4a4a      	ldr	r2, [pc, #296]	@ (80093c8 <_strtod_l+0xaf0>)
 80092a0:	4019      	ands	r1, r3
 80092a2:	4291      	cmp	r1, r2
 80092a4:	4682      	mov	sl, r0
 80092a6:	d942      	bls.n	800932e <_strtod_l+0xa56>
 80092a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80092aa:	4b43      	ldr	r3, [pc, #268]	@ (80093b8 <_strtod_l+0xae0>)
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d103      	bne.n	80092b8 <_strtod_l+0x9e0>
 80092b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092b2:	3301      	adds	r3, #1
 80092b4:	f43f ad2b 	beq.w	8008d0e <_strtod_l+0x436>
 80092b8:	f04f 3aff 	mov.w	sl, #4294967295
 80092bc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 80093b8 <_strtod_l+0xae0>
 80092c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092c2:	9805      	ldr	r0, [sp, #20]
 80092c4:	f7fe fe7e 	bl	8007fc4 <_Bfree>
 80092c8:	4649      	mov	r1, r9
 80092ca:	9805      	ldr	r0, [sp, #20]
 80092cc:	f7fe fe7a 	bl	8007fc4 <_Bfree>
 80092d0:	4641      	mov	r1, r8
 80092d2:	9805      	ldr	r0, [sp, #20]
 80092d4:	f7fe fe76 	bl	8007fc4 <_Bfree>
 80092d8:	4621      	mov	r1, r4
 80092da:	9805      	ldr	r0, [sp, #20]
 80092dc:	f7fe fe72 	bl	8007fc4 <_Bfree>
 80092e0:	e618      	b.n	8008f14 <_strtod_l+0x63c>
 80092e2:	f1ba 0f01 	cmp.w	sl, #1
 80092e6:	d103      	bne.n	80092f0 <_strtod_l+0xa18>
 80092e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	f43f ada5 	beq.w	8008e3a <_strtod_l+0x562>
 80092f0:	2200      	movs	r2, #0
 80092f2:	4b36      	ldr	r3, [pc, #216]	@ (80093cc <_strtod_l+0xaf4>)
 80092f4:	2600      	movs	r6, #0
 80092f6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80092fa:	4f30      	ldr	r7, [pc, #192]	@ (80093bc <_strtod_l+0xae4>)
 80092fc:	e7b3      	b.n	8009266 <_strtod_l+0x98e>
 80092fe:	2600      	movs	r6, #0
 8009300:	4f2f      	ldr	r7, [pc, #188]	@ (80093c0 <_strtod_l+0xae8>)
 8009302:	e7ac      	b.n	800925e <_strtod_l+0x986>
 8009304:	4630      	mov	r0, r6
 8009306:	4639      	mov	r1, r7
 8009308:	4b2d      	ldr	r3, [pc, #180]	@ (80093c0 <_strtod_l+0xae8>)
 800930a:	2200      	movs	r2, #0
 800930c:	f7f7 f8e4 	bl	80004d8 <__aeabi_dmul>
 8009310:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009312:	4606      	mov	r6, r0
 8009314:	460f      	mov	r7, r1
 8009316:	2b00      	cmp	r3, #0
 8009318:	d0a1      	beq.n	800925e <_strtod_l+0x986>
 800931a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800931e:	e7a2      	b.n	8009266 <_strtod_l+0x98e>
 8009320:	2200      	movs	r2, #0
 8009322:	4b26      	ldr	r3, [pc, #152]	@ (80093bc <_strtod_l+0xae4>)
 8009324:	4616      	mov	r6, r2
 8009326:	461f      	mov	r7, r3
 8009328:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800932c:	e79b      	b.n	8009266 <_strtod_l+0x98e>
 800932e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009332:	9b08      	ldr	r3, [sp, #32]
 8009334:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009338:	2b00      	cmp	r3, #0
 800933a:	d1c1      	bne.n	80092c0 <_strtod_l+0x9e8>
 800933c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009340:	0d1b      	lsrs	r3, r3, #20
 8009342:	051b      	lsls	r3, r3, #20
 8009344:	429d      	cmp	r5, r3
 8009346:	d1bb      	bne.n	80092c0 <_strtod_l+0x9e8>
 8009348:	4630      	mov	r0, r6
 800934a:	4639      	mov	r1, r7
 800934c:	f7f7 ff00 	bl	8001150 <__aeabi_d2lz>
 8009350:	f7f7 f894 	bl	800047c <__aeabi_l2d>
 8009354:	4602      	mov	r2, r0
 8009356:	460b      	mov	r3, r1
 8009358:	4630      	mov	r0, r6
 800935a:	4639      	mov	r1, r7
 800935c:	f7f6 ff04 	bl	8000168 <__aeabi_dsub>
 8009360:	460b      	mov	r3, r1
 8009362:	4602      	mov	r2, r0
 8009364:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009368:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800936c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800936e:	ea46 060a 	orr.w	r6, r6, sl
 8009372:	431e      	orrs	r6, r3
 8009374:	d069      	beq.n	800944a <_strtod_l+0xb72>
 8009376:	a30a      	add	r3, pc, #40	@ (adr r3, 80093a0 <_strtod_l+0xac8>)
 8009378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800937c:	f7f7 fb1e 	bl	80009bc <__aeabi_dcmplt>
 8009380:	2800      	cmp	r0, #0
 8009382:	f47f accf 	bne.w	8008d24 <_strtod_l+0x44c>
 8009386:	a308      	add	r3, pc, #32	@ (adr r3, 80093a8 <_strtod_l+0xad0>)
 8009388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800938c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009390:	f7f7 fb32 	bl	80009f8 <__aeabi_dcmpgt>
 8009394:	2800      	cmp	r0, #0
 8009396:	d093      	beq.n	80092c0 <_strtod_l+0x9e8>
 8009398:	e4c4      	b.n	8008d24 <_strtod_l+0x44c>
 800939a:	bf00      	nop
 800939c:	f3af 8000 	nop.w
 80093a0:	94a03595 	.word	0x94a03595
 80093a4:	3fdfffff 	.word	0x3fdfffff
 80093a8:	35afe535 	.word	0x35afe535
 80093ac:	3fe00000 	.word	0x3fe00000
 80093b0:	000fffff 	.word	0x000fffff
 80093b4:	7ff00000 	.word	0x7ff00000
 80093b8:	7fefffff 	.word	0x7fefffff
 80093bc:	3ff00000 	.word	0x3ff00000
 80093c0:	3fe00000 	.word	0x3fe00000
 80093c4:	7fe00000 	.word	0x7fe00000
 80093c8:	7c9fffff 	.word	0x7c9fffff
 80093cc:	bff00000 	.word	0xbff00000
 80093d0:	9b08      	ldr	r3, [sp, #32]
 80093d2:	b323      	cbz	r3, 800941e <_strtod_l+0xb46>
 80093d4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80093d8:	d821      	bhi.n	800941e <_strtod_l+0xb46>
 80093da:	a327      	add	r3, pc, #156	@ (adr r3, 8009478 <_strtod_l+0xba0>)
 80093dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e0:	4630      	mov	r0, r6
 80093e2:	4639      	mov	r1, r7
 80093e4:	f7f7 faf4 	bl	80009d0 <__aeabi_dcmple>
 80093e8:	b1a0      	cbz	r0, 8009414 <_strtod_l+0xb3c>
 80093ea:	4639      	mov	r1, r7
 80093ec:	4630      	mov	r0, r6
 80093ee:	f7f7 fb4b 	bl	8000a88 <__aeabi_d2uiz>
 80093f2:	2801      	cmp	r0, #1
 80093f4:	bf38      	it	cc
 80093f6:	2001      	movcc	r0, #1
 80093f8:	f7f6 fff4 	bl	80003e4 <__aeabi_ui2d>
 80093fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093fe:	4606      	mov	r6, r0
 8009400:	460f      	mov	r7, r1
 8009402:	b9fb      	cbnz	r3, 8009444 <_strtod_l+0xb6c>
 8009404:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009408:	9014      	str	r0, [sp, #80]	@ 0x50
 800940a:	9315      	str	r3, [sp, #84]	@ 0x54
 800940c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009410:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009414:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009416:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800941a:	1b5b      	subs	r3, r3, r5
 800941c:	9311      	str	r3, [sp, #68]	@ 0x44
 800941e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009422:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009426:	f7ff f8ff 	bl	8008628 <__ulp>
 800942a:	4602      	mov	r2, r0
 800942c:	460b      	mov	r3, r1
 800942e:	4650      	mov	r0, sl
 8009430:	4659      	mov	r1, fp
 8009432:	f7f7 f851 	bl	80004d8 <__aeabi_dmul>
 8009436:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800943a:	f7f6 fe97 	bl	800016c <__adddf3>
 800943e:	4682      	mov	sl, r0
 8009440:	468b      	mov	fp, r1
 8009442:	e776      	b.n	8009332 <_strtod_l+0xa5a>
 8009444:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009448:	e7e0      	b.n	800940c <_strtod_l+0xb34>
 800944a:	a30d      	add	r3, pc, #52	@ (adr r3, 8009480 <_strtod_l+0xba8>)
 800944c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009450:	f7f7 fab4 	bl	80009bc <__aeabi_dcmplt>
 8009454:	e79e      	b.n	8009394 <_strtod_l+0xabc>
 8009456:	2300      	movs	r3, #0
 8009458:	930b      	str	r3, [sp, #44]	@ 0x2c
 800945a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800945c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800945e:	6013      	str	r3, [r2, #0]
 8009460:	f7ff ba77 	b.w	8008952 <_strtod_l+0x7a>
 8009464:	2a65      	cmp	r2, #101	@ 0x65
 8009466:	f43f ab6e 	beq.w	8008b46 <_strtod_l+0x26e>
 800946a:	2a45      	cmp	r2, #69	@ 0x45
 800946c:	f43f ab6b 	beq.w	8008b46 <_strtod_l+0x26e>
 8009470:	2301      	movs	r3, #1
 8009472:	f7ff bba6 	b.w	8008bc2 <_strtod_l+0x2ea>
 8009476:	bf00      	nop
 8009478:	ffc00000 	.word	0xffc00000
 800947c:	41dfffff 	.word	0x41dfffff
 8009480:	94a03595 	.word	0x94a03595
 8009484:	3fcfffff 	.word	0x3fcfffff

08009488 <_strtod_r>:
 8009488:	4b01      	ldr	r3, [pc, #4]	@ (8009490 <_strtod_r+0x8>)
 800948a:	f7ff ba25 	b.w	80088d8 <_strtod_l>
 800948e:	bf00      	nop
 8009490:	20000068 	.word	0x20000068

08009494 <_strtol_l.constprop.0>:
 8009494:	2b24      	cmp	r3, #36	@ 0x24
 8009496:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800949a:	4686      	mov	lr, r0
 800949c:	4690      	mov	r8, r2
 800949e:	d801      	bhi.n	80094a4 <_strtol_l.constprop.0+0x10>
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d106      	bne.n	80094b2 <_strtol_l.constprop.0+0x1e>
 80094a4:	f7fd fdc0 	bl	8007028 <__errno>
 80094a8:	2316      	movs	r3, #22
 80094aa:	6003      	str	r3, [r0, #0]
 80094ac:	2000      	movs	r0, #0
 80094ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094b2:	460d      	mov	r5, r1
 80094b4:	4833      	ldr	r0, [pc, #204]	@ (8009584 <_strtol_l.constprop.0+0xf0>)
 80094b6:	462a      	mov	r2, r5
 80094b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094bc:	5d06      	ldrb	r6, [r0, r4]
 80094be:	f016 0608 	ands.w	r6, r6, #8
 80094c2:	d1f8      	bne.n	80094b6 <_strtol_l.constprop.0+0x22>
 80094c4:	2c2d      	cmp	r4, #45	@ 0x2d
 80094c6:	d12d      	bne.n	8009524 <_strtol_l.constprop.0+0x90>
 80094c8:	2601      	movs	r6, #1
 80094ca:	782c      	ldrb	r4, [r5, #0]
 80094cc:	1c95      	adds	r5, r2, #2
 80094ce:	f033 0210 	bics.w	r2, r3, #16
 80094d2:	d109      	bne.n	80094e8 <_strtol_l.constprop.0+0x54>
 80094d4:	2c30      	cmp	r4, #48	@ 0x30
 80094d6:	d12a      	bne.n	800952e <_strtol_l.constprop.0+0x9a>
 80094d8:	782a      	ldrb	r2, [r5, #0]
 80094da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80094de:	2a58      	cmp	r2, #88	@ 0x58
 80094e0:	d125      	bne.n	800952e <_strtol_l.constprop.0+0x9a>
 80094e2:	2310      	movs	r3, #16
 80094e4:	786c      	ldrb	r4, [r5, #1]
 80094e6:	3502      	adds	r5, #2
 80094e8:	2200      	movs	r2, #0
 80094ea:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80094ee:	f10c 3cff 	add.w	ip, ip, #4294967295
 80094f2:	fbbc f9f3 	udiv	r9, ip, r3
 80094f6:	4610      	mov	r0, r2
 80094f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80094fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009500:	2f09      	cmp	r7, #9
 8009502:	d81b      	bhi.n	800953c <_strtol_l.constprop.0+0xa8>
 8009504:	463c      	mov	r4, r7
 8009506:	42a3      	cmp	r3, r4
 8009508:	dd27      	ble.n	800955a <_strtol_l.constprop.0+0xc6>
 800950a:	1c57      	adds	r7, r2, #1
 800950c:	d007      	beq.n	800951e <_strtol_l.constprop.0+0x8a>
 800950e:	4581      	cmp	r9, r0
 8009510:	d320      	bcc.n	8009554 <_strtol_l.constprop.0+0xc0>
 8009512:	d101      	bne.n	8009518 <_strtol_l.constprop.0+0x84>
 8009514:	45a2      	cmp	sl, r4
 8009516:	db1d      	blt.n	8009554 <_strtol_l.constprop.0+0xc0>
 8009518:	2201      	movs	r2, #1
 800951a:	fb00 4003 	mla	r0, r0, r3, r4
 800951e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009522:	e7eb      	b.n	80094fc <_strtol_l.constprop.0+0x68>
 8009524:	2c2b      	cmp	r4, #43	@ 0x2b
 8009526:	bf04      	itt	eq
 8009528:	782c      	ldrbeq	r4, [r5, #0]
 800952a:	1c95      	addeq	r5, r2, #2
 800952c:	e7cf      	b.n	80094ce <_strtol_l.constprop.0+0x3a>
 800952e:	2b00      	cmp	r3, #0
 8009530:	d1da      	bne.n	80094e8 <_strtol_l.constprop.0+0x54>
 8009532:	2c30      	cmp	r4, #48	@ 0x30
 8009534:	bf0c      	ite	eq
 8009536:	2308      	moveq	r3, #8
 8009538:	230a      	movne	r3, #10
 800953a:	e7d5      	b.n	80094e8 <_strtol_l.constprop.0+0x54>
 800953c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009540:	2f19      	cmp	r7, #25
 8009542:	d801      	bhi.n	8009548 <_strtol_l.constprop.0+0xb4>
 8009544:	3c37      	subs	r4, #55	@ 0x37
 8009546:	e7de      	b.n	8009506 <_strtol_l.constprop.0+0x72>
 8009548:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800954c:	2f19      	cmp	r7, #25
 800954e:	d804      	bhi.n	800955a <_strtol_l.constprop.0+0xc6>
 8009550:	3c57      	subs	r4, #87	@ 0x57
 8009552:	e7d8      	b.n	8009506 <_strtol_l.constprop.0+0x72>
 8009554:	f04f 32ff 	mov.w	r2, #4294967295
 8009558:	e7e1      	b.n	800951e <_strtol_l.constprop.0+0x8a>
 800955a:	1c53      	adds	r3, r2, #1
 800955c:	d108      	bne.n	8009570 <_strtol_l.constprop.0+0xdc>
 800955e:	2322      	movs	r3, #34	@ 0x22
 8009560:	4660      	mov	r0, ip
 8009562:	f8ce 3000 	str.w	r3, [lr]
 8009566:	f1b8 0f00 	cmp.w	r8, #0
 800956a:	d0a0      	beq.n	80094ae <_strtol_l.constprop.0+0x1a>
 800956c:	1e69      	subs	r1, r5, #1
 800956e:	e006      	b.n	800957e <_strtol_l.constprop.0+0xea>
 8009570:	b106      	cbz	r6, 8009574 <_strtol_l.constprop.0+0xe0>
 8009572:	4240      	negs	r0, r0
 8009574:	f1b8 0f00 	cmp.w	r8, #0
 8009578:	d099      	beq.n	80094ae <_strtol_l.constprop.0+0x1a>
 800957a:	2a00      	cmp	r2, #0
 800957c:	d1f6      	bne.n	800956c <_strtol_l.constprop.0+0xd8>
 800957e:	f8c8 1000 	str.w	r1, [r8]
 8009582:	e794      	b.n	80094ae <_strtol_l.constprop.0+0x1a>
 8009584:	0800a9d1 	.word	0x0800a9d1

08009588 <_strtol_r>:
 8009588:	f7ff bf84 	b.w	8009494 <_strtol_l.constprop.0>

0800958c <__ssputs_r>:
 800958c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009590:	461f      	mov	r7, r3
 8009592:	688e      	ldr	r6, [r1, #8]
 8009594:	4682      	mov	sl, r0
 8009596:	42be      	cmp	r6, r7
 8009598:	460c      	mov	r4, r1
 800959a:	4690      	mov	r8, r2
 800959c:	680b      	ldr	r3, [r1, #0]
 800959e:	d82d      	bhi.n	80095fc <__ssputs_r+0x70>
 80095a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80095a8:	d026      	beq.n	80095f8 <__ssputs_r+0x6c>
 80095aa:	6965      	ldr	r5, [r4, #20]
 80095ac:	6909      	ldr	r1, [r1, #16]
 80095ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095b2:	eba3 0901 	sub.w	r9, r3, r1
 80095b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095ba:	1c7b      	adds	r3, r7, #1
 80095bc:	444b      	add	r3, r9
 80095be:	106d      	asrs	r5, r5, #1
 80095c0:	429d      	cmp	r5, r3
 80095c2:	bf38      	it	cc
 80095c4:	461d      	movcc	r5, r3
 80095c6:	0553      	lsls	r3, r2, #21
 80095c8:	d527      	bpl.n	800961a <__ssputs_r+0x8e>
 80095ca:	4629      	mov	r1, r5
 80095cc:	f7fe fc2e 	bl	8007e2c <_malloc_r>
 80095d0:	4606      	mov	r6, r0
 80095d2:	b360      	cbz	r0, 800962e <__ssputs_r+0xa2>
 80095d4:	464a      	mov	r2, r9
 80095d6:	6921      	ldr	r1, [r4, #16]
 80095d8:	f000 fa14 	bl	8009a04 <memcpy>
 80095dc:	89a3      	ldrh	r3, [r4, #12]
 80095de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80095e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095e6:	81a3      	strh	r3, [r4, #12]
 80095e8:	6126      	str	r6, [r4, #16]
 80095ea:	444e      	add	r6, r9
 80095ec:	6026      	str	r6, [r4, #0]
 80095ee:	463e      	mov	r6, r7
 80095f0:	6165      	str	r5, [r4, #20]
 80095f2:	eba5 0509 	sub.w	r5, r5, r9
 80095f6:	60a5      	str	r5, [r4, #8]
 80095f8:	42be      	cmp	r6, r7
 80095fa:	d900      	bls.n	80095fe <__ssputs_r+0x72>
 80095fc:	463e      	mov	r6, r7
 80095fe:	4632      	mov	r2, r6
 8009600:	4641      	mov	r1, r8
 8009602:	6820      	ldr	r0, [r4, #0]
 8009604:	f000 f9c2 	bl	800998c <memmove>
 8009608:	2000      	movs	r0, #0
 800960a:	68a3      	ldr	r3, [r4, #8]
 800960c:	1b9b      	subs	r3, r3, r6
 800960e:	60a3      	str	r3, [r4, #8]
 8009610:	6823      	ldr	r3, [r4, #0]
 8009612:	4433      	add	r3, r6
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800961a:	462a      	mov	r2, r5
 800961c:	f000 fd83 	bl	800a126 <_realloc_r>
 8009620:	4606      	mov	r6, r0
 8009622:	2800      	cmp	r0, #0
 8009624:	d1e0      	bne.n	80095e8 <__ssputs_r+0x5c>
 8009626:	4650      	mov	r0, sl
 8009628:	6921      	ldr	r1, [r4, #16]
 800962a:	f7fe fb8d 	bl	8007d48 <_free_r>
 800962e:	230c      	movs	r3, #12
 8009630:	f8ca 3000 	str.w	r3, [sl]
 8009634:	89a3      	ldrh	r3, [r4, #12]
 8009636:	f04f 30ff 	mov.w	r0, #4294967295
 800963a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800963e:	81a3      	strh	r3, [r4, #12]
 8009640:	e7e9      	b.n	8009616 <__ssputs_r+0x8a>
	...

08009644 <_svfiprintf_r>:
 8009644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009648:	4698      	mov	r8, r3
 800964a:	898b      	ldrh	r3, [r1, #12]
 800964c:	4607      	mov	r7, r0
 800964e:	061b      	lsls	r3, r3, #24
 8009650:	460d      	mov	r5, r1
 8009652:	4614      	mov	r4, r2
 8009654:	b09d      	sub	sp, #116	@ 0x74
 8009656:	d510      	bpl.n	800967a <_svfiprintf_r+0x36>
 8009658:	690b      	ldr	r3, [r1, #16]
 800965a:	b973      	cbnz	r3, 800967a <_svfiprintf_r+0x36>
 800965c:	2140      	movs	r1, #64	@ 0x40
 800965e:	f7fe fbe5 	bl	8007e2c <_malloc_r>
 8009662:	6028      	str	r0, [r5, #0]
 8009664:	6128      	str	r0, [r5, #16]
 8009666:	b930      	cbnz	r0, 8009676 <_svfiprintf_r+0x32>
 8009668:	230c      	movs	r3, #12
 800966a:	603b      	str	r3, [r7, #0]
 800966c:	f04f 30ff 	mov.w	r0, #4294967295
 8009670:	b01d      	add	sp, #116	@ 0x74
 8009672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009676:	2340      	movs	r3, #64	@ 0x40
 8009678:	616b      	str	r3, [r5, #20]
 800967a:	2300      	movs	r3, #0
 800967c:	9309      	str	r3, [sp, #36]	@ 0x24
 800967e:	2320      	movs	r3, #32
 8009680:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009684:	2330      	movs	r3, #48	@ 0x30
 8009686:	f04f 0901 	mov.w	r9, #1
 800968a:	f8cd 800c 	str.w	r8, [sp, #12]
 800968e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009828 <_svfiprintf_r+0x1e4>
 8009692:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009696:	4623      	mov	r3, r4
 8009698:	469a      	mov	sl, r3
 800969a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800969e:	b10a      	cbz	r2, 80096a4 <_svfiprintf_r+0x60>
 80096a0:	2a25      	cmp	r2, #37	@ 0x25
 80096a2:	d1f9      	bne.n	8009698 <_svfiprintf_r+0x54>
 80096a4:	ebba 0b04 	subs.w	fp, sl, r4
 80096a8:	d00b      	beq.n	80096c2 <_svfiprintf_r+0x7e>
 80096aa:	465b      	mov	r3, fp
 80096ac:	4622      	mov	r2, r4
 80096ae:	4629      	mov	r1, r5
 80096b0:	4638      	mov	r0, r7
 80096b2:	f7ff ff6b 	bl	800958c <__ssputs_r>
 80096b6:	3001      	adds	r0, #1
 80096b8:	f000 80a7 	beq.w	800980a <_svfiprintf_r+0x1c6>
 80096bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096be:	445a      	add	r2, fp
 80096c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80096c2:	f89a 3000 	ldrb.w	r3, [sl]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	f000 809f 	beq.w	800980a <_svfiprintf_r+0x1c6>
 80096cc:	2300      	movs	r3, #0
 80096ce:	f04f 32ff 	mov.w	r2, #4294967295
 80096d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096d6:	f10a 0a01 	add.w	sl, sl, #1
 80096da:	9304      	str	r3, [sp, #16]
 80096dc:	9307      	str	r3, [sp, #28]
 80096de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80096e4:	4654      	mov	r4, sl
 80096e6:	2205      	movs	r2, #5
 80096e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096ec:	484e      	ldr	r0, [pc, #312]	@ (8009828 <_svfiprintf_r+0x1e4>)
 80096ee:	f7fd fcc8 	bl	8007082 <memchr>
 80096f2:	9a04      	ldr	r2, [sp, #16]
 80096f4:	b9d8      	cbnz	r0, 800972e <_svfiprintf_r+0xea>
 80096f6:	06d0      	lsls	r0, r2, #27
 80096f8:	bf44      	itt	mi
 80096fa:	2320      	movmi	r3, #32
 80096fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009700:	0711      	lsls	r1, r2, #28
 8009702:	bf44      	itt	mi
 8009704:	232b      	movmi	r3, #43	@ 0x2b
 8009706:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800970a:	f89a 3000 	ldrb.w	r3, [sl]
 800970e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009710:	d015      	beq.n	800973e <_svfiprintf_r+0xfa>
 8009712:	4654      	mov	r4, sl
 8009714:	2000      	movs	r0, #0
 8009716:	f04f 0c0a 	mov.w	ip, #10
 800971a:	9a07      	ldr	r2, [sp, #28]
 800971c:	4621      	mov	r1, r4
 800971e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009722:	3b30      	subs	r3, #48	@ 0x30
 8009724:	2b09      	cmp	r3, #9
 8009726:	d94b      	bls.n	80097c0 <_svfiprintf_r+0x17c>
 8009728:	b1b0      	cbz	r0, 8009758 <_svfiprintf_r+0x114>
 800972a:	9207      	str	r2, [sp, #28]
 800972c:	e014      	b.n	8009758 <_svfiprintf_r+0x114>
 800972e:	eba0 0308 	sub.w	r3, r0, r8
 8009732:	fa09 f303 	lsl.w	r3, r9, r3
 8009736:	4313      	orrs	r3, r2
 8009738:	46a2      	mov	sl, r4
 800973a:	9304      	str	r3, [sp, #16]
 800973c:	e7d2      	b.n	80096e4 <_svfiprintf_r+0xa0>
 800973e:	9b03      	ldr	r3, [sp, #12]
 8009740:	1d19      	adds	r1, r3, #4
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	9103      	str	r1, [sp, #12]
 8009746:	2b00      	cmp	r3, #0
 8009748:	bfbb      	ittet	lt
 800974a:	425b      	neglt	r3, r3
 800974c:	f042 0202 	orrlt.w	r2, r2, #2
 8009750:	9307      	strge	r3, [sp, #28]
 8009752:	9307      	strlt	r3, [sp, #28]
 8009754:	bfb8      	it	lt
 8009756:	9204      	strlt	r2, [sp, #16]
 8009758:	7823      	ldrb	r3, [r4, #0]
 800975a:	2b2e      	cmp	r3, #46	@ 0x2e
 800975c:	d10a      	bne.n	8009774 <_svfiprintf_r+0x130>
 800975e:	7863      	ldrb	r3, [r4, #1]
 8009760:	2b2a      	cmp	r3, #42	@ 0x2a
 8009762:	d132      	bne.n	80097ca <_svfiprintf_r+0x186>
 8009764:	9b03      	ldr	r3, [sp, #12]
 8009766:	3402      	adds	r4, #2
 8009768:	1d1a      	adds	r2, r3, #4
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	9203      	str	r2, [sp, #12]
 800976e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009772:	9305      	str	r3, [sp, #20]
 8009774:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800982c <_svfiprintf_r+0x1e8>
 8009778:	2203      	movs	r2, #3
 800977a:	4650      	mov	r0, sl
 800977c:	7821      	ldrb	r1, [r4, #0]
 800977e:	f7fd fc80 	bl	8007082 <memchr>
 8009782:	b138      	cbz	r0, 8009794 <_svfiprintf_r+0x150>
 8009784:	2240      	movs	r2, #64	@ 0x40
 8009786:	9b04      	ldr	r3, [sp, #16]
 8009788:	eba0 000a 	sub.w	r0, r0, sl
 800978c:	4082      	lsls	r2, r0
 800978e:	4313      	orrs	r3, r2
 8009790:	3401      	adds	r4, #1
 8009792:	9304      	str	r3, [sp, #16]
 8009794:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009798:	2206      	movs	r2, #6
 800979a:	4825      	ldr	r0, [pc, #148]	@ (8009830 <_svfiprintf_r+0x1ec>)
 800979c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80097a0:	f7fd fc6f 	bl	8007082 <memchr>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d036      	beq.n	8009816 <_svfiprintf_r+0x1d2>
 80097a8:	4b22      	ldr	r3, [pc, #136]	@ (8009834 <_svfiprintf_r+0x1f0>)
 80097aa:	bb1b      	cbnz	r3, 80097f4 <_svfiprintf_r+0x1b0>
 80097ac:	9b03      	ldr	r3, [sp, #12]
 80097ae:	3307      	adds	r3, #7
 80097b0:	f023 0307 	bic.w	r3, r3, #7
 80097b4:	3308      	adds	r3, #8
 80097b6:	9303      	str	r3, [sp, #12]
 80097b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097ba:	4433      	add	r3, r6
 80097bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80097be:	e76a      	b.n	8009696 <_svfiprintf_r+0x52>
 80097c0:	460c      	mov	r4, r1
 80097c2:	2001      	movs	r0, #1
 80097c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80097c8:	e7a8      	b.n	800971c <_svfiprintf_r+0xd8>
 80097ca:	2300      	movs	r3, #0
 80097cc:	f04f 0c0a 	mov.w	ip, #10
 80097d0:	4619      	mov	r1, r3
 80097d2:	3401      	adds	r4, #1
 80097d4:	9305      	str	r3, [sp, #20]
 80097d6:	4620      	mov	r0, r4
 80097d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097dc:	3a30      	subs	r2, #48	@ 0x30
 80097de:	2a09      	cmp	r2, #9
 80097e0:	d903      	bls.n	80097ea <_svfiprintf_r+0x1a6>
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d0c6      	beq.n	8009774 <_svfiprintf_r+0x130>
 80097e6:	9105      	str	r1, [sp, #20]
 80097e8:	e7c4      	b.n	8009774 <_svfiprintf_r+0x130>
 80097ea:	4604      	mov	r4, r0
 80097ec:	2301      	movs	r3, #1
 80097ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80097f2:	e7f0      	b.n	80097d6 <_svfiprintf_r+0x192>
 80097f4:	ab03      	add	r3, sp, #12
 80097f6:	9300      	str	r3, [sp, #0]
 80097f8:	462a      	mov	r2, r5
 80097fa:	4638      	mov	r0, r7
 80097fc:	4b0e      	ldr	r3, [pc, #56]	@ (8009838 <_svfiprintf_r+0x1f4>)
 80097fe:	a904      	add	r1, sp, #16
 8009800:	f7fc fccc 	bl	800619c <_printf_float>
 8009804:	1c42      	adds	r2, r0, #1
 8009806:	4606      	mov	r6, r0
 8009808:	d1d6      	bne.n	80097b8 <_svfiprintf_r+0x174>
 800980a:	89ab      	ldrh	r3, [r5, #12]
 800980c:	065b      	lsls	r3, r3, #25
 800980e:	f53f af2d 	bmi.w	800966c <_svfiprintf_r+0x28>
 8009812:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009814:	e72c      	b.n	8009670 <_svfiprintf_r+0x2c>
 8009816:	ab03      	add	r3, sp, #12
 8009818:	9300      	str	r3, [sp, #0]
 800981a:	462a      	mov	r2, r5
 800981c:	4638      	mov	r0, r7
 800981e:	4b06      	ldr	r3, [pc, #24]	@ (8009838 <_svfiprintf_r+0x1f4>)
 8009820:	a904      	add	r1, sp, #16
 8009822:	f7fc ff59 	bl	80066d8 <_printf_i>
 8009826:	e7ed      	b.n	8009804 <_svfiprintf_r+0x1c0>
 8009828:	0800aad1 	.word	0x0800aad1
 800982c:	0800aad7 	.word	0x0800aad7
 8009830:	0800aadb 	.word	0x0800aadb
 8009834:	0800619d 	.word	0x0800619d
 8009838:	0800958d 	.word	0x0800958d

0800983c <__sflush_r>:
 800983c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009842:	0716      	lsls	r6, r2, #28
 8009844:	4605      	mov	r5, r0
 8009846:	460c      	mov	r4, r1
 8009848:	d454      	bmi.n	80098f4 <__sflush_r+0xb8>
 800984a:	684b      	ldr	r3, [r1, #4]
 800984c:	2b00      	cmp	r3, #0
 800984e:	dc02      	bgt.n	8009856 <__sflush_r+0x1a>
 8009850:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009852:	2b00      	cmp	r3, #0
 8009854:	dd48      	ble.n	80098e8 <__sflush_r+0xac>
 8009856:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009858:	2e00      	cmp	r6, #0
 800985a:	d045      	beq.n	80098e8 <__sflush_r+0xac>
 800985c:	2300      	movs	r3, #0
 800985e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009862:	682f      	ldr	r7, [r5, #0]
 8009864:	6a21      	ldr	r1, [r4, #32]
 8009866:	602b      	str	r3, [r5, #0]
 8009868:	d030      	beq.n	80098cc <__sflush_r+0x90>
 800986a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800986c:	89a3      	ldrh	r3, [r4, #12]
 800986e:	0759      	lsls	r1, r3, #29
 8009870:	d505      	bpl.n	800987e <__sflush_r+0x42>
 8009872:	6863      	ldr	r3, [r4, #4]
 8009874:	1ad2      	subs	r2, r2, r3
 8009876:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009878:	b10b      	cbz	r3, 800987e <__sflush_r+0x42>
 800987a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800987c:	1ad2      	subs	r2, r2, r3
 800987e:	2300      	movs	r3, #0
 8009880:	4628      	mov	r0, r5
 8009882:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009884:	6a21      	ldr	r1, [r4, #32]
 8009886:	47b0      	blx	r6
 8009888:	1c43      	adds	r3, r0, #1
 800988a:	89a3      	ldrh	r3, [r4, #12]
 800988c:	d106      	bne.n	800989c <__sflush_r+0x60>
 800988e:	6829      	ldr	r1, [r5, #0]
 8009890:	291d      	cmp	r1, #29
 8009892:	d82b      	bhi.n	80098ec <__sflush_r+0xb0>
 8009894:	4a28      	ldr	r2, [pc, #160]	@ (8009938 <__sflush_r+0xfc>)
 8009896:	410a      	asrs	r2, r1
 8009898:	07d6      	lsls	r6, r2, #31
 800989a:	d427      	bmi.n	80098ec <__sflush_r+0xb0>
 800989c:	2200      	movs	r2, #0
 800989e:	6062      	str	r2, [r4, #4]
 80098a0:	6922      	ldr	r2, [r4, #16]
 80098a2:	04d9      	lsls	r1, r3, #19
 80098a4:	6022      	str	r2, [r4, #0]
 80098a6:	d504      	bpl.n	80098b2 <__sflush_r+0x76>
 80098a8:	1c42      	adds	r2, r0, #1
 80098aa:	d101      	bne.n	80098b0 <__sflush_r+0x74>
 80098ac:	682b      	ldr	r3, [r5, #0]
 80098ae:	b903      	cbnz	r3, 80098b2 <__sflush_r+0x76>
 80098b0:	6560      	str	r0, [r4, #84]	@ 0x54
 80098b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098b4:	602f      	str	r7, [r5, #0]
 80098b6:	b1b9      	cbz	r1, 80098e8 <__sflush_r+0xac>
 80098b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098bc:	4299      	cmp	r1, r3
 80098be:	d002      	beq.n	80098c6 <__sflush_r+0x8a>
 80098c0:	4628      	mov	r0, r5
 80098c2:	f7fe fa41 	bl	8007d48 <_free_r>
 80098c6:	2300      	movs	r3, #0
 80098c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80098ca:	e00d      	b.n	80098e8 <__sflush_r+0xac>
 80098cc:	2301      	movs	r3, #1
 80098ce:	4628      	mov	r0, r5
 80098d0:	47b0      	blx	r6
 80098d2:	4602      	mov	r2, r0
 80098d4:	1c50      	adds	r0, r2, #1
 80098d6:	d1c9      	bne.n	800986c <__sflush_r+0x30>
 80098d8:	682b      	ldr	r3, [r5, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d0c6      	beq.n	800986c <__sflush_r+0x30>
 80098de:	2b1d      	cmp	r3, #29
 80098e0:	d001      	beq.n	80098e6 <__sflush_r+0xaa>
 80098e2:	2b16      	cmp	r3, #22
 80098e4:	d11d      	bne.n	8009922 <__sflush_r+0xe6>
 80098e6:	602f      	str	r7, [r5, #0]
 80098e8:	2000      	movs	r0, #0
 80098ea:	e021      	b.n	8009930 <__sflush_r+0xf4>
 80098ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098f0:	b21b      	sxth	r3, r3
 80098f2:	e01a      	b.n	800992a <__sflush_r+0xee>
 80098f4:	690f      	ldr	r7, [r1, #16]
 80098f6:	2f00      	cmp	r7, #0
 80098f8:	d0f6      	beq.n	80098e8 <__sflush_r+0xac>
 80098fa:	0793      	lsls	r3, r2, #30
 80098fc:	bf18      	it	ne
 80098fe:	2300      	movne	r3, #0
 8009900:	680e      	ldr	r6, [r1, #0]
 8009902:	bf08      	it	eq
 8009904:	694b      	ldreq	r3, [r1, #20]
 8009906:	1bf6      	subs	r6, r6, r7
 8009908:	600f      	str	r7, [r1, #0]
 800990a:	608b      	str	r3, [r1, #8]
 800990c:	2e00      	cmp	r6, #0
 800990e:	ddeb      	ble.n	80098e8 <__sflush_r+0xac>
 8009910:	4633      	mov	r3, r6
 8009912:	463a      	mov	r2, r7
 8009914:	4628      	mov	r0, r5
 8009916:	6a21      	ldr	r1, [r4, #32]
 8009918:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800991c:	47e0      	blx	ip
 800991e:	2800      	cmp	r0, #0
 8009920:	dc07      	bgt.n	8009932 <__sflush_r+0xf6>
 8009922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800992a:	f04f 30ff 	mov.w	r0, #4294967295
 800992e:	81a3      	strh	r3, [r4, #12]
 8009930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009932:	4407      	add	r7, r0
 8009934:	1a36      	subs	r6, r6, r0
 8009936:	e7e9      	b.n	800990c <__sflush_r+0xd0>
 8009938:	dfbffffe 	.word	0xdfbffffe

0800993c <_fflush_r>:
 800993c:	b538      	push	{r3, r4, r5, lr}
 800993e:	690b      	ldr	r3, [r1, #16]
 8009940:	4605      	mov	r5, r0
 8009942:	460c      	mov	r4, r1
 8009944:	b913      	cbnz	r3, 800994c <_fflush_r+0x10>
 8009946:	2500      	movs	r5, #0
 8009948:	4628      	mov	r0, r5
 800994a:	bd38      	pop	{r3, r4, r5, pc}
 800994c:	b118      	cbz	r0, 8009956 <_fflush_r+0x1a>
 800994e:	6a03      	ldr	r3, [r0, #32]
 8009950:	b90b      	cbnz	r3, 8009956 <_fflush_r+0x1a>
 8009952:	f7fd fa7d 	bl	8006e50 <__sinit>
 8009956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d0f3      	beq.n	8009946 <_fflush_r+0xa>
 800995e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009960:	07d0      	lsls	r0, r2, #31
 8009962:	d404      	bmi.n	800996e <_fflush_r+0x32>
 8009964:	0599      	lsls	r1, r3, #22
 8009966:	d402      	bmi.n	800996e <_fflush_r+0x32>
 8009968:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800996a:	f7fd fb88 	bl	800707e <__retarget_lock_acquire_recursive>
 800996e:	4628      	mov	r0, r5
 8009970:	4621      	mov	r1, r4
 8009972:	f7ff ff63 	bl	800983c <__sflush_r>
 8009976:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009978:	4605      	mov	r5, r0
 800997a:	07da      	lsls	r2, r3, #31
 800997c:	d4e4      	bmi.n	8009948 <_fflush_r+0xc>
 800997e:	89a3      	ldrh	r3, [r4, #12]
 8009980:	059b      	lsls	r3, r3, #22
 8009982:	d4e1      	bmi.n	8009948 <_fflush_r+0xc>
 8009984:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009986:	f7fd fb7b 	bl	8007080 <__retarget_lock_release_recursive>
 800998a:	e7dd      	b.n	8009948 <_fflush_r+0xc>

0800998c <memmove>:
 800998c:	4288      	cmp	r0, r1
 800998e:	b510      	push	{r4, lr}
 8009990:	eb01 0402 	add.w	r4, r1, r2
 8009994:	d902      	bls.n	800999c <memmove+0x10>
 8009996:	4284      	cmp	r4, r0
 8009998:	4623      	mov	r3, r4
 800999a:	d807      	bhi.n	80099ac <memmove+0x20>
 800999c:	1e43      	subs	r3, r0, #1
 800999e:	42a1      	cmp	r1, r4
 80099a0:	d008      	beq.n	80099b4 <memmove+0x28>
 80099a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099aa:	e7f8      	b.n	800999e <memmove+0x12>
 80099ac:	4601      	mov	r1, r0
 80099ae:	4402      	add	r2, r0
 80099b0:	428a      	cmp	r2, r1
 80099b2:	d100      	bne.n	80099b6 <memmove+0x2a>
 80099b4:	bd10      	pop	{r4, pc}
 80099b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80099be:	e7f7      	b.n	80099b0 <memmove+0x24>

080099c0 <strncmp>:
 80099c0:	b510      	push	{r4, lr}
 80099c2:	b16a      	cbz	r2, 80099e0 <strncmp+0x20>
 80099c4:	3901      	subs	r1, #1
 80099c6:	1884      	adds	r4, r0, r2
 80099c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099cc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d103      	bne.n	80099dc <strncmp+0x1c>
 80099d4:	42a0      	cmp	r0, r4
 80099d6:	d001      	beq.n	80099dc <strncmp+0x1c>
 80099d8:	2a00      	cmp	r2, #0
 80099da:	d1f5      	bne.n	80099c8 <strncmp+0x8>
 80099dc:	1ad0      	subs	r0, r2, r3
 80099de:	bd10      	pop	{r4, pc}
 80099e0:	4610      	mov	r0, r2
 80099e2:	e7fc      	b.n	80099de <strncmp+0x1e>

080099e4 <_sbrk_r>:
 80099e4:	b538      	push	{r3, r4, r5, lr}
 80099e6:	2300      	movs	r3, #0
 80099e8:	4d05      	ldr	r5, [pc, #20]	@ (8009a00 <_sbrk_r+0x1c>)
 80099ea:	4604      	mov	r4, r0
 80099ec:	4608      	mov	r0, r1
 80099ee:	602b      	str	r3, [r5, #0]
 80099f0:	f7f9 f878 	bl	8002ae4 <_sbrk>
 80099f4:	1c43      	adds	r3, r0, #1
 80099f6:	d102      	bne.n	80099fe <_sbrk_r+0x1a>
 80099f8:	682b      	ldr	r3, [r5, #0]
 80099fa:	b103      	cbz	r3, 80099fe <_sbrk_r+0x1a>
 80099fc:	6023      	str	r3, [r4, #0]
 80099fe:	bd38      	pop	{r3, r4, r5, pc}
 8009a00:	20000704 	.word	0x20000704

08009a04 <memcpy>:
 8009a04:	440a      	add	r2, r1
 8009a06:	4291      	cmp	r1, r2
 8009a08:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a0c:	d100      	bne.n	8009a10 <memcpy+0xc>
 8009a0e:	4770      	bx	lr
 8009a10:	b510      	push	{r4, lr}
 8009a12:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a16:	4291      	cmp	r1, r2
 8009a18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a1c:	d1f9      	bne.n	8009a12 <memcpy+0xe>
 8009a1e:	bd10      	pop	{r4, pc}

08009a20 <nan>:
 8009a20:	2000      	movs	r0, #0
 8009a22:	4901      	ldr	r1, [pc, #4]	@ (8009a28 <nan+0x8>)
 8009a24:	4770      	bx	lr
 8009a26:	bf00      	nop
 8009a28:	7ff80000 	.word	0x7ff80000

08009a2c <__assert_func>:
 8009a2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a2e:	4614      	mov	r4, r2
 8009a30:	461a      	mov	r2, r3
 8009a32:	4b09      	ldr	r3, [pc, #36]	@ (8009a58 <__assert_func+0x2c>)
 8009a34:	4605      	mov	r5, r0
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	68d8      	ldr	r0, [r3, #12]
 8009a3a:	b954      	cbnz	r4, 8009a52 <__assert_func+0x26>
 8009a3c:	4b07      	ldr	r3, [pc, #28]	@ (8009a5c <__assert_func+0x30>)
 8009a3e:	461c      	mov	r4, r3
 8009a40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a44:	9100      	str	r1, [sp, #0]
 8009a46:	462b      	mov	r3, r5
 8009a48:	4905      	ldr	r1, [pc, #20]	@ (8009a60 <__assert_func+0x34>)
 8009a4a:	f000 fba7 	bl	800a19c <fiprintf>
 8009a4e:	f000 fbb7 	bl	800a1c0 <abort>
 8009a52:	4b04      	ldr	r3, [pc, #16]	@ (8009a64 <__assert_func+0x38>)
 8009a54:	e7f4      	b.n	8009a40 <__assert_func+0x14>
 8009a56:	bf00      	nop
 8009a58:	20000018 	.word	0x20000018
 8009a5c:	0800ab25 	.word	0x0800ab25
 8009a60:	0800aaf7 	.word	0x0800aaf7
 8009a64:	0800aaea 	.word	0x0800aaea

08009a68 <_calloc_r>:
 8009a68:	b570      	push	{r4, r5, r6, lr}
 8009a6a:	fba1 5402 	umull	r5, r4, r1, r2
 8009a6e:	b93c      	cbnz	r4, 8009a80 <_calloc_r+0x18>
 8009a70:	4629      	mov	r1, r5
 8009a72:	f7fe f9db 	bl	8007e2c <_malloc_r>
 8009a76:	4606      	mov	r6, r0
 8009a78:	b928      	cbnz	r0, 8009a86 <_calloc_r+0x1e>
 8009a7a:	2600      	movs	r6, #0
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	bd70      	pop	{r4, r5, r6, pc}
 8009a80:	220c      	movs	r2, #12
 8009a82:	6002      	str	r2, [r0, #0]
 8009a84:	e7f9      	b.n	8009a7a <_calloc_r+0x12>
 8009a86:	462a      	mov	r2, r5
 8009a88:	4621      	mov	r1, r4
 8009a8a:	f7fd fa7a 	bl	8006f82 <memset>
 8009a8e:	e7f5      	b.n	8009a7c <_calloc_r+0x14>

08009a90 <rshift>:
 8009a90:	6903      	ldr	r3, [r0, #16]
 8009a92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a96:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009a9a:	f100 0414 	add.w	r4, r0, #20
 8009a9e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009aa2:	dd46      	ble.n	8009b32 <rshift+0xa2>
 8009aa4:	f011 011f 	ands.w	r1, r1, #31
 8009aa8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009aac:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009ab0:	d10c      	bne.n	8009acc <rshift+0x3c>
 8009ab2:	4629      	mov	r1, r5
 8009ab4:	f100 0710 	add.w	r7, r0, #16
 8009ab8:	42b1      	cmp	r1, r6
 8009aba:	d335      	bcc.n	8009b28 <rshift+0x98>
 8009abc:	1a9b      	subs	r3, r3, r2
 8009abe:	009b      	lsls	r3, r3, #2
 8009ac0:	1eea      	subs	r2, r5, #3
 8009ac2:	4296      	cmp	r6, r2
 8009ac4:	bf38      	it	cc
 8009ac6:	2300      	movcc	r3, #0
 8009ac8:	4423      	add	r3, r4
 8009aca:	e015      	b.n	8009af8 <rshift+0x68>
 8009acc:	46a1      	mov	r9, r4
 8009ace:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009ad2:	f1c1 0820 	rsb	r8, r1, #32
 8009ad6:	40cf      	lsrs	r7, r1
 8009ad8:	f105 0e04 	add.w	lr, r5, #4
 8009adc:	4576      	cmp	r6, lr
 8009ade:	46f4      	mov	ip, lr
 8009ae0:	d816      	bhi.n	8009b10 <rshift+0x80>
 8009ae2:	1a9a      	subs	r2, r3, r2
 8009ae4:	0092      	lsls	r2, r2, #2
 8009ae6:	3a04      	subs	r2, #4
 8009ae8:	3501      	adds	r5, #1
 8009aea:	42ae      	cmp	r6, r5
 8009aec:	bf38      	it	cc
 8009aee:	2200      	movcc	r2, #0
 8009af0:	18a3      	adds	r3, r4, r2
 8009af2:	50a7      	str	r7, [r4, r2]
 8009af4:	b107      	cbz	r7, 8009af8 <rshift+0x68>
 8009af6:	3304      	adds	r3, #4
 8009af8:	42a3      	cmp	r3, r4
 8009afa:	eba3 0204 	sub.w	r2, r3, r4
 8009afe:	bf08      	it	eq
 8009b00:	2300      	moveq	r3, #0
 8009b02:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009b06:	6102      	str	r2, [r0, #16]
 8009b08:	bf08      	it	eq
 8009b0a:	6143      	streq	r3, [r0, #20]
 8009b0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b10:	f8dc c000 	ldr.w	ip, [ip]
 8009b14:	fa0c fc08 	lsl.w	ip, ip, r8
 8009b18:	ea4c 0707 	orr.w	r7, ip, r7
 8009b1c:	f849 7b04 	str.w	r7, [r9], #4
 8009b20:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b24:	40cf      	lsrs	r7, r1
 8009b26:	e7d9      	b.n	8009adc <rshift+0x4c>
 8009b28:	f851 cb04 	ldr.w	ip, [r1], #4
 8009b2c:	f847 cf04 	str.w	ip, [r7, #4]!
 8009b30:	e7c2      	b.n	8009ab8 <rshift+0x28>
 8009b32:	4623      	mov	r3, r4
 8009b34:	e7e0      	b.n	8009af8 <rshift+0x68>

08009b36 <__hexdig_fun>:
 8009b36:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009b3a:	2b09      	cmp	r3, #9
 8009b3c:	d802      	bhi.n	8009b44 <__hexdig_fun+0xe>
 8009b3e:	3820      	subs	r0, #32
 8009b40:	b2c0      	uxtb	r0, r0
 8009b42:	4770      	bx	lr
 8009b44:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009b48:	2b05      	cmp	r3, #5
 8009b4a:	d801      	bhi.n	8009b50 <__hexdig_fun+0x1a>
 8009b4c:	3847      	subs	r0, #71	@ 0x47
 8009b4e:	e7f7      	b.n	8009b40 <__hexdig_fun+0xa>
 8009b50:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009b54:	2b05      	cmp	r3, #5
 8009b56:	d801      	bhi.n	8009b5c <__hexdig_fun+0x26>
 8009b58:	3827      	subs	r0, #39	@ 0x27
 8009b5a:	e7f1      	b.n	8009b40 <__hexdig_fun+0xa>
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	4770      	bx	lr

08009b60 <__gethex>:
 8009b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b64:	468a      	mov	sl, r1
 8009b66:	4690      	mov	r8, r2
 8009b68:	b085      	sub	sp, #20
 8009b6a:	9302      	str	r3, [sp, #8]
 8009b6c:	680b      	ldr	r3, [r1, #0]
 8009b6e:	9001      	str	r0, [sp, #4]
 8009b70:	1c9c      	adds	r4, r3, #2
 8009b72:	46a1      	mov	r9, r4
 8009b74:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009b78:	2830      	cmp	r0, #48	@ 0x30
 8009b7a:	d0fa      	beq.n	8009b72 <__gethex+0x12>
 8009b7c:	eba9 0303 	sub.w	r3, r9, r3
 8009b80:	f1a3 0b02 	sub.w	fp, r3, #2
 8009b84:	f7ff ffd7 	bl	8009b36 <__hexdig_fun>
 8009b88:	4605      	mov	r5, r0
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	d168      	bne.n	8009c60 <__gethex+0x100>
 8009b8e:	2201      	movs	r2, #1
 8009b90:	4648      	mov	r0, r9
 8009b92:	499f      	ldr	r1, [pc, #636]	@ (8009e10 <__gethex+0x2b0>)
 8009b94:	f7ff ff14 	bl	80099c0 <strncmp>
 8009b98:	4607      	mov	r7, r0
 8009b9a:	2800      	cmp	r0, #0
 8009b9c:	d167      	bne.n	8009c6e <__gethex+0x10e>
 8009b9e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009ba2:	4626      	mov	r6, r4
 8009ba4:	f7ff ffc7 	bl	8009b36 <__hexdig_fun>
 8009ba8:	2800      	cmp	r0, #0
 8009baa:	d062      	beq.n	8009c72 <__gethex+0x112>
 8009bac:	4623      	mov	r3, r4
 8009bae:	7818      	ldrb	r0, [r3, #0]
 8009bb0:	4699      	mov	r9, r3
 8009bb2:	2830      	cmp	r0, #48	@ 0x30
 8009bb4:	f103 0301 	add.w	r3, r3, #1
 8009bb8:	d0f9      	beq.n	8009bae <__gethex+0x4e>
 8009bba:	f7ff ffbc 	bl	8009b36 <__hexdig_fun>
 8009bbe:	fab0 f580 	clz	r5, r0
 8009bc2:	f04f 0b01 	mov.w	fp, #1
 8009bc6:	096d      	lsrs	r5, r5, #5
 8009bc8:	464a      	mov	r2, r9
 8009bca:	4616      	mov	r6, r2
 8009bcc:	7830      	ldrb	r0, [r6, #0]
 8009bce:	3201      	adds	r2, #1
 8009bd0:	f7ff ffb1 	bl	8009b36 <__hexdig_fun>
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	d1f8      	bne.n	8009bca <__gethex+0x6a>
 8009bd8:	2201      	movs	r2, #1
 8009bda:	4630      	mov	r0, r6
 8009bdc:	498c      	ldr	r1, [pc, #560]	@ (8009e10 <__gethex+0x2b0>)
 8009bde:	f7ff feef 	bl	80099c0 <strncmp>
 8009be2:	2800      	cmp	r0, #0
 8009be4:	d13f      	bne.n	8009c66 <__gethex+0x106>
 8009be6:	b944      	cbnz	r4, 8009bfa <__gethex+0x9a>
 8009be8:	1c74      	adds	r4, r6, #1
 8009bea:	4622      	mov	r2, r4
 8009bec:	4616      	mov	r6, r2
 8009bee:	7830      	ldrb	r0, [r6, #0]
 8009bf0:	3201      	adds	r2, #1
 8009bf2:	f7ff ffa0 	bl	8009b36 <__hexdig_fun>
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	d1f8      	bne.n	8009bec <__gethex+0x8c>
 8009bfa:	1ba4      	subs	r4, r4, r6
 8009bfc:	00a7      	lsls	r7, r4, #2
 8009bfe:	7833      	ldrb	r3, [r6, #0]
 8009c00:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009c04:	2b50      	cmp	r3, #80	@ 0x50
 8009c06:	d13e      	bne.n	8009c86 <__gethex+0x126>
 8009c08:	7873      	ldrb	r3, [r6, #1]
 8009c0a:	2b2b      	cmp	r3, #43	@ 0x2b
 8009c0c:	d033      	beq.n	8009c76 <__gethex+0x116>
 8009c0e:	2b2d      	cmp	r3, #45	@ 0x2d
 8009c10:	d034      	beq.n	8009c7c <__gethex+0x11c>
 8009c12:	2400      	movs	r4, #0
 8009c14:	1c71      	adds	r1, r6, #1
 8009c16:	7808      	ldrb	r0, [r1, #0]
 8009c18:	f7ff ff8d 	bl	8009b36 <__hexdig_fun>
 8009c1c:	1e43      	subs	r3, r0, #1
 8009c1e:	b2db      	uxtb	r3, r3
 8009c20:	2b18      	cmp	r3, #24
 8009c22:	d830      	bhi.n	8009c86 <__gethex+0x126>
 8009c24:	f1a0 0210 	sub.w	r2, r0, #16
 8009c28:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009c2c:	f7ff ff83 	bl	8009b36 <__hexdig_fun>
 8009c30:	f100 3cff 	add.w	ip, r0, #4294967295
 8009c34:	fa5f fc8c 	uxtb.w	ip, ip
 8009c38:	f1bc 0f18 	cmp.w	ip, #24
 8009c3c:	f04f 030a 	mov.w	r3, #10
 8009c40:	d91e      	bls.n	8009c80 <__gethex+0x120>
 8009c42:	b104      	cbz	r4, 8009c46 <__gethex+0xe6>
 8009c44:	4252      	negs	r2, r2
 8009c46:	4417      	add	r7, r2
 8009c48:	f8ca 1000 	str.w	r1, [sl]
 8009c4c:	b1ed      	cbz	r5, 8009c8a <__gethex+0x12a>
 8009c4e:	f1bb 0f00 	cmp.w	fp, #0
 8009c52:	bf0c      	ite	eq
 8009c54:	2506      	moveq	r5, #6
 8009c56:	2500      	movne	r5, #0
 8009c58:	4628      	mov	r0, r5
 8009c5a:	b005      	add	sp, #20
 8009c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c60:	2500      	movs	r5, #0
 8009c62:	462c      	mov	r4, r5
 8009c64:	e7b0      	b.n	8009bc8 <__gethex+0x68>
 8009c66:	2c00      	cmp	r4, #0
 8009c68:	d1c7      	bne.n	8009bfa <__gethex+0x9a>
 8009c6a:	4627      	mov	r7, r4
 8009c6c:	e7c7      	b.n	8009bfe <__gethex+0x9e>
 8009c6e:	464e      	mov	r6, r9
 8009c70:	462f      	mov	r7, r5
 8009c72:	2501      	movs	r5, #1
 8009c74:	e7c3      	b.n	8009bfe <__gethex+0x9e>
 8009c76:	2400      	movs	r4, #0
 8009c78:	1cb1      	adds	r1, r6, #2
 8009c7a:	e7cc      	b.n	8009c16 <__gethex+0xb6>
 8009c7c:	2401      	movs	r4, #1
 8009c7e:	e7fb      	b.n	8009c78 <__gethex+0x118>
 8009c80:	fb03 0002 	mla	r0, r3, r2, r0
 8009c84:	e7ce      	b.n	8009c24 <__gethex+0xc4>
 8009c86:	4631      	mov	r1, r6
 8009c88:	e7de      	b.n	8009c48 <__gethex+0xe8>
 8009c8a:	4629      	mov	r1, r5
 8009c8c:	eba6 0309 	sub.w	r3, r6, r9
 8009c90:	3b01      	subs	r3, #1
 8009c92:	2b07      	cmp	r3, #7
 8009c94:	dc0a      	bgt.n	8009cac <__gethex+0x14c>
 8009c96:	9801      	ldr	r0, [sp, #4]
 8009c98:	f7fe f954 	bl	8007f44 <_Balloc>
 8009c9c:	4604      	mov	r4, r0
 8009c9e:	b940      	cbnz	r0, 8009cb2 <__gethex+0x152>
 8009ca0:	4602      	mov	r2, r0
 8009ca2:	21e4      	movs	r1, #228	@ 0xe4
 8009ca4:	4b5b      	ldr	r3, [pc, #364]	@ (8009e14 <__gethex+0x2b4>)
 8009ca6:	485c      	ldr	r0, [pc, #368]	@ (8009e18 <__gethex+0x2b8>)
 8009ca8:	f7ff fec0 	bl	8009a2c <__assert_func>
 8009cac:	3101      	adds	r1, #1
 8009cae:	105b      	asrs	r3, r3, #1
 8009cb0:	e7ef      	b.n	8009c92 <__gethex+0x132>
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	f100 0a14 	add.w	sl, r0, #20
 8009cb8:	4655      	mov	r5, sl
 8009cba:	469b      	mov	fp, r3
 8009cbc:	45b1      	cmp	r9, r6
 8009cbe:	d337      	bcc.n	8009d30 <__gethex+0x1d0>
 8009cc0:	f845 bb04 	str.w	fp, [r5], #4
 8009cc4:	eba5 050a 	sub.w	r5, r5, sl
 8009cc8:	10ad      	asrs	r5, r5, #2
 8009cca:	6125      	str	r5, [r4, #16]
 8009ccc:	4658      	mov	r0, fp
 8009cce:	f7fe fa2b 	bl	8008128 <__hi0bits>
 8009cd2:	016d      	lsls	r5, r5, #5
 8009cd4:	f8d8 6000 	ldr.w	r6, [r8]
 8009cd8:	1a2d      	subs	r5, r5, r0
 8009cda:	42b5      	cmp	r5, r6
 8009cdc:	dd54      	ble.n	8009d88 <__gethex+0x228>
 8009cde:	1bad      	subs	r5, r5, r6
 8009ce0:	4629      	mov	r1, r5
 8009ce2:	4620      	mov	r0, r4
 8009ce4:	f7fe fdb3 	bl	800884e <__any_on>
 8009ce8:	4681      	mov	r9, r0
 8009cea:	b178      	cbz	r0, 8009d0c <__gethex+0x1ac>
 8009cec:	f04f 0901 	mov.w	r9, #1
 8009cf0:	1e6b      	subs	r3, r5, #1
 8009cf2:	1159      	asrs	r1, r3, #5
 8009cf4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009cf8:	f003 021f 	and.w	r2, r3, #31
 8009cfc:	fa09 f202 	lsl.w	r2, r9, r2
 8009d00:	420a      	tst	r2, r1
 8009d02:	d003      	beq.n	8009d0c <__gethex+0x1ac>
 8009d04:	454b      	cmp	r3, r9
 8009d06:	dc36      	bgt.n	8009d76 <__gethex+0x216>
 8009d08:	f04f 0902 	mov.w	r9, #2
 8009d0c:	4629      	mov	r1, r5
 8009d0e:	4620      	mov	r0, r4
 8009d10:	f7ff febe 	bl	8009a90 <rshift>
 8009d14:	442f      	add	r7, r5
 8009d16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d1a:	42bb      	cmp	r3, r7
 8009d1c:	da42      	bge.n	8009da4 <__gethex+0x244>
 8009d1e:	4621      	mov	r1, r4
 8009d20:	9801      	ldr	r0, [sp, #4]
 8009d22:	f7fe f94f 	bl	8007fc4 <_Bfree>
 8009d26:	2300      	movs	r3, #0
 8009d28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d2a:	25a3      	movs	r5, #163	@ 0xa3
 8009d2c:	6013      	str	r3, [r2, #0]
 8009d2e:	e793      	b.n	8009c58 <__gethex+0xf8>
 8009d30:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009d34:	2a2e      	cmp	r2, #46	@ 0x2e
 8009d36:	d012      	beq.n	8009d5e <__gethex+0x1fe>
 8009d38:	2b20      	cmp	r3, #32
 8009d3a:	d104      	bne.n	8009d46 <__gethex+0x1e6>
 8009d3c:	f845 bb04 	str.w	fp, [r5], #4
 8009d40:	f04f 0b00 	mov.w	fp, #0
 8009d44:	465b      	mov	r3, fp
 8009d46:	7830      	ldrb	r0, [r6, #0]
 8009d48:	9303      	str	r3, [sp, #12]
 8009d4a:	f7ff fef4 	bl	8009b36 <__hexdig_fun>
 8009d4e:	9b03      	ldr	r3, [sp, #12]
 8009d50:	f000 000f 	and.w	r0, r0, #15
 8009d54:	4098      	lsls	r0, r3
 8009d56:	ea4b 0b00 	orr.w	fp, fp, r0
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	e7ae      	b.n	8009cbc <__gethex+0x15c>
 8009d5e:	45b1      	cmp	r9, r6
 8009d60:	d8ea      	bhi.n	8009d38 <__gethex+0x1d8>
 8009d62:	2201      	movs	r2, #1
 8009d64:	4630      	mov	r0, r6
 8009d66:	492a      	ldr	r1, [pc, #168]	@ (8009e10 <__gethex+0x2b0>)
 8009d68:	9303      	str	r3, [sp, #12]
 8009d6a:	f7ff fe29 	bl	80099c0 <strncmp>
 8009d6e:	9b03      	ldr	r3, [sp, #12]
 8009d70:	2800      	cmp	r0, #0
 8009d72:	d1e1      	bne.n	8009d38 <__gethex+0x1d8>
 8009d74:	e7a2      	b.n	8009cbc <__gethex+0x15c>
 8009d76:	4620      	mov	r0, r4
 8009d78:	1ea9      	subs	r1, r5, #2
 8009d7a:	f7fe fd68 	bl	800884e <__any_on>
 8009d7e:	2800      	cmp	r0, #0
 8009d80:	d0c2      	beq.n	8009d08 <__gethex+0x1a8>
 8009d82:	f04f 0903 	mov.w	r9, #3
 8009d86:	e7c1      	b.n	8009d0c <__gethex+0x1ac>
 8009d88:	da09      	bge.n	8009d9e <__gethex+0x23e>
 8009d8a:	1b75      	subs	r5, r6, r5
 8009d8c:	4621      	mov	r1, r4
 8009d8e:	462a      	mov	r2, r5
 8009d90:	9801      	ldr	r0, [sp, #4]
 8009d92:	f7fe fb2d 	bl	80083f0 <__lshift>
 8009d96:	4604      	mov	r4, r0
 8009d98:	1b7f      	subs	r7, r7, r5
 8009d9a:	f100 0a14 	add.w	sl, r0, #20
 8009d9e:	f04f 0900 	mov.w	r9, #0
 8009da2:	e7b8      	b.n	8009d16 <__gethex+0x1b6>
 8009da4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009da8:	42bd      	cmp	r5, r7
 8009daa:	dd6f      	ble.n	8009e8c <__gethex+0x32c>
 8009dac:	1bed      	subs	r5, r5, r7
 8009dae:	42ae      	cmp	r6, r5
 8009db0:	dc34      	bgt.n	8009e1c <__gethex+0x2bc>
 8009db2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009db6:	2b02      	cmp	r3, #2
 8009db8:	d022      	beq.n	8009e00 <__gethex+0x2a0>
 8009dba:	2b03      	cmp	r3, #3
 8009dbc:	d024      	beq.n	8009e08 <__gethex+0x2a8>
 8009dbe:	2b01      	cmp	r3, #1
 8009dc0:	d115      	bne.n	8009dee <__gethex+0x28e>
 8009dc2:	42ae      	cmp	r6, r5
 8009dc4:	d113      	bne.n	8009dee <__gethex+0x28e>
 8009dc6:	2e01      	cmp	r6, #1
 8009dc8:	d10b      	bne.n	8009de2 <__gethex+0x282>
 8009dca:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009dce:	9a02      	ldr	r2, [sp, #8]
 8009dd0:	2562      	movs	r5, #98	@ 0x62
 8009dd2:	6013      	str	r3, [r2, #0]
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	6123      	str	r3, [r4, #16]
 8009dd8:	f8ca 3000 	str.w	r3, [sl]
 8009ddc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009dde:	601c      	str	r4, [r3, #0]
 8009de0:	e73a      	b.n	8009c58 <__gethex+0xf8>
 8009de2:	4620      	mov	r0, r4
 8009de4:	1e71      	subs	r1, r6, #1
 8009de6:	f7fe fd32 	bl	800884e <__any_on>
 8009dea:	2800      	cmp	r0, #0
 8009dec:	d1ed      	bne.n	8009dca <__gethex+0x26a>
 8009dee:	4621      	mov	r1, r4
 8009df0:	9801      	ldr	r0, [sp, #4]
 8009df2:	f7fe f8e7 	bl	8007fc4 <_Bfree>
 8009df6:	2300      	movs	r3, #0
 8009df8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dfa:	2550      	movs	r5, #80	@ 0x50
 8009dfc:	6013      	str	r3, [r2, #0]
 8009dfe:	e72b      	b.n	8009c58 <__gethex+0xf8>
 8009e00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d1f3      	bne.n	8009dee <__gethex+0x28e>
 8009e06:	e7e0      	b.n	8009dca <__gethex+0x26a>
 8009e08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d1dd      	bne.n	8009dca <__gethex+0x26a>
 8009e0e:	e7ee      	b.n	8009dee <__gethex+0x28e>
 8009e10:	0800a978 	.word	0x0800a978
 8009e14:	0800a80f 	.word	0x0800a80f
 8009e18:	0800ab26 	.word	0x0800ab26
 8009e1c:	1e6f      	subs	r7, r5, #1
 8009e1e:	f1b9 0f00 	cmp.w	r9, #0
 8009e22:	d130      	bne.n	8009e86 <__gethex+0x326>
 8009e24:	b127      	cbz	r7, 8009e30 <__gethex+0x2d0>
 8009e26:	4639      	mov	r1, r7
 8009e28:	4620      	mov	r0, r4
 8009e2a:	f7fe fd10 	bl	800884e <__any_on>
 8009e2e:	4681      	mov	r9, r0
 8009e30:	2301      	movs	r3, #1
 8009e32:	4629      	mov	r1, r5
 8009e34:	1b76      	subs	r6, r6, r5
 8009e36:	2502      	movs	r5, #2
 8009e38:	117a      	asrs	r2, r7, #5
 8009e3a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009e3e:	f007 071f 	and.w	r7, r7, #31
 8009e42:	40bb      	lsls	r3, r7
 8009e44:	4213      	tst	r3, r2
 8009e46:	4620      	mov	r0, r4
 8009e48:	bf18      	it	ne
 8009e4a:	f049 0902 	orrne.w	r9, r9, #2
 8009e4e:	f7ff fe1f 	bl	8009a90 <rshift>
 8009e52:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009e56:	f1b9 0f00 	cmp.w	r9, #0
 8009e5a:	d047      	beq.n	8009eec <__gethex+0x38c>
 8009e5c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009e60:	2b02      	cmp	r3, #2
 8009e62:	d015      	beq.n	8009e90 <__gethex+0x330>
 8009e64:	2b03      	cmp	r3, #3
 8009e66:	d017      	beq.n	8009e98 <__gethex+0x338>
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	d109      	bne.n	8009e80 <__gethex+0x320>
 8009e6c:	f019 0f02 	tst.w	r9, #2
 8009e70:	d006      	beq.n	8009e80 <__gethex+0x320>
 8009e72:	f8da 3000 	ldr.w	r3, [sl]
 8009e76:	ea49 0903 	orr.w	r9, r9, r3
 8009e7a:	f019 0f01 	tst.w	r9, #1
 8009e7e:	d10e      	bne.n	8009e9e <__gethex+0x33e>
 8009e80:	f045 0510 	orr.w	r5, r5, #16
 8009e84:	e032      	b.n	8009eec <__gethex+0x38c>
 8009e86:	f04f 0901 	mov.w	r9, #1
 8009e8a:	e7d1      	b.n	8009e30 <__gethex+0x2d0>
 8009e8c:	2501      	movs	r5, #1
 8009e8e:	e7e2      	b.n	8009e56 <__gethex+0x2f6>
 8009e90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e92:	f1c3 0301 	rsb	r3, r3, #1
 8009e96:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009e98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d0f0      	beq.n	8009e80 <__gethex+0x320>
 8009e9e:	f04f 0c00 	mov.w	ip, #0
 8009ea2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009ea6:	f104 0314 	add.w	r3, r4, #20
 8009eaa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009eae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eb8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009ebc:	d01b      	beq.n	8009ef6 <__gethex+0x396>
 8009ebe:	3201      	adds	r2, #1
 8009ec0:	6002      	str	r2, [r0, #0]
 8009ec2:	2d02      	cmp	r5, #2
 8009ec4:	f104 0314 	add.w	r3, r4, #20
 8009ec8:	d13c      	bne.n	8009f44 <__gethex+0x3e4>
 8009eca:	f8d8 2000 	ldr.w	r2, [r8]
 8009ece:	3a01      	subs	r2, #1
 8009ed0:	42b2      	cmp	r2, r6
 8009ed2:	d109      	bne.n	8009ee8 <__gethex+0x388>
 8009ed4:	2201      	movs	r2, #1
 8009ed6:	1171      	asrs	r1, r6, #5
 8009ed8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009edc:	f006 061f 	and.w	r6, r6, #31
 8009ee0:	fa02 f606 	lsl.w	r6, r2, r6
 8009ee4:	421e      	tst	r6, r3
 8009ee6:	d13a      	bne.n	8009f5e <__gethex+0x3fe>
 8009ee8:	f045 0520 	orr.w	r5, r5, #32
 8009eec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009eee:	601c      	str	r4, [r3, #0]
 8009ef0:	9b02      	ldr	r3, [sp, #8]
 8009ef2:	601f      	str	r7, [r3, #0]
 8009ef4:	e6b0      	b.n	8009c58 <__gethex+0xf8>
 8009ef6:	4299      	cmp	r1, r3
 8009ef8:	f843 cc04 	str.w	ip, [r3, #-4]
 8009efc:	d8d9      	bhi.n	8009eb2 <__gethex+0x352>
 8009efe:	68a3      	ldr	r3, [r4, #8]
 8009f00:	459b      	cmp	fp, r3
 8009f02:	db17      	blt.n	8009f34 <__gethex+0x3d4>
 8009f04:	6861      	ldr	r1, [r4, #4]
 8009f06:	9801      	ldr	r0, [sp, #4]
 8009f08:	3101      	adds	r1, #1
 8009f0a:	f7fe f81b 	bl	8007f44 <_Balloc>
 8009f0e:	4681      	mov	r9, r0
 8009f10:	b918      	cbnz	r0, 8009f1a <__gethex+0x3ba>
 8009f12:	4602      	mov	r2, r0
 8009f14:	2184      	movs	r1, #132	@ 0x84
 8009f16:	4b19      	ldr	r3, [pc, #100]	@ (8009f7c <__gethex+0x41c>)
 8009f18:	e6c5      	b.n	8009ca6 <__gethex+0x146>
 8009f1a:	6922      	ldr	r2, [r4, #16]
 8009f1c:	f104 010c 	add.w	r1, r4, #12
 8009f20:	3202      	adds	r2, #2
 8009f22:	0092      	lsls	r2, r2, #2
 8009f24:	300c      	adds	r0, #12
 8009f26:	f7ff fd6d 	bl	8009a04 <memcpy>
 8009f2a:	4621      	mov	r1, r4
 8009f2c:	9801      	ldr	r0, [sp, #4]
 8009f2e:	f7fe f849 	bl	8007fc4 <_Bfree>
 8009f32:	464c      	mov	r4, r9
 8009f34:	6923      	ldr	r3, [r4, #16]
 8009f36:	1c5a      	adds	r2, r3, #1
 8009f38:	6122      	str	r2, [r4, #16]
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009f40:	615a      	str	r2, [r3, #20]
 8009f42:	e7be      	b.n	8009ec2 <__gethex+0x362>
 8009f44:	6922      	ldr	r2, [r4, #16]
 8009f46:	455a      	cmp	r2, fp
 8009f48:	dd0b      	ble.n	8009f62 <__gethex+0x402>
 8009f4a:	2101      	movs	r1, #1
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	f7ff fd9f 	bl	8009a90 <rshift>
 8009f52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f56:	3701      	adds	r7, #1
 8009f58:	42bb      	cmp	r3, r7
 8009f5a:	f6ff aee0 	blt.w	8009d1e <__gethex+0x1be>
 8009f5e:	2501      	movs	r5, #1
 8009f60:	e7c2      	b.n	8009ee8 <__gethex+0x388>
 8009f62:	f016 061f 	ands.w	r6, r6, #31
 8009f66:	d0fa      	beq.n	8009f5e <__gethex+0x3fe>
 8009f68:	4453      	add	r3, sl
 8009f6a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009f6e:	f7fe f8db 	bl	8008128 <__hi0bits>
 8009f72:	f1c6 0620 	rsb	r6, r6, #32
 8009f76:	42b0      	cmp	r0, r6
 8009f78:	dbe7      	blt.n	8009f4a <__gethex+0x3ea>
 8009f7a:	e7f0      	b.n	8009f5e <__gethex+0x3fe>
 8009f7c:	0800a80f 	.word	0x0800a80f

08009f80 <L_shift>:
 8009f80:	f1c2 0208 	rsb	r2, r2, #8
 8009f84:	0092      	lsls	r2, r2, #2
 8009f86:	b570      	push	{r4, r5, r6, lr}
 8009f88:	f1c2 0620 	rsb	r6, r2, #32
 8009f8c:	6843      	ldr	r3, [r0, #4]
 8009f8e:	6804      	ldr	r4, [r0, #0]
 8009f90:	fa03 f506 	lsl.w	r5, r3, r6
 8009f94:	432c      	orrs	r4, r5
 8009f96:	40d3      	lsrs	r3, r2
 8009f98:	6004      	str	r4, [r0, #0]
 8009f9a:	f840 3f04 	str.w	r3, [r0, #4]!
 8009f9e:	4288      	cmp	r0, r1
 8009fa0:	d3f4      	bcc.n	8009f8c <L_shift+0xc>
 8009fa2:	bd70      	pop	{r4, r5, r6, pc}

08009fa4 <__match>:
 8009fa4:	b530      	push	{r4, r5, lr}
 8009fa6:	6803      	ldr	r3, [r0, #0]
 8009fa8:	3301      	adds	r3, #1
 8009faa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fae:	b914      	cbnz	r4, 8009fb6 <__match+0x12>
 8009fb0:	6003      	str	r3, [r0, #0]
 8009fb2:	2001      	movs	r0, #1
 8009fb4:	bd30      	pop	{r4, r5, pc}
 8009fb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fba:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009fbe:	2d19      	cmp	r5, #25
 8009fc0:	bf98      	it	ls
 8009fc2:	3220      	addls	r2, #32
 8009fc4:	42a2      	cmp	r2, r4
 8009fc6:	d0f0      	beq.n	8009faa <__match+0x6>
 8009fc8:	2000      	movs	r0, #0
 8009fca:	e7f3      	b.n	8009fb4 <__match+0x10>

08009fcc <__hexnan>:
 8009fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd0:	2500      	movs	r5, #0
 8009fd2:	680b      	ldr	r3, [r1, #0]
 8009fd4:	4682      	mov	sl, r0
 8009fd6:	115e      	asrs	r6, r3, #5
 8009fd8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009fdc:	f013 031f 	ands.w	r3, r3, #31
 8009fe0:	bf18      	it	ne
 8009fe2:	3604      	addne	r6, #4
 8009fe4:	1f37      	subs	r7, r6, #4
 8009fe6:	4690      	mov	r8, r2
 8009fe8:	46b9      	mov	r9, r7
 8009fea:	463c      	mov	r4, r7
 8009fec:	46ab      	mov	fp, r5
 8009fee:	b087      	sub	sp, #28
 8009ff0:	6801      	ldr	r1, [r0, #0]
 8009ff2:	9301      	str	r3, [sp, #4]
 8009ff4:	f846 5c04 	str.w	r5, [r6, #-4]
 8009ff8:	9502      	str	r5, [sp, #8]
 8009ffa:	784a      	ldrb	r2, [r1, #1]
 8009ffc:	1c4b      	adds	r3, r1, #1
 8009ffe:	9303      	str	r3, [sp, #12]
 800a000:	b342      	cbz	r2, 800a054 <__hexnan+0x88>
 800a002:	4610      	mov	r0, r2
 800a004:	9105      	str	r1, [sp, #20]
 800a006:	9204      	str	r2, [sp, #16]
 800a008:	f7ff fd95 	bl	8009b36 <__hexdig_fun>
 800a00c:	2800      	cmp	r0, #0
 800a00e:	d151      	bne.n	800a0b4 <__hexnan+0xe8>
 800a010:	9a04      	ldr	r2, [sp, #16]
 800a012:	9905      	ldr	r1, [sp, #20]
 800a014:	2a20      	cmp	r2, #32
 800a016:	d818      	bhi.n	800a04a <__hexnan+0x7e>
 800a018:	9b02      	ldr	r3, [sp, #8]
 800a01a:	459b      	cmp	fp, r3
 800a01c:	dd13      	ble.n	800a046 <__hexnan+0x7a>
 800a01e:	454c      	cmp	r4, r9
 800a020:	d206      	bcs.n	800a030 <__hexnan+0x64>
 800a022:	2d07      	cmp	r5, #7
 800a024:	dc04      	bgt.n	800a030 <__hexnan+0x64>
 800a026:	462a      	mov	r2, r5
 800a028:	4649      	mov	r1, r9
 800a02a:	4620      	mov	r0, r4
 800a02c:	f7ff ffa8 	bl	8009f80 <L_shift>
 800a030:	4544      	cmp	r4, r8
 800a032:	d952      	bls.n	800a0da <__hexnan+0x10e>
 800a034:	2300      	movs	r3, #0
 800a036:	f1a4 0904 	sub.w	r9, r4, #4
 800a03a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a03e:	461d      	mov	r5, r3
 800a040:	464c      	mov	r4, r9
 800a042:	f8cd b008 	str.w	fp, [sp, #8]
 800a046:	9903      	ldr	r1, [sp, #12]
 800a048:	e7d7      	b.n	8009ffa <__hexnan+0x2e>
 800a04a:	2a29      	cmp	r2, #41	@ 0x29
 800a04c:	d157      	bne.n	800a0fe <__hexnan+0x132>
 800a04e:	3102      	adds	r1, #2
 800a050:	f8ca 1000 	str.w	r1, [sl]
 800a054:	f1bb 0f00 	cmp.w	fp, #0
 800a058:	d051      	beq.n	800a0fe <__hexnan+0x132>
 800a05a:	454c      	cmp	r4, r9
 800a05c:	d206      	bcs.n	800a06c <__hexnan+0xa0>
 800a05e:	2d07      	cmp	r5, #7
 800a060:	dc04      	bgt.n	800a06c <__hexnan+0xa0>
 800a062:	462a      	mov	r2, r5
 800a064:	4649      	mov	r1, r9
 800a066:	4620      	mov	r0, r4
 800a068:	f7ff ff8a 	bl	8009f80 <L_shift>
 800a06c:	4544      	cmp	r4, r8
 800a06e:	d936      	bls.n	800a0de <__hexnan+0x112>
 800a070:	4623      	mov	r3, r4
 800a072:	f1a8 0204 	sub.w	r2, r8, #4
 800a076:	f853 1b04 	ldr.w	r1, [r3], #4
 800a07a:	429f      	cmp	r7, r3
 800a07c:	f842 1f04 	str.w	r1, [r2, #4]!
 800a080:	d2f9      	bcs.n	800a076 <__hexnan+0xaa>
 800a082:	1b3b      	subs	r3, r7, r4
 800a084:	f023 0303 	bic.w	r3, r3, #3
 800a088:	3304      	adds	r3, #4
 800a08a:	3401      	adds	r4, #1
 800a08c:	3e03      	subs	r6, #3
 800a08e:	42b4      	cmp	r4, r6
 800a090:	bf88      	it	hi
 800a092:	2304      	movhi	r3, #4
 800a094:	2200      	movs	r2, #0
 800a096:	4443      	add	r3, r8
 800a098:	f843 2b04 	str.w	r2, [r3], #4
 800a09c:	429f      	cmp	r7, r3
 800a09e:	d2fb      	bcs.n	800a098 <__hexnan+0xcc>
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	b91b      	cbnz	r3, 800a0ac <__hexnan+0xe0>
 800a0a4:	4547      	cmp	r7, r8
 800a0a6:	d128      	bne.n	800a0fa <__hexnan+0x12e>
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	603b      	str	r3, [r7, #0]
 800a0ac:	2005      	movs	r0, #5
 800a0ae:	b007      	add	sp, #28
 800a0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0b4:	3501      	adds	r5, #1
 800a0b6:	2d08      	cmp	r5, #8
 800a0b8:	f10b 0b01 	add.w	fp, fp, #1
 800a0bc:	dd06      	ble.n	800a0cc <__hexnan+0x100>
 800a0be:	4544      	cmp	r4, r8
 800a0c0:	d9c1      	bls.n	800a046 <__hexnan+0x7a>
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	2501      	movs	r5, #1
 800a0c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a0ca:	3c04      	subs	r4, #4
 800a0cc:	6822      	ldr	r2, [r4, #0]
 800a0ce:	f000 000f 	and.w	r0, r0, #15
 800a0d2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a0d6:	6020      	str	r0, [r4, #0]
 800a0d8:	e7b5      	b.n	800a046 <__hexnan+0x7a>
 800a0da:	2508      	movs	r5, #8
 800a0dc:	e7b3      	b.n	800a046 <__hexnan+0x7a>
 800a0de:	9b01      	ldr	r3, [sp, #4]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d0dd      	beq.n	800a0a0 <__hexnan+0xd4>
 800a0e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a0e8:	f1c3 0320 	rsb	r3, r3, #32
 800a0ec:	40da      	lsrs	r2, r3
 800a0ee:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a0f2:	4013      	ands	r3, r2
 800a0f4:	f846 3c04 	str.w	r3, [r6, #-4]
 800a0f8:	e7d2      	b.n	800a0a0 <__hexnan+0xd4>
 800a0fa:	3f04      	subs	r7, #4
 800a0fc:	e7d0      	b.n	800a0a0 <__hexnan+0xd4>
 800a0fe:	2004      	movs	r0, #4
 800a100:	e7d5      	b.n	800a0ae <__hexnan+0xe2>

0800a102 <__ascii_mbtowc>:
 800a102:	b082      	sub	sp, #8
 800a104:	b901      	cbnz	r1, 800a108 <__ascii_mbtowc+0x6>
 800a106:	a901      	add	r1, sp, #4
 800a108:	b142      	cbz	r2, 800a11c <__ascii_mbtowc+0x1a>
 800a10a:	b14b      	cbz	r3, 800a120 <__ascii_mbtowc+0x1e>
 800a10c:	7813      	ldrb	r3, [r2, #0]
 800a10e:	600b      	str	r3, [r1, #0]
 800a110:	7812      	ldrb	r2, [r2, #0]
 800a112:	1e10      	subs	r0, r2, #0
 800a114:	bf18      	it	ne
 800a116:	2001      	movne	r0, #1
 800a118:	b002      	add	sp, #8
 800a11a:	4770      	bx	lr
 800a11c:	4610      	mov	r0, r2
 800a11e:	e7fb      	b.n	800a118 <__ascii_mbtowc+0x16>
 800a120:	f06f 0001 	mvn.w	r0, #1
 800a124:	e7f8      	b.n	800a118 <__ascii_mbtowc+0x16>

0800a126 <_realloc_r>:
 800a126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a12a:	4680      	mov	r8, r0
 800a12c:	4615      	mov	r5, r2
 800a12e:	460c      	mov	r4, r1
 800a130:	b921      	cbnz	r1, 800a13c <_realloc_r+0x16>
 800a132:	4611      	mov	r1, r2
 800a134:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a138:	f7fd be78 	b.w	8007e2c <_malloc_r>
 800a13c:	b92a      	cbnz	r2, 800a14a <_realloc_r+0x24>
 800a13e:	f7fd fe03 	bl	8007d48 <_free_r>
 800a142:	2400      	movs	r4, #0
 800a144:	4620      	mov	r0, r4
 800a146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a14a:	f000 f840 	bl	800a1ce <_malloc_usable_size_r>
 800a14e:	4285      	cmp	r5, r0
 800a150:	4606      	mov	r6, r0
 800a152:	d802      	bhi.n	800a15a <_realloc_r+0x34>
 800a154:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a158:	d8f4      	bhi.n	800a144 <_realloc_r+0x1e>
 800a15a:	4629      	mov	r1, r5
 800a15c:	4640      	mov	r0, r8
 800a15e:	f7fd fe65 	bl	8007e2c <_malloc_r>
 800a162:	4607      	mov	r7, r0
 800a164:	2800      	cmp	r0, #0
 800a166:	d0ec      	beq.n	800a142 <_realloc_r+0x1c>
 800a168:	42b5      	cmp	r5, r6
 800a16a:	462a      	mov	r2, r5
 800a16c:	4621      	mov	r1, r4
 800a16e:	bf28      	it	cs
 800a170:	4632      	movcs	r2, r6
 800a172:	f7ff fc47 	bl	8009a04 <memcpy>
 800a176:	4621      	mov	r1, r4
 800a178:	4640      	mov	r0, r8
 800a17a:	f7fd fde5 	bl	8007d48 <_free_r>
 800a17e:	463c      	mov	r4, r7
 800a180:	e7e0      	b.n	800a144 <_realloc_r+0x1e>

0800a182 <__ascii_wctomb>:
 800a182:	4603      	mov	r3, r0
 800a184:	4608      	mov	r0, r1
 800a186:	b141      	cbz	r1, 800a19a <__ascii_wctomb+0x18>
 800a188:	2aff      	cmp	r2, #255	@ 0xff
 800a18a:	d904      	bls.n	800a196 <__ascii_wctomb+0x14>
 800a18c:	228a      	movs	r2, #138	@ 0x8a
 800a18e:	f04f 30ff 	mov.w	r0, #4294967295
 800a192:	601a      	str	r2, [r3, #0]
 800a194:	4770      	bx	lr
 800a196:	2001      	movs	r0, #1
 800a198:	700a      	strb	r2, [r1, #0]
 800a19a:	4770      	bx	lr

0800a19c <fiprintf>:
 800a19c:	b40e      	push	{r1, r2, r3}
 800a19e:	b503      	push	{r0, r1, lr}
 800a1a0:	4601      	mov	r1, r0
 800a1a2:	ab03      	add	r3, sp, #12
 800a1a4:	4805      	ldr	r0, [pc, #20]	@ (800a1bc <fiprintf+0x20>)
 800a1a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1aa:	6800      	ldr	r0, [r0, #0]
 800a1ac:	9301      	str	r3, [sp, #4]
 800a1ae:	f000 f83d 	bl	800a22c <_vfiprintf_r>
 800a1b2:	b002      	add	sp, #8
 800a1b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1b8:	b003      	add	sp, #12
 800a1ba:	4770      	bx	lr
 800a1bc:	20000018 	.word	0x20000018

0800a1c0 <abort>:
 800a1c0:	2006      	movs	r0, #6
 800a1c2:	b508      	push	{r3, lr}
 800a1c4:	f000 fa06 	bl	800a5d4 <raise>
 800a1c8:	2001      	movs	r0, #1
 800a1ca:	f7f8 fc16 	bl	80029fa <_exit>

0800a1ce <_malloc_usable_size_r>:
 800a1ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1d2:	1f18      	subs	r0, r3, #4
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	bfbc      	itt	lt
 800a1d8:	580b      	ldrlt	r3, [r1, r0]
 800a1da:	18c0      	addlt	r0, r0, r3
 800a1dc:	4770      	bx	lr

0800a1de <__sfputc_r>:
 800a1de:	6893      	ldr	r3, [r2, #8]
 800a1e0:	b410      	push	{r4}
 800a1e2:	3b01      	subs	r3, #1
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	6093      	str	r3, [r2, #8]
 800a1e8:	da07      	bge.n	800a1fa <__sfputc_r+0x1c>
 800a1ea:	6994      	ldr	r4, [r2, #24]
 800a1ec:	42a3      	cmp	r3, r4
 800a1ee:	db01      	blt.n	800a1f4 <__sfputc_r+0x16>
 800a1f0:	290a      	cmp	r1, #10
 800a1f2:	d102      	bne.n	800a1fa <__sfputc_r+0x1c>
 800a1f4:	bc10      	pop	{r4}
 800a1f6:	f000 b931 	b.w	800a45c <__swbuf_r>
 800a1fa:	6813      	ldr	r3, [r2, #0]
 800a1fc:	1c58      	adds	r0, r3, #1
 800a1fe:	6010      	str	r0, [r2, #0]
 800a200:	7019      	strb	r1, [r3, #0]
 800a202:	4608      	mov	r0, r1
 800a204:	bc10      	pop	{r4}
 800a206:	4770      	bx	lr

0800a208 <__sfputs_r>:
 800a208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a20a:	4606      	mov	r6, r0
 800a20c:	460f      	mov	r7, r1
 800a20e:	4614      	mov	r4, r2
 800a210:	18d5      	adds	r5, r2, r3
 800a212:	42ac      	cmp	r4, r5
 800a214:	d101      	bne.n	800a21a <__sfputs_r+0x12>
 800a216:	2000      	movs	r0, #0
 800a218:	e007      	b.n	800a22a <__sfputs_r+0x22>
 800a21a:	463a      	mov	r2, r7
 800a21c:	4630      	mov	r0, r6
 800a21e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a222:	f7ff ffdc 	bl	800a1de <__sfputc_r>
 800a226:	1c43      	adds	r3, r0, #1
 800a228:	d1f3      	bne.n	800a212 <__sfputs_r+0xa>
 800a22a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a22c <_vfiprintf_r>:
 800a22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a230:	460d      	mov	r5, r1
 800a232:	4614      	mov	r4, r2
 800a234:	4698      	mov	r8, r3
 800a236:	4606      	mov	r6, r0
 800a238:	b09d      	sub	sp, #116	@ 0x74
 800a23a:	b118      	cbz	r0, 800a244 <_vfiprintf_r+0x18>
 800a23c:	6a03      	ldr	r3, [r0, #32]
 800a23e:	b90b      	cbnz	r3, 800a244 <_vfiprintf_r+0x18>
 800a240:	f7fc fe06 	bl	8006e50 <__sinit>
 800a244:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a246:	07d9      	lsls	r1, r3, #31
 800a248:	d405      	bmi.n	800a256 <_vfiprintf_r+0x2a>
 800a24a:	89ab      	ldrh	r3, [r5, #12]
 800a24c:	059a      	lsls	r2, r3, #22
 800a24e:	d402      	bmi.n	800a256 <_vfiprintf_r+0x2a>
 800a250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a252:	f7fc ff14 	bl	800707e <__retarget_lock_acquire_recursive>
 800a256:	89ab      	ldrh	r3, [r5, #12]
 800a258:	071b      	lsls	r3, r3, #28
 800a25a:	d501      	bpl.n	800a260 <_vfiprintf_r+0x34>
 800a25c:	692b      	ldr	r3, [r5, #16]
 800a25e:	b99b      	cbnz	r3, 800a288 <_vfiprintf_r+0x5c>
 800a260:	4629      	mov	r1, r5
 800a262:	4630      	mov	r0, r6
 800a264:	f000 f938 	bl	800a4d8 <__swsetup_r>
 800a268:	b170      	cbz	r0, 800a288 <_vfiprintf_r+0x5c>
 800a26a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a26c:	07dc      	lsls	r4, r3, #31
 800a26e:	d504      	bpl.n	800a27a <_vfiprintf_r+0x4e>
 800a270:	f04f 30ff 	mov.w	r0, #4294967295
 800a274:	b01d      	add	sp, #116	@ 0x74
 800a276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a27a:	89ab      	ldrh	r3, [r5, #12]
 800a27c:	0598      	lsls	r0, r3, #22
 800a27e:	d4f7      	bmi.n	800a270 <_vfiprintf_r+0x44>
 800a280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a282:	f7fc fefd 	bl	8007080 <__retarget_lock_release_recursive>
 800a286:	e7f3      	b.n	800a270 <_vfiprintf_r+0x44>
 800a288:	2300      	movs	r3, #0
 800a28a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a28c:	2320      	movs	r3, #32
 800a28e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a292:	2330      	movs	r3, #48	@ 0x30
 800a294:	f04f 0901 	mov.w	r9, #1
 800a298:	f8cd 800c 	str.w	r8, [sp, #12]
 800a29c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a448 <_vfiprintf_r+0x21c>
 800a2a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2a4:	4623      	mov	r3, r4
 800a2a6:	469a      	mov	sl, r3
 800a2a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2ac:	b10a      	cbz	r2, 800a2b2 <_vfiprintf_r+0x86>
 800a2ae:	2a25      	cmp	r2, #37	@ 0x25
 800a2b0:	d1f9      	bne.n	800a2a6 <_vfiprintf_r+0x7a>
 800a2b2:	ebba 0b04 	subs.w	fp, sl, r4
 800a2b6:	d00b      	beq.n	800a2d0 <_vfiprintf_r+0xa4>
 800a2b8:	465b      	mov	r3, fp
 800a2ba:	4622      	mov	r2, r4
 800a2bc:	4629      	mov	r1, r5
 800a2be:	4630      	mov	r0, r6
 800a2c0:	f7ff ffa2 	bl	800a208 <__sfputs_r>
 800a2c4:	3001      	adds	r0, #1
 800a2c6:	f000 80a7 	beq.w	800a418 <_vfiprintf_r+0x1ec>
 800a2ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2cc:	445a      	add	r2, fp
 800a2ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	f000 809f 	beq.w	800a418 <_vfiprintf_r+0x1ec>
 800a2da:	2300      	movs	r3, #0
 800a2dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a2e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2e4:	f10a 0a01 	add.w	sl, sl, #1
 800a2e8:	9304      	str	r3, [sp, #16]
 800a2ea:	9307      	str	r3, [sp, #28]
 800a2ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2f0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2f2:	4654      	mov	r4, sl
 800a2f4:	2205      	movs	r2, #5
 800a2f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2fa:	4853      	ldr	r0, [pc, #332]	@ (800a448 <_vfiprintf_r+0x21c>)
 800a2fc:	f7fc fec1 	bl	8007082 <memchr>
 800a300:	9a04      	ldr	r2, [sp, #16]
 800a302:	b9d8      	cbnz	r0, 800a33c <_vfiprintf_r+0x110>
 800a304:	06d1      	lsls	r1, r2, #27
 800a306:	bf44      	itt	mi
 800a308:	2320      	movmi	r3, #32
 800a30a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a30e:	0713      	lsls	r3, r2, #28
 800a310:	bf44      	itt	mi
 800a312:	232b      	movmi	r3, #43	@ 0x2b
 800a314:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a318:	f89a 3000 	ldrb.w	r3, [sl]
 800a31c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a31e:	d015      	beq.n	800a34c <_vfiprintf_r+0x120>
 800a320:	4654      	mov	r4, sl
 800a322:	2000      	movs	r0, #0
 800a324:	f04f 0c0a 	mov.w	ip, #10
 800a328:	9a07      	ldr	r2, [sp, #28]
 800a32a:	4621      	mov	r1, r4
 800a32c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a330:	3b30      	subs	r3, #48	@ 0x30
 800a332:	2b09      	cmp	r3, #9
 800a334:	d94b      	bls.n	800a3ce <_vfiprintf_r+0x1a2>
 800a336:	b1b0      	cbz	r0, 800a366 <_vfiprintf_r+0x13a>
 800a338:	9207      	str	r2, [sp, #28]
 800a33a:	e014      	b.n	800a366 <_vfiprintf_r+0x13a>
 800a33c:	eba0 0308 	sub.w	r3, r0, r8
 800a340:	fa09 f303 	lsl.w	r3, r9, r3
 800a344:	4313      	orrs	r3, r2
 800a346:	46a2      	mov	sl, r4
 800a348:	9304      	str	r3, [sp, #16]
 800a34a:	e7d2      	b.n	800a2f2 <_vfiprintf_r+0xc6>
 800a34c:	9b03      	ldr	r3, [sp, #12]
 800a34e:	1d19      	adds	r1, r3, #4
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	9103      	str	r1, [sp, #12]
 800a354:	2b00      	cmp	r3, #0
 800a356:	bfbb      	ittet	lt
 800a358:	425b      	neglt	r3, r3
 800a35a:	f042 0202 	orrlt.w	r2, r2, #2
 800a35e:	9307      	strge	r3, [sp, #28]
 800a360:	9307      	strlt	r3, [sp, #28]
 800a362:	bfb8      	it	lt
 800a364:	9204      	strlt	r2, [sp, #16]
 800a366:	7823      	ldrb	r3, [r4, #0]
 800a368:	2b2e      	cmp	r3, #46	@ 0x2e
 800a36a:	d10a      	bne.n	800a382 <_vfiprintf_r+0x156>
 800a36c:	7863      	ldrb	r3, [r4, #1]
 800a36e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a370:	d132      	bne.n	800a3d8 <_vfiprintf_r+0x1ac>
 800a372:	9b03      	ldr	r3, [sp, #12]
 800a374:	3402      	adds	r4, #2
 800a376:	1d1a      	adds	r2, r3, #4
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	9203      	str	r2, [sp, #12]
 800a37c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a380:	9305      	str	r3, [sp, #20]
 800a382:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a44c <_vfiprintf_r+0x220>
 800a386:	2203      	movs	r2, #3
 800a388:	4650      	mov	r0, sl
 800a38a:	7821      	ldrb	r1, [r4, #0]
 800a38c:	f7fc fe79 	bl	8007082 <memchr>
 800a390:	b138      	cbz	r0, 800a3a2 <_vfiprintf_r+0x176>
 800a392:	2240      	movs	r2, #64	@ 0x40
 800a394:	9b04      	ldr	r3, [sp, #16]
 800a396:	eba0 000a 	sub.w	r0, r0, sl
 800a39a:	4082      	lsls	r2, r0
 800a39c:	4313      	orrs	r3, r2
 800a39e:	3401      	adds	r4, #1
 800a3a0:	9304      	str	r3, [sp, #16]
 800a3a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3a6:	2206      	movs	r2, #6
 800a3a8:	4829      	ldr	r0, [pc, #164]	@ (800a450 <_vfiprintf_r+0x224>)
 800a3aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3ae:	f7fc fe68 	bl	8007082 <memchr>
 800a3b2:	2800      	cmp	r0, #0
 800a3b4:	d03f      	beq.n	800a436 <_vfiprintf_r+0x20a>
 800a3b6:	4b27      	ldr	r3, [pc, #156]	@ (800a454 <_vfiprintf_r+0x228>)
 800a3b8:	bb1b      	cbnz	r3, 800a402 <_vfiprintf_r+0x1d6>
 800a3ba:	9b03      	ldr	r3, [sp, #12]
 800a3bc:	3307      	adds	r3, #7
 800a3be:	f023 0307 	bic.w	r3, r3, #7
 800a3c2:	3308      	adds	r3, #8
 800a3c4:	9303      	str	r3, [sp, #12]
 800a3c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3c8:	443b      	add	r3, r7
 800a3ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3cc:	e76a      	b.n	800a2a4 <_vfiprintf_r+0x78>
 800a3ce:	460c      	mov	r4, r1
 800a3d0:	2001      	movs	r0, #1
 800a3d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3d6:	e7a8      	b.n	800a32a <_vfiprintf_r+0xfe>
 800a3d8:	2300      	movs	r3, #0
 800a3da:	f04f 0c0a 	mov.w	ip, #10
 800a3de:	4619      	mov	r1, r3
 800a3e0:	3401      	adds	r4, #1
 800a3e2:	9305      	str	r3, [sp, #20]
 800a3e4:	4620      	mov	r0, r4
 800a3e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3ea:	3a30      	subs	r2, #48	@ 0x30
 800a3ec:	2a09      	cmp	r2, #9
 800a3ee:	d903      	bls.n	800a3f8 <_vfiprintf_r+0x1cc>
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d0c6      	beq.n	800a382 <_vfiprintf_r+0x156>
 800a3f4:	9105      	str	r1, [sp, #20]
 800a3f6:	e7c4      	b.n	800a382 <_vfiprintf_r+0x156>
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a400:	e7f0      	b.n	800a3e4 <_vfiprintf_r+0x1b8>
 800a402:	ab03      	add	r3, sp, #12
 800a404:	9300      	str	r3, [sp, #0]
 800a406:	462a      	mov	r2, r5
 800a408:	4630      	mov	r0, r6
 800a40a:	4b13      	ldr	r3, [pc, #76]	@ (800a458 <_vfiprintf_r+0x22c>)
 800a40c:	a904      	add	r1, sp, #16
 800a40e:	f7fb fec5 	bl	800619c <_printf_float>
 800a412:	4607      	mov	r7, r0
 800a414:	1c78      	adds	r0, r7, #1
 800a416:	d1d6      	bne.n	800a3c6 <_vfiprintf_r+0x19a>
 800a418:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a41a:	07d9      	lsls	r1, r3, #31
 800a41c:	d405      	bmi.n	800a42a <_vfiprintf_r+0x1fe>
 800a41e:	89ab      	ldrh	r3, [r5, #12]
 800a420:	059a      	lsls	r2, r3, #22
 800a422:	d402      	bmi.n	800a42a <_vfiprintf_r+0x1fe>
 800a424:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a426:	f7fc fe2b 	bl	8007080 <__retarget_lock_release_recursive>
 800a42a:	89ab      	ldrh	r3, [r5, #12]
 800a42c:	065b      	lsls	r3, r3, #25
 800a42e:	f53f af1f 	bmi.w	800a270 <_vfiprintf_r+0x44>
 800a432:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a434:	e71e      	b.n	800a274 <_vfiprintf_r+0x48>
 800a436:	ab03      	add	r3, sp, #12
 800a438:	9300      	str	r3, [sp, #0]
 800a43a:	462a      	mov	r2, r5
 800a43c:	4630      	mov	r0, r6
 800a43e:	4b06      	ldr	r3, [pc, #24]	@ (800a458 <_vfiprintf_r+0x22c>)
 800a440:	a904      	add	r1, sp, #16
 800a442:	f7fc f949 	bl	80066d8 <_printf_i>
 800a446:	e7e4      	b.n	800a412 <_vfiprintf_r+0x1e6>
 800a448:	0800aad1 	.word	0x0800aad1
 800a44c:	0800aad7 	.word	0x0800aad7
 800a450:	0800aadb 	.word	0x0800aadb
 800a454:	0800619d 	.word	0x0800619d
 800a458:	0800a209 	.word	0x0800a209

0800a45c <__swbuf_r>:
 800a45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45e:	460e      	mov	r6, r1
 800a460:	4614      	mov	r4, r2
 800a462:	4605      	mov	r5, r0
 800a464:	b118      	cbz	r0, 800a46e <__swbuf_r+0x12>
 800a466:	6a03      	ldr	r3, [r0, #32]
 800a468:	b90b      	cbnz	r3, 800a46e <__swbuf_r+0x12>
 800a46a:	f7fc fcf1 	bl	8006e50 <__sinit>
 800a46e:	69a3      	ldr	r3, [r4, #24]
 800a470:	60a3      	str	r3, [r4, #8]
 800a472:	89a3      	ldrh	r3, [r4, #12]
 800a474:	071a      	lsls	r2, r3, #28
 800a476:	d501      	bpl.n	800a47c <__swbuf_r+0x20>
 800a478:	6923      	ldr	r3, [r4, #16]
 800a47a:	b943      	cbnz	r3, 800a48e <__swbuf_r+0x32>
 800a47c:	4621      	mov	r1, r4
 800a47e:	4628      	mov	r0, r5
 800a480:	f000 f82a 	bl	800a4d8 <__swsetup_r>
 800a484:	b118      	cbz	r0, 800a48e <__swbuf_r+0x32>
 800a486:	f04f 37ff 	mov.w	r7, #4294967295
 800a48a:	4638      	mov	r0, r7
 800a48c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a48e:	6823      	ldr	r3, [r4, #0]
 800a490:	6922      	ldr	r2, [r4, #16]
 800a492:	b2f6      	uxtb	r6, r6
 800a494:	1a98      	subs	r0, r3, r2
 800a496:	6963      	ldr	r3, [r4, #20]
 800a498:	4637      	mov	r7, r6
 800a49a:	4283      	cmp	r3, r0
 800a49c:	dc05      	bgt.n	800a4aa <__swbuf_r+0x4e>
 800a49e:	4621      	mov	r1, r4
 800a4a0:	4628      	mov	r0, r5
 800a4a2:	f7ff fa4b 	bl	800993c <_fflush_r>
 800a4a6:	2800      	cmp	r0, #0
 800a4a8:	d1ed      	bne.n	800a486 <__swbuf_r+0x2a>
 800a4aa:	68a3      	ldr	r3, [r4, #8]
 800a4ac:	3b01      	subs	r3, #1
 800a4ae:	60a3      	str	r3, [r4, #8]
 800a4b0:	6823      	ldr	r3, [r4, #0]
 800a4b2:	1c5a      	adds	r2, r3, #1
 800a4b4:	6022      	str	r2, [r4, #0]
 800a4b6:	701e      	strb	r6, [r3, #0]
 800a4b8:	6962      	ldr	r2, [r4, #20]
 800a4ba:	1c43      	adds	r3, r0, #1
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d004      	beq.n	800a4ca <__swbuf_r+0x6e>
 800a4c0:	89a3      	ldrh	r3, [r4, #12]
 800a4c2:	07db      	lsls	r3, r3, #31
 800a4c4:	d5e1      	bpl.n	800a48a <__swbuf_r+0x2e>
 800a4c6:	2e0a      	cmp	r6, #10
 800a4c8:	d1df      	bne.n	800a48a <__swbuf_r+0x2e>
 800a4ca:	4621      	mov	r1, r4
 800a4cc:	4628      	mov	r0, r5
 800a4ce:	f7ff fa35 	bl	800993c <_fflush_r>
 800a4d2:	2800      	cmp	r0, #0
 800a4d4:	d0d9      	beq.n	800a48a <__swbuf_r+0x2e>
 800a4d6:	e7d6      	b.n	800a486 <__swbuf_r+0x2a>

0800a4d8 <__swsetup_r>:
 800a4d8:	b538      	push	{r3, r4, r5, lr}
 800a4da:	4b29      	ldr	r3, [pc, #164]	@ (800a580 <__swsetup_r+0xa8>)
 800a4dc:	4605      	mov	r5, r0
 800a4de:	6818      	ldr	r0, [r3, #0]
 800a4e0:	460c      	mov	r4, r1
 800a4e2:	b118      	cbz	r0, 800a4ec <__swsetup_r+0x14>
 800a4e4:	6a03      	ldr	r3, [r0, #32]
 800a4e6:	b90b      	cbnz	r3, 800a4ec <__swsetup_r+0x14>
 800a4e8:	f7fc fcb2 	bl	8006e50 <__sinit>
 800a4ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4f0:	0719      	lsls	r1, r3, #28
 800a4f2:	d422      	bmi.n	800a53a <__swsetup_r+0x62>
 800a4f4:	06da      	lsls	r2, r3, #27
 800a4f6:	d407      	bmi.n	800a508 <__swsetup_r+0x30>
 800a4f8:	2209      	movs	r2, #9
 800a4fa:	602a      	str	r2, [r5, #0]
 800a4fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a500:	f04f 30ff 	mov.w	r0, #4294967295
 800a504:	81a3      	strh	r3, [r4, #12]
 800a506:	e033      	b.n	800a570 <__swsetup_r+0x98>
 800a508:	0758      	lsls	r0, r3, #29
 800a50a:	d512      	bpl.n	800a532 <__swsetup_r+0x5a>
 800a50c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a50e:	b141      	cbz	r1, 800a522 <__swsetup_r+0x4a>
 800a510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a514:	4299      	cmp	r1, r3
 800a516:	d002      	beq.n	800a51e <__swsetup_r+0x46>
 800a518:	4628      	mov	r0, r5
 800a51a:	f7fd fc15 	bl	8007d48 <_free_r>
 800a51e:	2300      	movs	r3, #0
 800a520:	6363      	str	r3, [r4, #52]	@ 0x34
 800a522:	89a3      	ldrh	r3, [r4, #12]
 800a524:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a528:	81a3      	strh	r3, [r4, #12]
 800a52a:	2300      	movs	r3, #0
 800a52c:	6063      	str	r3, [r4, #4]
 800a52e:	6923      	ldr	r3, [r4, #16]
 800a530:	6023      	str	r3, [r4, #0]
 800a532:	89a3      	ldrh	r3, [r4, #12]
 800a534:	f043 0308 	orr.w	r3, r3, #8
 800a538:	81a3      	strh	r3, [r4, #12]
 800a53a:	6923      	ldr	r3, [r4, #16]
 800a53c:	b94b      	cbnz	r3, 800a552 <__swsetup_r+0x7a>
 800a53e:	89a3      	ldrh	r3, [r4, #12]
 800a540:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a548:	d003      	beq.n	800a552 <__swsetup_r+0x7a>
 800a54a:	4621      	mov	r1, r4
 800a54c:	4628      	mov	r0, r5
 800a54e:	f000 f882 	bl	800a656 <__smakebuf_r>
 800a552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a556:	f013 0201 	ands.w	r2, r3, #1
 800a55a:	d00a      	beq.n	800a572 <__swsetup_r+0x9a>
 800a55c:	2200      	movs	r2, #0
 800a55e:	60a2      	str	r2, [r4, #8]
 800a560:	6962      	ldr	r2, [r4, #20]
 800a562:	4252      	negs	r2, r2
 800a564:	61a2      	str	r2, [r4, #24]
 800a566:	6922      	ldr	r2, [r4, #16]
 800a568:	b942      	cbnz	r2, 800a57c <__swsetup_r+0xa4>
 800a56a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a56e:	d1c5      	bne.n	800a4fc <__swsetup_r+0x24>
 800a570:	bd38      	pop	{r3, r4, r5, pc}
 800a572:	0799      	lsls	r1, r3, #30
 800a574:	bf58      	it	pl
 800a576:	6962      	ldrpl	r2, [r4, #20]
 800a578:	60a2      	str	r2, [r4, #8]
 800a57a:	e7f4      	b.n	800a566 <__swsetup_r+0x8e>
 800a57c:	2000      	movs	r0, #0
 800a57e:	e7f7      	b.n	800a570 <__swsetup_r+0x98>
 800a580:	20000018 	.word	0x20000018

0800a584 <_raise_r>:
 800a584:	291f      	cmp	r1, #31
 800a586:	b538      	push	{r3, r4, r5, lr}
 800a588:	4605      	mov	r5, r0
 800a58a:	460c      	mov	r4, r1
 800a58c:	d904      	bls.n	800a598 <_raise_r+0x14>
 800a58e:	2316      	movs	r3, #22
 800a590:	6003      	str	r3, [r0, #0]
 800a592:	f04f 30ff 	mov.w	r0, #4294967295
 800a596:	bd38      	pop	{r3, r4, r5, pc}
 800a598:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a59a:	b112      	cbz	r2, 800a5a2 <_raise_r+0x1e>
 800a59c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a5a0:	b94b      	cbnz	r3, 800a5b6 <_raise_r+0x32>
 800a5a2:	4628      	mov	r0, r5
 800a5a4:	f000 f830 	bl	800a608 <_getpid_r>
 800a5a8:	4622      	mov	r2, r4
 800a5aa:	4601      	mov	r1, r0
 800a5ac:	4628      	mov	r0, r5
 800a5ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5b2:	f000 b817 	b.w	800a5e4 <_kill_r>
 800a5b6:	2b01      	cmp	r3, #1
 800a5b8:	d00a      	beq.n	800a5d0 <_raise_r+0x4c>
 800a5ba:	1c59      	adds	r1, r3, #1
 800a5bc:	d103      	bne.n	800a5c6 <_raise_r+0x42>
 800a5be:	2316      	movs	r3, #22
 800a5c0:	6003      	str	r3, [r0, #0]
 800a5c2:	2001      	movs	r0, #1
 800a5c4:	e7e7      	b.n	800a596 <_raise_r+0x12>
 800a5c6:	2100      	movs	r1, #0
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a5ce:	4798      	blx	r3
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	e7e0      	b.n	800a596 <_raise_r+0x12>

0800a5d4 <raise>:
 800a5d4:	4b02      	ldr	r3, [pc, #8]	@ (800a5e0 <raise+0xc>)
 800a5d6:	4601      	mov	r1, r0
 800a5d8:	6818      	ldr	r0, [r3, #0]
 800a5da:	f7ff bfd3 	b.w	800a584 <_raise_r>
 800a5de:	bf00      	nop
 800a5e0:	20000018 	.word	0x20000018

0800a5e4 <_kill_r>:
 800a5e4:	b538      	push	{r3, r4, r5, lr}
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	4d06      	ldr	r5, [pc, #24]	@ (800a604 <_kill_r+0x20>)
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	4608      	mov	r0, r1
 800a5ee:	4611      	mov	r1, r2
 800a5f0:	602b      	str	r3, [r5, #0]
 800a5f2:	f7f8 f9f2 	bl	80029da <_kill>
 800a5f6:	1c43      	adds	r3, r0, #1
 800a5f8:	d102      	bne.n	800a600 <_kill_r+0x1c>
 800a5fa:	682b      	ldr	r3, [r5, #0]
 800a5fc:	b103      	cbz	r3, 800a600 <_kill_r+0x1c>
 800a5fe:	6023      	str	r3, [r4, #0]
 800a600:	bd38      	pop	{r3, r4, r5, pc}
 800a602:	bf00      	nop
 800a604:	20000704 	.word	0x20000704

0800a608 <_getpid_r>:
 800a608:	f7f8 b9e0 	b.w	80029cc <_getpid>

0800a60c <__swhatbuf_r>:
 800a60c:	b570      	push	{r4, r5, r6, lr}
 800a60e:	460c      	mov	r4, r1
 800a610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a614:	4615      	mov	r5, r2
 800a616:	2900      	cmp	r1, #0
 800a618:	461e      	mov	r6, r3
 800a61a:	b096      	sub	sp, #88	@ 0x58
 800a61c:	da0c      	bge.n	800a638 <__swhatbuf_r+0x2c>
 800a61e:	89a3      	ldrh	r3, [r4, #12]
 800a620:	2100      	movs	r1, #0
 800a622:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a626:	bf14      	ite	ne
 800a628:	2340      	movne	r3, #64	@ 0x40
 800a62a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a62e:	2000      	movs	r0, #0
 800a630:	6031      	str	r1, [r6, #0]
 800a632:	602b      	str	r3, [r5, #0]
 800a634:	b016      	add	sp, #88	@ 0x58
 800a636:	bd70      	pop	{r4, r5, r6, pc}
 800a638:	466a      	mov	r2, sp
 800a63a:	f000 f849 	bl	800a6d0 <_fstat_r>
 800a63e:	2800      	cmp	r0, #0
 800a640:	dbed      	blt.n	800a61e <__swhatbuf_r+0x12>
 800a642:	9901      	ldr	r1, [sp, #4]
 800a644:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a648:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a64c:	4259      	negs	r1, r3
 800a64e:	4159      	adcs	r1, r3
 800a650:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a654:	e7eb      	b.n	800a62e <__swhatbuf_r+0x22>

0800a656 <__smakebuf_r>:
 800a656:	898b      	ldrh	r3, [r1, #12]
 800a658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a65a:	079d      	lsls	r5, r3, #30
 800a65c:	4606      	mov	r6, r0
 800a65e:	460c      	mov	r4, r1
 800a660:	d507      	bpl.n	800a672 <__smakebuf_r+0x1c>
 800a662:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a666:	6023      	str	r3, [r4, #0]
 800a668:	6123      	str	r3, [r4, #16]
 800a66a:	2301      	movs	r3, #1
 800a66c:	6163      	str	r3, [r4, #20]
 800a66e:	b003      	add	sp, #12
 800a670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a672:	466a      	mov	r2, sp
 800a674:	ab01      	add	r3, sp, #4
 800a676:	f7ff ffc9 	bl	800a60c <__swhatbuf_r>
 800a67a:	9f00      	ldr	r7, [sp, #0]
 800a67c:	4605      	mov	r5, r0
 800a67e:	4639      	mov	r1, r7
 800a680:	4630      	mov	r0, r6
 800a682:	f7fd fbd3 	bl	8007e2c <_malloc_r>
 800a686:	b948      	cbnz	r0, 800a69c <__smakebuf_r+0x46>
 800a688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a68c:	059a      	lsls	r2, r3, #22
 800a68e:	d4ee      	bmi.n	800a66e <__smakebuf_r+0x18>
 800a690:	f023 0303 	bic.w	r3, r3, #3
 800a694:	f043 0302 	orr.w	r3, r3, #2
 800a698:	81a3      	strh	r3, [r4, #12]
 800a69a:	e7e2      	b.n	800a662 <__smakebuf_r+0xc>
 800a69c:	89a3      	ldrh	r3, [r4, #12]
 800a69e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a6a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6a6:	81a3      	strh	r3, [r4, #12]
 800a6a8:	9b01      	ldr	r3, [sp, #4]
 800a6aa:	6020      	str	r0, [r4, #0]
 800a6ac:	b15b      	cbz	r3, 800a6c6 <__smakebuf_r+0x70>
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6b4:	f000 f81e 	bl	800a6f4 <_isatty_r>
 800a6b8:	b128      	cbz	r0, 800a6c6 <__smakebuf_r+0x70>
 800a6ba:	89a3      	ldrh	r3, [r4, #12]
 800a6bc:	f023 0303 	bic.w	r3, r3, #3
 800a6c0:	f043 0301 	orr.w	r3, r3, #1
 800a6c4:	81a3      	strh	r3, [r4, #12]
 800a6c6:	89a3      	ldrh	r3, [r4, #12]
 800a6c8:	431d      	orrs	r5, r3
 800a6ca:	81a5      	strh	r5, [r4, #12]
 800a6cc:	e7cf      	b.n	800a66e <__smakebuf_r+0x18>
	...

0800a6d0 <_fstat_r>:
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	4d06      	ldr	r5, [pc, #24]	@ (800a6f0 <_fstat_r+0x20>)
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	4608      	mov	r0, r1
 800a6da:	4611      	mov	r1, r2
 800a6dc:	602b      	str	r3, [r5, #0]
 800a6de:	f7f8 f9db 	bl	8002a98 <_fstat>
 800a6e2:	1c43      	adds	r3, r0, #1
 800a6e4:	d102      	bne.n	800a6ec <_fstat_r+0x1c>
 800a6e6:	682b      	ldr	r3, [r5, #0]
 800a6e8:	b103      	cbz	r3, 800a6ec <_fstat_r+0x1c>
 800a6ea:	6023      	str	r3, [r4, #0]
 800a6ec:	bd38      	pop	{r3, r4, r5, pc}
 800a6ee:	bf00      	nop
 800a6f0:	20000704 	.word	0x20000704

0800a6f4 <_isatty_r>:
 800a6f4:	b538      	push	{r3, r4, r5, lr}
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	4d05      	ldr	r5, [pc, #20]	@ (800a710 <_isatty_r+0x1c>)
 800a6fa:	4604      	mov	r4, r0
 800a6fc:	4608      	mov	r0, r1
 800a6fe:	602b      	str	r3, [r5, #0]
 800a700:	f7f8 f9d9 	bl	8002ab6 <_isatty>
 800a704:	1c43      	adds	r3, r0, #1
 800a706:	d102      	bne.n	800a70e <_isatty_r+0x1a>
 800a708:	682b      	ldr	r3, [r5, #0]
 800a70a:	b103      	cbz	r3, 800a70e <_isatty_r+0x1a>
 800a70c:	6023      	str	r3, [r4, #0]
 800a70e:	bd38      	pop	{r3, r4, r5, pc}
 800a710:	20000704 	.word	0x20000704

0800a714 <_init>:
 800a714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a716:	bf00      	nop
 800a718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a71a:	bc08      	pop	{r3}
 800a71c:	469e      	mov	lr, r3
 800a71e:	4770      	bx	lr

0800a720 <_fini>:
 800a720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a722:	bf00      	nop
 800a724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a726:	bc08      	pop	{r3}
 800a728:	469e      	mov	lr, r3
 800a72a:	4770      	bx	lr
