###############################################################
#  Generated by:      Cadence Innovus 23.32-s091_1
#  OS:                Linux x86_64(Host ID cadmicro-inf-el8-623207)
#  Generated on:      Mon Apr  7 18:45:26 2025
#  Design:            carry_select_adder_66668_32bits
#  Command:           report_timing > reports/report_timing.rpt
###############################################################
Path 1: VIOLATED Path Delay Check
Endpoint:   S[25] (^)
Beginpoint: B[12] (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: default_emulate_view
- External Delay                0.000
+ Path Delay                    1.848
= Required Time                 1.848
- Arrival Time                  1.852
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |           Cell            | Delay | Arrival | Required | 
     |                                                    |               |                           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------------------+-------+---------+----------| 
     |                                                    | B[12] v       |                           |       |   0.000 |   -0.004 | 
     | CSA_BLOCKS[2].RCA_C0/F1A/g2                        | A v -> COUT v | sky130_fd_sc_hd__ha_4     | 0.532 |   0.532 |    0.528 | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[1].FA/g123__8 | A v -> Y ^    | sky130_fd_sc_hd__nand2_2  | 0.060 |   0.592 |    0.588 | 
     | 246                                                |               |                           |       |         |          | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[1].FA/g121__1 | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2  | 0.057 |   0.649 |    0.645 | 
     | 705                                                |               |                           |       |         |          | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[2].FA/g83__47 | A v -> Y ^    | sky130_fd_sc_hd__nand2_2  | 0.065 |   0.714 |    0.710 | 
     | 33                                                 |               |                           |       |         |          | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[2].FA/g81__51 | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2  | 0.052 |   0.766 |    0.763 | 
     | 15                                                 |               |                           |       |         |          | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[3].FA/g83__16 | A v -> Y ^    | sky130_fd_sc_hd__nand2_2  | 0.063 |   0.830 |    0.826 | 
     | 66                                                 |               |                           |       |         |          | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[3].FA/g81__28 | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2  | 0.054 |   0.884 |    0.880 | 
     | 83                                                 |               |                           |       |         |          | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[4].FA/g83__62 | A v -> Y ^    | sky130_fd_sc_hd__nand2_2  | 0.066 |   0.950 |    0.946 | 
     | 60                                                 |               |                           |       |         |          | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[4].FA/g81__23 | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2  | 0.058 |   1.008 |    1.004 | 
     | 98                                                 |               |                           |       |         |          | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[5].FA/g83__16 | A v -> Y ^    | sky130_fd_sc_hd__nand2_2  | 0.066 |   1.074 |    1.070 | 
     | 17                                                 |               |                           |       |         |          | 
     | CSA_BLOCKS[2].RCA_C0/full_adder_loop[5].FA/g81__67 | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2  | 0.071 |   1.145 |    1.141 | 
     | 83                                                 |               |                           |       |         |          | 
     | g6284                                              | A v -> Y ^    | sky130_fd_sc_hd__clkinv_1 | 0.067 |   1.212 |    1.208 | 
     | g87                                                | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2  | 0.056 |   1.268 |    1.265 | 
     | g35                                                | D v -> Y ^    | sky130_fd_sc_hd__nand4_4  | 0.122 |   1.390 |    1.387 | 
     | g17                                                | A ^ -> Y v    | sky130_fd_sc_hd__nand2_8  | 0.122 |   1.513 |    1.509 | 
     | g6183__6264                                        | B v -> Y ^    | sky130_fd_sc_hd__nor2_1   | 0.143 |   1.656 |    1.652 | 
     | g6151__6263                                        | B1 ^ -> X ^   | sky130_fd_sc_hd__a21o_4   | 0.195 |   1.851 |    1.847 | 
     |                                                    | S[25] ^       |                           | 0.001 |   1.852 |    1.848 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 

