Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 27bf9ad9eb76408eb72a11c7e98d039c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_calc_dp_tb_behav xil_defaultlib.full_calc_dp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'n' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'in1' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:17]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SR' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SL' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:36]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UD' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in1' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in1' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in0' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_dp.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'in1' [C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_dp.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
