Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 10 10:14:17 2025
| Host         : dell3561-49 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   272 |
|    Minimum number of control sets                        |   272 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   843 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   272 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    46 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     5 |
| >= 16              |   131 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             699 |          311 |
| No           | No                    | Yes                    |              64 |           18 |
| No           | Yes                   | No                     |             438 |          216 |
| Yes          | No                    | No                     |            4387 |         1530 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            1573 |          520 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[0]_i_1_n_0                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/is_external_load_reg_5800                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/imgB_ce0                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                2 |              3 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                 | design_1_i/hls_object_green_cla_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_payload_B[23]_i_1__0_n_10                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/CONTROLLER_COMP/B0                                                                                                                                                                   | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/VGA_COMP/FRAME_COUNTER_COMPONENT/SR[0]                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_payload_A[15]_i_1_n_10                                                                                                                                                 | design_1_i/hls_object_green_cla_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_payload_A[23]_i_1_n_10                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/icmp_ln23_reg_1705_pp0_iter3_reg_reg[0][0]                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/flow_control_loop_pipe_sequential_init_U/zext_ln580_reg_556_reg0                                                                                           | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/flow_control_loop_pipe_sequential_init_U/count_fu_106_reg[13]                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/CONTROLLER_COMP/R0                                                                                                                                                                   | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/VGA_COMP/FRAME_COUNTER_COMPONENT/SR[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/CONTROLLER_COMP/G0                                                                                                                                                                   | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/VGA_COMP/FRAME_COUNTER_COMPONENT/SR[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4_fu_889/select_ln537_1_reg_3520                                                                                                         | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4_fu_889/select_ln537_reg_343[8]_i_1_n_10                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4_fu_889/icmp_ln542_reg_3950                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/select_ln23_10_reg_1972_pp0_iter21_reg_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/flow_control_loop_pipe_sequential_init_U/zext_ln580_reg_556_reg0                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/zext_ln584_reg_632_reg0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/k_fu_54_reg[5]_i_4[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/k_fu_52_reg[5]_i_4[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter5_fsm_reg[1][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/E[0]                                                                                                                                                       | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_592_5_fu_966/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_626_6_fu_1029_ap_start_reg_reg_0[0]                                                                | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_626_6_fu_1029/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/count_21_reg_20230                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/Q[0]                                                                                                                                                       | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/flow_control_loop_pipe_sequential_init_U/i_fu_10208_out                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/grp_fu_804_ce                                                                                                                                            | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter20_fsm_reg[1]_0                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/grp_fu_804_ce                                                                                                                                            | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter20_fsm_reg[1]                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/grp_fu_804_ce                                                                                                                                            | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter20_fsm_reg[1]_1                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_loop_init_pp0_iter3_reg_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_903/flow_control_loop_pipe_sequential_init_U/grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_903_ap_start_reg_reg_1                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state66                                                                                                                                                                                                     | design_1_i/hls_object_green_cla_0/inst/clear                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXIS_CONV8to24_0/U0/R0__0                                                                                                                                                                                                                         | design_1_i/AXIS_CONV8to24_0/U0/p_0_in                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/icmp_ln23_reg_1705_pp0_iter22_reg_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/urem_8ns_3ns_2_12_seq_1_U170/start0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXIS_CONV8to24_0/U0/G0__0                                                                                                                                                                                                                         | design_1_i/AXIS_CONV8to24_0/U0/p_0_in                                                                                                                                                                                                                                         |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXIS_CONV8to24_0/U0/B0__0                                                                                                                                                                                                                         | design_1_i/AXIS_CONV8to24_0/U0/p_0_in                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/mul_9ns_11ns_19_1_1_U23/tmp_product_i_1_n_10                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_903/flow_control_loop_pipe_sequential_init_U/i_fu_401                                                                                                      | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_903/flow_control_loop_pipe_sequential_init_U/grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_903_ap_start_reg_reg_0                                              |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/regslice_both_out_stream_V_data_V_U/B_V_data_1_payload_A[15]_i_1_n_10                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/tmp_18_reg_1931[0]_i_1_n_10                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22_fu_830/ap_CS_fsm_pp0_stage1                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_1_addr_reg_18410                                                                     | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/SR[0]                                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/parent_U/D[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state54                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state70                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_condition_2826                                                                                                                                        | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/icmp_ln41_reg_1777_pp0_iter20_reg_reg[0]                                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/icmp_ln43_reg_1786_pp0_iter20_reg_reg[0]_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/icmp_ln43_reg_1786_pp0_iter20_reg_reg[0][0]                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/parent_U/D[2]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/flow_control_loop_pipe_sequential_init_U/x_fu_820                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_2_fu_813/Q[0]                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_2_fu_813/ap_CS_fsm_pp0_stage1                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_24_fu_881/ap_CS_fsm_pp0_stage0                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_rst_n_inv                                                                                                                                                              |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4_fu_889/max_x_addr_reg_3770                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/BackGrRemovalStream_stream_stream_axis_ap_uint_24_1ul_1ul_1ul_0_h_line_1_we0                                                                             |                                                                                                                                                                                                                                                                               |                7 |              9 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_24_fu_881/ap_CS_fsm_pp0_stage1                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22_fu_830/Q[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state35                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_InitLoop_fu_789/flow_control_loop_pipe_sequential_init_U/i_fu_54                                                                                                         | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_InitLoop_fu_789/flow_control_loop_pipe_sequential_init_U/grp_hls_object_green_classification_Pipeline_InitLoop_fu_789_ap_start_reg_reg_0                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_903/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                          | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_903/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_944/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/AXIS_SLICE24to8_0/U0/clear                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/count_reg_19890                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/VGA_COMP/FRAME_COUNTER_COMPONENT/tick_25                                                                                                                                             | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/VGA_COMP/FRAME_COUNTER_COMPONENT/SR[0]                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/VGA_COMP/FRAME_COUNTER_COMPONENT/VC_REG0                                                                                                                                             | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/VGA_COMP/FRAME_COUNTER_COMPONENT/SR[0]                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXIS_SLICE24to8_0/U0/STORE_REG[0]_0                                                                                                                                                                                                               | design_1_i/AXIS_SLICE24to8_0/U0/clear                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXIS_SLICE24to8_0/U0/STORE_REG[1]_3                                                                                                                                                                                                               | design_1_i/AXIS_SLICE24to8_0/U0/clear                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXIS_SLICE24to8_0/U0/STORE_REG[2]_1                                                                                                                                                                                                               | design_1_i/AXIS_SLICE24to8_0/U0/clear                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXIS_SLICE24to8_0/U0/STORE_REG[3]_2                                                                                                                                                                                                               | design_1_i/AXIS_SLICE24to8_0/U0/clear                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/regslice_both_out_stream_V_data_V_U/ap_block_pp0_stage0_subdone                                                                                                                                                       | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                              |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             12 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/VGA_COMP/VGA_SYNC_COMPONENT/VIDEO_ON                                                                                                                                                                  |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4_fu_889/select_ln537_1_reg_3520                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                7 |             13 |         1.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_838/icmp_ln503_reg_1485_pp0_iter12_reg                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state65                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             14 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_10                                                                                                                                                                                       | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_10                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/i_fu_1020                                                                                                                                                  | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/flow_control_loop_pipe_sequential_init_U/i_fu_10208_out                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/grp_hls_object_green_classification_Pipeline_pass_4_fu_912_parent_ce0                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_349_13_fu_873/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_944/flow_control_loop_pipe_sequential_init_U/sel                                                                                                        | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4_fu_889/flow_control_loop_pipe_sequential_init_U/icmp_ln518_reg_2605_reg[0]                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_944/flow_control_loop_pipe_sequential_init_U/grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_944_ap_start_reg_reg                         | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_944/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/rdata[31]_i_2_n_10                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state89                                                                                                                                                                                                     | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_349_1_fu_805/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                    |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_349_13_fu_873/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_349_13_fu_873_parent_ce0                                                                |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state76                                                                                                                                                                                                     | design_1_i/hls_object_green_cla_0/inst/i_6_fu_372[0]_i_1_n_10                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/icmp_ln10_reg_1738_reg[0][0]                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/icmp_ln10_reg_1738_reg[0]_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_349_1_fu_805/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_349_1_fu_805_parent_ce0                                                                  |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/reg_10740                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_349_11_fu_821/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/icmp_ln10_reg_1738_reg[0]_1[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_349_11_fu_821/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/parent_U/E[0]                                                                                                                                                                                                         | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/int_ap_start_reg_0[0]                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/parent_U/E[0]                                                                                                                                                                                                         | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22_fu_830/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state55                                                                                                                                                                                                     | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/int_ap_start_reg_0[0]                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state32                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2_fu_865/label_map_addr_reg_275[16]_i_1_n_10                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/lshr_ln1_reg_6100                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/out_pix_last_reg_7760                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2_fu_865/select_ln525_1_reg_2690                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4_fu_889/ap_CS_fsm_pp0_stage1                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             18 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/BackGrRemovalStream_stream_stream_axis_ap_uint_1ul_1ul_1ul_0_h_line_1_addr_reg_18410                                                                     |                                                                                                                                                                                                                                                                               |                8 |             19 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_NS_fsm[39]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo_0                                             |                                                                                                                                                                                                                                                                               |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/icmp_ln23_reg_1705_pp0_iter22_reg_reg[0]_0                                                                                                               | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_rst_n_inv                                                                                                                                                              |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             21 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                        | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/B_V_data_1_payload_B[23]_i_1_n_0                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state30                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             24 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_input_stream_V_data_V_U/B_V_data_1_load_A                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_input_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/B_V_data_1_load_A                                                                                                                                        | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/B_V_data_1_payload_A[23]_i_1_n_0                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/AXIS_CONV8to24_0/U0/TIMING_AGGREGATE                                                                                                                                                                                                              | design_1_i/AXIS_CONV8to24_0/U0/p_0_in                                                                                                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/regslice_both_in_stream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/regslice_both_in_stream_V_data_V_U/B_V_data_1_payload_A[23]_i_1__0_n_10                                                                                                                                               |                                                                                                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_2_fu_813/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_2_fu_813_parent_we1                                                                  | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_2_fu_813/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                                                         |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_24_fu_881/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_24_fu_881_parent_we1                                                                | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_24_fu_881/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                                                        |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22_fu_830/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22_fu_830_parent_we1                                                                | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_351_22_fu_830/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                                                        |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_condition_2786                                                                                                                                        |                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/INTEGRATED_VGA_COMPO_0/U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/VGA_COMP/FRAME_COUNTER_COMPONENT/SR[0]                                                                                                                                                                |                8 |             29 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state67                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             31 |         1.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/sel                                                                                                                                                                                                      | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/int_ap_start_reg_0[0]                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state56                                                                                                                                                                                                     | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state47                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               17 |             33 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_592_5_fu_966/p_0_in                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_592_5_fu_966/obj_is_green_buf_ce0                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4_fu_889/indvar_flatten6_fu_7201_out                                                                                                     | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4_fu_889/flow_control_loop_pipe_sequential_init_U/indvar_flatten6_fu_720                                                                                  |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state83                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/indvar_flatten13_fu_156                                                                                                                        | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_983/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                  |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2_fu_865/indvar_flatten_fu_6601_out                                                                                                      | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2_fu_865/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_660                                                                                   |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/urem_32ns_3ns_2_36_seq_1_U166/hls_object_green_classification_urem_32ns_3ns_2_36_seq_1_divseq_u/E[0]                                                                                                                  | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                              |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/add_ln487_1_reg_24940                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state46                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               17 |             35 |         2.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               15 |             35 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter7_fsm_reg[1][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               16 |             38 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               18 |             39 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/WEA[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             39 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               19 |             41 |         2.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               13 |             42 |         3.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter6_fsm_reg[1][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               20 |             42 |         2.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                               |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter22_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               15 |             43 |         2.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state38                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             43 |         1.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             44 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               14 |             45 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter5_fsm_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |               23 |             46 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_condition_2826                                                                                                                                        |                                                                                                                                                                                                                                                                               |               16 |             46 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter12_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               20 |             46 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter19_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               17 |             46 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                8 |             46 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter20_fsm_reg[1]_2[0]                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             46 |         2.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter10_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             46 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter16_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             46 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter17_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             46 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter14_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               20 |             46 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter13_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               19 |             46 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter11_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               16 |             46 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter18_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               14 |             46 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter8_fsm_reg[1][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               22 |             46 |         2.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter9_fsm_reg[1][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               21 |             46 |         2.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/grp_hls_object_green_classification_Pipeline_pass_4_fu_912/Q[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             46 |         2.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_condition_2800                                                                                                                                        |                                                                                                                                                                                                                                                                               |               23 |             46 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter15_fsm_reg[1][0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               20 |             46 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             47 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |               12 |             47 |         3.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               14 |             48 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             48 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/ap_CS_iter4_fsm_reg[1][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               22 |             50 |         2.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/input_stream_TREADY_int_regslice                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             59 |         3.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                         |               16 |             59 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               18 |             60 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/urem_32ns_3ns_2_36_seq_1_U166/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             62 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             66 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/urem_32ns_3ns_2_36_seq_1_U166/ap_NS_fsm[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               34 |             67 |         1.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               21 |             67 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               24 |             67 |         2.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             68 |         3.24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                               |               17 |             68 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/ap_CS_fsm_state55                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               34 |             80 |         2.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/regslice_both_out_stream_V_data_V_U/ap_block_pp0_stage0_subdone                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               39 |            188 |         4.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hls_object_green_cla_0/inst/urem_32ns_3ns_2_36_seq_1_U166/hls_object_green_classification_urem_32ns_3ns_2_36_seq_1_divseq_u/E[0]                                                                                                                  |                                                                                                                                                                                                                                                                               |               48 |            189 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/hls_object_green_cla_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                              |              109 |            206 |         1.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |              312 |            728 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/BackGrRemovalStream_0/inst/Loop_row_loop_proc1_U0/regslice_both_output_stream_V_data_V_U/grp_fu_804_ce                                                                                                                                            |                                                                                                                                                                                                                                                                               |              246 |           1003 |         4.08 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


