<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::RegisterClassInfo Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::RegisterClassInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::RegisterClassInfo" -->
<p><code>#include &lt;<a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>&gt;</code></p>

<p><a href="classllvm_1_1RegisterClassInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><b>RCInfo</b></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#aca57db822114896c26a7d8710ca23d96">RegisterClassInfo</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">runOnMachineFunction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">runOnFunction - Prepare to answer questions about MF.  <a href="#ac892fad5c3d0080c8cca7557659668d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a4dfc4245cdfdcb5f094eaf31596f312d">getNumAllocatableRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getNumAllocatableRegs - Returns the number of actually allocatable registers in RC in the current function.  <a href="#a4dfc4245cdfdcb5f094eaf31596f312d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a3812bd10f638bd6a46451e9e82bf1ca8">getOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getOrder - Returns the preferred allocation order for RC.  <a href="#a3812bd10f638bd6a46451e9e82bf1ca8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a5648639e491f98807eb7723e2f4c263f">isProperSubClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isProperSubClass - Returns true if RC has a legal super-class with more allocatable registers.  <a href="#a5648639e491f98807eb7723e2f4c263f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a44d132b1d1fb97a5e878090149fa88d0">getLastCalleeSavedAlias</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getLastCalleeSavedAlias - Returns the last callee saved register that overlaps PhysReg, or 0 if Reg doesn't overlap a CSR.  <a href="#a44d132b1d1fb97a5e878090149fa88d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#aa697e8aadc93b1afd213306458149875">getMinCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the minimum register cost in RC's allocation order.  <a href="#aa697e8aadc93b1afd213306458149875"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a0e6678b97fb0690ea929a5820ddf7775">getLastCostChange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the position of the last cost change in getOrder(RC).  <a href="#a0e6678b97fb0690ea929a5820ddf7775"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a25ac0ae59d10e7b19c2f57fe6ff52d74">getRegPressureSetLimit</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register unit limit for the given pressure set index.  <a href="#a25ac0ae59d10e7b19c2f57fe6ff52d74"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#ac9298f185d863cc9f87b54f150763996">computePSetLimit</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This is not accurate because two overlapping register sets may have some nonoverlapping reserved registers.  <a href="#ac9298f185d863cc9f87b54f150763996"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00026">26</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aca57db822114896c26a7d8710ca23d96"></a><!-- doxytag: member="llvm::RegisterClassInfo::RegisterClassInfo" ref="aca57db822114896c26a7d8710ca23d96" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterClassInfo.html#aca57db822114896c26a7d8710ca23d96">RegisterClassInfo::RegisterClassInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="RegisterClassInfo_8cpp_source.html#l00032">32</a> of file <a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="ac9298f185d863cc9f87b54f150763996"></a><!-- doxytag: member="llvm::RegisterClassInfo::computePSetLimit" ref="ac9298f185d863cc9f87b54f150763996" args="(unsigned Idx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html#ac9298f185d863cc9f87b54f150763996">RegisterClassInfo::computePSetLimit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This is not accurate because two overlapping register sets may have some nonoverlapping reserved registers. </p>
<p>However, computing the allocation order for all register classes would be too expensive. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8cpp_source.html#l00156">156</a> of file <a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a>.</p>

<p>References <a class="el" href="RegisterClassInfo_8h_source.html#l00086">getNumAllocatableRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00068">llvm::TargetRegisterClass::getNumRegs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">llvm::TargetRegisterInfo::getRegClassPressureSets()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">llvm::TargetRegisterInfo::getRegClassWeight()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8ba26aeb1ab043b5907d811f14f9ccce">llvm::TargetRegisterInfo::getRegPressureSetLimit()</a>, <a class="el" href="LLParser_8cpp.html#ab86ae2177a3bc7ef5154e74e482cf6bc">if()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00597">llvm::TargetRegisterInfo::regclass_begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00598">llvm::TargetRegisterInfo::regclass_end()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00218">llvm::RegClassWeight::RegWeight</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00219">llvm::RegClassWeight::WeightLimit</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8h_source.html#l00134">getRegPressureSetLimit()</a>.</p>

</div>
</div>
<a class="anchor" id="a44d132b1d1fb97a5e878090149fa88d0"></a><!-- doxytag: member="llvm::RegisterClassInfo::getLastCalleeSavedAlias" ref="a44d132b1d1fb97a5e878090149fa88d0" args="(unsigned PhysReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html#a44d132b1d1fb97a5e878090149fa88d0">llvm::RegisterClassInfo::getLastCalleeSavedAlias</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getLastCalleeSavedAlias - Returns the last callee saved register that overlaps PhysReg, or 0 if Reg doesn't overlap a CSR. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00109">109</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a class="anchor" id="a0e6678b97fb0690ea929a5820ddf7775"></a><!-- doxytag: member="llvm::RegisterClassInfo::getLastCostChange" ref="a0e6678b97fb0690ea929a5820ddf7775" args="(const TargetRegisterClass *RC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html#a0e6678b97fb0690ea929a5820ddf7775">llvm::RegisterClassInfo::getLastCostChange</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the position of the last cost change in getOrder(RC). </p>
<p>All registers in getOrder(RC).slice(getLastCostChange(RC)) will have the same cost according to TRI-&gt;getCostPerUse(). </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00127">127</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa697e8aadc93b1afd213306458149875"></a><!-- doxytag: member="llvm::RegisterClassInfo::getMinCost" ref="aa697e8aadc93b1afd213306458149875" args="(const TargetRegisterClass *RC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html#aa697e8aadc93b1afd213306458149875">llvm::RegisterClassInfo::getMinCost</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the minimum register cost in RC's allocation order. </p>
<p>This is the smallest value returned by TRI-&gt;getCostPerUse(Reg) for all the registers in getOrder(RC). </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00119">119</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4dfc4245cdfdcb5f094eaf31596f312d"></a><!-- doxytag: member="llvm::RegisterClassInfo::getNumAllocatableRegs" ref="a4dfc4245cdfdcb5f094eaf31596f312d" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html#a4dfc4245cdfdcb5f094eaf31596f312d">llvm::RegisterClassInfo::getNumAllocatableRegs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getNumAllocatableRegs - Returns the number of actually allocatable registers in RC in the current function. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00086">86</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00156">computePSetLimit()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01518">getNumAllocatableRegsForConstraints()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02394">llvm::GenericScheduler::initPolicy()</a>.</p>

</div>
</div>
<a class="anchor" id="a3812bd10f638bd6a46451e9e82bf1ca8"></a><!-- doxytag: member="llvm::RegisterClassInfo::getOrder" ref="a3812bd10f638bd6a46451e9e82bf1ca8" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>&gt; <a class="el" href="classllvm_1_1RegisterClassInfo.html#a3812bd10f638bd6a46451e9e82bf1ca8">llvm::RegisterClassInfo::getOrder</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getOrder - Returns the preferred allocation order for RC. </p>
<p>The order contains no reserved registers, and registers that alias callee saved registers come last. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00093">93</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, and <a class="el" href="AllocationOrder_8cpp_source.html#l00030">llvm::AllocationOrder::AllocationOrder()</a>.</p>

</div>
</div>
<a class="anchor" id="a25ac0ae59d10e7b19c2f57fe6ff52d74"></a><!-- doxytag: member="llvm::RegisterClassInfo::getRegPressureSetLimit" ref="a25ac0ae59d10e7b19c2f57fe6ff52d74" args="(unsigned Idx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html#a25ac0ae59d10e7b19c2f57fe6ff52d74">llvm::RegisterClassInfo::getRegPressureSetLimit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the register unit limit for the given pressure set index. </p>
<p><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> adjusts this limit for reserved registers. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00134">134</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p>References <a class="el" href="RegisterClassInfo_8cpp_source.html#l00156">computePSetLimit()</a>.</p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00624">computeExcessPressureDelta()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00825">llvm::RegPressureTracker::getUpwardPressureDelta()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">llvm::ScheduleDAGMILive::initRegPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00927">llvm::ScheduleDAGMILive::updateScheduledPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a5648639e491f98807eb7723e2f4c263f"></a><!-- doxytag: member="llvm::RegisterClassInfo::isProperSubClass" ref="a5648639e491f98807eb7723e2f4c263f" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1RegisterClassInfo.html#a5648639e491f98807eb7723e2f4c263f">llvm::RegisterClassInfo::isProperSubClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isProperSubClass - Returns true if RC has a legal super-class with more allocatable registers. </p>
<p>Register classes like GR32_NOSP are not proper sub-classes because esp is not allocatable. Similarly, tGPR is not a proper sub-class in Thumb mode because the GPR super-class is not legal. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00103">103</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac892fad5c3d0080c8cca7557659668d5"></a><!-- doxytag: member="llvm::RegisterClassInfo::runOnMachineFunction" ref="ac892fad5c3d0080c8cca7557659668d5" args="(const MachineFunction &amp;MF)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">RegisterClassInfo::runOnMachineFunction</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>runOnFunction - Prepare to answer questions about MF. </p>
<p>This must be called before any other methods are used. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">35</a> of file <a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a>.</p>

<p>References <a class="el" href="SmallVector_8h_source.html#l00369">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">llvm::TargetRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">llvm::TargetRegisterInfo::getNumRegClasses()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">llvm::TargetRegisterInfo::getNumRegPressureSets()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00368">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00081">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00733">llvm::MachineRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="PDBTypes_8h_source.html#l00228">llvm::Reserved</a>, <a class="el" href="SmallVector_8h_source.html#l00374">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, and <a class="el" href="BitVector_8h_source.html#l00118">llvm::BitVector::size()</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a></li>
<li><a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:30 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
