{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1756218887437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 26 14:34:47 2025 " "Processing started: Tue Aug 26 14:34:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1756218887450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1756218887450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm de1-picorv32-wb-soc_0 " "Command: quartus_asm de1-picorv32-wb-soc_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1756218887452 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a0 " "M4K memory block WYSIWYG primitive \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a0\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_urv1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_urv1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 75 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 195 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 120 0 0 } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 109 0 0 } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1756218888838 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a0 " "M4K memory block WYSIWYG primitive \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a0\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_urv1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_urv1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 75 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 195 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 120 0 0 } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 109 0 0 } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1756218888857 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a8 " "M4K memory block WYSIWYG primitive \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[1\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a8\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_urv1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_urv1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 75 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 195 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 120 0 0 } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 109 0 0 } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1756218888861 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a8 " "M4K memory block WYSIWYG primitive \"picorv32_wb_soc:soc\|wb_sdram_ctrl:wb_sdram_ctrl0\|wb_port_arbiter:wb_port_arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_urv1:auto_generated\|ram_block1a8\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_urv1.tdf" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/db/altsyncram_urv1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/ubuntu/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/dpram_altera.v" 66 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/bufram.v" 75 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port.v" 195 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_port_arbiter.v" 147 0 0 } } { "src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/wb_sdram_ctrl_0-r4/rtl/verilog/wb_sdram_ctrl.v" 157 0 0 } } { "src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/picorv32-wb-soc_0/rtl/verilog/picorv32-wb-soc.v" 120 0 0 } } { "src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" "" { Text "/home/ubuntu/utm/Uptc-CA-Course/2-RISC-V/hardware/riscv-soc-cores/build/de1-picorv32-wb-soc_0/default-quartus/src/de1-picorv32-wb-soc_0/rtl/verilog/de1_picorv32_wb_soc.v" 109 0 0 } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1756218888861 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1756218888983 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1756218889039 ""}
{ "Warning" "WPGMIO_ILLEGAL_FILE_TYPE_REQUESTED" "EPCS16 svf " "Device EPCS16 does not support svf file type" {  } {  } 0 210056 "Device %1!s! does not support %2!s! file type" 0 0 "Assembler" 0 -1 1756218889794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2047 " "Peak virtual memory: 2047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1756218889910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 26 14:34:49 2025 " "Processing ended: Tue Aug 26 14:34:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1756218889910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1756218889910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1756218889910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1756218889910 ""}
