Conv2D_HW_flow_control_loop_pipe_sequential_init
Conv2D_HW_mul_mul_12s_12s_12_4_1
Conv2D_HW_flow_control_loop_pipe_sequential_init
Conv2D_HW_flow_control_loop_pipe_sequential_init
Conv2D_HW_mux_32_32_1_1
Conv2D_HW_mul_32s_32s_52_2_1
Conv2D_HW_mac_muladd_12s_12s_12ns_12_4_1
Conv2D_HW_flow_control_loop_pipe_sequential_init
Conv2D_HW_mux_42_32_1_1
Conv2D_HW_flow_control_loop_pipe_sequential_init
Conv2D_HW_mul_32ns_32ns_64_2_1
Conv2D_HW_mul_32s_32s_32_2_1
Conv2D_HW_mul_32ns_64ns_96_5_1
Conv2D_HW_mul_32s_32s_32_2_1
Conv2D_HW_mul_30s_30s_30_2_1
Conv2D_HW_mul_32s_32s_32_2_1
Conv2D_HW_mul_32s_32s_32_2_1
Conv2D_HW_coeff_cache_RAM_1WNR_AUTO_1R1W
Conv2D_HW_row_buffer_RAM_AUTO_1R1W
Conv2D_HW_gmem_m_axi
Conv2D_HW_control_s_axi
Conv2D_HW_Pipeline_VITIS_LOOP_51_5
Conv2D_HW_Pipeline_VITIS_LOOP_75_9
Conv2D_HW_Pipeline_3
Conv2D_HW_Pipeline_VITIS_LOOP_87_11_VITIS_LOOP_90_12_VITIS_LOOP_93_13
Conv2D_HW_Pipeline_VITIS_LOOP_109_15
Conv2D_HW
