> GATED SR LATCH [NAND]
![sr latch( enable, nand)](https://github.com/Joyal-babu/system-design-through-verilog-nptel/assets/123290522/4f0bbc09-25eb-42a4-b11a-1882a802360b)
>>[CLICK HERE](https://circuitverse.org/simulator/edit/gated-sr-latch-nand) to launch the circuit.

> SR LATCH [NAND]
![s r latch (nor)](https://github.com/Joyal-babu/system-design-through-verilog-nptel/assets/123290522/a56c0088-4117-4939-bc2f-286972c945f7)
>>[CLICK HERE](https://circuitverse.org/simulator/edit/s-r-latch-nand-8beff85f-739f-48ce-bc2e-f0e14fe4e868) to launch the circuit.
