

================================================================
== Vitis HLS Report for 'FFT_stage_spatial_unroll_8_s'
================================================================
* Date:           Wed Apr  2 21:41:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        build
* Solution:       FFT_250MHz (Vivado IP Flow Target)
* Product family: versalpremium
* Target device:  xcvp1802-lsvc4072-3HP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.908 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       41|       41|  0.164 us|  0.164 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- R_Group_loop_bflySize_equal_FFT_NUM  |       39|       39|         9|          1|          1|    32|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 4 3 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 
3 --> 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k189 = alloca i32 1"   --->   Operation 12 'alloca' 'k189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %k189"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln353 = br void %fpga_resource_hint.for.body38.106" [FFT.cpp:353]   --->   Operation 14 'br' 'br_ln353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%k189_load = load i8 %k189" [FFT.cpp:353]   --->   Operation 15 'load' 'k189_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln353 = trunc i8 %k189_load" [FFT.cpp:353]   --->   Operation 16 'trunc' 'trunc_ln353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specfucore_ln359 = specfucore void @_ssdm_op_SpecFUCore, i8 %k189_load, i64 12, i64 4, i64 18446744073709551615" [FFT.cpp:359]   --->   Operation 17 'specfucore' 'specfucore_ln359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.36ns)   --->   "%tw = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 1, i7 4, i32 0.995185, i7 8, i32 0.980785, i7 12, i32 0.95694, i7 16, i32 0.92388, i7 20, i32 0.881921, i7 24, i32 0.83147, i7 28, i32 0.77301, i7 32, i32 0.707107, i7 36, i32 0.634393, i7 40, i32 0.55557, i7 44, i32 0.471397, i7 48, i32 0.382683, i7 52, i32 0.290285, i7 56, i32 0.19509, i7 60, i32 0.0980171, i7 64, i32 6.12323e-17, i7 68, i32 -0.0980171, i7 72, i32 -0.19509, i7 76, i32 -0.290285, i7 80, i32 -0.382683, i7 84, i32 -0.471397, i7 88, i32 -0.55557, i7 92, i32 -0.634393, i7 96, i32 -0.707107, i7 100, i32 -0.77301, i7 104, i32 -0.83147, i7 108, i32 -0.881921, i7 112, i32 -0.92388, i7 116, i32 -0.95694, i7 120, i32 -0.980785, i7 124, i32 -0.995185, i32 <undef>, i7 %trunc_ln353" [FFT.cpp:353]   --->   Operation 18 'sparsemux' 'tw' <Predicate = true> <Delay = 1.36> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.36ns)   --->   "%tw_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 -0, i7 4, i32 -0.0980171, i7 8, i32 -0.19509, i7 12, i32 -0.290285, i7 16, i32 -0.382683, i7 20, i32 -0.471397, i7 24, i32 -0.55557, i7 28, i32 -0.634393, i7 32, i32 -0.707107, i7 36, i32 -0.77301, i7 40, i32 -0.83147, i7 44, i32 -0.881921, i7 48, i32 -0.92388, i7 52, i32 -0.95694, i7 56, i32 -0.980785, i7 60, i32 -0.995185, i7 64, i32 -1, i7 68, i32 -0.995185, i7 72, i32 -0.980785, i7 76, i32 -0.95694, i7 80, i32 -0.92388, i7 84, i32 -0.881921, i7 88, i32 -0.83147, i7 92, i32 -0.77301, i7 96, i32 -0.707107, i7 100, i32 -0.634393, i7 104, i32 -0.55557, i7 108, i32 -0.471397, i7 112, i32 -0.382683, i7 116, i32 -0.290285, i7 120, i32 -0.19509, i7 124, i32 -0.0980171, i32 <undef>, i7 %trunc_ln353" [FFT.cpp:353]   --->   Operation 19 'sparsemux' 'tw_3' <Predicate = true> <Delay = 1.36> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %k189_load, i32 2, i32 6" [FFT.cpp:363]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %lshr_ln" [FFT.cpp:363]   --->   Operation 21 'zext' 'zext_ln363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln7_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %lshr_ln" [FFT.cpp:7->FFT.cpp:363]   --->   Operation 22 'bitconcatenate' 'zext_ln7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i6 %zext_ln7_cast" [FFT.cpp:7->FFT.cpp:363]   --->   Operation 23 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i64 0, i64 %zext_ln363" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 24 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i64 0, i64 %zext_ln363" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 25 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr"   --->   Operation 26 'muxlogic' 'muxLogicRAMAddr_to_d0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.41ns) (share mux size 2)   --->   "%d0 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 27 'load' 'd0' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d0_2 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr"   --->   Operation 28 'muxlogic' 'muxLogicRAMAddr_to_d0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.41ns) (share mux size 2)   --->   "%d0_2 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 29 'load' 'd0_2' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 30 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 31 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_d1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.41ns) (share mux size 2)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 33 'load' 'd1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_3 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_d1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.41ns) (share mux size 2)   --->   "%d1_3 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 35 'load' 'd1_3' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (0.59ns)   --->   "%k = add i8 %k189_load, i8 4" [FFT.cpp:353]   --->   Operation 36 'add' 'k' <Predicate = true> <Delay = 0.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i64 0, i64 %zext_ln363" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 37 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i64 0, i64 %zext_ln363" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 38 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 39 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 40 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2, i64 0, i64 %zext_ln363" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 41 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2, i64 0, i64 %zext_ln363" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 42 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 43 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 44 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.36ns)   --->   "%tw_6_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 0.999699, i7 4, i32 0.99248, i7 8, i32 0.975702, i7 12, i32 0.949528, i7 16, i32 0.91421, i7 20, i32 0.870087, i7 24, i32 0.817585, i7 28, i32 0.757209, i7 32, i32 0.689541, i7 36, i32 0.615232, i7 40, i32 0.534998, i7 44, i32 0.449611, i7 48, i32 0.359895, i7 52, i32 0.266713, i7 56, i32 0.170962, i7 60, i32 0.0735646, i7 64, i32 -0.0245412, i7 68, i32 -0.122411, i7 72, i32 -0.219101, i7 76, i32 -0.313682, i7 80, i32 -0.405241, i7 84, i32 -0.492898, i7 88, i32 -0.575808, i7 92, i32 -0.653173, i7 96, i32 -0.724247, i7 100, i32 -0.788346, i7 104, i32 -0.844854, i7 108, i32 -0.893224, i7 112, i32 -0.932993, i7 116, i32 -0.963776, i7 120, i32 -0.985278, i7 124, i32 -0.99729, i32 <undef>, i7 %trunc_ln353" [FFT.cpp:353]   --->   Operation 45 'sparsemux' 'tw_6_i' <Predicate = true> <Delay = 1.36> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.36ns)   --->   "%tw_8_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 0.998795, i7 4, i32 0.989177, i7 8, i32 0.970031, i7 12, i32 0.941544, i7 16, i32 0.903989, i7 20, i32 0.857729, i7 24, i32 0.803208, i7 28, i32 0.740951, i7 32, i32 0.671559, i7 36, i32 0.595699, i7 40, i32 0.514103, i7 44, i32 0.427555, i7 48, i32 0.33689, i7 52, i32 0.24298, i7 56, i32 0.14673, i7 60, i32 0.0490677, i7 64, i32 -0.0490677, i7 68, i32 -0.14673, i7 72, i32 -0.24298, i7 76, i32 -0.33689, i7 80, i32 -0.427555, i7 84, i32 -0.514103, i7 88, i32 -0.595699, i7 92, i32 -0.671559, i7 96, i32 -0.740951, i7 100, i32 -0.803208, i7 104, i32 -0.857729, i7 108, i32 -0.903989, i7 112, i32 -0.941544, i7 116, i32 -0.970031, i7 120, i32 -0.989177, i7 124, i32 -0.998795, i32 <undef>, i7 %trunc_ln353" [FFT.cpp:353]   --->   Operation 46 'sparsemux' 'tw_8_i' <Predicate = true> <Delay = 1.36> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.36ns)   --->   "%tw_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 0.99729, i7 4, i32 0.985278, i7 8, i32 0.963776, i7 12, i32 0.932993, i7 16, i32 0.893224, i7 20, i32 0.844854, i7 24, i32 0.788346, i7 28, i32 0.724247, i7 32, i32 0.653173, i7 36, i32 0.575808, i7 40, i32 0.492898, i7 44, i32 0.405241, i7 48, i32 0.313682, i7 52, i32 0.219101, i7 56, i32 0.122411, i7 60, i32 0.0245412, i7 64, i32 -0.0735646, i7 68, i32 -0.170962, i7 72, i32 -0.266713, i7 76, i32 -0.359895, i7 80, i32 -0.449611, i7 84, i32 -0.534998, i7 88, i32 -0.615232, i7 92, i32 -0.689541, i7 96, i32 -0.757209, i7 100, i32 -0.817585, i7 104, i32 -0.870087, i7 108, i32 -0.91421, i7 112, i32 -0.949528, i7 116, i32 -0.975702, i7 120, i32 -0.99248, i7 124, i32 -0.999699, i32 <undef>, i7 %trunc_ln353" [FFT.cpp:353]   --->   Operation 47 'sparsemux' 'tw_4' <Predicate = true> <Delay = 1.36> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.36ns)   --->   "%tw_7_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 -0.0245412, i7 4, i32 -0.122411, i7 8, i32 -0.219101, i7 12, i32 -0.313682, i7 16, i32 -0.405241, i7 20, i32 -0.492898, i7 24, i32 -0.575808, i7 28, i32 -0.653173, i7 32, i32 -0.724247, i7 36, i32 -0.788346, i7 40, i32 -0.844854, i7 44, i32 -0.893224, i7 48, i32 -0.932993, i7 52, i32 -0.963776, i7 56, i32 -0.985278, i7 60, i32 -0.99729, i7 64, i32 -0.999699, i7 68, i32 -0.99248, i7 72, i32 -0.975702, i7 76, i32 -0.949528, i7 80, i32 -0.91421, i7 84, i32 -0.870087, i7 88, i32 -0.817585, i7 92, i32 -0.757209, i7 96, i32 -0.689541, i7 100, i32 -0.615232, i7 104, i32 -0.534998, i7 108, i32 -0.449611, i7 112, i32 -0.359895, i7 116, i32 -0.266713, i7 120, i32 -0.170962, i7 124, i32 -0.0735646, i32 <undef>, i7 %trunc_ln353" [FFT.cpp:353]   --->   Operation 48 'sparsemux' 'tw_7_i' <Predicate = true> <Delay = 1.36> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.36ns)   --->   "%tw_9_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 -0.0490677, i7 4, i32 -0.14673, i7 8, i32 -0.24298, i7 12, i32 -0.33689, i7 16, i32 -0.427555, i7 20, i32 -0.514103, i7 24, i32 -0.595699, i7 28, i32 -0.671559, i7 32, i32 -0.740951, i7 36, i32 -0.803208, i7 40, i32 -0.857729, i7 44, i32 -0.903989, i7 48, i32 -0.941544, i7 52, i32 -0.970031, i7 56, i32 -0.989177, i7 60, i32 -0.998795, i7 64, i32 -0.998795, i7 68, i32 -0.989177, i7 72, i32 -0.970031, i7 76, i32 -0.941544, i7 80, i32 -0.903989, i7 84, i32 -0.857729, i7 88, i32 -0.803208, i7 92, i32 -0.740951, i7 96, i32 -0.671559, i7 100, i32 -0.595699, i7 104, i32 -0.514103, i7 108, i32 -0.427555, i7 112, i32 -0.33689, i7 116, i32 -0.24298, i7 120, i32 -0.14673, i7 124, i32 -0.0490677, i32 <undef>, i7 %trunc_ln353" [FFT.cpp:353]   --->   Operation 49 'sparsemux' 'tw_9_i' <Predicate = true> <Delay = 1.36> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.36ns)   --->   "%tw_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i7, i7 0, i32 -0.0735646, i7 4, i32 -0.170962, i7 8, i32 -0.266713, i7 12, i32 -0.359895, i7 16, i32 -0.449611, i7 20, i32 -0.534998, i7 24, i32 -0.615232, i7 28, i32 -0.689541, i7 32, i32 -0.757209, i7 36, i32 -0.817585, i7 40, i32 -0.870087, i7 44, i32 -0.91421, i7 48, i32 -0.949528, i7 52, i32 -0.975702, i7 56, i32 -0.99248, i7 60, i32 -0.999699, i7 64, i32 -0.99729, i7 68, i32 -0.985278, i7 72, i32 -0.963776, i7 76, i32 -0.932993, i7 80, i32 -0.893224, i7 84, i32 -0.844854, i7 88, i32 -0.788346, i7 92, i32 -0.724247, i7 96, i32 -0.653173, i7 100, i32 -0.575808, i7 104, i32 -0.492898, i7 108, i32 -0.405241, i7 112, i32 -0.313682, i7 116, i32 -0.219101, i7 120, i32 -0.122411, i7 124, i32 -0.0245412, i32 <undef>, i7 %trunc_ln353" [FFT.cpp:353]   --->   Operation 50 'sparsemux' 'tw_5' <Predicate = true> <Delay = 1.36> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 154 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3, i64 0, i64 %zext_ln363" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 51 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3, i64 0, i64 %zext_ln363" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 52 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 53 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 54 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr"   --->   Operation 55 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 56 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1"   --->   Operation 57 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 58 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr"   --->   Operation 59 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 60 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 62 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr"   --->   Operation 63 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 64 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_4 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1"   --->   Operation 65 'muxlogic' 'muxLogicRAMAddr_to_d1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.41ns) (share mux size 2)   --->   "%d1_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 66 'load' 'd1_4' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr"   --->   Operation 67 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 68 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 70 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr"   --->   Operation 71 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 72 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 74 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.41ns) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 76 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_d1_5 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_d1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.41ns) (share mux size 2)   --->   "%d1_5 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 78 'load' 'd1_5' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %k, i32 7" [FFT.cpp:353]   --->   Operation 79 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln353 = store i8 %k, i8 %k189" [FFT.cpp:353]   --->   Operation 80 'store' 'store_ln353' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln353 = br i1 %tmp, void %fpga_resource_hint.for.body38.106, void %FFT_stage_spatial_unroll<8>.exit" [FFT.cpp:353]   --->   Operation 81 'br' 'br_ln353' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_73" [FFT.cpp:0]   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln353 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [FFT.cpp:353]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln353 = specloopname void @_ssdm_op_SpecLoopName, void @empty_69" [FFT.cpp:353]   --->   Operation 84 'specloopname' 'specloopname_ln353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specperformance_ln356 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_73" [FFT.cpp:356]   --->   Operation 85 'specperformance' 'specperformance_ln356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110" [FFT.cpp:358]   --->   Operation 86 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin_i" [FFT.cpp:358]   --->   Operation 87 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d0 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 88 'load' 'd0' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 89 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d0_2 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 89 'load' 'd0_2' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 90 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_0_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 90 'load' 'd1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 91 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1_3 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_0_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 91 'load' 'd1_3' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 92 [1/1] (0.53ns)   --->   "%switch_ln13 = switch i7 %trunc_ln353, void %fpga_resource_hint.if.then4.i.105, i7 64, void %if.then.i.i, i7 0, void %fpga_resource_hint.for.inc67.103" [FFT.cpp:13->FFT.cpp:363]   --->   Operation 92 'switch' 'switch_ln13' <Predicate = true> <Delay = 0.53>
ST_2 : Operation 93 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd = muxlogic i32 %d1_3"   --->   Operation 93 'muxlogic' 'muxLogicI0_to_bd' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.70>
ST_2 : Operation 94 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd = muxlogic i32 %tw_3"   --->   Operation 94 'muxlogic' 'muxLogicI1_to_bd' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.70>
ST_2 : Operation 95 [1/1] (2.13ns) (share mux size 8)   --->   "%bd = fmul i32 %d1_3, i32 %tw_3" [FFT.cpp:25->FFT.cpp:363]   --->   Operation 95 'fmul' 'bd' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc = muxlogic i32 %d1_3"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_bc' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.70>
ST_2 : Operation 97 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc = muxlogic i32 %tw"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_bc' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.70>
ST_2 : Operation 98 [1/1] (2.13ns) (share mux size 8)   --->   "%bc = fmul i32 %d1_3, i32 %tw" [FFT.cpp:27->FFT.cpp:363]   --->   Operation 98 'fmul' 'bc' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 99 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 100 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 100 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 101 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 101 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 102 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 102 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 103 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 103 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 104 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1_4 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 104 'load' 'd1_4' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 105 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 105 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 106 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 106 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 107 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1"   --->   Operation 107 'muxlogic' 'muxLogicI0_to_bd_1_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 108 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_1_i = muxlogic i32 %tw_7_i"   --->   Operation 108 'muxlogic' 'muxLogicI1_to_bd_1_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 109 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_1_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1, i32 %tw_7_i" [FFT.cpp:25->FFT.cpp:363]   --->   Operation 109 'fmul' 'bd_1_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1"   --->   Operation 110 'muxlogic' 'muxLogicI0_to_bc_1_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 111 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_1_i = muxlogic i32 %tw_6_i"   --->   Operation 111 'muxlogic' 'muxLogicI1_to_bc_1_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 112 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_1_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_1, i32 %tw_6_i" [FFT.cpp:27->FFT.cpp:363]   --->   Operation 112 'fmul' 'bc_1_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 113 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 114 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 114 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 115 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1"   --->   Operation 115 'muxlogic' 'muxLogicI0_to_bd_2_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 116 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_2_i = muxlogic i32 %tw_9_i"   --->   Operation 116 'muxlogic' 'muxLogicI1_to_bd_2_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 117 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_2_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1, i32 %tw_9_i" [FFT.cpp:25->FFT.cpp:363]   --->   Operation 117 'fmul' 'bd_2_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1"   --->   Operation 118 'muxlogic' 'muxLogicI0_to_bc_2_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 119 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_2_i = muxlogic i32 %tw_8_i"   --->   Operation 119 'muxlogic' 'muxLogicI1_to_bc_2_i' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 120 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_2_i = fmul i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_1, i32 %tw_8_i" [FFT.cpp:27->FFT.cpp:363]   --->   Operation 120 'fmul' 'bc_2_i' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr" [FFT.cpp:10->FFT.cpp:363]   --->   Operation 121 'load' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.07ns O:0.07ns ) (share mux size 2)   --->   "%d1_5 = load i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_addr_1" [FFT.cpp:11->FFT.cpp:363]   --->   Operation 122 'load' 'd1_5' <Predicate = true> <Delay = 0.07> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 123 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bd_1 = muxlogic i32 %d1_5"   --->   Operation 123 'muxlogic' 'muxLogicI0_to_bd_1' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 124 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bd_1 = muxlogic i32 %tw_5"   --->   Operation 124 'muxlogic' 'muxLogicI1_to_bd_1' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 125 [1/1] (2.13ns) (share mux size 8)   --->   "%bd_1 = fmul i32 %d1_5, i32 %tw_5" [FFT.cpp:25->FFT.cpp:363]   --->   Operation 125 'fmul' 'bd_1' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI0_to_bc_1 = muxlogic i32 %d1_5"   --->   Operation 126 'muxlogic' 'muxLogicI0_to_bc_1' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 127 [1/1] (0.70ns) (share mux size 8)   --->   "%muxLogicI1_to_bc_1 = muxlogic i32 %tw_4"   --->   Operation 127 'muxlogic' 'muxLogicI1_to_bc_1' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 128 [1/1] (2.13ns) (share mux size 8)   --->   "%bc_1 = fmul i32 %d1_5, i32 %tw_4" [FFT.cpp:27->FFT.cpp:363]   --->   Operation 128 'fmul' 'bc_1' <Predicate = true> <Delay = 2.13> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 3> <Delay = 2.88>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %d1" [FFT.cpp:16->FFT.cpp:363]   --->   Operation 129 'bitcast' 'bitcast_ln16' <Predicate = (trunc_ln353 == 64)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln16, i32 31" [FFT.cpp:16->FFT.cpp:363]   --->   Operation 130 'bitselect' 'bit_sel' <Predicate = (trunc_ln353 == 64)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.24ns)   --->   "%xor_ln16 = xor i1 %bit_sel, i1 1" [FFT.cpp:16->FFT.cpp:363]   --->   Operation 131 'xor' 'xor_ln16' <Predicate = (trunc_ln353 == 64)> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %bitcast_ln16" [FFT.cpp:16->FFT.cpp:363]   --->   Operation 132 'trunc' 'trunc_ln16' <Predicate = (trunc_ln353 == 64)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln16, i31 %trunc_ln16" [FFT.cpp:16->FFT.cpp:363]   --->   Operation 133 'bitconcatenate' 'xor_ln' <Predicate = (trunc_ln353 == 64)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%d1_imag_1 = bitcast i32 %xor_ln" [FFT.cpp:16->FFT.cpp:363]   --->   Operation 134 'bitcast' 'd1_imag_1' <Predicate = (trunc_ln353 == 64)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.43ns)   --->   "%br_ln17 = br void %fpga_resource_hint.for.inc67.103" [FFT.cpp:17->FFT.cpp:363]   --->   Operation 135 'br' 'br_ln17' <Predicate = (trunc_ln353 == 64)> <Delay = 0.43>
ST_3 : Operation 136 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %d1"   --->   Operation 136 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_3 : Operation 137 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %tw"   --->   Operation 137 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 138 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real = fmsub i32 @_ssdm_op_FMSUB, i32 %d1, i32 %tw, i32 %bd" [FFT.cpp:28->FFT.cpp:363]   --->   Operation 139 'fmsub' 'd1_real' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:363]   --->   Operation 140 'specfucore' 'specfucore_ln19' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_3 : Operation 141 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %d1"   --->   Operation 141 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_3 : Operation 142 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %tw_3"   --->   Operation 142 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_3 : Operation 143 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 143 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag = fmadd i32 @_ssdm_op_FMADD, i32 %d1, i32 %tw_3, i32 %bc" [FFT.cpp:29->FFT.cpp:363]   --->   Operation 144 'fmadd' 'd1_imag' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:363]   --->   Operation 145 'specfucore' 'specfucore_ln20' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_3 : Operation 146 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1"   --->   Operation 146 'muxlogic' 'muxLogicI0_to_d1_real_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_6_i"   --->   Operation 147 'muxlogic' 'muxLogicI1_to_d1_real_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_1_i"   --->   Operation 148 'muxlogic' 'muxLogicI2_to_d1_real_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_3_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1, i32 %tw_6_i, i32 %bd_1_i" [FFT.cpp:28->FFT.cpp:363]   --->   Operation 149 'fmsub' 'd1_real_3_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_3_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:363]   --->   Operation 150 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1"   --->   Operation 151 'muxlogic' 'muxLogicI0_to_d1_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_3_i = muxlogic i32 %tw_7_i"   --->   Operation 152 'muxlogic' 'muxLogicI1_to_d1_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_1_i"   --->   Operation 153 'muxlogic' 'muxLogicI2_to_d1_imag_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_3_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1, i32 %tw_7_i, i32 %bc_1_i" [FFT.cpp:29->FFT.cpp:363]   --->   Operation 154 'fmadd' 'd1_imag_3_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_3_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:363]   --->   Operation 155 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1"   --->   Operation 156 'muxlogic' 'muxLogicI0_to_d1_real_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_4_i = muxlogic i32 %tw_8_i"   --->   Operation 157 'muxlogic' 'muxLogicI1_to_d1_real_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_4_i = muxlogic i32 %bd_2_i"   --->   Operation 158 'muxlogic' 'muxLogicI2_to_d1_real_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_4_i = fmsub i32 @_ssdm_op_FMSUB, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1, i32 %tw_8_i, i32 %bd_2_i" [FFT.cpp:28->FFT.cpp:363]   --->   Operation 159 'fmsub' 'd1_real_4_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_4_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:363]   --->   Operation 160 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1"   --->   Operation 161 'muxlogic' 'muxLogicI0_to_d1_imag_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_4_i = muxlogic i32 %tw_9_i"   --->   Operation 162 'muxlogic' 'muxLogicI1_to_d1_imag_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_4_i = muxlogic i32 %bc_2_i"   --->   Operation 163 'muxlogic' 'muxLogicI2_to_d1_imag_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_4_i = fmadd i32 @_ssdm_op_FMADD, i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1, i32 %tw_9_i, i32 %bc_2_i" [FFT.cpp:29->FFT.cpp:363]   --->   Operation 164 'fmadd' 'd1_imag_4_i' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_4_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:363]   --->   Operation 165 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_3 = muxlogic i32 %d1_4"   --->   Operation 166 'muxlogic' 'muxLogicI0_to_d1_real_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_3 = muxlogic i32 %tw_4"   --->   Operation 167 'muxlogic' 'muxLogicI1_to_d1_real_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_3 = muxlogic i32 %bd_1"   --->   Operation 168 'muxlogic' 'muxLogicI2_to_d1_real_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_real_3 = fmsub i32 @_ssdm_op_FMSUB, i32 %d1_4, i32 %tw_4, i32 %bd_1" [FFT.cpp:28->FFT.cpp:363]   --->   Operation 169 'fmsub' 'd1_real_3' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_real_3, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:19->FFT.cpp:363]   --->   Operation 170 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_3 = muxlogic i32 %d1_4"   --->   Operation 171 'muxlogic' 'muxLogicI0_to_d1_imag_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_3 = muxlogic i32 %tw_5"   --->   Operation 172 'muxlogic' 'muxLogicI1_to_d1_imag_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/2] (0.00ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_3 = muxlogic i32 %bc_1"   --->   Operation 173 'muxlogic' 'muxLogicI2_to_d1_imag_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.88ns) (share mux size 4)   --->   "%d1_imag_3 = fmadd i32 @_ssdm_op_FMADD, i32 %d1_4, i32 %tw_5, i32 %bc_1" [FFT.cpp:29->FFT.cpp:363]   --->   Operation 174 'fmadd' 'd1_imag_3' <Predicate = true> <Delay = 2.88> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i32 %d1_imag_3, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:20->FFT.cpp:363]   --->   Operation 175 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.43>
ST_4 : Operation 176 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real = muxlogic i32 %d1"   --->   Operation 176 'muxlogic' 'muxLogicI0_to_d1_real' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.43>
ST_4 : Operation 177 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real = muxlogic i32 %tw"   --->   Operation 177 'muxlogic' 'muxLogicI1_to_d1_real' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.43>
ST_4 : Operation 178 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real = muxlogic i32 %bd"   --->   Operation 178 'muxlogic' 'muxLogicI2_to_d1_real' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.43>
ST_4 : Operation 179 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag = muxlogic i32 %d1"   --->   Operation 179 'muxlogic' 'muxLogicI0_to_d1_imag' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.43>
ST_4 : Operation 180 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag = muxlogic i32 %tw_3"   --->   Operation 180 'muxlogic' 'muxLogicI1_to_d1_imag' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.43>
ST_4 : Operation 181 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag = muxlogic i32 %bc"   --->   Operation 181 'muxlogic' 'muxLogicI2_to_d1_imag' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.43>
ST_4 : Operation 182 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1"   --->   Operation 182 'muxlogic' 'muxLogicI0_to_d1_real_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 183 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_3_i = muxlogic i32 %tw_6_i"   --->   Operation 183 'muxlogic' 'muxLogicI1_to_d1_real_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 184 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_3_i = muxlogic i32 %bd_1_i"   --->   Operation 184 'muxlogic' 'muxLogicI2_to_d1_real_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 185 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_3_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1"   --->   Operation 185 'muxlogic' 'muxLogicI0_to_d1_imag_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 186 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_3_i = muxlogic i32 %tw_7_i"   --->   Operation 186 'muxlogic' 'muxLogicI1_to_d1_imag_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 187 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_3_i = muxlogic i32 %bc_1_i"   --->   Operation 187 'muxlogic' 'muxLogicI2_to_d1_imag_3_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 188 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1"   --->   Operation 188 'muxlogic' 'muxLogicI0_to_d1_real_4_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 189 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_4_i = muxlogic i32 %tw_8_i"   --->   Operation 189 'muxlogic' 'muxLogicI1_to_d1_real_4_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 190 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_4_i = muxlogic i32 %bd_2_i"   --->   Operation 190 'muxlogic' 'muxLogicI2_to_d1_real_4_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 191 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_4_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1"   --->   Operation 191 'muxlogic' 'muxLogicI0_to_d1_imag_4_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 192 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_4_i = muxlogic i32 %tw_9_i"   --->   Operation 192 'muxlogic' 'muxLogicI1_to_d1_imag_4_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 193 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_4_i = muxlogic i32 %bc_2_i"   --->   Operation 193 'muxlogic' 'muxLogicI2_to_d1_imag_4_i' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 194 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_real_3 = muxlogic i32 %d1_4"   --->   Operation 194 'muxlogic' 'muxLogicI0_to_d1_real_3' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 195 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_real_3 = muxlogic i32 %tw_4"   --->   Operation 195 'muxlogic' 'muxLogicI1_to_d1_real_3' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 196 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_real_3 = muxlogic i32 %bd_1"   --->   Operation 196 'muxlogic' 'muxLogicI2_to_d1_real_3' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 197 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI0_to_d1_imag_3 = muxlogic i32 %d1_4"   --->   Operation 197 'muxlogic' 'muxLogicI0_to_d1_imag_3' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 198 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI1_to_d1_imag_3 = muxlogic i32 %tw_5"   --->   Operation 198 'muxlogic' 'muxLogicI1_to_d1_imag_3' <Predicate = true> <Delay = 0.43>
ST_4 : Operation 199 [2/2] (0.43ns) (share mux size 4)   --->   "%muxLogicI2_to_d1_imag_3 = muxlogic i32 %bc_1"   --->   Operation 199 'muxlogic' 'muxLogicI2_to_d1_imag_3' <Predicate = true> <Delay = 0.43>

State 5 <SV = 4> <Delay = 1.22>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109" [FFT.cpp:27->FFT.cpp:363]   --->   Operation 200 'specregionbegin' 'rbegin2_i' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin2_i" [FFT.cpp:28->FFT.cpp:363]   --->   Operation 201 'specregionend' 'rend24_i' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [FFT.cpp:28->FFT.cpp:363]   --->   Operation 202 'specregionbegin' 'rbegin4_i' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%rend22_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin4_i" [FFT.cpp:29->FFT.cpp:363]   --->   Operation 203 'specregionend' 'rend22_i' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.43ns)   --->   "%br_ln30 = br void %fpga_resource_hint.for.inc67.103" [FFT.cpp:30->FFT.cpp:363]   --->   Operation 204 'br' 'br_ln30' <Predicate = (trunc_ln353 != 64 & trunc_ln353 != 0)> <Delay = 0.43>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%d1_real_2 = phi i32 %d1_3, void %if.then.i.i, i32 %d1_real, void %fpga_resource_hint.if.then4.i.105, i32 %d1, void %fpga_resource_hint.for.body38.106"   --->   Operation 205 'phi' 'd1_real_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%d1_imag_2 = phi i32 %d1_imag_1, void %if.then.i.i, i32 %d1_imag, void %fpga_resource_hint.if.then4.i.105, i32 %d1_3, void %fpga_resource_hint.for.body38.106"   --->   Operation 206 'phi' 'd1_imag_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 207 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 208 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_2"   --->   Operation 208 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 209 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_2"   --->   Operation 209 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 210 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_2"   --->   Operation 210 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 211 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 211 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 212 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_2"   --->   Operation 212 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 213 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_2"   --->   Operation 213 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 214 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_2"   --->   Operation 214 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 215 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load"   --->   Operation 215 'muxlogic' 'muxLogicI0_to_d2_real_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 216 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_1_i = muxlogic i32 %d1_real_3_i"   --->   Operation 216 'muxlogic' 'muxLogicI1_to_d2_real_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 217 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load"   --->   Operation 217 'muxlogic' 'muxLogicI0_to_d2_imag_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 218 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_1_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 218 'muxlogic' 'muxLogicI1_to_d2_imag_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 219 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load"   --->   Operation 219 'muxlogic' 'muxLogicI0_to_d3_real_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 220 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_1_i = muxlogic i32 %d1_real_3_i"   --->   Operation 220 'muxlogic' 'muxLogicI1_to_d3_real_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 221 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load"   --->   Operation 221 'muxlogic' 'muxLogicI0_to_d3_imag_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 222 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_1_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 222 'muxlogic' 'muxLogicI1_to_d3_imag_1_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 223 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load"   --->   Operation 223 'muxlogic' 'muxLogicI0_to_d2_real_2_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 224 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_4_i"   --->   Operation 224 'muxlogic' 'muxLogicI1_to_d2_real_2_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 225 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load"   --->   Operation 225 'muxlogic' 'muxLogicI0_to_d2_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 226 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_4_i"   --->   Operation 226 'muxlogic' 'muxLogicI1_to_d2_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 227 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load"   --->   Operation 227 'muxlogic' 'muxLogicI0_to_d3_real_2_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 228 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_4_i"   --->   Operation 228 'muxlogic' 'muxLogicI1_to_d3_real_2_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 229 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load"   --->   Operation 229 'muxlogic' 'muxLogicI0_to_d3_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 230 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_4_i"   --->   Operation 230 'muxlogic' 'muxLogicI1_to_d3_imag_2_i' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 231 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load"   --->   Operation 231 'muxlogic' 'muxLogicI0_to_d2_real_1' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 232 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_1 = muxlogic i32 %d1_real_3"   --->   Operation 232 'muxlogic' 'muxLogicI1_to_d2_real_1' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 233 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load"   --->   Operation 233 'muxlogic' 'muxLogicI0_to_d2_imag_1' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 234 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_1 = muxlogic i32 %d1_imag_3"   --->   Operation 234 'muxlogic' 'muxLogicI1_to_d2_imag_1' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 235 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load"   --->   Operation 235 'muxlogic' 'muxLogicI0_to_d3_real_1' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 236 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_1 = muxlogic i32 %d1_real_3"   --->   Operation 236 'muxlogic' 'muxLogicI1_to_d3_real_1' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 237 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load"   --->   Operation 237 'muxlogic' 'muxLogicI0_to_d3_imag_1' <Predicate = true> <Delay = 0.78>
ST_5 : Operation 238 [2/2] (0.78ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_1 = muxlogic i32 %d1_imag_3"   --->   Operation 238 'muxlogic' 'muxLogicI1_to_d3_imag_1' <Predicate = true> <Delay = 0.78>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 239 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real = muxlogic i32 %d0"   --->   Operation 239 'muxlogic' 'muxLogicI0_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real = muxlogic i32 %d1_real_2"   --->   Operation 240 'muxlogic' 'muxLogicI1_to_d2_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 241 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag = muxlogic i32 %d0_2"   --->   Operation 242 'muxlogic' 'muxLogicI0_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag = muxlogic i32 %d1_imag_2"   --->   Operation 243 'muxlogic' 'muxLogicI1_to_d2_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 244 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 245 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real = muxlogic i32 %d0"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real = muxlogic i32 %d1_real_2"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_d3_real' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 247 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag = muxlogic i32 %d0_2"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag = muxlogic i32 %d1_imag_2"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_d3_imag' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 250 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load"   --->   Operation 251 'muxlogic' 'muxLogicI0_to_d2_real_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_1_i = muxlogic i32 %d1_real_3_i"   --->   Operation 252 'muxlogic' 'muxLogicI1_to_d2_real_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 253 'fadd' 'd2_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load"   --->   Operation 254 'muxlogic' 'muxLogicI0_to_d2_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_1_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 255 'muxlogic' 'muxLogicI1_to_d2_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 256 'fadd' 'd2_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load"   --->   Operation 257 'muxlogic' 'muxLogicI0_to_d3_real_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_1_i = muxlogic i32 %d1_real_3_i"   --->   Operation 258 'muxlogic' 'muxLogicI1_to_d3_real_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 259 'fsub' 'd3_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_1_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load"   --->   Operation 260 'muxlogic' 'muxLogicI0_to_d3_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_1_i = muxlogic i32 %d1_imag_3_i"   --->   Operation 261 'muxlogic' 'muxLogicI1_to_d3_imag_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 262 'fsub' 'd3_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load"   --->   Operation 263 'muxlogic' 'muxLogicI0_to_d2_real_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_2_i = muxlogic i32 %d1_real_4_i"   --->   Operation 264 'muxlogic' 'muxLogicI1_to_d2_real_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 265 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load"   --->   Operation 266 'muxlogic' 'muxLogicI0_to_d2_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_2_i = muxlogic i32 %d1_imag_4_i"   --->   Operation 267 'muxlogic' 'muxLogicI1_to_d2_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 268 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load"   --->   Operation 269 'muxlogic' 'muxLogicI0_to_d3_real_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_2_i = muxlogic i32 %d1_real_4_i"   --->   Operation 270 'muxlogic' 'muxLogicI1_to_d3_real_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 271 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_2_i = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load"   --->   Operation 272 'muxlogic' 'muxLogicI0_to_d3_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_2_i = muxlogic i32 %d1_imag_4_i"   --->   Operation 273 'muxlogic' 'muxLogicI1_to_d3_imag_2_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 274 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_real_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load"   --->   Operation 275 'muxlogic' 'muxLogicI0_to_d2_real_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_real_1 = muxlogic i32 %d1_real_3"   --->   Operation 276 'muxlogic' 'muxLogicI1_to_d2_real_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 277 'fadd' 'd2_real_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d2_imag_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load"   --->   Operation 278 'muxlogic' 'muxLogicI0_to_d2_imag_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d2_imag_1 = muxlogic i32 %d1_imag_3"   --->   Operation 279 'muxlogic' 'muxLogicI1_to_d2_imag_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [4/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 280 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_real_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load"   --->   Operation 281 'muxlogic' 'muxLogicI0_to_d3_real_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_real_1 = muxlogic i32 %d1_real_3"   --->   Operation 282 'muxlogic' 'muxLogicI1_to_d3_real_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 283 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 283 'fsub' 'd3_real_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI0_to_d3_imag_1 = muxlogic i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load"   --->   Operation 284 'muxlogic' 'muxLogicI0_to_d3_imag_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/2] (0.00ns) (share mux size 16)   --->   "%muxLogicI1_to_d3_imag_1 = muxlogic i32 %d1_imag_3"   --->   Operation 285 'muxlogic' 'muxLogicI1_to_d3_imag_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [4/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 286 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 287 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 287 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 288 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 289 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 290 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 291 'fadd' 'd2_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 292 'fadd' 'd2_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 293 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 293 'fsub' 'd3_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 294 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 294 'fsub' 'd3_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 295 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 296 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 296 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 297 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 298 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 299 'fadd' 'd2_real_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [3/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 300 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 301 'fsub' 'd3_real_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [3/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 302 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 303 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 303 'fadd' 'd2_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 304 'fadd' 'd2_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 305 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 305 'fsub' 'd3_real' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 306 'fsub' 'd3_imag' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 307 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 307 'fadd' 'd2_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 308 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 308 'fadd' 'd2_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 309 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 309 'fsub' 'd3_real_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 310 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 310 'fsub' 'd3_imag_1_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 311 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 312 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 313 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 314 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 315 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 315 'fadd' 'd2_real_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 316 [2/4] (2.56ns) (share mux size 16)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 316 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 317 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 317 'fsub' 'd3_real_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 318 [2/4] (2.56ns) (share mux size 16)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 318 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 2.56> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.48>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [FFT.cpp:41->FFT.cpp:363]   --->   Operation 319 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 320 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real = fadd i32 %d0, i32 %d1_real_2" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 320 'fadd' 'd2_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:363]   --->   Operation 321 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin7_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 322 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 323 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 324 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag = fadd i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 324 'fadd' 'd2_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:363]   --->   Operation 325 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%rend6_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin5_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 326 'specregionend' 'rend6_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 327 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 328 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real = fsub i32 %d0, i32 %d1_real_2" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 328 'fsub' 'd3_real' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:363]   --->   Operation 329 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%rend4_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin3_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 330 'specregionend' 'rend4_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 331 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag = fsub i32 %d0_2, i32 %d1_imag_2" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 332 'fsub' 'd3_imag' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:363]   --->   Operation 333 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin1_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 334 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0, i64 0, i64 %zext_ln363" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 335 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0, i64 0, i64 %zext_ln363" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 336 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 337 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 338 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1, i64 0, i64 %zext_ln363" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 339 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1, i64 0, i64 %zext_ln363" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 340 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 341 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 342 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2, i64 0, i64 %zext_ln363" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 343 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2, i64 0, i64 %zext_ln363" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 344 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 345 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 346 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 347 'fadd' 'd2_real_1_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_1_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:363]   --->   Operation 348 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 349 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_1_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 349 'fadd' 'd2_imag_1_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 350 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_1_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:363]   --->   Operation 350 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 351 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load, i32 %d1_real_3_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 351 'fsub' 'd3_real_1_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 352 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_1_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:363]   --->   Operation 352 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 353 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_1_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load, i32 %d1_imag_3_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 353 'fsub' 'd3_imag_1_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 354 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_1_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:363]   --->   Operation 354 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 355 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 355 'fadd' 'd2_real_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 356 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_2_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:363]   --->   Operation 356 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 357 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_2_i = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 357 'fadd' 'd2_imag_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_2_i, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:363]   --->   Operation 358 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 359 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load, i32 %d1_real_4_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 359 'fsub' 'd3_real_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 360 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_2_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:363]   --->   Operation 360 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 361 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_2_i = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load, i32 %d1_imag_4_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 361 'fsub' 'd3_imag_2_i' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 362 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_2_i, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:363]   --->   Operation 362 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 363 [1/1] (0.00ns)   --->   "%rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [FFT.cpp:27->FFT.cpp:363]   --->   Operation 363 'specregionbegin' 'rbegin6_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 364 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin6_i" [FFT.cpp:28->FFT.cpp:363]   --->   Operation 364 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101" [FFT.cpp:28->FFT.cpp:363]   --->   Operation 365 'specregionbegin' 'rbegin8_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin8_i" [FFT.cpp:29->FFT.cpp:363]   --->   Operation 366 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113" [FFT.cpp:41->FFT.cpp:363]   --->   Operation 367 'specregionbegin' 'rbegin10_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_real_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 368 'fadd' 'd2_real_1' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_1, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:35->FFT.cpp:363]   --->   Operation 369 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%rend16_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin10_i" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 370 'specregionend' 'rend16_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112" [FFT.cpp:42->FFT.cpp:363]   --->   Operation 371 'specregionbegin' 'rbegin12_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/4] (0.07ns) (share mux size 16)   --->   "%d2_imag_1 = fadd i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 372 'fadd' 'd2_imag_1' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_1, i64 9, i64 4, i64 18446744073709551615" [FFT.cpp:36->FFT.cpp:363]   --->   Operation 373 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%rend14_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin12_i" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 374 'specregionend' 'rend14_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111" [FFT.cpp:43->FFT.cpp:363]   --->   Operation 375 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 376 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_real_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load, i32 %d1_real_3" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 376 'fsub' 'd3_real_1' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_1, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:37->FFT.cpp:363]   --->   Operation 377 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (0.00ns)   --->   "%rend12_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin11_i" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 378 'specregionend' 'rend12_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [FFT.cpp:44->FFT.cpp:363]   --->   Operation 379 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/4] (0.07ns) (share mux size 16)   --->   "%d3_imag_1 = fsub i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load, i32 %d1_imag_3" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 380 'fsub' 'd3_imag_1' <Predicate = true> <Delay = 0.07> <CoreInst = "FAddSub_nodsp">   --->   Core 21 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_1, i64 11, i64 4, i64 18446744073709551615" [FFT.cpp:38->FFT.cpp:363]   --->   Operation 381 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin9_i" [FFT.cpp:45->FFT.cpp:363]   --->   Operation 382 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3, i64 0, i64 %zext_ln363" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 383 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3, i64 0, i64 %zext_ln363" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 384 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 385 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_2 = getelementptr i32 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3, i64 0, i64 %zext_ln7" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 386 'getelementptr' 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real"   --->   Operation 387 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr"   --->   Operation 388 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 389 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real"   --->   Operation 390 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_2"   --->   Operation 391 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_0_addr_2" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 392 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_1_i"   --->   Operation 393 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr"   --->   Operation 394 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 395 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_1_i"   --->   Operation 396 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_2"   --->   Operation 397 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_1_addr_2" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 398 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_2_i"   --->   Operation 399 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr"   --->   Operation 400 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 401 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 402 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_2_i"   --->   Operation 402 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_2"   --->   Operation 403 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_2_addr_2" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 404 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_real_1"   --->   Operation 405 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr"   --->   Operation 406 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_real_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 407 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_real_1"   --->   Operation 408 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_2"   --->   Operation 409 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 410 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_real_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_0_3_addr_2" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 410 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 411 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag"   --->   Operation 411 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr"   --->   Operation 412 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 413 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 413 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 414 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag"   --->   Operation 414 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 415 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_2"   --->   Operation 415 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 416 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_0_addr_2" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 416 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 417 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_1_i"   --->   Operation 417 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr"   --->   Operation 418 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 419 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 419 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 420 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_1_i"   --->   Operation 420 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 421 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_2"   --->   Operation 421 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 422 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_1_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_1_addr_2" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 422 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_2_i"   --->   Operation 423 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 424 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr"   --->   Operation 424 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 425 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 425 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_2_i"   --->   Operation 426 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_2"   --->   Operation 427 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 428 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_2_i, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_2_addr_2" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 428 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 429 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln46 = muxlogic i32 %d2_imag_1"   --->   Operation 429 'muxlogic' 'muxLogicRAMData_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln46 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr"   --->   Operation 430 'muxlogic' 'muxLogicRAMAddr_to_store_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 431 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln46 = store i32 %d2_imag_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr" [FFT.cpp:46->FFT.cpp:363]   --->   Operation 431 'store' 'store_ln46' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln47 = muxlogic i32 %d3_imag_1"   --->   Operation 432 'muxlogic' 'muxLogicRAMData_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln47 = muxlogic i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_2"   --->   Operation 433 'muxlogic' 'muxLogicRAMAddr_to_store_ln47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 434 [1/1] ( I:0.41ns O:0.41ns )   --->   "%store_ln47 = store i32 %d3_imag_1, i6 %FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_6_1_3_addr_2" [FFT.cpp:47->FFT.cpp:363]   --->   Operation 434 'store' 'store_ln47' <Predicate = true> <Delay = 0.41> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 435 [1/1] (0.38ns)   --->   "%ret_ln353 = ret" [FFT.cpp:353]   --->   Operation 435 'ret' 'ret_ln353' <Predicate = (tmp)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.746ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'k189' [18]  (0.382 ns)
	'load' operation 8 bit ('k189_load', FFT.cpp:353) on local variable 'k189' [21]  (0.000 ns)
	'sparsemux' operation 32 bit ('tw', FFT.cpp:353) [30]  (1.364 ns)

 <State 2>: 2.908ns
The critical path consists of the following:
	'load' operation 32 bit ('d1', FFT.cpp:11->FFT.cpp:363) on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0' [47]  (0.072 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_bd') [58]  (0.701 ns)
	'fmul' operation 32 bit ('bd', FFT.cpp:25->FFT.cpp:363) [60]  (2.135 ns)

 <State 3>: 2.885ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d1_real') [65]  (0.000 ns)
	'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:363) [68]  (2.885 ns)

 <State 4>: 0.439ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d1_real') [65]  (0.439 ns)

 <State 5>: 1.228ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('d1') with incoming values : ('d1', FFT.cpp:11->FFT.cpp:363) ('d1_real', FFT.cpp:28->FFT.cpp:363) [80]  (0.439 ns)
	'phi' operation 32 bit ('d1') with incoming values : ('d1', FFT.cpp:11->FFT.cpp:363) ('d1_real', FFT.cpp:28->FFT.cpp:363) [80]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_d2_real') [85]  (0.789 ns)

 <State 6>: 2.566ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_d2_real') [84]  (0.000 ns)
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:363) [86]  (2.566 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:363) [86]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:363) [86]  (2.566 ns)

 <State 9>: 0.488ns
The critical path consists of the following:
	'fadd' operation 32 bit ('d2_real', FFT.cpp:42->FFT.cpp:363) [86]  (0.070 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln46') [273]  (0.000 ns)
	'store' operation 0 bit ('store_ln46', FFT.cpp:46->FFT.cpp:363) of variable 'd2_real', FFT.cpp:42->FFT.cpp:363 on array 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0' [275]  (0.418 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
