
stratus_hls 19.10-p100  (91500.011111)
Copyright (c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,

        00481.   CYNTHHL, DPA=1, BDW_RTL_finish_gen_DPA=1".
        00481: -I is set to "., bdw_work/wrappers,

        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   bdw_work/libs/cynw_cm_float/c_parts,
        00481.   /usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   /usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".

        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "1.800".

        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.100".
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".

        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "op,expr".

        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.

        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".

        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".

        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.

        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".

        00481: --help is not set.
        00481: --hls_config is set to "DPA".
        00481: --hls_module is set to "finish_gen".

        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".

        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.

        00481: --logfile is set to "bdw_work/modules/finish_gen/DPA/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".

        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".

        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "finish_gen_rtl.cpp".

        00481: --output_dir is set to "bdw_work/modules/finish_gen/DPA".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".

        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".

        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".

        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".

        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".

        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".

        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_effort is set to "high".

        00481: --parts_lib is set to "cynw_cm_float".
        00481: --parts_lib_path is set to "bdw_work/libs/cynw_cm_float/c_parts,
        00481.   /usr/cadence/installs/Stratus/share/stratus/cynware/cynw_cm_float/c_parts".
        00481: --path_delay_limit is set to "100".

        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".

        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".

        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".

        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.

        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --rtl_annotation is set to "op,stack".

        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.

        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".

        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sharing_effort_parts is set to "high".

        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".

        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".

        00481: --split_multiply is set to "0".
        00481: --src_file is set to "finish_gen.cpp".
        00481: --summary_level is set to "WARNING".

        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".

        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".

        00481: --unroll_loops is set to "off".
        00481: --verilog_dialect is set to "1995".

        00481: --wait_for_license is set to "off".
        00481: --wireload is not set.

   NOTE 03065: Control flow zipping is enabled

   NOTE 01483: Using cmdesigner 2019.1.01.8041 (03251817).

   NOTE 01727: Using Genus 17.11-s014_1.



        01425: Loading design and library files:

        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 1.800ns.

        01824:     Physical estimation options:

        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................

        01825.         /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate_12

        01472:       Register Metrics:

        01440:          Register Type          Area              Delay (ns)

        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125

        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100

        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111

        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175

        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.

        02788:       Using cached results for cyn_mux_estimate_40

        01429:       Binary Multiplexor Metrics:

        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061

        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295

        01430:     1           33         78.50      0.354
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133

        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249


        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.

        02924:   Dissolved 0 function calls.
   NOTE 01446:   at finish_gen.h line 23
   NOTE 01446.     The edge-triggered SC_METHOD, _gen_last_en, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at finish_gen.h line 37
   NOTE 01446.     The edge-triggered SC_METHOD, _up_count, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at finish_gen.h line 46

   NOTE 01446.     The edge-triggered SC_METHOD, _internal_cnt, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at finish_gen.h line 55
   NOTE 01446.     The edge-triggered SC_METHOD, _finish, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
        00116:   at finish_gen.h line 55

        00116.     Optimizing method finish_gen::_finish
        00116:   at finish_gen.h line 46
        00116.     Optimizing method finish_gen::_internal_cnt
        00116:   at finish_gen.h line 37
        00116.     Optimizing method finish_gen::_up_count
        00116:   at finish_gen.h line 23
        00116.     Optimizing method finish_gen::_gen_last_en
        00116:   at finish_gen.h line 55
        00116.     Optimizing method finish_gen::_finish
        00305:     299 nodes

        00306:     Optimize: pass 1.

        00305:     137 nodes
        00306:     Optimize: pass 2.

        00305:     156 nodes
        00306:     Optimize: pass 3.

        00305:     156 nodes
        00306:     Optimize: pass 4.

        00305:     156 nodes
        00306:     Optimize: pass 5.

        02831:       at finish_gen.h line 63
        00306:     Optimize: pass 6.

        02831:       at finish_gen.h line 61
        00306:     Optimize: pass 7..

        00305:     125 nodes
        00306:     Optimize: pass 8.

        02831:       at finish_gen.h line 59
        00306:     Optimize: pass 9..

        00305:     88 nodes
        00306:     Optimize: pass 10.

        00305:     85 nodes
        00306:     Optimize: pass 11..

        00305:     81 nodes
        00306:     Optimize: pass 12.

        00305:     80 nodes
        00306:     Optimize: pass 13.

        00305:     61 nodes
        00306:     Optimize: pass 14.

        00305:     61 nodes
        00306:     Optimize: pass 15.

        00116:   at finish_gen.h line 46
        00306:     Optimize: pass 1.

        00305:     84 nodes
        00306:     Optimize: pass 2.

        00305:     106 nodes
        00306:     Optimize: pass 3..

        00305:     103 nodes
        00306:     Optimize: pass 4.

        00305:     103 nodes
        00306:     Optimize: pass 5.

        00305:     103 nodes
        00306:     Optimize: pass 6.

        02831:       at finish_gen.h line 50
        00306:     Optimize: pass 7..

        00305:     66 nodes
        00306:     Optimize: pass 8.

        00305:     65 nodes
        00306:     Optimize: pass 9..

        00305:     63 nodes
        00306:     Optimize: pass 10.

        00305:     51 nodes
        00306:     Optimize: pass 11.

        00305:     51 nodes
        00306:     Optimize: pass 12.

        00116:   at finish_gen.h line 37
        00306:     Optimize: pass 1.

        00305:     106 nodes
        00306:     Optimize: pass 2.

        00305:     128 nodes
        00306:     Optimize: pass 3.

        00305:     128 nodes
        00306:     Optimize: pass 4.

        00305:     128 nodes
        00306:     Optimize: pass 5.

        02831:       at finish_gen.h line 43
        00306:     Optimize: pass 6.

        02831:       at finish_gen.h line 41
        00306:     Optimize: pass 7..

        00305:     82 nodes
        00306:     Optimize: pass 8.

        00305:     80 nodes
        00306:     Optimize: pass 9..

        00305:     76 nodes
        00306:     Optimize: pass 10.

        00305:     68 nodes
        00306:     Optimize: pass 11..

        00305:     65 nodes
        00306:     Optimize: pass 12.

        00305:     65 nodes
        00306:     Optimize: pass 13.

        00305:     65 nodes
        00306:     Optimize: pass 14.

        00116:   at finish_gen.h line 23
        00305:     120 nodes
        00306:     Optimize: pass 2.

        00305:     139 nodes
        00306:     Optimize: pass 3..

        00305:     136 nodes
        00306:     Optimize: pass 4.

        00305:     136 nodes
        00306:     Optimize: pass 5.

        00305:     136 nodes
        00306:     Optimize: pass 6.

        02831:       at finish_gen.h line 28
        00306:     Optimize: pass 7..

        00305:     113 nodes
        00306:     Optimize: pass 8.

        02831:       at finish_gen.h line 27
        00306:     Optimize: pass 9..

        00305:     76 nodes
        00306:     Optimize: pass 10.

        00305:     74 nodes
        00306:     Optimize: pass 11..

        00305:     67 nodes
        00306:     Optimize: pass 12.

        00305:     66 nodes
        00306:     Optimize: pass 13.

        00305:     56 nodes
        00306:     Optimize: pass 14..

        00305:     53 nodes
        00306:     Optimize: pass 15.

        00305:     53 nodes
        00306:     Optimize: pass 16.

        00305:     53 nodes
        00306:     Optimize: pass 17.

        01352:   at finish_gen.h line 55
        01352.     Postprocessing method finish_gen::_finish
        01352:   at finish_gen.h line 46
        01352.     Postprocessing method finish_gen::_internal_cnt
        01352:   at finish_gen.h line 37
        01352.     Postprocessing method finish_gen::_up_count
        01352:   at finish_gen.h line 23
        01352.     Postprocessing method finish_gen::_gen_last_en
   NOTE 00486: Creating custom parts for this design

   NOTE 00487: Created 12 parts

   NOTE 00488:     dpopt_auto: Suggesting 6 parts



        00182: Initial resource mapping:

   NOTE 01037:     Characterizing multiplexors up to 32 bits by 33 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...



   NOTE 03280: A specified technology library contains scan flip flops which
   NOTE 03280.   may be used in timing estimation.

   NOTE 00171: No wireload models present in technology library,

   NOTE 00171.   /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib.

   NOTE 00198: No wire load model is being used.

        01429:       Binary Multiplexor Metrics:

        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061

        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01430:     4            2         11.45      0.061
        01430:     4            3         16.72      0.139
        01430:     4            4         25.32      0.139
        01430:     4            5         33.92      0.197
        01430:     4            8         59.72      0.197
        01430:     4            9         68.32      0.256
        01430:     4           16        128.53      0.256
        01430:     4           17        137.13      0.314
        01430:     4           32        266.15      0.314
        01430:     4           33        274.75      0.373
        01430:     8            2         22.89      0.061
        01430:     8            3         31.04      0.148

        01430:     8            4         47.02      0.148
        01430:     8            5         62.99      0.207
        01430:     8            8        110.91      0.207
        01430:     8            9        126.89      0.265
        01430:     8           16        238.70      0.265
        01430:     8           17        254.68      0.324
        01430:     8           32        494.28      0.324
        01430:     8           33        510.26      0.382

        01430:    32            2         91.57      0.061
        01430:    32            3        117.01      0.167
        01430:    32            4        177.22      0.167
        01430:    32            5        237.43      0.225
        01430:    32            8        418.05      0.225
        01430:    32            9        478.26      0.284
        01430:    32           16        899.73      0.284
        01430:    32           17        959.93      0.342
        01430:    32           32       1863.07      0.342
        01430:    32           33       1923.28      0.401
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210

        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249
        01430:     4            2         12.42      0.061
        01430:     4            3         14.53      0.095
        01430:     4            4         19.51      0.095
        01430:     4            5         24.50      0.133
        01430:     4            8         39.45      0.133
        01430:     4            9         44.44      0.172
        01430:     4           16         79.34      0.172
        01430:     4           17         84.32      0.210

        01430:     4           32        159.10      0.210
        01430:     4           33        164.09      0.249
        01430:     8            2         24.84      0.061
        01430:     8            3         26.98      0.095
        01430:     8            4         36.23      0.095
        01430:     8            5         45.49      0.133
        01430:     8            8         73.27      0.133
        01430:     8            9         82.53      0.172
        01430:     8           16        147.34      0.172
        01430:     8           17        156.60      0.210
        01430:     8           32        295.48      0.210
        01430:     8           33        304.73      0.249
        01430:    32            2         99.34      0.061
        01430:    32            3        101.68      0.095
        01430:    32            4        136.58      0.095
        01430:    32            5        171.47      0.133
        01430:    32            8        276.17      0.133
        01430:    32            9        311.07      0.172
        01430:    32           16        555.35      0.172

        01430:    32           17        590.25      0.210
        01430:    32           32       1113.72      0.210
        01430:    32           33       1148.61      0.249
        00968:   Matching resources

        02788:       Using cached results for finish_gen_And_1Ux1U_1U_4

        02790:         Area =     1.37  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for finish_gen_Or_1Ux1U_1U_4

        02790:         Area =     1.37  Latency = 0  Delay =    0.070ns
        02788:       Using cached results for finish_gen_Not_1U_1U_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029ns
        02788:       Using cached results for finish_gen_N_Mux_8_2_7_4
        02790:         Area =    10.94  Latency = 0  Delay =    0.071ns
        02788:       Using cached results for finish_gen_N_Mux_32_2_11_4
        02790:         Area =    76.61  Latency = 0  Delay =    0.090ns
        02723:       Synthesizing finish_gen_Equal_32Ux32U_1U_4...

        02790:         Area =    95.08  Latency = 0  Delay =    0.542ns

        02723:       Synthesizing finish_gen_Add_32Ux1U_32U_4...

        02790:         Area =   129.62  Latency = 0  Delay =    1.356ns

        02723:       Synthesizing finish_gen_Add_8Ux1U_8U_4...
        02790:         Area =    29.41  Latency = 0  Delay =    0.492ns

        02723:       Synthesizing finish_gen_NotEQ_8Ux5U_1U_4...

        02790:         Area =    17.10  Latency = 0  Delay =    0.293ns

        02723:       Synthesizing finish_gen_MuxAdd2i1u8i0u1_4...

        02790:         Area =    36.94  Latency = 0  Delay =    0.465ns

        02723:       Synthesizing finish_gen_Nei20u8_4...
        02790:         Area =     6.16  Latency = 0  Delay =    0.256ns

        02723:       Synthesizing finish_gen_Add2i1u32_4...

        02790:         Area =   126.54  Latency = 0  Delay =    1.290ns

        02723:       Synthesizing finish_gen_Add2i1u8_4...

        02790:         Area =    26.33  Latency = 0  Delay =    0.410ns

        02723:       Synthesizing finish_gen_MuxAdd2i1u32u32u1_4...

        02790:         Area =   203.49  Latency = 0  Delay =    1.367ns

        02723:       Synthesizing finish_gen_Muxi0u32u1_4...

        02790:         Area =    43.78  Latency = 0  Delay =    0.063ns

        02788:       Using cached results for finish_gen_Equal_32Ux32U_1U_1

        02790:         Area =   263.68  Latency = 0  Delay =    0.248ns
        02788:       Using cached results for finish_gen_Add_32Ux1U_32U_1
        02790:         Area =   258.06  Latency = 0  Delay =    0.301ns
        02788:       Using cached results for finish_gen_Add_8Ux1U_8U_1
        02790:         Area =    54.22  Latency = 0  Delay =    0.196ns
        02788:       Using cached results for finish_gen_And_1Ux1U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046ns
        02788:       Using cached results for finish_gen_Or_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.051ns
        02788:       Using cached results for finish_gen_NotEQ_8Ux5U_1U_1

        02790:         Area =    36.94  Latency = 0  Delay =    0.181ns
        02788:       Using cached results for finish_gen_Not_1U_1U_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019ns
        02788:       Using cached results for finish_gen_N_Mux_8_2_7_1
        02790:         Area =    58.48  Latency = 0  Delay =    0.048ns
        02788:       Using cached results for finish_gen_N_Mux_32_2_11_1
        02790:         Area =   375.93  Latency = 0  Delay =    0.060ns
        02788:       Using cached results for finish_gen_MuxAdd2i1u8i0u1_1
        02790:         Area =    57.42  Latency = 0  Delay =    0.211ns
        02788:       Using cached results for finish_gen_Nei20u8_1
        02790:         Area =    33.43  Latency = 0  Delay =    0.116ns
        02788:       Using cached results for finish_gen_Add2i1u32_1
        02790:         Area =   250.05  Latency = 0  Delay =    0.273ns
        02788:       Using cached results for finish_gen_Add2i1u8_1
        02790:         Area =    46.07  Latency = 0  Delay =    0.179ns
        02788:       Using cached results for finish_gen_MuxAdd2i1u32u32u1_1
        02790:         Area =   344.41  Latency = 0  Delay =    0.336ns
        02788:       Using cached results for finish_gen_Muxi0u32u1_1
        02790:         Area =   229.82  Latency = 0  Delay =    0.039ns



        00969: Scheduling:

   NOTE 01437:   at finish_gen.h line 55
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at finish_gen.h line 46
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at finish_gen.h line 37
   NOTE 01437.     Using global default input delay value of 0.100ns.
   NOTE 01437:   at finish_gen.h line 23
   NOTE 01437.     Using global default input delay value of 0.100ns.
               .

        01171:   Scheduling method finish_gen::_finish
        02080:       sched_asap            off     

        02080:       sched_effort          medium  

        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    

        02080:       relax_timing          off     
        02080:       power_clock_gating    off     

        02098:     Total op count: 12

        03257:     Sharable op count: 0
        01170:     Unsharable op count: 12

        01166:     Estimated intrinsic mux area: 0
        01117:     Initialized resource counts

        02361:     Schedule complete. Optimizing

        01230:     Optimize: pass 1.....

        01230:     Optimize: pass 2


        00970: Allocation & binding:

        01218:     Scheduling Resources:
        01219:                        Resource Quantity

        01220:       finish_gen_And_1Ux1U_1U_4        2
        01220:            finish_gen_Nei20u8_4        1
        01220:          finish_gen_Not_1U_1U_4        1
        01220:        finish_gen_Or_1Ux1U_1U_4        1
               .

        01171:   Scheduling method finish_gen::_internal_cnt
        02080:       sched_asap            off     

        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7

        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7

        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing

        01230:     Optimize: pass 1..

        01230:     Optimize: pass 2


        00970: Allocation & binding:

        01218:     Scheduling Resources:
        01219:                           Resource Quantity
        01220:       finish_gen_MuxAdd2i1u8i0u1_4        1

               .

        01171:   Scheduling method finish_gen::_up_count
        02080:       sched_asap            off     

        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 11

        03257:     Sharable op count: 0
        01170:     Unsharable op count: 11

        01166:     Estimated intrinsic mux area: 604
        01167:     at finish_gen.h line 43 estimated mux area: 375
        01168:     Symbol:CynTemp_5 Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at finish_gen.h line 44
        01230:     Optimize: pass 1...

        01230:     Optimize: pass 2


        00970: Allocation & binding:

        01218:     Scheduling Resources:
        01219:                         Resource Quantity
        01220:           finish_gen_Add2i1u32_1        1

        01220:          finish_gen_Muxi0u32u1_4        1
        01220:       finish_gen_N_Mux_32_2_11_4        1
        01220:         finish_gen_Or_1Ux1U_1U_1        1
               .

        01171:   Scheduling method finish_gen::_gen_last_en
        02080:       sched_asap            off     

        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 7

        03257:     Sharable op count: 0
        01170:     Unsharable op count: 7
        01166:     Estimated intrinsic mux area: 0

        02361:     Schedule complete. Optimizing

        01230:     Optimize: pass 1...

        01230:     Optimize: pass 2


        00970: Allocation & binding:

        01218:     Scheduling Resources:
        01219:                            Resource Quantity

        01220:           finish_gen_And_1Ux1U_1U_4        1
        01220:       finish_gen_Equal_32Ux32U_1U_4        1


        02918: RTL Generation & Optimization:

        02917:   Preparing method finish_gen::_finish for final RTL output
        01006:     States: 2

        01677:     Building RTL structures, pass 1

        01677:     Building RTL structures, pass 2

               .......................................................................
               .                                                                     .
        00802: . Allocation Report for method "_finish":                             .
        00805: .                                         Area/Instance               .
        00805: .                                   ------------------------    Total .
        00805: .                  Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -------------------------  -----  ----------  ------  ----  ------- .
        00807: .      finish_gen_Nei20u8_4      1                 6.2            6.2 .
        00807: . finish_gen_And_1Ux1U_1U_4      2                 1.4            2.7 .
        00807: .  finish_gen_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00807: .    finish_gen_Not_1U_1U_4      1                 0.7            0.7 .
        00810: .            implicit muxes                                       2.9 .
        00808: .                 registers      1                                    .
        00809: .             register bits      1    5.5(1)       0.0            5.5 .
        00811: . ------------------------------------------------------------------- .
        00812: .                Total Area           5.5(1)      13.8   0.0     19.3 .
               .                                                                     .
               .......................................................................


        01677:     Building RTL structures, pass 3

        02917:   Preparing method finish_gen::_internal_cnt for final RTL
        02917.     output
        01006:     States: 2

        01677:     Building RTL structures, pass 1

        01677:     Building RTL structures, pass 2

               ..........................................................................
               .                                                                        .
        00802: . Allocation Report for method "_internal_cnt":                          .
        00805: .                                            Area/Instance               .
        00805: .                                      ------------------------    Total .
        00805: .                     Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ----------------------------  -----  ----------  ------  ----  ------- .
        00807: . finish_gen_MuxAdd2i1u8i0u1_4      1                36.9           36.9 .
        00810: .               implicit muxes                                      22.9 .
        00808: .                    registers      1                                    .
        00809: .                register bits      8    5.5(1)       0.0           43.8 .
        00811: . ---------------------------------------------------------------------- .
        00812: .                   Total Area          43.8(8)      59.8   0.0    103.6 .
               .                                                                        .
               ..........................................................................


        01677:     Building RTL structures, pass 3

        02917:   Preparing method finish_gen::_up_count for final RTL output
        01006:     States: 2

        01677:     Building RTL structures, pass 1

        01677:     Building RTL structures, pass 2

               ........................................................................
               .                                                                      .
        00802: . Allocation Report for method "_up_count":                            .
        00805: .                                          Area/Instance               .
        00805: .                                    ------------------------    Total .
        00805: .                   Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------------  -----  ----------  ------  ----  ------- .
        00807: .     finish_gen_Add2i1u32_4      1               126.5          126.5 .
        00807: . finish_gen_N_Mux_32_2_11_4      1                76.6           76.6 .
        00807: .    finish_gen_Muxi0u32u1_4      1                43.8           43.8 .
        00807: .   finish_gen_Or_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .             implicit muxes                                      91.6 .
        00808: .                  registers      1                                    .
        00809: .              register bits     32    5.5(1)       0.0          175.1 .
        00811: . -------------------------------------------------------------------- .
        00812: .                 Total Area         175.1(32)    339.9   0.0    515.0 .
               .                                                                      .
               ........................................................................


        01677:     Building RTL structures, pass 3

        02917:   Preparing method finish_gen::_gen_last_en for final RTL output
        01006:     States: 2

        01677:     Building RTL structures, pass 1

        01677:     Building RTL structures, pass 2

               ...........................................................................
               .                                                                         .
        00802: . Allocation Report for method "_gen_last_en":                            .
        00805: .                                             Area/Instance               .
        00805: .                                       ------------------------    Total .
        00805: .                      Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . -----------------------------  -----  ----------  ------  ----  ------- .
        00807: . finish_gen_Equal_32Ux32U_1U_4      1                95.1           95.1 .
        00807: .     finish_gen_And_1Ux1U_1U_4      1                 1.4            1.4 .
        00810: .                implicit muxes                                       2.9 .
        00808: .                     registers      1                                    .
        00809: .                 register bits      1    5.5(1)       0.0            5.5 .
        00811: . ----------------------------------------------------------------------- .
        00812: .                    Total Area           5.5(1)      99.3   0.0    104.8 .
               .                                                                         .
               ...........................................................................


        01677:     Building RTL structures, pass 3

        00971:   Cleaning up

        00144:     Global optimizations

        00144:     Global optimizations


               +-------------------------------------------------------------------------+
               |                                                                         |
        00803: | Allocation Report for all threads:                                      |
        00805: |                                             Area/Instance               |

        00805: |                                       ------------------------    Total |
        00805: |                      Resource  Count    Seq(#FF)    Comb    BB     Area |
        00805: | -----------------------------  -----  ----------  ------  ----  ------- |
        00807: |        finish_gen_Add2i1u32_4      1               126.5          126.5 |
        00807: | finish_gen_Equal_32Ux32U_1U_4      1                95.1           95.1 |

        00807: |    finish_gen_N_Mux_32_2_11_4      1                76.6           76.6 |
        00807: |       finish_gen_Muxi0u32u1_4      1                43.8           43.8 |
        00807: |  finish_gen_MuxAdd2i1u8i0u1_4      1                36.9           36.9 |
        00807: |          finish_gen_Nei20u8_4      1                 6.2            6.2 |
        00807: |     finish_gen_And_1Ux1U_1U_4      3                 1.4            4.1 |
        00807: |      finish_gen_Or_1Ux1U_1U_4      2                 1.4            2.7 |
        00807: |        finish_gen_Not_1U_1U_4      1                 0.7            0.7 |
        00808: |                     registers      4                                    |
        01442: |             Reg bits by type:                                           |

        01442. |                EN SS SC AS AC                                           |
        00809: |                 0  0  0  0  1     42    6.2(1)       0.0                |
        00809: |             all register bits     42    6.2(1)       0.0          258.6 |
        02604: |               estimated cntrl      1                 0.0            0.0 |
        00811: | ----------------------------------------------------------------------- |
        00812: |                    Total Area         258.6(42)    392.6   0.0    651.2 |
               |                                                                         |
               +-------------------------------------------------------------------------+




        00195: Writing RTL files:

        01766:   bdw_work/modules/finish_gen/DPA/finish_gen_rtl.h
        01767:   bdw_work/modules/finish_gen/DPA/finish_gen_rtl.cpp
        01768:   bdw_work/modules/finish_gen/DPA/finish_gen_rtl.v



stratus_hls succeeded with 0 errors and 0 warnings.

