// Seed: 3943125692
module module_0 (
    output tri id_0,
    output wor id_1,
    input uwire id_2,
    input tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    output supply1 id_7,
    output tri id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13,
    output wor id_14,
    output tri0 id_15,
    input tri1 id_16,
    output wire id_17,
    input wor id_18,
    output tri0 id_19,
    input supply1 id_20,
    input tri1 id_21,
    input uwire id_22,
    input tri id_23,
    input tri0 id_24,
    output tri id_25,
    output wire id_26,
    input tri0 id_27,
    output tri1 id_28,
    input wire id_29,
    input wand id_30,
    input tri id_31,
    input tri id_32
    , id_36,
    input wire id_33,
    output uwire id_34
);
  assign id_1 = -1;
  wor id_37 = -1 - 1;
  assign module_1._id_3 = 0;
  assign id_17 = 1 - id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd96,
    parameter id_3 = 32'd81
) (
    output wor id_0,
    output wire id_1,
    input wor _id_2,
    input tri0 _id_3,
    output supply1 id_4,
    input uwire id_5
);
  struct packed {
    struct packed {
      logic [1 : -1] id_7;
      logic [id_2  +  id_2 : -1] id_8;
    } [id_3 : 1] id_9;
    logic [-1 'b0 : 1] id_10;
  } [-1 : id_2] id_11;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_1,
      id_0,
      id_0,
      id_5,
      id_5,
      id_5,
      id_5,
      id_1,
      id_0,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_0,
      id_1,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4
  );
  assign id_11.id_9 = 1;
endmodule
