Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:37:30 MST 2014
| Date             : Sun Apr 23 11:00:51 2017
| Host             : delld610 running 32-bit Linux Mint 17.2 Rafaela
| Command          : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb
| Design           : System_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.865 |
| Dynamic (W)              | 1.730 |
| Device Static (W)        | 0.135 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.5  |
| Junction Temperature (C) | 46.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |        8 |       --- |             --- |
| Slice Logic              |     0.071 |    22703 |       --- |             --- |
|   LUT as Logic           |     0.056 |     7107 |     17600 |           40.38 |
|   CARRY4                 |     0.008 |     1381 |      4400 |           31.38 |
|   Register               |     0.006 |     9118 |     35200 |           25.90 |
|   LUT as Shift Register  |    <0.001 |     1229 |      6000 |           20.48 |
|   LUT as Distributed RAM |    <0.001 |       60 |      6000 |            1.00 |
|   F7/F8 Muxes            |    <0.001 |      544 |     17600 |            3.09 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |     2021 |       --- |             --- |
| Signals                  |     0.081 |    13785 |       --- |             --- |
| Block RAM                |     0.002 |        3 |        60 |            5.00 |
| MMCM                     |     0.000 |        1 |         2 |           50.00 |
| DSPs                     |     0.021 |       21 |        80 |           26.25 |
| I/O                      |     0.011 |       34 |       100 |           34.00 |
| XADC                     |     0.003 |        1 |       --- |             --- |
| PS7                      |     1.508 |        1 |       --- |             --- |
| Static Power             |     0.135 |          |           |                 |
| Total                    |     1.865 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.217 |       0.209 |      0.008 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.737 |       0.705 |      0.032 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------------+-----------------+
| Clock                       | Domain                                                    | Constraint (ns) |
+-----------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                  | System_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                  | System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_System_clk_wiz_0_0 | System_i/clk_wiz_0/U0/clk_out1_System_clk_wiz_0_0         |             7.7 |
| clk_out2_System_clk_wiz_0_0 | System_i/clk_wiz_0/U0/clk_out2_System_clk_wiz_0_0         |            81.7 |
| clk_out3_System_clk_wiz_0_0 | System_i/clk_wiz_0/U0/clk_out3_System_clk_wiz_0_0         |            62.5 |
| clkfbout_System_clk_wiz_0_0 | System_i/clk_wiz_0/U0/clkfbout_System_clk_wiz_0_0         |            50.0 |
+-----------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                   | Power (W) |
+------------------------------------------------------------------------------------------------------------------------+-----------+
| System_wrapper                                                                                                         |     1.730 |
|   System_i                                                                                                             |     1.719 |
|     ac_interface_0                                                                                                     |    <0.001 |
|       inst                                                                                                             |    <0.001 |
|         i2s_rx                                                                                                         |    <0.001 |
|         i2s_tx                                                                                                         |    <0.001 |
|     axi_fifo_mm_s_0                                                                                                    |     0.006 |
|       U0                                                                                                               |     0.006 |
|         COMP_IPIC2AXI_S                                                                                                |     0.006 |
|           grxd.COMP_RX_FIFO                                                                                            |     0.002 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                                                                |     0.002 |
|               COMP_FIFO                                                                                                |     0.002 |
|                 inst_fifo_gen                                                                                          |     0.002 |
|                   gaxis_fifo.gaxisf.axisf                                                                              |     0.002 |
|                     grf.rf                                                                                             |     0.002 |
|                       gntv_or_sync_fifo.gl0.rd                                                                         |    <0.001 |
|                         gr1.gdcf.dc                                                                                    |    <0.001 |
|                           dc                                                                                           |    <0.001 |
|                         gr1.rfwft                                                                                      |    <0.001 |
|                         grss.gpe.rdpe                                                                                  |    <0.001 |
|                         grss.rsts                                                                                      |    <0.001 |
|                           c1                                                                                           |    <0.001 |
|                           c2                                                                                           |    <0.001 |
|                         rpntr                                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                         |    <0.001 |
|                         gwss.gpf.wrpf                                                                                  |    <0.001 |
|                         gwss.wsts                                                                                      |    <0.001 |
|                           c0                                                                                           |    <0.001 |
|                           c1                                                                                           |    <0.001 |
|                         wpntr                                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                            |     0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                       |    <0.001 |
|                           inst_blk_mem_gen                                                                             |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                                                              |    <0.001 |
|                               valid.cstr                                                                               |    <0.001 |
|                                 ramloop[0].ram.r                                                                       |    <0.001 |
|                                   prim_noinit.ram                                                                      |    <0.001 |
|                       rstblk                                                                                           |    <0.001 |
|           grxd.COMP_rx_len_fifo                                                                                        |     0.001 |
|             FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                          |     0.001 |
|               inst_fifo_gen                                                                                            |     0.001 |
|                 gconvfifo.rf                                                                                           |     0.001 |
|                   grf.rf                                                                                               |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                                           |    <0.001 |
|                       gr1.rfwft                                                                                        |    <0.001 |
|                       grss.rsts                                                                                        |    <0.001 |
|                       rpntr                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                           |    <0.001 |
|                       gwss.wsts                                                                                        |    <0.001 |
|                       wpntr                                                                                            |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                              |    <0.001 |
|                       gdm.dm                                                                                           |    <0.001 |
|                         RAM_reg_0_63_0_2                                                                               |    <0.001 |
|                         RAM_reg_0_63_12_14                                                                             |    <0.001 |
|                         RAM_reg_0_63_15_17                                                                             |    <0.001 |
|                         RAM_reg_0_63_18_20                                                                             |    <0.001 |
|                         RAM_reg_0_63_21_21                                                                             |    <0.001 |
|                         RAM_reg_0_63_3_5                                                                               |    <0.001 |
|                         RAM_reg_0_63_6_8                                                                               |    <0.001 |
|                         RAM_reg_0_63_9_11                                                                              |    <0.001 |
|                         RAM_reg_64_127_0_2                                                                             |    <0.001 |
|                         RAM_reg_64_127_12_14                                                                           |    <0.001 |
|                         RAM_reg_64_127_15_17                                                                           |    <0.001 |
|                         RAM_reg_64_127_18_20                                                                           |    <0.001 |
|                         RAM_reg_64_127_21_21                                                                           |    <0.001 |
|                         RAM_reg_64_127_3_5                                                                             |    <0.001 |
|                         RAM_reg_64_127_6_8                                                                             |    <0.001 |
|                         RAM_reg_64_127_9_11                                                                            |    <0.001 |
|           gtxd.COMP_TXD_FIFO                                                                                           |     0.002 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                                                                |     0.002 |
|               COMP_FIFO                                                                                                |     0.002 |
|                 inst_fifo_gen                                                                                          |     0.002 |
|                   gaxis_fifo.gaxisf.axisf                                                                              |     0.002 |
|                     grf.rf                                                                                             |     0.002 |
|                       gntv_or_sync_fifo.gl0.rd                                                                         |    <0.001 |
|                         gr1.rfwft                                                                                      |    <0.001 |
|                         grss.gpe.rdpe                                                                                  |    <0.001 |
|                         grss.rsts                                                                                      |    <0.001 |
|                           c1                                                                                           |     0.000 |
|                           c2                                                                                           |    <0.001 |
|                         rpntr                                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                         |    <0.001 |
|                         gwss.gpf.wrpf                                                                                  |    <0.001 |
|                         gwss.wsts                                                                                      |    <0.001 |
|                           c0                                                                                           |     0.000 |
|                           c1                                                                                           |    <0.001 |
|                           gaf.c2                                                                                       |    <0.001 |
|                         wpntr                                                                                          |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                            |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                                       |    <0.001 |
|                           inst_blk_mem_gen                                                                             |    <0.001 |
|                             gnativebmg.native_blk_mem_gen                                                              |    <0.001 |
|                               valid.cstr                                                                               |    <0.001 |
|                                 ramloop[0].ram.r                                                                       |    <0.001 |
|                                   prim_noinit.ram                                                                      |    <0.001 |
|                       rstblk                                                                                           |    <0.001 |
|         COMP_IPIF                                                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                           |    <0.001 |
|             I_DECODER                                                                                                  |    <0.001 |
|     axi_gpio_0                                                                                                         |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                           |    <0.001 |
|             I_DECODER                                                                                                  |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                             |    <0.001 |
|         gpio_core_1                                                                                                    |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                  |    <0.001 |
|     axi_gpio_1                                                                                                         |     0.002 |
|       U0                                                                                                               |     0.002 |
|         AXI_LITE_IPIF_I                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                           |    <0.001 |
|             I_DECODER                                                                                                  |    <0.001 |
|         gpio_core_1                                                                                                    |     0.002 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                                  |     0.001 |
|     axi_gpio_2                                                                                                         |     0.002 |
|       U0                                                                                                               |     0.002 |
|         AXI_LITE_IPIF_I                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                           |    <0.001 |
|             I_DECODER                                                                                                  |    <0.001 |
|         gpio_core_1                                                                                                    |     0.002 |
|           Dual.INPUT_DOUBLE_REGS4                                                                                      |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                                      |    <0.001 |
|     axi_gpio_3                                                                                                         |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                           |    <0.001 |
|             I_DECODER                                                                                                  |    <0.001 |
|         gpio_core_1                                                                                                    |    <0.001 |
|     axi_gpio_4                                                                                                         |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                           |    <0.001 |
|             I_DECODER                                                                                                  |    <0.001 |
|         gpio_core_1                                                                                                    |    <0.001 |
|     axi_gpio_5                                                                                                         |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                           |    <0.001 |
|             I_DECODER                                                                                                  |    <0.001 |
|         gpio_core_1                                                                                                    |    <0.001 |
|     axi_gpio_6                                                                                                         |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                           |    <0.001 |
|             I_DECODER                                                                                                  |    <0.001 |
|         gpio_core_1                                                                                                    |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                                      |    <0.001 |
|     axi_gpio_7                                                                                                         |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                           |    <0.001 |
|             I_DECODER                                                                                                  |    <0.001 |
|         gpio_core_1                                                                                                    |    <0.001 |
|     c_addsub_0                                                                                                         |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         xst_addsub                                                                                                     |    <0.001 |
|           i_baseblox.i_baseblox_addsub                                                                                 |    <0.001 |
|             no_pipelining.the_addsub                                                                                   |    <0.001 |
|               i_lut6.i_lut6_addsub                                                                                     |    <0.001 |
|                 i_q.i_simple.qreg                                                                                      |    <0.001 |
|     c_counter_binary_0                                                                                                 |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         i_synth                                                                                                        |    <0.001 |
|           i_baseblox.i_baseblox_counter                                                                                |    <0.001 |
|             the_addsub                                                                                                 |    <0.001 |
|               no_pipelining.the_addsub                                                                                 |    <0.001 |
|                 i_lut6.i_lut6_addsub                                                                                   |    <0.001 |
|                   i_q.i_simple.qreg                                                                                    |    <0.001 |
|     cic_compiler_0                                                                                                     |     0.007 |
|       U0                                                                                                               |     0.007 |
|         i_synth                                                                                                        |     0.007 |
|           decimator.decimation_filter                                                                                  |     0.007 |
|             comb                                                                                                       |     0.003 |
|               gen_stages[0].gen_folded.int_comb_stage                                                                  |     0.003 |
|                 gen_nd_out_dly                                                                                         |    <0.001 |
|                 gen_split_accum[0].gen_comb_mem_src.gen_d_dly                                                          |    <0.001 |
|                 gen_split_accum[0].gen_comb_mem_src.gen_nd_dly                                                         |    <0.001 |
|                 gen_split_accum[0].gen_mem                                                                             |    <0.001 |
|                 gen_split_accum[0].gen_mem_we                                                                          |    <0.001 |
|                 gen_split_accum[0].gen_sum_struct.gen_sum                                                              |     0.001 |
|             gen_comb_in_dly                                                                                            |     0.001 |
|             gen_comb_nd_in_dly                                                                                         |    <0.001 |
|             gen_fixed_rate_ip.gen_data_in_dly                                                                          |    <0.001 |
|             int                                                                                                        |     0.002 |
|               gen_stages[0].gen_folded.int_comb_stage                                                                  |     0.002 |
|                 gen_nd_out_dly                                                                                         |    <0.001 |
|                 gen_split_accum[0].gen_mem                                                                             |    <0.001 |
|                 gen_split_accum[0].gen_mem_we                                                                          |    <0.001 |
|                 gen_split_accum[0].gen_sum_struct.gen_sum                                                              |     0.001 |
|     clk_wiz_0                                                                                                          |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|     cmpy_0                                                                                                             |     0.006 |
|       U0                                                                                                               |     0.006 |
|         i_synth                                                                                                        |     0.006 |
|           i_synth                                                                                                      |     0.006 |
|             three_mult_structure.use_dsp.i_dsp48                                                                       |     0.006 |
|               dsp_preadder_1.reg_mult1_preadd_d                                                                        |    <0.001 |
|               mult1_preadder_d_plus_a.mult1                                                                            |     0.002 |
|                 mult                                                                                                   |     0.002 |
|                   use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                                                   |    <0.001 |
|                   use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                  |    <0.001 |
|               mult2_preadder_d_plus_a.mult2                                                                            |     0.001 |
|                 mult                                                                                                   |     0.001 |
|               mult3_preadder_d_minus_a.mult3                                                                           |     0.002 |
|                 mult                                                                                                   |     0.002 |
|                   use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                                                  |    <0.001 |
|     cordic_0                                                                                                           |     0.116 |
|       U0                                                                                                               |     0.116 |
|         i_synth                                                                                                        |     0.116 |
|           i_synth                                                                                                      |     0.116 |
|             gen_cordic.cordic_engine                                                                                   |     0.106 |
|               gen_para_arch.gen_iteration[0].eng                                                                       |     0.003 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[10].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.002 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[11].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[12].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[13].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[14].eng                                                                      |     0.003 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[15].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[16].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.002 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[17].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[18].eng                                                                      |     0.003 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[19].eng                                                                      |     0.003 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[1].eng                                                                       |     0.003 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[20].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.002 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[21].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.002 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[22].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[23].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[24].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[25].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[26].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[27].eng                                                                      |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[28].eng                                                                      |     0.003 |
|                 cntrl                                                                                                  |    <0.001 |
|                   cntrl_vect_dly                                                                                       |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.002 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[29].eng                                                                      |     0.002 |
|                 cntrl                                                                                                  |    <0.001 |
|                   cntrl_vect_dly                                                                                       |    <0.001 |
|                 data_slice                                                                                             |     0.001 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[2].eng                                                                       |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[3].eng                                                                       |     0.003 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.002 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[4].eng                                                                       |     0.003 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[5].eng                                                                       |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.002 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[6].eng                                                                       |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |    <0.001 |
|                   phase_plus_atan                                                                                      |    <0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[7].eng                                                                       |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[8].eng                                                                       |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|               gen_para_arch.gen_iteration[9].eng                                                                       |     0.004 |
|                 cntrl                                                                                                  |    <0.001 |
|                   engine_mode_dly                                                                                      |    <0.001 |
|                 data_slice                                                                                             |     0.003 |
|                   x_plus_y_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                   y_plus_x_shift                                                                                       |     0.001 |
|                     inst                                                                                               |     0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |     0.001 |
|                         no_pipelining.the_addsub                                                                       |     0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |     0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|                 phase_slice                                                                                            |     0.001 |
|                   phase_plus_atan                                                                                      |     0.001 |
|                     inst                                                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                                     |    <0.001 |
|                         no_pipelining.the_addsub                                                                       |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                                         |    <0.001 |
|                             i_q.i_simple.qreg                                                                          |    <0.001 |
|             gen_cordic.input_stage                                                                                     |     0.006 |
|               gen_rotation.gen_rot_xy.gen_data_x_int_dly                                                               |     0.001 |
|               gen_rotation.gen_rot_xy.gen_data_y_int_dly                                                               |     0.001 |
|               gen_rotation.gen_rot_xy.gen_neg_data_x_swap                                                              |    <0.001 |
|                 inst                                                                                                   |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                                                         |    <0.001 |
|                     no_pipelining.the_addsub                                                                           |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                                             |    <0.001 |
|                         i_q.i_simple.qreg                                                                              |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_neg_data_y_swap                                                              |     0.001 |
|                 inst                                                                                                   |     0.001 |
|                   i_baseblox.i_baseblox_addsub                                                                         |     0.001 |
|                     no_pipelining.the_addsub                                                                           |     0.001 |
|                       i_lut6.i_lut6_addsub                                                                             |     0.001 |
|                         i_q.i_simple.qreg                                                                              |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_x_min_y                                                                      |    <0.001 |
|                 inst                                                                                                   |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                                                         |    <0.001 |
|                     no_pipelining.the_addsub                                                                           |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                                             |    <0.001 |
|                         i_q.i_simple.qreg                                                                              |    <0.001 |
|               gen_rotation.gen_rot_xy.gen_x_plus_y                                                                     |    <0.001 |
|                 inst                                                                                                   |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                                                         |    <0.001 |
|                     no_pipelining.the_addsub                                                                           |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                                             |    <0.001 |
|                         i_q.i_simple.qreg                                                                              |    <0.001 |
|             gen_cordic.output_stage                                                                                    |     0.003 |
|               gen_phase_out.round                                                                                      |    <0.001 |
|                 gen_round_pos_neg_inf.adder                                                                            |    <0.001 |
|                   inst                                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                                       |    <0.001 |
|                       no_pipelining.the_addsub                                                                         |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                                           |    <0.001 |
|                           i_q.i_simple.qreg                                                                            |    <0.001 |
|               gen_rotation.gen_rdy_cr                                                                                  |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_addsub_reg                                                          |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_cr                                                                  |    <0.001 |
|                 inst                                                                                                   |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                                                         |    <0.001 |
|                     no_pipelining.the_addsub                                                                           |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                                             |    <0.001 |
|                         i_q.i_simple.qreg                                                                              |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_in_reg                                                              |    <0.001 |
|               gen_rotation.gen_translate.gen_phase_rot_reg                                                             |    <0.001 |
|               gen_rotation.gen_translate.gen_x_out.gen_data_x_cr                                                       |    <0.001 |
|               gen_x_out.round                                                                                          |    <0.001 |
|                 gen_round_pos_neg_inf.adder                                                                            |    <0.001 |
|                   inst                                                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                                       |    <0.001 |
|                       no_pipelining.the_addsub                                                                         |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                                           |    <0.001 |
|                           i_q.i_simple.qreg                                                                            |    <0.001 |
|     dds_compiler_0                                                                                                     |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         i_synth                                                                                                        |    <0.001 |
|           i_dds                                                                                                        |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_accum                                                                    |    <0.001 |
|               i_fabric.i_common.i_phase_acc                                                                            |    <0.001 |
|               i_fabric.i_one_channel.i_accum                                                                           |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                                                                                   |    <0.001 |
|               i_rtl.i_double_table.i_addr_reg_a                                                                        |    <0.001 |
|     dds_compiler_1                                                                                                     |     0.003 |
|       U0                                                                                                               |     0.003 |
|         i_synth                                                                                                        |     0.003 |
|           i_dds                                                                                                        |     0.003 |
|             I_PHASEGEN.i_conventional_accum.i_accum                                                                    |    <0.001 |
|               i_fabric.i_common.i_phase_acc                                                                            |    <0.001 |
|               i_fabric.i_one_channel.i_accum                                                                           |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                                                                                   |     0.002 |
|               i_rtl.i_quarter_table.i_addr_reg_c                                                                       |    <0.001 |
|               i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a                                                           |    <0.001 |
|               i_rtl.i_quarter_table.i_trivial_map.i_op_reg_b                                                           |    <0.001 |
|     delayz1z2_0                                                                                                        |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|     fir_compiler_0                                                                                                     |     0.009 |
|       U0                                                                                                               |     0.009 |
|         i_synth                                                                                                        |     0.009 |
|           g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol                                                        |     0.009 |
|             g_s_data_chan_fifo.i_s_data_chan_fifo                                                                      |     0.001 |
|               fifo0                                                                                                    |    <0.001 |
|             g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_centre_tap_coef.i_centre_tap_coeff                                   |     0.000 |
|               g_individual.i_mem_a                                                                                     |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_centre_tap_data.i_centre_tap_data             |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|               g_delay.i_delay                                                                                          |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                    |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_dynamic_pcin.i_sel_const                                             |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].i_madd                                |    <0.001 |
|               i_addsub_mult_add                                                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_mult_accum.i_mult_accum                       |     0.001 |
|               i_addsub_mult_accum                                                                                      |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                   |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_centre_tap_data.i_centre_tap_data             |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|               g_delay.i_delay                                                                                          |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff                    |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_madd[0].i_madd                                |    <0.001 |
|               i_addsub_mult_add                                                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[1].g_madd_array_and_accum.g_mult_accum.i_mult_accum                       |     0.001 |
|               i_addsub_mult_accum                                                                                      |     0.001 |
|             g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.i_accumulate                                                                      |    <0.001 |
|             g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                 |    <0.001 |
|             g_semi_parallel_and_smac.i_latch_op                                                                        |    <0.001 |
|             g_semi_parallel_and_smac.i_load                                                                            |    <0.001 |
|     fir_compiler_1                                                                                                     |     0.032 |
|       U0                                                                                                               |     0.032 |
|         i_synth                                                                                                        |     0.032 |
|           g_single_rate.i_single_rate                                                                                  |     0.032 |
|             g_s_data_chan_fifo.i_s_data_chan_fifo                                                                      |    <0.001 |
|               fifo0                                                                                                    |    <0.001 |
|             g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[0].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_coln_cntrl_and_addr[1].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[10].g_wrap_buff.i_data_wrap_buff                   |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_coln_cntrl_and_addr[2].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[1].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_coln_cntrl_and_addr[3].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[2].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_coln_cntrl_and_addr[4].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[3].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[4].g_coln_cntrl_and_addr[5].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[4].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[5].g_coln_cntrl_and_addr[6].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[5].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_coln_cntrl_and_addr[7].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[6].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[7].g_coln_cntrl_and_addr[8].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[7].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[8].g_coln_cntrl_and_addr[9].i_coln_cntrl_and_addr  |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[8].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[9].g_coln_cntrl_and_addr[10].i_coln_cntrl_and_addr |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[9].g_sym_data.g_sym_data_casc.i_data_sym_casc_dly  |    <0.001 |
|               g_buff.i_buff                                                                                            |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_accum.i_accum                                 |    <0.001 |
|               i_add_accum                                                                                              |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[0].i_madd                                |    <0.001 |
|               i_addsub_mult_add                                                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[10].g_add_bypass.i_pre_add_bypass        |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[10].g_coef.i_coef_addr                   |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[10].i_madd                               |     0.001 |
|               i_addsub_mult_add                                                                                        |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[1].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[1].i_madd                                |    <0.001 |
|               i_addsub_mult_add                                                                                        |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[2].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[2].i_madd                                |     0.001 |
|               i_addsub_mult_add                                                                                        |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[3].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[3].i_madd                                |     0.001 |
|               i_addsub_mult_add                                                                                        |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[4].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[4].i_madd                                |     0.001 |
|               i_addsub_mult_add                                                                                        |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[5].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[5].i_madd                                |     0.001 |
|               i_addsub_mult_add                                                                                        |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[6].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[6].i_madd                                |     0.001 |
|               i_addsub_mult_add                                                                                        |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[7].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[7].i_madd                                |     0.001 |
|               i_addsub_mult_add                                                                                        |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[8].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[8].i_madd                                |     0.001 |
|               i_addsub_mult_add                                                                                        |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[9].g_coef.i_coef_addr                    |     0.000 |
|             g_semi_parallel_and_smac.g_paths[0].g_madd_array_and_accum.g_madd[9].i_madd                                |     0.001 |
|               i_addsub_mult_add                                                                                        |     0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[10].i_mem                                                  |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[11].i_mem                                                  |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[12].i_mem                                                  |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[13].i_mem                                                  |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[14].i_mem                                                  |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[15].i_mem                                                  |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[16].i_mem                                                  |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[2].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[3].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[4].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[5].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[6].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[7].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[8].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.g_paths[0].g_mem_array[9].i_mem                                                   |    <0.001 |
|               g_individual.g_mem_b.i_mem_b                                                                             |    <0.001 |
|               g_individual.i_mem_a                                                                                     |    <0.001 |
|             g_semi_parallel_and_smac.i_accumulate                                                                      |    <0.001 |
|             g_semi_parallel_and_smac.i_cntrl_coef_addr                                                                 |    <0.001 |
|             g_semi_parallel_and_smac.i_latch_op                                                                        |    <0.001 |
|             g_semi_parallel_and_smac.i_load                                                                            |    <0.001 |
|     mult_gen_0                                                                                                         |     0.002 |
|       U0                                                                                                               |     0.002 |
|         i_mult                                                                                                         |     0.002 |
|           gLUT.gLUT_speed.iLUT                                                                                         |     0.002 |
|     mult_gen_1                                                                                                         |     0.002 |
|       U0                                                                                                               |     0.002 |
|         i_mult                                                                                                         |     0.002 |
|           gLUT.gLUT_speed.iLUT                                                                                         |     0.002 |
|     mult_gen_2                                                                                                         |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         i_mult                                                                                                         |    <0.001 |
|           gLUT.gLUT_speed.iLUT                                                                                         |    <0.001 |
|     mult_gen_3                                                                                                         |     0.001 |
|       U0                                                                                                               |     0.001 |
|         i_mult                                                                                                         |     0.001 |
|           gLUT.gLUT_speed.iLUT                                                                                         |     0.001 |
|     mult_gen_4                                                                                                         |     0.001 |
|       U0                                                                                                               |     0.001 |
|         i_mult                                                                                                         |     0.001 |
|           gLUT.gLUT_speed.iLUT                                                                                         |     0.001 |
|     processing_system7_0                                                                                               |     1.509 |
|       inst                                                                                                             |     1.509 |
|     processing_system7_0_axi_periph                                                                                    |     0.008 |
|       s00_couplers                                                                                                     |     0.006 |
|         auto_pc                                                                                                        |     0.006 |
|           inst                                                                                                         |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                       |     0.006 |
|               RD.ar_channel_0                                                                                          |     0.001 |
|                 ar_cmd_fsm_0                                                                                           |    <0.001 |
|                 cmd_translator_0                                                                                       |    <0.001 |
|                   incr_cmd_0                                                                                           |    <0.001 |
|                   wrap_cmd_0                                                                                           |    <0.001 |
|               RD.r_channel_0                                                                                           |     0.002 |
|                 rd_data_fifo_0                                                                                         |     0.002 |
|                 transaction_fifo_0                                                                                     |    <0.001 |
|               SI_REG                                                                                                   |     0.002 |
|                 ar_pipe                                                                                                |    <0.001 |
|                 aw_pipe                                                                                                |    <0.001 |
|                 b_pipe                                                                                                 |    <0.001 |
|                 r_pipe                                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                                          |     0.001 |
|                 aw_cmd_fsm_0                                                                                           |    <0.001 |
|                 cmd_translator_0                                                                                       |    <0.001 |
|                   incr_cmd_0                                                                                           |    <0.001 |
|                   wrap_cmd_0                                                                                           |    <0.001 |
|               WR.b_channel_0                                                                                           |    <0.001 |
|                 bid_fifo_0                                                                                             |    <0.001 |
|                 bresp_fifo_0                                                                                           |    <0.001 |
|       xbar                                                                                                             |     0.002 |
|         inst                                                                                                           |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                                     |     0.002 |
|             addr_arbiter_inst                                                                                          |     0.001 |
|             gen_decerr.decerr_slave_inst                                                                               |    <0.001 |
|             reg_slice_r                                                                                                |    <0.001 |
|             splitter_ar                                                                                                |    <0.001 |
|             splitter_aw                                                                                                |    <0.001 |
|     rst_processing_system7_0_100M                                                                                      |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|         EXT_LPF                                                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                    |    <0.001 |
|         SEQ                                                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                                                  |    <0.001 |
|     switch_port_0                                                                                                      |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|     switch_port_1                                                                                                      |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|     switch_port_2                                                                                                      |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|     switch_port_3                                                                                                      |    <0.001 |
|       U0                                                                                                               |    <0.001 |
|     xadc_channel_14_0                                                                                                  |     0.003 |
|       U0                                                                                                               |     0.003 |
|     xlconcat_0                                                                                                         |     0.000 |
|     xlconcat_1                                                                                                         |     0.000 |
|     xlconcat_2                                                                                                         |     0.000 |
|     xlconcat_3                                                                                                         |     0.000 |
|     xlconcat_4                                                                                                         |     0.000 |
|     xlconcat_5                                                                                                         |     0.000 |
|     xlconcat_6                                                                                                         |     0.000 |
|     xlconcat_7                                                                                                         |     0.000 |
|     xlconstant_1                                                                                                       |     0.000 |
|     xlslice_0                                                                                                          |     0.000 |
|     xlslice_1                                                                                                          |     0.000 |
|     xlslice_10                                                                                                         |     0.000 |
|     xlslice_11                                                                                                         |     0.000 |
|     xlslice_12                                                                                                         |     0.000 |
|     xlslice_13                                                                                                         |     0.000 |
|     xlslice_14                                                                                                         |     0.000 |
|     xlslice_15                                                                                                         |     0.000 |
|     xlslice_16                                                                                                         |     0.000 |
|     xlslice_17                                                                                                         |     0.000 |
|     xlslice_18                                                                                                         |     0.000 |
|     xlslice_2                                                                                                          |     0.000 |
|     xlslice_21                                                                                                         |     0.000 |
|     xlslice_3                                                                                                          |     0.000 |
|     xlslice_4                                                                                                          |     0.000 |
|     xlslice_5                                                                                                          |     0.000 |
|     xlslice_6                                                                                                          |     0.000 |
|     xlslice_7                                                                                                          |     0.000 |
|     xlslice_8                                                                                                          |     0.000 |
|     xlslice_9                                                                                                          |     0.000 |
|   iic_0_scl_iobuf                                                                                                      |    <0.001 |
|   iic_0_sda_iobuf                                                                                                      |    <0.001 |
+------------------------------------------------------------------------------------------------------------------------+-----------+


