<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Documents\FPGA\TRS-IO++PTRS-ap\src\TTRS80.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\filter.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_clkdiv\gowin_clkdiv0.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_clkdiv\gowin_clkdiv1.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_clkdiv\gowin_clkdiv2.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dcs\gowin_dcs0.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_2.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_4.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_prom\blk_mem_gen_3.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_rpll\gowin_rpll.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_rpll\gowin_rpll0.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_clock_regeneration_packet.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_info_frame.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\audio_sample_packet.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\auxiliary_video_information_info_frame.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\hdmi.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_assembler.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\packet_picker.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\serializer.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\source_product_description_info_frame.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\hdmi\tmds_channel.sv<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\top.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\trigger.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_0.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\gowin_dpb\blk_mem_gen_1.v<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80.vhd<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_ALU.vhd<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_MCode.vhd<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_Pack.vhd<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80_Reg.vhd<br>
E:\Documents\FPGA\TRS-IO++PTRS-ap\src\t80\T80a.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 17 08:06:50 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 385.156MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 385.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.249s, Elapsed time = 0h 0m 0.244s, Peak memory usage = 385.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.795s, Elapsed time = 0h 0m 0.8s, Peak memory usage = 385.156MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 385.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 385.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 385.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 385.156MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.92s, Elapsed time = 0h 0m 0.924s, Peak memory usage = 385.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.124s, Elapsed time = 0h 0m 0.133s, Peak memory usage = 385.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.237s, Peak memory usage = 385.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 33s, Elapsed time = 0h 0m 33s, Peak memory usage = 385.156MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.514s, Elapsed time = 0h 0m 0.506s, Peak memory usage = 385.156MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.358s, Elapsed time = 0h 0m 0.338s, Peak memory usage = 385.156MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 39s, Elapsed time = 0h 0m 39s, Peak memory usage = 385.156MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>83</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>60</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1380</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>112</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>547</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>100</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>343</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>143</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNE</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNPE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3545</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>259</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1209</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2077</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>48</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX2</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>253</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>253</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S1</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>55</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDCS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3907(3648 LUTs, 253 ALUs, 1 SSRAMs) / 20736</td>
<td>19%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1380 / 16173</td>
<td>9%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1380 / 16173</td>
<td>9%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>46 / 46</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>z80_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>z80_clkdcs/dcs_inst/CLKOUT </td>
</tr>
<tr>
<td>dsp_clka</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>TTRS80/dsp_clka_s2/F </td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_audio_s1/Q </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.0</td>
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.0</td>
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.0</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.0</td>
<td>0.000</td>
<td>17.857</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.0</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.0</td>
<td>0.000</td>
<td>7.937</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.0</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>59.524</td>
<td>16.8</td>
<td>0.000</td>
<td>29.762</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.2</td>
<td>0.000</td>
<td>19.841</td>
<td>pll0/rpll_inst/CLKOUT</td>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>238.095</td>
<td>4.2</td>
<td>0.000</td>
<td>119.048</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>476.190</td>
<td>2.1</td>
<td>0.000</td>
<td>238.095</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.0(MHz)</td>
<td>414.8(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>z80_clk</td>
<td>100.0(MHz)</td>
<td>62.8(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_audio_4</td>
<td>100.0(MHz)</td>
<td>493.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.0(MHz)</td>
<td>213.5(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.2(MHz)</td>
<td>89.4(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>198.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>190.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/I1</td>
</tr>
<tr>
<td>191.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/F</td>
</tr>
<tr>
<td>191.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/I1</td>
</tr>
<tr>
<td>191.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/F</td>
</tr>
<tr>
<td>192.233</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s4/I1</td>
</tr>
<tr>
<td>192.788</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n88_s4/F</td>
</tr>
<tr>
<td>193.025</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s2/I3</td>
</tr>
<tr>
<td>193.396</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n88_s2/F</td>
</tr>
<tr>
<td>193.633</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/n363_s2/I2</td>
</tr>
<tr>
<td>194.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>TTRS80/n363_s2/F</td>
</tr>
<tr>
<td>194.323</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/n363_s1/I1</td>
</tr>
<tr>
<td>194.878</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>TTRS80/n363_s1/F</td>
</tr>
<tr>
<td>195.115</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_0_s6/I1</td>
</tr>
<tr>
<td>195.670</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_0_s6/F</td>
</tr>
<tr>
<td>195.907</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_0_s5/I1</td>
</tr>
<tr>
<td>196.462</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_0_s5/F</td>
</tr>
<tr>
<td>196.699</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_0_s3/I3</td>
</tr>
<tr>
<td>197.070</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>TTRS80/T80a/D_0_s3/F</td>
</tr>
<tr>
<td>197.307</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3085_s2/I1</td>
</tr>
<tr>
<td>197.862</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3085_s2/F</td>
</tr>
<tr>
<td>198.099</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3085_s1/I0</td>
</tr>
<tr>
<td>198.616</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3085_s1/F</td>
</tr>
<tr>
<td>198.853</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>byte_out_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.505</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.685</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>byte_out_0_s1/CLK</td>
</tr>
<tr>
<td>191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>byte_out_0_s1</td>
</tr>
<tr>
<td>191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>byte_out_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.597, 64.534%; route: 2.844, 32.791%; tC2Q: 0.232, 2.675%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>198.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>190.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/I1</td>
</tr>
<tr>
<td>191.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/F</td>
</tr>
<tr>
<td>191.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/I1</td>
</tr>
<tr>
<td>191.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/F</td>
</tr>
<tr>
<td>192.233</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s4/I1</td>
</tr>
<tr>
<td>192.788</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n88_s4/F</td>
</tr>
<tr>
<td>193.025</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s2/I3</td>
</tr>
<tr>
<td>193.396</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n88_s2/F</td>
</tr>
<tr>
<td>193.633</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n101_s1/I3</td>
</tr>
<tr>
<td>194.004</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n101_s1/F</td>
</tr>
<tr>
<td>194.241</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_7_s9/I1</td>
</tr>
<tr>
<td>194.796</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>TTRS80/T80a/D_7_s9/F</td>
</tr>
<tr>
<td>195.033</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_5_s6/I2</td>
</tr>
<tr>
<td>195.486</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>TTRS80/T80a/D_5_s6/F</td>
</tr>
<tr>
<td>195.723</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_4_s5/I1</td>
</tr>
<tr>
<td>196.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_4_s5/F</td>
</tr>
<tr>
<td>196.515</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_4_s3/I3</td>
</tr>
<tr>
<td>196.886</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>TTRS80/T80a/D_4_s3/F</td>
</tr>
<tr>
<td>197.123</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3081_s2/I1</td>
</tr>
<tr>
<td>197.678</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3081_s2/F</td>
</tr>
<tr>
<td>197.915</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3081_s1/I0</td>
</tr>
<tr>
<td>198.432</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3081_s1/F</td>
</tr>
<tr>
<td>198.669</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>byte_out_4_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.505</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.685</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>byte_out_4_s1/CLK</td>
</tr>
<tr>
<td>191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>byte_out_4_s1</td>
</tr>
<tr>
<td>191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>byte_out_4_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.413, 63.765%; route: 2.844, 33.502%; tC2Q: 0.232, 2.733%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>198.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>190.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/I1</td>
</tr>
<tr>
<td>191.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/F</td>
</tr>
<tr>
<td>191.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/I1</td>
</tr>
<tr>
<td>191.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/F</td>
</tr>
<tr>
<td>192.233</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s4/I1</td>
</tr>
<tr>
<td>192.788</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n88_s4/F</td>
</tr>
<tr>
<td>193.025</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s2/I3</td>
</tr>
<tr>
<td>193.396</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n88_s2/F</td>
</tr>
<tr>
<td>193.633</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/n363_s2/I2</td>
</tr>
<tr>
<td>194.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>TTRS80/n363_s2/F</td>
</tr>
<tr>
<td>194.323</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/n363_s1/I1</td>
</tr>
<tr>
<td>194.878</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>TTRS80/n363_s1/F</td>
</tr>
<tr>
<td>195.115</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_1_s6/I0</td>
</tr>
<tr>
<td>195.632</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_1_s6/F</td>
</tr>
<tr>
<td>195.869</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_1_s5/I3</td>
</tr>
<tr>
<td>196.240</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_1_s5/F</td>
</tr>
<tr>
<td>196.477</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_1_s3/I3</td>
</tr>
<tr>
<td>196.848</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>TTRS80/T80a/D_1_s3/F</td>
</tr>
<tr>
<td>197.085</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3084_s2/I1</td>
</tr>
<tr>
<td>197.640</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3084_s2/F</td>
</tr>
<tr>
<td>197.877</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3084_s1/I0</td>
</tr>
<tr>
<td>198.394</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3084_s1/F</td>
</tr>
<tr>
<td>198.631</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>byte_out_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.505</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.685</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>byte_out_1_s1/CLK</td>
</tr>
<tr>
<td>191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>byte_out_1_s1</td>
</tr>
<tr>
<td>191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>byte_out_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.375, 63.602%; route: 2.844, 33.653%; tC2Q: 0.232, 2.745%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>198.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>190.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/I1</td>
</tr>
<tr>
<td>191.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/F</td>
</tr>
<tr>
<td>191.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/I1</td>
</tr>
<tr>
<td>191.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/F</td>
</tr>
<tr>
<td>192.233</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s4/I1</td>
</tr>
<tr>
<td>192.788</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n88_s4/F</td>
</tr>
<tr>
<td>193.025</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s2/I3</td>
</tr>
<tr>
<td>193.396</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n88_s2/F</td>
</tr>
<tr>
<td>193.633</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n101_s1/I3</td>
</tr>
<tr>
<td>194.004</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n101_s1/F</td>
</tr>
<tr>
<td>194.241</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_7_s9/I1</td>
</tr>
<tr>
<td>194.796</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>TTRS80/T80a/D_7_s9/F</td>
</tr>
<tr>
<td>195.033</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_5_s6/I2</td>
</tr>
<tr>
<td>195.486</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>TTRS80/T80a/D_5_s6/F</td>
</tr>
<tr>
<td>195.723</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_5_s5/I1</td>
</tr>
<tr>
<td>196.278</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_5_s5/F</td>
</tr>
<tr>
<td>196.515</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_5_s3/I3</td>
</tr>
<tr>
<td>196.886</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>TTRS80/T80a/D_5_s3/F</td>
</tr>
<tr>
<td>197.123</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3080_s3/I1</td>
</tr>
<tr>
<td>197.678</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3080_s3/F</td>
</tr>
<tr>
<td>197.915</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3080_s1/I3</td>
</tr>
<tr>
<td>198.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3080_s1/F</td>
</tr>
<tr>
<td>198.523</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>byte_out_5_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.505</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.685</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>byte_out_5_s1/CLK</td>
</tr>
<tr>
<td>191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>byte_out_5_s1</td>
</tr>
<tr>
<td>191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>byte_out_5_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.267, 63.131%; route: 2.844, 34.088%; tC2Q: 0.232, 2.781%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>198.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>z80_clk</td>
</tr>
<tr>
<td>190.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>502</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>190.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/CLK</td>
</tr>
<tr>
<td>190.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>TTRS80/T80a/u0/MCycle_0_s0/Q</td>
</tr>
<tr>
<td>190.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/I1</td>
</tr>
<tr>
<td>191.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s7/F</td>
</tr>
<tr>
<td>191.441</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/I1</td>
</tr>
<tr>
<td>191.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n88_s5/F</td>
</tr>
<tr>
<td>192.233</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s4/I1</td>
</tr>
<tr>
<td>192.788</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n88_s4/F</td>
</tr>
<tr>
<td>193.025</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n88_s2/I3</td>
</tr>
<tr>
<td>193.396</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n88_s2/F</td>
</tr>
<tr>
<td>193.633</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/n363_s2/I2</td>
</tr>
<tr>
<td>194.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>TTRS80/n363_s2/F</td>
</tr>
<tr>
<td>194.323</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/n744_s1/I0</td>
</tr>
<tr>
<td>194.840</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>TTRS80/n744_s1/F</td>
</tr>
<tr>
<td>195.077</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_3_s7/I2</td>
</tr>
<tr>
<td>195.530</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_3_s7/F</td>
</tr>
<tr>
<td>195.767</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_3_s5/I2</td>
</tr>
<tr>
<td>196.220</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_3_s5/F</td>
</tr>
<tr>
<td>196.457</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>TTRS80/T80a/D_3_s3/I3</td>
</tr>
<tr>
<td>196.828</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>TTRS80/T80a/D_3_s3/F</td>
</tr>
<tr>
<td>197.065</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3082_s3/I1</td>
</tr>
<tr>
<td>197.620</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3082_s3/F</td>
</tr>
<tr>
<td>197.857</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3082_s1/I3</td>
</tr>
<tr>
<td>198.228</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3082_s1/F</td>
</tr>
<tr>
<td>198.465</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>byte_out_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>190.476</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>191.505</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>271</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>191.685</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>byte_out_3_s1/CLK</td>
</tr>
<tr>
<td>191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>byte_out_3_s1</td>
</tr>
<tr>
<td>191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>byte_out_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.209, 62.873%; route: 2.844, 34.327%; tC2Q: 0.232, 2.800%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
