Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Mar 15 10:46:12 2022
| Host         : WD-SN850 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file ./results/timing.rpt
| Design       : tri_mode_ethernet_mac_0_example_design
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 8 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (12)
--------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 5 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1)
------------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.947        0.000                      0                19245        0.028        0.000                      0                19133        2.750        0.000                       0                  8837  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_in                                                                                      {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
example_clocks/clock_generator/inst/clk_in1                                                 {0.000 5.000}        10.000          100.000         
  clk_out1_mac_clk_wiz                                                                      {0.000 4.000}        8.000           125.000         
  clk_out2_mac_clk_wiz                                                                      {0.000 5.000}        10.000          100.000         
  clkfbout_mac_clk_wiz                                                                      {0.000 5.000}        10.000          100.000         
mii_rx_clk                                                                                  {0.000 20.000}       40.000          25.000          
mii_tx_clk                                                                                  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                            8.573        0.000                      0                   10        0.160        0.000                      0                   10        4.500        0.000                       0                    13  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.229        0.000                      0                  928        0.083        0.000                      0                  928       15.250        0.000                       0                   483  
example_clocks/clock_generator/inst/clk_in1                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_mac_clk_wiz                                                                            0.947        0.000                      0                10890        0.028        0.000                      0                10890        2.750        0.000                       0                  5448  
  clk_out2_mac_clk_wiz                                                                            3.951        0.000                      0                 3342        0.055        0.000                      0                 3342        3.750        0.000                       0                  1114  
  clkfbout_mac_clk_wiz                                                                                                                                                                                                                        7.845        0.000                       0                     3  
mii_rx_clk                                                                                       10.311        0.000                      0                 1982        0.079        0.000                      0                 1982       18.750        0.000                       0                   901  
mii_tx_clk                                                                                       33.883        0.000                      0                 1775        0.106        0.000                      0                 1775       19.020        0.000                       0                   874  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mac_clk_wiz                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        6.578        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_mac_clk_wiz                                                                             31.664        0.000                      0                    8                                                                        
clk_out2_mac_clk_wiz                                                                        clk_out1_mac_clk_wiz                                                                              1.605        0.000                      0                   74                                                                        
mii_rx_clk                                                                                  clk_out1_mac_clk_wiz                                                                              2.104        0.000                      0                   41                                                                        
mii_tx_clk                                                                                  clk_out1_mac_clk_wiz                                                                              1.935        0.000                      0                   36                                                                        
clk_out1_mac_clk_wiz                                                                        clk_out2_mac_clk_wiz                                                                              2.805        0.000                      0                   33                                                                        
clk_out1_mac_clk_wiz                                                                        mii_rx_clk                                                                                        1.736        0.000                      0                    7                                                                        
clk_out2_mac_clk_wiz                                                                        mii_rx_clk                                                                                        4.063        0.000                      0                    6                                                                        
clk_out1_mac_clk_wiz                                                                        mii_tx_clk                                                                                        1.888        0.000                      0                    3                                                                        
mii_rx_clk                                                                                  mii_tx_clk                                                                                        4.947        0.000                      0                   18                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_mac_clk_wiz                                                                        clk_out1_mac_clk_wiz                                                                              4.831        0.000                      0                  105        0.330        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.258        0.000                      0                  100        0.370        0.000                      0                  100  
**async_default**                                                                           mii_rx_clk                                                                                  mii_rx_clk                                                                                       38.530        0.000                      0                    1        0.434        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        8.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            example_clocks/dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.774ns (52.911%)  route 0.689ns (47.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           1.967     3.455    example_clocks/clkin1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.551 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.624     5.175    example_clocks/lock_sync/clk
    SLICE_X64Y54         FDRE                                         r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.478     5.653 f  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.689     6.342    example_clocks/dcm_locked_sync
    SLICE_X64Y54         LUT2 (Prop_lut2_I1_O)        0.296     6.638 r  example_clocks/dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     6.638    example_clocks/dcm_locked_edge_i_1_n_0
    SLICE_X64Y54         FDRE                                         r  example_clocks/dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           1.862    13.280    example_clocks/clkin1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.371 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.506    14.877    example_clocks/clkin1_bufg
    SLICE_X64Y54         FDRE                                         r  example_clocks/dcm_locked_edge_reg/C
                         clock pessimism              0.298    15.175    
                         clock uncertainty           -0.043    15.132    
    SLICE_X64Y54         FDRE (Setup_fdre_C_D)        0.079    15.211    example_clocks/dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  8.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           0.631     0.888    example_clocks/clkin1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.914 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.591     1.504    example_clocks/lock_sync/clk
    SLICE_X64Y54         FDRE                                         r  example_clocks/lock_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  example_clocks/lock_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.724    example_clocks/lock_sync/data_sync0
    SLICE_X64Y54         FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           0.685     1.129    example_clocks/clkin1
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.158 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.861     2.020    example_clocks/lock_sync/clk
    SLICE_X64Y54         FDRE                                         r  example_clocks/lock_sync/data_sync_reg1/C
                         clock pessimism             -0.515     1.504    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.060     1.564    example_clocks/lock_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  example_clocks/bufg_clkin1/I0
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X64Y54    example_clocks/dcm_locked_edge_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X64Y54    example_clocks/dcm_locked_edge_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.229ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 1.954ns (29.049%)  route 4.773ns (70.951%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 36.020 - 33.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456     3.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.686     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X32Y9          LUT4 (Prop_lut4_I3_O)        0.152     5.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           1.025     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.332     7.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.568 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.041     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X31Y13         LUT5 (Prop_lut5_I1_O)        0.150     8.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.021     9.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.332    10.111 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X29Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.442    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y14         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.326    36.347    
                         clock uncertainty           -0.035    36.311    
    SLICE_X29Y14         FDRE (Setup_fdre_C_D)        0.029    36.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.340    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                 26.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.502%)  route 0.216ns (60.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y17         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.141     1.412 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.216     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X56Y18         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X56Y18         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.343     1.305    
    SLICE_X56Y18         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X54Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  example_clocks/clock_generator/inst/clk_in1
  To Clock:  example_clocks/clock_generator/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         example_clocks/clock_generator/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/clock_generator/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mac_clk_wiz
  To Clock:  clk_out1_mac_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 tx_fifo_ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_fifo_ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_mac_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_mac_clk_wiz rise@8.000ns - clk_out1_mac_clk_wiz rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 1.416ns (21.965%)  route 5.030ns (78.035%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 5.069 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mac_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           1.233     1.233    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    example_clocks/clock_generator/inst/clk_out1_mac_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  example_clocks/clock_generator/inst/clkout1_buf/O
                         net (fo=5447, routed)        1.566    -2.389    tx_fifo_ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/DESIGN_CLK_I
    SLICE_X39Y42         FDRE                                         r  tx_fifo_ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.933 r  tx_fifo_ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=60, routed)          1.243    -0.691    tx_fifo_ila_inst/inst/ila_core_inst/u_trig/current_state[2]
    SLICE_X37Y25         MUXF7 (Prop_muxf7_S_O)       0.276    -0.415 r  tx_fifo_ila_inst/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7/O
                         net (fo=1, routed)           0.000    -0.415    tx_fifo_ila_inst/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_7_n_0
    SLICE_X37Y25         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.321 r  tx_fifo_ila_inst/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          1.731     1.410    tx_fifo_ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA1
    SLICE_X46Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.316     1.726 r  tx_fifo_ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.548     2.274    tx_fifo_ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8_n_0
    SLICE_X47Y47         LUT4 (Prop_lut4_I1_O)        0.124     2.398 r  tx_fifo_ila_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=18, routed)          0.695     3.093    tx_fifo_ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.150     3.243 r  tx_fifo_ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.814     4.057    tx_fifo_ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X49Y52         FDRE                                         r  tx_fifo_ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mac_clk_wiz rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           1.162     9.162    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.958 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.539    example_clocks/clock_generator/inst/clk_out1_mac_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.630 r  example_clocks/clock_generator/inst/clkout1_buf/O
                         net (fo=5447, routed)        1.439     5.069    tx_fifo_ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X49Y52         FDRE                                         r  tx_fifo_ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]/C
                         clock pessimism              0.414     5.483    
                         clock uncertainty           -0.072     5.411    
    SLICE_X49Y52         FDRE (Setup_fdre_C_CE)      -0.407     5.004    tx_fifo_ila_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                  0.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 tx_fifo_ila_inst/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_fifo_ila_inst/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_mac_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mac_clk_wiz rise@0.000ns - clk_out1_mac_clk_wiz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.509%)  route 0.157ns (51.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mac_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           0.440     0.440    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    example_clocks/clock_generator/inst/clk_out1_mac_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  example_clocks/clock_generator/inst/clkout1_buf/O
                         net (fo=5447, routed)        0.554    -0.850    tx_fifo_ila_inst/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/DESIGN_CLK_I
    SLICE_X34Y22         FDRE                                         r  tx_fifo_ila_inst/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.702 r  tx_fifo_ila_inst/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[28].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.157    -0.545    tx_fifo_ila_inst/inst/ila_core_inst/u_trig/trigEqOut[28]
    SLICE_X37Y24         FDRE                                         r  tx_fifo_ila_inst/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mac_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           0.480     0.480    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    example_clocks/clock_generator/inst/clk_out1_mac_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  example_clocks/clock_generator/inst/clkout1_buf/O
                         net (fo=5447, routed)        0.818    -1.282    tx_fifo_ila_inst/inst/ila_core_inst/u_trig/DESIGN_CLK_I
    SLICE_X37Y24         FDRE                                         r  tx_fifo_ila_inst/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[28]/C
                         clock pessimism              0.691    -0.591    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.018    -0.573    tx_fifo_ila_inst/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[28]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mac_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y16     tx_fifo_ila_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y50     basic_pat_gen_inst/address_swap_inst/ram_loop[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X34Y50     basic_pat_gen_inst/address_swap_inst/ram_loop[0].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mac_clk_wiz
  To Clock:  clk_out2_mac_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mac_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/request_toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mac_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_mac_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_mac_clk_wiz rise@10.000ns - clk_out2_mac_clk_wiz rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.807ns (14.187%)  route 4.881ns (85.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mac_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           1.233     1.233    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -5.713 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.052    example_clocks/clock_generator/inst/clk_out2_mac_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  example_clocks/clock_generator/inst/clkout2_buf/O
                         net (fo=1112, routed)        1.556    -2.400    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y57         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.478    -1.922 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=116, routed)         4.197     2.275    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr[0]
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.329     2.604 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/request_toggle_i_1/O
                         net (fo=1, routed)           0.685     3.289    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/request_toggle_reg_0
    SLICE_X53Y74         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/request_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mac_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           1.162    11.162    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     3.958 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     5.539    example_clocks/clock_generator/inst/clk_out2_mac_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.630 r  example_clocks/clock_generator/inst/clkout2_buf/O
                         net (fo=1112, routed)        1.422     7.052    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X53Y74         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/request_toggle_reg/C
                         clock pessimism              0.507     7.559    
                         clock uncertainty           -0.074     7.485    
    SLICE_X53Y74         FDRE (Setup_fdre_C_D)       -0.245     7.240    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/request_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  3.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mac_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mac_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_mac_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mac_clk_wiz rise@0.000ns - clk_out2_mac_clk_wiz rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.366%)  route 0.206ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mac_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           0.440     0.440    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.915 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.430    example_clocks/clock_generator/inst/clk_out2_mac_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  example_clocks/clock_generator/inst/clkout2_buf/O
                         net (fo=1112, routed)        0.557    -0.847    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X43Y60         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.128    -0.719 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[0]/Q
                         net (fo=16, routed)          0.206    -0.513    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[31]_0[0]
    SLICE_X35Y60         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mac_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           0.480     0.480    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.658 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.128    example_clocks/clock_generator/inst/clk_out2_mac_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  example_clocks/clock_generator/inst/clkout2_buf/O
                         net (fo=1112, routed)        0.825    -1.275    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X35Y60         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[0]/C
                         clock pessimism              0.691    -0.584    
    SLICE_X35Y60         FDRE (Hold_fdre_C_D)         0.016    -0.568    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/bus2ip_data_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mac_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   example_clocks/clock_generator/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y64     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y64     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mac_clk_wiz
  To Clock:  clkfbout_mac_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mac_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { example_clocks/clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   example_clocks/clock_generator/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.311ns  (required time - arrival time)
  Source:                 mii_rx_er
                            (input port clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.468ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.000ns
  Clock Path Skew:        0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 40.816 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                 30.000    30.000    
    C17                                               0.000    30.000 r  mii_rx_er (IN)
                         net (fo=0)                   0.000    30.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er
    C17                  IBUF (Prop_ibuf_I_O)         0.468    30.468 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf_i/O
                         net (fo=1, routed)           0.000    30.468    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf
    ILOGIC_X0Y59         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250    40.250 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206    40.456    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092    40.548 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=900, routed)         0.268    40.816    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk_0
    ILOGIC_X0Y59         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg/C
                         clock pessimism              0.000    40.816    
                         clock uncertainty           -0.035    40.781    
    ILOGIC_X0Y59         FDRE (Setup_fdre_C_D)       -0.002    40.779    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/rx_er_to_mac_reg
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                         -30.468    
  -------------------------------------------------------------------
                         slack                                 10.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.118%)  route 0.261ns (64.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=900, routed)         0.285     0.833    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X13Y65         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.261     1.235    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X14Y65         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=900, routed)         0.319     1.322    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X14Y65         RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.475     0.847    
    SLICE_X14Y65         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.156    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I       n/a            3.174         40.000      36.826     BUFR_X0Y4     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/I
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y65  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       33.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.883ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk rise@40.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.950ns (31.886%)  route 4.166ns (68.114%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns = ( 43.121 - 40.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=873, routed)         0.808     3.298    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X32Y56         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.456     3.754 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=5, routed)           0.823     4.577    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X31Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.701 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=17, routed)          1.046     5.747    trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tready
    SLICE_X29Y55         LUT6 (Prop_lut6_I1_O)        0.124     5.871 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2/O
                         net (fo=2, routed)           0.893     6.764    trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state[3]_i_2_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I5_O)        0.124     6.888 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7/O
                         net (fo=12, routed)          1.403     8.291    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_7_n_0
    SLICE_X13Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.415 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5/O
                         net (fo=1, routed)           0.000     8.415    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr[0]_i_5_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.965 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.965    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]_i_1_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.079 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.079    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[4]_i_1_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.413 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.413    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[8]_i_1_n_6
    SLICE_X13Y55         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=873, routed)         0.768    43.121    trimac_fifo_block/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X13Y55         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]/C
                         clock pessimism              0.149    43.270    
                         clock uncertainty           -0.035    43.234    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.062    43.296    trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         43.296    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                 33.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk rise@0.000ns - mii_tx_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=873, routed)         0.277     0.822    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CLK
    SLICE_X11Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     0.963 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[15]/Q
                         net (fo=1, routed)           0.054     1.017    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[15]
    SLICE_X10Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.062 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[23]_i_1/O
                         net (fo=1, routed)           0.000     1.062    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[23]
    SLICE_X10Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/O
                         net (fo=873, routed)         0.308     1.308    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CLK
    SLICE_X10Y76         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[23]/C
                         clock pessimism             -0.473     0.835    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.121     0.956    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I      n/a            3.174         40.000      36.826     BUFR_X0Y5     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_tx_clk/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y71  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y71  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mac_clk_wiz
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.578ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.375ns  (logic 0.518ns (37.674%)  route 0.857ns (62.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.857     1.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X60Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)       -0.047     7.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  6.578    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_mac_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       31.664ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_mac_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.069ns  (logic 0.478ns (44.723%)  route 0.591ns (55.277%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X54Y17         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.591     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X53Y18         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X53Y18         FDCE (Setup_fdce_C_D)       -0.267    32.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.733    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 31.664    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mac_clk_wiz
  To Clock:  clk_out1_mac_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.605ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mac_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_mac_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.424ns  (logic 1.220ns (27.579%)  route 3.204ns (72.421%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=162, routed)         1.604     2.060    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/bus2ip_addr[1]
    SLICE_X51Y80         LUT6 (Prop_lut6_I4_O)        0.124     2.184 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_15/O
                         net (fo=1, routed)           1.152     3.336    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_15_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.460 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_7/O
                         net (fo=1, routed)           0.000     3.460    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_i_7_n_0
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     3.677 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg_i_3/O
                         net (fo=1, routed)           0.447     4.125    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_reg_1
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.299     4.424 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request/ipic_rd_clear_i_1/O
                         net (fo=1, routed)           0.000     4.424    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/sync_request_n_2
    SLICE_X48Y75         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ipic_rd_clear_reg
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -4.424    
  -------------------------------------------------------------------
                         slack                                  1.605    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk
  To Clock:  clk_out1_mac_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_mac_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.001ns  (logic 0.456ns (45.543%)  route 0.545ns (54.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50                                       0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           0.545     1.001    trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X5Y49          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)       -0.095     3.105    trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  2.104    





---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk
  To Clock:  clk_out1_mac_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        1.935ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_mac_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.079ns  (logic 0.419ns (38.816%)  route 0.660ns (61.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/Q
                         net (fo=1, routed)           0.660     1.079    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[8]
    SLICE_X12Y51         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)       -0.186     3.014    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  1.935    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mac_clk_wiz
  To Clock:  clk_out2_mac_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.805ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mac_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_mac_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.224ns  (logic 0.642ns (19.913%)  route 2.582ns (80.087%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.582     3.100    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     3.224 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.224    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1_n_0
    SLICE_X48Y68         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X48Y68         FDRE (Setup_fdre_C_D)        0.029     6.029    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  2.805    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mac_clk_wiz
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.736ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.397ns  (logic 0.518ns (37.088%)  route 0.879ns (62.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.879     1.397    trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg_n_0_[10]
    SLICE_X5Y51          FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X5Y51          FDRE (Setup_fdre_C_D)       -0.067     3.133    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  1.736    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mac_clk_wiz
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mac_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.834ns  (logic 0.518ns (28.237%)  route 1.316ns (71.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63                                      0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           1.316     1.834    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X15Y64         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y64         FDRE (Setup_fdre_C_D)       -0.103     5.897    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.897    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                  4.063    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mac_clk_wiz
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.888ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.722%)  route 0.753ns (62.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54                                      0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.753     1.209    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X33Y55         FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X33Y55         FDRE (Setup_fdre_C_D)       -0.103     3.097    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          3.097    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  1.888    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk
  To Clock:  mii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.947ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.958ns  (logic 0.518ns (54.062%)  route 0.440ns (45.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.440     0.958    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X1Y57          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)       -0.095     5.905    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.958    
  -------------------------------------------------------------------
                         slack                                  4.947    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mac_clk_wiz
  To Clock:  clk_out1_mac_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_mac_clk_wiz rise@8.000ns - clk_out1_mac_clk_wiz rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.518ns (19.491%)  route 2.140ns (80.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 5.080 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mac_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           1.233     1.233    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -5.713 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.052    example_clocks/clock_generator/inst/clk_out1_mac_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.956 r  example_clocks/clock_generator/inst/clkout1_buf/O
                         net (fo=5447, routed)        1.562    -2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y15         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.140     0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X51Y15         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mac_clk_wiz rise edge)
                                                      8.000     8.000 r  
    E3                   IBUF                         0.000     8.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           1.162     9.162    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.958 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.539    example_clocks/clock_generator/inst/clk_out1_mac_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.630 r  example_clocks/clock_generator/inst/clkout1_buf/O
                         net (fo=5447, routed)        1.449     5.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X51Y15         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.493     5.572    
                         clock uncertainty           -0.072     5.501    
    SLICE_X51Y15         FDCE (Recov_fdce_C_CLR)     -0.405     5.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          5.096    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  4.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_mac_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mac_clk_wiz rise@0.000ns - clk_out1_mac_clk_wiz rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.398%)  route 0.133ns (48.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mac_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           0.440     0.440    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.915 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.430    example_clocks/clock_generator/inst/clk_out1_mac_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.404 r  example_clocks/clock_generator/inst/clkout1_buf/O
                         net (fo=5447, routed)        0.564    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.133    -0.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X51Y13         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mac_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  example_clocks/clk_in_buf/O
                         net (fo=2, routed)           0.480     0.480    example_clocks/clock_generator/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.658 r  example_clocks/clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.128    example_clocks/clock_generator/inst/clk_out1_mac_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.099 r  example_clocks/clock_generator/inst/clkout1_buf/O
                         net (fo=5447, routed)        0.834    -1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X51Y13         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.462    -0.804    
    SLICE_X51Y13         FDCE (Remov_fdce_C_CLR)     -0.092    -0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.896    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.258ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.162ns (27.715%)  route 3.031ns (72.285%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 36.021 - 33.000 ) 
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.728     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.824 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.560     3.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y13         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.419     3.803 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.819     4.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X28Y13         LUT6 (Prop_lut6_I3_O)        0.299     4.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.953     5.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X34Y13         LUT4 (Prop_lut4_I3_O)        0.116     5.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.597     6.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X36Y13         LUT1 (Prop_lut1_I0_O)        0.328     6.915 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.662     7.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X41Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.487    34.487    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.443    36.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X41Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.254    36.276    
                         clock uncertainty           -0.035    36.240    
    SLICE_X41Y12         FDCE (Recov_fdce_C_CLR)     -0.405    35.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.835    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 28.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.037%)  route 0.194ns (57.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.685     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.586     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y20         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDPE (Prop_fdpe_C_Q)         0.141     1.438 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.194     1.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X60Y21         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.791     0.791    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X60Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.343     1.329    
    SLICE_X60Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.370    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk
  To Clock:  mii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.530ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk rise@40.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.456ns (45.329%)  route 0.550ns (54.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 43.057 - 40.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=900, routed)         0.737     3.230    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     3.686 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.550     4.236    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y70          FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=900, routed)         0.701    43.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y70          FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.206    
                         clock uncertainty           -0.035    43.171    
    SLICE_X0Y70          FDCE (Recov_fdce_C_CLR)     -0.405    42.766    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.766    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                 38.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk rise@0.000ns - mii_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.721%)  route 0.214ns (60.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=900, routed)         0.257     0.805    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y69          FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.946 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.214     1.160    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X0Y70          FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/bufr_mii_rx_clk/O
                         net (fo=900, routed)         0.287     1.290    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X0Y70          FDCE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.818    
    SLICE_X0Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.726    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.434    





