{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1473658873214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1473658873214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 13:41:13 2016 " "Processing started: Mon Sep 12 13:41:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1473658873214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1473658873214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_vga -c sdram_ov5640_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov5640_vga -c sdram_ov5640_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1473658873214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1473658873307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_ov5640_vga EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"sdram_ov5640_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1473658873339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1473658873401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1473658873401 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 904 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658873448 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 905 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658873448 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 906 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658873448 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 907 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658873448 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 904 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1473658873448 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] 13 1 0 0 " "Implementing clock multiplication of 13, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 883 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658873463 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 883 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1473658873463 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a0 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a1 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a2 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a3 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a4 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a5 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a6 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a7 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a8 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a9 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a10 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a11 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a12 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a13 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a14 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a15 " "Atom \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a15"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1473658873463 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a0 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a1 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a2 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a3 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a4 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a5 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a6 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a7 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a8 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a9 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a10 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a11 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a12 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a13 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a14 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a15 clk0 GND " "WYSIWYG primitive \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\|ram_block9a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/altsyncram_mf51.tdf" 37 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/dcfifo_4en1.tdf" 56 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 0 0 } } { "src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/wrfifo.v" 83 0 0 } } { "src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 244 0 0 } } { "src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } } { "src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 218 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1 1473658873604 "|sdram_ov5640_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1473658873619 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1473658873853 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1473658873853 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1473658873853 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1473658873853 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1473658873853 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1473658873853 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1473658873869 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 91 " "No exact pin location assignment(s) for 33 pins of 91 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_scl " "Pin cmos1_scl not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_scl } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 35 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_reset " "Pin cmos1_reset not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_reset } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 41 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_scl " "Pin cmos2_scl not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_scl } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 45 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 172 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_reset " "Pin cmos2_reset not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_reset } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Pin LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 55 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Pin LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 55 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 154 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Pin LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 55 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Pin LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 55 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_sda " "Pin cmos1_sda not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_sda } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 36 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_sda " "Pin cmos2_sda not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_sda } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_d\[0\] " "Pin cmos1_d\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[0] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_d\[0\] " "Pin cmos2_d\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[0] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_href " "Pin cmos1_href not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_href } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 38 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_vsync " "Pin cmos1_vsync not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_vsync } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_href " "Pin cmos2_href not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_href } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_vsync " "Pin cmos2_vsync not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_vsync } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_d\[1\] " "Pin cmos1_d\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[1] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_d\[1\] " "Pin cmos2_d\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[1] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_d\[2\] " "Pin cmos1_d\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[2] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_d\[2\] " "Pin cmos2_d\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[2] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_d\[3\] " "Pin cmos1_d\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[3] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_d\[3\] " "Pin cmos2_d\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[3] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_d\[4\] " "Pin cmos1_d\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[4] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_d\[4\] " "Pin cmos2_d\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[4] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 149 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_d\[5\] " "Pin cmos1_d\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[5] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_d\[5\] " "Pin cmos2_d\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[5] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_d\[6\] " "Pin cmos1_d\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[6] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_d\[6\] " "Pin cmos2_d\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[6] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 151 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_d\[7\] " "Pin cmos1_d\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[7] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_d\[7\] " "Pin cmos2_d\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[7] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos2_pclk " "Pin cmos2_pclk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_pclk } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 49 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos1_pclk " "Pin cmos1_pclk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_pclk } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 39 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key1 " "Pin key1 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key1 } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 53 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473658874446 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1473658874446 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 904 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658874477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 905 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658874477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 906 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658874477 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 907 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658874477 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 904 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1473658874477 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] 13 1 0 0 " "Implementing clock multiplication of 13, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 883 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473658874477 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 883 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1473658874477 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473658874883 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1473658874883 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473658874883 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1473658874883 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1473658874883 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* clock or keeper or register or port or pin or cell or partition " "Ignored filter: *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1473658874899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1473658874899 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov5640_vga.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov5640_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1473658874914 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1473658874914 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1473658874914 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1473658874930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1473658874930 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1473658874930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN R9 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK~input (placed in PIN R9 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875039 ""}  } { { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 4009 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875039 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/pll_64_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 883 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875039 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 904 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875039 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 904 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875039 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 904 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_4) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875039 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 904 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_config:reg_config_inst1\|clock_20k  " "Automatically promoted node reg_config:reg_config_inst1\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst1\|i2c_com:u1\|i2c_sclk " "Destination node reg_config:reg_config_inst1\|i2c_com:u1\|i2c_sclk" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/i2c_com.v" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst1|i2c_com:u1|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 749 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst1\|clock_20k~0 " "Destination node reg_config:reg_config_inst1\|clock_20k~0" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/reg_config.v" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst1|clock_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 3191 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875039 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1473658875039 ""}  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/reg_config.v" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst1|clock_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 823 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_config:reg_config_inst2\|clock_20k  " "Automatically promoted node reg_config:reg_config_inst2\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst2\|i2c_com:u1\|i2c_sclk " "Destination node reg_config:reg_config_inst2\|i2c_com:u1\|i2c_sclk" {  } { { "src/cmos_i2c_ov5640/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/i2c_com.v" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst2|i2c_com:u1|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 1083 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst2\|clock_20k~0 " "Destination node reg_config:reg_config_inst2\|clock_20k~0" {  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/reg_config.v" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst2|clock_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 3192 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875039 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1473658875039 ""}  } { { "src/cmos_i2c_ov5640/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/reg_config.v" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst2|clock_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 1098 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmos_select:cmos_select_inst\|cmos_pclk  " "Automatically promoted node cmos_select:cmos_select_inst\|cmos_pclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875055 ""}  } { { "src/cmos_select.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_select.v" 17 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos_select:cmos_select_inst|cmos_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 739 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sysrst_nr2  " "Automatically promoted node system_ctrl:u_system_ctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473658875055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 1410 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 50 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 1588 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011~0 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011~0" {  } { { "src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 2022 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "power_on_delay:power_on_delay_inst\|camera_pwnd_reg~0 " "Destination node power_on_delay:power_on_delay_inst\|camera_pwnd_reg~0" {  } { { "src/cmos_i2c_ov5640/power_on_delay.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov5640/power_on_delay.v" 21 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { power_on_delay:power_on_delay_inst|camera_pwnd_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 3194 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473658875055 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1473658875055 ""}  } { { "src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 98 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 949 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473658875055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1473658875569 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1473658875569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1473658875569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1473658875569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1473658875569 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1473658875569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1473658875569 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1473658875585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1473658876131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1473658876131 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1473658876131 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 23 8 2 " "Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 23 input, 8 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1473658876131 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1473658876131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1473658876131 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473658876131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 6 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473658876131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 19 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473658876131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 26 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473658876131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473658876131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473658876131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 13 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473658876131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 12 12 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473658876131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1473658876131 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1473658876131 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[3\] S_CLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"S_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "core/sdram_pll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/sdram_pll.v" 115 0 0 } } { "src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 71 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 74 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1473658876178 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 0 " "PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 driven by system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Input port INCLK\[0\] of node \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" is driven by system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl" {  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/pll_64_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "core/pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/pll_64.vhd" 140 0 0 } } { "src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 82 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 74 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/sdram_pll_altpll.v" 50 -1 0 } } { "core/sdram_pll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/sdram_pll.v" 115 0 0 } } { "src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 71 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1473658876193 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/db/pll_64_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "core/pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/core/pll_64.vhd" 140 0 0 } } { "src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 82 0 0 } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 74 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1473658876193 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_DB\[0\] " "Ignored I/O standard assignment to node \"CMOS_DB\[0\]\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_DB\[1\] " "Ignored I/O standard assignment to node \"CMOS_DB\[1\]\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_DB\[2\] " "Ignored I/O standard assignment to node \"CMOS_DB\[2\]\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_DB\[3\] " "Ignored I/O standard assignment to node \"CMOS_DB\[3\]\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_DB\[4\] " "Ignored I/O standard assignment to node \"CMOS_DB\[4\]\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_DB\[5\] " "Ignored I/O standard assignment to node \"CMOS_DB\[5\]\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_DB\[6\] " "Ignored I/O standard assignment to node \"CMOS_DB\[6\]\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_DB\[7\] " "Ignored I/O standard assignment to node \"CMOS_DB\[7\]\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_HREF " "Ignored I/O standard assignment to node \"CMOS_HREF\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_PCLK " "Ignored I/O standard assignment to node \"CMOS_PCLK\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_SCLK " "Ignored I/O standard assignment to node \"CMOS_SCLK\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_SDAT " "Ignored I/O standard assignment to node \"CMOS_SDAT\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_VSYNC " "Ignored I/O standard assignment to node \"CMOS_VSYNC\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CMOS_XCLK " "Ignored I/O standard assignment to node \"CMOS_XCLK\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_XCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "KEY1 " "Ignored I/O standard assignment to node \"KEY1\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "cmos_pwdn " "Ignored I/O standard assignment to node \"cmos_pwdn\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pwdn" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "cmos_rst_n " "Ignored I/O standard assignment to node \"cmos_rst_n\"" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_rst_n" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1473658876209 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1473658876209 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_DB\[0\] " "Node \"CMOS_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_DB\[1\] " "Node \"CMOS_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_DB\[2\] " "Node \"CMOS_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_DB\[3\] " "Node \"CMOS_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_DB\[4\] " "Node \"CMOS_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_DB\[5\] " "Node \"CMOS_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_DB\[6\] " "Node \"CMOS_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_DB\[7\] " "Node \"CMOS_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_HREF " "Node \"CMOS_HREF\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_PCLK " "Node \"CMOS_PCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_SCLK " "Node \"CMOS_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_SDAT " "Node \"CMOS_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_VSYNC " "Node \"CMOS_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CMOS_XCLK " "Node \"CMOS_XCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_XCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCE " "Node \"SCE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDO " "Node \"SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DI " "Node \"SD_DI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DOUT " "Node \"SD_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_NCS " "Node \"SD_NCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_lr " "Node \"lcd_lr\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_lr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_mode " "Node \"lcd_mode\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_mode" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_clk " "Node \"lcd_out_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_de " "Node \"lcd_out_de\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_de" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_hs " "Node \"lcd_out_hs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_hs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[0\] " "Node \"lcd_out_rgb_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[1\] " "Node \"lcd_out_rgb_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[2\] " "Node \"lcd_out_rgb_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[3\] " "Node \"lcd_out_rgb_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[4\] " "Node \"lcd_out_rgb_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[5\] " "Node \"lcd_out_rgb_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[0\] " "Node \"lcd_out_rgb_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[1\] " "Node \"lcd_out_rgb_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[2\] " "Node \"lcd_out_rgb_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[3\] " "Node \"lcd_out_rgb_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[4\] " "Node \"lcd_out_rgb_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[5\] " "Node \"lcd_out_rgb_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[0\] " "Node \"lcd_out_rgb_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[1\] " "Node \"lcd_out_rgb_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[2\] " "Node \"lcd_out_rgb_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[3\] " "Node \"lcd_out_rgb_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[4\] " "Node \"lcd_out_rgb_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[5\] " "Node \"lcd_out_rgb_r\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_vs " "Node \"lcd_out_vs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_vs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_pwm " "Node \"lcd_pwm\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_pwm" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_ud " "Node \"lcd_ud\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_ud" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473658876209 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1473658876209 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473658876225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1473658877005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473658877473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1473658877488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1473658880047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473658880047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1473658880749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1473658882683 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1473658882683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473658885070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1473658885070 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1473658885070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1473658885163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1473658885460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1473658885507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1473658885928 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473658886489 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1473658887020 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVTTL A10 " "Pin S_DB\[0\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 105 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVTTL B10 " "Pin S_DB\[1\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 106 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVTTL A11 " "Pin S_DB\[2\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 107 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVTTL B11 " "Pin S_DB\[3\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 108 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVTTL A12 " "Pin S_DB\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 109 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVTTL B12 " "Pin S_DB\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 110 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVTTL A13 " "Pin S_DB\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 111 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVTTL B13 " "Pin S_DB\[7\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 112 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVTTL A2 " "Pin S_DB\[8\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVTTL B1 " "Pin S_DB\[9\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 114 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVTTL C2 " "Pin S_DB\[10\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVTTL D1 " "Pin S_DB\[11\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 116 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVTTL F2 " "Pin S_DB\[12\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 117 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVTTL F1 " "Pin S_DB\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 118 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVTTL G2 " "Pin S_DB\[14\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 119 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVTTL G1 " "Pin S_DB\[15\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 27 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 120 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_sda 3.3-V LVTTL T6 " "Pin cmos1_sda uses I/O standard 3.3-V LVTTL at T6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_sda } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 36 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_sda 3.3-V LVTTL T7 " "Pin cmos2_sda uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_sda } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 46 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVTTL R9 " "Pin CLOCK uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[0\] 3.3-V LVTTL T9 " "Pin cmos1_d\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[0] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[0\] 3.3-V LVTTL E9 " "Pin cmos2_d\[0\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[0] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_href 3.3-V LVTTL J14 " "Pin cmos1_href uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_href } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 38 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_vsync 3.3-V LVTTL F14 " "Pin cmos1_vsync uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_vsync } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_href 3.3-V LVTTL D12 " "Pin cmos2_href uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_href } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_href } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 175 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_vsync 3.3-V LVTTL E11 " "Pin cmos2_vsync uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_vsync } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_vsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[1\] 3.3-V LVTTL L9 " "Pin cmos1_d\[1\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[1] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[1\] 3.3-V LVTTL D9 " "Pin cmos2_d\[1\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[1] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[2\] 3.3-V LVTTL F9 " "Pin cmos1_d\[2\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[2] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[2\] 3.3-V LVTTL E8 " "Pin cmos2_d\[2\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[2] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[3\] 3.3-V LVTTL P8 " "Pin cmos1_d\[3\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[3] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[3\] 3.3-V LVTTL J12 " "Pin cmos2_d\[3\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[3] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[4\] 3.3-V LVTTL E10 " "Pin cmos1_d\[4\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[4] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[4\] 3.3-V LVTTL C14 " "Pin cmos2_d\[4\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[4] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 149 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[5\] 3.3-V LVTTL F13 " "Pin cmos1_d\[5\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[5] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[5\] 3.3-V LVTTL M9 " "Pin cmos2_d\[5\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[5] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[6\] 3.3-V LVTTL J13 " "Pin cmos1_d\[6\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[6] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[6\] 3.3-V LVTTL J15 " "Pin cmos2_d\[6\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[6] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 151 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_d\[7\] 3.3-V LVTTL D8 " "Pin cmos1_d\[7\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_d[7] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 40 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_d\[7\] 3.3-V LVTTL G11 " "Pin cmos2_d\[7\] uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_d[7] } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 50 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos2_pclk 3.3-V LVTTL D14 " "Pin cmos2_pclk uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos2_pclk } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 49 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos2_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos1_pclk 3.3-V LVTTL C9 " "Pin cmos1_pclk uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos1_pclk } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 39 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos1_pclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL C11 " "Pin key1 uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { key1 } } } { "src/sdram_ov5640_vga.v" "" { Text "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov5640_vga.v" 53 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473658887035 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1473658887035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_vga.fit.smsg " "Generated suppressed messages file E:/Project/AN5642/verilog/AX415/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1473658887254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1473658888049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 13:41:28 2016 " "Processing ended: Mon Sep 12 13:41:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1473658888049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1473658888049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1473658888049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1473658888049 ""}
