/// Auto-generated bit field definitions for RSTC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rstc {

using namespace alloy::hal::bitfields;

// ============================================================================
// RSTC Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Processor Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using PROCRST = BitField<0, 1>;
    constexpr uint32_t PROCRST_Pos = 0;
    constexpr uint32_t PROCRST_Msk = PROCRST::mask;

    /// Peripheral Reset
    /// Position: 2, Width: 1
    /// Access: write-only
    using PERRST = BitField<2, 1>;
    constexpr uint32_t PERRST_Pos = 2;
    constexpr uint32_t PERRST_Msk = PERRST::mask;

    /// External Reset
    /// Position: 3, Width: 1
    /// Access: write-only
    using EXTRST = BitField<3, 1>;
    constexpr uint32_t EXTRST_Pos = 3;
    constexpr uint32_t EXTRST_Msk = EXTRST::mask;

    /// System Reset Key
    /// Position: 24, Width: 8
    /// Access: write-only
    using KEY = BitField<24, 8>;
    constexpr uint32_t KEY_Pos = 24;
    constexpr uint32_t KEY_Msk = KEY::mask;
    /// Enumerated values for KEY
    namespace key {
        constexpr uint32_t PASSWD = 165;
    }

}  // namespace cr

/// SR - Status Register
namespace sr {
    /// User Reset Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using URSTS = BitField<0, 1>;
    constexpr uint32_t URSTS_Pos = 0;
    constexpr uint32_t URSTS_Msk = URSTS::mask;

    /// Reset Type
    /// Position: 8, Width: 3
    /// Access: read-only
    using RSTTYP = BitField<8, 3>;
    constexpr uint32_t RSTTYP_Pos = 8;
    constexpr uint32_t RSTTYP_Msk = RSTTYP::mask;
    /// Enumerated values for RSTTYP
    namespace rsttyp {
        constexpr uint32_t GeneralReset = 0;
        constexpr uint32_t BackupReset = 1;
        constexpr uint32_t WatchdogReset = 2;
        constexpr uint32_t SoftwareReset = 3;
        constexpr uint32_t UserReset = 4;
    }

    /// NRST Pin Level
    /// Position: 16, Width: 1
    /// Access: read-only
    using NRSTL = BitField<16, 1>;
    constexpr uint32_t NRSTL_Pos = 16;
    constexpr uint32_t NRSTL_Msk = NRSTL::mask;

    /// Software Reset Command in Progress
    /// Position: 17, Width: 1
    /// Access: read-only
    using SRCMP = BitField<17, 1>;
    constexpr uint32_t SRCMP_Pos = 17;
    constexpr uint32_t SRCMP_Msk = SRCMP::mask;

}  // namespace sr

/// MR - Mode Register
namespace mr {
    /// User Reset Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using URSTEN = BitField<0, 1>;
    constexpr uint32_t URSTEN_Pos = 0;
    constexpr uint32_t URSTEN_Msk = URSTEN::mask;

    /// User Reset Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using URSTIEN = BitField<4, 1>;
    constexpr uint32_t URSTIEN_Pos = 4;
    constexpr uint32_t URSTIEN_Msk = URSTIEN::mask;

    /// External Reset Length
    /// Position: 8, Width: 4
    /// Access: read-write
    using ERSTL = BitField<8, 4>;
    constexpr uint32_t ERSTL_Pos = 8;
    constexpr uint32_t ERSTL_Msk = ERSTL::mask;

    /// Write Access Password
    /// Position: 24, Width: 8
    /// Access: read-write
    using KEY = BitField<24, 8>;
    constexpr uint32_t KEY_Pos = 24;
    constexpr uint32_t KEY_Msk = KEY::mask;
    /// Enumerated values for KEY
    namespace key {
        constexpr uint32_t PASSWD = 165;
    }

}  // namespace mr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rstc
