/*
 * Copyright Â© 2022 Collabora Ltd. and Red Hat Inc.
 * SPDX-License-Identifier: MIT
 */
#include "nvk_buffer.h"
#include "nvk_cmd_buffer.h"
#include "nvk_descriptor_set.h"
#include "nvk_device.h"
#include "nvk_entrypoints.h"
#include "nvk_mme.h"
#include "nvk_physical_device.h"
#include "nvk_pipeline.h"

#include "nouveau_context.h"

#include "cla0b5.h"
#include "cla1c0.h"
#include "clc0c0.h"
#include "clc5c0.h"
#include "nvk_cl9097.h"
#include "nvk_cl906f.h"
#include "nvk_cla0c0.h"
#include "nvk_clb1c0.h"
#include "nvk_clc3c0.h"
#include "nvk_clc597.h"
#include "nvk_clc6c0.h"

#include "drf.h"
#include "cla0c0qmd.h"
#include "clc0c0qmd.h"
#include "clc3c0qmd.h"
#include "clc6c0qmd.h"

#define NVA0C0_QMDV00_06_VAL_SET(p,a...) NVVAL_MW_SET((p), NVA0C0, QMDV00_06, ##a)
#define NVA0C0_QMDV00_06_DEF_SET(p,a...) NVDEF_MW_SET((p), NVA0C0, QMDV00_06, ##a)
#define NVC0C0_QMDV02_01_VAL_SET(p,a...) NVVAL_MW_SET((p), NVC0C0, QMDV02_01, ##a)
#define NVC0C0_QMDV02_01_DEF_SET(p,a...) NVDEF_MW_SET((p), NVC0C0, QMDV02_01, ##a)
#define NVC3C0_QMDV02_02_VAL_SET(p,a...) NVVAL_MW_SET((p), NVC3C0, QMDV02_02, ##a)
#define NVC3C0_QMDV02_02_DEF_SET(p,a...) NVDEF_MW_SET((p), NVC3C0, QMDV02_02, ##a)
#define NVC6C0_QMDV03_00_VAL_SET(p,a...) NVVAL_MW_SET((p), NVC6C0, QMDV03_00, ##a)
#define NVC6C0_QMDV03_00_DEF_SET(p,a...) NVDEF_MW_SET((p), NVC6C0, QMDV03_00, ##a)

static void
mme_store_global(struct mme_builder *b,
                 struct mme_value64 addr,
                 struct mme_value v)
{
   mme_mthd(b, NV9097_SET_REPORT_SEMAPHORE_A);
   mme_emit_addr64(b, addr);
   mme_emit(b, v);
   mme_emit(b, mme_imm(0x10000000));
}

static void
mme_store_global_vec3(struct mme_builder *b,
                      struct mme_value64 addr,
                      uint32_t offset,
                      struct mme_value x,
                      struct mme_value y,
                      struct mme_value z)
{
   assert(addr.lo.type == MME_VALUE_TYPE_REG);
   assert(addr.hi.type == MME_VALUE_TYPE_REG);

   mme_mthd(b, NV9097_SET_MME_SHADOW_SCRATCH(NVK_MME_SCRATCH_STORE_ADDR_HI));
   mme_emit(b, addr.hi); /* STORE_ADDR_HI */
   mme_emit(b, addr.lo); /* STORE_ADDR_LO */

   if (offset != 0) {
      mme_add64_to(b, addr, addr, mme_imm64(offset));
   }
   mme_store_global(b, addr, x);
   mme_add64_to(b, addr, addr, mme_imm64(4));
   mme_store_global(b, addr, y);
   mme_add64_to(b, addr, addr, mme_imm64(4));
   mme_store_global(b, addr, z);

   nvk_mme_load_scratch_to(b, addr.hi, STORE_ADDR_HI);
   nvk_mme_load_scratch_to(b, addr.lo, STORE_ADDR_LO);
}

/* Fermi doesn't have integer mul instructions, so we need to emulate in
 * software */

static struct mme_value
mme_fermi_umul_32x32_32(struct mme_builder *b,
                        struct mme_value x,
                        struct mme_value y)
{
   assert(x.type == MME_VALUE_TYPE_REG);
   assert(y.type == MME_VALUE_TYPE_REG);

   mme_mthd(b, NV9097_SET_MME_SHADOW_SCRATCH(NVK_MME_SCRATCH_UMUL_X));
   mme_emit(b, x); /* UMUL_X */
   mme_emit(b, y); /* UMUL_Y_HI */

   struct mme_value dst = mme_mov(b, mme_zero());
   struct mme_value lsb = mme_alloc_reg(b);

   mme_while (b, ine, x, mme_zero()) {
      mme_mov_to(b, lsb, mme_imm(1u));
      mme_and_to(b, lsb, x, lsb);
      mme_if (b, ine, lsb, mme_zero()) {
         mme_add_to(b, dst, dst, y);
      }
      mme_srl_to(b, x, x, mme_imm(1u));
      mme_sll_to(b, y, y, mme_imm(1u));
   }

   mme_free_reg(b, lsb);

   nvk_mme_load_scratch_to(b, x, UMUL_X);
   nvk_mme_load_scratch_to(b, y, UMUL_Y_HI);

   return dst;
}

static struct mme_value64
mme_fermi_umul_32x64_64(struct mme_builder *b,
                        struct mme_value x,
                        struct mme_value64 y)
{
   assert(x.type == MME_VALUE_TYPE_REG);
   assert(y.lo.type == MME_VALUE_TYPE_REG);
   assert(y.hi.type == MME_VALUE_TYPE_REG);

   mme_mthd(b, NV9097_SET_MME_SHADOW_SCRATCH(NVK_MME_SCRATCH_UMUL_X));
   mme_emit(b, x);    /* UMUL_X */
   mme_emit(b, y.hi); /* UMUL_Y_HI */
   mme_emit(b, y.lo); /* UMUL_Y_LO */

   struct mme_value64 dst = mme_mov64(b, mme_zero64());
   struct mme_value lsb = mme_alloc_reg(b);

   mme_while (b, ine, x, mme_zero()) {
      mme_mov_to(b, lsb, mme_imm(1u));
      mme_and_to(b, lsb, x, lsb);
      mme_if (b, ine, lsb, mme_zero()) {
         mme_add64_to(b, dst, dst, y);
      }
      mme_srl_to(b, x, x, mme_imm(1u));
      /* y <- y << 1 */
      mme_sll_to(b, y.hi, y.hi, mme_imm(1u));
      mme_merge_to(b, y.hi, y.hi, y.lo, 0, 1, 31);
      mme_sll_to(b, y.lo, y.lo, mme_imm(1u));
   }

   mme_free_reg(b, lsb);

   nvk_mme_load_scratch_to(b, x, UMUL_X);
   nvk_mme_load_scratch_to(b, y.hi, UMUL_Y_HI);
   nvk_mme_load_scratch_to(b, y.lo, UMUL_Y_LO);

   return dst;
}

static struct mme_value64
mme_fermi_umul_32x32_64(struct mme_builder *b,
                        struct mme_value x,
                        struct mme_value y)
{
   struct mme_value yh = mme_mov(b, mme_zero());
   struct mme_value64 dst = mme_fermi_umul_32x64_64(b, x, mme_value64(y, yh));
   return dst;
}

static inline uint16_t
nvk_cmd_buffer_compute_cls(struct nvk_cmd_buffer *cmd)
{
   return nvk_cmd_buffer_device(cmd)->pdev->info.cls_compute;
}

void
nvk_cmd_buffer_begin_compute(struct nvk_cmd_buffer *cmd,
                             const VkCommandBufferBeginInfo *pBeginInfo)
{
   if (cmd->vk.level == VK_COMMAND_BUFFER_LEVEL_PRIMARY) {
      struct nv_push *p = nvk_cmd_buffer_push(cmd, 6);
      if (nvk_cmd_buffer_compute_cls(cmd) >= MAXWELL_COMPUTE_B) {
         P_IMMD(p, NVB1C0, INVALIDATE_SKED_CACHES, 0);
      }
      P_IMMD(p, NVA0C0, INVALIDATE_SAMPLER_CACHE_NO_WFI, {
         .lines = LINES_ALL,
      });
      P_IMMD(p, NVA0C0, INVALIDATE_TEXTURE_HEADER_CACHE_NO_WFI, {
         .lines = LINES_ALL,
      });
   }
}

void
nvk_cmd_invalidate_compute_state(struct nvk_cmd_buffer *cmd)
{
   memset(&cmd->state.cs, 0, sizeof(cmd->state.cs));
}

static void
nva0c0_qmd_set_dispatch_size(UNUSED struct nvk_device *dev, uint32_t *qmd,
                             uint32_t x, uint32_t y, uint32_t z)
{
   NVA0C0_QMDV00_06_VAL_SET(qmd, CTA_RASTER_WIDTH, x);
   NVA0C0_QMDV00_06_VAL_SET(qmd, CTA_RASTER_HEIGHT, y);
   NVA0C0_QMDV00_06_VAL_SET(qmd, CTA_RASTER_DEPTH, z);
}

static void
nvc0c0_qmd_set_dispatch_size(UNUSED struct nvk_device *dev, uint32_t *qmd,
                             uint32_t x, uint32_t y, uint32_t z)
{
   NVC0C0_QMDV02_01_VAL_SET(qmd, CTA_RASTER_WIDTH, x);
   NVC0C0_QMDV02_01_VAL_SET(qmd, CTA_RASTER_HEIGHT, y);
   /* this field is different from older QMD versions */
   NVC0C0_QMDV02_01_VAL_SET(qmd, CTA_RASTER_DEPTH, z);
}

static void
nvc6c0_qmd_set_dispatch_size(UNUSED struct nvk_device *dev, uint32_t *qmd,
                             uint32_t x, uint32_t y, uint32_t z)
{
   NVC6C0_QMDV03_00_VAL_SET(qmd, CTA_RASTER_WIDTH, x);
   NVC6C0_QMDV03_00_VAL_SET(qmd, CTA_RASTER_HEIGHT, y);
   /* this field is different from older QMD versions */
   NVC6C0_QMDV03_00_VAL_SET(qmd, CTA_RASTER_DEPTH, z);
}

static void
mme_nva0c0_qmd_set_dispatch_size(struct mme_builder *b,
                                 struct mme_value64 qmd,
                                 struct mme_value x,
                                 struct mme_value y,
                                 struct mme_value z)
{
   assert(qmd.lo.type == MME_VALUE_TYPE_REG);
   assert(qmd.hi.type == MME_VALUE_TYPE_REG);

   mme_mthd(b, NV9097_SET_MME_SHADOW_SCRATCH(NVK_MME_SCRATCH_STORE_ADDR_HI));
   mme_emit(b, qmd.hi); /* STORE_ADDR_HI */
   mme_emit(b, qmd.lo); /* STORE_ADDR_LO */

   const uint32_t x_offset = DRF_LO(DRF_MW(NVA0C0_QMDV00_06_CTA_RASTER_WIDTH));
   const uint32_t y_offset = DRF_LO(DRF_MW(NVA0C0_QMDV00_06_CTA_RASTER_HEIGHT));
   const uint32_t z_offset = DRF_LO(DRF_MW(NVA0C0_QMDV00_06_CTA_RASTER_DEPTH));
   /* Y and Z 16 bits each, packed into one 32 bit word */
   assert(x_offset % 32 == 0);
   assert(y_offset == x_offset + 32);
   assert(z_offset == y_offset + 16);

   mme_add64_to(b, qmd, qmd, mme_imm64(x_offset / 8));
   mme_store_global(b, qmd, x);
   struct mme_value yz = mme_merge(b, y, z, 16, 16, 0);
   mme_add64_to(b, qmd, qmd, mme_imm64(4));
   mme_store_global(b, qmd, yz);
   mme_free_reg(b, yz);

   nvk_mme_load_scratch_to(b, qmd.hi, STORE_ADDR_HI);
   nvk_mme_load_scratch_to(b, qmd.lo, STORE_ADDR_LO);
}

static void
mme_nvc3c0_qmd_set_dispatch_size(struct mme_builder *b,
                                 struct mme_value64 qmd,
                                 struct mme_value x,
                                 struct mme_value y,
                                 struct mme_value z)
{
   const uint32_t x_offset = DRF_LO(DRF_MW(NVC3C0_QMDV02_02_CTA_RASTER_WIDTH));
   const uint32_t y_offset = DRF_LO(DRF_MW(NVC3C0_QMDV02_02_CTA_RASTER_HEIGHT));
   const uint32_t z_offset = DRF_LO(DRF_MW(NVC3C0_QMDV02_02_CTA_RASTER_DEPTH));
   assert(x_offset % 32 == 0);
   assert(y_offset == x_offset + 32);
   assert(z_offset == y_offset + 32);

   mme_store_global_vec3(b, qmd, x_offset / 8, x, y, z);
}

static inline void
nva0c0_cp_launch_desc_set_cb(uint32_t *qmd, unsigned index,
                             uint32_t size, uint64_t address)
{
   NVA0C0_QMDV00_06_VAL_SET(qmd, CONSTANT_BUFFER_ADDR_LOWER, index, address);
   NVA0C0_QMDV00_06_VAL_SET(qmd, CONSTANT_BUFFER_ADDR_UPPER, index, address >> 32);
   NVA0C0_QMDV00_06_VAL_SET(qmd, CONSTANT_BUFFER_SIZE, index, size);
   NVA0C0_QMDV00_06_DEF_SET(qmd, CONSTANT_BUFFER_VALID, index, TRUE);
}

static inline void
nvc0c0_cp_launch_desc_set_cb(uint32_t *qmd, unsigned index,
                             uint32_t size, uint64_t address)
{
   NVC0C0_QMDV02_01_VAL_SET(qmd, CONSTANT_BUFFER_ADDR_LOWER, index, address);
   NVC0C0_QMDV02_01_VAL_SET(qmd, CONSTANT_BUFFER_ADDR_UPPER, index, address >> 32);
   NVC0C0_QMDV02_01_VAL_SET(qmd, CONSTANT_BUFFER_SIZE_SHIFTED4, index,
                            DIV_ROUND_UP(size, 16));
   NVC0C0_QMDV02_01_DEF_SET(qmd, CONSTANT_BUFFER_VALID, index, TRUE);
}

static inline void
nvc6c0_cp_launch_desc_set_cb(uint32_t *qmd, unsigned index,
                             uint32_t size, uint64_t address)
{
   NVC6C0_QMDV03_00_VAL_SET(qmd, CONSTANT_BUFFER_ADDR_LOWER, index, address);
   NVC6C0_QMDV03_00_VAL_SET(qmd, CONSTANT_BUFFER_ADDR_UPPER, index, address >> 32);
   NVC6C0_QMDV03_00_VAL_SET(qmd, CONSTANT_BUFFER_SIZE_SHIFTED4, index,
                            DIV_ROUND_UP(size, 16));
   NVC6C0_QMDV03_00_DEF_SET(qmd, CONSTANT_BUFFER_VALID, index, TRUE);
}


void
nvk_cmd_bind_compute_pipeline(struct nvk_cmd_buffer *cmd,
                              struct nvk_compute_pipeline *pipeline)
{
   cmd->state.cs.pipeline = pipeline;
}

static uint32_t
nvk_compute_local_size(struct nvk_cmd_buffer *cmd)
{
   const struct nvk_compute_pipeline *pipeline = cmd->state.cs.pipeline;
   const struct nvk_shader *shader =
      pipeline->base.shaders[MESA_SHADER_COMPUTE];

   return shader->info.cs.local_size[0] *
          shader->info.cs.local_size[1] *
          shader->info.cs.local_size[2];
}

static uint64_t
nvk_flush_compute_state(struct nvk_cmd_buffer *cmd,
                        uint64_t *root_desc_addr_out)
{
   struct nvk_device *dev = nvk_cmd_buffer_device(cmd);
   struct nvk_physical_device *pdev = nvk_device_physical(dev);
   const uint32_t min_cbuf_alignment = nvk_min_cbuf_alignment(&pdev->info);
   const struct nvk_compute_pipeline *pipeline = cmd->state.cs.pipeline;
   struct nvk_descriptor_state *desc = &cmd->state.cs.descriptors;
   VkResult result;

   nvk_cmd_buffer_flush_push_descriptors(cmd, desc);

   /* pre Pascal the constant buffer sizes need to be 0x100 aligned. As we
    * simply allocated a buffer and upload data to it, make sure its size is
    * 0x100 aligned.
    */
   STATIC_ASSERT((sizeof(desc->root) & 0xff) == 0);
   assert(sizeof(desc->root) % min_cbuf_alignment == 0);

   void *root_desc_map;
   uint64_t root_desc_addr;
   result = nvk_cmd_buffer_upload_alloc(cmd, sizeof(desc->root),
                                        min_cbuf_alignment,
                                        &root_desc_addr, &root_desc_map);
   if (unlikely(result != VK_SUCCESS)) {
      vk_command_buffer_set_error(&cmd->vk, result);
      return 0;
   }

   desc->root.root_desc_addr = root_desc_addr;
   memcpy(root_desc_map, &desc->root, sizeof(desc->root));

   uint32_t qmd[128];
   memset(qmd, 0, sizeof(qmd));
   memcpy(qmd, pipeline->qmd_template, sizeof(pipeline->qmd_template));

   if (nvk_cmd_buffer_compute_cls(cmd) >= AMPERE_COMPUTE_A) {
      nvc6c0_qmd_set_dispatch_size(nvk_cmd_buffer_device(cmd), qmd,
                                   desc->root.cs.group_count[0],
                                   desc->root.cs.group_count[1],
                                   desc->root.cs.group_count[2]);
   } else if (nvk_cmd_buffer_compute_cls(cmd) >= PASCAL_COMPUTE_A) {
      nvc0c0_qmd_set_dispatch_size(nvk_cmd_buffer_device(cmd), qmd,
                                   desc->root.cs.group_count[0],
                                   desc->root.cs.group_count[1],
                                   desc->root.cs.group_count[2]);
   } else {
      assert(nvk_cmd_buffer_compute_cls(cmd) >= KEPLER_COMPUTE_A);
      nva0c0_qmd_set_dispatch_size(nvk_cmd_buffer_device(cmd), qmd,
                                   desc->root.cs.group_count[0],
                                   desc->root.cs.group_count[1],
                                   desc->root.cs.group_count[2]);
   }

   const struct nvk_shader *shader =
      pipeline->base.shaders[MESA_SHADER_COMPUTE];
   for (uint32_t c = 0; c < shader->cbuf_map.cbuf_count; c++) {
      const struct nvk_cbuf *cbuf = &shader->cbuf_map.cbufs[c];

      struct nvk_buffer_address ba;
      if (cbuf->type == NVK_CBUF_TYPE_ROOT_DESC) {
         ba = (struct nvk_buffer_address) {
            .base_addr = root_desc_addr,
            .size = sizeof(desc->root),
         };
      } else {
         ASSERTED bool direct_descriptor =
            nvk_cmd_buffer_get_cbuf_descriptor(cmd, desc, shader, cbuf, &ba);
         assert(direct_descriptor);
      }

      if (ba.size > 0) {
         assert(ba.base_addr % min_cbuf_alignment == 0);
         ba.size = align(ba.size, min_cbuf_alignment);
         ba.size = MIN2(ba.size, NVK_MAX_CBUF_SIZE);

         if (nvk_cmd_buffer_compute_cls(cmd) >= AMPERE_COMPUTE_A) {
            nvc6c0_cp_launch_desc_set_cb(qmd, c, ba.size, ba.base_addr);
         } else if (nvk_cmd_buffer_compute_cls(cmd) >= PASCAL_COMPUTE_A) {
            nvc0c0_cp_launch_desc_set_cb(qmd, c, ba.size, ba.base_addr);
         } else {
            assert(nvk_cmd_buffer_compute_cls(cmd) >= KEPLER_COMPUTE_A);
            nva0c0_cp_launch_desc_set_cb(qmd, c, ba.size, ba.base_addr);
         }
      }
   }

   uint64_t qmd_addr;
   result = nvk_cmd_buffer_upload_data(cmd, qmd, sizeof(qmd), 256, &qmd_addr);
   if (unlikely(result != VK_SUCCESS)) {
      vk_command_buffer_set_error(&cmd->vk, result);
      return 0;
   }

   if (root_desc_addr_out != NULL)
      *root_desc_addr_out = root_desc_addr;

   return qmd_addr;
}

static void
nvk_build_mme_add_cs_invocations(struct mme_builder *b,
                                 struct mme_value64 count)
{
   struct mme_value accum_hi = nvk_mme_load_scratch(b, CS_INVOCATIONS_HI);
   struct mme_value accum_lo = nvk_mme_load_scratch(b, CS_INVOCATIONS_LO);
   struct mme_value64 accum = mme_value64(accum_lo, accum_hi);

   accum = mme_add64(b, accum, count);

   STATIC_ASSERT(NVK_MME_SCRATCH_CS_INVOCATIONS_HI + 1 ==
                 NVK_MME_SCRATCH_CS_INVOCATIONS_LO);

   mme_mthd(b, NVC597_SET_MME_SHADOW_SCRATCH(NVK_MME_SCRATCH_CS_INVOCATIONS_HI));
   mme_emit(b, accum.hi);
   mme_emit(b, accum.lo);

   mme_free_reg(b, accum_hi);
   mme_free_reg(b, accum_lo);
   mme_free_reg64(b, accum);
}

void
nvk_mme_add_cs_invocations(struct mme_builder *b)
{
   struct mme_value64 count = mme_load_addr64(b);

   nvk_build_mme_add_cs_invocations(b, count);
}

VKAPI_ATTR void VKAPI_CALL
nvk_CmdDispatchBase(VkCommandBuffer commandBuffer,
                    uint32_t baseGroupX,
                    uint32_t baseGroupY,
                    uint32_t baseGroupZ,
                    uint32_t groupCountX,
                    uint32_t groupCountY,
                    uint32_t groupCountZ)
{
   VK_FROM_HANDLE(nvk_cmd_buffer, cmd, commandBuffer);
   struct nvk_descriptor_state *desc = &cmd->state.cs.descriptors;

   desc->root.cs.base_group[0] = baseGroupX;
   desc->root.cs.base_group[1] = baseGroupY;
   desc->root.cs.base_group[2] = baseGroupZ;
   desc->root.cs.group_count[0] = groupCountX;
   desc->root.cs.group_count[1] = groupCountY;
   desc->root.cs.group_count[2] = groupCountZ;

   uint64_t qmd_addr = nvk_flush_compute_state(cmd, NULL);
   if (unlikely(qmd_addr == 0))
      return;

   const uint32_t local_size = nvk_compute_local_size(cmd);
   const uint64_t cs_invocations =
      (uint64_t)local_size * (uint64_t)groupCountX *
      (uint64_t)groupCountY * (uint64_t)groupCountZ;

   struct nv_push *p = nvk_cmd_buffer_push(cmd, 7);

   P_1INC(p, NV9097, CALL_MME_MACRO(NVK_MME_ADD_CS_INVOCATIONS));
   P_INLINE_DATA(p, cs_invocations >> 32);
   P_INLINE_DATA(p, cs_invocations);

   P_MTHD(p, NVA0C0, SEND_PCAS_A);
   P_NVA0C0_SEND_PCAS_A(p, qmd_addr >> 8);

   if (nvk_cmd_buffer_compute_cls(cmd) <= TURING_COMPUTE_A) {
      P_IMMD(p, NVA0C0, SEND_SIGNALING_PCAS_B, {
            .invalidate = INVALIDATE_TRUE,
            .schedule = SCHEDULE_TRUE
      });
   } else {
      P_IMMD(p, NVC6C0, SEND_SIGNALING_PCAS2_B,
             PCAS_ACTION_INVALIDATE_COPY_SCHEDULE);
   }
}

void
nvk_mme_dispatch_indirect(struct mme_builder *b)
{
   struct mme_value group_count_x, group_count_y, group_count_z;
   if (b->devinfo->cls_eng3d >= TURING_A) {
      struct mme_value64 dispatch_addr = mme_load_addr64(b);
      mme_tu104_read_fifoed(b, dispatch_addr, mme_imm(3));
      group_count_x = mme_load(b);
      group_count_y = mme_load(b);
      group_count_z = mme_load(b);
      mme_free_reg64(b, dispatch_addr);
   } else {
      group_count_x = mme_load(b);
      group_count_y = mme_load(b);
      group_count_z = mme_load(b);
   }

   struct mme_value64 root_desc_addr = mme_load_addr64(b);
   uint32_t root_desc_size_offset =
      offsetof(struct nvk_root_descriptor_table, cs.group_count);
   mme_store_global_vec3(b, root_desc_addr, root_desc_size_offset,
                         group_count_x, group_count_y, group_count_z);
   mme_free_reg64(b, root_desc_addr);

   struct mme_value64 qmd_addr = mme_load_addr64(b);
   if (b->devinfo->cls_compute >= VOLTA_COMPUTE_A) {
      mme_nvc3c0_qmd_set_dispatch_size(b, qmd_addr,
                                       group_count_x, group_count_y, group_count_z);
   } else {
      mme_nva0c0_qmd_set_dispatch_size(b, qmd_addr,
                                       group_count_x, group_count_y, group_count_z);
   }
   mme_free_reg64(b, qmd_addr);

   struct mme_value64 count;
   if (b->devinfo->cls_eng3d >= TURING_A) {
      struct mme_value local_size = mme_load(b);
      struct mme_value64 cs1 = mme_umul_32x32_64(b, group_count_y, group_count_z);
      struct mme_value64 cs2 = mme_umul_32x32_64(b, group_count_x, local_size);
      count = mme_mul64(b, cs1, cs2);
      mme_free_reg64(b, cs1);
      mme_free_reg64(b, cs2);
   } else {
      /* Y and Z are 16b, so this cant't overflow */
      struct mme_value cs1 = mme_fermi_umul_32x32_32(b, group_count_y, group_count_z);
      mme_free_reg(b, group_count_y);
      mme_free_reg(b, group_count_z);
      struct mme_value local_size = mme_load(b);
      struct mme_value64 cs2 = mme_fermi_umul_32x32_64(b, group_count_x, local_size);
      mme_free_reg(b, group_count_x);
      mme_free_reg(b, local_size);
      count = mme_fermi_umul_32x64_64(b, cs1, cs2);
      mme_free_reg(b, cs1);
      mme_free_reg64(b, cs2);
   }
   nvk_build_mme_add_cs_invocations(b, count);
   mme_free_reg64(b, count);
}

VKAPI_ATTR void VKAPI_CALL
nvk_CmdDispatchIndirect(VkCommandBuffer commandBuffer,
                        VkBuffer _buffer,
                        VkDeviceSize offset)
{
   VK_FROM_HANDLE(nvk_cmd_buffer, cmd, commandBuffer);
   VK_FROM_HANDLE(nvk_buffer, buffer, _buffer);
   struct nvk_descriptor_state *desc = &cmd->state.cs.descriptors;

   desc->root.cs.base_group[0] = 0;
   desc->root.cs.base_group[1] = 0;
   desc->root.cs.base_group[2] = 0;

   uint64_t dispatch_addr = nvk_buffer_address(buffer, offset);

   uint64_t root_desc_addr;
   uint64_t qmd_addr = nvk_flush_compute_state(cmd, &root_desc_addr);
   if (unlikely(qmd_addr == 0))
      return;

   struct nv_push *p;
   if (nvk_cmd_buffer_device(cmd)->pdev->info.cls_eng3d >= TURING_A) {
      p = nvk_cmd_buffer_push(cmd, 14);
      P_IMMD(p, NVC597, SET_MME_DATA_FIFO_CONFIG, FIFO_SIZE_SIZE_4KB);
      P_1INC(p, NV9097, CALL_MME_MACRO(NVK_MME_DISPATCH_INDIRECT));
      P_INLINE_DATA(p, dispatch_addr >> 32);
      P_INLINE_DATA(p, dispatch_addr);
      P_INLINE_DATA(p, root_desc_addr >> 32);
      P_INLINE_DATA(p, root_desc_addr);
      P_INLINE_DATA(p, qmd_addr >> 32);
      P_INLINE_DATA(p, qmd_addr);
      P_INLINE_DATA(p, nvk_compute_local_size(cmd));
   } else {
      p = nvk_cmd_buffer_push(cmd, 5);
      /* Stall the command streamer */
      __push_immd(p, SUBC_NV9097, NV906F_SET_REFERENCE, 0);

      P_1INC(p, NV9097, CALL_MME_MACRO(NVK_MME_DISPATCH_INDIRECT));
      nv_push_update_count(p, sizeof(VkDispatchIndirectCommand) / 4);
      nvk_cmd_buffer_push_indirect(cmd, dispatch_addr, sizeof(VkDispatchIndirectCommand));
      p = nvk_cmd_buffer_push(cmd, 9);
      P_INLINE_DATA(p, root_desc_addr >> 32);
      P_INLINE_DATA(p, root_desc_addr);
      P_INLINE_DATA(p, qmd_addr >> 32);
      P_INLINE_DATA(p, qmd_addr);
      P_INLINE_DATA(p, nvk_compute_local_size(cmd));
   }

   P_MTHD(p, NVA0C0, SEND_PCAS_A);
   P_NVA0C0_SEND_PCAS_A(p, qmd_addr >> 8);
   if (nvk_cmd_buffer_compute_cls(cmd) <= TURING_COMPUTE_A) {
      P_IMMD(p, NVA0C0, SEND_SIGNALING_PCAS_B, {
            .invalidate = INVALIDATE_TRUE,
            .schedule = SCHEDULE_TRUE
      });
   } else {
      P_IMMD(p, NVC6C0, SEND_SIGNALING_PCAS2_B,
             PCAS_ACTION_INVALIDATE_COPY_SCHEDULE);
   }
}
