<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>Er. Pradeep Kumar Mohanty | PhD Research Scholar</title>
<meta name="viewport" content="width=device-width, initial-scale=1">

<style>
html { scroll-behavior: smooth; }

body {
  margin: 0;
  font-family: "Segoe UI", Arial, sans-serif;
  background: #f3f3f3;
  color: #222;
}

/* STICKY NAV */
nav {
  position: sticky;
  top: 0;
  z-index: 1000;
  background: #1f1f3d;
  padding: 14px 0;
  text-align: center;
}

nav a {
  color: white;
  text-decoration: none;
  margin: 0 16px;
  font-size: 0.95em;
}

nav a:hover {
  border-bottom: 2px solid #ffd27d;
  padding-bottom: 4px;
}

/* HERO */
.hero {
  background: linear-gradient(rgba(0,0,0,.65), rgba(0,0,0,.65)),
              url("hero.jpg") center/cover;
  color: white;
  padding: 120px 20px;
  text-align: center;
}

.hero h1 {
  font-size: 3em;
  margin-bottom: 12px;
  font-weight: 500;
}

.hero p {
  color: #ffcc80;
  font-size: 1.1em;
}

/* MAIN */
main {
  max-width: 1200px;
  margin: auto;
  background: white;
}

/* SECTIONS */
section {
  padding: 70px 60px;
}

section h2 {
  color: #1f1f3d;
  font-size: 1.8em;
  border-bottom: 3px solid #e6dccb;
  display: inline-block;
  padding-bottom: 6px;
  margin-bottom: 25px;
}

/* ABOUT */
.about {
  display: flex;
  gap: 50px;
  align-items: center;
}

.about img {
  width: 260px;
  box-shadow: 0 8px 20px rgba(0,0,0,.2);
}

.about p {
  line-height: 1.8;
}

/* LISTS */
ul {
  padding-left: 22px;
}

li {
  margin-bottom: 10px;
}

/* FOOTER */
footer {
  background: #1f1f3d;
  color: white;
  text-align: center;
  padding: 25px;
  font-size: 0.9em;
}

/* RESPONSIVE */
@media(max-width: 900px) {
  section { padding: 50px 25px; }
  .about {
    flex-direction: column;
    text-align: center;
  }
}
</style>
</head>

<body>

<!-- NAV -->
<nav>
  <a href="#home">Home</a>
  <a href="#about">About</a>
  <a href="#education">Education</a>
  <a href="#experience">Experience</a>
  <a href="#research">Research</a>
  <a href="#projects">Projects</a>
  <a href="#publications">Publications</a>
  <a href="#contact">Contact</a>
</nav>

<!-- HERO -->
<section class="hero" id="home">
  <h1>Er. Pradeep Kumar Mohanty</h1>
  <p>
    Ph.D. Research Scholar | VLSI Design & Cryptographic Hardware<br>
    Industrial IoT Security (TPM) | C2S Program
  </p>
</section>

<main>

<!-- ABOUT -->
<section id="about">
  <h2>About Me</h2>
  <div class="about">
    <img src="photo.jpg" alt="Pradeep Kumar Mohanty">
    <p>
      I am a Ph.D. Research Scholar at the National Institute of Technology,
      Rourkela under the Chips-to-Startup (C2S) program. My research focuses on
      the design and development of Trusted Platform Modules (TPM) for securing
      Industrial IoT Gateways. My interests include cryptographic hardware,
      secure ASIC design, and FPGA implementations.
      <br><br>
      <strong>Email:</strong> er.pkmohanty2022@gmail.com<br>
      <strong>Location:</strong> Rourkela, Odisha, India
    </p>
  </div>
</section>

<!-- EDUCATION -->
<section id="education">
  <h2>Education</h2>
  <ul>
    <li><strong>Ph.D. (Pursuing)</strong>, NIT Rourkela ‚Äì Secure TPM for Industrial IoT</li>
    <li><strong>B.Tech</strong>, Electronics & Telecommunication, PMEC Berhampur (CGPA: 8.61)</li>
    <li>Intermediate in Science ‚Äì Aska Science College</li>
  </ul>
</section>

<!-- EXPERIENCE -->
<section id="experience">
  <h2>Experience</h2>
  <ul>
    <li>
      <strong>Ph.D. Research Scholar</strong> (2025‚ÄìPresent)<br>
      NIT Rourkela ‚Äì Working on cryptographic hardware and TPM design
    </li>
    <li>
      <strong>Project Assistant</strong> (2023‚Äì2024)<br>
      PMEC Berhampur ‚Äì ASIC design using Cadence & Synopsys tools
    </li>
  </ul>
</section>

<!-- RESEARCH -->
<section id="research">
  <h2>Research Interests</h2>
  <ul>
    <li>Hardware Security & Cryptographic Accelerators</li>
    <li>ASIC and FPGA Design</li>
    <li>Lightweight Cryptography (ASCON)</li>
    <li>Industrial IoT Security & TPM</li>
    <li>Low-Power VLSI Design</li>
  </ul>
</section>

<!-- PROJECTS -->
<section id="projects">
  <h2>Projects</h2>
  <ul>
    <li>ASIC Implementation of FIFO-enabled ASCON Module (SCL 180nm)</li>
    <li>Energy-Efficient Approximate Multiplier ASIC (Fabricated)</li>
    <li>Face Detection using PYNQ-Z2 FPGA</li>
    <li>ASIC Implementation of Up-Counter (RTL to GDS-II)</li>
  </ul>
</section>

<!-- PUBLICATIONS -->
<section id="publications">
  <h2>Publications</h2>
  <ul>
    <li>High-Efficiency FPGA Implementations of ASCON-128/128A ‚Äì IEEE iSES (Accepted)</li>
    <li>ASIC Implementation of KDF-based ASCON AEAD ‚Äì VLSID 2026 (Under Review)</li>
    <li>Energy-Efficient Approximate Multiplier ‚Äì MNDCS Conference</li>
  </ul>
</section>

<!-- CONTACT -->
<section id="contact">
  <h2>Contact</h2>
  <p>
    üìß Email: er.pkmohanty2022@gmail.com<br>
    üìç Rourkela, Odisha, India<br>
    üîó GitHub: https://github.com/Erpradeep2022
  </p>
</section>

</main>

<footer>
  ¬© 2026 Er. Pradeep Kumar Mohanty | Academic Personal Website
</footer>

</body>
</html>
