{
  "design": {
    "design_info": {
      "boundary_crc": "0x322C1479F3D6B6EB",
      "design_src": "SBD",
      "device": "xcvu9p-flgb2104-2-i",
      "name": "bd_3329",
      "scoped": "true",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "reset": {
        "psr_aclk_SLR0": "",
        "psr_aclk_SLR1": "",
        "psr_aclk_SLR2": ""
      },
      "interconnect": {
        "interconnect_s00_axi": "",
        "interconnect_ddr4_mem00": "",
        "interconnect_ddr4_mem01": "",
        "interconnect_ddr4_mem02": "",
        "interconnect_ddr4_mem03": "",
        "interconnect_plram_mem00": "",
        "interconnect_plram_mem01": "",
        "interconnect_plram_mem02": "",
        "vip_s00_axi": ""
      },
      "memory": {
        "aws": "",
        "calib_concat": "",
        "calib_reduce": "",
        "plram_mem00": "",
        "plram_mem00_bram": "",
        "plram_mem01": "",
        "plram_mem01_bram": "",
        "plram_mem02": "",
        "plram_mem02_bram": "",
        "vip_DDR4_MEM00": "",
        "vip_DDR4_MEM01": "",
        "vip_DDR4_MEM02": "",
        "vip_DDR4_MEM03": "",
        "vip_PLRAM_MEM00": "",
        "vip_PLRAM_MEM01": "",
        "vip_PLRAM_MEM02": ""
      }
    },
    "interface_ports": {
      "S00_AXI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "512",
            "value_src": "ip"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "ip"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "default_prop"
          },
          "ID_WIDTH": {
            "value": "6",
            "value_src": "default_prop"
          },
          "ADDR_WIDTH": {
            "value": "37"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "cd_data_h2c_00",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "4",
            "value_src": "default_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "4",
            "value_src": "default_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "0"
          }
        }
      },
      "s_sh": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aws_f1_sh1_rtl:1.0"
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S00_AXI"
          },
          "ASSOCIATED_CLKEN": {
            "value": "m_sc_aclken",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "cd_data_h2c_00",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "ddr4_mem_calib_complete": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "reset": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "psr_aclk_SLR0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_3329_psr_aclk_SLR0_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "psr_aclk_SLR1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_3329_psr_aclk_SLR1_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "psr_aclk_SLR2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_3329_psr_aclk_SLR2_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "psr_aclk_SLR1/slowest_sync_clk",
              "psr_aclk_SLR2/slowest_sync_clk",
              "psr_aclk_SLR0/slowest_sync_clk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "psr_aclk_SLR1/ext_reset_in",
              "psr_aclk_SLR2/ext_reset_in",
              "psr_aclk_SLR0/ext_reset_in"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR0/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "psr_aclk_SLR1_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR1/interconnect_aresetn",
              "interconnect_aresetn1"
            ]
          },
          "psr_aclk_SLR2_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR2/interconnect_aresetn",
              "interconnect_aresetn2"
            ]
          }
        }
      },
      "interconnect": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI3": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI4": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI5": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI6": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn2": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "interconnect_s00_axi": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_3329_interconnect_s00_axi_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512}} timing {M00_Buffer {AR_SLR_PIPE 2 AW_SLR_PIPE 2 R_SLR_PIPE 2 W_SLR_PIPE 2 B_SLR_PIPE 2} M01_Buffer {AR_SLR_PIPE 3 AW_SLR_PIPE 3 R_SLR_PIPE 3 W_SLR_PIPE 3 B_SLR_PIPE 3} M02_Buffer {AR_SLR_PIPE 2 AW_SLR_PIPE 2 R_SLR_PIPE 2 W_SLR_PIPE 2 B_SLR_PIPE 2} M04_Buffer {AR_SLR_PIPE 3 AW_SLR_PIPE 3 R_SLR_PIPE 3 W_SLR_PIPE 3 B_SLR_PIPE 3} M05_Buffer {AR_SLR_PIPE 2 AW_SLR_PIPE 2 R_SLR_PIPE 2 W_SLR_PIPE 2 B_SLR_PIPE 2}}}"
              },
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_ddr4_mem00": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_3329_interconnect_ddr4_mem00_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {timing {M00_Buffer {R_SLR_PIPE 1 R_M_SEND_PIPE 1} M00_Exit {REGSLICE 0}}}"
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_ddr4_mem01": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_3329_interconnect_ddr4_mem01_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {timing {M00_Buffer {R_SLR_PIPE 1 R_M_SEND_PIPE 1} M00_Exit {REGSLICE 0}}}"
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_ddr4_mem02": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_3329_interconnect_ddr4_mem02_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {timing {M00_Buffer {R_SLR_PIPE 1 R_M_SEND_PIPE 1} M00_Exit {REGSLICE 0}}}"
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_ddr4_mem03": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_3329_interconnect_ddr4_mem03_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {timing {M00_Buffer {R_SLR_PIPE 1 R_M_SEND_PIPE 1} M00_Exit {REGSLICE 0}}}"
              },
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_plram_mem00": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_3329_interconnect_plram_mem00_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {timing {M00_Buffer {R_SLR_PIPE 1 R_M_SEND_PIPE 1} M00_Exit {REGSLICE 0}}}"
              },
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_plram_mem01": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_3329_interconnect_plram_mem01_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {timing {M00_Buffer {R_SLR_PIPE 1 R_M_SEND_PIPE 1} M00_Exit {REGSLICE 0}}}"
              },
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_plram_mem02": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_3329_interconnect_plram_mem02_0",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {timing {M00_Buffer {R_SLR_PIPE 1 R_M_SEND_PIPE 1} M00_Exit {REGSLICE 0}}}"
              },
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "bridges": [
                  "M00_AXI"
                ],
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                }
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "16"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "16"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "vip_s00_axi": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_3329_vip_S00_AXI_0"
          }
        },
        "interface_nets": {
          "vip_S00_AXI_M_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/S00_AXI",
              "vip_s00_axi/M_AXI"
            ]
          },
          "interconnect_plram_mem00_M00_AXI": {
            "interface_ports": [
              "M00_AXI4",
              "interconnect_plram_mem00/M00_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "vip_s00_axi/S_AXI"
            ]
          },
          "interconnect_plram_mem02_M00_AXI": {
            "interface_ports": [
              "M00_AXI6",
              "interconnect_plram_mem02/M00_AXI"
            ]
          },
          "interconnect_ddr4_mem01_M00_AXI": {
            "interface_ports": [
              "M00_AXI1",
              "interconnect_ddr4_mem01/M00_AXI"
            ]
          },
          "interconnect_ddr4_mem02_M00_AXI": {
            "interface_ports": [
              "M00_AXI2",
              "interconnect_ddr4_mem02/M00_AXI"
            ]
          },
          "interconnect_ddr4_mem03_M00_AXI": {
            "interface_ports": [
              "M00_AXI3",
              "interconnect_ddr4_mem03/M00_AXI"
            ]
          },
          "interconnect_ddr4_mem00_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "interconnect_ddr4_mem00/M00_AXI"
            ]
          },
          "interconnect_plram_mem01_M00_AXI": {
            "interface_ports": [
              "M00_AXI5",
              "interconnect_plram_mem01/M00_AXI"
            ]
          },
          "interconnect_s00_axi_M05_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M05_AXI",
              "interconnect_plram_mem01/S00_AXI"
            ]
          },
          "interconnect_s00_axi_M06_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M06_AXI",
              "interconnect_plram_mem02/S00_AXI"
            ]
          },
          "interconnect_s00_axi_M02_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M02_AXI",
              "interconnect_ddr4_mem02/S00_AXI"
            ]
          },
          "interconnect_s00_axi_M03_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M03_AXI",
              "interconnect_ddr4_mem03/S00_AXI"
            ]
          },
          "interconnect_s00_axi_M04_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M04_AXI",
              "interconnect_plram_mem00/S00_AXI"
            ]
          },
          "interconnect_s00_axi_M00_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M00_AXI",
              "interconnect_ddr4_mem00/S00_AXI"
            ]
          },
          "interconnect_s00_axi_M01_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M01_AXI",
              "interconnect_ddr4_mem01/S00_AXI"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "interconnect_ddr4_mem00/aclk1",
              "interconnect_ddr4_mem01/aclk1",
              "interconnect_ddr4_mem02/aclk1",
              "interconnect_ddr4_mem03/aclk1",
              "interconnect_plram_mem00/aclk",
              "interconnect_plram_mem01/aclk",
              "interconnect_plram_mem02/aclk",
              "vip_s00_axi/aclk",
              "interconnect_s00_axi/aclk"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "interconnect_ddr4_mem03/aresetn",
              "interconnect_plram_mem02/aresetn",
              "vip_s00_axi/aresetn",
              "interconnect_s00_axi/aresetn"
            ]
          },
          "aws_clk_main_a0_out": {
            "ports": [
              "aclk1",
              "interconnect_ddr4_mem01/aclk",
              "interconnect_ddr4_mem02/aclk",
              "interconnect_ddr4_mem03/aclk",
              "interconnect_ddr4_mem00/aclk"
            ]
          },
          "psr_aclk_SLR1_interconnect_aresetn": {
            "ports": [
              "aresetn1",
              "interconnect_ddr4_mem02/aresetn",
              "interconnect_plram_mem01/aresetn",
              "interconnect_ddr4_mem00/aresetn"
            ]
          },
          "psr_aclk_SLR2_interconnect_aresetn": {
            "ports": [
              "aresetn2",
              "interconnect_plram_mem00/aresetn",
              "interconnect_ddr4_mem01/aresetn"
            ]
          }
        }
      },
      "memory": {
        "interface_ports": {
          "s_sh": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aws_f1_sh1_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI6": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "O"
          },
          "ddr4_mem_calib_complete": {
            "direction": "O"
          },
          "aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn2": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "aws": {
            "vlnv": "xilinx.com:ip:aws:1.0",
            "xci_name": "bd_3329_aws_0",
            "parameters": {
              "DDR_A_PRESENT": {
                "value": "1"
              },
              "DDR_B_PRESENT": {
                "value": "1"
              },
              "DDR_C_PRESENT": {
                "value": "1"
              },
              "DDR_D_PRESENT": {
                "value": "1"
              },
              "MODE": {
                "value": "1"
              }
            }
          },
          "calib_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "bd_3329_calib_concat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "calib_reduce": {
            "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
            "xci_name": "bd_3329_calib_reduce_0",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "4"
              }
            }
          },
          "plram_mem00": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_3329_plram_mem00_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "plram_mem00_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_3329_plram_mem00_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "plram_mem01": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_3329_plram_mem01_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "plram_mem01_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_3329_plram_mem01_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "plram_mem02": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_3329_plram_mem02_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "plram_mem02_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_3329_plram_mem02_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "vip_DDR4_MEM00": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_3329_vip_DDR4_MEM00_0"
          },
          "vip_DDR4_MEM01": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_3329_vip_DDR4_MEM01_0"
          },
          "vip_DDR4_MEM02": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_3329_vip_DDR4_MEM02_0"
          },
          "vip_DDR4_MEM03": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_3329_vip_DDR4_MEM03_0"
          },
          "vip_PLRAM_MEM00": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_3329_vip_PLRAM_MEM00_0"
          },
          "vip_PLRAM_MEM01": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_3329_vip_PLRAM_MEM01_0"
          },
          "vip_PLRAM_MEM02": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "bd_3329_vip_PLRAM_MEM02_0"
          }
        },
        "interface_nets": {
          "vip_DDR4_MEM00_M_AXI": {
            "interface_ports": [
              "aws/S_AXI_DDRC",
              "vip_DDR4_MEM00/M_AXI"
            ]
          },
          "vip_PLRAM_MEM00_M_AXI": {
            "interface_ports": [
              "plram_mem00/S_AXI",
              "vip_PLRAM_MEM00/M_AXI"
            ]
          },
          "vip_DDR4_MEM03_M_AXI": {
            "interface_ports": [
              "aws/S_AXI_DDRD",
              "vip_DDR4_MEM03/M_AXI"
            ]
          },
          "vip_DDR4_MEM02_M_AXI": {
            "interface_ports": [
              "aws/S_AXI_DDRB",
              "vip_DDR4_MEM02/M_AXI"
            ]
          },
          "vip_DDR4_MEM01_M_AXI": {
            "interface_ports": [
              "aws/S_AXI_DDRA",
              "vip_DDR4_MEM01/M_AXI"
            ]
          },
          "vip_PLRAM_MEM02_M_AXI": {
            "interface_ports": [
              "plram_mem02/S_AXI",
              "vip_PLRAM_MEM02/M_AXI"
            ]
          },
          "interconnect_plram_mem02_M00_AXI": {
            "interface_ports": [
              "S_AXI6",
              "vip_PLRAM_MEM02/S_AXI"
            ]
          },
          "interconnect_ddr4_mem03_M00_AXI": {
            "interface_ports": [
              "S_AXI3",
              "vip_DDR4_MEM03/S_AXI"
            ]
          },
          "interconnect_plram_mem01_M00_AXI": {
            "interface_ports": [
              "S_AXI5",
              "vip_PLRAM_MEM01/S_AXI"
            ]
          },
          "interconnect_ddr4_mem01_M00_AXI": {
            "interface_ports": [
              "S_AXI1",
              "vip_DDR4_MEM01/S_AXI"
            ]
          },
          "interconnect_ddr4_mem02_M00_AXI": {
            "interface_ports": [
              "S_AXI2",
              "vip_DDR4_MEM02/S_AXI"
            ]
          },
          "s_sh_1": {
            "interface_ports": [
              "s_sh",
              "aws/S_SH"
            ]
          },
          "interconnect_ddr4_mem00_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "vip_DDR4_MEM00/S_AXI"
            ]
          },
          "interconnect_plram_mem00_M00_AXI": {
            "interface_ports": [
              "S_AXI4",
              "vip_PLRAM_MEM00/S_AXI"
            ]
          },
          "vip_PLRAM_MEM01_M_AXI": {
            "interface_ports": [
              "plram_mem01/S_AXI",
              "vip_PLRAM_MEM01/M_AXI"
            ]
          },
          "plram_mem02_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem02_bram/BRAM_PORTB",
              "plram_mem02/BRAM_PORTB"
            ]
          },
          "plram_mem02_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem02_bram/BRAM_PORTA",
              "plram_mem02/BRAM_PORTA"
            ]
          },
          "plram_mem01_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem01_bram/BRAM_PORTB",
              "plram_mem01/BRAM_PORTB"
            ]
          },
          "plram_mem01_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem01_bram/BRAM_PORTA",
              "plram_mem01/BRAM_PORTA"
            ]
          },
          "plram_mem00_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem00_bram/BRAM_PORTB",
              "plram_mem00/BRAM_PORTB"
            ]
          },
          "plram_mem00_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem00_bram/BRAM_PORTA",
              "plram_mem00/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "aws_rst_main_n_out": {
            "ports": [
              "aws/rst_main_n_out",
              "vip_DDR4_MEM00/aresetn",
              "vip_DDR4_MEM01/aresetn",
              "vip_DDR4_MEM02/aresetn",
              "vip_DDR4_MEM03/aresetn"
            ]
          },
          "aws_ddra_is_ready": {
            "ports": [
              "aws/ddra_is_ready",
              "calib_concat/In0"
            ]
          },
          "aws_ddrb_is_ready": {
            "ports": [
              "aws/ddrb_is_ready",
              "calib_concat/In1"
            ]
          },
          "aws_ddrc_is_ready": {
            "ports": [
              "aws/ddrc_is_ready",
              "calib_concat/In2"
            ]
          },
          "aws_ddrd_is_ready": {
            "ports": [
              "aws/ddrd_is_ready",
              "calib_concat/In3"
            ]
          },
          "calib_concat_dout": {
            "ports": [
              "calib_concat/dout",
              "calib_reduce/Op1"
            ]
          },
          "aws_clk_main_a0_out": {
            "ports": [
              "aws/clk_main_a0_out",
              "aclk",
              "vip_DDR4_MEM00/aclk",
              "vip_DDR4_MEM01/aclk",
              "vip_DDR4_MEM02/aclk",
              "vip_DDR4_MEM03/aclk"
            ]
          },
          "calib_reduce_Res": {
            "ports": [
              "calib_reduce/Res",
              "ddr4_mem_calib_complete"
            ]
          },
          "aclk_1": {
            "ports": [
              "aclk1",
              "plram_mem01/s_axi_aclk",
              "plram_mem02/s_axi_aclk",
              "vip_PLRAM_MEM00/aclk",
              "vip_PLRAM_MEM01/aclk",
              "vip_PLRAM_MEM02/aclk",
              "plram_mem00/s_axi_aclk"
            ]
          },
          "psr_aclk_SLR2_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "vip_PLRAM_MEM00/aresetn",
              "plram_mem00/s_axi_aresetn"
            ]
          },
          "psr_aclk_SLR1_interconnect_aresetn": {
            "ports": [
              "aresetn1",
              "vip_PLRAM_MEM01/aresetn",
              "plram_mem01/s_axi_aresetn"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "aresetn2",
              "vip_PLRAM_MEM02/aresetn",
              "plram_mem02/s_axi_aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "interconnect_ddr4_mem00_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI",
          "memory/S_AXI"
        ]
      },
      "interconnect_plram_mem00_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI4",
          "memory/S_AXI4"
        ]
      },
      "interconnect_ddr4_mem03_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI3",
          "memory/S_AXI3"
        ]
      },
      "interconnect_ddr4_mem02_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI2",
          "memory/S_AXI2"
        ]
      },
      "interconnect_ddr4_mem01_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI1",
          "memory/S_AXI1"
        ]
      },
      "interconnect_plram_mem02_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI6",
          "memory/S_AXI6"
        ]
      },
      "interconnect_plram_mem01_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI5",
          "memory/S_AXI5"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "S00_AXI",
          "interconnect/S00_AXI"
        ]
      },
      "s_sh_1": {
        "interface_ports": [
          "s_sh",
          "memory/s_sh"
        ]
      }
    },
    "nets": {
      "aresetn_1": {
        "ports": [
          "aresetn",
          "reset/aresetn"
        ]
      },
      "aclk_1": {
        "ports": [
          "aclk",
          "reset/aclk",
          "interconnect/aclk",
          "memory/aclk1"
        ]
      },
      "calib_reduce_Res": {
        "ports": [
          "memory/ddr4_mem_calib_complete",
          "ddr4_mem_calib_complete"
        ]
      },
      "psr_aclk_SLR2_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn2",
          "interconnect/aresetn2",
          "memory/aresetn"
        ]
      },
      "psr_aclk_SLR1_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn1",
          "interconnect/aresetn1",
          "memory/aresetn1"
        ]
      },
      "psr_aclk_SLR0_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn",
          "interconnect/aresetn",
          "memory/aresetn2"
        ]
      },
      "aws_clk_main_a0_out": {
        "ports": [
          "memory/aclk",
          "interconnect/aclk1"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI": {
            "range": "128G",
            "width": "32",
            "segments": {
              "SEG_aws_Mem_DDRA": {
                "address_block": "/memory/aws/S_AXI_DDRA/Mem_DDRA",
                "offset": "0x0000000000",
                "range": "16G"
              },
              "SEG_aws_Mem_DDRB": {
                "address_block": "/memory/aws/S_AXI_DDRB/Mem_DDRB",
                "offset": "0x0400000000",
                "range": "16G"
              },
              "SEG_aws_Mem_DDRC": {
                "address_block": "/memory/aws/S_AXI_DDRC/Mem_DDRC",
                "offset": "0x0800000000",
                "range": "16G"
              },
              "SEG_aws_Mem_DDRD": {
                "address_block": "/memory/aws/S_AXI_DDRD/Mem_DDRD",
                "offset": "0x0C00000000",
                "range": "16G"
              },
              "SEG_plram_mem00_Mem0": {
                "address_block": "/memory/plram_mem00/S_AXI/Mem0",
                "offset": "0x1000000000",
                "range": "128K"
              },
              "SEG_plram_mem01_Mem0": {
                "address_block": "/memory/plram_mem01/S_AXI/Mem0",
                "offset": "0x1000200000",
                "range": "128K"
              },
              "SEG_plram_mem02_Mem0": {
                "address_block": "/memory/plram_mem02/S_AXI/Mem0",
                "offset": "0x1000400000",
                "range": "128K"
              }
            }
          }
        }
      }
    }
  }
}