[IMPORTS]
import1=from Host.autogen.interface import RATIO_MEM_ADDR_WIDTH

[PORTS]
clk=1
reset=1
dsp_addr=EMIF_ADDR_WIDTH
dsp_data_out=EMIF_DATA_WIDTH
dsp_data_in=EMIF_DATA_WIDTH
dsp_wr=1
strobe_in=1
wlm_ratio_we_out=1
wlm_ratio_addr_out=RATIO_MEM_ADDR_WIDTH
map_base=$

[REGISTERS]
cs=FPGA_REG_WIDTH,rw
ratio_address=FPGA_REG_WIDTH,r
divisor=FPGA_REG_WIDTH,rw

[cs]
run=1
cont=1
acquire=1
done=1
