Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Mar 31 14:23:17 2021
| Host         : T480 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.516        0.000                      0                  169        0.168        0.000                      0                  169        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.516        0.000                      0                  169        0.168        0.000                      0                  169        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 2.487ns (45.358%)  route 2.996ns (54.642%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.807     5.328    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=41, routed)          1.868     7.675    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.295     7.970 r  uart_tx_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.970    uart_tx_inst/i__carry__0_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.502 r  uart_tx_inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.502    uart_tx_inst/_inferred__0/i__carry__0_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.616 r  uart_tx_inst/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.616    uart_tx_inst/_inferred__0/i__carry__1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.838 r  uart_tx_inst/_inferred__0/i__carry__2/O[0]
                         net (fo=2, routed)           1.128     9.965    uart_tx_inst/data[16]
    SLICE_X1Y113         LUT3 (Prop_lut3_I0_O)        0.299    10.264 r  uart_tx_inst/prescale_reg[16]_i_6/O
                         net (fo=1, routed)           0.000    10.264    uart_tx_inst/prescale_reg[16]_i_6_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.811 r  uart_tx_inst/prescale_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.811    uart_tx_inst/prescale_reg_reg[16]_i_1_n_5
    SLICE_X1Y113         FDRE                                         r  uart_tx_inst/prescale_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.678    15.019    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  uart_tx_inst/prescale_reg_reg[18]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.062    15.327    uart_tx_inst/prescale_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 2.692ns (49.688%)  route 2.726ns (50.312%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.807     5.328    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=41, routed)          1.868     7.675    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.295     7.970 r  uart_tx_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.970    uart_tx_inst/i__carry__0_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.502 r  uart_tx_inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.502    uart_tx_inst/_inferred__0/i__carry__0_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.724 r  uart_tx_inst/_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.858     9.581    uart_tx_inst/data[12]
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.299     9.880 r  uart_tx_inst/prescale_reg[12]_i_9/O
                         net (fo=1, routed)           0.000     9.880    uart_tx_inst/prescale_reg[12]_i_9_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.412 r  uart_tx_inst/prescale_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    uart_tx_inst/prescale_reg_reg[12]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.746 r  uart_tx_inst/prescale_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.746    uart_tx_inst/prescale_reg_reg[16]_i_1_n_6
    SLICE_X1Y113         FDRE                                         r  uart_tx_inst/prescale_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.678    15.019    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  uart_tx_inst/prescale_reg_reg[17]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.062    15.327    uart_tx_inst/prescale_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.692ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.581ns (48.635%)  route 2.726ns (51.365%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.807     5.328    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=41, routed)          1.868     7.675    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.295     7.970 r  uart_tx_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.970    uart_tx_inst/i__carry__0_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.502 r  uart_tx_inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.502    uart_tx_inst/_inferred__0/i__carry__0_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.724 r  uart_tx_inst/_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.858     9.581    uart_tx_inst/data[12]
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.299     9.880 r  uart_tx_inst/prescale_reg[12]_i_9/O
                         net (fo=1, routed)           0.000     9.880    uart_tx_inst/prescale_reg[12]_i_9_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.412 r  uart_tx_inst/prescale_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.412    uart_tx_inst/prescale_reg_reg[12]_i_1_n_0
    SLICE_X1Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.635 r  uart_tx_inst/prescale_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.635    uart_tx_inst/prescale_reg_reg[16]_i_1_n_7
    SLICE_X1Y113         FDRE                                         r  uart_tx_inst/prescale_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.678    15.019    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  uart_tx_inst/prescale_reg_reg[16]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.062    15.327    uart_tx_inst/prescale_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.432ns (47.151%)  route 2.726ns (52.849%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.807     5.328    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=41, routed)          1.868     7.675    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.295     7.970 r  uart_tx_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.970    uart_tx_inst/i__carry__0_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.502 r  uart_tx_inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.502    uart_tx_inst/_inferred__0/i__carry__0_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.724 r  uart_tx_inst/_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.858     9.581    uart_tx_inst/data[12]
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.299     9.880 r  uart_tx_inst/prescale_reg[12]_i_9/O
                         net (fo=1, routed)           0.000     9.880    uart_tx_inst/prescale_reg[12]_i_9_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.486 r  uart_tx_inst/prescale_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.486    uart_tx_inst/prescale_reg_reg[12]_i_1_n_4
    SLICE_X1Y112         FDRE                                         r  uart_tx_inst/prescale_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.679    15.020    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  uart_tx_inst/prescale_reg_reg[15]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)        0.062    15.328    uart_tx_inst/prescale_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.486    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 2.373ns (46.540%)  route 2.726ns (53.460%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.807     5.328    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=41, routed)          1.868     7.675    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.295     7.970 r  uart_tx_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.970    uart_tx_inst/i__carry__0_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.502 r  uart_tx_inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.502    uart_tx_inst/_inferred__0/i__carry__0_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.724 r  uart_tx_inst/_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.858     9.581    uart_tx_inst/data[12]
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.299     9.880 r  uart_tx_inst/prescale_reg[12]_i_9/O
                         net (fo=1, routed)           0.000     9.880    uart_tx_inst/prescale_reg[12]_i_9_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.427 r  uart_tx_inst/prescale_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.427    uart_tx_inst/prescale_reg_reg[12]_i_1_n_5
    SLICE_X1Y112         FDRE                                         r  uart_tx_inst/prescale_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.679    15.020    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  uart_tx_inst/prescale_reg_reg[14]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)        0.062    15.328    uart_tx_inst/prescale_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 2.250ns (45.218%)  route 2.726ns (54.782%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.807     5.328    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=41, routed)          1.868     7.675    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.295     7.970 r  uart_tx_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.970    uart_tx_inst/i__carry__0_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.502 r  uart_tx_inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.502    uart_tx_inst/_inferred__0/i__carry__0_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.724 r  uart_tx_inst/_inferred__0/i__carry__1/O[0]
                         net (fo=2, routed)           0.858     9.581    uart_tx_inst/data[12]
    SLICE_X1Y112         LUT3 (Prop_lut3_I0_O)        0.299     9.880 r  uart_tx_inst/prescale_reg[12]_i_9/O
                         net (fo=1, routed)           0.000     9.880    uart_tx_inst/prescale_reg[12]_i_9_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.304 r  uart_tx_inst/prescale_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.304    uart_tx_inst/prescale_reg_reg[12]_i_1_n_6
    SLICE_X1Y112         FDRE                                         r  uart_tx_inst/prescale_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.679    15.020    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  uart_tx_inst/prescale_reg_reg[13]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)        0.062    15.328    uart_tx_inst/prescale_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 2.309ns (48.052%)  route 2.496ns (51.948%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.807     5.328    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=41, routed)          1.868     7.675    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.295     7.970 r  uart_tx_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.970    uart_tx_inst/i__carry__0_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.576 r  uart_tx_inst/_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.628     9.203    uart_tx_inst/data[11]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.306     9.509 r  uart_tx_inst/prescale_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     9.509    uart_tx_inst/prescale_reg[8]_i_6_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.910 r  uart_tx_inst/prescale_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.910    uart_tx_inst/prescale_reg_reg[8]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.133 r  uart_tx_inst/prescale_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.133    uart_tx_inst/prescale_reg_reg[12]_i_1_n_7
    SLICE_X1Y112         FDRE                                         r  uart_tx_inst/prescale_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.679    15.020    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  uart_tx_inst/prescale_reg_reg[12]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y112         FDRE (Setup_fdre_C_D)        0.062    15.328    uart_tx_inst/prescale_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.133    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 uart_rx_inst/prescale_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/prescale_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.030ns (43.387%)  route 2.649ns (56.612%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.805     5.326    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  uart_rx_inst/prescale_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  uart_rx_inst/prescale_reg_reg[4]/Q
                         net (fo=3, routed)           0.698     6.480    uart_rx_inst/prescale_reg_reg[4]
    SLICE_X5Y111         LUT4 (Prop_lut4_I1_O)        0.124     6.604 r  uart_rx_inst/m_axis_tdata_reg[7]_i_3/O
                         net (fo=2, routed)           0.819     7.424    uart_rx_inst/m_axis_tdata_reg[7]_i_3_n_0
    SLICE_X5Y113         LUT5 (Prop_lut5_I3_O)        0.124     7.548 r  uart_rx_inst/bit_cnt[3]_i_2/O
                         net (fo=46, routed)          0.557     8.105    uart_rx_inst/bit_cnt[3]_i_2_n_0
    SLICE_X5Y110         LUT6 (Prop_lut6_I1_O)        0.124     8.229 r  uart_rx_inst/prescale_reg[0]_i_7/O
                         net (fo=1, routed)           0.574     8.803    uart_rx_inst/prescale_reg[0]_i_7_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.329 r  uart_rx_inst/prescale_reg_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.329    uart_rx_inst/prescale_reg_reg[0]_i_3_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  uart_rx_inst/prescale_reg_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.443    uart_rx_inst/prescale_reg_reg[4]_i_1__0_n_0
    SLICE_X4Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.557 r  uart_rx_inst/prescale_reg_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.557    uart_rx_inst/prescale_reg_reg[8]_i_1__0_n_0
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.671 r  uart_rx_inst/prescale_reg_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.671    uart_rx_inst/prescale_reg_reg[12]_i_1__0_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.005 r  uart_rx_inst/prescale_reg_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.005    uart_rx_inst/prescale_reg_reg[16]_i_1__0_n_6
    SLICE_X4Y114         FDRE                                         r  uart_rx_inst/prescale_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.677    15.018    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  uart_rx_inst/prescale_reg_reg[17]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y114         FDRE (Setup_fdre_C_D)        0.062    15.326    uart_rx_inst/prescale_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.925ns (41.390%)  route 2.726ns (58.610%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.807     5.328    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=41, routed)          1.868     7.675    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.295     7.970 r  uart_tx_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.970    uart_tx_inst/i__carry__0_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.217 r  uart_tx_inst/_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.858     9.074    uart_tx_inst/data[8]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.299     9.373 r  uart_tx_inst/prescale_reg[8]_i_9/O
                         net (fo=1, routed)           0.000     9.373    uart_tx_inst/prescale_reg[8]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.979 r  uart_tx_inst/prescale_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.979    uart_tx_inst/prescale_reg_reg[8]_i_1_n_4
    SLICE_X1Y111         FDRE                                         r  uart_tx_inst/prescale_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.680    15.021    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  uart_tx_inst/prescale_reg_reg[11]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.062    15.329    uart_tx_inst/prescale_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 uart_tx_inst/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/prescale_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.866ns (40.637%)  route 2.726ns (59.363%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.807     5.328    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  uart_tx_inst/bit_cnt_reg[2]/Q
                         net (fo=41, routed)          1.868     7.675    uart_tx_inst/bit_cnt_reg_n_0_[2]
    SLICE_X0Y111         LUT4 (Prop_lut4_I1_O)        0.295     7.970 r  uart_tx_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.970    uart_tx_inst/i__carry__0_i_4_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.217 r  uart_tx_inst/_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.858     9.074    uart_tx_inst/data[8]
    SLICE_X1Y111         LUT3 (Prop_lut3_I0_O)        0.299     9.373 r  uart_tx_inst/prescale_reg[8]_i_9/O
                         net (fo=1, routed)           0.000     9.373    uart_tx_inst/prescale_reg[8]_i_9_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.920 r  uart_tx_inst/prescale_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.920    uart_tx_inst/prescale_reg_reg[8]_i_1_n_5
    SLICE_X1Y111         FDRE                                         r  uart_tx_inst/prescale_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.680    15.021    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  uart_tx_inst/prescale_reg_reg[10]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.062    15.329    uart_tx_inst/prescale_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  5.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/m_axis_tdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.672     1.556    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  uart_rx_inst/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  uart_rx_inst/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.113     1.810    uart_rx_inst/data_reg[2]
    SLICE_X7Y111         FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.946     2.074    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[2]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.070     1.642    uart_rx_inst/m_axis_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_rx_inst/m_axis_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.263%)  route 0.099ns (34.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.671     1.555    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  uart_rx_inst/m_axis_tdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.099     1.795    uart_tx_inst/m_axis_tdata_reg[7]
    SLICE_X3Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  uart_tx_inst/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.840    uart_tx_inst/data_reg[7]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  uart_tx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.945     2.073    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  uart_tx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.091     1.661    uart_tx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_rx_inst/m_axis_tdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.123%)  route 0.145ns (43.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.672     1.556    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  uart_rx_inst/m_axis_tdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.145     1.842    uart_tx_inst/m_axis_tdata_reg[2]
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.887    uart_tx_inst/data_reg[2]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.948     2.076    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.482     1.594    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092     1.686    uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.834%)  route 0.173ns (55.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.672     1.556    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  uart_rx_inst/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  uart_rx_inst/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.173     1.870    uart_rx_inst/data_reg[4]
    SLICE_X5Y111         FDRE                                         r  uart_rx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.946     2.074    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  uart_rx_inst/data_reg_reg[3]/C
                         clock pessimism             -0.482     1.592    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.070     1.662    uart_rx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/m_axis_tdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.393%)  route 0.157ns (52.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.673     1.557    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  uart_rx_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  uart_rx_inst/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.157     1.854    uart_rx_inst/data_reg[0]
    SLICE_X0Y111         FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.948     2.076    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[0]/C
                         clock pessimism             -0.503     1.573    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.057     1.630    uart_rx_inst/m_axis_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_tx_inst/data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.673     1.557    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  uart_tx_inst/data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  uart_tx_inst/data_reg_reg[1]/Q
                         net (fo=1, routed)           0.136     1.834    uart_tx_inst/data_reg_reg_n_0_[1]
    SLICE_X3Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  uart_tx_inst/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    uart_tx_inst/data_reg[0]_i_1_n_0
    SLICE_X3Y111         FDRE                                         r  uart_tx_inst/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.948     2.076    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  uart_tx_inst/data_reg_reg[0]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.092     1.649    uart_tx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uart_rx_inst/rxd_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.152%)  route 0.150ns (47.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.672     1.556    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  uart_rx_inst/rxd_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  uart_rx_inst/rxd_reg_reg/Q
                         net (fo=10, routed)          0.150     1.870    uart_rx_inst/rxd_reg
    SLICE_X0Y112         FDRE                                         r  uart_rx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.946     2.074    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  uart_rx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.503     1.571    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.055     1.626    uart_rx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.492%)  route 0.176ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.672     1.556    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  uart_rx_inst/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  uart_rx_inst/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.176     1.873    uart_rx_inst/data_reg[7]
    SLICE_X0Y112         FDRE                                         r  uart_rx_inst/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.946     2.074    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  uart_rx_inst/data_reg_reg[6]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.060     1.616    uart_rx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_rx_inst/m_axis_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.970%)  route 0.210ns (53.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.671     1.555    uart_rx_inst/CLK_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  uart_rx_inst/m_axis_tdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  uart_rx_inst/m_axis_tdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.210     1.906    uart_tx_inst/m_axis_tdata_reg[5]
    SLICE_X2Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.951 r  uart_tx_inst/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.951    uart_tx_inst/data_reg[5]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.945     2.073    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism             -0.503     1.570    
    SLICE_X2Y113         FDRE (Hold_fdre_C_D)         0.121     1.691    uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.212ns (51.735%)  route 0.198ns (48.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.673     1.557    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  uart_tx_inst/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.721 r  uart_tx_inst/bit_cnt_reg[1]/Q
                         net (fo=41, routed)          0.198     1.918    uart_tx_inst/bit_cnt_reg_n_0_[1]
    SLICE_X2Y109         LUT4 (Prop_lut4_I1_O)        0.048     1.966 r  uart_tx_inst/bit_cnt[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.966    uart_tx_inst/bit_cnt[3]_i_2__0_n_0
    SLICE_X2Y109         FDRE                                         r  uart_tx_inst/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.949     2.077    uart_tx_inst/CLK_IBUF_BUFG
    SLICE_X2Y109         FDRE                                         r  uart_tx_inst/bit_cnt_reg[3]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.131     1.705    uart_tx_inst/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y111   uart_rx_inst/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y111   uart_rx_inst/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y111   uart_rx_inst/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y111   uart_rx_inst/bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110   uart_rx_inst/data_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111   uart_rx_inst/data_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111   uart_rx_inst/data_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111   uart_rx_inst/data_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   uart_rx_inst/data_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   uart_rx_inst/prescale_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   uart_rx_inst/prescale_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   uart_rx_inst/prescale_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   uart_rx_inst/prescale_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111   uart_rx_inst/bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111   uart_rx_inst/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111   uart_rx_inst/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y111   uart_rx_inst/bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   uart_rx_inst/data_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   uart_rx_inst/data_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110   uart_rx_inst/data_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   uart_rx_inst/m_axis_tdata_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   uart_rx_inst/m_axis_tdata_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   uart_tx_inst/bit_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y110   uart_tx_inst/bit_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   uart_tx_inst/data_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   uart_tx_inst/data_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   uart_tx_inst/data_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   uart_tx_inst/data_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   uart_tx_inst/prescale_reg_reg[10]/C



