Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: sorter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sorter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sorter"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : sorter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\comparator.v" into library work
Parsing module <comparator>.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge2to4.v" into library work
Parsing module <merge2to4>.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\regLoad.v" into library work
Parsing module <regLoad>.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8.v" into library work
Parsing module <merge4to8>.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8.v" Line 18: Macro <b1> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8.v" Line 19: Macro <b2> is redefined.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" into library work
Parsing module <merge8to16_r>.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 11: Macro <a1> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 12: Macro <a2> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 13: Macro <a3> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 14: Macro <a4> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 20: Macro <b1> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 21: Macro <b2> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 22: Macro <b3> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 23: Macro <b4> is redefined.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8 _r.v" into library work
Parsing module <merge4to8_r>.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8 _r.v" Line 15: Macro <a1> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8 _r.v" Line 17: Macro <a3> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8 _r.v" Line 18: Macro <a4> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8 _r.v" Line 20: Macro <b1> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8 _r.v" Line 21: Macro <b2> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8 _r.v" Line 22: Macro <b3> is redefined.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8 _r.v" Line 23: Macro <b4> is redefined.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\sortingNetwork4.v" into library work
Parsing module <sortingNetwork4>.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\muxQAM.v" into library work
Parsing module <muxQAM>.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge.v" into library work
Parsing module <merge>.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\ctrlUnit_sorter.v" into library work
Parsing module <ctrlUnit_sorter>.
WARNING:HDLCompiler:572 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\ctrlUnit_sorter.v" Line 31: Macro <QAM256> is redefined.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\sorter.v" into library work
Parsing module <sorter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <sorter>.

Elaborating module <sortingNetwork4(WIDTH=16)>.

Elaborating module <comparator(WIDTH=16)>.

Elaborating module <merge(WIDTH=16)>.
WARNING:HDLCompiler:413 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge.v" Line 22: Result of 256-bit expression is truncated to fit in 64-bit target.

Elaborating module <merge4to8_r(WIDTH=16)>.

Elaborating module <regLoad(WIDTH=16,n=4)>.

Elaborating module <merge2to4(WIDTH=16)>.
WARNING:HDLCompiler:1016 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 78: Port clk is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 86: Port clk is not connected to this instance

Elaborating module <merge8to16_r(WIDTH=16)>.

Elaborating module <regLoad(WIDTH=16,n=8)>.

Elaborating module <merge4to8(WIDTH=16)>.
WARNING:HDLCompiler:552 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 78: Input port clk is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v" Line 86: Input port clk is not connected on this instance

Elaborating module <muxQAM(WIDTH=16)>.

Elaborating module <ctrlUnit_sorter>.
WARNING:HDLCompiler:413 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\ctrlUnit_sorter.v" Line 68: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\ctrlUnit_sorter.v" Line 74: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\ctrlUnit_sorter.v" Line 84: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\ctrlUnit_sorter.v" Line 111: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\ctrlUnit_sorter.v" Line 115: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\ctrlUnit_sorter.v" Line 128: Result of 3-bit expression is truncated to fit in 2-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sorter>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\sorter.v".
        WIDTH = 16
        NUM_OUTPUTS = 4
        R2TO4 = 4
        R4TO8 = 2
        R8TO16 = 1
    Summary:
	no macro.
Unit <sorter> synthesized.

Synthesizing Unit <sortingNetwork4>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\sortingNetwork4.v".
        WIDTH = 16
    Summary:
	no macro.
Unit <sortingNetwork4> synthesized.

Synthesizing Unit <comparator>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\comparator.v".
        WIDTH = 16
    Found 16-bit comparator greater for signal <A[15]_B[15]_LessThan_1_o> created at line 13
    Summary:
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <comparator> synthesized.

Synthesizing Unit <merge>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge.v".
        WIDTH = 16
        n = 16
        N2 = 2
        N4 = 4
    Summary:
	no macro.
Unit <merge> synthesized.

Synthesizing Unit <merge4to8_r>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8 _r.v".
        WIDTH = 16
        n = 4
    Summary:
	no macro.
Unit <merge4to8_r> synthesized.

Synthesizing Unit <regLoad_1>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\regLoad.v".
        WIDTH = 16
        n = 4
    Found 64-bit register for signal <tempb>.
    Found 64-bit register for signal <tempa>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <regLoad_1> synthesized.

Synthesizing Unit <merge2to4>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge2to4.v".
        WIDTH = 16
        n = 2
    Summary:
	no macro.
Unit <merge2to4> synthesized.

Synthesizing Unit <merge8to16_r>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge8to16 _r.v".
        WIDTH = 16
        n = 8
WARNING:Xst:2898 - Port 'load', unconnected in block instance 'oddEvenMerge[0].merge4to8_0', is tied to GND.
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'oddEvenMerge[0].merge4to8_0', is tied to GND.
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'oddEvenMerge[0].merge4to8_0', is tied to GND.
WARNING:Xst:2898 - Port 'load', unconnected in block instance 'oddEvenMerge[1].merge4to8_1', is tied to GND.
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'oddEvenMerge[1].merge4to8_1', is tied to GND.
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'oddEvenMerge[1].merge4to8_1', is tied to GND.
    Summary:
	no macro.
Unit <merge8to16_r> synthesized.

Synthesizing Unit <regLoad_2>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\regLoad.v".
        WIDTH = 16
        n = 8
    Found 128-bit register for signal <tempb>.
    Found 128-bit register for signal <tempa>.
    Summary:
	inferred 256 D-type flip-flop(s).
Unit <regLoad_2> synthesized.

Synthesizing Unit <merge4to8>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\merge4to8.v".
        WIDTH = 16
        n = 4
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <merge4to8> synthesized.

Synthesizing Unit <muxQAM>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\muxQAM.v".
        WIDTH = 16
        NUM_INPUTS = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <muxQAM> synthesized.

Synthesizing Unit <ctrlUnit_sorter>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\sorter\sorter\ctrlUnit_sorter.v".
        IDLE = 2'b00
        MERGING = 2'b01
        DONE_QAMX = 2'b10
        DONE_QPSK = 2'b11
        M_QPSK = 2'b00
        M_QAM16 = 2'b01
    Found 8-bit register for signal <countQPSK>.
    Found 2-bit register for signal <loadQPSK>.
    Found 2-bit register for signal <loadQAM16>.
    Found 2-bit register for signal <countToInit>.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <countToChangeQAM16>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <countQPSK[7]_GND_12_o_add_2_OUT> created at line 68.
    Found 2-bit adder for signal <countToChangeQAM16[1]_GND_12_o_add_17_OUT> created at line 111.
    Found 2-bit adder for signal <countToInit[1]_GND_12_o_add_22_OUT> created at line 128.
    Found 4x2-bit Read Only RAM for signal <countToChangeQAM16[1]_GND_12_o_wide_mux_19_OUT>
    Found 8-bit comparator equal for signal <countQPSK[7]_toCountInQPSK[7]_equal_4_o> created at line 69
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ctrlUnit_sorter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x2-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 9
 128-bit register                                      : 2
 2-bit register                                        : 4
 64-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 41
 16-bit comparator greater                             : 40
 8-bit comparator equal                                : 1
# Multiplexers                                         : 88
 16-bit 2-to-1 multiplexer                             : 80
 2-bit 2-to-1 multiplexer                              : 5
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <oddEvenMerge[1].comparator_1> is unconnected in block <oddEvenMerge[1].merge2to4_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[0].comparator_2> is unconnected in block <oddEvenMerge[1].merge2to4_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[2].comparator_0> is unconnected in block <oddEvenMerge[0].merge4to8_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[3].comparator_0> is unconnected in block <oddEvenMerge[0].merge4to8_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <oddEvenMerge[1].comparator_1> is unconnected in block <oddEvenMerge[1].merge2to4_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[0].comparator_2> is unconnected in block <oddEvenMerge[1].merge2to4_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[2].comparator_0> is unconnected in block <oddEvenMerge[1].merge4to8_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[3].comparator_0> is unconnected in block <oddEvenMerge[1].merge4to8_1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[3].comparator_0> is unconnected in block <_8to16>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[4].comparator_0> is unconnected in block <_8to16>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[5].comparator_0> is unconnected in block <_8to16>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[6].comparator_0> is unconnected in block <_8to16>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <finalComparators[7].comparator_0> is unconnected in block <_8to16>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <tempb_96> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_97> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_98> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_99> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_100> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_101> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_102> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_103> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_104> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_105> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_106> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_107> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_108> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_109> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_110> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_111> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_112> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_113> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_114> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_115> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_116> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_117> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_118> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_119> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_120> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_121> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_122> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_123> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_124> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_125> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_126> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempb_127> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_96> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_97> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_98> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_99> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_100> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_101> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_102> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_103> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_104> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_105> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_106> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_107> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_108> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_109> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_110> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_111> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_112> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_113> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_114> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_115> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_116> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_117> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_118> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_119> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_120> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_121> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_122> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_123> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_124> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_125> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_126> of sequential type is unconnected in block <register>.
WARNING:Xst:2677 - Node <tempa_127> of sequential type is unconnected in block <register>.

Synthesizing (advanced) Unit <ctrlUnit_sorter>.
The following registers are absorbed into counter <countToInit>: 1 register on signal <countToInit>.
The following registers are absorbed into counter <countToChangeQAM16>: 1 register on signal <countToChangeQAM16>.
INFO:Xst:3217 - HDL ADVISOR - Register <loadQAM16> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_countToChangeQAM16[1]_GND_12_o_wide_mux_19_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <countToChangeQAM16> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ctrlUnit_sorter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x2-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 2-bit up counter                                      : 2
# Registers                                            : 396
 Flip-Flops                                            : 396
# Comparators                                          : 41
 16-bit comparator greater                             : 40
 8-bit comparator equal                                : 1
# Multiplexers                                         : 87
 16-bit 2-to-1 multiplexer                             : 80
 2-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <controlUnit/FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <sorter> ...

Optimizing unit <ctrlUnit_sorter> ...

Optimizing unit <regLoad_1> ...

Optimizing unit <merge8to16_r> ...

Optimizing unit <regLoad_2> ...
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_127> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_126> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_125> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_124> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_123> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_122> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_121> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_120> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_119> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_118> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_117> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_116> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_115> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_114> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_113> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_112> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_111> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_110> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_109> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_108> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_107> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_106> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_105> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_104> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_103> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_102> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_101> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_100> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_99> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_98> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_97> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempa_96> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_127> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_126> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_125> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_124> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_123> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_122> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_121> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_120> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_119> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_118> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_117> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_116> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_115> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_114> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_113> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_112> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_111> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_110> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_109> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_108> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_107> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_106> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_105> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_104> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_103> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_102> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_101> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_100> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_99> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_98> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_97> of sequential type is unconnected in block <sorter>.
WARNING:Xst:2677 - Node <mergeUnit/_8to16/register/tempb_96> of sequential type is unconnected in block <sorter>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sorter, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 338
 Flip-Flops                                            : 338

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sorter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1347
#      INV                         : 2
#      LUT2                        : 4
#      LUT3                        : 297
#      LUT4                        : 398
#      LUT5                        : 377
#      LUT6                        : 70
#      MUXCY                       : 198
#      VCC                         : 1
# FlipFlops/Latches                : 338
#      FDC                         : 12
#      FDCE                        : 324
#      FDRE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 133
#      IBUF                        : 68
#      OBUF                        : 65

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             338  out of  126800     0%  
 Number of Slice LUTs:                 1148  out of  63400     1%  
    Number used as Logic:              1148  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1241
   Number with an unused Flip Flop:     903  out of   1241    72%  
   Number with an unused LUT:            93  out of   1241     7%  
   Number of fully used LUT-FF pairs:   245  out of   1241    19%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         134
 Number of bonded IOBs:                 134  out of    210    63%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 338   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.106ns (Maximum Frequency: 163.781MHz)
   Minimum input arrival time before clock: 7.860ns
   Maximum output required time after clock: 10.932ns
   Maximum combinational path delay: 8.533ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.106ns (frequency: 163.781MHz)
  Total number of paths / destination ports: 32411396 / 538
-------------------------------------------------------------------------
Delay:               6.106ns (Levels of Logic = 30)
  Source:            mergeUnit/_4to8/register/tempb_48 (FF)
  Destination:       mergeUnit/_8to16/register/tempa_79 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mergeUnit/_4to8/register/tempb_48 to mergeUnit/_8to16/register/tempa_79
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.361   0.570  mergeUnit/_4to8/register/tempb_48 (mergeUnit/_4to8/register/tempb_48)
     LUT4:I0->O            1   0.097   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     MUXCY:CI->O          32   0.253   0.402  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT3:I2->O            5   0.097   0.575  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/oddEvenMerge[1].comparator_1/Mmux_L11 (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/tempCeven<0>)
     LUT4:I0->O            1   0.097   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     MUXCY:CI->O          64   0.253   0.407  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT5:I4->O            3   0.097   0.566  mergeUnit/_4to8/oddEvenMerge[1].merge2to4_1/finalComparators[0].comparator_2/Mmux_H11 (mergeUnit/_4to8/tempCeven<16>)
     LUT4:I0->O            1   0.097   0.000  mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     MUXCY:CI->O          32   0.253   0.402  mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (mergeUnit/_4to8/finalComparators[2].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT5:I4->O            2   0.097   0.000  mergeUnit/_4to8/finalComparators[2].comparator_0/Mmux_H321 (mergeUnit/tempinba8to16<79>)
     FDCE:D                    0.008          mergeUnit/_8to16/register/tempb_79
    ----------------------------------------
    Total                      6.106ns (3.183ns logic, 2.923ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 30506344 / 475
-------------------------------------------------------------------------
Offset:              7.860ns (Levels of Logic = 31)
  Source:            d4<0> (PAD)
  Destination:       mergeUnit/_4to8/register/tempa_63 (FF)
  Destination Clock: clk rising

  Data Path: d4<0> to mergeUnit/_4to8/register/tempa_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.579  d4_0_IBUF (d4_0_IBUF)
     LUT4:I0->O            1   0.097   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           64   0.097   0.623  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT3:I0->O            5   0.097   0.575  sortingNetwork/comparator1/Mmux_H171 (sortingNetwork/tempMinComp1<0>)
     LUT4:I0->O            1   0.097   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           64   0.097   0.795  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT5:I0->O            3   0.097   0.566  sortingNetwork/comparator3/Mmux_H171 (sortingNetwork/tempMinComp3<0>)
     LUT4:I0->O            1   0.097   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           32   0.097   0.790  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT5:I0->O            3   0.097   0.000  sortingNetwork/comparator4/Mmux_H1161 (tempyQPSK<9>)
     FDCE:D                    0.008          mergeUnit/_4to8/register/tempb_9
    ----------------------------------------
    Total                      7.860ns (3.045ns logic, 4.815ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 240297121 / 65
-------------------------------------------------------------------------
Offset:              10.932ns (Levels of Logic = 41)
  Source:            mergeUnit/_8to16/register/tempb_64 (FF)
  Destination:       y<47> (PAD)
  Source Clock:      clk rising

  Data Path: mergeUnit/_8to16/register/tempb_64 to y<47>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.361   0.570  mergeUnit/_8to16/register/tempb_64 (mergeUnit/_8to16/register/tempb_64)
     LUT4:I0->O            1   0.097   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           32   0.097   0.618  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT3:I0->O            2   0.097   0.561  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/oddEvenMerge[1].comparator_1/Mmux_H17 (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/tempCeven<0>)
     LUT4:I0->O            1   0.097   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           16   0.097   0.752  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT5:I0->O            4   0.097   0.570  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/oddEvenMerge[0].merge2to4_0/finalComparators[0].comparator_2/Mmux_H21 (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/tempCodd<17>)
     LUT4:I0->O            0   0.097   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_lutdi (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           32   0.097   0.790  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT5:I0->O            4   0.097   0.570  mergeUnit/_8to16/oddEvenMerge[0].merge4to8_0/finalComparators[1].comparator_0/Mmux_H210 (mergeUnit/_8to16/tempCodd<17>)
     LUT4:I0->O            0   0.097   0.000  mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_lutdi (mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           32   0.097   0.663  mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (mergeUnit/_8to16/finalComparators[1].comparator_0/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT6:I2->O            1   0.097   0.279  muxQAM_0/Mmux_y421 (y_47_OBUF)
     OBUF:I->O                 0.000          y_47_OBUF (y<47>)
    ----------------------------------------
    Total                     10.932ns (4.377ns logic, 6.555ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 15253120 / 64
-------------------------------------------------------------------------
Delay:               8.533ns (Levels of Logic = 33)
  Source:            d4<0> (PAD)
  Destination:       y<63> (PAD)

  Data Path: d4<0> to y<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.001   0.579  d4_0_IBUF (d4_0_IBUF)
     LUT4:I0->O            1   0.097   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           64   0.097   0.623  sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (sortingNetwork/comparator1/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT3:I0->O            5   0.097   0.575  sortingNetwork/comparator1/Mmux_H171 (sortingNetwork/tempMinComp1<0>)
     LUT4:I0->O            1   0.097   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           64   0.097   0.795  sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (sortingNetwork/comparator3/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT5:I0->O            3   0.097   0.566  sortingNetwork/comparator3/Mmux_H171 (sortingNetwork/tempMinComp3<0>)
     LUT4:I0->O            1   0.097   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.253   0.295  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<6>)
     LUT5:I4->O           32   0.097   0.790  sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7> (sortingNetwork/comparator4/Mcompar_A[15]_B[15]_LessThan_1_o_cy<7>)
     LUT5:I0->O            3   0.097   0.305  sortingNetwork/comparator4/Mmux_H1161 (tempyQPSK<9>)
     LUT6:I5->O            1   0.097   0.279  muxQAM_0/Mmux_y641 (y_9_OBUF)
     OBUF:I->O                 0.000          y_9_OBUF (y<9>)
    ----------------------------------------
    Total                      8.533ns (3.134ns logic, 5.399ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.106|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.99 secs
 
--> 

Total memory usage is 4617988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  179 (   0 filtered)
Number of infos    :    1 (   0 filtered)

