/home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v
/home/m111/m111063548/VLSI_TEST/LAB2/2.Gate_level_simulation/PATTERN.v
/home/m111/m111063548/VLSI_TEST/LAB2/2.Gate_level_simulation/TESTBED.v
/home/m111/m111063548/VLSI_TEST/LAB2/2.Gate_level_simulation/divider_syn.v
