module multiplexer(

input [31:0] hrdata_1,
input [31:0] hrdata_2,
input [31:0] hrdata_3,
input [31:0] hrdata_4,

input hreadyout_1,
input hreadyout_2,
input hreadyout_3,
input hreadyout_4,

input hresp_l,
input hresp_2,
input resp_3,
input hresp_4,

input [1:0] sel,

output reg[31:0] hrdata, 
output reg hreadyout,
output reg hresp
);

always@(*)
  begin
    case (sel)
      2'b00:
      begin
      hrdata hrdata_1;
      hreadyout = hreadyout_1;
      hresp = hresp_1;
      end

      2'b01:
      begin
      hrdata = hrdata_2;
      hreadyout = hreadyout_2;
      hresp = hresp_2;
      end

      2'b10:
      begin
      hrdata = hrdata 3;
      hreadyout = hreadyout_3;
      hresp = hresp_3
      end
      2'b11:
      begin
      hrdata = hrdata 4;
      hreadyout = hreadyout _4;
      hresp = hresp_4;
      end
    endcase
  end
endmodule
