
Box_3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dc0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08003e80  08003e80  00013e80  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800435c  0800435c  0001435c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004364  08004364  00014364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004368  08004368  00014368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  0800436c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000830  20000004  08004370  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000834  08004370  00020834  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021487  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003390  00000000  00000000  000414b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000cdd7  00000000  00000000  00044843  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000010c8  00000000  00000000  00051620  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000014d8  00000000  00000000  000526e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009648  00000000  00000000  00053bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006658  00000000  00000000  0005d208  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00063860  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000036f0  00000000  00000000  000638dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003e68 	.word	0x08003e68

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08003e68 	.word	0x08003e68

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_sqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5609      	ldrsb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f806 	bl	8000268 <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__aeabi_idiv0>:
 8000268:	4770      	bx	lr
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_uldivmod>:
 800026c:	2b00      	cmp	r3, #0
 800026e:	d111      	bne.n	8000294 <__aeabi_uldivmod+0x28>
 8000270:	2a00      	cmp	r2, #0
 8000272:	d10f      	bne.n	8000294 <__aeabi_uldivmod+0x28>
 8000274:	2900      	cmp	r1, #0
 8000276:	d100      	bne.n	800027a <__aeabi_uldivmod+0xe>
 8000278:	2800      	cmp	r0, #0
 800027a:	d002      	beq.n	8000282 <__aeabi_uldivmod+0x16>
 800027c:	2100      	movs	r1, #0
 800027e:	43c9      	mvns	r1, r1
 8000280:	1c08      	adds	r0, r1, #0
 8000282:	b407      	push	{r0, r1, r2}
 8000284:	4802      	ldr	r0, [pc, #8]	; (8000290 <__aeabi_uldivmod+0x24>)
 8000286:	a102      	add	r1, pc, #8	; (adr r1, 8000290 <__aeabi_uldivmod+0x24>)
 8000288:	1840      	adds	r0, r0, r1
 800028a:	9002      	str	r0, [sp, #8]
 800028c:	bd03      	pop	{r0, r1, pc}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	ffffffd9 	.word	0xffffffd9
 8000294:	b403      	push	{r0, r1}
 8000296:	4668      	mov	r0, sp
 8000298:	b501      	push	{r0, lr}
 800029a:	9802      	ldr	r0, [sp, #8]
 800029c:	f000 f806 	bl	80002ac <__udivmoddi4>
 80002a0:	9b01      	ldr	r3, [sp, #4]
 80002a2:	469e      	mov	lr, r3
 80002a4:	b002      	add	sp, #8
 80002a6:	bc0c      	pop	{r2, r3}
 80002a8:	4770      	bx	lr
 80002aa:	46c0      	nop			; (mov r8, r8)

080002ac <__udivmoddi4>:
 80002ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ae:	4657      	mov	r7, sl
 80002b0:	464e      	mov	r6, r9
 80002b2:	4645      	mov	r5, r8
 80002b4:	46de      	mov	lr, fp
 80002b6:	b5e0      	push	{r5, r6, r7, lr}
 80002b8:	0004      	movs	r4, r0
 80002ba:	b083      	sub	sp, #12
 80002bc:	000d      	movs	r5, r1
 80002be:	4692      	mov	sl, r2
 80002c0:	4699      	mov	r9, r3
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d82f      	bhi.n	8000326 <__udivmoddi4+0x7a>
 80002c6:	d02c      	beq.n	8000322 <__udivmoddi4+0x76>
 80002c8:	4649      	mov	r1, r9
 80002ca:	4650      	mov	r0, sl
 80002cc:	f000 f8cc 	bl	8000468 <__clzdi2>
 80002d0:	0029      	movs	r1, r5
 80002d2:	0006      	movs	r6, r0
 80002d4:	0020      	movs	r0, r4
 80002d6:	f000 f8c7 	bl	8000468 <__clzdi2>
 80002da:	1a33      	subs	r3, r6, r0
 80002dc:	4698      	mov	r8, r3
 80002de:	3b20      	subs	r3, #32
 80002e0:	469b      	mov	fp, r3
 80002e2:	d500      	bpl.n	80002e6 <__udivmoddi4+0x3a>
 80002e4:	e074      	b.n	80003d0 <__udivmoddi4+0x124>
 80002e6:	4653      	mov	r3, sl
 80002e8:	465a      	mov	r2, fp
 80002ea:	4093      	lsls	r3, r2
 80002ec:	001f      	movs	r7, r3
 80002ee:	4653      	mov	r3, sl
 80002f0:	4642      	mov	r2, r8
 80002f2:	4093      	lsls	r3, r2
 80002f4:	001e      	movs	r6, r3
 80002f6:	42af      	cmp	r7, r5
 80002f8:	d829      	bhi.n	800034e <__udivmoddi4+0xa2>
 80002fa:	d026      	beq.n	800034a <__udivmoddi4+0x9e>
 80002fc:	465b      	mov	r3, fp
 80002fe:	1ba4      	subs	r4, r4, r6
 8000300:	41bd      	sbcs	r5, r7
 8000302:	2b00      	cmp	r3, #0
 8000304:	da00      	bge.n	8000308 <__udivmoddi4+0x5c>
 8000306:	e079      	b.n	80003fc <__udivmoddi4+0x150>
 8000308:	2200      	movs	r2, #0
 800030a:	2300      	movs	r3, #0
 800030c:	9200      	str	r2, [sp, #0]
 800030e:	9301      	str	r3, [sp, #4]
 8000310:	2301      	movs	r3, #1
 8000312:	465a      	mov	r2, fp
 8000314:	4093      	lsls	r3, r2
 8000316:	9301      	str	r3, [sp, #4]
 8000318:	2301      	movs	r3, #1
 800031a:	4642      	mov	r2, r8
 800031c:	4093      	lsls	r3, r2
 800031e:	9300      	str	r3, [sp, #0]
 8000320:	e019      	b.n	8000356 <__udivmoddi4+0xaa>
 8000322:	4282      	cmp	r2, r0
 8000324:	d9d0      	bls.n	80002c8 <__udivmoddi4+0x1c>
 8000326:	2200      	movs	r2, #0
 8000328:	2300      	movs	r3, #0
 800032a:	9200      	str	r2, [sp, #0]
 800032c:	9301      	str	r3, [sp, #4]
 800032e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <__udivmoddi4+0x8c>
 8000334:	601c      	str	r4, [r3, #0]
 8000336:	605d      	str	r5, [r3, #4]
 8000338:	9800      	ldr	r0, [sp, #0]
 800033a:	9901      	ldr	r1, [sp, #4]
 800033c:	b003      	add	sp, #12
 800033e:	bc3c      	pop	{r2, r3, r4, r5}
 8000340:	4690      	mov	r8, r2
 8000342:	4699      	mov	r9, r3
 8000344:	46a2      	mov	sl, r4
 8000346:	46ab      	mov	fp, r5
 8000348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800034a:	42a3      	cmp	r3, r4
 800034c:	d9d6      	bls.n	80002fc <__udivmoddi4+0x50>
 800034e:	2200      	movs	r2, #0
 8000350:	2300      	movs	r3, #0
 8000352:	9200      	str	r2, [sp, #0]
 8000354:	9301      	str	r3, [sp, #4]
 8000356:	4643      	mov	r3, r8
 8000358:	2b00      	cmp	r3, #0
 800035a:	d0e8      	beq.n	800032e <__udivmoddi4+0x82>
 800035c:	07fb      	lsls	r3, r7, #31
 800035e:	0872      	lsrs	r2, r6, #1
 8000360:	431a      	orrs	r2, r3
 8000362:	4646      	mov	r6, r8
 8000364:	087b      	lsrs	r3, r7, #1
 8000366:	e00e      	b.n	8000386 <__udivmoddi4+0xda>
 8000368:	42ab      	cmp	r3, r5
 800036a:	d101      	bne.n	8000370 <__udivmoddi4+0xc4>
 800036c:	42a2      	cmp	r2, r4
 800036e:	d80c      	bhi.n	800038a <__udivmoddi4+0xde>
 8000370:	1aa4      	subs	r4, r4, r2
 8000372:	419d      	sbcs	r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	1924      	adds	r4, r4, r4
 8000378:	416d      	adcs	r5, r5
 800037a:	2100      	movs	r1, #0
 800037c:	3e01      	subs	r6, #1
 800037e:	1824      	adds	r4, r4, r0
 8000380:	414d      	adcs	r5, r1
 8000382:	2e00      	cmp	r6, #0
 8000384:	d006      	beq.n	8000394 <__udivmoddi4+0xe8>
 8000386:	42ab      	cmp	r3, r5
 8000388:	d9ee      	bls.n	8000368 <__udivmoddi4+0xbc>
 800038a:	3e01      	subs	r6, #1
 800038c:	1924      	adds	r4, r4, r4
 800038e:	416d      	adcs	r5, r5
 8000390:	2e00      	cmp	r6, #0
 8000392:	d1f8      	bne.n	8000386 <__udivmoddi4+0xda>
 8000394:	465b      	mov	r3, fp
 8000396:	9800      	ldr	r0, [sp, #0]
 8000398:	9901      	ldr	r1, [sp, #4]
 800039a:	1900      	adds	r0, r0, r4
 800039c:	4169      	adcs	r1, r5
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db22      	blt.n	80003e8 <__udivmoddi4+0x13c>
 80003a2:	002b      	movs	r3, r5
 80003a4:	465a      	mov	r2, fp
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	002a      	movs	r2, r5
 80003aa:	4644      	mov	r4, r8
 80003ac:	40e2      	lsrs	r2, r4
 80003ae:	001c      	movs	r4, r3
 80003b0:	465b      	mov	r3, fp
 80003b2:	0015      	movs	r5, r2
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	db2c      	blt.n	8000412 <__udivmoddi4+0x166>
 80003b8:	0026      	movs	r6, r4
 80003ba:	409e      	lsls	r6, r3
 80003bc:	0033      	movs	r3, r6
 80003be:	0026      	movs	r6, r4
 80003c0:	4647      	mov	r7, r8
 80003c2:	40be      	lsls	r6, r7
 80003c4:	0032      	movs	r2, r6
 80003c6:	1a80      	subs	r0, r0, r2
 80003c8:	4199      	sbcs	r1, r3
 80003ca:	9000      	str	r0, [sp, #0]
 80003cc:	9101      	str	r1, [sp, #4]
 80003ce:	e7ae      	b.n	800032e <__udivmoddi4+0x82>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	1a9b      	subs	r3, r3, r2
 80003d6:	4652      	mov	r2, sl
 80003d8:	40da      	lsrs	r2, r3
 80003da:	4641      	mov	r1, r8
 80003dc:	0013      	movs	r3, r2
 80003de:	464a      	mov	r2, r9
 80003e0:	408a      	lsls	r2, r1
 80003e2:	0017      	movs	r7, r2
 80003e4:	431f      	orrs	r7, r3
 80003e6:	e782      	b.n	80002ee <__udivmoddi4+0x42>
 80003e8:	4642      	mov	r2, r8
 80003ea:	2320      	movs	r3, #32
 80003ec:	1a9b      	subs	r3, r3, r2
 80003ee:	002a      	movs	r2, r5
 80003f0:	4646      	mov	r6, r8
 80003f2:	409a      	lsls	r2, r3
 80003f4:	0023      	movs	r3, r4
 80003f6:	40f3      	lsrs	r3, r6
 80003f8:	4313      	orrs	r3, r2
 80003fa:	e7d5      	b.n	80003a8 <__udivmoddi4+0xfc>
 80003fc:	4642      	mov	r2, r8
 80003fe:	2320      	movs	r3, #32
 8000400:	2100      	movs	r1, #0
 8000402:	1a9b      	subs	r3, r3, r2
 8000404:	2200      	movs	r2, #0
 8000406:	9100      	str	r1, [sp, #0]
 8000408:	9201      	str	r2, [sp, #4]
 800040a:	2201      	movs	r2, #1
 800040c:	40da      	lsrs	r2, r3
 800040e:	9201      	str	r2, [sp, #4]
 8000410:	e782      	b.n	8000318 <__udivmoddi4+0x6c>
 8000412:	4642      	mov	r2, r8
 8000414:	2320      	movs	r3, #32
 8000416:	0026      	movs	r6, r4
 8000418:	1a9b      	subs	r3, r3, r2
 800041a:	40de      	lsrs	r6, r3
 800041c:	002f      	movs	r7, r5
 800041e:	46b4      	mov	ip, r6
 8000420:	4097      	lsls	r7, r2
 8000422:	4666      	mov	r6, ip
 8000424:	003b      	movs	r3, r7
 8000426:	4333      	orrs	r3, r6
 8000428:	e7c9      	b.n	80003be <__udivmoddi4+0x112>
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__clzsi2>:
 800042c:	211c      	movs	r1, #28
 800042e:	2301      	movs	r3, #1
 8000430:	041b      	lsls	r3, r3, #16
 8000432:	4298      	cmp	r0, r3
 8000434:	d301      	bcc.n	800043a <__clzsi2+0xe>
 8000436:	0c00      	lsrs	r0, r0, #16
 8000438:	3910      	subs	r1, #16
 800043a:	0a1b      	lsrs	r3, r3, #8
 800043c:	4298      	cmp	r0, r3
 800043e:	d301      	bcc.n	8000444 <__clzsi2+0x18>
 8000440:	0a00      	lsrs	r0, r0, #8
 8000442:	3908      	subs	r1, #8
 8000444:	091b      	lsrs	r3, r3, #4
 8000446:	4298      	cmp	r0, r3
 8000448:	d301      	bcc.n	800044e <__clzsi2+0x22>
 800044a:	0900      	lsrs	r0, r0, #4
 800044c:	3904      	subs	r1, #4
 800044e:	a202      	add	r2, pc, #8	; (adr r2, 8000458 <__clzsi2+0x2c>)
 8000450:	5c10      	ldrb	r0, [r2, r0]
 8000452:	1840      	adds	r0, r0, r1
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	02020304 	.word	0x02020304
 800045c:	01010101 	.word	0x01010101
	...

08000468 <__clzdi2>:
 8000468:	b510      	push	{r4, lr}
 800046a:	2900      	cmp	r1, #0
 800046c:	d103      	bne.n	8000476 <__clzdi2+0xe>
 800046e:	f7ff ffdd 	bl	800042c <__clzsi2>
 8000472:	3020      	adds	r0, #32
 8000474:	e002      	b.n	800047c <__clzdi2+0x14>
 8000476:	1c08      	adds	r0, r1, #0
 8000478:	f7ff ffd8 	bl	800042c <__clzsi2>
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000480:	21fa      	movs	r1, #250	; 0xfa
 8000482:	4b0a      	ldr	r3, [pc, #40]	; (80004ac <HAL_InitTick+0x2c>)
{
 8000484:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000486:	0089      	lsls	r1, r1, #2
{
 8000488:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800048a:	6818      	ldr	r0, [r3, #0]
 800048c:	f7ff fe62 	bl	8000154 <__udivsi3>
 8000490:	f000 fcb4 	bl	8000dfc <HAL_SYSTICK_Config>
 8000494:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 8000496:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000498:	2c00      	cmp	r4, #0
 800049a:	d105      	bne.n	80004a8 <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 800049c:	3802      	subs	r0, #2
 800049e:	0022      	movs	r2, r4
 80004a0:	0029      	movs	r1, r5
 80004a2:	f000 fc5f 	bl	8000d64 <HAL_NVIC_SetPriority>
 80004a6:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 80004a8:	bd70      	pop	{r4, r5, r6, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	20000000 	.word	0x20000000

080004b0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004b0:	2302      	movs	r3, #2
 80004b2:	4a08      	ldr	r2, [pc, #32]	; (80004d4 <HAL_Init+0x24>)
{
 80004b4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004b6:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004b8:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004ba:	430b      	orrs	r3, r1
 80004bc:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004be:	f7ff ffdf 	bl	8000480 <HAL_InitTick>
 80004c2:	1e04      	subs	r4, r0, #0
 80004c4:	d103      	bne.n	80004ce <HAL_Init+0x1e>
    HAL_MspInit();
 80004c6:	f003 fa57 	bl	8003978 <HAL_MspInit>
}
 80004ca:	0020      	movs	r0, r4
 80004cc:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80004ce:	2401      	movs	r4, #1
 80004d0:	e7fb      	b.n	80004ca <HAL_Init+0x1a>
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	40022000 	.word	0x40022000

080004d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80004d8:	4a02      	ldr	r2, [pc, #8]	; (80004e4 <HAL_IncTick+0xc>)
 80004da:	6813      	ldr	r3, [r2, #0]
 80004dc:	3301      	adds	r3, #1
 80004de:	6013      	str	r3, [r2, #0]
}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)
 80004e4:	20000020 	.word	0x20000020

080004e8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80004e8:	4b01      	ldr	r3, [pc, #4]	; (80004f0 <HAL_GetTick+0x8>)
 80004ea:	6818      	ldr	r0, [r3, #0]
}
 80004ec:	4770      	bx	lr
 80004ee:	46c0      	nop			; (mov r8, r8)
 80004f0:	20000020 	.word	0x20000020

080004f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004f4:	b570      	push	{r4, r5, r6, lr}
 80004f6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80004f8:	f7ff fff6 	bl	80004e8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 80004fc:	1c63      	adds	r3, r4, #1
 80004fe:	1e5a      	subs	r2, r3, #1
 8000500:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 8000502:	0005      	movs	r5, r0
    wait++;
 8000504:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000506:	f7ff ffef 	bl	80004e8 <HAL_GetTick>
 800050a:	1b40      	subs	r0, r0, r5
 800050c:	4284      	cmp	r4, r0
 800050e:	d8fa      	bhi.n	8000506 <HAL_Delay+0x12>
  {
  }
}
 8000510:	bd70      	pop	{r4, r5, r6, pc}
	...

08000514 <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8000514:	4b08      	ldr	r3, [pc, #32]	; (8000538 <ADC_DelayMicroSecond+0x24>)
{
 8000516:	b513      	push	{r0, r1, r4, lr}
 8000518:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800051a:	4908      	ldr	r1, [pc, #32]	; (800053c <ADC_DelayMicroSecond+0x28>)
 800051c:	6818      	ldr	r0, [r3, #0]
 800051e:	f7ff fe19 	bl	8000154 <__udivsi3>
 8000522:	4344      	muls	r4, r0
 8000524:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 8000526:	9b01      	ldr	r3, [sp, #4]
 8000528:	2b00      	cmp	r3, #0
 800052a:	d100      	bne.n	800052e <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  } 
}
 800052c:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 800052e:	9b01      	ldr	r3, [sp, #4]
 8000530:	3b01      	subs	r3, #1
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	e7f7      	b.n	8000526 <ADC_DelayMicroSecond+0x12>
 8000536:	46c0      	nop			; (mov r8, r8)
 8000538:	20000000 	.word	0x20000000
 800053c:	000f4240 	.word	0x000f4240

08000540 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000540:	2103      	movs	r1, #3
 8000542:	6803      	ldr	r3, [r0, #0]
{
 8000544:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000546:	689a      	ldr	r2, [r3, #8]
{
 8000548:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800054a:	400a      	ands	r2, r1
 800054c:	2a01      	cmp	r2, #1
 800054e:	d10d      	bne.n	800056c <ADC_Enable+0x2c>
 8000550:	6819      	ldr	r1, [r3, #0]
 8000552:	4211      	tst	r1, r2
 8000554:	d00a      	beq.n	800056c <ADC_Enable+0x2c>
  return HAL_OK;
 8000556:	2000      	movs	r0, #0
}
 8000558:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800055a:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800055c:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800055e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000560:	4313      	orrs	r3, r2
 8000562:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000564:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000566:	4303      	orrs	r3, r0
 8000568:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 800056a:	e7f5      	b.n	8000558 <ADC_Enable+0x18>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800056c:	6899      	ldr	r1, [r3, #8]
 800056e:	4a0f      	ldr	r2, [pc, #60]	; (80005ac <ADC_Enable+0x6c>)
 8000570:	4211      	tst	r1, r2
 8000572:	d1f2      	bne.n	800055a <ADC_Enable+0x1a>
    __HAL_ADC_ENABLE(hadc);
 8000574:	2501      	movs	r5, #1
 8000576:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8000578:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 800057a:	432a      	orrs	r2, r5
 800057c:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800057e:	f7ff ffc9 	bl	8000514 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 8000582:	f7ff ffb1 	bl	80004e8 <HAL_GetTick>
 8000586:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000588:	6823      	ldr	r3, [r4, #0]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	422b      	tst	r3, r5
 800058e:	d1e2      	bne.n	8000556 <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000590:	f7ff ffaa 	bl	80004e8 <HAL_GetTick>
 8000594:	1b80      	subs	r0, r0, r6
 8000596:	280a      	cmp	r0, #10
 8000598:	d9f6      	bls.n	8000588 <ADC_Enable+0x48>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800059a:	2310      	movs	r3, #16
 800059c:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_ERROR;
 800059e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80005a0:	4313      	orrs	r3, r2
 80005a2:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80005a6:	431d      	orrs	r5, r3
 80005a8:	65a5      	str	r5, [r4, #88]	; 0x58
        return HAL_ERROR;
 80005aa:	e7d5      	b.n	8000558 <ADC_Enable+0x18>
 80005ac:	80000017 	.word	0x80000017

080005b0 <HAL_ADC_Init>:
{
 80005b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80005b2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80005b4:	2001      	movs	r0, #1
  if(hadc == NULL)
 80005b6:	2c00      	cmp	r4, #0
 80005b8:	d100      	bne.n	80005bc <HAL_ADC_Init+0xc>
 80005ba:	e0d1      	b.n	8000760 <HAL_ADC_Init+0x1b0>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80005bc:	4b69      	ldr	r3, [pc, #420]	; (8000764 <HAL_ADC_Init+0x1b4>)
 80005be:	6822      	ldr	r2, [r4, #0]
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d004      	beq.n	80005ce <HAL_ADC_Init+0x1e>
 80005c4:	21ce      	movs	r1, #206	; 0xce
 80005c6:	4868      	ldr	r0, [pc, #416]	; (8000768 <HAL_ADC_Init+0x1b8>)
 80005c8:	0049      	lsls	r1, r1, #1
 80005ca:	f002 ff68 	bl	800349e <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 80005ce:	6862      	ldr	r2, [r4, #4]
 80005d0:	4b66      	ldr	r3, [pc, #408]	; (800076c <HAL_ADC_Init+0x1bc>)
 80005d2:	4013      	ands	r3, r2
 80005d4:	d016      	beq.n	8000604 <HAL_ADC_Init+0x54>
 80005d6:	2080      	movs	r0, #128	; 0x80
 80005d8:	0051      	lsls	r1, r2, #1
 80005da:	0849      	lsrs	r1, r1, #1
 80005dc:	05c0      	lsls	r0, r0, #23
 80005de:	4281      	cmp	r1, r0
 80005e0:	d010      	beq.n	8000604 <HAL_ADC_Init+0x54>
 80005e2:	2180      	movs	r1, #128	; 0x80
 80005e4:	0609      	lsls	r1, r1, #24
 80005e6:	428a      	cmp	r2, r1
 80005e8:	d00c      	beq.n	8000604 <HAL_ADC_Init+0x54>
 80005ea:	2280      	movs	r2, #128	; 0x80
 80005ec:	0352      	lsls	r2, r2, #13
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d008      	beq.n	8000604 <HAL_ADC_Init+0x54>
 80005f2:	2280      	movs	r2, #128	; 0x80
 80005f4:	0392      	lsls	r2, r2, #14
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d004      	beq.n	8000604 <HAL_ADC_Init+0x54>
 80005fa:	219e      	movs	r1, #158	; 0x9e
 80005fc:	485a      	ldr	r0, [pc, #360]	; (8000768 <HAL_ADC_Init+0x1b8>)
 80005fe:	31ff      	adds	r1, #255	; 0xff
 8000600:	f002 ff4d 	bl	800349e <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8000604:	2318      	movs	r3, #24
 8000606:	68a2      	ldr	r2, [r4, #8]
 8000608:	439a      	bics	r2, r3
 800060a:	d004      	beq.n	8000616 <HAL_ADC_Init+0x66>
 800060c:	21cf      	movs	r1, #207	; 0xcf
 800060e:	4856      	ldr	r0, [pc, #344]	; (8000768 <HAL_ADC_Init+0x1b8>)
 8000610:	0049      	lsls	r1, r1, #1
 8000612:	f002 ff44 	bl	800349e <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8000616:	2320      	movs	r3, #32
 8000618:	68e2      	ldr	r2, [r4, #12]
 800061a:	439a      	bics	r2, r3
 800061c:	d004      	beq.n	8000628 <HAL_ADC_Init+0x78>
 800061e:	21a0      	movs	r1, #160	; 0xa0
 8000620:	4851      	ldr	r0, [pc, #324]	; (8000768 <HAL_ADC_Init+0x1b8>)
 8000622:	31ff      	adds	r1, #255	; 0xff
 8000624:	f002 ff3b 	bl	800349e <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8000628:	6923      	ldr	r3, [r4, #16]
 800062a:	3b01      	subs	r3, #1
 800062c:	2b01      	cmp	r3, #1
 800062e:	d904      	bls.n	800063a <HAL_ADC_Init+0x8a>
 8000630:	21d0      	movs	r1, #208	; 0xd0
 8000632:	484d      	ldr	r0, [pc, #308]	; (8000768 <HAL_ADC_Init+0x1b8>)
 8000634:	0049      	lsls	r1, r1, #1
 8000636:	f002 ff32 	bl	800349e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 800063a:	1c66      	adds	r6, r4, #1
 800063c:	7ff3      	ldrb	r3, [r6, #31]
 800063e:	2b01      	cmp	r3, #1
 8000640:	d904      	bls.n	800064c <HAL_ADC_Init+0x9c>
 8000642:	21a2      	movs	r1, #162	; 0xa2
 8000644:	4848      	ldr	r0, [pc, #288]	; (8000768 <HAL_ADC_Init+0x1b8>)
 8000646:	31ff      	adds	r1, #255	; 0xff
 8000648:	f002 ff29 	bl	800349e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800064c:	1ca3      	adds	r3, r4, #2
 800064e:	9301      	str	r3, [sp, #4]
 8000650:	7fdb      	ldrb	r3, [r3, #31]
 8000652:	2b01      	cmp	r3, #1
 8000654:	d904      	bls.n	8000660 <HAL_ADC_Init+0xb0>
 8000656:	21d1      	movs	r1, #209	; 0xd1
 8000658:	4843      	ldr	r0, [pc, #268]	; (8000768 <HAL_ADC_Init+0x1b8>)
 800065a:	0049      	lsls	r1, r1, #1
 800065c:	f002 ff1f 	bl	800349e <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000660:	4b43      	ldr	r3, [pc, #268]	; (8000770 <HAL_ADC_Init+0x1c0>)
 8000662:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000664:	421a      	tst	r2, r3
 8000666:	d004      	beq.n	8000672 <HAL_ADC_Init+0xc2>
 8000668:	21a4      	movs	r1, #164	; 0xa4
 800066a:	483f      	ldr	r0, [pc, #252]	; (8000768 <HAL_ADC_Init+0x1b8>)
 800066c:	31ff      	adds	r1, #255	; 0xff
 800066e:	f002 ff16 	bl	800349e <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8000672:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000674:	2240      	movs	r2, #64	; 0x40
 8000676:	0019      	movs	r1, r3
 8000678:	0018      	movs	r0, r3
 800067a:	4391      	bics	r1, r2
 800067c:	3280      	adds	r2, #128	; 0x80
 800067e:	4390      	bics	r0, r2
 8000680:	d00f      	beq.n	80006a2 <HAL_ADC_Init+0xf2>
 8000682:	2280      	movs	r2, #128	; 0x80
 8000684:	0052      	lsls	r2, r2, #1
 8000686:	4291      	cmp	r1, r2
 8000688:	d00b      	beq.n	80006a2 <HAL_ADC_Init+0xf2>
 800068a:	3280      	adds	r2, #128	; 0x80
 800068c:	4293      	cmp	r3, r2
 800068e:	d008      	beq.n	80006a2 <HAL_ADC_Init+0xf2>
 8000690:	3bc1      	subs	r3, #193	; 0xc1
 8000692:	3bff      	subs	r3, #255	; 0xff
 8000694:	2b01      	cmp	r3, #1
 8000696:	d904      	bls.n	80006a2 <HAL_ADC_Init+0xf2>
 8000698:	21d2      	movs	r1, #210	; 0xd2
 800069a:	4833      	ldr	r0, [pc, #204]	; (8000768 <HAL_ADC_Init+0x1b8>)
 800069c:	0049      	lsls	r1, r1, #1
 800069e:	f002 fefe 	bl	800349e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 80006a2:	0023      	movs	r3, r4
 80006a4:	332c      	adds	r3, #44	; 0x2c
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d904      	bls.n	80006b6 <HAL_ADC_Init+0x106>
 80006ac:	21a6      	movs	r1, #166	; 0xa6
 80006ae:	482e      	ldr	r0, [pc, #184]	; (8000768 <HAL_ADC_Init+0x1b8>)
 80006b0:	31ff      	adds	r1, #255	; 0xff
 80006b2:	f002 fef4 	bl	800349e <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 80006b6:	2204      	movs	r2, #4
 80006b8:	6963      	ldr	r3, [r4, #20]
 80006ba:	3b04      	subs	r3, #4
 80006bc:	4393      	bics	r3, r2
 80006be:	d004      	beq.n	80006ca <HAL_ADC_Init+0x11a>
 80006c0:	21d3      	movs	r1, #211	; 0xd3
 80006c2:	4829      	ldr	r0, [pc, #164]	; (8000768 <HAL_ADC_Init+0x1b8>)
 80006c4:	0049      	lsls	r1, r1, #1
 80006c6:	f002 feea 	bl	800349e <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 80006ca:	4b2a      	ldr	r3, [pc, #168]	; (8000774 <HAL_ADC_Init+0x1c4>)
 80006cc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80006ce:	421a      	tst	r2, r3
 80006d0:	d004      	beq.n	80006dc <HAL_ADC_Init+0x12c>
 80006d2:	21a8      	movs	r1, #168	; 0xa8
 80006d4:	4824      	ldr	r0, [pc, #144]	; (8000768 <HAL_ADC_Init+0x1b8>)
 80006d6:	31ff      	adds	r1, #255	; 0xff
 80006d8:	f002 fee1 	bl	800349e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 80006dc:	69a3      	ldr	r3, [r4, #24]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d904      	bls.n	80006ec <HAL_ADC_Init+0x13c>
 80006e2:	21d4      	movs	r1, #212	; 0xd4
 80006e4:	4820      	ldr	r0, [pc, #128]	; (8000768 <HAL_ADC_Init+0x1b8>)
 80006e6:	0049      	lsls	r1, r1, #1
 80006e8:	f002 fed9 	bl	800349e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerFrequencyMode));
 80006ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d904      	bls.n	80006fc <HAL_ADC_Init+0x14c>
 80006f2:	21aa      	movs	r1, #170	; 0xaa
 80006f4:	481c      	ldr	r0, [pc, #112]	; (8000768 <HAL_ADC_Init+0x1b8>)
 80006f6:	31ff      	adds	r1, #255	; 0xff
 80006f8:	f002 fed1 	bl	800349e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoPowerOff));
 80006fc:	69e3      	ldr	r3, [r4, #28]
 80006fe:	2b01      	cmp	r3, #1
 8000700:	d904      	bls.n	800070c <HAL_ADC_Init+0x15c>
 8000702:	21d5      	movs	r1, #213	; 0xd5
 8000704:	4818      	ldr	r0, [pc, #96]	; (8000768 <HAL_ADC_Init+0x1b8>)
 8000706:	0049      	lsls	r1, r1, #1
 8000708:	f002 fec9 	bl	800349e <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTime));
 800070c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800070e:	2b07      	cmp	r3, #7
 8000710:	d904      	bls.n	800071c <HAL_ADC_Init+0x16c>
 8000712:	21ac      	movs	r1, #172	; 0xac
 8000714:	4814      	ldr	r0, [pc, #80]	; (8000768 <HAL_ADC_Init+0x1b8>)
 8000716:	31ff      	adds	r1, #255	; 0xff
 8000718:	f002 fec1 	bl	800349e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));
 800071c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800071e:	2b01      	cmp	r3, #1
 8000720:	d904      	bls.n	800072c <HAL_ADC_Init+0x17c>
 8000722:	21d6      	movs	r1, #214	; 0xd6
 8000724:	4810      	ldr	r0, [pc, #64]	; (8000768 <HAL_ADC_Init+0x1b8>)
 8000726:	0049      	lsls	r1, r1, #1
 8000728:	f002 feb9 	bl	800349e <assert_failed>
  if(hadc->State == HAL_ADC_STATE_RESET)
 800072c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800072e:	2b00      	cmp	r3, #0
 8000730:	d106      	bne.n	8000740 <HAL_ADC_Init+0x190>
    hadc->Lock = HAL_UNLOCKED;
 8000732:	0022      	movs	r2, r4
 8000734:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8000736:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 8000738:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 800073a:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800073c:	f003 f92a 	bl	8003994 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000740:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000742:	06db      	lsls	r3, r3, #27
 8000744:	d404      	bmi.n	8000750 <HAL_ADC_Init+0x1a0>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000746:	2304      	movs	r3, #4
 8000748:	6822      	ldr	r2, [r4, #0]
 800074a:	6891      	ldr	r1, [r2, #8]
 800074c:	4019      	ands	r1, r3
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800074e:	d013      	beq.n	8000778 <HAL_ADC_Init+0x1c8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000750:	2310      	movs	r3, #16
 8000752:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000754:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000756:	4313      	orrs	r3, r2
 8000758:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 800075a:	2300      	movs	r3, #0
 800075c:	3450      	adds	r4, #80	; 0x50
 800075e:	7023      	strb	r3, [r4, #0]
}
 8000760:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	40012400 	.word	0x40012400
 8000768:	08003e84 	.word	0x08003e84
 800076c:	fff3ffff 	.word	0xfff3ffff
 8000770:	fffff3ff 	.word	0xfffff3ff
 8000774:	ffffefff 	.word	0xffffefff
  ADC_STATE_CLR_SET(hadc->State,
 8000778:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800077a:	486a      	ldr	r0, [pc, #424]	; (8000924 <HAL_ADC_Init+0x374>)
 800077c:	4018      	ands	r0, r3
 800077e:	2302      	movs	r3, #2
 8000780:	4303      	orrs	r3, r0
 8000782:	6563      	str	r3, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000784:	2303      	movs	r3, #3
 8000786:	6890      	ldr	r0, [r2, #8]
 8000788:	4018      	ands	r0, r3
 800078a:	4b67      	ldr	r3, [pc, #412]	; (8000928 <HAL_ADC_Init+0x378>)
 800078c:	2801      	cmp	r0, #1
 800078e:	d102      	bne.n	8000796 <HAL_ADC_Init+0x1e6>
 8000790:	6817      	ldr	r7, [r2, #0]
 8000792:	4207      	tst	r7, r0
 8000794:	d11a      	bne.n	80007cc <HAL_ADC_Init+0x21c>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000796:	2580      	movs	r5, #128	; 0x80
 8000798:	6867      	ldr	r7, [r4, #4]
 800079a:	05ed      	lsls	r5, r5, #23
 800079c:	0078      	lsls	r0, r7, #1
 800079e:	0840      	lsrs	r0, r0, #1
 80007a0:	42a8      	cmp	r0, r5
 80007a2:	d004      	beq.n	80007ae <HAL_ADC_Init+0x1fe>
 80007a4:	2080      	movs	r0, #128	; 0x80
 80007a6:	0600      	lsls	r0, r0, #24
 80007a8:	4287      	cmp	r7, r0
 80007aa:	d000      	beq.n	80007ae <HAL_ADC_Init+0x1fe>
 80007ac:	e09e      	b.n	80008ec <HAL_ADC_Init+0x33c>
 80007ae:	6910      	ldr	r0, [r2, #16]
 80007b0:	0080      	lsls	r0, r0, #2
 80007b2:	0880      	lsrs	r0, r0, #2
 80007b4:	6110      	str	r0, [r2, #16]
 80007b6:	6910      	ldr	r0, [r2, #16]
 80007b8:	4307      	orrs	r7, r0
 80007ba:	6117      	str	r7, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80007bc:	2718      	movs	r7, #24
 80007be:	68d0      	ldr	r0, [r2, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80007c0:	68a5      	ldr	r5, [r4, #8]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 80007c2:	43b8      	bics	r0, r7
 80007c4:	60d0      	str	r0, [r2, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 80007c6:	68d0      	ldr	r0, [r2, #12]
 80007c8:	4328      	orrs	r0, r5
 80007ca:	60d0      	str	r0, [r2, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	4857      	ldr	r0, [pc, #348]	; (800092c <HAL_ADC_Init+0x37c>)
 80007d0:	4002      	ands	r2, r0
 80007d2:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80007d4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80007d6:	6818      	ldr	r0, [r3, #0]
 80007d8:	0652      	lsls	r2, r2, #25
 80007da:	4302      	orrs	r2, r0
 80007dc:	601a      	str	r2, [r3, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80007de:	2380      	movs	r3, #128	; 0x80
 80007e0:	6822      	ldr	r2, [r4, #0]
 80007e2:	055b      	lsls	r3, r3, #21
 80007e4:	6890      	ldr	r0, [r2, #8]
 80007e6:	4218      	tst	r0, r3
 80007e8:	d102      	bne.n	80007f0 <HAL_ADC_Init+0x240>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80007ea:	6890      	ldr	r0, [r2, #8]
 80007ec:	4303      	orrs	r3, r0
 80007ee:	6093      	str	r3, [r2, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80007f0:	68d3      	ldr	r3, [r2, #12]
 80007f2:	484f      	ldr	r0, [pc, #316]	; (8000930 <HAL_ADC_Init+0x380>)
 80007f4:	4003      	ands	r3, r0
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80007f6:	6920      	ldr	r0, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80007f8:	60d3      	str	r3, [r2, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80007fa:	68d7      	ldr	r7, [r2, #12]
 80007fc:	68e3      	ldr	r3, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80007fe:	2802      	cmp	r0, #2
 8000800:	d100      	bne.n	8000804 <HAL_ADC_Init+0x254>
 8000802:	2104      	movs	r1, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000804:	6b25      	ldr	r5, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000806:	7ff0      	ldrb	r0, [r6, #31]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000808:	432b      	orrs	r3, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800080a:	69a5      	ldr	r5, [r4, #24]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800080c:	433b      	orrs	r3, r7
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800080e:	03ae      	lsls	r6, r5, #14
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000810:	69e5      	ldr	r5, [r4, #28]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000812:	4333      	orrs	r3, r6
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000814:	03ee      	lsls	r6, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000816:	4333      	orrs	r3, r6
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000818:	0346      	lsls	r6, r0, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800081a:	4333      	orrs	r3, r6
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800081c:	0026      	movs	r6, r4
 800081e:	362c      	adds	r6, #44	; 0x2c
 8000820:	7836      	ldrb	r6, [r6, #0]
 8000822:	0076      	lsls	r6, r6, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000824:	4333      	orrs	r3, r6
 8000826:	430b      	orrs	r3, r1
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000828:	21c2      	movs	r1, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800082a:	60d3      	str	r3, [r2, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800082c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800082e:	31ff      	adds	r1, #255	; 0xff
 8000830:	428b      	cmp	r3, r1
 8000832:	d004      	beq.n	800083e <HAL_ADC_Init+0x28e>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000834:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8000836:	68d1      	ldr	r1, [r2, #12]
 8000838:	432b      	orrs	r3, r5
 800083a:	430b      	orrs	r3, r1
 800083c:	60d3      	str	r3, [r2, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800083e:	1ca3      	adds	r3, r4, #2
 8000840:	7fdb      	ldrb	r3, [r3, #31]
 8000842:	2b01      	cmp	r3, #1
 8000844:	d106      	bne.n	8000854 <HAL_ADC_Init+0x2a4>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000846:	2800      	cmp	r0, #0
 8000848:	d15c      	bne.n	8000904 <HAL_ADC_Init+0x354>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800084a:	2380      	movs	r3, #128	; 0x80
 800084c:	68d1      	ldr	r1, [r2, #12]
 800084e:	025b      	lsls	r3, r3, #9
 8000850:	430b      	orrs	r3, r1
 8000852:	60d3      	str	r3, [r2, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8000854:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000856:	2b01      	cmp	r3, #1
 8000858:	d15c      	bne.n	8000914 <HAL_ADC_Init+0x364>
    assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversample.Ratio));
 800085a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800085c:	291c      	cmp	r1, #28
 800085e:	d805      	bhi.n	800086c <HAL_ADC_Init+0x2bc>
 8000860:	4a34      	ldr	r2, [pc, #208]	; (8000934 <HAL_ADC_Init+0x384>)
 8000862:	40ca      	lsrs	r2, r1
 8000864:	4393      	bics	r3, r2
 8000866:	b2db      	uxtb	r3, r3
 8000868:	2b00      	cmp	r3, #0
 800086a:	d004      	beq.n	8000876 <HAL_ADC_Init+0x2c6>
 800086c:	2193      	movs	r1, #147	; 0x93
 800086e:	4832      	ldr	r0, [pc, #200]	; (8000938 <HAL_ADC_Init+0x388>)
 8000870:	0089      	lsls	r1, r1, #2
 8000872:	f002 fe14 	bl	800349e <assert_failed>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversample.RightBitShift));
 8000876:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000878:	2260      	movs	r2, #96	; 0x60
 800087a:	0019      	movs	r1, r3
 800087c:	4391      	bics	r1, r2
 800087e:	d009      	beq.n	8000894 <HAL_ADC_Init+0x2e4>
 8000880:	2980      	cmp	r1, #128	; 0x80
 8000882:	d007      	beq.n	8000894 <HAL_ADC_Init+0x2e4>
 8000884:	2280      	movs	r2, #128	; 0x80
 8000886:	0052      	lsls	r2, r2, #1
 8000888:	4293      	cmp	r3, r2
 800088a:	d003      	beq.n	8000894 <HAL_ADC_Init+0x2e4>
 800088c:	492b      	ldr	r1, [pc, #172]	; (800093c <HAL_ADC_Init+0x38c>)
 800088e:	482a      	ldr	r0, [pc, #168]	; (8000938 <HAL_ADC_Init+0x388>)
 8000890:	f002 fe05 	bl	800349e <assert_failed>
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversample.TriggeredMode));
 8000894:	4b2a      	ldr	r3, [pc, #168]	; (8000940 <HAL_ADC_Init+0x390>)
 8000896:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000898:	421a      	tst	r2, r3
 800089a:	d003      	beq.n	80008a4 <HAL_ADC_Init+0x2f4>
 800089c:	4929      	ldr	r1, [pc, #164]	; (8000944 <HAL_ADC_Init+0x394>)
 800089e:	4826      	ldr	r0, [pc, #152]	; (8000938 <HAL_ADC_Init+0x388>)
 80008a0:	f002 fdfd 	bl	800349e <assert_failed>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80008a4:	6822      	ldr	r2, [r4, #0]
 80008a6:	4928      	ldr	r1, [pc, #160]	; (8000948 <HAL_ADC_Init+0x398>)
 80008a8:	6913      	ldr	r3, [r2, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80008aa:	6c60      	ldr	r0, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 80008ac:	400b      	ands	r3, r1
 80008ae:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80008b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80008b2:	6911      	ldr	r1, [r2, #16]
 80008b4:	4303      	orrs	r3, r0
                               hadc->Init.Oversample.RightBitShift             |
 80008b6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80008b8:	4303      	orrs	r3, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80008ba:	430b      	orrs	r3, r1
 80008bc:	6113      	str	r3, [r2, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80008be:	2301      	movs	r3, #1
 80008c0:	6911      	ldr	r1, [r2, #16]
 80008c2:	430b      	orrs	r3, r1
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80008c4:	6113      	str	r3, [r2, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80008c6:	2107      	movs	r1, #7
 80008c8:	6823      	ldr	r3, [r4, #0]
  ADC_CLEAR_ERRORCODE(hadc);
 80008ca:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80008cc:	695a      	ldr	r2, [r3, #20]
 80008ce:	438a      	bics	r2, r1
 80008d0:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80008d2:	695a      	ldr	r2, [r3, #20]
 80008d4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80008d6:	430a      	orrs	r2, r1
 80008d8:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 80008da:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 80008dc:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 80008de:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80008e0:	4393      	bics	r3, r2
 80008e2:	001a      	movs	r2, r3
 80008e4:	2301      	movs	r3, #1
 80008e6:	4313      	orrs	r3, r2
 80008e8:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 80008ea:	e739      	b.n	8000760 <HAL_ADC_Init+0x1b0>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80008ec:	6910      	ldr	r0, [r2, #16]
 80008ee:	4d17      	ldr	r5, [pc, #92]	; (800094c <HAL_ADC_Init+0x39c>)
 80008f0:	0080      	lsls	r0, r0, #2
 80008f2:	0880      	lsrs	r0, r0, #2
 80008f4:	6110      	str	r0, [r2, #16]
 80008f6:	6818      	ldr	r0, [r3, #0]
 80008f8:	4028      	ands	r0, r5
 80008fa:	6018      	str	r0, [r3, #0]
 80008fc:	6818      	ldr	r0, [r3, #0]
 80008fe:	4307      	orrs	r7, r0
 8000900:	601f      	str	r7, [r3, #0]
 8000902:	e75b      	b.n	80007bc <HAL_ADC_Init+0x20c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000904:	2120      	movs	r1, #32
 8000906:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8000908:	4301      	orrs	r1, r0
 800090a:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800090c:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800090e:	430b      	orrs	r3, r1
 8000910:	65a3      	str	r3, [r4, #88]	; 0x58
 8000912:	e79f      	b.n	8000854 <HAL_ADC_Init+0x2a4>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000914:	2101      	movs	r1, #1
 8000916:	6913      	ldr	r3, [r2, #16]
 8000918:	420b      	tst	r3, r1
 800091a:	d0d4      	beq.n	80008c6 <HAL_ADC_Init+0x316>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 800091c:	6913      	ldr	r3, [r2, #16]
 800091e:	438b      	bics	r3, r1
 8000920:	e7d0      	b.n	80008c4 <HAL_ADC_Init+0x314>
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	fffffefd 	.word	0xfffffefd
 8000928:	40012708 	.word	0x40012708
 800092c:	fdffffff 	.word	0xfdffffff
 8000930:	fffe0219 	.word	0xfffe0219
 8000934:	11111111 	.word	0x11111111
 8000938:	08003e84 	.word	0x08003e84
 800093c:	0000024d 	.word	0x0000024d
 8000940:	fffffdff 	.word	0xfffffdff
 8000944:	0000024e 	.word	0x0000024e
 8000948:	fffffc03 	.word	0xfffffc03
 800094c:	ffc3ffff 	.word	0xffc3ffff

08000950 <HAL_ADC_Start_DMA>:
{
 8000950:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000952:	4b24      	ldr	r3, [pc, #144]	; (80009e4 <HAL_ADC_Start_DMA+0x94>)
{
 8000954:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000956:	6802      	ldr	r2, [r0, #0]
{
 8000958:	0004      	movs	r4, r0
 800095a:	000f      	movs	r7, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800095c:	429a      	cmp	r2, r3
 800095e:	d003      	beq.n	8000968 <HAL_ADC_Start_DMA+0x18>
 8000960:	4921      	ldr	r1, [pc, #132]	; (80009e8 <HAL_ADC_Start_DMA+0x98>)
 8000962:	4822      	ldr	r0, [pc, #136]	; (80009ec <HAL_ADC_Start_DMA+0x9c>)
 8000964:	f002 fd9b 	bl	800349e <assert_failed>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000968:	6823      	ldr	r3, [r4, #0]
    tmp_hal_status = HAL_BUSY;
 800096a:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	075b      	lsls	r3, r3, #29
 8000970:	d430      	bmi.n	80009d4 <HAL_ADC_Start_DMA+0x84>
    __HAL_LOCK(hadc);
 8000972:	0026      	movs	r6, r4
 8000974:	3650      	adds	r6, #80	; 0x50
 8000976:	7833      	ldrb	r3, [r6, #0]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d02b      	beq.n	80009d4 <HAL_ADC_Start_DMA+0x84>
 800097c:	2301      	movs	r3, #1
 800097e:	7033      	strb	r3, [r6, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000980:	69e3      	ldr	r3, [r4, #28]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d127      	bne.n	80009d6 <HAL_ADC_Start_DMA+0x86>
      ADC_STATE_CLR_SET(hadc->State,
 8000986:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000988:	4a19      	ldr	r2, [pc, #100]	; (80009f0 <HAL_ADC_Start_DMA+0xa0>)
      ADC_CLEAR_ERRORCODE(hadc);
 800098a:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 800098c:	401a      	ands	r2, r3
 800098e:	2380      	movs	r3, #128	; 0x80
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	4313      	orrs	r3, r2
 8000994:	6563      	str	r3, [r4, #84]	; 0x54
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000996:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8000998:	4b16      	ldr	r3, [pc, #88]	; (80009f4 <HAL_ADC_Start_DMA+0xa4>)
      ADC_CLEAR_ERRORCODE(hadc);
 800099a:	65a5      	str	r5, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 800099c:	7035      	strb	r5, [r6, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800099e:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80009a0:	4b15      	ldr	r3, [pc, #84]	; (80009f8 <HAL_ADC_Start_DMA+0xa8>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80009a2:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80009a4:	6303      	str	r3, [r0, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80009a6:	4b15      	ldr	r3, [pc, #84]	; (80009fc <HAL_ADC_Start_DMA+0xac>)
 80009a8:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80009aa:	231c      	movs	r3, #28
 80009ac:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80009ae:	684a      	ldr	r2, [r1, #4]
 80009b0:	3b0c      	subs	r3, #12
 80009b2:	4313      	orrs	r3, r2
 80009b4:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80009b6:	2301      	movs	r3, #1
 80009b8:	68ca      	ldr	r2, [r1, #12]
 80009ba:	4313      	orrs	r3, r2
 80009bc:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80009be:	003a      	movs	r2, r7
 80009c0:	3140      	adds	r1, #64	; 0x40
 80009c2:	9b01      	ldr	r3, [sp, #4]
 80009c4:	f000 faf8 	bl	8000fb8 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80009c8:	2304      	movs	r3, #4
 80009ca:	0028      	movs	r0, r5
 80009cc:	6822      	ldr	r2, [r4, #0]
 80009ce:	6891      	ldr	r1, [r2, #8]
 80009d0:	430b      	orrs	r3, r1
 80009d2:	6093      	str	r3, [r2, #8]
}
 80009d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80009d6:	0020      	movs	r0, r4
 80009d8:	f7ff fdb2 	bl	8000540 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80009dc:	2800      	cmp	r0, #0
 80009de:	d1f9      	bne.n	80009d4 <HAL_ADC_Start_DMA+0x84>
 80009e0:	e7d1      	b.n	8000986 <HAL_ADC_Start_DMA+0x36>
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	40012400 	.word	0x40012400
 80009e8:	000005d9 	.word	0x000005d9
 80009ec:	08003e84 	.word	0x08003e84
 80009f0:	fffff0fe 	.word	0xfffff0fe
 80009f4:	08000a05 	.word	0x08000a05
 80009f8:	08000a77 	.word	0x08000a77
 80009fc:	08000a85 	.word	0x08000a85

08000a00 <HAL_ADC_ConvCpltCallback>:
 8000a00:	4770      	bx	lr
	...

08000a04 <ADC_DMAConvCplt>:
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000a04:	2250      	movs	r2, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000a06:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8000a08:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000a0a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8000a0c:	4211      	tst	r1, r2
 8000a0e:	d12b      	bne.n	8000a68 <ADC_DMAConvCplt+0x64>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000a10:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8000a12:	32b1      	adds	r2, #177	; 0xb1
 8000a14:	32ff      	adds	r2, #255	; 0xff
 8000a16:	430a      	orrs	r2, r1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000a18:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000a1a:	655a      	str	r2, [r3, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000a1c:	681a      	ldr	r2, [r3, #0]
 8000a1e:	0109      	lsls	r1, r1, #4
 8000a20:	68d0      	ldr	r0, [r2, #12]
 8000a22:	4208      	tst	r0, r1
 8000a24:	d113      	bne.n	8000a4e <ADC_DMAConvCplt+0x4a>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000a26:	1c59      	adds	r1, r3, #1
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000a28:	7fc9      	ldrb	r1, [r1, #31]
 8000a2a:	2900      	cmp	r1, #0
 8000a2c:	d10f      	bne.n	8000a4e <ADC_DMAConvCplt+0x4a>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000a2e:	6811      	ldr	r1, [r2, #0]
 8000a30:	0709      	lsls	r1, r1, #28
 8000a32:	d50c      	bpl.n	8000a4e <ADC_DMAConvCplt+0x4a>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000a34:	6891      	ldr	r1, [r2, #8]
 8000a36:	0749      	lsls	r1, r1, #29
 8000a38:	d40d      	bmi.n	8000a56 <ADC_DMAConvCplt+0x52>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000a3a:	200c      	movs	r0, #12
 8000a3c:	6851      	ldr	r1, [r2, #4]
 8000a3e:	4381      	bics	r1, r0
 8000a40:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8000a42:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000a44:	490a      	ldr	r1, [pc, #40]	; (8000a70 <ADC_DMAConvCplt+0x6c>)
 8000a46:	4011      	ands	r1, r2
 8000a48:	2201      	movs	r2, #1
 8000a4a:	430a      	orrs	r2, r1
 8000a4c:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f7ff ffd6 	bl	8000a00 <HAL_ADC_ConvCpltCallback>
}
 8000a54:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a56:	2220      	movs	r2, #32
 8000a58:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	655a      	str	r2, [r3, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a5e:	2201      	movs	r2, #1
 8000a60:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8000a62:	430a      	orrs	r2, r1
 8000a64:	659a      	str	r2, [r3, #88]	; 0x58
 8000a66:	e7f2      	b.n	8000a4e <ADC_DMAConvCplt+0x4a>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a6c:	4798      	blx	r3
}
 8000a6e:	e7f1      	b.n	8000a54 <ADC_DMAConvCplt+0x50>
 8000a70:	fffffefe 	.word	0xfffffefe

08000a74 <HAL_ADC_ConvHalfCpltCallback>:
 8000a74:	4770      	bx	lr

08000a76 <ADC_DMAHalfConvCplt>:
{
 8000a76:	b510      	push	{r4, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000a78:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000a7a:	f7ff fffb 	bl	8000a74 <HAL_ADC_ConvHalfCpltCallback>
}
 8000a7e:	bd10      	pop	{r4, pc}

08000a80 <HAL_ADC_LevelOutOfWindowCallback>:
 8000a80:	4770      	bx	lr

08000a82 <HAL_ADC_ErrorCallback>:
}
 8000a82:	4770      	bx	lr

08000a84 <ADC_DMAError>:
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000a84:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000a86:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8000a88:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000a8a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	6543      	str	r3, [r0, #84]	; 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000a90:	2304      	movs	r3, #4
 8000a92:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8000a94:	4313      	orrs	r3, r2
 8000a96:	6583      	str	r3, [r0, #88]	; 0x58
  HAL_ADC_ErrorCallback(hadc); 
 8000a98:	f7ff fff3 	bl	8000a82 <HAL_ADC_ErrorCallback>
}
 8000a9c:	bd10      	pop	{r4, pc}
	...

08000aa0 <HAL_ADC_IRQHandler>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000aa0:	4b44      	ldr	r3, [pc, #272]	; (8000bb4 <HAL_ADC_IRQHandler+0x114>)
 8000aa2:	6802      	ldr	r2, [r0, #0]
{
 8000aa4:	b570      	push	{r4, r5, r6, lr}
 8000aa6:	0004      	movs	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	d003      	beq.n	8000ab4 <HAL_ADC_IRQHandler+0x14>
 8000aac:	4942      	ldr	r1, [pc, #264]	; (8000bb8 <HAL_ADC_IRQHandler+0x118>)
 8000aae:	4843      	ldr	r0, [pc, #268]	; (8000bbc <HAL_ADC_IRQHandler+0x11c>)
 8000ab0:	f002 fcf5 	bl	800349e <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000ab4:	1c65      	adds	r5, r4, #1
 8000ab6:	7feb      	ldrb	r3, [r5, #31]
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d903      	bls.n	8000ac4 <HAL_ADC_IRQHandler+0x24>
 8000abc:	4940      	ldr	r1, [pc, #256]	; (8000bc0 <HAL_ADC_IRQHandler+0x120>)
 8000abe:	483f      	ldr	r0, [pc, #252]	; (8000bbc <HAL_ADC_IRQHandler+0x11c>)
 8000ac0:	f002 fced 	bl	800349e <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8000ac4:	2204      	movs	r2, #4
 8000ac6:	6963      	ldr	r3, [r4, #20]
 8000ac8:	3b04      	subs	r3, #4
 8000aca:	4393      	bics	r3, r2
 8000acc:	d003      	beq.n	8000ad6 <HAL_ADC_IRQHandler+0x36>
 8000ace:	493d      	ldr	r1, [pc, #244]	; (8000bc4 <HAL_ADC_IRQHandler+0x124>)
 8000ad0:	483a      	ldr	r0, [pc, #232]	; (8000bbc <HAL_ADC_IRQHandler+0x11c>)
 8000ad2:	f002 fce4 	bl	800349e <assert_failed>
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000ad6:	2204      	movs	r2, #4
 8000ad8:	6823      	ldr	r3, [r4, #0]
 8000ada:	6819      	ldr	r1, [r3, #0]
 8000adc:	4211      	tst	r1, r2
 8000ade:	d002      	beq.n	8000ae6 <HAL_ADC_IRQHandler+0x46>
 8000ae0:	6859      	ldr	r1, [r3, #4]
 8000ae2:	4211      	tst	r1, r2
 8000ae4:	d106      	bne.n	8000af4 <HAL_ADC_IRQHandler+0x54>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000ae6:	2208      	movs	r2, #8
 8000ae8:	6819      	ldr	r1, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000aea:	4211      	tst	r1, r2
 8000aec:	d02b      	beq.n	8000b46 <HAL_ADC_IRQHandler+0xa6>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000aee:	6859      	ldr	r1, [r3, #4]
 8000af0:	4211      	tst	r1, r2
 8000af2:	d028      	beq.n	8000b46 <HAL_ADC_IRQHandler+0xa6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000af4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000af6:	06d2      	lsls	r2, r2, #27
 8000af8:	d404      	bmi.n	8000b04 <HAL_ADC_IRQHandler+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000afa:	2280      	movs	r2, #128	; 0x80
 8000afc:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8000afe:	0092      	lsls	r2, r2, #2
 8000b00:	430a      	orrs	r2, r1
 8000b02:	6562      	str	r2, [r4, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b04:	22c0      	movs	r2, #192	; 0xc0
 8000b06:	68d9      	ldr	r1, [r3, #12]
 8000b08:	0112      	lsls	r2, r2, #4
 8000b0a:	4211      	tst	r1, r2
 8000b0c:	d112      	bne.n	8000b34 <HAL_ADC_IRQHandler+0x94>
 8000b0e:	7fea      	ldrb	r2, [r5, #31]
 8000b10:	2a00      	cmp	r2, #0
 8000b12:	d10f      	bne.n	8000b34 <HAL_ADC_IRQHandler+0x94>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	0712      	lsls	r2, r2, #28
 8000b18:	d50c      	bpl.n	8000b34 <HAL_ADC_IRQHandler+0x94>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000b1a:	689a      	ldr	r2, [r3, #8]
 8000b1c:	0752      	lsls	r2, r2, #29
 8000b1e:	d43f      	bmi.n	8000ba0 <HAL_ADC_IRQHandler+0x100>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000b20:	210c      	movs	r1, #12
 8000b22:	685a      	ldr	r2, [r3, #4]
 8000b24:	438a      	bics	r2, r1
 8000b26:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8000b28:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000b2a:	4a27      	ldr	r2, [pc, #156]	; (8000bc8 <HAL_ADC_IRQHandler+0x128>)
 8000b2c:	401a      	ands	r2, r3
 8000b2e:	2301      	movs	r3, #1
 8000b30:	4313      	orrs	r3, r2
 8000b32:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8000b34:	0020      	movs	r0, r4
 8000b36:	f7ff ff63 	bl	8000a00 <HAL_ADC_ConvCpltCallback>
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 8000b3a:	69a3      	ldr	r3, [r4, #24]
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d002      	beq.n	8000b46 <HAL_ADC_IRQHandler+0xa6>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000b40:	220c      	movs	r2, #12
 8000b42:	6823      	ldr	r3, [r4, #0]
 8000b44:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000b46:	2580      	movs	r5, #128	; 0x80
 8000b48:	6823      	ldr	r3, [r4, #0]
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	422a      	tst	r2, r5
 8000b4e:	d00c      	beq.n	8000b6a <HAL_ADC_IRQHandler+0xca>
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	422b      	tst	r3, r5
 8000b54:	d009      	beq.n	8000b6a <HAL_ADC_IRQHandler+0xca>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000b56:	2380      	movs	r3, #128	; 0x80
 8000b58:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000b5a:	025b      	lsls	r3, r3, #9
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000b60:	0020      	movs	r0, r4
 8000b62:	f7ff ff8d 	bl	8000a80 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000b66:	6823      	ldr	r3, [r4, #0]
 8000b68:	601d      	str	r5, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8000b6a:	2210      	movs	r2, #16
 8000b6c:	6823      	ldr	r3, [r4, #0]
 8000b6e:	6819      	ldr	r1, [r3, #0]
 8000b70:	4211      	tst	r1, r2
 8000b72:	d014      	beq.n	8000b9e <HAL_ADC_IRQHandler+0xfe>
 8000b74:	6859      	ldr	r1, [r3, #4]
 8000b76:	4211      	tst	r1, r2
 8000b78:	d011      	beq.n	8000b9e <HAL_ADC_IRQHandler+0xfe>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000b7a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000b7c:	2a00      	cmp	r2, #0
 8000b7e:	d002      	beq.n	8000b86 <HAL_ADC_IRQHandler+0xe6>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8000b80:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000b82:	07d2      	lsls	r2, r2, #31
 8000b84:	d508      	bpl.n	8000b98 <HAL_ADC_IRQHandler+0xf8>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000b86:	2202      	movs	r2, #2
 8000b88:	6da1      	ldr	r1, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8000b8a:	0020      	movs	r0, r4
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000b8c:	430a      	orrs	r2, r1
 8000b8e:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000b90:	2210      	movs	r2, #16
 8000b92:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8000b94:	f7ff ff75 	bl	8000a82 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000b98:	2210      	movs	r2, #16
 8000b9a:	6823      	ldr	r3, [r4, #0]
 8000b9c:	601a      	str	r2, [r3, #0]
}
 8000b9e:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ba0:	2320      	movs	r3, #32
 8000ba2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ba8:	2301      	movs	r3, #1
 8000baa:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8000bac:	4313      	orrs	r3, r2
 8000bae:	65a3      	str	r3, [r4, #88]	; 0x58
 8000bb0:	e7c0      	b.n	8000b34 <HAL_ADC_IRQHandler+0x94>
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	40012400 	.word	0x40012400
 8000bb8:	00000694 	.word	0x00000694
 8000bbc:	08003e84 	.word	0x08003e84
 8000bc0:	00000695 	.word	0x00000695
 8000bc4:	00000696 	.word	0x00000696
 8000bc8:	fffffefe 	.word	0xfffffefe

08000bcc <HAL_ADC_ConfigChannel>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000bcc:	4b4b      	ldr	r3, [pc, #300]	; (8000cfc <HAL_ADC_ConfigChannel+0x130>)
 8000bce:	6802      	ldr	r2, [r0, #0]
{
 8000bd0:	b570      	push	{r4, r5, r6, lr}
 8000bd2:	0005      	movs	r5, r0
 8000bd4:	000c      	movs	r4, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d003      	beq.n	8000be2 <HAL_ADC_ConfigChannel+0x16>
 8000bda:	4949      	ldr	r1, [pc, #292]	; (8000d00 <HAL_ADC_ConfigChannel+0x134>)
 8000bdc:	4849      	ldr	r0, [pc, #292]	; (8000d04 <HAL_ADC_ConfigChannel+0x138>)
 8000bde:	f002 fc5e 	bl	800349e <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8000be2:	6823      	ldr	r3, [r4, #0]
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d036      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000be8:	4a47      	ldr	r2, [pc, #284]	; (8000d08 <HAL_ADC_ConfigChannel+0x13c>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d033      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000bee:	4a47      	ldr	r2, [pc, #284]	; (8000d0c <HAL_ADC_ConfigChannel+0x140>)
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d030      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000bf4:	4a46      	ldr	r2, [pc, #280]	; (8000d10 <HAL_ADC_ConfigChannel+0x144>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d02d      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000bfa:	4a46      	ldr	r2, [pc, #280]	; (8000d14 <HAL_ADC_ConfigChannel+0x148>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d02a      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c00:	4a45      	ldr	r2, [pc, #276]	; (8000d18 <HAL_ADC_ConfigChannel+0x14c>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d027      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c06:	4a45      	ldr	r2, [pc, #276]	; (8000d1c <HAL_ADC_ConfigChannel+0x150>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d024      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c0c:	4a44      	ldr	r2, [pc, #272]	; (8000d20 <HAL_ADC_ConfigChannel+0x154>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d021      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c12:	4a44      	ldr	r2, [pc, #272]	; (8000d24 <HAL_ADC_ConfigChannel+0x158>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d01e      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c18:	4a43      	ldr	r2, [pc, #268]	; (8000d28 <HAL_ADC_ConfigChannel+0x15c>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d01b      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c1e:	4a43      	ldr	r2, [pc, #268]	; (8000d2c <HAL_ADC_ConfigChannel+0x160>)
 8000c20:	4293      	cmp	r3, r2
 8000c22:	d018      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c24:	4a42      	ldr	r2, [pc, #264]	; (8000d30 <HAL_ADC_ConfigChannel+0x164>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d015      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c2a:	4a42      	ldr	r2, [pc, #264]	; (8000d34 <HAL_ADC_ConfigChannel+0x168>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d012      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c30:	4a41      	ldr	r2, [pc, #260]	; (8000d38 <HAL_ADC_ConfigChannel+0x16c>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d00f      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c36:	4a41      	ldr	r2, [pc, #260]	; (8000d3c <HAL_ADC_ConfigChannel+0x170>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d00c      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c3c:	4a40      	ldr	r2, [pc, #256]	; (8000d40 <HAL_ADC_ConfigChannel+0x174>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d009      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c42:	4a40      	ldr	r2, [pc, #256]	; (8000d44 <HAL_ADC_ConfigChannel+0x178>)
 8000c44:	4293      	cmp	r3, r2
 8000c46:	d006      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c48:	4a3f      	ldr	r2, [pc, #252]	; (8000d48 <HAL_ADC_ConfigChannel+0x17c>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d003      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x8a>
 8000c4e:	493f      	ldr	r1, [pc, #252]	; (8000d4c <HAL_ADC_ConfigChannel+0x180>)
 8000c50:	482c      	ldr	r0, [pc, #176]	; (8000d04 <HAL_ADC_ConfigChannel+0x138>)
 8000c52:	f002 fc24 	bl	800349e <assert_failed>
  assert_param(IS_ADC_RANK(sConfig->Rank));
 8000c56:	6863      	ldr	r3, [r4, #4]
 8000c58:	4a3d      	ldr	r2, [pc, #244]	; (8000d50 <HAL_ADC_ConfigChannel+0x184>)
 8000c5a:	189b      	adds	r3, r3, r2
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d904      	bls.n	8000c6a <HAL_ADC_ConfigChannel+0x9e>
 8000c60:	21f0      	movs	r1, #240	; 0xf0
 8000c62:	4828      	ldr	r0, [pc, #160]	; (8000d04 <HAL_ADC_ConfigChannel+0x138>)
 8000c64:	00c9      	lsls	r1, r1, #3
 8000c66:	f002 fc1a 	bl	800349e <assert_failed>
  __HAL_LOCK(hadc);
 8000c6a:	002e      	movs	r6, r5
 8000c6c:	3650      	adds	r6, #80	; 0x50
 8000c6e:	7833      	ldrb	r3, [r6, #0]
 8000c70:	2002      	movs	r0, #2
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d00b      	beq.n	8000c8e <HAL_ADC_ConfigChannel+0xc2>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8000c76:	682a      	ldr	r2, [r5, #0]
  __HAL_LOCK(hadc);
 8000c78:	3801      	subs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8000c7a:	6893      	ldr	r3, [r2, #8]
  __HAL_LOCK(hadc);
 8000c7c:	7030      	strb	r0, [r6, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8000c7e:	075b      	lsls	r3, r3, #29
 8000c80:	d506      	bpl.n	8000c90 <HAL_ADC_ConfigChannel+0xc4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c82:	2320      	movs	r3, #32
 8000c84:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000c86:	4313      	orrs	r3, r2
 8000c88:	656b      	str	r3, [r5, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	7033      	strb	r3, [r6, #0]
}
 8000c8e:	bd70      	pop	{r4, r5, r6, pc}
 8000c90:	2080      	movs	r0, #128	; 0x80
  if (sConfig->Rank != ADC_RANK_NONE)
 8000c92:	4930      	ldr	r1, [pc, #192]	; (8000d54 <HAL_ADC_ConfigChannel+0x188>)
 8000c94:	6865      	ldr	r5, [r4, #4]
 8000c96:	6823      	ldr	r3, [r4, #0]
 8000c98:	02c0      	lsls	r0, r0, #11
 8000c9a:	428d      	cmp	r5, r1
 8000c9c:	d01b      	beq.n	8000cd6 <HAL_ADC_ConfigChannel+0x10a>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8000c9e:	6a95      	ldr	r5, [r2, #40]	; 0x28
 8000ca0:	0359      	lsls	r1, r3, #13
 8000ca2:	0b49      	lsrs	r1, r1, #13
 8000ca4:	4329      	orrs	r1, r5
 8000ca6:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8000ca8:	4203      	tst	r3, r0
 8000caa:	d008      	beq.n	8000cbe <HAL_ADC_ConfigChannel+0xf2>
      ADC->CCR |= ADC_CCR_TSEN;   
 8000cac:	2380      	movs	r3, #128	; 0x80
 8000cae:	4a2a      	ldr	r2, [pc, #168]	; (8000d58 <HAL_ADC_ConfigChannel+0x18c>)
 8000cb0:	041b      	lsls	r3, r3, #16
 8000cb2:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8000cb4:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;   
 8000cb6:	430b      	orrs	r3, r1
 8000cb8:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8000cba:	f7ff fc2b 	bl	8000514 <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8000cbe:	6823      	ldr	r3, [r4, #0]
 8000cc0:	039b      	lsls	r3, r3, #14
 8000cc2:	d505      	bpl.n	8000cd0 <HAL_ADC_ConfigChannel+0x104>
      ADC->CCR |= ADC_CCR_VREFEN;   
 8000cc4:	2380      	movs	r3, #128	; 0x80
 8000cc6:	4a24      	ldr	r2, [pc, #144]	; (8000d58 <HAL_ADC_ConfigChannel+0x18c>)
 8000cc8:	03db      	lsls	r3, r3, #15
 8000cca:	6811      	ldr	r1, [r2, #0]
 8000ccc:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8000cce:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	7030      	strb	r0, [r6, #0]
  return HAL_OK;
 8000cd4:	e7db      	b.n	8000c8e <HAL_ADC_ConfigChannel+0xc2>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8000cd6:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8000cd8:	035c      	lsls	r4, r3, #13
 8000cda:	0b64      	lsrs	r4, r4, #13
 8000cdc:	43a1      	bics	r1, r4
 8000cde:	6291      	str	r1, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8000ce0:	4203      	tst	r3, r0
 8000ce2:	d004      	beq.n	8000cee <HAL_ADC_ConfigChannel+0x122>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8000ce4:	491c      	ldr	r1, [pc, #112]	; (8000d58 <HAL_ADC_ConfigChannel+0x18c>)
 8000ce6:	481d      	ldr	r0, [pc, #116]	; (8000d5c <HAL_ADC_ConfigChannel+0x190>)
 8000ce8:	680a      	ldr	r2, [r1, #0]
 8000cea:	4002      	ands	r2, r0
 8000cec:	600a      	str	r2, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8000cee:	039b      	lsls	r3, r3, #14
 8000cf0:	d5ee      	bpl.n	8000cd0 <HAL_ADC_ConfigChannel+0x104>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8000cf2:	4a19      	ldr	r2, [pc, #100]	; (8000d58 <HAL_ADC_ConfigChannel+0x18c>)
 8000cf4:	491a      	ldr	r1, [pc, #104]	; (8000d60 <HAL_ADC_ConfigChannel+0x194>)
 8000cf6:	6813      	ldr	r3, [r2, #0]
 8000cf8:	400b      	ands	r3, r1
 8000cfa:	e7e8      	b.n	8000cce <HAL_ADC_ConfigChannel+0x102>
 8000cfc:	40012400 	.word	0x40012400
 8000d00:	0000077e 	.word	0x0000077e
 8000d04:	08003e84 	.word	0x08003e84
 8000d08:	04000002 	.word	0x04000002
 8000d0c:	08000004 	.word	0x08000004
 8000d10:	0c000008 	.word	0x0c000008
 8000d14:	10000010 	.word	0x10000010
 8000d18:	14000020 	.word	0x14000020
 8000d1c:	18000040 	.word	0x18000040
 8000d20:	1c000080 	.word	0x1c000080
 8000d24:	20000100 	.word	0x20000100
 8000d28:	24000200 	.word	0x24000200
 8000d2c:	28000400 	.word	0x28000400
 8000d30:	2c000800 	.word	0x2c000800
 8000d34:	30001000 	.word	0x30001000
 8000d38:	34002000 	.word	0x34002000
 8000d3c:	38004000 	.word	0x38004000
 8000d40:	3c008000 	.word	0x3c008000
 8000d44:	48040000 	.word	0x48040000
 8000d48:	44020000 	.word	0x44020000
 8000d4c:	0000077f 	.word	0x0000077f
 8000d50:	fffff000 	.word	0xfffff000
 8000d54:	00001001 	.word	0x00001001
 8000d58:	40012708 	.word	0x40012708
 8000d5c:	ff7fffff 	.word	0xff7fffff
 8000d60:	ffbfffff 	.word	0xffbfffff

08000d64 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d64:	b570      	push	{r4, r5, r6, lr}
 8000d66:	0004      	movs	r4, r0
 8000d68:	000d      	movs	r5, r1
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8000d6a:	2903      	cmp	r1, #3
 8000d6c:	d903      	bls.n	8000d76 <HAL_NVIC_SetPriority+0x12>
 8000d6e:	2187      	movs	r1, #135	; 0x87
 8000d70:	4816      	ldr	r0, [pc, #88]	; (8000dcc <HAL_NVIC_SetPriority+0x68>)
 8000d72:	f002 fb94 	bl	800349e <assert_failed>
 8000d76:	01a9      	lsls	r1, r5, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000d78:	2c00      	cmp	r4, #0
 8000d7a:	da14      	bge.n	8000da6 <HAL_NVIC_SetPriority+0x42>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d7c:	230f      	movs	r3, #15
 8000d7e:	b2e4      	uxtb	r4, r4
 8000d80:	4023      	ands	r3, r4
 8000d82:	3b08      	subs	r3, #8
 8000d84:	4a12      	ldr	r2, [pc, #72]	; (8000dd0 <HAL_NVIC_SetPriority+0x6c>)
 8000d86:	089b      	lsrs	r3, r3, #2
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	189b      	adds	r3, r3, r2
 8000d8c:	2203      	movs	r2, #3
 8000d8e:	4014      	ands	r4, r2
 8000d90:	4094      	lsls	r4, r2
 8000d92:	32fc      	adds	r2, #252	; 0xfc
 8000d94:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d96:	400a      	ands	r2, r1
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d98:	40a5      	lsls	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d9a:	40a2      	lsls	r2, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d9c:	69d8      	ldr	r0, [r3, #28]
 8000d9e:	43a8      	bics	r0, r5
 8000da0:	4302      	orrs	r2, r0
 8000da2:	61da      	str	r2, [r3, #28]
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000da4:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000da6:	2503      	movs	r5, #3
 8000da8:	08a3      	lsrs	r3, r4, #2
 8000daa:	402c      	ands	r4, r5
 8000dac:	40ac      	lsls	r4, r5
 8000dae:	35fc      	adds	r5, #252	; 0xfc
 8000db0:	002e      	movs	r6, r5
 8000db2:	4a08      	ldr	r2, [pc, #32]	; (8000dd4 <HAL_NVIC_SetPriority+0x70>)
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	189b      	adds	r3, r3, r2
 8000db8:	22c0      	movs	r2, #192	; 0xc0
 8000dba:	40a6      	lsls	r6, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dbc:	4029      	ands	r1, r5
 8000dbe:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dc0:	0092      	lsls	r2, r2, #2
 8000dc2:	5898      	ldr	r0, [r3, r2]
 8000dc4:	43b0      	bics	r0, r6
 8000dc6:	4301      	orrs	r1, r0
 8000dc8:	5099      	str	r1, [r3, r2]
 8000dca:	e7eb      	b.n	8000da4 <HAL_NVIC_SetPriority+0x40>
 8000dcc:	08003ebc 	.word	0x08003ebc
 8000dd0:	e000ed00 	.word	0xe000ed00
 8000dd4:	e000e100 	.word	0xe000e100

08000dd8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd8:	b510      	push	{r4, lr}
 8000dda:	1e04      	subs	r4, r0, #0
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8000ddc:	da03      	bge.n	8000de6 <HAL_NVIC_EnableIRQ+0xe>
 8000dde:	2197      	movs	r1, #151	; 0x97
 8000de0:	4804      	ldr	r0, [pc, #16]	; (8000df4 <HAL_NVIC_EnableIRQ+0x1c>)
 8000de2:	f002 fb5c 	bl	800349e <assert_failed>
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000de6:	231f      	movs	r3, #31
 8000de8:	401c      	ands	r4, r3
 8000dea:	3b1e      	subs	r3, #30
 8000dec:	40a3      	lsls	r3, r4
 8000dee:	4a02      	ldr	r2, [pc, #8]	; (8000df8 <HAL_NVIC_EnableIRQ+0x20>)
 8000df0:	6013      	str	r3, [r2, #0]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000df2:	bd10      	pop	{r4, pc}
 8000df4:	08003ebc 	.word	0x08003ebc
 8000df8:	e000e100 	.word	0xe000e100

08000dfc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dfc:	4a09      	ldr	r2, [pc, #36]	; (8000e24 <HAL_SYSTICK_Config+0x28>)
 8000dfe:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e00:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d80d      	bhi.n	8000e22 <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e06:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e08:	4a07      	ldr	r2, [pc, #28]	; (8000e28 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e0a:	4808      	ldr	r0, [pc, #32]	; (8000e2c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e0c:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e0e:	6a03      	ldr	r3, [r0, #32]
 8000e10:	0609      	lsls	r1, r1, #24
 8000e12:	021b      	lsls	r3, r3, #8
 8000e14:	0a1b      	lsrs	r3, r3, #8
 8000e16:	430b      	orrs	r3, r1
 8000e18:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e1a:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1c:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e1e:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e20:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e22:	4770      	bx	lr
 8000e24:	00ffffff 	.word	0x00ffffff
 8000e28:	e000e010 	.word	0xe000e010
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e32:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8000e34:	2001      	movs	r0, #1
  if(hdma == NULL)
 8000e36:	2c00      	cmp	r4, #0
 8000e38:	d100      	bne.n	8000e3c <HAL_DMA_Init+0xc>
 8000e3a:	e09e      	b.n	8000f7a <HAL_DMA_Init+0x14a>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8000e3c:	6823      	ldr	r3, [r4, #0]
 8000e3e:	4a4f      	ldr	r2, [pc, #316]	; (8000f7c <HAL_DMA_Init+0x14c>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d015      	beq.n	8000e70 <HAL_DMA_Init+0x40>
 8000e44:	4a4e      	ldr	r2, [pc, #312]	; (8000f80 <HAL_DMA_Init+0x150>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d012      	beq.n	8000e70 <HAL_DMA_Init+0x40>
 8000e4a:	4a4e      	ldr	r2, [pc, #312]	; (8000f84 <HAL_DMA_Init+0x154>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d00f      	beq.n	8000e70 <HAL_DMA_Init+0x40>
 8000e50:	4a4d      	ldr	r2, [pc, #308]	; (8000f88 <HAL_DMA_Init+0x158>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d00c      	beq.n	8000e70 <HAL_DMA_Init+0x40>
 8000e56:	4a4d      	ldr	r2, [pc, #308]	; (8000f8c <HAL_DMA_Init+0x15c>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d009      	beq.n	8000e70 <HAL_DMA_Init+0x40>
 8000e5c:	4a4c      	ldr	r2, [pc, #304]	; (8000f90 <HAL_DMA_Init+0x160>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d006      	beq.n	8000e70 <HAL_DMA_Init+0x40>
 8000e62:	4a4c      	ldr	r2, [pc, #304]	; (8000f94 <HAL_DMA_Init+0x164>)
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d003      	beq.n	8000e70 <HAL_DMA_Init+0x40>
 8000e68:	2196      	movs	r1, #150	; 0x96
 8000e6a:	484b      	ldr	r0, [pc, #300]	; (8000f98 <HAL_DMA_Init+0x168>)
 8000e6c:	f002 fb17 	bl	800349e <assert_failed>
  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8000e70:	6863      	ldr	r3, [r4, #4]
 8000e72:	2b0a      	cmp	r3, #10
 8000e74:	d906      	bls.n	8000e84 <HAL_DMA_Init+0x54>
 8000e76:	3b0c      	subs	r3, #12
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d903      	bls.n	8000e84 <HAL_DMA_Init+0x54>
 8000e7c:	2197      	movs	r1, #151	; 0x97
 8000e7e:	4846      	ldr	r0, [pc, #280]	; (8000f98 <HAL_DMA_Init+0x168>)
 8000e80:	f002 fb0d 	bl	800349e <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8000e84:	68a3      	ldr	r3, [r4, #8]
 8000e86:	2210      	movs	r2, #16
 8000e88:	0019      	movs	r1, r3
 8000e8a:	4391      	bics	r1, r2
 8000e8c:	d007      	beq.n	8000e9e <HAL_DMA_Init+0x6e>
 8000e8e:	2280      	movs	r2, #128	; 0x80
 8000e90:	01d2      	lsls	r2, r2, #7
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d003      	beq.n	8000e9e <HAL_DMA_Init+0x6e>
 8000e96:	2198      	movs	r1, #152	; 0x98
 8000e98:	483f      	ldr	r0, [pc, #252]	; (8000f98 <HAL_DMA_Init+0x168>)
 8000e9a:	f002 fb00 	bl	800349e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8000e9e:	2340      	movs	r3, #64	; 0x40
 8000ea0:	68e2      	ldr	r2, [r4, #12]
 8000ea2:	439a      	bics	r2, r3
 8000ea4:	d003      	beq.n	8000eae <HAL_DMA_Init+0x7e>
 8000ea6:	2199      	movs	r1, #153	; 0x99
 8000ea8:	483b      	ldr	r0, [pc, #236]	; (8000f98 <HAL_DMA_Init+0x168>)
 8000eaa:	f002 faf8 	bl	800349e <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8000eae:	2380      	movs	r3, #128	; 0x80
 8000eb0:	6922      	ldr	r2, [r4, #16]
 8000eb2:	439a      	bics	r2, r3
 8000eb4:	d003      	beq.n	8000ebe <HAL_DMA_Init+0x8e>
 8000eb6:	219a      	movs	r1, #154	; 0x9a
 8000eb8:	4837      	ldr	r0, [pc, #220]	; (8000f98 <HAL_DMA_Init+0x168>)
 8000eba:	f002 faf0 	bl	800349e <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8000ebe:	6963      	ldr	r3, [r4, #20]
 8000ec0:	4a36      	ldr	r2, [pc, #216]	; (8000f9c <HAL_DMA_Init+0x16c>)
 8000ec2:	4213      	tst	r3, r2
 8000ec4:	d007      	beq.n	8000ed6 <HAL_DMA_Init+0xa6>
 8000ec6:	2280      	movs	r2, #128	; 0x80
 8000ec8:	0092      	lsls	r2, r2, #2
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d003      	beq.n	8000ed6 <HAL_DMA_Init+0xa6>
 8000ece:	219b      	movs	r1, #155	; 0x9b
 8000ed0:	4831      	ldr	r0, [pc, #196]	; (8000f98 <HAL_DMA_Init+0x168>)
 8000ed2:	f002 fae4 	bl	800349e <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8000ed6:	69a3      	ldr	r3, [r4, #24]
 8000ed8:	4a31      	ldr	r2, [pc, #196]	; (8000fa0 <HAL_DMA_Init+0x170>)
 8000eda:	4213      	tst	r3, r2
 8000edc:	d007      	beq.n	8000eee <HAL_DMA_Init+0xbe>
 8000ede:	2280      	movs	r2, #128	; 0x80
 8000ee0:	0112      	lsls	r2, r2, #4
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d003      	beq.n	8000eee <HAL_DMA_Init+0xbe>
 8000ee6:	219c      	movs	r1, #156	; 0x9c
 8000ee8:	482b      	ldr	r0, [pc, #172]	; (8000f98 <HAL_DMA_Init+0x168>)
 8000eea:	f002 fad8 	bl	800349e <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8000eee:	2320      	movs	r3, #32
 8000ef0:	69e2      	ldr	r2, [r4, #28]
 8000ef2:	439a      	bics	r2, r3
 8000ef4:	d003      	beq.n	8000efe <HAL_DMA_Init+0xce>
 8000ef6:	219d      	movs	r1, #157	; 0x9d
 8000ef8:	4827      	ldr	r0, [pc, #156]	; (8000f98 <HAL_DMA_Init+0x168>)
 8000efa:	f002 fad0 	bl	800349e <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8000efe:	4b29      	ldr	r3, [pc, #164]	; (8000fa4 <HAL_DMA_Init+0x174>)
 8000f00:	6a22      	ldr	r2, [r4, #32]
 8000f02:	421a      	tst	r2, r3
 8000f04:	d003      	beq.n	8000f0e <HAL_DMA_Init+0xde>
 8000f06:	219e      	movs	r1, #158	; 0x9e
 8000f08:	4823      	ldr	r0, [pc, #140]	; (8000f98 <HAL_DMA_Init+0x168>)
 8000f0a:	f002 fac8 	bl	800349e <assert_failed>

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f0e:	6825      	ldr	r5, [r4, #0]
 8000f10:	4b25      	ldr	r3, [pc, #148]	; (8000fa8 <HAL_DMA_Init+0x178>)
 8000f12:	2114      	movs	r1, #20
 8000f14:	18e8      	adds	r0, r5, r3
 8000f16:	f7ff f91d 	bl	8000154 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000f1a:	4b24      	ldr	r3, [pc, #144]	; (8000fac <HAL_DMA_Init+0x17c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f1c:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8000f1e:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f20:	2302      	movs	r3, #2
 8000f22:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f24:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f26:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f28:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f2a:	4b21      	ldr	r3, [pc, #132]	; (8000fb0 <HAL_DMA_Init+0x180>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f2c:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f2e:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8000f30:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f32:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8000f34:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f36:	433b      	orrs	r3, r7
 8000f38:	6967      	ldr	r7, [r4, #20]
 8000f3a:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f3c:	69a7      	ldr	r7, [r4, #24]
 8000f3e:	433b      	orrs	r3, r7
 8000f40:	69e7      	ldr	r7, [r4, #28]
 8000f42:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f44:	6a27      	ldr	r7, [r4, #32]
 8000f46:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8000f48:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000f4a:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000f4c:	2380      	movs	r3, #128	; 0x80
 8000f4e:	01db      	lsls	r3, r3, #7
 8000f50:	4299      	cmp	r1, r3
 8000f52:	d00c      	beq.n	8000f6e <HAL_DMA_Init+0x13e>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000f54:	251c      	movs	r5, #28
 8000f56:	4028      	ands	r0, r5
 8000f58:	3d0d      	subs	r5, #13
 8000f5a:	4085      	lsls	r5, r0
 8000f5c:	4915      	ldr	r1, [pc, #84]	; (8000fb4 <HAL_DMA_Init+0x184>)
 8000f5e:	680b      	ldr	r3, [r1, #0]
 8000f60:	43ab      	bics	r3, r5
 8000f62:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000f64:	6863      	ldr	r3, [r4, #4]
 8000f66:	680d      	ldr	r5, [r1, #0]
 8000f68:	4083      	lsls	r3, r0
 8000f6a:	432b      	orrs	r3, r5
 8000f6c:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f6e:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000f70:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f72:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000f74:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8000f76:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8000f78:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8000f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f7c:	40020008 	.word	0x40020008
 8000f80:	4002001c 	.word	0x4002001c
 8000f84:	40020030 	.word	0x40020030
 8000f88:	40020044 	.word	0x40020044
 8000f8c:	40020058 	.word	0x40020058
 8000f90:	4002006c 	.word	0x4002006c
 8000f94:	40020080 	.word	0x40020080
 8000f98:	08003ef7 	.word	0x08003ef7
 8000f9c:	fffffeff 	.word	0xfffffeff
 8000fa0:	fffffbff 	.word	0xfffffbff
 8000fa4:	ffffcfff 	.word	0xffffcfff
 8000fa8:	bffdfff8 	.word	0xbffdfff8
 8000fac:	40020000 	.word	0x40020000
 8000fb0:	ffff800f 	.word	0xffff800f
 8000fb4:	400200a8 	.word	0x400200a8

08000fb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000fba:	0015      	movs	r5, r2
 8000fbc:	001f      	movs	r7, r3
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8000fbe:	1e5a      	subs	r2, r3, #1
 8000fc0:	4b23      	ldr	r3, [pc, #140]	; (8001050 <HAL_DMA_Start_IT+0x98>)
{
 8000fc2:	0004      	movs	r4, r0
 8000fc4:	000e      	movs	r6, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d904      	bls.n	8000fd4 <HAL_DMA_Start_IT+0x1c>
 8000fca:	21ab      	movs	r1, #171	; 0xab
 8000fcc:	4821      	ldr	r0, [pc, #132]	; (8001054 <HAL_DMA_Start_IT+0x9c>)
 8000fce:	0049      	lsls	r1, r1, #1
 8000fd0:	f002 fa65 	bl	800349e <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8000fd4:	1d63      	adds	r3, r4, #5
 8000fd6:	7fda      	ldrb	r2, [r3, #31]
 8000fd8:	2002      	movs	r0, #2
 8000fda:	2a01      	cmp	r2, #1
 8000fdc:	d02a      	beq.n	8001034 <HAL_DMA_Start_IT+0x7c>
 8000fde:	2201      	movs	r2, #1
 8000fe0:	77da      	strb	r2, [r3, #31]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000fe2:	1da2      	adds	r2, r4, #6
 8000fe4:	4694      	mov	ip, r2
 8000fe6:	7fd2      	ldrb	r2, [r2, #31]
 8000fe8:	2100      	movs	r1, #0
 8000fea:	b2d2      	uxtb	r2, r2
 8000fec:	2a01      	cmp	r2, #1
 8000fee:	d12c      	bne.n	800104a <HAL_DMA_Start_IT+0x92>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ff0:	4663      	mov	r3, ip
 8000ff2:	77d8      	strb	r0, [r3, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000ff4:	6823      	ldr	r3, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ff6:	63e1      	str	r1, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8000ff8:	6819      	ldr	r1, [r3, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000ffa:	301a      	adds	r0, #26
    __HAL_DMA_DISABLE(hdma);
 8000ffc:	4391      	bics	r1, r2
 8000ffe:	6019      	str	r1, [r3, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001000:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001002:	9101      	str	r1, [sp, #4]
 8001004:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8001006:	4008      	ands	r0, r1
 8001008:	4082      	lsls	r2, r0
 800100a:	9901      	ldr	r1, [sp, #4]
 800100c:	604a      	str	r2, [r1, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800100e:	68a2      	ldr	r2, [r4, #8]
  hdma->Instance->CNDTR = DataLength;
 8001010:	605f      	str	r7, [r3, #4]
 8001012:	6821      	ldr	r1, [r4, #0]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001014:	2a10      	cmp	r2, #16
 8001016:	d10e      	bne.n	8001036 <HAL_DMA_Start_IT+0x7e>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001018:	609d      	str	r5, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800101a:	60de      	str	r6, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 800101c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800101e:	2a00      	cmp	r2, #0
 8001020:	d00c      	beq.n	800103c <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001022:	220e      	movs	r2, #14
 8001024:	6818      	ldr	r0, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001026:	4302      	orrs	r2, r0
 8001028:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 800102a:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 800102c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800102e:	680a      	ldr	r2, [r1, #0]
 8001030:	4313      	orrs	r3, r2
 8001032:	600b      	str	r3, [r1, #0]
}
 8001034:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001036:	609e      	str	r6, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001038:	60dd      	str	r5, [r3, #12]
 800103a:	e7ef      	b.n	800101c <HAL_DMA_Start_IT+0x64>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800103c:	2004      	movs	r0, #4
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4382      	bics	r2, r0
 8001042:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	220a      	movs	r2, #10
 8001048:	e7ed      	b.n	8001026 <HAL_DMA_Start_IT+0x6e>
    __HAL_UNLOCK(hdma);
 800104a:	77d9      	strb	r1, [r3, #31]
 800104c:	e7f2      	b.n	8001034 <HAL_DMA_Start_IT+0x7c>
 800104e:	46c0      	nop			; (mov r8, r8)
 8001050:	0000fffe 	.word	0x0000fffe
 8001054:	08003ef7 	.word	0x08003ef7

08001058 <HAL_DMA_Abort_IT>:
{
 8001058:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800105a:	1d84      	adds	r4, r0, #6
 800105c:	7fe3      	ldrb	r3, [r4, #31]
 800105e:	2b02      	cmp	r3, #2
 8001060:	d004      	beq.n	800106c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001062:	2304      	movs	r3, #4
 8001064:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8001066:	3b03      	subs	r3, #3
}
 8001068:	0018      	movs	r0, r3
 800106a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800106c:	210e      	movs	r1, #14
 800106e:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001070:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	438a      	bics	r2, r1
 8001076:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001078:	2201      	movs	r2, #1
 800107a:	6819      	ldr	r1, [r3, #0]
 800107c:	4391      	bics	r1, r2
 800107e:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001080:	231c      	movs	r3, #28
 8001082:	402b      	ands	r3, r5
 8001084:	0015      	movs	r5, r2
 8001086:	409d      	lsls	r5, r3
 8001088:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 800108a:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800108c:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800108e:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8001090:	2400      	movs	r4, #0
    if(hdma->XferAbortCallback != NULL)
 8001092:	6b82      	ldr	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001094:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8001096:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8001098:	42a2      	cmp	r2, r4
 800109a:	d0e5      	beq.n	8001068 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 800109c:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800109e:	0023      	movs	r3, r4
 80010a0:	e7e2      	b.n	8001068 <HAL_DMA_Abort_IT+0x10>

080010a2 <HAL_DMA_IRQHandler>:
{
 80010a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80010a4:	221c      	movs	r2, #28
 80010a6:	2704      	movs	r7, #4
 80010a8:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010aa:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80010ac:	4032      	ands	r2, r6
 80010ae:	003e      	movs	r6, r7
 80010b0:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010b2:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80010b4:	6803      	ldr	r3, [r0, #0]
 80010b6:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80010b8:	422e      	tst	r6, r5
 80010ba:	d00d      	beq.n	80010d8 <HAL_DMA_IRQHandler+0x36>
 80010bc:	423c      	tst	r4, r7
 80010be:	d00b      	beq.n	80010d8 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	0692      	lsls	r2, r2, #26
 80010c4:	d402      	bmi.n	80010cc <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	43ba      	bics	r2, r7
 80010ca:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 80010cc:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80010ce:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d019      	beq.n	8001108 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 80010d4:	4798      	blx	r3
  return;
 80010d6:	e017      	b.n	8001108 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80010d8:	2702      	movs	r7, #2
 80010da:	003e      	movs	r6, r7
 80010dc:	4096      	lsls	r6, r2
 80010de:	422e      	tst	r6, r5
 80010e0:	d013      	beq.n	800110a <HAL_DMA_IRQHandler+0x68>
 80010e2:	423c      	tst	r4, r7
 80010e4:	d011      	beq.n	800110a <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	0692      	lsls	r2, r2, #26
 80010ea:	d406      	bmi.n	80010fa <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80010ec:	240a      	movs	r4, #10
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	43a2      	bics	r2, r4
 80010f2:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80010f4:	2201      	movs	r2, #1
 80010f6:	1d83      	adds	r3, r0, #6
 80010f8:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 80010fa:	2200      	movs	r2, #0
 80010fc:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80010fe:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001100:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8001102:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001104:	4293      	cmp	r3, r2
 8001106:	d1e5      	bne.n	80010d4 <HAL_DMA_IRQHandler+0x32>
}
 8001108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800110a:	2608      	movs	r6, #8
 800110c:	0037      	movs	r7, r6
 800110e:	4097      	lsls	r7, r2
 8001110:	423d      	tst	r5, r7
 8001112:	d0f9      	beq.n	8001108 <HAL_DMA_IRQHandler+0x66>
 8001114:	4234      	tst	r4, r6
 8001116:	d0f7      	beq.n	8001108 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001118:	250e      	movs	r5, #14
 800111a:	681c      	ldr	r4, [r3, #0]
 800111c:	43ac      	bics	r4, r5
 800111e:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001120:	2301      	movs	r3, #1
 8001122:	001c      	movs	r4, r3
 8001124:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8001126:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001128:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800112a:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800112c:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 800112e:	2200      	movs	r2, #0
 8001130:	1d43      	adds	r3, r0, #5
 8001132:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8001134:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001136:	e7e5      	b.n	8001104 <HAL_DMA_IRQHandler+0x62>

08001138 <HAL_GPIO_Init>:
  uint32_t position = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
 
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001138:	684b      	ldr	r3, [r1, #4]
{
 800113a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800113c:	0004      	movs	r4, r0
 800113e:	000d      	movs	r5, r1
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001140:	2b03      	cmp	r3, #3
 8001142:	d912      	bls.n	800116a <HAL_GPIO_Init+0x32>
 8001144:	001a      	movs	r2, r3
 8001146:	3a11      	subs	r2, #17
 8001148:	2a01      	cmp	r2, #1
 800114a:	d90e      	bls.n	800116a <HAL_GPIO_Init+0x32>
 800114c:	4a85      	ldr	r2, [pc, #532]	; (8001364 <HAL_GPIO_Init+0x22c>)
 800114e:	4986      	ldr	r1, [pc, #536]	; (8001368 <HAL_GPIO_Init+0x230>)
 8001150:	401a      	ands	r2, r3
 8001152:	1852      	adds	r2, r2, r1
 8001154:	4985      	ldr	r1, [pc, #532]	; (800136c <HAL_GPIO_Init+0x234>)
 8001156:	420a      	tst	r2, r1
 8001158:	d007      	beq.n	800116a <HAL_GPIO_Init+0x32>
 800115a:	4a85      	ldr	r2, [pc, #532]	; (8001370 <HAL_GPIO_Init+0x238>)
 800115c:	189b      	adds	r3, r3, r2
 800115e:	420b      	tst	r3, r1
 8001160:	d003      	beq.n	800116a <HAL_GPIO_Init+0x32>
 8001162:	21ae      	movs	r1, #174	; 0xae
 8001164:	4883      	ldr	r0, [pc, #524]	; (8001374 <HAL_GPIO_Init+0x23c>)
 8001166:	f002 f99a 	bl	800349e <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800116a:	68ab      	ldr	r3, [r5, #8]
 800116c:	2b02      	cmp	r3, #2
 800116e:	d903      	bls.n	8001178 <HAL_GPIO_Init+0x40>
 8001170:	21af      	movs	r1, #175	; 0xaf
 8001172:	4880      	ldr	r0, [pc, #512]	; (8001374 <HAL_GPIO_Init+0x23c>)
 8001174:	f002 f993 	bl	800349e <assert_failed>
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));
 8001178:	23a0      	movs	r3, #160	; 0xa0
 800117a:	05db      	lsls	r3, r3, #23
 800117c:	429c      	cmp	r4, r3
 800117e:	d00b      	beq.n	8001198 <HAL_GPIO_Init+0x60>
 8001180:	4b7d      	ldr	r3, [pc, #500]	; (8001378 <HAL_GPIO_Init+0x240>)
 8001182:	429c      	cmp	r4, r3
 8001184:	d008      	beq.n	8001198 <HAL_GPIO_Init+0x60>
 8001186:	4b7d      	ldr	r3, [pc, #500]	; (800137c <HAL_GPIO_Init+0x244>)
 8001188:	429c      	cmp	r4, r3
 800118a:	d005      	beq.n	8001198 <HAL_GPIO_Init+0x60>
 800118c:	4b7c      	ldr	r3, [pc, #496]	; (8001380 <HAL_GPIO_Init+0x248>)
 800118e:	429c      	cmp	r4, r3
 8001190:	d002      	beq.n	8001198 <HAL_GPIO_Init+0x60>
 8001192:	4b7c      	ldr	r3, [pc, #496]	; (8001384 <HAL_GPIO_Init+0x24c>)
 8001194:	429c      	cmp	r4, r3
 8001196:	d107      	bne.n	80011a8 <HAL_GPIO_Init+0x70>
 8001198:	682b      	ldr	r3, [r5, #0]
 800119a:	b29a      	uxth	r2, r3
 800119c:	2a00      	cmp	r2, #0
 800119e:	d003      	beq.n	80011a8 <HAL_GPIO_Init+0x70>
 80011a0:	4a79      	ldr	r2, [pc, #484]	; (8001388 <HAL_GPIO_Init+0x250>)
 80011a2:	4313      	orrs	r3, r2
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d00d      	beq.n	80011c4 <HAL_GPIO_Init+0x8c>
 80011a8:	4b78      	ldr	r3, [pc, #480]	; (800138c <HAL_GPIO_Init+0x254>)
 80011aa:	429c      	cmp	r4, r3
 80011ac:	d106      	bne.n	80011bc <HAL_GPIO_Init+0x84>
 80011ae:	682b      	ldr	r3, [r5, #0]
 80011b0:	4a77      	ldr	r2, [pc, #476]	; (8001390 <HAL_GPIO_Init+0x258>)
 80011b2:	4213      	tst	r3, r2
 80011b4:	d002      	beq.n	80011bc <HAL_GPIO_Init+0x84>
 80011b6:	4313      	orrs	r3, r2
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d003      	beq.n	80011c4 <HAL_GPIO_Init+0x8c>
 80011bc:	21b0      	movs	r1, #176	; 0xb0
 80011be:	486d      	ldr	r0, [pc, #436]	; (8001374 <HAL_GPIO_Init+0x23c>)
 80011c0:	f002 f96d 	bl	800349e <assert_failed>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80011c4:	2700      	movs	r7, #0
  while (((GPIO_Init->Pin) >> position) != 0)
 80011c6:	682b      	ldr	r3, [r5, #0]
 80011c8:	001a      	movs	r2, r3
 80011ca:	40fa      	lsrs	r2, r7
 80011cc:	d100      	bne.n	80011d0 <HAL_GPIO_Init+0x98>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 80011ce:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80011d0:	2201      	movs	r2, #1
 80011d2:	40ba      	lsls	r2, r7
 80011d4:	9201      	str	r2, [sp, #4]
 80011d6:	401a      	ands	r2, r3
 80011d8:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 80011da:	d100      	bne.n	80011de <HAL_GPIO_Init+0xa6>
 80011dc:	e0c0      	b.n	8001360 <HAL_GPIO_Init+0x228>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80011de:	2210      	movs	r2, #16
 80011e0:	686b      	ldr	r3, [r5, #4]
 80011e2:	4393      	bics	r3, r2
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d12c      	bne.n	8001242 <HAL_GPIO_Init+0x10a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80011e8:	23a0      	movs	r3, #160	; 0xa0
 80011ea:	05db      	lsls	r3, r3, #23
 80011ec:	429c      	cmp	r4, r3
 80011ee:	d012      	beq.n	8001216 <HAL_GPIO_Init+0xde>
 80011f0:	4b61      	ldr	r3, [pc, #388]	; (8001378 <HAL_GPIO_Init+0x240>)
 80011f2:	429c      	cmp	r4, r3
 80011f4:	d00f      	beq.n	8001216 <HAL_GPIO_Init+0xde>
 80011f6:	4b61      	ldr	r3, [pc, #388]	; (800137c <HAL_GPIO_Init+0x244>)
 80011f8:	429c      	cmp	r4, r3
 80011fa:	d00c      	beq.n	8001216 <HAL_GPIO_Init+0xde>
 80011fc:	4b60      	ldr	r3, [pc, #384]	; (8001380 <HAL_GPIO_Init+0x248>)
 80011fe:	429c      	cmp	r4, r3
 8001200:	d009      	beq.n	8001216 <HAL_GPIO_Init+0xde>
 8001202:	4b60      	ldr	r3, [pc, #384]	; (8001384 <HAL_GPIO_Init+0x24c>)
 8001204:	429c      	cmp	r4, r3
 8001206:	d006      	beq.n	8001216 <HAL_GPIO_Init+0xde>
 8001208:	4b60      	ldr	r3, [pc, #384]	; (800138c <HAL_GPIO_Init+0x254>)
 800120a:	429c      	cmp	r4, r3
 800120c:	d003      	beq.n	8001216 <HAL_GPIO_Init+0xde>
 800120e:	21bf      	movs	r1, #191	; 0xbf
 8001210:	4858      	ldr	r0, [pc, #352]	; (8001374 <HAL_GPIO_Init+0x23c>)
 8001212:	f002 f944 	bl	800349e <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001216:	692b      	ldr	r3, [r5, #16]
 8001218:	2b07      	cmp	r3, #7
 800121a:	d903      	bls.n	8001224 <HAL_GPIO_Init+0xec>
 800121c:	21c0      	movs	r1, #192	; 0xc0
 800121e:	4855      	ldr	r0, [pc, #340]	; (8001374 <HAL_GPIO_Init+0x23c>)
 8001220:	f002 f93d 	bl	800349e <assert_failed>
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001224:	2207      	movs	r2, #7
 8001226:	200f      	movs	r0, #15
 8001228:	403a      	ands	r2, r7
 800122a:	0092      	lsls	r2, r2, #2
 800122c:	4090      	lsls	r0, r2
        temp = GPIOx->AFR[position >> 3U];
 800122e:	08fb      	lsrs	r3, r7, #3
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	18e3      	adds	r3, r4, r3
 8001234:	6a19      	ldr	r1, [r3, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001236:	4381      	bics	r1, r0
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001238:	6928      	ldr	r0, [r5, #16]
 800123a:	4090      	lsls	r0, r2
 800123c:	0002      	movs	r2, r0
 800123e:	430a      	orrs	r2, r1
        GPIOx->AFR[position >> 3U] = temp;
 8001240:	621a      	str	r2, [r3, #32]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001242:	2210      	movs	r2, #16
 8001244:	686b      	ldr	r3, [r5, #4]
 8001246:	007e      	lsls	r6, r7, #1
 8001248:	4393      	bics	r3, r2
 800124a:	3b01      	subs	r3, #1
 800124c:	2b01      	cmp	r3, #1
 800124e:	d819      	bhi.n	8001284 <HAL_GPIO_Init+0x14c>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001250:	68eb      	ldr	r3, [r5, #12]
 8001252:	2b03      	cmp	r3, #3
 8001254:	d903      	bls.n	800125e <HAL_GPIO_Init+0x126>
 8001256:	21ce      	movs	r1, #206	; 0xce
 8001258:	4846      	ldr	r0, [pc, #280]	; (8001374 <HAL_GPIO_Init+0x23c>)
 800125a:	f002 f920 	bl	800349e <assert_failed>
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800125e:	2203      	movs	r2, #3
 8001260:	40b2      	lsls	r2, r6
        temp = GPIOx->OSPEEDR;
 8001262:	68a3      	ldr	r3, [r4, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001264:	2101      	movs	r1, #1
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001266:	4393      	bics	r3, r2
 8001268:	001a      	movs	r2, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 800126a:	68eb      	ldr	r3, [r5, #12]
 800126c:	40b3      	lsls	r3, r6
 800126e:	4313      	orrs	r3, r2
        GPIOx->OSPEEDR = temp;
 8001270:	60a3      	str	r3, [r4, #8]
        temp= GPIOx->OTYPER;
 8001272:	6862      	ldr	r2, [r4, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001274:	9b01      	ldr	r3, [sp, #4]
 8001276:	439a      	bics	r2, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001278:	686b      	ldr	r3, [r5, #4]
 800127a:	091b      	lsrs	r3, r3, #4
 800127c:	400b      	ands	r3, r1
 800127e:	40bb      	lsls	r3, r7
 8001280:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
 8001282:	6063      	str	r3, [r4, #4]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001284:	2303      	movs	r3, #3
 8001286:	469c      	mov	ip, r3
 8001288:	40b3      	lsls	r3, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800128a:	4661      	mov	r1, ip
 800128c:	686a      	ldr	r2, [r5, #4]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800128e:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001290:	4011      	ands	r1, r2
 8001292:	40b1      	lsls	r1, r6
      temp = GPIOx->MODER;
 8001294:	6820      	ldr	r0, [r4, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001296:	4018      	ands	r0, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001298:	4301      	orrs	r1, r0
      GPIOx->MODER = temp;
 800129a:	6021      	str	r1, [r4, #0]
      temp = GPIOx->PUPDR;
 800129c:	68e1      	ldr	r1, [r4, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800129e:	4019      	ands	r1, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80012a0:	68ab      	ldr	r3, [r5, #8]
 80012a2:	40b3      	lsls	r3, r6
 80012a4:	430b      	orrs	r3, r1
      GPIOx->PUPDR = temp;
 80012a6:	60e3      	str	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80012a8:	00d3      	lsls	r3, r2, #3
 80012aa:	d559      	bpl.n	8001360 <HAL_GPIO_Init+0x228>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ac:	2001      	movs	r0, #1
 80012ae:	4939      	ldr	r1, [pc, #228]	; (8001394 <HAL_GPIO_Init+0x25c>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80012b0:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b2:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80012b4:	4303      	orrs	r3, r0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80012b6:	4660      	mov	r0, ip
 80012b8:	4038      	ands	r0, r7
 80012ba:	0080      	lsls	r0, r0, #2
 80012bc:	4086      	lsls	r6, r0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012be:	634b      	str	r3, [r1, #52]	; 0x34
 80012c0:	4b35      	ldr	r3, [pc, #212]	; (8001398 <HAL_GPIO_Init+0x260>)
        temp = SYSCFG->EXTICR[position >> 2U];
 80012c2:	08b9      	lsrs	r1, r7, #2
 80012c4:	0089      	lsls	r1, r1, #2
 80012c6:	18c9      	adds	r1, r1, r3
 80012c8:	688b      	ldr	r3, [r1, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80012ca:	43b3      	bics	r3, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80012cc:	26a0      	movs	r6, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80012ce:	9301      	str	r3, [sp, #4]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80012d0:	05f6      	lsls	r6, r6, #23
 80012d2:	2300      	movs	r3, #0
 80012d4:	42b4      	cmp	r4, r6
 80012d6:	d014      	beq.n	8001302 <HAL_GPIO_Init+0x1ca>
 80012d8:	4e27      	ldr	r6, [pc, #156]	; (8001378 <HAL_GPIO_Init+0x240>)
 80012da:	3301      	adds	r3, #1
 80012dc:	42b4      	cmp	r4, r6
 80012de:	d010      	beq.n	8001302 <HAL_GPIO_Init+0x1ca>
 80012e0:	4e26      	ldr	r6, [pc, #152]	; (800137c <HAL_GPIO_Init+0x244>)
 80012e2:	3301      	adds	r3, #1
 80012e4:	42b4      	cmp	r4, r6
 80012e6:	d00c      	beq.n	8001302 <HAL_GPIO_Init+0x1ca>
 80012e8:	4e25      	ldr	r6, [pc, #148]	; (8001380 <HAL_GPIO_Init+0x248>)
 80012ea:	4663      	mov	r3, ip
 80012ec:	42b4      	cmp	r4, r6
 80012ee:	d008      	beq.n	8001302 <HAL_GPIO_Init+0x1ca>
 80012f0:	4e24      	ldr	r6, [pc, #144]	; (8001384 <HAL_GPIO_Init+0x24c>)
 80012f2:	3301      	adds	r3, #1
 80012f4:	42b4      	cmp	r4, r6
 80012f6:	d004      	beq.n	8001302 <HAL_GPIO_Init+0x1ca>
 80012f8:	4b28      	ldr	r3, [pc, #160]	; (800139c <HAL_GPIO_Init+0x264>)
 80012fa:	18e3      	adds	r3, r4, r3
 80012fc:	1e5e      	subs	r6, r3, #1
 80012fe:	41b3      	sbcs	r3, r6
 8001300:	3305      	adds	r3, #5
 8001302:	4083      	lsls	r3, r0
 8001304:	9801      	ldr	r0, [sp, #4]
 8001306:	4303      	orrs	r3, r0
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001308:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 800130a:	4925      	ldr	r1, [pc, #148]	; (80013a0 <HAL_GPIO_Init+0x268>)
        temp &= ~((uint32_t)iocurrent);
 800130c:	9b00      	ldr	r3, [sp, #0]
        temp = EXTI->IMR;
 800130e:	680e      	ldr	r6, [r1, #0]
        temp &= ~((uint32_t)iocurrent);
 8001310:	43d8      	mvns	r0, r3
          temp |= iocurrent;
 8001312:	4333      	orrs	r3, r6
 8001314:	469c      	mov	ip, r3
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001316:	03d3      	lsls	r3, r2, #15
 8001318:	d402      	bmi.n	8001320 <HAL_GPIO_Init+0x1e8>
        temp &= ~((uint32_t)iocurrent);
 800131a:	0033      	movs	r3, r6
 800131c:	4003      	ands	r3, r0
 800131e:	469c      	mov	ip, r3
        EXTI->IMR = temp;
 8001320:	4663      	mov	r3, ip
 8001322:	600b      	str	r3, [r1, #0]
        temp = EXTI->EMR;
 8001324:	684e      	ldr	r6, [r1, #4]
          temp |= iocurrent;
 8001326:	9b00      	ldr	r3, [sp, #0]
 8001328:	4333      	orrs	r3, r6
 800132a:	469c      	mov	ip, r3
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800132c:	0393      	lsls	r3, r2, #14
 800132e:	d402      	bmi.n	8001336 <HAL_GPIO_Init+0x1fe>
        temp &= ~((uint32_t)iocurrent);
 8001330:	0033      	movs	r3, r6
 8001332:	4003      	ands	r3, r0
 8001334:	469c      	mov	ip, r3
        EXTI->EMR = temp;
 8001336:	4663      	mov	r3, ip
 8001338:	604b      	str	r3, [r1, #4]
        temp = EXTI->RTSR;
 800133a:	688e      	ldr	r6, [r1, #8]
          temp |= iocurrent;
 800133c:	9b00      	ldr	r3, [sp, #0]
 800133e:	4333      	orrs	r3, r6
 8001340:	469c      	mov	ip, r3
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001342:	02d3      	lsls	r3, r2, #11
 8001344:	d402      	bmi.n	800134c <HAL_GPIO_Init+0x214>
        temp &= ~((uint32_t)iocurrent);
 8001346:	0033      	movs	r3, r6
 8001348:	4003      	ands	r3, r0
 800134a:	469c      	mov	ip, r3
        EXTI->RTSR = temp;
 800134c:	4663      	mov	r3, ip
 800134e:	608b      	str	r3, [r1, #8]
        temp = EXTI->FTSR;
 8001350:	68ce      	ldr	r6, [r1, #12]
          temp |= iocurrent;
 8001352:	9b00      	ldr	r3, [sp, #0]
 8001354:	4333      	orrs	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001356:	0292      	lsls	r2, r2, #10
 8001358:	d401      	bmi.n	800135e <HAL_GPIO_Init+0x226>
        temp &= ~((uint32_t)iocurrent);
 800135a:	0033      	movs	r3, r6
 800135c:	4003      	ands	r3, r0
        EXTI->FTSR = temp;
 800135e:	60cb      	str	r3, [r1, #12]
    position++;
 8001360:	3701      	adds	r7, #1
 8001362:	e730      	b.n	80011c6 <HAL_GPIO_Init+0x8e>
 8001364:	ffdfffff 	.word	0xffdfffff
 8001368:	efef0000 	.word	0xefef0000
 800136c:	fffeffff 	.word	0xfffeffff
 8001370:	efdf0000 	.word	0xefdf0000
 8001374:	08003f2f 	.word	0x08003f2f
 8001378:	50000400 	.word	0x50000400
 800137c:	50000800 	.word	0x50000800
 8001380:	50000c00 	.word	0x50000c00
 8001384:	50001000 	.word	0x50001000
 8001388:	0000ffff 	.word	0x0000ffff
 800138c:	50001c00 	.word	0x50001c00
 8001390:	00000603 	.word	0x00000603
 8001394:	40021000 	.word	0x40021000
 8001398:	40010000 	.word	0x40010000
 800139c:	afffe400 	.word	0xafffe400
 80013a0:	40010400 	.word	0x40010400

080013a4 <HAL_GPIO_WritePin>:
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 80013a4:	23a0      	movs	r3, #160	; 0xa0
{
 80013a6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 80013a8:	05db      	lsls	r3, r3, #23
{
 80013aa:	0004      	movs	r4, r0
 80013ac:	000d      	movs	r5, r1
 80013ae:	0016      	movs	r6, r2
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 80013b0:	4298      	cmp	r0, r3
 80013b2:	d00b      	beq.n	80013cc <HAL_GPIO_WritePin+0x28>
 80013b4:	4b15      	ldr	r3, [pc, #84]	; (800140c <HAL_GPIO_WritePin+0x68>)
 80013b6:	4298      	cmp	r0, r3
 80013b8:	d008      	beq.n	80013cc <HAL_GPIO_WritePin+0x28>
 80013ba:	4b15      	ldr	r3, [pc, #84]	; (8001410 <HAL_GPIO_WritePin+0x6c>)
 80013bc:	4298      	cmp	r0, r3
 80013be:	d005      	beq.n	80013cc <HAL_GPIO_WritePin+0x28>
 80013c0:	4b14      	ldr	r3, [pc, #80]	; (8001414 <HAL_GPIO_WritePin+0x70>)
 80013c2:	4298      	cmp	r0, r3
 80013c4:	d002      	beq.n	80013cc <HAL_GPIO_WritePin+0x28>
 80013c6:	4b14      	ldr	r3, [pc, #80]	; (8001418 <HAL_GPIO_WritePin+0x74>)
 80013c8:	4298      	cmp	r0, r3
 80013ca:	d10a      	bne.n	80013e2 <HAL_GPIO_WritePin+0x3e>
 80013cc:	2d00      	cmp	r5, #0
 80013ce:	d012      	beq.n	80013f6 <HAL_GPIO_WritePin+0x52>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80013d0:	2e01      	cmp	r6, #1
 80013d2:	d916      	bls.n	8001402 <HAL_GPIO_WritePin+0x5e>
 80013d4:	219e      	movs	r1, #158	; 0x9e
 80013d6:	4811      	ldr	r0, [pc, #68]	; (800141c <HAL_GPIO_WritePin+0x78>)
 80013d8:	31ff      	adds	r1, #255	; 0xff
 80013da:	f002 f860 	bl	800349e <assert_failed>
  
  if(PinState != GPIO_PIN_RESET)
  {
    GPIOx->BSRR = GPIO_Pin;
 80013de:	61a5      	str	r5, [r4, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80013e0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
 80013e2:	4b0f      	ldr	r3, [pc, #60]	; (8001420 <HAL_GPIO_WritePin+0x7c>)
 80013e4:	4298      	cmp	r0, r3
 80013e6:	d106      	bne.n	80013f6 <HAL_GPIO_WritePin+0x52>
 80013e8:	4b0e      	ldr	r3, [pc, #56]	; (8001424 <HAL_GPIO_WritePin+0x80>)
 80013ea:	4219      	tst	r1, r3
 80013ec:	d003      	beq.n	80013f6 <HAL_GPIO_WritePin+0x52>
 80013ee:	001a      	movs	r2, r3
 80013f0:	430a      	orrs	r2, r1
 80013f2:	429a      	cmp	r2, r3
 80013f4:	d0ec      	beq.n	80013d0 <HAL_GPIO_WritePin+0x2c>
 80013f6:	21ce      	movs	r1, #206	; 0xce
 80013f8:	4808      	ldr	r0, [pc, #32]	; (800141c <HAL_GPIO_WritePin+0x78>)
 80013fa:	0049      	lsls	r1, r1, #1
 80013fc:	f002 f84f 	bl	800349e <assert_failed>
 8001400:	e7e6      	b.n	80013d0 <HAL_GPIO_WritePin+0x2c>
  if(PinState != GPIO_PIN_RESET)
 8001402:	2e00      	cmp	r6, #0
 8001404:	d1eb      	bne.n	80013de <HAL_GPIO_WritePin+0x3a>
    GPIOx->BRR = GPIO_Pin ;
 8001406:	62a5      	str	r5, [r4, #40]	; 0x28
}
 8001408:	e7ea      	b.n	80013e0 <HAL_GPIO_WritePin+0x3c>
 800140a:	46c0      	nop			; (mov r8, r8)
 800140c:	50000400 	.word	0x50000400
 8001410:	50000800 	.word	0x50000800
 8001414:	50000c00 	.word	0x50000c00
 8001418:	50001000 	.word	0x50001000
 800141c:	08003f2f 	.word	0x08003f2f
 8001420:	50001c00 	.word	0x50001c00
 8001424:	00000603 	.word	0x00000603

08001428 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001428:	b570      	push	{r4, r5, r6, lr}
 800142a:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 800142c:	2001      	movs	r0, #1
  if (hi2c == NULL)
 800142e:	2c00      	cmp	r4, #0
 8001430:	d100      	bne.n	8001434 <HAL_I2C_Init+0xc>
 8001432:	e08a      	b.n	800154a <HAL_I2C_Init+0x122>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001434:	6823      	ldr	r3, [r4, #0]
 8001436:	4a4a      	ldr	r2, [pc, #296]	; (8001560 <HAL_I2C_Init+0x138>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d00a      	beq.n	8001452 <HAL_I2C_Init+0x2a>
 800143c:	4a49      	ldr	r2, [pc, #292]	; (8001564 <HAL_I2C_Init+0x13c>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d007      	beq.n	8001452 <HAL_I2C_Init+0x2a>
 8001442:	4a49      	ldr	r2, [pc, #292]	; (8001568 <HAL_I2C_Init+0x140>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d004      	beq.n	8001452 <HAL_I2C_Init+0x2a>
 8001448:	21ef      	movs	r1, #239	; 0xef
 800144a:	4848      	ldr	r0, [pc, #288]	; (800156c <HAL_I2C_Init+0x144>)
 800144c:	0049      	lsls	r1, r1, #1
 800144e:	f002 f826 	bl	800349e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8001452:	4b47      	ldr	r3, [pc, #284]	; (8001570 <HAL_I2C_Init+0x148>)
 8001454:	68a2      	ldr	r2, [r4, #8]
 8001456:	429a      	cmp	r2, r3
 8001458:	d904      	bls.n	8001464 <HAL_I2C_Init+0x3c>
 800145a:	21e0      	movs	r1, #224	; 0xe0
 800145c:	4843      	ldr	r0, [pc, #268]	; (800156c <HAL_I2C_Init+0x144>)
 800145e:	31ff      	adds	r1, #255	; 0xff
 8001460:	f002 f81d 	bl	800349e <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8001464:	68e3      	ldr	r3, [r4, #12]
 8001466:	3b01      	subs	r3, #1
 8001468:	2b01      	cmp	r3, #1
 800146a:	d904      	bls.n	8001476 <HAL_I2C_Init+0x4e>
 800146c:	21f0      	movs	r1, #240	; 0xf0
 800146e:	483f      	ldr	r0, [pc, #252]	; (800156c <HAL_I2C_Init+0x144>)
 8001470:	0049      	lsls	r1, r1, #1
 8001472:	f002 f814 	bl	800349e <assert_failed>
 8001476:	4e3f      	ldr	r6, [pc, #252]	; (8001574 <HAL_I2C_Init+0x14c>)
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8001478:	6923      	ldr	r3, [r4, #16]
 800147a:	4233      	tst	r3, r6
 800147c:	d004      	beq.n	8001488 <HAL_I2C_Init+0x60>
 800147e:	21e2      	movs	r1, #226	; 0xe2
 8001480:	483a      	ldr	r0, [pc, #232]	; (800156c <HAL_I2C_Init+0x144>)
 8001482:	31ff      	adds	r1, #255	; 0xff
 8001484:	f002 f80b 	bl	800349e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8001488:	6963      	ldr	r3, [r4, #20]
 800148a:	2bff      	cmp	r3, #255	; 0xff
 800148c:	d904      	bls.n	8001498 <HAL_I2C_Init+0x70>
 800148e:	21f1      	movs	r1, #241	; 0xf1
 8001490:	4836      	ldr	r0, [pc, #216]	; (800156c <HAL_I2C_Init+0x144>)
 8001492:	0049      	lsls	r1, r1, #1
 8001494:	f002 f803 	bl	800349e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8001498:	69a3      	ldr	r3, [r4, #24]
 800149a:	2b07      	cmp	r3, #7
 800149c:	d904      	bls.n	80014a8 <HAL_I2C_Init+0x80>
 800149e:	21e4      	movs	r1, #228	; 0xe4
 80014a0:	4832      	ldr	r0, [pc, #200]	; (800156c <HAL_I2C_Init+0x144>)
 80014a2:	31ff      	adds	r1, #255	; 0xff
 80014a4:	f001 fffb 	bl	800349e <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 80014a8:	4b33      	ldr	r3, [pc, #204]	; (8001578 <HAL_I2C_Init+0x150>)
 80014aa:	69e2      	ldr	r2, [r4, #28]
 80014ac:	421a      	tst	r2, r3
 80014ae:	d004      	beq.n	80014ba <HAL_I2C_Init+0x92>
 80014b0:	21f2      	movs	r1, #242	; 0xf2
 80014b2:	482e      	ldr	r0, [pc, #184]	; (800156c <HAL_I2C_Init+0x144>)
 80014b4:	0049      	lsls	r1, r1, #1
 80014b6:	f001 fff2 	bl	800349e <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80014ba:	4b30      	ldr	r3, [pc, #192]	; (800157c <HAL_I2C_Init+0x154>)
 80014bc:	6a22      	ldr	r2, [r4, #32]
 80014be:	421a      	tst	r2, r3
 80014c0:	d004      	beq.n	80014cc <HAL_I2C_Init+0xa4>
 80014c2:	21e6      	movs	r1, #230	; 0xe6
 80014c4:	4829      	ldr	r0, [pc, #164]	; (800156c <HAL_I2C_Init+0x144>)
 80014c6:	31ff      	adds	r1, #255	; 0xff
 80014c8:	f001 ffe9 	bl	800349e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80014cc:	0025      	movs	r5, r4
 80014ce:	3541      	adds	r5, #65	; 0x41
 80014d0:	782b      	ldrb	r3, [r5, #0]
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d105      	bne.n	80014e4 <HAL_I2C_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80014d8:	0022      	movs	r2, r4
 80014da:	3240      	adds	r2, #64	; 0x40
 80014dc:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80014de:	0020      	movs	r0, r4
 80014e0:	f002 faa8 	bl	8003a34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80014e4:	2324      	movs	r3, #36	; 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80014e6:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80014e8:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 80014ea:	6823      	ldr	r3, [r4, #0]
 80014ec:	68a0      	ldr	r0, [r4, #8]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	438a      	bics	r2, r1
 80014f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80014f4:	6861      	ldr	r1, [r4, #4]
 80014f6:	4a22      	ldr	r2, [pc, #136]	; (8001580 <HAL_I2C_Init+0x158>)
 80014f8:	400a      	ands	r2, r1
 80014fa:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80014fc:	689a      	ldr	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80014fe:	68e1      	ldr	r1, [r4, #12]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001500:	4032      	ands	r2, r6
 8001502:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001504:	2901      	cmp	r1, #1
 8001506:	d121      	bne.n	800154c <HAL_I2C_Init+0x124>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001508:	2280      	movs	r2, #128	; 0x80
 800150a:	0212      	lsls	r2, r2, #8
 800150c:	4302      	orrs	r2, r0
 800150e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001510:	6859      	ldr	r1, [r3, #4]
 8001512:	4a1c      	ldr	r2, [pc, #112]	; (8001584 <HAL_I2C_Init+0x15c>)
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001514:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001516:	430a      	orrs	r2, r1
 8001518:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800151a:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800151c:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800151e:	4016      	ands	r6, r2
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001520:	6922      	ldr	r2, [r4, #16]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001522:	60de      	str	r6, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001524:	430a      	orrs	r2, r1
 8001526:	69a1      	ldr	r1, [r4, #24]
 8001528:	0209      	lsls	r1, r1, #8
 800152a:	430a      	orrs	r2, r1
 800152c:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800152e:	6a21      	ldr	r1, [r4, #32]
 8001530:	69e2      	ldr	r2, [r4, #28]
 8001532:	430a      	orrs	r2, r1
 8001534:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001536:	2201      	movs	r2, #1
 8001538:	6819      	ldr	r1, [r3, #0]
 800153a:	430a      	orrs	r2, r1
 800153c:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800153e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001540:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001542:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001544:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001546:	3442      	adds	r4, #66	; 0x42
 8001548:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800154a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800154c:	2284      	movs	r2, #132	; 0x84
 800154e:	0212      	lsls	r2, r2, #8
 8001550:	4302      	orrs	r2, r0
 8001552:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001554:	2902      	cmp	r1, #2
 8001556:	d1db      	bne.n	8001510 <HAL_I2C_Init+0xe8>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001558:	2280      	movs	r2, #128	; 0x80
 800155a:	0112      	lsls	r2, r2, #4
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	e7d7      	b.n	8001510 <HAL_I2C_Init+0xe8>
 8001560:	40005400 	.word	0x40005400
 8001564:	40005800 	.word	0x40005800
 8001568:	40007800 	.word	0x40007800
 800156c:	08003f68 	.word	0x08003f68
 8001570:	000003ff 	.word	0x000003ff
 8001574:	ffff7fff 	.word	0xffff7fff
 8001578:	fff7ffff 	.word	0xfff7ffff
 800157c:	fffdffff 	.word	0xfffdffff
 8001580:	f0ffffff 	.word	0xf0ffffff
 8001584:	02008000 	.word	0x02008000

08001588 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800158a:	4a1d      	ldr	r2, [pc, #116]	; (8001600 <HAL_I2CEx_ConfigAnalogFilter+0x78>)
 800158c:	6803      	ldr	r3, [r0, #0]
{
 800158e:	0006      	movs	r6, r0
 8001590:	000c      	movs	r4, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001592:	4293      	cmp	r3, r2
 8001594:	d009      	beq.n	80015aa <HAL_I2CEx_ConfigAnalogFilter+0x22>
 8001596:	4a1b      	ldr	r2, [pc, #108]	; (8001604 <HAL_I2CEx_ConfigAnalogFilter+0x7c>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d006      	beq.n	80015aa <HAL_I2CEx_ConfigAnalogFilter+0x22>
 800159c:	4a1a      	ldr	r2, [pc, #104]	; (8001608 <HAL_I2CEx_ConfigAnalogFilter+0x80>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d003      	beq.n	80015aa <HAL_I2CEx_ConfigAnalogFilter+0x22>
 80015a2:	2164      	movs	r1, #100	; 0x64
 80015a4:	4819      	ldr	r0, [pc, #100]	; (800160c <HAL_I2CEx_ConfigAnalogFilter+0x84>)
 80015a6:	f001 ff7a 	bl	800349e <assert_failed>
 80015aa:	4d19      	ldr	r5, [pc, #100]	; (8001610 <HAL_I2CEx_ConfigAnalogFilter+0x88>)
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 80015ac:	422c      	tst	r4, r5
 80015ae:	d003      	beq.n	80015b8 <HAL_I2CEx_ConfigAnalogFilter+0x30>
 80015b0:	2165      	movs	r1, #101	; 0x65
 80015b2:	4816      	ldr	r0, [pc, #88]	; (800160c <HAL_I2CEx_ConfigAnalogFilter+0x84>)
 80015b4:	f001 ff73 	bl	800349e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015b8:	2341      	movs	r3, #65	; 0x41
 80015ba:	469c      	mov	ip, r3
 80015bc:	44b4      	add	ip, r6
 80015be:	4663      	mov	r3, ip
 80015c0:	781a      	ldrb	r2, [r3, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80015c2:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	2a20      	cmp	r2, #32
 80015c8:	d119      	bne.n	80015fe <HAL_I2CEx_ConfigAnalogFilter+0x76>
    __HAL_LOCK(hi2c);
 80015ca:	0037      	movs	r7, r6
 80015cc:	3740      	adds	r7, #64	; 0x40
 80015ce:	783b      	ldrb	r3, [r7, #0]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d014      	beq.n	80015fe <HAL_I2CEx_ConfigAnalogFilter+0x76>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80015d4:	2324      	movs	r3, #36	; 0x24
 80015d6:	4661      	mov	r1, ip
 80015d8:	700b      	strb	r3, [r1, #0]
    __HAL_I2C_DISABLE(hi2c);
 80015da:	2101      	movs	r1, #1
 80015dc:	6833      	ldr	r3, [r6, #0]
 80015de:	6818      	ldr	r0, [r3, #0]
 80015e0:	4388      	bics	r0, r1
 80015e2:	6018      	str	r0, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80015e4:	6818      	ldr	r0, [r3, #0]
 80015e6:	4005      	ands	r5, r0
 80015e8:	601d      	str	r5, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80015ea:	6818      	ldr	r0, [r3, #0]
 80015ec:	4304      	orrs	r4, r0
 80015ee:	601c      	str	r4, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80015f0:	6818      	ldr	r0, [r3, #0]
 80015f2:	4301      	orrs	r1, r0
 80015f4:	6019      	str	r1, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80015f6:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80015f8:	4663      	mov	r3, ip
 80015fa:	701a      	strb	r2, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80015fc:	7038      	strb	r0, [r7, #0]
  }
}
 80015fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001600:	40005400 	.word	0x40005400
 8001604:	40005800 	.word	0x40005800
 8001608:	40007800 	.word	0x40007800
 800160c:	08003fa0 	.word	0x08003fa0
 8001610:	ffffefff 	.word	0xffffefff

08001614 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001616:	4a1b      	ldr	r2, [pc, #108]	; (8001684 <HAL_I2CEx_ConfigDigitalFilter+0x70>)
 8001618:	6803      	ldr	r3, [r0, #0]
{
 800161a:	0005      	movs	r5, r0
 800161c:	000c      	movs	r4, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800161e:	4293      	cmp	r3, r2
 8001620:	d009      	beq.n	8001636 <HAL_I2CEx_ConfigDigitalFilter+0x22>
 8001622:	4a19      	ldr	r2, [pc, #100]	; (8001688 <HAL_I2CEx_ConfigDigitalFilter+0x74>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d006      	beq.n	8001636 <HAL_I2CEx_ConfigDigitalFilter+0x22>
 8001628:	4a18      	ldr	r2, [pc, #96]	; (800168c <HAL_I2CEx_ConfigDigitalFilter+0x78>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d003      	beq.n	8001636 <HAL_I2CEx_ConfigDigitalFilter+0x22>
 800162e:	2192      	movs	r1, #146	; 0x92
 8001630:	4817      	ldr	r0, [pc, #92]	; (8001690 <HAL_I2CEx_ConfigDigitalFilter+0x7c>)
 8001632:	f001 ff34 	bl	800349e <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8001636:	2c0f      	cmp	r4, #15
 8001638:	d903      	bls.n	8001642 <HAL_I2CEx_ConfigDigitalFilter+0x2e>
 800163a:	2193      	movs	r1, #147	; 0x93
 800163c:	4814      	ldr	r0, [pc, #80]	; (8001690 <HAL_I2CEx_ConfigDigitalFilter+0x7c>)
 800163e:	f001 ff2e 	bl	800349e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001642:	002e      	movs	r6, r5
 8001644:	3641      	adds	r6, #65	; 0x41
 8001646:	7832      	ldrb	r2, [r6, #0]

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001648:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800164a:	b2d2      	uxtb	r2, r2
 800164c:	2a20      	cmp	r2, #32
 800164e:	d117      	bne.n	8001680 <HAL_I2CEx_ConfigDigitalFilter+0x6c>
    __HAL_LOCK(hi2c);
 8001650:	0029      	movs	r1, r5
 8001652:	3140      	adds	r1, #64	; 0x40
 8001654:	780b      	ldrb	r3, [r1, #0]
 8001656:	2b01      	cmp	r3, #1
 8001658:	d012      	beq.n	8001680 <HAL_I2CEx_ConfigDigitalFilter+0x6c>
    hi2c->State = HAL_I2C_STATE_BUSY;
 800165a:	2324      	movs	r3, #36	; 0x24
 800165c:	7033      	strb	r3, [r6, #0]
    __HAL_I2C_DISABLE(hi2c);
 800165e:	682b      	ldr	r3, [r5, #0]
 8001660:	3801      	subs	r0, #1
 8001662:	681d      	ldr	r5, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8001664:	4f0b      	ldr	r7, [pc, #44]	; (8001694 <HAL_I2CEx_ConfigDigitalFilter+0x80>)
    __HAL_I2C_DISABLE(hi2c);
 8001666:	4385      	bics	r5, r0
 8001668:	601d      	str	r5, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 800166a:	681d      	ldr	r5, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 800166c:	0224      	lsls	r4, r4, #8
    tmpreg &= ~(I2C_CR1_DNF);
 800166e:	403d      	ands	r5, r7
    tmpreg |= DigitalFilter << 8U;
 8001670:	432c      	orrs	r4, r5
    hi2c->Instance->CR1 = tmpreg;
 8001672:	601c      	str	r4, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001674:	681c      	ldr	r4, [r3, #0]
 8001676:	4320      	orrs	r0, r4
 8001678:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 800167a:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800167c:	7032      	strb	r2, [r6, #0]
    __HAL_UNLOCK(hi2c);
 800167e:	7008      	strb	r0, [r1, #0]
  }
}
 8001680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001682:	46c0      	nop			; (mov r8, r8)
 8001684:	40005400 	.word	0x40005400
 8001688:	40005800 	.word	0x40005800
 800168c:	40007800 	.word	0x40007800
 8001690:	08003fa0 	.word	0x08003fa0
 8001694:	fffff0ff 	.word	0xfffff0ff

08001698 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001698:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 800169a:	4b18      	ldr	r3, [pc, #96]	; (80016fc <HAL_RCC_GetSysClockFreq+0x64>)
{
 800169c:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 800169e:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 80016a0:	400a      	ands	r2, r1
 80016a2:	2a08      	cmp	r2, #8
 80016a4:	d026      	beq.n	80016f4 <HAL_RCC_GetSysClockFreq+0x5c>
 80016a6:	2a0c      	cmp	r2, #12
 80016a8:	d006      	beq.n	80016b8 <HAL_RCC_GetSysClockFreq+0x20>
 80016aa:	2a04      	cmp	r2, #4
 80016ac:	d11a      	bne.n	80016e4 <HAL_RCC_GetSysClockFreq+0x4c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	06db      	lsls	r3, r3, #27
 80016b2:	d421      	bmi.n	80016f8 <HAL_RCC_GetSysClockFreq+0x60>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 80016b4:	4812      	ldr	r0, [pc, #72]	; (8001700 <HAL_RCC_GetSysClockFreq+0x68>)
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 80016b6:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80016b8:	028a      	lsls	r2, r1, #10
 80016ba:	4812      	ldr	r0, [pc, #72]	; (8001704 <HAL_RCC_GetSysClockFreq+0x6c>)
 80016bc:	0f12      	lsrs	r2, r2, #28
 80016be:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80016c0:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016c2:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80016c4:	0f89      	lsrs	r1, r1, #30
 80016c6:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016c8:	03c0      	lsls	r0, r0, #15
 80016ca:	d504      	bpl.n	80016d6 <HAL_RCC_GetSysClockFreq+0x3e>
        pllvco = (HSE_VALUE * pllm) / plld;
 80016cc:	480e      	ldr	r0, [pc, #56]	; (8001708 <HAL_RCC_GetSysClockFreq+0x70>)
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80016ce:	4350      	muls	r0, r2
 80016d0:	f7fe fd40 	bl	8000154 <__udivsi3>
 80016d4:	e7ef      	b.n	80016b6 <HAL_RCC_GetSysClockFreq+0x1e>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	06db      	lsls	r3, r3, #27
 80016da:	d501      	bpl.n	80016e0 <HAL_RCC_GetSysClockFreq+0x48>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80016dc:	480b      	ldr	r0, [pc, #44]	; (800170c <HAL_RCC_GetSysClockFreq+0x74>)
 80016de:	e7f6      	b.n	80016ce <HAL_RCC_GetSysClockFreq+0x36>
         pllvco = (HSI_VALUE * pllm) / plld;
 80016e0:	4807      	ldr	r0, [pc, #28]	; (8001700 <HAL_RCC_GetSysClockFreq+0x68>)
 80016e2:	e7f4      	b.n	80016ce <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80016e4:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80016e6:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80016e8:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80016ea:	041b      	lsls	r3, r3, #16
 80016ec:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80016ee:	3301      	adds	r3, #1
 80016f0:	4098      	lsls	r0, r3
 80016f2:	e7e0      	b.n	80016b6 <HAL_RCC_GetSysClockFreq+0x1e>
      sysclockfreq = HSE_VALUE;
 80016f4:	4804      	ldr	r0, [pc, #16]	; (8001708 <HAL_RCC_GetSysClockFreq+0x70>)
 80016f6:	e7de      	b.n	80016b6 <HAL_RCC_GetSysClockFreq+0x1e>
        sysclockfreq =  (HSI_VALUE >> 2);
 80016f8:	4804      	ldr	r0, [pc, #16]	; (800170c <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 80016fa:	e7dc      	b.n	80016b6 <HAL_RCC_GetSysClockFreq+0x1e>
 80016fc:	40021000 	.word	0x40021000
 8001700:	00f42400 	.word	0x00f42400
 8001704:	08004350 	.word	0x08004350
 8001708:	007a1200 	.word	0x007a1200
 800170c:	003d0900 	.word	0x003d0900

08001710 <HAL_RCC_OscConfig>:
{
 8001710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001712:	0005      	movs	r5, r0
 8001714:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8001716:	2800      	cmp	r0, #0
 8001718:	d102      	bne.n	8001720 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 800171a:	2001      	movs	r0, #1
}
 800171c:	b007      	add	sp, #28
 800171e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8001720:	6803      	ldr	r3, [r0, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d006      	beq.n	8001734 <HAL_RCC_OscConfig+0x24>
 8001726:	069b      	lsls	r3, r3, #26
 8001728:	d104      	bne.n	8001734 <HAL_RCC_OscConfig+0x24>
 800172a:	21b0      	movs	r1, #176	; 0xb0
 800172c:	48c7      	ldr	r0, [pc, #796]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 800172e:	0049      	lsls	r1, r1, #1
 8001730:	f001 feb5 	bl	800349e <assert_failed>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001734:	230c      	movs	r3, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001736:	2780      	movs	r7, #128	; 0x80
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001738:	4cc5      	ldr	r4, [pc, #788]	; (8001a50 <HAL_RCC_OscConfig+0x340>)
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800173a:	027f      	lsls	r7, r7, #9
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800173c:	68e2      	ldr	r2, [r4, #12]
 800173e:	401a      	ands	r2, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001740:	68e3      	ldr	r3, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001742:	9201      	str	r2, [sp, #4]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001744:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001746:	682b      	ldr	r3, [r5, #0]
 8001748:	07db      	lsls	r3, r3, #31
 800174a:	d464      	bmi.n	8001816 <HAL_RCC_OscConfig+0x106>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800174c:	682b      	ldr	r3, [r5, #0]
 800174e:	079b      	lsls	r3, r3, #30
 8001750:	d500      	bpl.n	8001754 <HAL_RCC_OscConfig+0x44>
 8001752:	e0c0      	b.n	80018d6 <HAL_RCC_OscConfig+0x1c6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001754:	682b      	ldr	r3, [r5, #0]
 8001756:	06db      	lsls	r3, r3, #27
 8001758:	d543      	bpl.n	80017e2 <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 800175a:	9b01      	ldr	r3, [sp, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d000      	beq.n	8001762 <HAL_RCC_OscConfig+0x52>
 8001760:	e12d      	b.n	80019be <HAL_RCC_OscConfig+0x2ae>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001762:	6823      	ldr	r3, [r4, #0]
 8001764:	059b      	lsls	r3, r3, #22
 8001766:	d502      	bpl.n	800176e <HAL_RCC_OscConfig+0x5e>
 8001768:	69eb      	ldr	r3, [r5, #28]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0d5      	beq.n	800171a <HAL_RCC_OscConfig+0xa>
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 800176e:	6a2b      	ldr	r3, [r5, #32]
 8001770:	2bff      	cmp	r3, #255	; 0xff
 8001772:	d904      	bls.n	800177e <HAL_RCC_OscConfig+0x6e>
 8001774:	2180      	movs	r1, #128	; 0x80
 8001776:	48b5      	ldr	r0, [pc, #724]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 8001778:	0089      	lsls	r1, r1, #2
 800177a:	f001 fe90 	bl	800349e <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 800177e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001780:	4ab4      	ldr	r2, [pc, #720]	; (8001a54 <HAL_RCC_OscConfig+0x344>)
 8001782:	49b5      	ldr	r1, [pc, #724]	; (8001a58 <HAL_RCC_OscConfig+0x348>)
 8001784:	401a      	ands	r2, r3
 8001786:	420b      	tst	r3, r1
 8001788:	d00b      	beq.n	80017a2 <HAL_RCC_OscConfig+0x92>
 800178a:	2180      	movs	r1, #128	; 0x80
 800178c:	0209      	lsls	r1, r1, #8
 800178e:	428a      	cmp	r2, r1
 8001790:	d007      	beq.n	80017a2 <HAL_RCC_OscConfig+0x92>
 8001792:	22c0      	movs	r2, #192	; 0xc0
 8001794:	0212      	lsls	r2, r2, #8
 8001796:	4293      	cmp	r3, r2
 8001798:	d003      	beq.n	80017a2 <HAL_RCC_OscConfig+0x92>
 800179a:	49b0      	ldr	r1, [pc, #704]	; (8001a5c <HAL_RCC_OscConfig+0x34c>)
 800179c:	48ab      	ldr	r0, [pc, #684]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 800179e:	f001 fe7e 	bl	800349e <assert_failed>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017a2:	6862      	ldr	r2, [r4, #4]
 80017a4:	49ae      	ldr	r1, [pc, #696]	; (8001a60 <HAL_RCC_OscConfig+0x350>)
 80017a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80017a8:	400a      	ands	r2, r1
 80017aa:	431a      	orrs	r2, r3
 80017ac:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80017ae:	6861      	ldr	r1, [r4, #4]
 80017b0:	6a2a      	ldr	r2, [r5, #32]
 80017b2:	0209      	lsls	r1, r1, #8
 80017b4:	0a09      	lsrs	r1, r1, #8
 80017b6:	0612      	lsls	r2, r2, #24
 80017b8:	430a      	orrs	r2, r1
 80017ba:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80017bc:	2280      	movs	r2, #128	; 0x80
 80017be:	0b5b      	lsrs	r3, r3, #13
 80017c0:	3301      	adds	r3, #1
 80017c2:	0212      	lsls	r2, r2, #8
 80017c4:	409a      	lsls	r2, r3
 80017c6:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80017c8:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80017ca:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80017cc:	060a      	lsls	r2, r1, #24
 80017ce:	49a5      	ldr	r1, [pc, #660]	; (8001a64 <HAL_RCC_OscConfig+0x354>)
 80017d0:	0f12      	lsrs	r2, r2, #28
 80017d2:	5c8a      	ldrb	r2, [r1, r2]
 80017d4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80017d6:	4aa4      	ldr	r2, [pc, #656]	; (8001a68 <HAL_RCC_OscConfig+0x358>)
 80017d8:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80017da:	f7fe fe51 	bl	8000480 <HAL_InitTick>
        if(status != HAL_OK)
 80017de:	2800      	cmp	r0, #0
 80017e0:	d19c      	bne.n	800171c <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017e2:	682b      	ldr	r3, [r5, #0]
 80017e4:	071b      	lsls	r3, r3, #28
 80017e6:	d500      	bpl.n	80017ea <HAL_RCC_OscConfig+0xda>
 80017e8:	e15b      	b.n	8001aa2 <HAL_RCC_OscConfig+0x392>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017ea:	682b      	ldr	r3, [r5, #0]
 80017ec:	075b      	lsls	r3, r3, #29
 80017ee:	d500      	bpl.n	80017f2 <HAL_RCC_OscConfig+0xe2>
 80017f0:	e184      	b.n	8001afc <HAL_RCC_OscConfig+0x3ec>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80017f2:	682b      	ldr	r3, [r5, #0]
 80017f4:	069b      	lsls	r3, r3, #26
 80017f6:	d500      	bpl.n	80017fa <HAL_RCC_OscConfig+0xea>
 80017f8:	e1fd      	b.n	8001bf6 <HAL_RCC_OscConfig+0x4e6>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80017fa:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d904      	bls.n	800180a <HAL_RCC_OscConfig+0xfa>
 8001800:	21ba      	movs	r1, #186	; 0xba
 8001802:	4892      	ldr	r0, [pc, #584]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 8001804:	0089      	lsls	r1, r1, #2
 8001806:	f001 fe4a 	bl	800349e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800180a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800180c:	2b00      	cmp	r3, #0
 800180e:	d000      	beq.n	8001812 <HAL_RCC_OscConfig+0x102>
 8001810:	e22b      	b.n	8001c6a <HAL_RCC_OscConfig+0x55a>
  return HAL_OK;
 8001812:	2000      	movs	r0, #0
 8001814:	e782      	b.n	800171c <HAL_RCC_OscConfig+0xc>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8001816:	686b      	ldr	r3, [r5, #4]
 8001818:	4e94      	ldr	r6, [pc, #592]	; (8001a6c <HAL_RCC_OscConfig+0x35c>)
 800181a:	4233      	tst	r3, r6
 800181c:	d008      	beq.n	8001830 <HAL_RCC_OscConfig+0x120>
 800181e:	22a0      	movs	r2, #160	; 0xa0
 8001820:	02d2      	lsls	r2, r2, #11
 8001822:	4293      	cmp	r3, r2
 8001824:	d004      	beq.n	8001830 <HAL_RCC_OscConfig+0x120>
 8001826:	216a      	movs	r1, #106	; 0x6a
 8001828:	4888      	ldr	r0, [pc, #544]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 800182a:	31ff      	adds	r1, #255	; 0xff
 800182c:	f001 fe37 	bl	800349e <assert_failed>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001830:	9b01      	ldr	r3, [sp, #4]
 8001832:	2b08      	cmp	r3, #8
 8001834:	d003      	beq.n	800183e <HAL_RCC_OscConfig+0x12e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001836:	2b0c      	cmp	r3, #12
 8001838:	d108      	bne.n	800184c <HAL_RCC_OscConfig+0x13c>
 800183a:	2f00      	cmp	r7, #0
 800183c:	d006      	beq.n	800184c <HAL_RCC_OscConfig+0x13c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800183e:	6823      	ldr	r3, [r4, #0]
 8001840:	039b      	lsls	r3, r3, #14
 8001842:	d583      	bpl.n	800174c <HAL_RCC_OscConfig+0x3c>
 8001844:	686b      	ldr	r3, [r5, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d180      	bne.n	800174c <HAL_RCC_OscConfig+0x3c>
 800184a:	e766      	b.n	800171a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800184c:	2180      	movs	r1, #128	; 0x80
 800184e:	686b      	ldr	r3, [r5, #4]
 8001850:	0249      	lsls	r1, r1, #9
 8001852:	428b      	cmp	r3, r1
 8001854:	d114      	bne.n	8001880 <HAL_RCC_OscConfig+0x170>
 8001856:	6822      	ldr	r2, [r4, #0]
 8001858:	4313      	orrs	r3, r2
 800185a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800185c:	f7fe fe44 	bl	80004e8 <HAL_GetTick>
 8001860:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001862:	2280      	movs	r2, #128	; 0x80
 8001864:	6823      	ldr	r3, [r4, #0]
 8001866:	0292      	lsls	r2, r2, #10
 8001868:	4213      	tst	r3, r2
 800186a:	d000      	beq.n	800186e <HAL_RCC_OscConfig+0x15e>
 800186c:	e76e      	b.n	800174c <HAL_RCC_OscConfig+0x3c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800186e:	f7fe fe3b 	bl	80004e8 <HAL_GetTick>
 8001872:	23fa      	movs	r3, #250	; 0xfa
 8001874:	1b80      	subs	r0, r0, r6
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4298      	cmp	r0, r3
 800187a:	d9f2      	bls.n	8001862 <HAL_RCC_OscConfig+0x152>
            return HAL_TIMEOUT;
 800187c:	2003      	movs	r0, #3
 800187e:	e74d      	b.n	800171c <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001880:	22a0      	movs	r2, #160	; 0xa0
 8001882:	02d2      	lsls	r2, r2, #11
 8001884:	4293      	cmp	r3, r2
 8001886:	d108      	bne.n	800189a <HAL_RCC_OscConfig+0x18a>
 8001888:	2380      	movs	r3, #128	; 0x80
 800188a:	6822      	ldr	r2, [r4, #0]
 800188c:	02db      	lsls	r3, r3, #11
 800188e:	4313      	orrs	r3, r2
 8001890:	6023      	str	r3, [r4, #0]
 8001892:	6822      	ldr	r2, [r4, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	6022      	str	r2, [r4, #0]
 8001898:	e7e0      	b.n	800185c <HAL_RCC_OscConfig+0x14c>
 800189a:	6822      	ldr	r2, [r4, #0]
 800189c:	4016      	ands	r6, r2
 800189e:	6026      	str	r6, [r4, #0]
 80018a0:	6822      	ldr	r2, [r4, #0]
 80018a2:	400a      	ands	r2, r1
 80018a4:	9205      	str	r2, [sp, #20]
 80018a6:	9a05      	ldr	r2, [sp, #20]
 80018a8:	4971      	ldr	r1, [pc, #452]	; (8001a70 <HAL_RCC_OscConfig+0x360>)
 80018aa:	6822      	ldr	r2, [r4, #0]
 80018ac:	400a      	ands	r2, r1
 80018ae:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1d3      	bne.n	800185c <HAL_RCC_OscConfig+0x14c>
        tickstart = HAL_GetTick();
 80018b4:	f7fe fe18 	bl	80004e8 <HAL_GetTick>
 80018b8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80018ba:	2280      	movs	r2, #128	; 0x80
 80018bc:	6823      	ldr	r3, [r4, #0]
 80018be:	0292      	lsls	r2, r2, #10
 80018c0:	4213      	tst	r3, r2
 80018c2:	d100      	bne.n	80018c6 <HAL_RCC_OscConfig+0x1b6>
 80018c4:	e742      	b.n	800174c <HAL_RCC_OscConfig+0x3c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018c6:	f7fe fe0f 	bl	80004e8 <HAL_GetTick>
 80018ca:	23fa      	movs	r3, #250	; 0xfa
 80018cc:	1b80      	subs	r0, r0, r6
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	4298      	cmp	r0, r3
 80018d2:	d9f2      	bls.n	80018ba <HAL_RCC_OscConfig+0x1aa>
 80018d4:	e7d2      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80018d6:	2320      	movs	r3, #32
 80018d8:	68ea      	ldr	r2, [r5, #12]
 80018da:	439a      	bics	r2, r3
 80018dc:	2a01      	cmp	r2, #1
 80018de:	d906      	bls.n	80018ee <HAL_RCC_OscConfig+0x1de>
 80018e0:	2a09      	cmp	r2, #9
 80018e2:	d004      	beq.n	80018ee <HAL_RCC_OscConfig+0x1de>
 80018e4:	21ce      	movs	r1, #206	; 0xce
 80018e6:	4859      	ldr	r0, [pc, #356]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 80018e8:	0049      	lsls	r1, r1, #1
 80018ea:	f001 fdd8 	bl	800349e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80018ee:	692b      	ldr	r3, [r5, #16]
 80018f0:	2b1f      	cmp	r3, #31
 80018f2:	d904      	bls.n	80018fe <HAL_RCC_OscConfig+0x1ee>
 80018f4:	219e      	movs	r1, #158	; 0x9e
 80018f6:	4855      	ldr	r0, [pc, #340]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 80018f8:	31ff      	adds	r1, #255	; 0xff
 80018fa:	f001 fdd0 	bl	800349e <assert_failed>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80018fe:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 8001900:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001902:	4213      	tst	r3, r2
 8001904:	d003      	beq.n	800190e <HAL_RCC_OscConfig+0x1fe>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001906:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001908:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800190a:	4311      	orrs	r1, r2
 800190c:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800190e:	9a01      	ldr	r2, [sp, #4]
 8001910:	2a04      	cmp	r2, #4
 8001912:	d003      	beq.n	800191c <HAL_RCC_OscConfig+0x20c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001914:	2a0c      	cmp	r2, #12
 8001916:	d124      	bne.n	8001962 <HAL_RCC_OscConfig+0x252>
 8001918:	2f00      	cmp	r7, #0
 800191a:	d122      	bne.n	8001962 <HAL_RCC_OscConfig+0x252>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800191c:	6822      	ldr	r2, [r4, #0]
 800191e:	0752      	lsls	r2, r2, #29
 8001920:	d502      	bpl.n	8001928 <HAL_RCC_OscConfig+0x218>
 8001922:	2b00      	cmp	r3, #0
 8001924:	d100      	bne.n	8001928 <HAL_RCC_OscConfig+0x218>
 8001926:	e6f8      	b.n	800171a <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001928:	6861      	ldr	r1, [r4, #4]
 800192a:	692a      	ldr	r2, [r5, #16]
 800192c:	4851      	ldr	r0, [pc, #324]	; (8001a74 <HAL_RCC_OscConfig+0x364>)
 800192e:	0212      	lsls	r2, r2, #8
 8001930:	4001      	ands	r1, r0
 8001932:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001934:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001936:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001938:	6822      	ldr	r2, [r4, #0]
 800193a:	438a      	bics	r2, r1
 800193c:	4313      	orrs	r3, r2
 800193e:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001940:	f7ff feaa 	bl	8001698 <HAL_RCC_GetSysClockFreq>
 8001944:	68e3      	ldr	r3, [r4, #12]
 8001946:	4a47      	ldr	r2, [pc, #284]	; (8001a64 <HAL_RCC_OscConfig+0x354>)
 8001948:	061b      	lsls	r3, r3, #24
 800194a:	0f1b      	lsrs	r3, r3, #28
 800194c:	5cd3      	ldrb	r3, [r2, r3]
 800194e:	40d8      	lsrs	r0, r3
 8001950:	4b45      	ldr	r3, [pc, #276]	; (8001a68 <HAL_RCC_OscConfig+0x358>)
 8001952:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8001954:	2000      	movs	r0, #0
 8001956:	f7fe fd93 	bl	8000480 <HAL_InitTick>
      if(status != HAL_OK)
 800195a:	2800      	cmp	r0, #0
 800195c:	d100      	bne.n	8001960 <HAL_RCC_OscConfig+0x250>
 800195e:	e6f9      	b.n	8001754 <HAL_RCC_OscConfig+0x44>
 8001960:	e6dc      	b.n	800171c <HAL_RCC_OscConfig+0xc>
      if(hsi_state != RCC_HSI_OFF)
 8001962:	2b00      	cmp	r3, #0
 8001964:	d019      	beq.n	800199a <HAL_RCC_OscConfig+0x28a>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001966:	2109      	movs	r1, #9
 8001968:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800196a:	2704      	movs	r7, #4
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800196c:	438a      	bics	r2, r1
 800196e:	4313      	orrs	r3, r2
 8001970:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001972:	f7fe fdb9 	bl	80004e8 <HAL_GetTick>
 8001976:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001978:	6823      	ldr	r3, [r4, #0]
 800197a:	423b      	tst	r3, r7
 800197c:	d007      	beq.n	800198e <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800197e:	6862      	ldr	r2, [r4, #4]
 8001980:	692b      	ldr	r3, [r5, #16]
 8001982:	493c      	ldr	r1, [pc, #240]	; (8001a74 <HAL_RCC_OscConfig+0x364>)
 8001984:	021b      	lsls	r3, r3, #8
 8001986:	400a      	ands	r2, r1
 8001988:	4313      	orrs	r3, r2
 800198a:	6063      	str	r3, [r4, #4]
 800198c:	e6e2      	b.n	8001754 <HAL_RCC_OscConfig+0x44>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800198e:	f7fe fdab 	bl	80004e8 <HAL_GetTick>
 8001992:	1b80      	subs	r0, r0, r6
 8001994:	2802      	cmp	r0, #2
 8001996:	d9ef      	bls.n	8001978 <HAL_RCC_OscConfig+0x268>
 8001998:	e770      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_HSI_DISABLE();
 800199a:	2201      	movs	r2, #1
 800199c:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800199e:	2704      	movs	r7, #4
        __HAL_RCC_HSI_DISABLE();
 80019a0:	4393      	bics	r3, r2
 80019a2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80019a4:	f7fe fda0 	bl	80004e8 <HAL_GetTick>
 80019a8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80019aa:	6823      	ldr	r3, [r4, #0]
 80019ac:	423b      	tst	r3, r7
 80019ae:	d100      	bne.n	80019b2 <HAL_RCC_OscConfig+0x2a2>
 80019b0:	e6d0      	b.n	8001754 <HAL_RCC_OscConfig+0x44>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019b2:	f7fe fd99 	bl	80004e8 <HAL_GetTick>
 80019b6:	1b80      	subs	r0, r0, r6
 80019b8:	2802      	cmp	r0, #2
 80019ba:	d9f6      	bls.n	80019aa <HAL_RCC_OscConfig+0x29a>
 80019bc:	e75e      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 80019be:	69eb      	ldr	r3, [r5, #28]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d904      	bls.n	80019ce <HAL_RCC_OscConfig+0x2be>
 80019c4:	2186      	movs	r1, #134	; 0x86
 80019c6:	4821      	ldr	r0, [pc, #132]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 80019c8:	0089      	lsls	r1, r1, #2
 80019ca:	f001 fd68 	bl	800349e <assert_failed>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80019ce:	69eb      	ldr	r3, [r5, #28]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d053      	beq.n	8001a7c <HAL_RCC_OscConfig+0x36c>
        __HAL_RCC_MSI_ENABLE();
 80019d4:	2380      	movs	r3, #128	; 0x80
 80019d6:	6822      	ldr	r2, [r4, #0]
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	4313      	orrs	r3, r2
 80019dc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80019de:	f7fe fd83 	bl	80004e8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019e2:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80019e4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019e6:	00bf      	lsls	r7, r7, #2
 80019e8:	6823      	ldr	r3, [r4, #0]
 80019ea:	423b      	tst	r3, r7
 80019ec:	d027      	beq.n	8001a3e <HAL_RCC_OscConfig+0x32e>
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 80019ee:	6a2b      	ldr	r3, [r5, #32]
 80019f0:	2bff      	cmp	r3, #255	; 0xff
 80019f2:	d904      	bls.n	80019fe <HAL_RCC_OscConfig+0x2ee>
 80019f4:	218b      	movs	r1, #139	; 0x8b
 80019f6:	4815      	ldr	r0, [pc, #84]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 80019f8:	0089      	lsls	r1, r1, #2
 80019fa:	f001 fd50 	bl	800349e <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 80019fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001a00:	4a14      	ldr	r2, [pc, #80]	; (8001a54 <HAL_RCC_OscConfig+0x344>)
 8001a02:	4915      	ldr	r1, [pc, #84]	; (8001a58 <HAL_RCC_OscConfig+0x348>)
 8001a04:	401a      	ands	r2, r3
 8001a06:	420b      	tst	r3, r1
 8001a08:	d00b      	beq.n	8001a22 <HAL_RCC_OscConfig+0x312>
 8001a0a:	2180      	movs	r1, #128	; 0x80
 8001a0c:	0209      	lsls	r1, r1, #8
 8001a0e:	428a      	cmp	r2, r1
 8001a10:	d007      	beq.n	8001a22 <HAL_RCC_OscConfig+0x312>
 8001a12:	22c0      	movs	r2, #192	; 0xc0
 8001a14:	0212      	lsls	r2, r2, #8
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d003      	beq.n	8001a22 <HAL_RCC_OscConfig+0x312>
 8001a1a:	4917      	ldr	r1, [pc, #92]	; (8001a78 <HAL_RCC_OscConfig+0x368>)
 8001a1c:	480b      	ldr	r0, [pc, #44]	; (8001a4c <HAL_RCC_OscConfig+0x33c>)
 8001a1e:	f001 fd3e 	bl	800349e <assert_failed>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a22:	6863      	ldr	r3, [r4, #4]
 8001a24:	4a0e      	ldr	r2, [pc, #56]	; (8001a60 <HAL_RCC_OscConfig+0x350>)
 8001a26:	4013      	ands	r3, r2
 8001a28:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a2e:	6862      	ldr	r2, [r4, #4]
 8001a30:	6a2b      	ldr	r3, [r5, #32]
 8001a32:	0212      	lsls	r2, r2, #8
 8001a34:	061b      	lsls	r3, r3, #24
 8001a36:	0a12      	lsrs	r2, r2, #8
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	6063      	str	r3, [r4, #4]
 8001a3c:	e6d1      	b.n	80017e2 <HAL_RCC_OscConfig+0xd2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a3e:	f7fe fd53 	bl	80004e8 <HAL_GetTick>
 8001a42:	1b80      	subs	r0, r0, r6
 8001a44:	2802      	cmp	r0, #2
 8001a46:	d9cf      	bls.n	80019e8 <HAL_RCC_OscConfig+0x2d8>
 8001a48:	e718      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
 8001a4a:	46c0      	nop			; (mov r8, r8)
 8001a4c:	08003fdb 	.word	0x08003fdb
 8001a50:	40021000 	.word	0x40021000
 8001a54:	ffffdfff 	.word	0xffffdfff
 8001a58:	ffff9fff 	.word	0xffff9fff
 8001a5c:	00000201 	.word	0x00000201
 8001a60:	ffff1fff 	.word	0xffff1fff
 8001a64:	08004338 	.word	0x08004338
 8001a68:	20000000 	.word	0x20000000
 8001a6c:	fffeffff 	.word	0xfffeffff
 8001a70:	fffbffff 	.word	0xfffbffff
 8001a74:	ffffe0ff 	.word	0xffffe0ff
 8001a78:	0000022d 	.word	0x0000022d
        __HAL_RCC_MSI_DISABLE();
 8001a7c:	6823      	ldr	r3, [r4, #0]
 8001a7e:	4ac0      	ldr	r2, [pc, #768]	; (8001d80 <HAL_RCC_OscConfig+0x670>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001a80:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_MSI_DISABLE();
 8001a82:	4013      	ands	r3, r2
 8001a84:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001a86:	f7fe fd2f 	bl	80004e8 <HAL_GetTick>
 8001a8a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001a8c:	00bf      	lsls	r7, r7, #2
 8001a8e:	6823      	ldr	r3, [r4, #0]
 8001a90:	423b      	tst	r3, r7
 8001a92:	d100      	bne.n	8001a96 <HAL_RCC_OscConfig+0x386>
 8001a94:	e6a5      	b.n	80017e2 <HAL_RCC_OscConfig+0xd2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a96:	f7fe fd27 	bl	80004e8 <HAL_GetTick>
 8001a9a:	1b80      	subs	r0, r0, r6
 8001a9c:	2802      	cmp	r0, #2
 8001a9e:	d9f6      	bls.n	8001a8e <HAL_RCC_OscConfig+0x37e>
 8001aa0:	e6ec      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8001aa2:	696b      	ldr	r3, [r5, #20]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d903      	bls.n	8001ab0 <HAL_RCC_OscConfig+0x3a0>
 8001aa8:	49b6      	ldr	r1, [pc, #728]	; (8001d84 <HAL_RCC_OscConfig+0x674>)
 8001aaa:	48b7      	ldr	r0, [pc, #732]	; (8001d88 <HAL_RCC_OscConfig+0x678>)
 8001aac:	f001 fcf7 	bl	800349e <assert_failed>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ab0:	696a      	ldr	r2, [r5, #20]
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	2a00      	cmp	r2, #0
 8001ab6:	d010      	beq.n	8001ada <HAL_RCC_OscConfig+0x3ca>
      __HAL_RCC_LSI_ENABLE();
 8001ab8:	6d22      	ldr	r2, [r4, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001aba:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8001abc:	4313      	orrs	r3, r2
 8001abe:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001ac0:	f7fe fd12 	bl	80004e8 <HAL_GetTick>
 8001ac4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ac6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001ac8:	423b      	tst	r3, r7
 8001aca:	d000      	beq.n	8001ace <HAL_RCC_OscConfig+0x3be>
 8001acc:	e68d      	b.n	80017ea <HAL_RCC_OscConfig+0xda>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ace:	f7fe fd0b 	bl	80004e8 <HAL_GetTick>
 8001ad2:	1b80      	subs	r0, r0, r6
 8001ad4:	2802      	cmp	r0, #2
 8001ad6:	d9f6      	bls.n	8001ac6 <HAL_RCC_OscConfig+0x3b6>
 8001ad8:	e6d0      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
      __HAL_RCC_LSI_DISABLE();
 8001ada:	6d22      	ldr	r2, [r4, #80]	; 0x50
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001adc:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8001ade:	439a      	bics	r2, r3
 8001ae0:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001ae2:	f7fe fd01 	bl	80004e8 <HAL_GetTick>
 8001ae6:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ae8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001aea:	423b      	tst	r3, r7
 8001aec:	d100      	bne.n	8001af0 <HAL_RCC_OscConfig+0x3e0>
 8001aee:	e67c      	b.n	80017ea <HAL_RCC_OscConfig+0xda>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001af0:	f7fe fcfa 	bl	80004e8 <HAL_GetTick>
 8001af4:	1b80      	subs	r0, r0, r6
 8001af6:	2802      	cmp	r0, #2
 8001af8:	d9f6      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x3d8>
 8001afa:	e6bf      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8001afc:	68ab      	ldr	r3, [r5, #8]
 8001afe:	4aa0      	ldr	r2, [pc, #640]	; (8001d80 <HAL_RCC_OscConfig+0x670>)
 8001b00:	4213      	tst	r3, r2
 8001b02:	d007      	beq.n	8001b14 <HAL_RCC_OscConfig+0x404>
 8001b04:	22a0      	movs	r2, #160	; 0xa0
 8001b06:	00d2      	lsls	r2, r2, #3
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d003      	beq.n	8001b14 <HAL_RCC_OscConfig+0x404>
 8001b0c:	499f      	ldr	r1, [pc, #636]	; (8001d8c <HAL_RCC_OscConfig+0x67c>)
 8001b0e:	489e      	ldr	r0, [pc, #632]	; (8001d88 <HAL_RCC_OscConfig+0x678>)
 8001b10:	f001 fcc5 	bl	800349e <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b14:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001b16:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b18:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001b1a:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8001b1c:	9102      	str	r1, [sp, #8]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b1e:	421a      	tst	r2, r3
 8001b20:	d104      	bne.n	8001b2c <HAL_RCC_OscConfig+0x41c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b22:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001b24:	4313      	orrs	r3, r2
 8001b26:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	9302      	str	r3, [sp, #8]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2c:	2780      	movs	r7, #128	; 0x80
 8001b2e:	4e98      	ldr	r6, [pc, #608]	; (8001d90 <HAL_RCC_OscConfig+0x680>)
 8001b30:	007f      	lsls	r7, r7, #1
 8001b32:	6833      	ldr	r3, [r6, #0]
 8001b34:	423b      	tst	r3, r7
 8001b36:	d008      	beq.n	8001b4a <HAL_RCC_OscConfig+0x43a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b38:	2280      	movs	r2, #128	; 0x80
 8001b3a:	68ab      	ldr	r3, [r5, #8]
 8001b3c:	0052      	lsls	r2, r2, #1
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d113      	bne.n	8001b6a <HAL_RCC_OscConfig+0x45a>
 8001b42:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001b44:	4313      	orrs	r3, r2
 8001b46:	6523      	str	r3, [r4, #80]	; 0x50
 8001b48:	e034      	b.n	8001bb4 <HAL_RCC_OscConfig+0x4a4>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b4a:	6833      	ldr	r3, [r6, #0]
 8001b4c:	433b      	orrs	r3, r7
 8001b4e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001b50:	f7fe fcca 	bl	80004e8 <HAL_GetTick>
 8001b54:	9003      	str	r0, [sp, #12]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b56:	6833      	ldr	r3, [r6, #0]
 8001b58:	423b      	tst	r3, r7
 8001b5a:	d1ed      	bne.n	8001b38 <HAL_RCC_OscConfig+0x428>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b5c:	f7fe fcc4 	bl	80004e8 <HAL_GetTick>
 8001b60:	9b03      	ldr	r3, [sp, #12]
 8001b62:	1ac0      	subs	r0, r0, r3
 8001b64:	2864      	cmp	r0, #100	; 0x64
 8001b66:	d9f6      	bls.n	8001b56 <HAL_RCC_OscConfig+0x446>
 8001b68:	e688      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d116      	bne.n	8001b9c <HAL_RCC_OscConfig+0x48c>
 8001b6e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001b70:	4a83      	ldr	r2, [pc, #524]	; (8001d80 <HAL_RCC_OscConfig+0x670>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b72:	2780      	movs	r7, #128	; 0x80
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b74:	4013      	ands	r3, r2
 8001b76:	6523      	str	r3, [r4, #80]	; 0x50
 8001b78:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001b7a:	4a86      	ldr	r2, [pc, #536]	; (8001d94 <HAL_RCC_OscConfig+0x684>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b7c:	00bf      	lsls	r7, r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b7e:	4013      	ands	r3, r2
 8001b80:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001b82:	f7fe fcb1 	bl	80004e8 <HAL_GetTick>
 8001b86:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b88:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001b8a:	423b      	tst	r3, r7
 8001b8c:	d02a      	beq.n	8001be4 <HAL_RCC_OscConfig+0x4d4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b8e:	f7fe fcab 	bl	80004e8 <HAL_GetTick>
 8001b92:	4b81      	ldr	r3, [pc, #516]	; (8001d98 <HAL_RCC_OscConfig+0x688>)
 8001b94:	1b80      	subs	r0, r0, r6
 8001b96:	4298      	cmp	r0, r3
 8001b98:	d9f6      	bls.n	8001b88 <HAL_RCC_OscConfig+0x478>
 8001b9a:	e66f      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b9c:	21a0      	movs	r1, #160	; 0xa0
 8001b9e:	00c9      	lsls	r1, r1, #3
 8001ba0:	428b      	cmp	r3, r1
 8001ba2:	d10d      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x4b0>
 8001ba4:	2380      	movs	r3, #128	; 0x80
 8001ba6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001ba8:	00db      	lsls	r3, r3, #3
 8001baa:	430b      	orrs	r3, r1
 8001bac:	6523      	str	r3, [r4, #80]	; 0x50
 8001bae:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001bb4:	f7fe fc98 	bl	80004e8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bb8:	2780      	movs	r7, #128	; 0x80
      tickstart = HAL_GetTick();
 8001bba:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bbc:	00bf      	lsls	r7, r7, #2
 8001bbe:	e00e      	b.n	8001bde <HAL_RCC_OscConfig+0x4ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bc0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001bc2:	4a6f      	ldr	r2, [pc, #444]	; (8001d80 <HAL_RCC_OscConfig+0x670>)
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	6523      	str	r3, [r4, #80]	; 0x50
 8001bc8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001bca:	4a72      	ldr	r2, [pc, #456]	; (8001d94 <HAL_RCC_OscConfig+0x684>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	e7ba      	b.n	8001b46 <HAL_RCC_OscConfig+0x436>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bd0:	f7fe fc8a 	bl	80004e8 <HAL_GetTick>
 8001bd4:	4b70      	ldr	r3, [pc, #448]	; (8001d98 <HAL_RCC_OscConfig+0x688>)
 8001bd6:	1b80      	subs	r0, r0, r6
 8001bd8:	4298      	cmp	r0, r3
 8001bda:	d900      	bls.n	8001bde <HAL_RCC_OscConfig+0x4ce>
 8001bdc:	e64e      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001bde:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001be0:	423b      	tst	r3, r7
 8001be2:	d0f5      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x4c0>
    if(pwrclkchanged == SET)
 8001be4:	9b02      	ldr	r3, [sp, #8]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d000      	beq.n	8001bec <HAL_RCC_OscConfig+0x4dc>
 8001bea:	e602      	b.n	80017f2 <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001bee:	4a6b      	ldr	r2, [pc, #428]	; (8001d9c <HAL_RCC_OscConfig+0x68c>)
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	63a3      	str	r3, [r4, #56]	; 0x38
 8001bf4:	e5fd      	b.n	80017f2 <HAL_RCC_OscConfig+0xe2>
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 8001bf6:	69ab      	ldr	r3, [r5, #24]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d903      	bls.n	8001c04 <HAL_RCC_OscConfig+0x4f4>
 8001bfc:	4968      	ldr	r1, [pc, #416]	; (8001da0 <HAL_RCC_OscConfig+0x690>)
 8001bfe:	4862      	ldr	r0, [pc, #392]	; (8001d88 <HAL_RCC_OscConfig+0x678>)
 8001c00:	f001 fc4d 	bl	800349e <assert_failed>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c04:	69a9      	ldr	r1, [r5, #24]
 8001c06:	2301      	movs	r3, #1
 8001c08:	4a66      	ldr	r2, [pc, #408]	; (8001da4 <HAL_RCC_OscConfig+0x694>)
 8001c0a:	2900      	cmp	r1, #0
 8001c0c:	d018      	beq.n	8001c40 <HAL_RCC_OscConfig+0x530>
        __HAL_RCC_HSI48_ENABLE();
 8001c0e:	68a1      	ldr	r1, [r4, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c10:	2702      	movs	r7, #2
        __HAL_RCC_HSI48_ENABLE();
 8001c12:	4319      	orrs	r1, r3
 8001c14:	60a1      	str	r1, [r4, #8]
 8001c16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001c18:	430b      	orrs	r3, r1
 8001c1a:	6363      	str	r3, [r4, #52]	; 0x34
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	6a11      	ldr	r1, [r2, #32]
 8001c20:	019b      	lsls	r3, r3, #6
 8001c22:	430b      	orrs	r3, r1
 8001c24:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001c26:	f7fe fc5f 	bl	80004e8 <HAL_GetTick>
 8001c2a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001c2c:	68a3      	ldr	r3, [r4, #8]
 8001c2e:	423b      	tst	r3, r7
 8001c30:	d000      	beq.n	8001c34 <HAL_RCC_OscConfig+0x524>
 8001c32:	e5e2      	b.n	80017fa <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c34:	f7fe fc58 	bl	80004e8 <HAL_GetTick>
 8001c38:	1b80      	subs	r0, r0, r6
 8001c3a:	2802      	cmp	r0, #2
 8001c3c:	d9f6      	bls.n	8001c2c <HAL_RCC_OscConfig+0x51c>
 8001c3e:	e61d      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_HSI48_DISABLE();
 8001c40:	68a1      	ldr	r1, [r4, #8]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c42:	2702      	movs	r7, #2
        __HAL_RCC_HSI48_DISABLE();
 8001c44:	4399      	bics	r1, r3
 8001c46:	60a1      	str	r1, [r4, #8]
 8001c48:	6a13      	ldr	r3, [r2, #32]
 8001c4a:	4957      	ldr	r1, [pc, #348]	; (8001da8 <HAL_RCC_OscConfig+0x698>)
 8001c4c:	400b      	ands	r3, r1
 8001c4e:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001c50:	f7fe fc4a 	bl	80004e8 <HAL_GetTick>
 8001c54:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001c56:	68a3      	ldr	r3, [r4, #8]
 8001c58:	423b      	tst	r3, r7
 8001c5a:	d100      	bne.n	8001c5e <HAL_RCC_OscConfig+0x54e>
 8001c5c:	e5cd      	b.n	80017fa <HAL_RCC_OscConfig+0xea>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c5e:	f7fe fc43 	bl	80004e8 <HAL_GetTick>
 8001c62:	1b80      	subs	r0, r0, r6
 8001c64:	2802      	cmp	r0, #2
 8001c66:	d9f6      	bls.n	8001c56 <HAL_RCC_OscConfig+0x546>
 8001c68:	e608      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c6a:	9a01      	ldr	r2, [sp, #4]
 8001c6c:	2a0c      	cmp	r2, #12
 8001c6e:	d06a      	beq.n	8001d46 <HAL_RCC_OscConfig+0x636>
 8001c70:	4e4e      	ldr	r6, [pc, #312]	; (8001dac <HAL_RCC_OscConfig+0x69c>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d155      	bne.n	8001d22 <HAL_RCC_OscConfig+0x612>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8001c76:	4b4e      	ldr	r3, [pc, #312]	; (8001db0 <HAL_RCC_OscConfig+0x6a0>)
 8001c78:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001c7a:	421a      	tst	r2, r3
 8001c7c:	d003      	beq.n	8001c86 <HAL_RCC_OscConfig+0x576>
 8001c7e:	494d      	ldr	r1, [pc, #308]	; (8001db4 <HAL_RCC_OscConfig+0x6a4>)
 8001c80:	4841      	ldr	r0, [pc, #260]	; (8001d88 <HAL_RCC_OscConfig+0x678>)
 8001c82:	f001 fc0c 	bl	800349e <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8001c86:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001c88:	4b4b      	ldr	r3, [pc, #300]	; (8001db8 <HAL_RCC_OscConfig+0x6a8>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d00b      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x596>
 8001c8e:	2180      	movs	r1, #128	; 0x80
 8001c90:	0349      	lsls	r1, r1, #13
 8001c92:	428b      	cmp	r3, r1
 8001c94:	d007      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x596>
 8001c96:	2380      	movs	r3, #128	; 0x80
 8001c98:	039b      	lsls	r3, r3, #14
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d003      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x596>
 8001c9e:	4947      	ldr	r1, [pc, #284]	; (8001dbc <HAL_RCC_OscConfig+0x6ac>)
 8001ca0:	4839      	ldr	r0, [pc, #228]	; (8001d88 <HAL_RCC_OscConfig+0x678>)
 8001ca2:	f001 fbfc 	bl	800349e <assert_failed>
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
 8001ca6:	2180      	movs	r1, #128	; 0x80
 8001ca8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001caa:	4b45      	ldr	r3, [pc, #276]	; (8001dc0 <HAL_RCC_OscConfig+0x6b0>)
 8001cac:	03c9      	lsls	r1, r1, #15
 8001cae:	4013      	ands	r3, r2
 8001cb0:	428b      	cmp	r3, r1
 8001cb2:	d007      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x5b4>
 8001cb4:	2380      	movs	r3, #128	; 0x80
 8001cb6:	041b      	lsls	r3, r3, #16
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d003      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x5b4>
 8001cbc:	4941      	ldr	r1, [pc, #260]	; (8001dc4 <HAL_RCC_OscConfig+0x6b4>)
 8001cbe:	4832      	ldr	r0, [pc, #200]	; (8001d88 <HAL_RCC_OscConfig+0x678>)
 8001cc0:	f001 fbed 	bl	800349e <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 8001cc4:	6823      	ldr	r3, [r4, #0]
 8001cc6:	401e      	ands	r6, r3
 8001cc8:	6026      	str	r6, [r4, #0]
        tickstart = HAL_GetTick();
 8001cca:	f7fe fc0d 	bl	80004e8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cce:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8001cd0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cd2:	04b6      	lsls	r6, r6, #18
 8001cd4:	6823      	ldr	r3, [r4, #0]
 8001cd6:	4233      	tst	r3, r6
 8001cd8:	d11d      	bne.n	8001d16 <HAL_RCC_OscConfig+0x606>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cda:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8001cdc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001cde:	68e2      	ldr	r2, [r4, #12]
 8001ce0:	430b      	orrs	r3, r1
 8001ce2:	4939      	ldr	r1, [pc, #228]	; (8001dc8 <HAL_RCC_OscConfig+0x6b8>)
 8001ce4:	400a      	ands	r2, r1
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001cea:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cec:	4313      	orrs	r3, r2
 8001cee:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001cf0:	2380      	movs	r3, #128	; 0x80
 8001cf2:	6822      	ldr	r2, [r4, #0]
 8001cf4:	045b      	lsls	r3, r3, #17
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001cfa:	f7fe fbf5 	bl	80004e8 <HAL_GetTick>
 8001cfe:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d00:	04ad      	lsls	r5, r5, #18
 8001d02:	6823      	ldr	r3, [r4, #0]
 8001d04:	422b      	tst	r3, r5
 8001d06:	d000      	beq.n	8001d0a <HAL_RCC_OscConfig+0x5fa>
 8001d08:	e583      	b.n	8001812 <HAL_RCC_OscConfig+0x102>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d0a:	f7fe fbed 	bl	80004e8 <HAL_GetTick>
 8001d0e:	1b80      	subs	r0, r0, r6
 8001d10:	2802      	cmp	r0, #2
 8001d12:	d9f6      	bls.n	8001d02 <HAL_RCC_OscConfig+0x5f2>
 8001d14:	e5b2      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d16:	f7fe fbe7 	bl	80004e8 <HAL_GetTick>
 8001d1a:	1bc0      	subs	r0, r0, r7
 8001d1c:	2802      	cmp	r0, #2
 8001d1e:	d9d9      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x5c4>
 8001d20:	e5ac      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
        __HAL_RCC_PLL_DISABLE();
 8001d22:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d24:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001d26:	401e      	ands	r6, r3
 8001d28:	6026      	str	r6, [r4, #0]
        tickstart = HAL_GetTick();
 8001d2a:	f7fe fbdd 	bl	80004e8 <HAL_GetTick>
 8001d2e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d30:	04ad      	lsls	r5, r5, #18
 8001d32:	6823      	ldr	r3, [r4, #0]
 8001d34:	422b      	tst	r3, r5
 8001d36:	d100      	bne.n	8001d3a <HAL_RCC_OscConfig+0x62a>
 8001d38:	e56b      	b.n	8001812 <HAL_RCC_OscConfig+0x102>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d3a:	f7fe fbd5 	bl	80004e8 <HAL_GetTick>
 8001d3e:	1b80      	subs	r0, r0, r6
 8001d40:	2802      	cmp	r0, #2
 8001d42:	d9f6      	bls.n	8001d32 <HAL_RCC_OscConfig+0x622>
 8001d44:	e59a      	b.n	800187c <HAL_RCC_OscConfig+0x16c>
        return HAL_ERROR;
 8001d46:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d100      	bne.n	8001d4e <HAL_RCC_OscConfig+0x63e>
 8001d4c:	e4e6      	b.n	800171c <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4e:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8001d50:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d52:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8001d54:	0252      	lsls	r2, r2, #9
 8001d56:	401a      	ands	r2, r3
        return HAL_ERROR;
 8001d58:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d5a:	428a      	cmp	r2, r1
 8001d5c:	d000      	beq.n	8001d60 <HAL_RCC_OscConfig+0x650>
 8001d5e:	e4dd      	b.n	800171c <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d60:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d62:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d64:	0392      	lsls	r2, r2, #14
 8001d66:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d68:	428a      	cmp	r2, r1
 8001d6a:	d000      	beq.n	8001d6e <HAL_RCC_OscConfig+0x65e>
 8001d6c:	e4d6      	b.n	800171c <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001d6e:	20c0      	movs	r0, #192	; 0xc0
 8001d70:	0400      	lsls	r0, r0, #16
 8001d72:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001d74:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8001d76:	1a18      	subs	r0, r3, r0
 8001d78:	1e43      	subs	r3, r0, #1
 8001d7a:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 8001d7c:	b2c0      	uxtb	r0, r0
 8001d7e:	e4cd      	b.n	800171c <HAL_RCC_OscConfig+0xc>
 8001d80:	fffffeff 	.word	0xfffffeff
 8001d84:	0000024b 	.word	0x0000024b
 8001d88:	08003fdb 	.word	0x08003fdb
 8001d8c:	00000277 	.word	0x00000277
 8001d90:	40007000 	.word	0x40007000
 8001d94:	fffffbff 	.word	0xfffffbff
 8001d98:	00001388 	.word	0x00001388
 8001d9c:	efffffff 	.word	0xefffffff
 8001da0:	000002be 	.word	0x000002be
 8001da4:	40010000 	.word	0x40010000
 8001da8:	ffffdfff 	.word	0xffffdfff
 8001dac:	feffffff 	.word	0xfeffffff
 8001db0:	fffeffff 	.word	0xfffeffff
 8001db4:	000002f1 	.word	0x000002f1
 8001db8:	fff3ffff 	.word	0xfff3ffff
 8001dbc:	000002f2 	.word	0x000002f2
 8001dc0:	ff7fffff 	.word	0xff7fffff
 8001dc4:	000002f3 	.word	0x000002f3
 8001dc8:	ff02ffff 	.word	0xff02ffff

08001dcc <HAL_RCC_ClockConfig>:
{
 8001dcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001dce:	0004      	movs	r4, r0
 8001dd0:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 8001dd2:	2800      	cmp	r0, #0
 8001dd4:	d101      	bne.n	8001dda <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8001dd6:	2001      	movs	r0, #1
}
 8001dd8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8001dda:	6803      	ldr	r3, [r0, #0]
 8001ddc:	071b      	lsls	r3, r3, #28
 8001dde:	d103      	bne.n	8001de8 <HAL_RCC_ClockConfig+0x1c>
 8001de0:	497c      	ldr	r1, [pc, #496]	; (8001fd4 <HAL_RCC_ClockConfig+0x208>)
 8001de2:	487d      	ldr	r0, [pc, #500]	; (8001fd8 <HAL_RCC_ClockConfig+0x20c>)
 8001de4:	f001 fb5b 	bl	800349e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8001de8:	2f01      	cmp	r7, #1
 8001dea:	d903      	bls.n	8001df4 <HAL_RCC_ClockConfig+0x28>
 8001dec:	497b      	ldr	r1, [pc, #492]	; (8001fdc <HAL_RCC_ClockConfig+0x210>)
 8001dee:	487a      	ldr	r0, [pc, #488]	; (8001fd8 <HAL_RCC_ClockConfig+0x20c>)
 8001df0:	f001 fb55 	bl	800349e <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001df4:	2201      	movs	r2, #1
 8001df6:	4d7a      	ldr	r5, [pc, #488]	; (8001fe0 <HAL_RCC_ClockConfig+0x214>)
 8001df8:	682b      	ldr	r3, [r5, #0]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	429f      	cmp	r7, r3
 8001dfe:	d83a      	bhi.n	8001e76 <HAL_RCC_ClockConfig+0xaa>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e00:	6823      	ldr	r3, [r4, #0]
 8001e02:	079b      	lsls	r3, r3, #30
 8001e04:	d440      	bmi.n	8001e88 <HAL_RCC_ClockConfig+0xbc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e06:	6823      	ldr	r3, [r4, #0]
 8001e08:	07db      	lsls	r3, r3, #31
 8001e0a:	d45f      	bmi.n	8001ecc <HAL_RCC_ClockConfig+0x100>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	682a      	ldr	r2, [r5, #0]
 8001e10:	401a      	ands	r2, r3
 8001e12:	4297      	cmp	r7, r2
 8001e14:	d200      	bcs.n	8001e18 <HAL_RCC_ClockConfig+0x4c>
 8001e16:	e0bb      	b.n	8001f90 <HAL_RCC_ClockConfig+0x1c4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	6823      	ldr	r3, [r4, #0]
 8001e1a:	4d72      	ldr	r5, [pc, #456]	; (8001fe4 <HAL_RCC_ClockConfig+0x218>)
 8001e1c:	075b      	lsls	r3, r3, #29
 8001e1e:	d500      	bpl.n	8001e22 <HAL_RCC_ClockConfig+0x56>
 8001e20:	e0be      	b.n	8001fa0 <HAL_RCC_ClockConfig+0x1d4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e22:	6823      	ldr	r3, [r4, #0]
 8001e24:	071b      	lsls	r3, r3, #28
 8001e26:	d518      	bpl.n	8001e5a <HAL_RCC_ClockConfig+0x8e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8001e28:	6923      	ldr	r3, [r4, #16]
 8001e2a:	4a6f      	ldr	r2, [pc, #444]	; (8001fe8 <HAL_RCC_ClockConfig+0x21c>)
 8001e2c:	4213      	tst	r3, r2
 8001e2e:	d00d      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x80>
 8001e30:	21a0      	movs	r1, #160	; 0xa0
 8001e32:	4a6e      	ldr	r2, [pc, #440]	; (8001fec <HAL_RCC_ClockConfig+0x220>)
 8001e34:	00c9      	lsls	r1, r1, #3
 8001e36:	401a      	ands	r2, r3
 8001e38:	428a      	cmp	r2, r1
 8001e3a:	d007      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x80>
 8001e3c:	22c0      	movs	r2, #192	; 0xc0
 8001e3e:	00d2      	lsls	r2, r2, #3
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d003      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x80>
 8001e44:	496a      	ldr	r1, [pc, #424]	; (8001ff0 <HAL_RCC_ClockConfig+0x224>)
 8001e46:	4864      	ldr	r0, [pc, #400]	; (8001fd8 <HAL_RCC_ClockConfig+0x20c>)
 8001e48:	f001 fb29 	bl	800349e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e4c:	68ea      	ldr	r2, [r5, #12]
 8001e4e:	6923      	ldr	r3, [r4, #16]
 8001e50:	4968      	ldr	r1, [pc, #416]	; (8001ff4 <HAL_RCC_ClockConfig+0x228>)
 8001e52:	00db      	lsls	r3, r3, #3
 8001e54:	400a      	ands	r2, r1
 8001e56:	4313      	orrs	r3, r2
 8001e58:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e5a:	f7ff fc1d 	bl	8001698 <HAL_RCC_GetSysClockFreq>
 8001e5e:	68eb      	ldr	r3, [r5, #12]
 8001e60:	4a65      	ldr	r2, [pc, #404]	; (8001ff8 <HAL_RCC_ClockConfig+0x22c>)
 8001e62:	061b      	lsls	r3, r3, #24
 8001e64:	0f1b      	lsrs	r3, r3, #28
 8001e66:	5cd3      	ldrb	r3, [r2, r3]
 8001e68:	40d8      	lsrs	r0, r3
 8001e6a:	4b64      	ldr	r3, [pc, #400]	; (8001ffc <HAL_RCC_ClockConfig+0x230>)
 8001e6c:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f7fe fb06 	bl	8000480 <HAL_InitTick>
 8001e74:	e7b0      	b.n	8001dd8 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e76:	682b      	ldr	r3, [r5, #0]
 8001e78:	4393      	bics	r3, r2
 8001e7a:	433b      	orrs	r3, r7
 8001e7c:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e7e:	682b      	ldr	r3, [r5, #0]
 8001e80:	4013      	ands	r3, r2
 8001e82:	429f      	cmp	r7, r3
 8001e84:	d1a7      	bne.n	8001dd6 <HAL_RCC_ClockConfig+0xa>
 8001e86:	e7bb      	b.n	8001e00 <HAL_RCC_ClockConfig+0x34>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8001e88:	68a3      	ldr	r3, [r4, #8]
 8001e8a:	2280      	movs	r2, #128	; 0x80
 8001e8c:	0019      	movs	r1, r3
 8001e8e:	4391      	bics	r1, r2
 8001e90:	d014      	beq.n	8001ebc <HAL_RCC_ClockConfig+0xf0>
 8001e92:	2220      	movs	r2, #32
 8001e94:	0019      	movs	r1, r3
 8001e96:	4391      	bics	r1, r2
 8001e98:	2990      	cmp	r1, #144	; 0x90
 8001e9a:	d00f      	beq.n	8001ebc <HAL_RCC_ClockConfig+0xf0>
 8001e9c:	2240      	movs	r2, #64	; 0x40
 8001e9e:	0019      	movs	r1, r3
 8001ea0:	4391      	bics	r1, r2
 8001ea2:	29a0      	cmp	r1, #160	; 0xa0
 8001ea4:	d00a      	beq.n	8001ebc <HAL_RCC_ClockConfig+0xf0>
 8001ea6:	2210      	movs	r2, #16
 8001ea8:	0019      	movs	r1, r3
 8001eaa:	4391      	bics	r1, r2
 8001eac:	29c0      	cmp	r1, #192	; 0xc0
 8001eae:	d005      	beq.n	8001ebc <HAL_RCC_ClockConfig+0xf0>
 8001eb0:	2bf0      	cmp	r3, #240	; 0xf0
 8001eb2:	d003      	beq.n	8001ebc <HAL_RCC_ClockConfig+0xf0>
 8001eb4:	4952      	ldr	r1, [pc, #328]	; (8002000 <HAL_RCC_ClockConfig+0x234>)
 8001eb6:	4848      	ldr	r0, [pc, #288]	; (8001fd8 <HAL_RCC_ClockConfig+0x20c>)
 8001eb8:	f001 faf1 	bl	800349e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ebc:	21f0      	movs	r1, #240	; 0xf0
 8001ebe:	4a49      	ldr	r2, [pc, #292]	; (8001fe4 <HAL_RCC_ClockConfig+0x218>)
 8001ec0:	68d3      	ldr	r3, [r2, #12]
 8001ec2:	438b      	bics	r3, r1
 8001ec4:	68a1      	ldr	r1, [r4, #8]
 8001ec6:	430b      	orrs	r3, r1
 8001ec8:	60d3      	str	r3, [r2, #12]
 8001eca:	e79c      	b.n	8001e06 <HAL_RCC_ClockConfig+0x3a>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8001ecc:	6863      	ldr	r3, [r4, #4]
 8001ece:	2b03      	cmp	r3, #3
 8001ed0:	d903      	bls.n	8001eda <HAL_RCC_ClockConfig+0x10e>
 8001ed2:	494c      	ldr	r1, [pc, #304]	; (8002004 <HAL_RCC_ClockConfig+0x238>)
 8001ed4:	4840      	ldr	r0, [pc, #256]	; (8001fd8 <HAL_RCC_ClockConfig+0x20c>)
 8001ed6:	f001 fae2 	bl	800349e <assert_failed>
 8001eda:	4e42      	ldr	r6, [pc, #264]	; (8001fe4 <HAL_RCC_ClockConfig+0x218>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001edc:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ede:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee0:	2a02      	cmp	r2, #2
 8001ee2:	d11c      	bne.n	8001f1e <HAL_RCC_ClockConfig+0x152>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ee4:	039b      	lsls	r3, r3, #14
 8001ee6:	d400      	bmi.n	8001eea <HAL_RCC_ClockConfig+0x11e>
 8001ee8:	e775      	b.n	8001dd6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001eea:	2103      	movs	r1, #3
 8001eec:	68f3      	ldr	r3, [r6, #12]
 8001eee:	438b      	bics	r3, r1
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8001ef4:	f7fe faf8 	bl	80004e8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ef8:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001efa:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d11b      	bne.n	8001f38 <HAL_RCC_ClockConfig+0x16c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f00:	220c      	movs	r2, #12
 8001f02:	68f3      	ldr	r3, [r6, #12]
 8001f04:	4013      	ands	r3, r2
 8001f06:	2b08      	cmp	r3, #8
 8001f08:	d100      	bne.n	8001f0c <HAL_RCC_ClockConfig+0x140>
 8001f0a:	e77f      	b.n	8001e0c <HAL_RCC_ClockConfig+0x40>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f0c:	f7fe faec 	bl	80004e8 <HAL_GetTick>
 8001f10:	9b01      	ldr	r3, [sp, #4]
 8001f12:	1ac0      	subs	r0, r0, r3
 8001f14:	4b3c      	ldr	r3, [pc, #240]	; (8002008 <HAL_RCC_ClockConfig+0x23c>)
 8001f16:	4298      	cmp	r0, r3
 8001f18:	d9f2      	bls.n	8001f00 <HAL_RCC_ClockConfig+0x134>
          return HAL_TIMEOUT;
 8001f1a:	2003      	movs	r0, #3
 8001f1c:	e75c      	b.n	8001dd8 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f1e:	2a03      	cmp	r2, #3
 8001f20:	d102      	bne.n	8001f28 <HAL_RCC_ClockConfig+0x15c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f22:	019b      	lsls	r3, r3, #6
 8001f24:	d4e1      	bmi.n	8001eea <HAL_RCC_ClockConfig+0x11e>
 8001f26:	e756      	b.n	8001dd6 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f28:	2a01      	cmp	r2, #1
 8001f2a:	d102      	bne.n	8001f32 <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f2c:	075b      	lsls	r3, r3, #29
 8001f2e:	d4dc      	bmi.n	8001eea <HAL_RCC_ClockConfig+0x11e>
 8001f30:	e751      	b.n	8001dd6 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f32:	059b      	lsls	r3, r3, #22
 8001f34:	d4d9      	bmi.n	8001eea <HAL_RCC_ClockConfig+0x11e>
 8001f36:	e74e      	b.n	8001dd6 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f38:	2b03      	cmp	r3, #3
 8001f3a:	d10d      	bne.n	8001f58 <HAL_RCC_ClockConfig+0x18c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f3c:	220c      	movs	r2, #12
 8001f3e:	68f3      	ldr	r3, [r6, #12]
 8001f40:	4013      	ands	r3, r2
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d100      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x17c>
 8001f46:	e761      	b.n	8001e0c <HAL_RCC_ClockConfig+0x40>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f48:	f7fe face 	bl	80004e8 <HAL_GetTick>
 8001f4c:	9b01      	ldr	r3, [sp, #4]
 8001f4e:	1ac0      	subs	r0, r0, r3
 8001f50:	4b2d      	ldr	r3, [pc, #180]	; (8002008 <HAL_RCC_ClockConfig+0x23c>)
 8001f52:	4298      	cmp	r0, r3
 8001f54:	d9f2      	bls.n	8001f3c <HAL_RCC_ClockConfig+0x170>
 8001f56:	e7e0      	b.n	8001f1a <HAL_RCC_ClockConfig+0x14e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d013      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x1b8>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f5c:	220c      	movs	r2, #12
 8001f5e:	68f3      	ldr	r3, [r6, #12]
 8001f60:	4213      	tst	r3, r2
 8001f62:	d100      	bne.n	8001f66 <HAL_RCC_ClockConfig+0x19a>
 8001f64:	e752      	b.n	8001e0c <HAL_RCC_ClockConfig+0x40>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f66:	f7fe fabf 	bl	80004e8 <HAL_GetTick>
 8001f6a:	9b01      	ldr	r3, [sp, #4]
 8001f6c:	1ac0      	subs	r0, r0, r3
 8001f6e:	4b26      	ldr	r3, [pc, #152]	; (8002008 <HAL_RCC_ClockConfig+0x23c>)
 8001f70:	4298      	cmp	r0, r3
 8001f72:	d9f3      	bls.n	8001f5c <HAL_RCC_ClockConfig+0x190>
 8001f74:	e7d1      	b.n	8001f1a <HAL_RCC_ClockConfig+0x14e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f76:	f7fe fab7 	bl	80004e8 <HAL_GetTick>
 8001f7a:	9b01      	ldr	r3, [sp, #4]
 8001f7c:	1ac0      	subs	r0, r0, r3
 8001f7e:	4b22      	ldr	r3, [pc, #136]	; (8002008 <HAL_RCC_ClockConfig+0x23c>)
 8001f80:	4298      	cmp	r0, r3
 8001f82:	d8ca      	bhi.n	8001f1a <HAL_RCC_ClockConfig+0x14e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f84:	220c      	movs	r2, #12
 8001f86:	68f3      	ldr	r3, [r6, #12]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	d1f3      	bne.n	8001f76 <HAL_RCC_ClockConfig+0x1aa>
 8001f8e:	e73d      	b.n	8001e0c <HAL_RCC_ClockConfig+0x40>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f90:	682a      	ldr	r2, [r5, #0]
 8001f92:	439a      	bics	r2, r3
 8001f94:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f96:	682a      	ldr	r2, [r5, #0]
 8001f98:	421a      	tst	r2, r3
 8001f9a:	d000      	beq.n	8001f9e <HAL_RCC_ClockConfig+0x1d2>
 8001f9c:	e71b      	b.n	8001dd6 <HAL_RCC_ClockConfig+0xa>
 8001f9e:	e73b      	b.n	8001e18 <HAL_RCC_ClockConfig+0x4c>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8001fa0:	68e3      	ldr	r3, [r4, #12]
 8001fa2:	4a11      	ldr	r2, [pc, #68]	; (8001fe8 <HAL_RCC_ClockConfig+0x21c>)
 8001fa4:	4213      	tst	r3, r2
 8001fa6:	d00d      	beq.n	8001fc4 <HAL_RCC_ClockConfig+0x1f8>
 8001fa8:	21a0      	movs	r1, #160	; 0xa0
 8001faa:	4a10      	ldr	r2, [pc, #64]	; (8001fec <HAL_RCC_ClockConfig+0x220>)
 8001fac:	00c9      	lsls	r1, r1, #3
 8001fae:	401a      	ands	r2, r3
 8001fb0:	428a      	cmp	r2, r1
 8001fb2:	d007      	beq.n	8001fc4 <HAL_RCC_ClockConfig+0x1f8>
 8001fb4:	22c0      	movs	r2, #192	; 0xc0
 8001fb6:	00d2      	lsls	r2, r2, #3
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d003      	beq.n	8001fc4 <HAL_RCC_ClockConfig+0x1f8>
 8001fbc:	4913      	ldr	r1, [pc, #76]	; (800200c <HAL_RCC_ClockConfig+0x240>)
 8001fbe:	4806      	ldr	r0, [pc, #24]	; (8001fd8 <HAL_RCC_ClockConfig+0x20c>)
 8001fc0:	f001 fa6d 	bl	800349e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fc4:	68eb      	ldr	r3, [r5, #12]
 8001fc6:	4a12      	ldr	r2, [pc, #72]	; (8002010 <HAL_RCC_ClockConfig+0x244>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	68e2      	ldr	r2, [r4, #12]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	60eb      	str	r3, [r5, #12]
 8001fd0:	e727      	b.n	8001e22 <HAL_RCC_ClockConfig+0x56>
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	00000366 	.word	0x00000366
 8001fd8:	08003fdb 	.word	0x08003fdb
 8001fdc:	00000367 	.word	0x00000367
 8001fe0:	40022000 	.word	0x40022000
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	fffffbff 	.word	0xfffffbff
 8001fec:	fffffdff 	.word	0xfffffdff
 8001ff0:	000003f1 	.word	0x000003f1
 8001ff4:	ffffc7ff 	.word	0xffffc7ff
 8001ff8:	08004338 	.word	0x08004338
 8001ffc:	20000000 	.word	0x20000000
 8002000:	0000037e 	.word	0x0000037e
 8002004:	00000385 	.word	0x00000385
 8002008:	00001388 	.word	0x00001388
 800200c:	000003ea 	.word	0x000003ea
 8002010:	fffff8ff 	.word	0xfffff8ff

08002014 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002014:	4b04      	ldr	r3, [pc, #16]	; (8002028 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002016:	4a05      	ldr	r2, [pc, #20]	; (800202c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	055b      	lsls	r3, r3, #21
 800201c:	0f5b      	lsrs	r3, r3, #29
 800201e:	5cd3      	ldrb	r3, [r2, r3]
 8002020:	4a03      	ldr	r2, [pc, #12]	; (8002030 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002022:	6810      	ldr	r0, [r2, #0]
 8002024:	40d8      	lsrs	r0, r3
}
 8002026:	4770      	bx	lr
 8002028:	40021000 	.word	0x40021000
 800202c:	08004348 	.word	0x08004348
 8002030:	20000000 	.word	0x20000000

08002034 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002034:	4b04      	ldr	r3, [pc, #16]	; (8002048 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002036:	4a05      	ldr	r2, [pc, #20]	; (800204c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	049b      	lsls	r3, r3, #18
 800203c:	0f5b      	lsrs	r3, r3, #29
 800203e:	5cd3      	ldrb	r3, [r2, r3]
 8002040:	4a03      	ldr	r2, [pc, #12]	; (8002050 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002042:	6810      	ldr	r0, [r2, #0]
 8002044:	40d8      	lsrs	r0, r3
}
 8002046:	4770      	bx	lr
 8002048:	40021000 	.word	0x40021000
 800204c:	08004348 	.word	0x08004348
 8002050:	20000000 	.word	0x20000000

08002054 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002054:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp_reg;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8002056:	4b93      	ldr	r3, [pc, #588]	; (80022a4 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002058:	6802      	ldr	r2, [r0, #0]
{
 800205a:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800205c:	429a      	cmp	r2, r3
 800205e:	d903      	bls.n	8002068 <HAL_RCCEx_PeriphCLKConfig+0x14>
 8002060:	2167      	movs	r1, #103	; 0x67
 8002062:	4891      	ldr	r0, [pc, #580]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002064:	f001 fa1b 	bl	800349e <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002068:	6823      	ldr	r3, [r4, #0]
 800206a:	069b      	lsls	r3, r3, #26
 800206c:	d54d      	bpl.n	800210a <HAL_RCCEx_PeriphCLKConfig+0xb6>
     )
  {
    /* check for RTC Parameters used to output RTCCLK */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800206e:	6863      	ldr	r3, [r4, #4]
 8002070:	4a8e      	ldr	r2, [pc, #568]	; (80022ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002072:	4213      	tst	r3, r2
 8002074:	d00d      	beq.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8002076:	2198      	movs	r1, #152	; 0x98
 8002078:	4a8d      	ldr	r2, [pc, #564]	; (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800207a:	0349      	lsls	r1, r1, #13
 800207c:	401a      	ands	r2, r3
 800207e:	428a      	cmp	r2, r1
 8002080:	d007      	beq.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 8002082:	228c      	movs	r2, #140	; 0x8c
 8002084:	0392      	lsls	r2, r2, #14
 8002086:	4293      	cmp	r3, r2
 8002088:	d003      	beq.n	8002092 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800208a:	2173      	movs	r1, #115	; 0x73
 800208c:	4886      	ldr	r0, [pc, #536]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800208e:	f001 fa06 	bl	800349e <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002092:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8002094:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002096:	4d87      	ldr	r5, [pc, #540]	; (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002098:	055b      	lsls	r3, r3, #21
 800209a:	6baa      	ldr	r2, [r5, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 800209c:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800209e:	421a      	tst	r2, r3
 80020a0:	d104      	bne.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x58>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80020a4:	4313      	orrs	r3, r2
 80020a6:	63ab      	str	r3, [r5, #56]	; 0x38
      pwrclkchanged = SET;
 80020a8:	2301      	movs	r3, #1
 80020aa:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ac:	2780      	movs	r7, #128	; 0x80
 80020ae:	4e82      	ldr	r6, [pc, #520]	; (80022b8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80020b0:	007f      	lsls	r7, r7, #1
 80020b2:	6833      	ldr	r3, [r6, #0]
 80020b4:	423b      	tst	r3, r7
 80020b6:	d100      	bne.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x66>
 80020b8:	e0af      	b.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80020ba:	22c0      	movs	r2, #192	; 0xc0
 80020bc:	21c0      	movs	r1, #192	; 0xc0
 80020be:	6828      	ldr	r0, [r5, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80020c0:	6863      	ldr	r3, [r4, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80020c2:	0392      	lsls	r2, r2, #14
 80020c4:	4010      	ands	r0, r2
 80020c6:	0289      	lsls	r1, r1, #10
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80020c8:	401a      	ands	r2, r3
 80020ca:	4290      	cmp	r0, r2
 80020cc:	d000      	beq.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80020ce:	e0b6      	b.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80020d0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 80020d2:	400a      	ands	r2, r1

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80020d4:	d000      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x84>
 80020d6:	e0bd      	b.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x200>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020d8:	6861      	ldr	r1, [r4, #4]
 80020da:	23c0      	movs	r3, #192	; 0xc0
 80020dc:	000a      	movs	r2, r1
 80020de:	029b      	lsls	r3, r3, #10
 80020e0:	401a      	ands	r2, r3
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d107      	bne.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80020e6:	682b      	ldr	r3, [r5, #0]
 80020e8:	4874      	ldr	r0, [pc, #464]	; (80022bc <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80020ea:	4003      	ands	r3, r0
 80020ec:	20c0      	movs	r0, #192	; 0xc0
 80020ee:	0380      	lsls	r0, r0, #14
 80020f0:	4001      	ands	r1, r0
 80020f2:	430b      	orrs	r3, r1
 80020f4:	602b      	str	r3, [r5, #0]
 80020f6:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80020f8:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80020fa:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020fc:	652a      	str	r2, [r5, #80]	; 0x50
    if(pwrclkchanged == SET)
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d103      	bne.n	800210a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002102:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002104:	4a6e      	ldr	r2, [pc, #440]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002106:	4013      	ands	r3, r2
 8002108:	63ab      	str	r3, [r5, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	07db      	lsls	r3, r3, #31
 800210e:	d50d      	bpl.n	800212c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8002110:	68a3      	ldr	r3, [r4, #8]
 8002112:	2b03      	cmp	r3, #3
 8002114:	d903      	bls.n	800211e <HAL_RCCEx_PeriphCLKConfig+0xca>
 8002116:	21de      	movs	r1, #222	; 0xde
 8002118:	4863      	ldr	r0, [pc, #396]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800211a:	f001 f9c0 	bl	800349e <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800211e:	2103      	movs	r1, #3
 8002120:	4a64      	ldr	r2, [pc, #400]	; (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002122:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002124:	438b      	bics	r3, r1
 8002126:	68a1      	ldr	r1, [r4, #8]
 8002128:	430b      	orrs	r3, r1
 800212a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800212c:	6823      	ldr	r3, [r4, #0]
 800212e:	079b      	lsls	r3, r3, #30
 8002130:	d50e      	bpl.n	8002150 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8002132:	230c      	movs	r3, #12
 8002134:	68e2      	ldr	r2, [r4, #12]
 8002136:	439a      	bics	r2, r3
 8002138:	d003      	beq.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0xee>
 800213a:	21e9      	movs	r1, #233	; 0xe9
 800213c:	485a      	ldr	r0, [pc, #360]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800213e:	f001 f9ae 	bl	800349e <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002142:	210c      	movs	r1, #12
 8002144:	4a5b      	ldr	r2, [pc, #364]	; (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002146:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002148:	438b      	bics	r3, r1
 800214a:	68e1      	ldr	r1, [r4, #12]
 800214c:	430b      	orrs	r3, r1
 800214e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002150:	6823      	ldr	r3, [r4, #0]
 8002152:	075b      	lsls	r3, r3, #29
 8002154:	d50d      	bpl.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8002156:	4d5b      	ldr	r5, [pc, #364]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x270>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 8002158:	6923      	ldr	r3, [r4, #16]
 800215a:	422b      	tst	r3, r5
 800215c:	d003      	beq.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800215e:	21f3      	movs	r1, #243	; 0xf3
 8002160:	4851      	ldr	r0, [pc, #324]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002162:	f001 f99c 	bl	800349e <assert_failed>

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002166:	4a53      	ldr	r2, [pc, #332]	; (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002168:	6921      	ldr	r1, [r4, #16]
 800216a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800216c:	402b      	ands	r3, r5
 800216e:	430b      	orrs	r3, r1
 8002170:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002172:	6823      	ldr	r3, [r4, #0]
 8002174:	071b      	lsls	r3, r3, #28
 8002176:	d512      	bpl.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8002178:	6963      	ldr	r3, [r4, #20]
 800217a:	4a53      	ldr	r2, [pc, #332]	; (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 800217c:	4213      	tst	r3, r2
 800217e:	d007      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002180:	2280      	movs	r2, #128	; 0x80
 8002182:	0192      	lsls	r2, r2, #6
 8002184:	4293      	cmp	r3, r2
 8002186:	d003      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002188:	21fd      	movs	r1, #253	; 0xfd
 800218a:	4847      	ldr	r0, [pc, #284]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800218c:	f001 f987 	bl	800349e <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002190:	4a48      	ldr	r2, [pc, #288]	; (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002192:	494e      	ldr	r1, [pc, #312]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8002194:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002196:	400b      	ands	r3, r1
 8002198:	6961      	ldr	r1, [r4, #20]
 800219a:	430b      	orrs	r3, r1
 800219c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800219e:	6823      	ldr	r3, [r4, #0]
 80021a0:	05db      	lsls	r3, r3, #23
 80021a2:	d513      	bpl.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 80021a4:	69a3      	ldr	r3, [r4, #24]
 80021a6:	4a4a      	ldr	r2, [pc, #296]	; (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80021a8:	4213      	tst	r3, r2
 80021aa:	d008      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80021ac:	2280      	movs	r2, #128	; 0x80
 80021ae:	0292      	lsls	r2, r2, #10
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d004      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80021b4:	2184      	movs	r1, #132	; 0x84
 80021b6:	483c      	ldr	r0, [pc, #240]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80021b8:	0049      	lsls	r1, r1, #1
 80021ba:	f001 f970 	bl	800349e <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021be:	4a3d      	ldr	r2, [pc, #244]	; (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021c0:	493a      	ldr	r1, [pc, #232]	; (80022ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021c2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80021c4:	400b      	ands	r3, r1
 80021c6:	69a1      	ldr	r1, [r4, #24]
 80021c8:	430b      	orrs	r3, r1
 80021ca:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021cc:	6823      	ldr	r3, [r4, #0]
 80021ce:	065b      	lsls	r3, r3, #25
 80021d0:	d50e      	bpl.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80021d2:	4d40      	ldr	r5, [pc, #256]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 80021d4:	6a23      	ldr	r3, [r4, #32]
 80021d6:	422b      	tst	r3, r5
 80021d8:	d004      	beq.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80021da:	2114      	movs	r1, #20
 80021dc:	4832      	ldr	r0, [pc, #200]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80021de:	31ff      	adds	r1, #255	; 0xff
 80021e0:	f001 f95d 	bl	800349e <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021e4:	4a33      	ldr	r2, [pc, #204]	; (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021e6:	6a21      	ldr	r1, [r4, #32]
 80021e8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80021ea:	402b      	ands	r3, r5
 80021ec:	430b      	orrs	r3, r1
 80021ee:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80021f0:	6823      	ldr	r3, [r4, #0]
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80021f2:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80021f4:	061b      	lsls	r3, r3, #24
 80021f6:	d521      	bpl.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80021f8:	4d37      	ldr	r5, [pc, #220]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
 80021fa:	69e3      	ldr	r3, [r4, #28]
 80021fc:	422b      	tst	r3, r5
 80021fe:	d004      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002200:	211c      	movs	r1, #28
 8002202:	4829      	ldr	r0, [pc, #164]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002204:	31ff      	adds	r1, #255	; 0xff
 8002206:	f001 f94a 	bl	800349e <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800220a:	4a2a      	ldr	r2, [pc, #168]	; (80022b4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800220c:	69e1      	ldr	r1, [r4, #28]
 800220e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  return HAL_OK;
 8002210:	2000      	movs	r0, #0
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002212:	402b      	ands	r3, r5
 8002214:	430b      	orrs	r3, r1
 8002216:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002218:	e010      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800221a:	6833      	ldr	r3, [r6, #0]
 800221c:	433b      	orrs	r3, r7
 800221e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002220:	f7fe f962 	bl	80004e8 <HAL_GetTick>
 8002224:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002226:	6833      	ldr	r3, [r6, #0]
 8002228:	423b      	tst	r3, r7
 800222a:	d000      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x1da>
 800222c:	e745      	b.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x66>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800222e:	f7fe f95b 	bl	80004e8 <HAL_GetTick>
 8002232:	9b01      	ldr	r3, [sp, #4]
 8002234:	1ac0      	subs	r0, r0, r3
 8002236:	2864      	cmp	r0, #100	; 0x64
 8002238:	d9f5      	bls.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
          return HAL_TIMEOUT;
 800223a:	2003      	movs	r0, #3
}
 800223c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800223e:	001a      	movs	r2, r3
 8002240:	400a      	ands	r2, r1
 8002242:	428a      	cmp	r2, r1
 8002244:	d000      	beq.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
 8002246:	e743      	b.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002248:	682a      	ldr	r2, [r5, #0]
          return HAL_ERROR;
 800224a:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800224c:	0392      	lsls	r2, r2, #14
 800224e:	d400      	bmi.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8002250:	e73e      	b.n	80020d0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002252:	e7f3      	b.n	800223c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002254:	400b      	ands	r3, r1
 8002256:	429a      	cmp	r2, r3
 8002258:	d100      	bne.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x208>
 800225a:	e73d      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x84>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800225c:	6823      	ldr	r3, [r4, #0]
 800225e:	069b      	lsls	r3, r3, #26
 8002260:	d400      	bmi.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002262:	e739      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002264:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002266:	6d2a      	ldr	r2, [r5, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8002268:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800226a:	031b      	lsls	r3, r3, #12
 800226c:	4303      	orrs	r3, r0
 800226e:	652b      	str	r3, [r5, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002270:	6d2b      	ldr	r3, [r5, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002272:	490e      	ldr	r1, [pc, #56]	; (80022ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002274:	4819      	ldr	r0, [pc, #100]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x288>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002276:	4011      	ands	r1, r2
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002278:	4003      	ands	r3, r0
 800227a:	652b      	str	r3, [r5, #80]	; 0x50
      RCC->CSR = temp_reg;
 800227c:	6529      	str	r1, [r5, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800227e:	05d3      	lsls	r3, r2, #23
 8002280:	d400      	bmi.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8002282:	e729      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x84>
        tickstart = HAL_GetTick();
 8002284:	f7fe f930 	bl	80004e8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002288:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 800228a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800228c:	00bf      	lsls	r7, r7, #2
 800228e:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8002290:	423b      	tst	r3, r7
 8002292:	d000      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x242>
 8002294:	e720      	b.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x84>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002296:	f7fe f927 	bl	80004e8 <HAL_GetTick>
 800229a:	4b11      	ldr	r3, [pc, #68]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800229c:	1b80      	subs	r0, r0, r6
 800229e:	4298      	cmp	r0, r3
 80022a0:	d9f5      	bls.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x23a>
 80022a2:	e7ca      	b.n	800223a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 80022a4:	000001ff 	.word	0x000001ff
 80022a8:	08004013 	.word	0x08004013
 80022ac:	fffcffff 	.word	0xfffcffff
 80022b0:	ffdfffff 	.word	0xffdfffff
 80022b4:	40021000 	.word	0x40021000
 80022b8:	40007000 	.word	0x40007000
 80022bc:	ffcfffff 	.word	0xffcfffff
 80022c0:	efffffff 	.word	0xefffffff
 80022c4:	fffff3ff 	.word	0xfffff3ff
 80022c8:	ffffefff 	.word	0xffffefff
 80022cc:	ffffcfff 	.word	0xffffcfff
 80022d0:	fffeffff 	.word	0xfffeffff
 80022d4:	fbffffff 	.word	0xfbffffff
 80022d8:	fff3ffff 	.word	0xfff3ffff
 80022dc:	fff7ffff 	.word	0xfff7ffff
 80022e0:	00001388 	.word	0x00001388

080022e4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022e4:	6803      	ldr	r3, [r0, #0]
 80022e6:	4907      	ldr	r1, [pc, #28]	; (8002304 <UART_EndRxTransfer+0x20>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	400a      	ands	r2, r1
 80022ec:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	3123      	adds	r1, #35	; 0x23
 80022f2:	31ff      	adds	r1, #255	; 0xff
 80022f4:	438a      	bics	r2, r1
 80022f6:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80022f8:	2320      	movs	r3, #32
 80022fa:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80022fc:	2300      	movs	r3, #0
 80022fe:	6603      	str	r3, [r0, #96]	; 0x60
}
 8002300:	4770      	bx	lr
 8002302:	46c0      	nop			; (mov r8, r8)
 8002304:	fffffedf 	.word	0xfffffedf

08002308 <HAL_UART_Transmit_DMA>:
{
 8002308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800230a:	0013      	movs	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800230c:	6f42      	ldr	r2, [r0, #116]	; 0x74
{
 800230e:	0004      	movs	r4, r0
    return HAL_BUSY;
 8002310:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8002312:	2a20      	cmp	r2, #32
 8002314:	d135      	bne.n	8002382 <HAL_UART_Transmit_DMA+0x7a>
      return HAL_ERROR;
 8002316:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002318:	2900      	cmp	r1, #0
 800231a:	d032      	beq.n	8002382 <HAL_UART_Transmit_DMA+0x7a>
 800231c:	2b00      	cmp	r3, #0
 800231e:	d030      	beq.n	8002382 <HAL_UART_Transmit_DMA+0x7a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002320:	2280      	movs	r2, #128	; 0x80
 8002322:	68a5      	ldr	r5, [r4, #8]
 8002324:	0152      	lsls	r2, r2, #5
 8002326:	4295      	cmp	r5, r2
 8002328:	d104      	bne.n	8002334 <HAL_UART_Transmit_DMA+0x2c>
 800232a:	6922      	ldr	r2, [r4, #16]
 800232c:	2a00      	cmp	r2, #0
 800232e:	d101      	bne.n	8002334 <HAL_UART_Transmit_DMA+0x2c>
      if ((((uint32_t)pData) & 1) != 0)
 8002330:	4201      	tst	r1, r0
 8002332:	d126      	bne.n	8002382 <HAL_UART_Transmit_DMA+0x7a>
    __HAL_LOCK(huart);
 8002334:	0026      	movs	r6, r4
 8002336:	3670      	adds	r6, #112	; 0x70
 8002338:	7832      	ldrb	r2, [r6, #0]
    return HAL_BUSY;
 800233a:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800233c:	2a01      	cmp	r2, #1
 800233e:	d020      	beq.n	8002382 <HAL_UART_Transmit_DMA+0x7a>
    huart->TxXferSize  = Size;
 8002340:	0022      	movs	r2, r4
    __HAL_LOCK(huart);
 8002342:	2501      	movs	r5, #1
    huart->TxXferSize  = Size;
 8002344:	3250      	adds	r2, #80	; 0x50
    __HAL_LOCK(huart);
 8002346:	7035      	strb	r5, [r6, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002348:	2700      	movs	r7, #0
    huart->pTxBuffPtr  = pData;
 800234a:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800234c:	8013      	strh	r3, [r2, #0]
    huart->TxXferCount = Size;
 800234e:	8053      	strh	r3, [r2, #2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002350:	2221      	movs	r2, #33	; 0x21
    if (huart->hdmatx != NULL)
 8002352:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002354:	67e7      	str	r7, [r4, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002356:	6762      	str	r2, [r4, #116]	; 0x74
    if (huart->hdmatx != NULL)
 8002358:	42b8      	cmp	r0, r7
 800235a:	d013      	beq.n	8002384 <HAL_UART_Transmit_DMA+0x7c>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800235c:	4a0e      	ldr	r2, [pc, #56]	; (8002398 <HAL_UART_Transmit_DMA+0x90>)
      huart->hdmatx->XferAbortCallback = NULL;
 800235e:	6387      	str	r7, [r0, #56]	; 0x38
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002360:	62c2      	str	r2, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002362:	4a0e      	ldr	r2, [pc, #56]	; (800239c <HAL_UART_Transmit_DMA+0x94>)
 8002364:	6302      	str	r2, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002366:	4a0e      	ldr	r2, [pc, #56]	; (80023a0 <HAL_UART_Transmit_DMA+0x98>)
 8002368:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800236a:	6822      	ldr	r2, [r4, #0]
 800236c:	3228      	adds	r2, #40	; 0x28
 800236e:	f7fe fe23 	bl	8000fb8 <HAL_DMA_Start_IT>
 8002372:	42b8      	cmp	r0, r7
 8002374:	d006      	beq.n	8002384 <HAL_UART_Transmit_DMA+0x7c>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002376:	2310      	movs	r3, #16
        return HAL_ERROR;
 8002378:	0028      	movs	r0, r5
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800237a:	67e3      	str	r3, [r4, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 800237c:	18db      	adds	r3, r3, r3
        __HAL_UNLOCK(huart);
 800237e:	7037      	strb	r7, [r6, #0]
        huart->gState = HAL_UART_STATE_READY;
 8002380:	6763      	str	r3, [r4, #116]	; 0x74
}
 8002382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002384:	2240      	movs	r2, #64	; 0x40
    __HAL_UNLOCK(huart);
 8002386:	2000      	movs	r0, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002388:	6823      	ldr	r3, [r4, #0]
 800238a:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800238c:	6899      	ldr	r1, [r3, #8]
 800238e:	1892      	adds	r2, r2, r2
 8002390:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 8002392:	7030      	strb	r0, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002394:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 8002396:	e7f4      	b.n	8002382 <HAL_UART_Transmit_DMA+0x7a>
 8002398:	08002455 	.word	0x08002455
 800239c:	08002487 	.word	0x08002487
 80023a0:	080024df 	.word	0x080024df

080023a4 <HAL_UART_Receive_DMA>:
{
 80023a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023a6:	0013      	movs	r3, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 80023a8:	6f82      	ldr	r2, [r0, #120]	; 0x78
{
 80023aa:	0005      	movs	r5, r0
    return HAL_BUSY;
 80023ac:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80023ae:	2a20      	cmp	r2, #32
 80023b0:	d137      	bne.n	8002422 <HAL_UART_Receive_DMA+0x7e>
      return HAL_ERROR;
 80023b2:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80023b4:	2900      	cmp	r1, #0
 80023b6:	d034      	beq.n	8002422 <HAL_UART_Receive_DMA+0x7e>
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d032      	beq.n	8002422 <HAL_UART_Receive_DMA+0x7e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023bc:	2280      	movs	r2, #128	; 0x80
 80023be:	68ac      	ldr	r4, [r5, #8]
 80023c0:	0152      	lsls	r2, r2, #5
 80023c2:	4294      	cmp	r4, r2
 80023c4:	d104      	bne.n	80023d0 <HAL_UART_Receive_DMA+0x2c>
 80023c6:	692a      	ldr	r2, [r5, #16]
 80023c8:	2a00      	cmp	r2, #0
 80023ca:	d101      	bne.n	80023d0 <HAL_UART_Receive_DMA+0x2c>
      if ((((uint32_t)pData) & 1) != 0)
 80023cc:	4201      	tst	r1, r0
 80023ce:	d128      	bne.n	8002422 <HAL_UART_Receive_DMA+0x7e>
    __HAL_LOCK(huart);
 80023d0:	002e      	movs	r6, r5
 80023d2:	3670      	adds	r6, #112	; 0x70
 80023d4:	7832      	ldrb	r2, [r6, #0]
    return HAL_BUSY;
 80023d6:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80023d8:	2a01      	cmp	r2, #1
 80023da:	d022      	beq.n	8002422 <HAL_UART_Receive_DMA+0x7e>
    huart->RxXferSize = Size;
 80023dc:	002a      	movs	r2, r5
    __HAL_LOCK(huart);
 80023de:	2401      	movs	r4, #1
    huart->RxXferSize = Size;
 80023e0:	3258      	adds	r2, #88	; 0x58
    __HAL_LOCK(huart);
 80023e2:	7034      	strb	r4, [r6, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023e4:	2700      	movs	r7, #0
    huart->pRxBuffPtr = pData;
 80023e6:	6569      	str	r1, [r5, #84]	; 0x54
    huart->RxXferSize = Size;
 80023e8:	8013      	strh	r3, [r2, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023ea:	2222      	movs	r2, #34	; 0x22
    if (huart->hdmarx != NULL)
 80023ec:	6ee8      	ldr	r0, [r5, #108]	; 0x6c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ee:	67ef      	str	r7, [r5, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023f0:	67aa      	str	r2, [r5, #120]	; 0x78
    if (huart->hdmarx != NULL)
 80023f2:	42b8      	cmp	r0, r7
 80023f4:	d016      	beq.n	8002424 <HAL_UART_Receive_DMA+0x80>
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80023f6:	4a14      	ldr	r2, [pc, #80]	; (8002448 <HAL_UART_Receive_DMA+0xa4>)
      huart->hdmarx->XferAbortCallback = NULL;
 80023f8:	6387      	str	r7, [r0, #56]	; 0x38
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80023fa:	62c2      	str	r2, [r0, #44]	; 0x2c
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80023fc:	4a13      	ldr	r2, [pc, #76]	; (800244c <HAL_UART_Receive_DMA+0xa8>)
 80023fe:	6302      	str	r2, [r0, #48]	; 0x30
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002400:	4a13      	ldr	r2, [pc, #76]	; (8002450 <HAL_UART_Receive_DMA+0xac>)
 8002402:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002404:	682a      	ldr	r2, [r5, #0]
 8002406:	3224      	adds	r2, #36	; 0x24
 8002408:	4694      	mov	ip, r2
 800240a:	000a      	movs	r2, r1
 800240c:	4661      	mov	r1, ip
 800240e:	f7fe fdd3 	bl	8000fb8 <HAL_DMA_Start_IT>
 8002412:	42b8      	cmp	r0, r7
 8002414:	d006      	beq.n	8002424 <HAL_UART_Receive_DMA+0x80>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002416:	2310      	movs	r3, #16
        return HAL_ERROR;
 8002418:	0020      	movs	r0, r4
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800241a:	67eb      	str	r3, [r5, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 800241c:	18db      	adds	r3, r3, r3
        __HAL_UNLOCK(huart);
 800241e:	7037      	strb	r7, [r6, #0]
        huart->gState = HAL_UART_STATE_READY;
 8002420:	676b      	str	r3, [r5, #116]	; 0x74
}
 8002422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002424:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(huart);
 8002426:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002428:	682b      	ldr	r3, [r5, #0]
 800242a:	0052      	lsls	r2, r2, #1
 800242c:	6819      	ldr	r1, [r3, #0]
    __HAL_UNLOCK(huart);
 800242e:	7030      	strb	r0, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002430:	430a      	orrs	r2, r1
 8002432:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002434:	2201      	movs	r2, #1
 8002436:	6899      	ldr	r1, [r3, #8]
 8002438:	430a      	orrs	r2, r1
 800243a:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800243c:	2240      	movs	r2, #64	; 0x40
 800243e:	6899      	ldr	r1, [r3, #8]
 8002440:	430a      	orrs	r2, r1
 8002442:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 8002444:	e7ed      	b.n	8002422 <HAL_UART_Receive_DMA+0x7e>
 8002446:	46c0      	nop			; (mov r8, r8)
 8002448:	08002491 	.word	0x08002491
 800244c:	080024d3 	.word	0x080024d3
 8002450:	080024df 	.word	0x080024df

08002454 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002454:	2120      	movs	r1, #32
 8002456:	6803      	ldr	r3, [r0, #0]
{
 8002458:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800245a:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800245c:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800245e:	400b      	ands	r3, r1
 8002460:	d10c      	bne.n	800247c <UART_DMATransmitCplt+0x28>
  {
    huart->TxXferCount = 0U;
 8002462:	0011      	movs	r1, r2
 8002464:	3152      	adds	r1, #82	; 0x52
 8002466:	800b      	strh	r3, [r1, #0]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002468:	2180      	movs	r1, #128	; 0x80
 800246a:	6813      	ldr	r3, [r2, #0]
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	438a      	bics	r2, r1
 8002470:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002472:	2240      	movs	r2, #64	; 0x40
 8002474:	6819      	ldr	r1, [r3, #0]
 8002476:	430a      	orrs	r2, r1
 8002478:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800247a:	bd10      	pop	{r4, pc}
    HAL_UART_TxCpltCallback(huart);
 800247c:	0010      	movs	r0, r2
 800247e:	f001 f801 	bl	8003484 <HAL_UART_TxCpltCallback>
}
 8002482:	e7fa      	b.n	800247a <UART_DMATransmitCplt+0x26>

08002484 <HAL_UART_TxHalfCpltCallback>:
 8002484:	4770      	bx	lr

08002486 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002486:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002488:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800248a:	f7ff fffb 	bl	8002484 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800248e:	bd10      	pop	{r4, pc}

08002490 <UART_DMAReceiveCplt>:
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002490:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002492:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002494:	2020      	movs	r0, #32
 8002496:	681b      	ldr	r3, [r3, #0]
{
 8002498:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800249a:	4003      	ands	r3, r0
 800249c:	d111      	bne.n	80024c2 <UART_DMAReceiveCplt+0x32>
  {
    huart->RxXferCount = 0U;
 800249e:	0011      	movs	r1, r2
 80024a0:	315a      	adds	r1, #90	; 0x5a
 80024a2:	800b      	strh	r3, [r1, #0]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80024a4:	6813      	ldr	r3, [r2, #0]
 80024a6:	4c09      	ldr	r4, [pc, #36]	; (80024cc <UART_DMAReceiveCplt+0x3c>)
 80024a8:	6819      	ldr	r1, [r3, #0]
 80024aa:	4021      	ands	r1, r4
 80024ac:	6019      	str	r1, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024ae:	6899      	ldr	r1, [r3, #8]
 80024b0:	3403      	adds	r4, #3
 80024b2:	34ff      	adds	r4, #255	; 0xff
 80024b4:	43a1      	bics	r1, r4
 80024b6:	6099      	str	r1, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024b8:	6899      	ldr	r1, [r3, #8]
 80024ba:	343f      	adds	r4, #63	; 0x3f
 80024bc:	43a1      	bics	r1, r4
 80024be:	6099      	str	r1, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80024c0:	6790      	str	r0, [r2, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80024c2:	0010      	movs	r0, r2
 80024c4:	f000 ffe4 	bl	8003490 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80024c8:	bd10      	pop	{r4, pc}
 80024ca:	46c0      	nop			; (mov r8, r8)
 80024cc:	fffffeff 	.word	0xfffffeff

080024d0 <HAL_UART_RxHalfCpltCallback>:
 80024d0:	4770      	bx	lr

080024d2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80024d2:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80024d4:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80024d6:	f7ff fffb 	bl	80024d0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80024da:	bd10      	pop	{r4, pc}

080024dc <HAL_UART_ErrorCallback>:
 80024dc:	4770      	bx	lr

080024de <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80024de:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80024e0:	6a84      	ldr	r4, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80024e2:	6823      	ldr	r3, [r4, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 80024e4:	6f62      	ldr	r2, [r4, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80024e6:	6fa1      	ldr	r1, [r4, #120]	; 0x78
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80024e8:	6898      	ldr	r0, [r3, #8]
 80024ea:	0600      	lsls	r0, r0, #24
 80024ec:	d50b      	bpl.n	8002506 <UART_DMAError+0x28>
 80024ee:	2a21      	cmp	r2, #33	; 0x21
 80024f0:	d109      	bne.n	8002506 <UART_DMAError+0x28>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80024f2:	0022      	movs	r2, r4
 80024f4:	2000      	movs	r0, #0
 80024f6:	3252      	adds	r2, #82	; 0x52
 80024f8:	8010      	strh	r0, [r2, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	30c0      	adds	r0, #192	; 0xc0
 80024fe:	4382      	bics	r2, r0
 8002500:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002502:	2220      	movs	r2, #32
 8002504:	6762      	str	r2, [r4, #116]	; 0x74
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	065b      	lsls	r3, r3, #25
 800250a:	d508      	bpl.n	800251e <UART_DMAError+0x40>
 800250c:	2922      	cmp	r1, #34	; 0x22
 800250e:	d106      	bne.n	800251e <UART_DMAError+0x40>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002510:	0023      	movs	r3, r4
 8002512:	2200      	movs	r2, #0
 8002514:	335a      	adds	r3, #90	; 0x5a
 8002516:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 8002518:	0020      	movs	r0, r4
 800251a:	f7ff fee3 	bl	80022e4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800251e:	2310      	movs	r3, #16
 8002520:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002522:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002524:	4313      	orrs	r3, r2
 8002526:	67e3      	str	r3, [r4, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 8002528:	f7ff ffd8 	bl	80024dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800252c:	bd10      	pop	{r4, pc}
	...

08002530 <HAL_UART_IRQHandler>:
{
 8002530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002532:	6803      	ldr	r3, [r0, #0]
{
 8002534:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002536:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002538:	6818      	ldr	r0, [r3, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800253a:	689e      	ldr	r6, [r3, #8]
  if (errorflags == 0U)
 800253c:	0711      	lsls	r1, r2, #28
 800253e:	d10a      	bne.n	8002556 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002540:	2120      	movs	r1, #32
 8002542:	420a      	tst	r2, r1
 8002544:	d100      	bne.n	8002548 <HAL_UART_IRQHandler+0x18>
 8002546:	e06a      	b.n	800261e <HAL_UART_IRQHandler+0xee>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002548:	4208      	tst	r0, r1
 800254a:	d068      	beq.n	800261e <HAL_UART_IRQHandler+0xee>
      if (huart->RxISR != NULL)
 800254c:	6e23      	ldr	r3, [r4, #96]	; 0x60
      huart->TxISR(huart);
 800254e:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8002550:	2b00      	cmp	r3, #0
 8002552:	d15a      	bne.n	800260a <HAL_UART_IRQHandler+0xda>
 8002554:	e05a      	b.n	800260c <HAL_UART_IRQHandler+0xdc>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002556:	2101      	movs	r1, #1
 8002558:	0035      	movs	r5, r6
 800255a:	400d      	ands	r5, r1
 800255c:	d103      	bne.n	8002566 <HAL_UART_IRQHandler+0x36>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800255e:	2790      	movs	r7, #144	; 0x90
 8002560:	007f      	lsls	r7, r7, #1
 8002562:	4238      	tst	r0, r7
 8002564:	d05b      	beq.n	800261e <HAL_UART_IRQHandler+0xee>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002566:	420a      	tst	r2, r1
 8002568:	d005      	beq.n	8002576 <HAL_UART_IRQHandler+0x46>
 800256a:	05c6      	lsls	r6, r0, #23
 800256c:	d503      	bpl.n	8002576 <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800256e:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002570:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8002572:	4331      	orrs	r1, r6
 8002574:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002576:	2102      	movs	r1, #2
 8002578:	420a      	tst	r2, r1
 800257a:	d006      	beq.n	800258a <HAL_UART_IRQHandler+0x5a>
 800257c:	2d00      	cmp	r5, #0
 800257e:	d004      	beq.n	800258a <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002580:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002582:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8002584:	1849      	adds	r1, r1, r1
 8002586:	4331      	orrs	r1, r6
 8002588:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800258a:	2104      	movs	r1, #4
 800258c:	420a      	tst	r2, r1
 800258e:	d006      	beq.n	800259e <HAL_UART_IRQHandler+0x6e>
 8002590:	2d00      	cmp	r5, #0
 8002592:	d004      	beq.n	800259e <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002594:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002596:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
 8002598:	3902      	subs	r1, #2
 800259a:	4331      	orrs	r1, r6
 800259c:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 800259e:	0711      	lsls	r1, r2, #28
 80025a0:	d508      	bpl.n	80025b4 <HAL_UART_IRQHandler+0x84>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80025a2:	0681      	lsls	r1, r0, #26
 80025a4:	d401      	bmi.n	80025aa <HAL_UART_IRQHandler+0x7a>
 80025a6:	2d00      	cmp	r5, #0
 80025a8:	d004      	beq.n	80025b4 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80025aa:	2108      	movs	r1, #8
 80025ac:	6219      	str	r1, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80025ae:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80025b0:	4319      	orrs	r1, r3
 80025b2:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80025b4:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d028      	beq.n	800260c <HAL_UART_IRQHandler+0xdc>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80025ba:	2320      	movs	r3, #32
 80025bc:	421a      	tst	r2, r3
 80025be:	d006      	beq.n	80025ce <HAL_UART_IRQHandler+0x9e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80025c0:	4218      	tst	r0, r3
 80025c2:	d004      	beq.n	80025ce <HAL_UART_IRQHandler+0x9e>
        if (huart->RxISR != NULL)
 80025c4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_UART_IRQHandler+0x9e>
          huart->RxISR(huart);
 80025ca:	0020      	movs	r0, r4
 80025cc:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80025ce:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 80025d0:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80025d2:	689b      	ldr	r3, [r3, #8]
        UART_EndRxTransfer(huart);
 80025d4:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80025d6:	065b      	lsls	r3, r3, #25
 80025d8:	d402      	bmi.n	80025e0 <HAL_UART_IRQHandler+0xb0>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 80025da:	2308      	movs	r3, #8
 80025dc:	401d      	ands	r5, r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80025de:	d01a      	beq.n	8002616 <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 80025e0:	f7ff fe80 	bl	80022e4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025e4:	2140      	movs	r1, #64	; 0x40
 80025e6:	6823      	ldr	r3, [r4, #0]
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	420a      	tst	r2, r1
 80025ec:	d00f      	beq.n	800260e <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025ee:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 80025f0:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025f2:	438a      	bics	r2, r1
 80025f4:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 80025f6:	2800      	cmp	r0, #0
 80025f8:	d009      	beq.n	800260e <HAL_UART_IRQHandler+0xde>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025fa:	4b1a      	ldr	r3, [pc, #104]	; (8002664 <HAL_UART_IRQHandler+0x134>)
 80025fc:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025fe:	f7fe fd2b 	bl	8001058 <HAL_DMA_Abort_IT>
 8002602:	2800      	cmp	r0, #0
 8002604:	d002      	beq.n	800260c <HAL_UART_IRQHandler+0xdc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002606:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002608:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800260a:	4798      	blx	r3
}
 800260c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 800260e:	0020      	movs	r0, r4
 8002610:	f7ff ff64 	bl	80024dc <HAL_UART_ErrorCallback>
 8002614:	e7fa      	b.n	800260c <HAL_UART_IRQHandler+0xdc>
        HAL_UART_ErrorCallback(huart);
 8002616:	f7ff ff61 	bl	80024dc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800261a:	67e5      	str	r5, [r4, #124]	; 0x7c
 800261c:	e7f6      	b.n	800260c <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800261e:	2180      	movs	r1, #128	; 0x80
 8002620:	0349      	lsls	r1, r1, #13
 8002622:	420a      	tst	r2, r1
 8002624:	d006      	beq.n	8002634 <HAL_UART_IRQHandler+0x104>
 8002626:	0275      	lsls	r5, r6, #9
 8002628:	d504      	bpl.n	8002634 <HAL_UART_IRQHandler+0x104>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800262a:	6219      	str	r1, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800262c:	0020      	movs	r0, r4
 800262e:	f000 fbd9 	bl	8002de4 <HAL_UARTEx_WakeupCallback>
    return;
 8002632:	e7eb      	b.n	800260c <HAL_UART_IRQHandler+0xdc>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002634:	2180      	movs	r1, #128	; 0x80
 8002636:	420a      	tst	r2, r1
 8002638:	d003      	beq.n	8002642 <HAL_UART_IRQHandler+0x112>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800263a:	4208      	tst	r0, r1
 800263c:	d001      	beq.n	8002642 <HAL_UART_IRQHandler+0x112>
    if (huart->TxISR != NULL)
 800263e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002640:	e785      	b.n	800254e <HAL_UART_IRQHandler+0x1e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002642:	2140      	movs	r1, #64	; 0x40
 8002644:	420a      	tst	r2, r1
 8002646:	d0e1      	beq.n	800260c <HAL_UART_IRQHandler+0xdc>
 8002648:	4208      	tst	r0, r1
 800264a:	d0df      	beq.n	800260c <HAL_UART_IRQHandler+0xdc>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800264c:	681a      	ldr	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800264e:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002650:	438a      	bics	r2, r1
 8002652:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002654:	2320      	movs	r3, #32
 8002656:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8002658:	2300      	movs	r3, #0
 800265a:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 800265c:	f000 ff12 	bl	8003484 <HAL_UART_TxCpltCallback>
 8002660:	e7d4      	b.n	800260c <HAL_UART_IRQHandler+0xdc>
 8002662:	46c0      	nop			; (mov r8, r8)
 8002664:	08002669 	.word	0x08002669

08002668 <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002668:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 800266a:	2300      	movs	r3, #0
 800266c:	0002      	movs	r2, r0
{
 800266e:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8002670:	325a      	adds	r2, #90	; 0x5a
 8002672:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8002674:	3a08      	subs	r2, #8
 8002676:	8013      	strh	r3, [r2, #0]
  HAL_UART_ErrorCallback(huart);
 8002678:	f7ff ff30 	bl	80024dc <HAL_UART_ErrorCallback>
}
 800267c:	bd10      	pop	{r4, pc}
	...

08002680 <UART_SetConfig>:
{
 8002680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8002682:	6842      	ldr	r2, [r0, #4]
 8002684:	4baf      	ldr	r3, [pc, #700]	; (8002944 <UART_SetConfig+0x2c4>)
{
 8002686:	0004      	movs	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8002688:	429a      	cmp	r2, r3
 800268a:	d903      	bls.n	8002694 <UART_SetConfig+0x14>
 800268c:	49ae      	ldr	r1, [pc, #696]	; (8002948 <UART_SetConfig+0x2c8>)
 800268e:	48af      	ldr	r0, [pc, #700]	; (800294c <UART_SetConfig+0x2cc>)
 8002690:	f000 ff05 	bl	800349e <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8002694:	2280      	movs	r2, #128	; 0x80
 8002696:	68a3      	ldr	r3, [r4, #8]
 8002698:	0552      	lsls	r2, r2, #21
 800269a:	4293      	cmp	r3, r2
 800269c:	d006      	beq.n	80026ac <UART_SetConfig+0x2c>
 800269e:	4aac      	ldr	r2, [pc, #688]	; (8002950 <UART_SetConfig+0x2d0>)
 80026a0:	4213      	tst	r3, r2
 80026a2:	d003      	beq.n	80026ac <UART_SetConfig+0x2c>
 80026a4:	49ab      	ldr	r1, [pc, #684]	; (8002954 <UART_SetConfig+0x2d4>)
 80026a6:	48a9      	ldr	r0, [pc, #676]	; (800294c <UART_SetConfig+0x2cc>)
 80026a8:	f000 fef9 	bl	800349e <assert_failed>
 80026ac:	4daa      	ldr	r5, [pc, #680]	; (8002958 <UART_SetConfig+0x2d8>)
  if (UART_INSTANCE_LOWPOWER(huart))
 80026ae:	6822      	ldr	r2, [r4, #0]
 80026b0:	68e3      	ldr	r3, [r4, #12]
 80026b2:	4eaa      	ldr	r6, [pc, #680]	; (800295c <UART_SetConfig+0x2dc>)
 80026b4:	42aa      	cmp	r2, r5
 80026b6:	d160      	bne.n	800277a <UART_SetConfig+0xfa>
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 80026b8:	4aa9      	ldr	r2, [pc, #676]	; (8002960 <UART_SetConfig+0x2e0>)
 80026ba:	4213      	tst	r3, r2
 80026bc:	d003      	beq.n	80026c6 <UART_SetConfig+0x46>
 80026be:	49a9      	ldr	r1, [pc, #676]	; (8002964 <UART_SetConfig+0x2e4>)
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 80026c0:	48a2      	ldr	r0, [pc, #648]	; (800294c <UART_SetConfig+0x2cc>)
 80026c2:	f000 feec 	bl	800349e <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80026c6:	6923      	ldr	r3, [r4, #16]
 80026c8:	4aa7      	ldr	r2, [pc, #668]	; (8002968 <UART_SetConfig+0x2e8>)
 80026ca:	4213      	tst	r3, r2
 80026cc:	d007      	beq.n	80026de <UART_SetConfig+0x5e>
 80026ce:	22c0      	movs	r2, #192	; 0xc0
 80026d0:	00d2      	lsls	r2, r2, #3
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d003      	beq.n	80026de <UART_SetConfig+0x5e>
 80026d6:	49a5      	ldr	r1, [pc, #660]	; (800296c <UART_SetConfig+0x2ec>)
 80026d8:	489c      	ldr	r0, [pc, #624]	; (800294c <UART_SetConfig+0x2cc>)
 80026da:	f000 fee0 	bl	800349e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80026de:	6963      	ldr	r3, [r4, #20]
 80026e0:	220c      	movs	r2, #12
 80026e2:	0019      	movs	r1, r3
 80026e4:	4391      	bics	r1, r2
 80026e6:	d101      	bne.n	80026ec <UART_SetConfig+0x6c>
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d103      	bne.n	80026f4 <UART_SetConfig+0x74>
 80026ec:	49a0      	ldr	r1, [pc, #640]	; (8002970 <UART_SetConfig+0x2f0>)
 80026ee:	4897      	ldr	r0, [pc, #604]	; (800294c <UART_SetConfig+0x2cc>)
 80026f0:	f000 fed5 	bl	800349e <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80026f4:	4b9f      	ldr	r3, [pc, #636]	; (8002974 <UART_SetConfig+0x2f4>)
 80026f6:	69a2      	ldr	r2, [r4, #24]
 80026f8:	421a      	tst	r2, r3
 80026fa:	d003      	beq.n	8002704 <UART_SetConfig+0x84>
 80026fc:	499e      	ldr	r1, [pc, #632]	; (8002978 <UART_SetConfig+0x2f8>)
 80026fe:	4893      	ldr	r0, [pc, #588]	; (800294c <UART_SetConfig+0x2cc>)
 8002700:	f000 fecd 	bl	800349e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8002704:	4b9d      	ldr	r3, [pc, #628]	; (800297c <UART_SetConfig+0x2fc>)
 8002706:	69e2      	ldr	r2, [r4, #28]
 8002708:	421a      	tst	r2, r3
 800270a:	d003      	beq.n	8002714 <UART_SetConfig+0x94>
 800270c:	499c      	ldr	r1, [pc, #624]	; (8002980 <UART_SetConfig+0x300>)
 800270e:	488f      	ldr	r0, [pc, #572]	; (800294c <UART_SetConfig+0x2cc>)
 8002710:	f000 fec5 	bl	800349e <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002714:	6927      	ldr	r7, [r4, #16]
 8002716:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002718:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800271a:	433a      	orrs	r2, r7
 800271c:	6967      	ldr	r7, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800271e:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002720:	69e1      	ldr	r1, [r4, #28]
 8002722:	433a      	orrs	r2, r7
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002724:	4f97      	ldr	r7, [pc, #604]	; (8002984 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002726:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002728:	4038      	ands	r0, r7
 800272a:	4302      	orrs	r2, r0
 800272c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800272e:	685a      	ldr	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002730:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002732:	4016      	ands	r6, r2
 8002734:	68e2      	ldr	r2, [r4, #12]
 8002736:	4316      	orrs	r6, r2
 8002738:	605e      	str	r6, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800273a:	42ab      	cmp	r3, r5
 800273c:	d001      	beq.n	8002742 <UART_SetConfig+0xc2>
    tmpreg |= huart->Init.OneBitSampling;
 800273e:	6a22      	ldr	r2, [r4, #32]
 8002740:	4310      	orrs	r0, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002742:	689a      	ldr	r2, [r3, #8]
 8002744:	4e90      	ldr	r6, [pc, #576]	; (8002988 <UART_SetConfig+0x308>)
 8002746:	4032      	ands	r2, r6
 8002748:	4302      	orrs	r2, r0
 800274a:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800274c:	4a8f      	ldr	r2, [pc, #572]	; (800298c <UART_SetConfig+0x30c>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d120      	bne.n	8002794 <UART_SetConfig+0x114>
 8002752:	2203      	movs	r2, #3
 8002754:	4b8e      	ldr	r3, [pc, #568]	; (8002990 <UART_SetConfig+0x310>)
 8002756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002758:	4013      	ands	r3, r2
 800275a:	4a8e      	ldr	r2, [pc, #568]	; (8002994 <UART_SetConfig+0x314>)
 800275c:	5cd0      	ldrb	r0, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800275e:	2380      	movs	r3, #128	; 0x80
 8002760:	021b      	lsls	r3, r3, #8
 8002762:	4299      	cmp	r1, r3
 8002764:	d100      	bne.n	8002768 <UART_SetConfig+0xe8>
 8002766:	e0de      	b.n	8002926 <UART_SetConfig+0x2a6>
    switch (clocksource)
 8002768:	2808      	cmp	r0, #8
 800276a:	d833      	bhi.n	80027d4 <UART_SetConfig+0x154>
 800276c:	f7fd fcde 	bl	800012c <__gnu_thumb1_case_uqi>
 8002770:	32a5a29b 	.word	0x32a5a29b
 8002774:	323232c0 	.word	0x323232c0
 8002778:	c3          	.byte	0xc3
 8002779:	00          	.byte	0x00
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800277a:	4233      	tst	r3, r6
 800277c:	d004      	beq.n	8002788 <UART_SetConfig+0x108>
 800277e:	21ad      	movs	r1, #173	; 0xad
 8002780:	4872      	ldr	r0, [pc, #456]	; (800294c <UART_SetConfig+0x2cc>)
 8002782:	0109      	lsls	r1, r1, #4
 8002784:	f000 fe8b 	bl	800349e <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8002788:	4b83      	ldr	r3, [pc, #524]	; (8002998 <UART_SetConfig+0x318>)
 800278a:	6a22      	ldr	r2, [r4, #32]
 800278c:	421a      	tst	r2, r3
 800278e:	d09a      	beq.n	80026c6 <UART_SetConfig+0x46>
 8002790:	4982      	ldr	r1, [pc, #520]	; (800299c <UART_SetConfig+0x31c>)
 8002792:	e795      	b.n	80026c0 <UART_SetConfig+0x40>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002794:	4a82      	ldr	r2, [pc, #520]	; (80029a0 <UART_SetConfig+0x320>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d105      	bne.n	80027a6 <UART_SetConfig+0x126>
 800279a:	220c      	movs	r2, #12
 800279c:	4b7c      	ldr	r3, [pc, #496]	; (8002990 <UART_SetConfig+0x310>)
 800279e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027a0:	4013      	ands	r3, r2
 80027a2:	4a80      	ldr	r2, [pc, #512]	; (80029a4 <UART_SetConfig+0x324>)
 80027a4:	e7da      	b.n	800275c <UART_SetConfig+0xdc>
 80027a6:	4a80      	ldr	r2, [pc, #512]	; (80029a8 <UART_SetConfig+0x328>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d100      	bne.n	80027ae <UART_SetConfig+0x12e>
 80027ac:	e0af      	b.n	800290e <UART_SetConfig+0x28e>
 80027ae:	4a7f      	ldr	r2, [pc, #508]	; (80029ac <UART_SetConfig+0x32c>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d100      	bne.n	80027b6 <UART_SetConfig+0x136>
 80027b4:	e0ab      	b.n	800290e <UART_SetConfig+0x28e>
 80027b6:	42ab      	cmp	r3, r5
 80027b8:	d000      	beq.n	80027bc <UART_SetConfig+0x13c>
 80027ba:	e0a1      	b.n	8002900 <UART_SetConfig+0x280>
 80027bc:	21c0      	movs	r1, #192	; 0xc0
 80027be:	2080      	movs	r0, #128	; 0x80
 80027c0:	4a73      	ldr	r2, [pc, #460]	; (8002990 <UART_SetConfig+0x310>)
 80027c2:	0109      	lsls	r1, r1, #4
 80027c4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80027c6:	00c0      	lsls	r0, r0, #3
 80027c8:	400b      	ands	r3, r1
 80027ca:	4283      	cmp	r3, r0
 80027cc:	d038      	beq.n	8002840 <UART_SetConfig+0x1c0>
 80027ce:	d803      	bhi.n	80027d8 <UART_SetConfig+0x158>
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00a      	beq.n	80027ea <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 80027d4:	2501      	movs	r5, #1
 80027d6:	e00d      	b.n	80027f4 <UART_SetConfig+0x174>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80027d8:	2080      	movs	r0, #128	; 0x80
 80027da:	0100      	lsls	r0, r0, #4
 80027dc:	4283      	cmp	r3, r0
 80027de:	d00e      	beq.n	80027fe <UART_SetConfig+0x17e>
 80027e0:	428b      	cmp	r3, r1
 80027e2:	d1f7      	bne.n	80027d4 <UART_SetConfig+0x154>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80027e4:	2080      	movs	r0, #128	; 0x80
 80027e6:	0200      	lsls	r0, r0, #8
 80027e8:	e00d      	b.n	8002806 <UART_SetConfig+0x186>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80027ea:	f7ff fc13 	bl	8002014 <HAL_RCC_GetPCLK1Freq>
 80027ee:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 80027f0:	42a8      	cmp	r0, r5
 80027f2:	d108      	bne.n	8002806 <UART_SetConfig+0x186>
  huart->RxISR = NULL;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 80027f8:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80027fa:	6663      	str	r3, [r4, #100]	; 0x64
}
 80027fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027fe:	6813      	ldr	r3, [r2, #0]
 8002800:	06db      	lsls	r3, r3, #27
 8002802:	d520      	bpl.n	8002846 <UART_SetConfig+0x1c6>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8002804:	484f      	ldr	r0, [pc, #316]	; (8002944 <UART_SetConfig+0x2c4>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002806:	2203      	movs	r2, #3
 8002808:	6863      	ldr	r3, [r4, #4]
 800280a:	435a      	muls	r2, r3
 800280c:	4282      	cmp	r2, r0
 800280e:	d8e1      	bhi.n	80027d4 <UART_SetConfig+0x154>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002810:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002812:	4282      	cmp	r2, r0
 8002814:	d3de      	bcc.n	80027d4 <UART_SetConfig+0x154>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8002816:	2700      	movs	r7, #0
 8002818:	0e02      	lsrs	r2, r0, #24
 800281a:	0201      	lsls	r1, r0, #8
 800281c:	085e      	lsrs	r6, r3, #1
 800281e:	1989      	adds	r1, r1, r6
 8002820:	417a      	adcs	r2, r7
 8002822:	0008      	movs	r0, r1
 8002824:	0011      	movs	r1, r2
 8002826:	001a      	movs	r2, r3
 8002828:	003b      	movs	r3, r7
 800282a:	f7fd fd1f 	bl	800026c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800282e:	4b60      	ldr	r3, [pc, #384]	; (80029b0 <UART_SetConfig+0x330>)
 8002830:	18c2      	adds	r2, r0, r3
 8002832:	4b60      	ldr	r3, [pc, #384]	; (80029b4 <UART_SetConfig+0x334>)
 8002834:	429a      	cmp	r2, r3
 8002836:	d8cd      	bhi.n	80027d4 <UART_SetConfig+0x154>
          huart->Instance->BRR = usartdiv;
 8002838:	6823      	ldr	r3, [r4, #0]
 800283a:	003d      	movs	r5, r7
 800283c:	60d8      	str	r0, [r3, #12]
 800283e:	e7d9      	b.n	80027f4 <UART_SetConfig+0x174>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002840:	f7fe ff2a 	bl	8001698 <HAL_RCC_GetSysClockFreq>
        break;
 8002844:	e7d3      	b.n	80027ee <UART_SetConfig+0x16e>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002846:	485c      	ldr	r0, [pc, #368]	; (80029b8 <UART_SetConfig+0x338>)
 8002848:	e7dd      	b.n	8002806 <UART_SetConfig+0x186>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800284a:	f7ff fbf3 	bl	8002034 <HAL_RCC_GetPCLK2Freq>
 800284e:	e064      	b.n	800291a <UART_SetConfig+0x29a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002850:	2510      	movs	r5, #16
 8002852:	4b4f      	ldr	r3, [pc, #316]	; (8002990 <UART_SetConfig+0x310>)
 8002854:	6861      	ldr	r1, [r4, #4]
 8002856:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8002858:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800285a:	4015      	ands	r5, r2
 800285c:	d006      	beq.n	800286c <UART_SetConfig+0x1ec>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800285e:	4b57      	ldr	r3, [pc, #348]	; (80029bc <UART_SetConfig+0x33c>)
 8002860:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002862:	f7fd fc77 	bl	8000154 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002866:	2500      	movs	r5, #0
 8002868:	b283      	uxth	r3, r0
        break;
 800286a:	e004      	b.n	8002876 <UART_SetConfig+0x1f6>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800286c:	4b54      	ldr	r3, [pc, #336]	; (80029c0 <UART_SetConfig+0x340>)
 800286e:	18c0      	adds	r0, r0, r3
 8002870:	f7fd fc70 	bl	8000154 <__udivsi3>
 8002874:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002876:	0019      	movs	r1, r3
 8002878:	4852      	ldr	r0, [pc, #328]	; (80029c4 <UART_SetConfig+0x344>)
 800287a:	3910      	subs	r1, #16
 800287c:	4281      	cmp	r1, r0
 800287e:	d8a9      	bhi.n	80027d4 <UART_SetConfig+0x154>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002880:	210f      	movs	r1, #15
 8002882:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002884:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002886:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002888:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 800288a:	6821      	ldr	r1, [r4, #0]
 800288c:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 800288e:	60cb      	str	r3, [r1, #12]
 8002890:	e7b0      	b.n	80027f4 <UART_SetConfig+0x174>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002892:	f7fe ff01 	bl	8001698 <HAL_RCC_GetSysClockFreq>
 8002896:	e040      	b.n	800291a <UART_SetConfig+0x29a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002898:	6863      	ldr	r3, [r4, #4]
 800289a:	0858      	lsrs	r0, r3, #1
 800289c:	2380      	movs	r3, #128	; 0x80
 800289e:	025b      	lsls	r3, r3, #9
 80028a0:	e03e      	b.n	8002920 <UART_SetConfig+0x2a0>
  uint32_t usartdiv                   = 0x00000000U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	e7e7      	b.n	8002876 <UART_SetConfig+0x1f6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80028a6:	f7ff fbb5 	bl	8002014 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80028aa:	6863      	ldr	r3, [r4, #4]
 80028ac:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80028ae:	18c0      	adds	r0, r0, r3
 80028b0:	6861      	ldr	r1, [r4, #4]
 80028b2:	e00b      	b.n	80028cc <UART_SetConfig+0x24c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80028b4:	f7ff fbbe 	bl	8002034 <HAL_RCC_GetPCLK2Freq>
 80028b8:	e7f7      	b.n	80028aa <UART_SetConfig+0x22a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028ba:	2510      	movs	r5, #16
 80028bc:	4b34      	ldr	r3, [pc, #208]	; (8002990 <UART_SetConfig+0x310>)
 80028be:	6861      	ldr	r1, [r4, #4]
 80028c0:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80028c2:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80028c4:	4015      	ands	r5, r2
 80028c6:	d006      	beq.n	80028d6 <UART_SetConfig+0x256>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80028c8:	4b1e      	ldr	r3, [pc, #120]	; (8002944 <UART_SetConfig+0x2c4>)
 80028ca:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80028cc:	f7fd fc42 	bl	8000154 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 80028d0:	2500      	movs	r5, #0
 80028d2:	b283      	uxth	r3, r0
        break;
 80028d4:	e004      	b.n	80028e0 <UART_SetConfig+0x260>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80028d6:	4b38      	ldr	r3, [pc, #224]	; (80029b8 <UART_SetConfig+0x338>)
 80028d8:	18c0      	adds	r0, r0, r3
 80028da:	f7fd fc3b 	bl	8000154 <__udivsi3>
 80028de:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028e0:	0019      	movs	r1, r3
 80028e2:	4838      	ldr	r0, [pc, #224]	; (80029c4 <UART_SetConfig+0x344>)
 80028e4:	3910      	subs	r1, #16
 80028e6:	4281      	cmp	r1, r0
 80028e8:	d900      	bls.n	80028ec <UART_SetConfig+0x26c>
 80028ea:	e773      	b.n	80027d4 <UART_SetConfig+0x154>
      huart->Instance->BRR = usartdiv;
 80028ec:	6821      	ldr	r1, [r4, #0]
 80028ee:	e7ce      	b.n	800288e <UART_SetConfig+0x20e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80028f0:	f7fe fed2 	bl	8001698 <HAL_RCC_GetSysClockFreq>
 80028f4:	e7d9      	b.n	80028aa <UART_SetConfig+0x22a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80028f6:	6863      	ldr	r3, [r4, #4]
 80028f8:	0858      	lsrs	r0, r3, #1
 80028fa:	2380      	movs	r3, #128	; 0x80
 80028fc:	021b      	lsls	r3, r3, #8
 80028fe:	e7d6      	b.n	80028ae <UART_SetConfig+0x22e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002900:	2380      	movs	r3, #128	; 0x80
        ret = HAL_ERROR;
 8002902:	2501      	movs	r5, #1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002904:	021b      	lsls	r3, r3, #8
 8002906:	4299      	cmp	r1, r3
 8002908:	d0cb      	beq.n	80028a2 <UART_SetConfig+0x222>
  uint32_t usartdiv                   = 0x00000000U;
 800290a:	2300      	movs	r3, #0
 800290c:	e7e8      	b.n	80028e0 <UART_SetConfig+0x260>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800290e:	2380      	movs	r3, #128	; 0x80
 8002910:	021b      	lsls	r3, r3, #8
 8002912:	4299      	cmp	r1, r3
 8002914:	d1c7      	bne.n	80028a6 <UART_SetConfig+0x226>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002916:	f7ff fb7d 	bl	8002014 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800291a:	6863      	ldr	r3, [r4, #4]
 800291c:	0040      	lsls	r0, r0, #1
 800291e:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002920:	18c0      	adds	r0, r0, r3
 8002922:	6861      	ldr	r1, [r4, #4]
 8002924:	e79d      	b.n	8002862 <UART_SetConfig+0x1e2>
    switch (clocksource)
 8002926:	2808      	cmp	r0, #8
 8002928:	d900      	bls.n	800292c <UART_SetConfig+0x2ac>
 800292a:	e753      	b.n	80027d4 <UART_SetConfig+0x154>
 800292c:	f7fd fc08 	bl	8000140 <__gnu_thumb1_case_shi>
 8002930:	ff8dfff3 	.word	0xff8dfff3
 8002934:	ff52ff90 	.word	0xff52ff90
 8002938:	ff52ffb1 	.word	0xff52ffb1
 800293c:	ff52ff52 	.word	0xff52ff52
 8002940:	ffb4      	.short	0xffb4
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	003d0900 	.word	0x003d0900
 8002948:	00000ac8 	.word	0x00000ac8
 800294c:	0800405f 	.word	0x0800405f
 8002950:	ffffefff 	.word	0xffffefff
 8002954:	00000ac9 	.word	0x00000ac9
 8002958:	40004800 	.word	0x40004800
 800295c:	ffffcfff 	.word	0xffffcfff
 8002960:	ffffdfff 	.word	0xffffdfff
 8002964:	00000acc 	.word	0x00000acc
 8002968:	fffffbff 	.word	0xfffffbff
 800296c:	00000ad4 	.word	0x00000ad4
 8002970:	00000ad5 	.word	0x00000ad5
 8002974:	fffffcff 	.word	0xfffffcff
 8002978:	00000ad6 	.word	0x00000ad6
 800297c:	ffff7fff 	.word	0xffff7fff
 8002980:	00000ad7 	.word	0x00000ad7
 8002984:	efff69f3 	.word	0xefff69f3
 8002988:	fffff4ff 	.word	0xfffff4ff
 800298c:	40013800 	.word	0x40013800
 8002990:	40021000 	.word	0x40021000
 8002994:	0800404e 	.word	0x0800404e
 8002998:	fffff7ff 	.word	0xfffff7ff
 800299c:	00000ad1 	.word	0x00000ad1
 80029a0:	40004400 	.word	0x40004400
 80029a4:	08004052 	.word	0x08004052
 80029a8:	40004c00 	.word	0x40004c00
 80029ac:	40005000 	.word	0x40005000
 80029b0:	fffffd00 	.word	0xfffffd00
 80029b4:	000ffcff 	.word	0x000ffcff
 80029b8:	00f42400 	.word	0x00f42400
 80029bc:	007a1200 	.word	0x007a1200
 80029c0:	01e84800 	.word	0x01e84800
 80029c4:	0000ffef 	.word	0x0000ffef

080029c8 <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80029c8:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80029ca:	b570      	push	{r4, r5, r6, lr}
 80029cc:	0004      	movs	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80029ce:	2bff      	cmp	r3, #255	; 0xff
 80029d0:	d903      	bls.n	80029da <UART_AdvFeatureConfig+0x12>
 80029d2:	4955      	ldr	r1, [pc, #340]	; (8002b28 <UART_AdvFeatureConfig+0x160>)
 80029d4:	4855      	ldr	r0, [pc, #340]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 80029d6:	f000 fd62 	bl	800349e <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80029da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80029dc:	07db      	lsls	r3, r3, #31
 80029de:	d50d      	bpl.n	80029fc <UART_AdvFeatureConfig+0x34>
 80029e0:	4d53      	ldr	r5, [pc, #332]	; (8002b30 <UART_AdvFeatureConfig+0x168>)
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80029e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80029e4:	422b      	tst	r3, r5
 80029e6:	d003      	beq.n	80029f0 <UART_AdvFeatureConfig+0x28>
 80029e8:	4952      	ldr	r1, [pc, #328]	; (8002b34 <UART_AdvFeatureConfig+0x16c>)
 80029ea:	4850      	ldr	r0, [pc, #320]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 80029ec:	f000 fd57 	bl	800349e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80029f0:	6822      	ldr	r2, [r4, #0]
 80029f2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80029f4:	6853      	ldr	r3, [r2, #4]
 80029f6:	402b      	ands	r3, r5
 80029f8:	430b      	orrs	r3, r1
 80029fa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80029fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80029fe:	079b      	lsls	r3, r3, #30
 8002a00:	d50d      	bpl.n	8002a1e <UART_AdvFeatureConfig+0x56>
 8002a02:	4d4d      	ldr	r5, [pc, #308]	; (8002b38 <UART_AdvFeatureConfig+0x170>)
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8002a04:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002a06:	422b      	tst	r3, r5
 8002a08:	d003      	beq.n	8002a12 <UART_AdvFeatureConfig+0x4a>
 8002a0a:	494c      	ldr	r1, [pc, #304]	; (8002b3c <UART_AdvFeatureConfig+0x174>)
 8002a0c:	4847      	ldr	r0, [pc, #284]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 8002a0e:	f000 fd46 	bl	800349e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a12:	6822      	ldr	r2, [r4, #0]
 8002a14:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002a16:	6853      	ldr	r3, [r2, #4]
 8002a18:	402b      	ands	r3, r5
 8002a1a:	430b      	orrs	r3, r1
 8002a1c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a20:	075b      	lsls	r3, r3, #29
 8002a22:	d50d      	bpl.n	8002a40 <UART_AdvFeatureConfig+0x78>
 8002a24:	4d46      	ldr	r5, [pc, #280]	; (8002b40 <UART_AdvFeatureConfig+0x178>)
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8002a26:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002a28:	422b      	tst	r3, r5
 8002a2a:	d003      	beq.n	8002a34 <UART_AdvFeatureConfig+0x6c>
 8002a2c:	4945      	ldr	r1, [pc, #276]	; (8002b44 <UART_AdvFeatureConfig+0x17c>)
 8002a2e:	483f      	ldr	r0, [pc, #252]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 8002a30:	f000 fd35 	bl	800349e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a34:	6822      	ldr	r2, [r4, #0]
 8002a36:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002a38:	6853      	ldr	r3, [r2, #4]
 8002a3a:	402b      	ands	r3, r5
 8002a3c:	430b      	orrs	r3, r1
 8002a3e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002a40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a42:	071b      	lsls	r3, r3, #28
 8002a44:	d50d      	bpl.n	8002a62 <UART_AdvFeatureConfig+0x9a>
 8002a46:	4d40      	ldr	r5, [pc, #256]	; (8002b48 <UART_AdvFeatureConfig+0x180>)
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8002a48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a4a:	422b      	tst	r3, r5
 8002a4c:	d003      	beq.n	8002a56 <UART_AdvFeatureConfig+0x8e>
 8002a4e:	493f      	ldr	r1, [pc, #252]	; (8002b4c <UART_AdvFeatureConfig+0x184>)
 8002a50:	4836      	ldr	r0, [pc, #216]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 8002a52:	f000 fd24 	bl	800349e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002a56:	6822      	ldr	r2, [r4, #0]
 8002a58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a5a:	6853      	ldr	r3, [r2, #4]
 8002a5c:	402b      	ands	r3, r5
 8002a5e:	430b      	orrs	r3, r1
 8002a60:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a64:	06db      	lsls	r3, r3, #27
 8002a66:	d50d      	bpl.n	8002a84 <UART_AdvFeatureConfig+0xbc>
 8002a68:	4d39      	ldr	r5, [pc, #228]	; (8002b50 <UART_AdvFeatureConfig+0x188>)
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8002a6a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002a6c:	422b      	tst	r3, r5
 8002a6e:	d003      	beq.n	8002a78 <UART_AdvFeatureConfig+0xb0>
 8002a70:	4938      	ldr	r1, [pc, #224]	; (8002b54 <UART_AdvFeatureConfig+0x18c>)
 8002a72:	482e      	ldr	r0, [pc, #184]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 8002a74:	f000 fd13 	bl	800349e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a78:	6822      	ldr	r2, [r4, #0]
 8002a7a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002a7c:	6893      	ldr	r3, [r2, #8]
 8002a7e:	402b      	ands	r3, r5
 8002a80:	430b      	orrs	r3, r1
 8002a82:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002a86:	069b      	lsls	r3, r3, #26
 8002a88:	d50d      	bpl.n	8002aa6 <UART_AdvFeatureConfig+0xde>
 8002a8a:	4d33      	ldr	r5, [pc, #204]	; (8002b58 <UART_AdvFeatureConfig+0x190>)
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 8002a8c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002a8e:	422b      	tst	r3, r5
 8002a90:	d003      	beq.n	8002a9a <UART_AdvFeatureConfig+0xd2>
 8002a92:	4932      	ldr	r1, [pc, #200]	; (8002b5c <UART_AdvFeatureConfig+0x194>)
 8002a94:	4825      	ldr	r0, [pc, #148]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 8002a96:	f000 fd02 	bl	800349e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a9a:	6822      	ldr	r2, [r4, #0]
 8002a9c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002a9e:	6893      	ldr	r3, [r2, #8]
 8002aa0:	402b      	ands	r3, r5
 8002aa2:	430b      	orrs	r3, r1
 8002aa4:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002aa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002aa8:	065b      	lsls	r3, r3, #25
 8002aaa:	d52a      	bpl.n	8002b02 <UART_AdvFeatureConfig+0x13a>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8002aac:	6823      	ldr	r3, [r4, #0]
 8002aae:	4a2c      	ldr	r2, [pc, #176]	; (8002b60 <UART_AdvFeatureConfig+0x198>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d006      	beq.n	8002ac2 <UART_AdvFeatureConfig+0xfa>
 8002ab4:	4a2b      	ldr	r2, [pc, #172]	; (8002b64 <UART_AdvFeatureConfig+0x19c>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d003      	beq.n	8002ac2 <UART_AdvFeatureConfig+0xfa>
 8002aba:	492b      	ldr	r1, [pc, #172]	; (8002b68 <UART_AdvFeatureConfig+0x1a0>)
 8002abc:	481b      	ldr	r0, [pc, #108]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 8002abe:	f000 fcee 	bl	800349e <assert_failed>
 8002ac2:	4d2a      	ldr	r5, [pc, #168]	; (8002b6c <UART_AdvFeatureConfig+0x1a4>)
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8002ac4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ac6:	422b      	tst	r3, r5
 8002ac8:	d003      	beq.n	8002ad2 <UART_AdvFeatureConfig+0x10a>
 8002aca:	4929      	ldr	r1, [pc, #164]	; (8002b70 <UART_AdvFeatureConfig+0x1a8>)
 8002acc:	4817      	ldr	r0, [pc, #92]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 8002ace:	f000 fce6 	bl	800349e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ad2:	6821      	ldr	r1, [r4, #0]
 8002ad4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002ad6:	684b      	ldr	r3, [r1, #4]
 8002ad8:	402b      	ands	r3, r5
 8002ada:	4313      	orrs	r3, r2
 8002adc:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ade:	2380      	movs	r3, #128	; 0x80
 8002ae0:	035b      	lsls	r3, r3, #13
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d10d      	bne.n	8002b02 <UART_AdvFeatureConfig+0x13a>
 8002ae6:	4d23      	ldr	r5, [pc, #140]	; (8002b74 <UART_AdvFeatureConfig+0x1ac>)
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8002ae8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002aea:	422b      	tst	r3, r5
 8002aec:	d003      	beq.n	8002af6 <UART_AdvFeatureConfig+0x12e>
 8002aee:	4922      	ldr	r1, [pc, #136]	; (8002b78 <UART_AdvFeatureConfig+0x1b0>)
 8002af0:	480e      	ldr	r0, [pc, #56]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 8002af2:	f000 fcd4 	bl	800349e <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002af6:	6822      	ldr	r2, [r4, #0]
 8002af8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002afa:	6853      	ldr	r3, [r2, #4]
 8002afc:	402b      	ands	r3, r5
 8002afe:	430b      	orrs	r3, r1
 8002b00:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002b02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b04:	061b      	lsls	r3, r3, #24
 8002b06:	d50d      	bpl.n	8002b24 <UART_AdvFeatureConfig+0x15c>
 8002b08:	4d1c      	ldr	r5, [pc, #112]	; (8002b7c <UART_AdvFeatureConfig+0x1b4>)
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8002b0a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002b0c:	422b      	tst	r3, r5
 8002b0e:	d003      	beq.n	8002b18 <UART_AdvFeatureConfig+0x150>
 8002b10:	491b      	ldr	r1, [pc, #108]	; (8002b80 <UART_AdvFeatureConfig+0x1b8>)
 8002b12:	4806      	ldr	r0, [pc, #24]	; (8002b2c <UART_AdvFeatureConfig+0x164>)
 8002b14:	f000 fcc3 	bl	800349e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002b18:	6822      	ldr	r2, [r4, #0]
 8002b1a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002b1c:	6853      	ldr	r3, [r2, #4]
 8002b1e:	402b      	ands	r3, r5
 8002b20:	430b      	orrs	r3, r1
 8002b22:	6053      	str	r3, [r2, #4]
}
 8002b24:	bd70      	pop	{r4, r5, r6, pc}
 8002b26:	46c0      	nop			; (mov r8, r8)
 8002b28:	00000b9a 	.word	0x00000b9a
 8002b2c:	0800405f 	.word	0x0800405f
 8002b30:	fffdffff 	.word	0xfffdffff
 8002b34:	00000b9f 	.word	0x00000b9f
 8002b38:	fffeffff 	.word	0xfffeffff
 8002b3c:	00000ba6 	.word	0x00000ba6
 8002b40:	fffbffff 	.word	0xfffbffff
 8002b44:	00000bad 	.word	0x00000bad
 8002b48:	ffff7fff 	.word	0xffff7fff
 8002b4c:	00000bb4 	.word	0x00000bb4
 8002b50:	ffffefff 	.word	0xffffefff
 8002b54:	00000bbb 	.word	0x00000bbb
 8002b58:	ffffdfff 	.word	0xffffdfff
 8002b5c:	00000bc2 	.word	0x00000bc2
 8002b60:	40013800 	.word	0x40013800
 8002b64:	40004400 	.word	0x40004400
 8002b68:	00000bc9 	.word	0x00000bc9
 8002b6c:	ffefffff 	.word	0xffefffff
 8002b70:	00000bca 	.word	0x00000bca
 8002b74:	ff9fffff 	.word	0xff9fffff
 8002b78:	00000bcf 	.word	0x00000bcf
 8002b7c:	fff7ffff 	.word	0xfff7ffff
 8002b80:	00000bd7 	.word	0x00000bd7

08002b84 <UART_WaitOnFlagUntilTimeout>:
{
 8002b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b86:	0004      	movs	r4, r0
 8002b88:	000e      	movs	r6, r1
 8002b8a:	0015      	movs	r5, r2
 8002b8c:	001f      	movs	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b8e:	6822      	ldr	r2, [r4, #0]
 8002b90:	69d3      	ldr	r3, [r2, #28]
 8002b92:	4033      	ands	r3, r6
 8002b94:	1b9b      	subs	r3, r3, r6
 8002b96:	4259      	negs	r1, r3
 8002b98:	414b      	adcs	r3, r1
 8002b9a:	42ab      	cmp	r3, r5
 8002b9c:	d001      	beq.n	8002ba2 <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	e01b      	b.n	8002bda <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8002ba2:	9b06      	ldr	r3, [sp, #24]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	d0f3      	beq.n	8002b90 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ba8:	f7fd fc9e 	bl	80004e8 <HAL_GetTick>
 8002bac:	9b06      	ldr	r3, [sp, #24]
 8002bae:	1bc0      	subs	r0, r0, r7
 8002bb0:	4283      	cmp	r3, r0
 8002bb2:	d301      	bcc.n	8002bb8 <UART_WaitOnFlagUntilTimeout+0x34>
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1ea      	bne.n	8002b8e <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bb8:	6823      	ldr	r3, [r4, #0]
 8002bba:	4908      	ldr	r1, [pc, #32]	; (8002bdc <UART_WaitOnFlagUntilTimeout+0x58>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8002bbe:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bc0:	400a      	ands	r2, r1
 8002bc2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bc4:	689a      	ldr	r2, [r3, #8]
 8002bc6:	31a3      	adds	r1, #163	; 0xa3
 8002bc8:	31ff      	adds	r1, #255	; 0xff
 8002bca:	438a      	bics	r2, r1
 8002bcc:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8002bce:	2320      	movs	r3, #32
 8002bd0:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002bd2:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	3470      	adds	r4, #112	; 0x70
 8002bd8:	7023      	strb	r3, [r4, #0]
}
 8002bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002bdc:	fffffe5f 	.word	0xfffffe5f

08002be0 <HAL_UART_Transmit>:
{
 8002be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002be2:	b087      	sub	sp, #28
 8002be4:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8002be6:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8002be8:	0004      	movs	r4, r0
 8002bea:	000d      	movs	r5, r1
 8002bec:	0017      	movs	r7, r2
    return HAL_BUSY;
 8002bee:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8002bf0:	2b20      	cmp	r3, #32
 8002bf2:	d149      	bne.n	8002c88 <HAL_UART_Transmit+0xa8>
      return  HAL_ERROR;
 8002bf4:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002bf6:	2900      	cmp	r1, #0
 8002bf8:	d046      	beq.n	8002c88 <HAL_UART_Transmit+0xa8>
 8002bfa:	2a00      	cmp	r2, #0
 8002bfc:	d044      	beq.n	8002c88 <HAL_UART_Transmit+0xa8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bfe:	2380      	movs	r3, #128	; 0x80
 8002c00:	68a2      	ldr	r2, [r4, #8]
 8002c02:	015b      	lsls	r3, r3, #5
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d104      	bne.n	8002c12 <HAL_UART_Transmit+0x32>
 8002c08:	6923      	ldr	r3, [r4, #16]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d101      	bne.n	8002c12 <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1) != 0)
 8002c0e:	4201      	tst	r1, r0
 8002c10:	d13a      	bne.n	8002c88 <HAL_UART_Transmit+0xa8>
    __HAL_LOCK(huart);
 8002c12:	0023      	movs	r3, r4
 8002c14:	3370      	adds	r3, #112	; 0x70
 8002c16:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8002c18:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002c1a:	2a01      	cmp	r2, #1
 8002c1c:	d034      	beq.n	8002c88 <HAL_UART_Transmit+0xa8>
 8002c1e:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c20:	2600      	movs	r6, #0
    __HAL_LOCK(huart);
 8002c22:	701a      	strb	r2, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c24:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c26:	67e6      	str	r6, [r4, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c28:	6763      	str	r3, [r4, #116]	; 0x74
    tickstart = HAL_GetTick();
 8002c2a:	f7fd fc5d 	bl	80004e8 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8002c2e:	0023      	movs	r3, r4
 8002c30:	3350      	adds	r3, #80	; 0x50
 8002c32:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8002c34:	3302      	adds	r3, #2
 8002c36:	9303      	str	r3, [sp, #12]
 8002c38:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c3a:	2380      	movs	r3, #128	; 0x80
 8002c3c:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8002c3e:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c40:	015b      	lsls	r3, r3, #5
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d104      	bne.n	8002c50 <HAL_UART_Transmit+0x70>
 8002c46:	6923      	ldr	r3, [r4, #16]
 8002c48:	42b3      	cmp	r3, r6
 8002c4a:	d101      	bne.n	8002c50 <HAL_UART_Transmit+0x70>
 8002c4c:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8002c4e:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8002c50:	0023      	movs	r3, r4
 8002c52:	3352      	adds	r3, #82	; 0x52
 8002c54:	881a      	ldrh	r2, [r3, #0]
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c56:	9b05      	ldr	r3, [sp, #20]
    while (huart->TxXferCount > 0U)
 8002c58:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c5a:	9300      	str	r3, [sp, #0]
 8002c5c:	9b04      	ldr	r3, [sp, #16]
    while (huart->TxXferCount > 0U)
 8002c5e:	2a00      	cmp	r2, #0
 8002c60:	d10a      	bne.n	8002c78 <HAL_UART_Transmit+0x98>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c62:	2140      	movs	r1, #64	; 0x40
 8002c64:	0020      	movs	r0, r4
 8002c66:	f7ff ff8d 	bl	8002b84 <UART_WaitOnFlagUntilTimeout>
 8002c6a:	2800      	cmp	r0, #0
 8002c6c:	d10b      	bne.n	8002c86 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_READY;
 8002c6e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002c70:	3470      	adds	r4, #112	; 0x70
    huart->gState = HAL_UART_STATE_READY;
 8002c72:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(huart);
 8002c74:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8002c76:	e007      	b.n	8002c88 <HAL_UART_Transmit+0xa8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	2180      	movs	r1, #128	; 0x80
 8002c7c:	0020      	movs	r0, r4
 8002c7e:	f7ff ff81 	bl	8002b84 <UART_WaitOnFlagUntilTimeout>
 8002c82:	2800      	cmp	r0, #0
 8002c84:	d002      	beq.n	8002c8c <HAL_UART_Transmit+0xac>
        return HAL_TIMEOUT;
 8002c86:	2003      	movs	r0, #3
}
 8002c88:	b007      	add	sp, #28
 8002c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c8c:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8002c8e:	2d00      	cmp	r5, #0
 8002c90:	d10b      	bne.n	8002caa <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c92:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8002c94:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c96:	05db      	lsls	r3, r3, #23
 8002c98:	0ddb      	lsrs	r3, r3, #23
 8002c9a:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8002c9c:	9b03      	ldr	r3, [sp, #12]
 8002c9e:	9a03      	ldr	r2, [sp, #12]
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	8013      	strh	r3, [r2, #0]
 8002ca8:	e7d2      	b.n	8002c50 <HAL_UART_Transmit+0x70>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002caa:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8002cac:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cae:	6293      	str	r3, [r2, #40]	; 0x28
 8002cb0:	e7f4      	b.n	8002c9c <HAL_UART_Transmit+0xbc>
	...

08002cb4 <UART_CheckIdleState>:
{
 8002cb4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb6:	2600      	movs	r6, #0
{
 8002cb8:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cba:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8002cbc:	f7fd fc14 	bl	80004e8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002cc0:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8002cc2:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	071b      	lsls	r3, r3, #28
 8002cc8:	d415      	bmi.n	8002cf6 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002cca:	6823      	ldr	r3, [r4, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	075b      	lsls	r3, r3, #29
 8002cd0:	d50a      	bpl.n	8002ce8 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cd2:	2180      	movs	r1, #128	; 0x80
 8002cd4:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <UART_CheckIdleState+0x5c>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	9300      	str	r3, [sp, #0]
 8002cda:	03c9      	lsls	r1, r1, #15
 8002cdc:	002b      	movs	r3, r5
 8002cde:	0020      	movs	r0, r4
 8002ce0:	f7ff ff50 	bl	8002b84 <UART_WaitOnFlagUntilTimeout>
 8002ce4:	2800      	cmp	r0, #0
 8002ce6:	d111      	bne.n	8002d0c <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8002ce8:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8002cea:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002cec:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002cee:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8002cf0:	3470      	adds	r4, #112	; 0x70
 8002cf2:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8002cf4:	e00b      	b.n	8002d0e <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cf6:	2180      	movs	r1, #128	; 0x80
 8002cf8:	4b05      	ldr	r3, [pc, #20]	; (8002d10 <UART_CheckIdleState+0x5c>)
 8002cfa:	0032      	movs	r2, r6
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	0389      	lsls	r1, r1, #14
 8002d00:	0003      	movs	r3, r0
 8002d02:	0020      	movs	r0, r4
 8002d04:	f7ff ff3e 	bl	8002b84 <UART_WaitOnFlagUntilTimeout>
 8002d08:	2800      	cmp	r0, #0
 8002d0a:	d0de      	beq.n	8002cca <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002d0c:	2003      	movs	r0, #3
}
 8002d0e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8002d10:	01ffffff 	.word	0x01ffffff

08002d14 <HAL_UART_Init>:
{
 8002d14:	b510      	push	{r4, lr}
 8002d16:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8002d18:	d101      	bne.n	8002d1e <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8002d1a:	2001      	movs	r0, #1
}
 8002d1c:	bd10      	pop	{r4, pc}
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8002d1e:	6981      	ldr	r1, [r0, #24]
 8002d20:	6803      	ldr	r3, [r0, #0]
 8002d22:	4a29      	ldr	r2, [pc, #164]	; (8002dc8 <HAL_UART_Init+0xb4>)
 8002d24:	2900      	cmp	r1, #0
 8002d26:	d03e      	beq.n	8002da6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d010      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002d2c:	4a27      	ldr	r2, [pc, #156]	; (8002dcc <HAL_UART_Init+0xb8>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d00d      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002d32:	4a27      	ldr	r2, [pc, #156]	; (8002dd0 <HAL_UART_Init+0xbc>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d00a      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002d38:	4a26      	ldr	r2, [pc, #152]	; (8002dd4 <HAL_UART_Init+0xc0>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d007      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002d3e:	4a26      	ldr	r2, [pc, #152]	; (8002dd8 <HAL_UART_Init+0xc4>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d004      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002d44:	2130      	movs	r1, #48	; 0x30
 8002d46:	31ff      	adds	r1, #255	; 0xff
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8002d48:	4824      	ldr	r0, [pc, #144]	; (8002ddc <HAL_UART_Init+0xc8>)
 8002d4a:	f000 fba8 	bl	800349e <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002d4e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d105      	bne.n	8002d60 <HAL_UART_Init+0x4c>
    huart->Lock = HAL_UNLOCKED;
 8002d54:	0022      	movs	r2, r4
 8002d56:	3270      	adds	r2, #112	; 0x70
 8002d58:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8002d5a:	0020      	movs	r0, r4
 8002d5c:	f000 fe9c 	bl	8003a98 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002d60:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002d62:	2101      	movs	r1, #1
 8002d64:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002d66:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8002d68:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d6a:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8002d6c:	438b      	bics	r3, r1
 8002d6e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d70:	f7ff fc86 	bl	8002680 <UART_SetConfig>
 8002d74:	2801      	cmp	r0, #1
 8002d76:	d0d0      	beq.n	8002d1a <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d002      	beq.n	8002d84 <HAL_UART_Init+0x70>
    UART_AdvFeatureConfig(huart);
 8002d7e:	0020      	movs	r0, r4
 8002d80:	f7ff fe22 	bl	80029c8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d84:	6823      	ldr	r3, [r4, #0]
 8002d86:	4916      	ldr	r1, [pc, #88]	; (8002de0 <HAL_UART_Init+0xcc>)
 8002d88:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8002d8a:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d8c:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d8e:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d90:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d92:	689a      	ldr	r2, [r3, #8]
 8002d94:	438a      	bics	r2, r1
 8002d96:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002d98:	2201      	movs	r2, #1
 8002d9a:	6819      	ldr	r1, [r3, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8002da0:	f7ff ff88 	bl	8002cb4 <UART_CheckIdleState>
 8002da4:	e7ba      	b.n	8002d1c <HAL_UART_Init+0x8>
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d0d1      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002daa:	4a08      	ldr	r2, [pc, #32]	; (8002dcc <HAL_UART_Init+0xb8>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d0ce      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002db0:	4a07      	ldr	r2, [pc, #28]	; (8002dd0 <HAL_UART_Init+0xbc>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d0cb      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002db6:	4a07      	ldr	r2, [pc, #28]	; (8002dd4 <HAL_UART_Init+0xc0>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d0c8      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002dbc:	4a06      	ldr	r2, [pc, #24]	; (8002dd8 <HAL_UART_Init+0xc4>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d0c5      	beq.n	8002d4e <HAL_UART_Init+0x3a>
 8002dc2:	219a      	movs	r1, #154	; 0x9a
 8002dc4:	0049      	lsls	r1, r1, #1
 8002dc6:	e7bf      	b.n	8002d48 <HAL_UART_Init+0x34>
 8002dc8:	40013800 	.word	0x40013800
 8002dcc:	40004400 	.word	0x40004400
 8002dd0:	40004c00 	.word	0x40004c00
 8002dd4:	40005000 	.word	0x40005000
 8002dd8:	40004800 	.word	0x40004800
 8002ddc:	0800405f 	.word	0x0800405f
 8002de0:	ffffb7ff 	.word	0xffffb7ff

08002de4 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002de4:	4770      	bx	lr
	...

08002de8 <decHex>:
		len--;
	}
	return decimal;
}

void decHex(uint32_t number, char buff[7]) {
 8002de8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002dea:	000d      	movs	r5, r1
 8002dec:	2400      	movs	r4, #0

	char hex[7]; /*bcoz it contains characters A to F*/
	memset(buff, 0x00, 7); //sizeof(buff));
 8002dee:	2207      	movs	r2, #7
 8002df0:	2100      	movs	r1, #0
void decHex(uint32_t number, char buff[7]) {
 8002df2:	0006      	movs	r6, r0
	memset(buff, 0x00, 7); //sizeof(buff));
 8002df4:	0028      	movs	r0, r5
 8002df6:	f001 f819 	bl	8003e2c <memset>
	memset(hex, 0x00, 7); //sizeof(buff));
 8002dfa:	2207      	movs	r2, #7
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4668      	mov	r0, sp
 8002e00:	f001 f814 	bl	8003e2c <memset>
	int cnt, i;
	cnt = 0; /*initialize index to zero*/
	if (number == 0) {
 8002e04:	42a6      	cmp	r6, r4
 8002e06:	d107      	bne.n	8002e18 <decHex+0x30>
		strcpy(buff, "0");
 8002e08:	491b      	ldr	r1, [pc, #108]	; (8002e78 <decHex+0x90>)
 8002e0a:	0028      	movs	r0, r5
 8002e0c:	f001 f823 	bl	8003e56 <strcpy>
			hex[cnt] = (number % 16) + 0x30; /*converted into char value*/
		}
		number = number / 16;
		cnt++;
	}
	for (i = (cnt - 1); i >= 0; i--) {
 8002e10:	3c01      	subs	r4, #1
 8002e12:	1c63      	adds	r3, r4, #1
 8002e14:	d129      	bne.n	8002e6a <decHex+0x82>
		int j = cnt - 1 - i;
		buff[j] = hex[i];
	}
}
 8002e16:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			hex[cnt] = 'F';
 8002e18:	2246      	movs	r2, #70	; 0x46
			hex[cnt] = 'E';
 8002e1a:	2145      	movs	r1, #69	; 0x45
			hex[cnt] = 'D';
 8002e1c:	2744      	movs	r7, #68	; 0x44
		switch (number % 16) {
 8002e1e:	230f      	movs	r3, #15
 8002e20:	0030      	movs	r0, r6
 8002e22:	4018      	ands	r0, r3
 8002e24:	3b19      	subs	r3, #25
 8002e26:	469c      	mov	ip, r3
 8002e28:	4484      	add	ip, r0
 8002e2a:	4663      	mov	r3, ip
 8002e2c:	2b05      	cmp	r3, #5
 8002e2e:	d81a      	bhi.n	8002e66 <decHex+0x7e>
 8002e30:	4660      	mov	r0, ip
 8002e32:	f7fd f97b 	bl	800012c <__gnu_thumb1_case_uqi>
 8002e36:	0703      	.short	0x0703
 8002e38:	15120b09 	.word	0x15120b09
			hex[cnt] = 'A';
 8002e3c:	2041      	movs	r0, #65	; 0x41
			hex[cnt] = (number % 16) + 0x30; /*converted into char value*/
 8002e3e:	466b      	mov	r3, sp
 8002e40:	5518      	strb	r0, [r3, r4]
 8002e42:	e005      	b.n	8002e50 <decHex+0x68>
			hex[cnt] = 'B';
 8002e44:	2042      	movs	r0, #66	; 0x42
 8002e46:	e7fa      	b.n	8002e3e <decHex+0x56>
			hex[cnt] = 'C';
 8002e48:	2043      	movs	r0, #67	; 0x43
 8002e4a:	e7f8      	b.n	8002e3e <decHex+0x56>
			hex[cnt] = 'D';
 8002e4c:	466b      	mov	r3, sp
 8002e4e:	551f      	strb	r7, [r3, r4]
		number = number / 16;
 8002e50:	0936      	lsrs	r6, r6, #4
		cnt++;
 8002e52:	3401      	adds	r4, #1
	while (number > 0) {
 8002e54:	2e00      	cmp	r6, #0
 8002e56:	d1e2      	bne.n	8002e1e <decHex+0x36>
 8002e58:	e7da      	b.n	8002e10 <decHex+0x28>
			hex[cnt] = 'E';
 8002e5a:	466b      	mov	r3, sp
 8002e5c:	5519      	strb	r1, [r3, r4]
			break;
 8002e5e:	e7f7      	b.n	8002e50 <decHex+0x68>
			hex[cnt] = 'F';
 8002e60:	466b      	mov	r3, sp
 8002e62:	551a      	strb	r2, [r3, r4]
			break;
 8002e64:	e7f4      	b.n	8002e50 <decHex+0x68>
			hex[cnt] = (number % 16) + 0x30; /*converted into char value*/
 8002e66:	3030      	adds	r0, #48	; 0x30
 8002e68:	e7e9      	b.n	8002e3e <decHex+0x56>
		buff[j] = hex[i];
 8002e6a:	466b      	mov	r3, sp
 8002e6c:	5d1b      	ldrb	r3, [r3, r4]
	for (i = (cnt - 1); i >= 0; i--) {
 8002e6e:	3c01      	subs	r4, #1
		buff[j] = hex[i];
 8002e70:	702b      	strb	r3, [r5, #0]
 8002e72:	3501      	adds	r5, #1
 8002e74:	e7cd      	b.n	8002e12 <decHex+0x2a>
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	08004231 	.word	0x08004231

08002e7c <check_size_info>:
	}
	*i = 0;

}

void check_size_info(int size, char*buff) {
 8002e7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002e7e:	000c      	movs	r4, r1
	if (size == 2) {
 8002e80:	2802      	cmp	r0, #2
 8002e82:	d10c      	bne.n	8002e9e <check_size_info+0x22>
		char dado[4] = "";
 8002e84:	2300      	movs	r3, #0
		switch (strlen(buff)) {
 8002e86:	0008      	movs	r0, r1
		char dado[4] = "";
 8002e88:	9300      	str	r3, [sp, #0]
		switch (strlen(buff)) {
 8002e8a:	f7fd f93d 	bl	8000108 <strlen>
 8002e8e:	2801      	cmp	r0, #1
 8002e90:	d052      	beq.n	8002f38 <check_size_info+0xbc>
 8002e92:	2802      	cmp	r0, #2
 8002e94:	d002      	beq.n	8002e9c <check_size_info+0x20>
			 strcpy(buff, dado);*/
			break;
			/*		case (3):
			 break;*/
		default:
			buff[0] = 48;
 8002e96:	2330      	movs	r3, #48	; 0x30
 8002e98:	7023      	strb	r3, [r4, #0]
			buff[1] = 48;
 8002e9a:	7063      	strb	r3, [r4, #1]
			buff[6] = 0;
			break;
		}

	}
}
 8002e9c:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
	} else if (size == 4) {
 8002e9e:	2804      	cmp	r0, #4
 8002ea0:	d114      	bne.n	8002ecc <check_size_info+0x50>
		char dado[5] = "";
 8002ea2:	2500      	movs	r5, #0
 8002ea4:	466b      	mov	r3, sp
		switch (strlen(buff)) {
 8002ea6:	0008      	movs	r0, r1
		char dado[5] = "";
 8002ea8:	9500      	str	r5, [sp, #0]
 8002eaa:	711d      	strb	r5, [r3, #4]
		switch (strlen(buff)) {
 8002eac:	f7fd f92c 	bl	8000108 <strlen>
 8002eb0:	3801      	subs	r0, #1
 8002eb2:	2803      	cmp	r0, #3
 8002eb4:	d803      	bhi.n	8002ebe <check_size_info+0x42>
 8002eb6:	f7fd f92f 	bl	8000118 <__gnu_thumb1_case_sqi>
 8002eba:	3a34      	.short	0x3a34
 8002ebc:	f13f      	.short	0xf13f
			buff[0] = 48;
 8002ebe:	2330      	movs	r3, #48	; 0x30
			buff[4] = 0;
 8002ec0:	7125      	strb	r5, [r4, #4]
			buff[0] = 48;
 8002ec2:	7023      	strb	r3, [r4, #0]
			buff[1] = 48;
 8002ec4:	7063      	strb	r3, [r4, #1]
			buff[2] = 48;
 8002ec6:	70a3      	strb	r3, [r4, #2]
			buff[3] = 48;
 8002ec8:	70e3      	strb	r3, [r4, #3]
			break;
 8002eca:	e7e7      	b.n	8002e9c <check_size_info+0x20>
	} else if (size == 6) {
 8002ecc:	2806      	cmp	r0, #6
 8002ece:	d1e5      	bne.n	8002e9c <check_size_info+0x20>
		char dado[7] = "";
 8002ed0:	2500      	movs	r5, #0
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	0029      	movs	r1, r5
 8002ed6:	a801      	add	r0, sp, #4
 8002ed8:	9500      	str	r5, [sp, #0]
 8002eda:	f000 ffa7 	bl	8003e2c <memset>
		switch (strlen(buff)) {
 8002ede:	0020      	movs	r0, r4
 8002ee0:	f7fd f912 	bl	8000108 <strlen>
 8002ee4:	3801      	subs	r0, #1
 8002ee6:	2805      	cmp	r0, #5
 8002ee8:	d82a      	bhi.n	8002f40 <check_size_info+0xc4>
 8002eea:	f7fd f915 	bl	8000118 <__gnu_thumb1_case_sqi>
 8002eee:	1303      	.short	0x1303
 8002ef0:	d725201a 	.word	0xd725201a
			dado[0] = 48;
 8002ef4:	2330      	movs	r3, #48	; 0x30
 8002ef6:	466a      	mov	r2, sp
 8002ef8:	7013      	strb	r3, [r2, #0]
			dado[1] = 48;
 8002efa:	7053      	strb	r3, [r2, #1]
			dado[2] = 48;
 8002efc:	7093      	strb	r3, [r2, #2]
			dado[3] = 48;
 8002efe:	70d3      	strb	r3, [r2, #3]
			dado[4] = 48;
 8002f00:	7113      	strb	r3, [r2, #4]
			strcat(dado, buff);
 8002f02:	0021      	movs	r1, r4
 8002f04:	4668      	mov	r0, sp
 8002f06:	f000 ff99 	bl	8003e3c <strcat>
			strcpy(buff, dado);
 8002f0a:	4669      	mov	r1, sp
 8002f0c:	0020      	movs	r0, r4
 8002f0e:	f000 ffa2 	bl	8003e56 <strcpy>
			break;
 8002f12:	e7c3      	b.n	8002e9c <check_size_info+0x20>
			dado[0] = 48;
 8002f14:	2330      	movs	r3, #48	; 0x30
 8002f16:	466a      	mov	r2, sp
 8002f18:	7013      	strb	r3, [r2, #0]
			dado[1] = 48;
 8002f1a:	7053      	strb	r3, [r2, #1]
			dado[2] = 48;
 8002f1c:	7093      	strb	r3, [r2, #2]
			dado[3] = 48;
 8002f1e:	70d3      	strb	r3, [r2, #3]
 8002f20:	e7ef      	b.n	8002f02 <check_size_info+0x86>
			dado[0] = 48;
 8002f22:	2330      	movs	r3, #48	; 0x30
 8002f24:	466a      	mov	r2, sp
 8002f26:	7013      	strb	r3, [r2, #0]
			dado[1] = 48;
 8002f28:	7053      	strb	r3, [r2, #1]
			dado[2] = 48;
 8002f2a:	7093      	strb	r3, [r2, #2]
 8002f2c:	e7e9      	b.n	8002f02 <check_size_info+0x86>
			dado[0] = 48;
 8002f2e:	2330      	movs	r3, #48	; 0x30
 8002f30:	466a      	mov	r2, sp
 8002f32:	7013      	strb	r3, [r2, #0]
			dado[1] = 48;
 8002f34:	7053      	strb	r3, [r2, #1]
 8002f36:	e7e4      	b.n	8002f02 <check_size_info+0x86>
			dado[0] = 48;
 8002f38:	2330      	movs	r3, #48	; 0x30
 8002f3a:	466a      	mov	r2, sp
 8002f3c:	7013      	strb	r3, [r2, #0]
 8002f3e:	e7e0      	b.n	8002f02 <check_size_info+0x86>
			buff[0] = 48;
 8002f40:	2330      	movs	r3, #48	; 0x30
			buff[6] = 0;
 8002f42:	71a5      	strb	r5, [r4, #6]
			buff[0] = 48;
 8002f44:	7023      	strb	r3, [r4, #0]
			buff[1] = 48;
 8002f46:	7063      	strb	r3, [r4, #1]
			buff[2] = 48;
 8002f48:	70a3      	strb	r3, [r4, #2]
			buff[3] = 48;
 8002f4a:	70e3      	strb	r3, [r4, #3]
			buff[4] = 48;
 8002f4c:	7123      	strb	r3, [r4, #4]
			buff[5] = 48;
 8002f4e:	7163      	strb	r3, [r4, #5]
}
 8002f50:	e7a4      	b.n	8002e9c <check_size_info+0x20>
	...

08002f54 <fn_encoder_report_frame>:
void fn_encoder_report_frame(char * frame) {
 8002f54:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	char buffer_frame[7] = { 0 };
 8002f56:	2207      	movs	r2, #7
void fn_encoder_report_frame(char * frame) {
 8002f58:	0004      	movs	r4, r0
	char buffer_frame[7] = { 0 };
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	a802      	add	r0, sp, #8
 8002f5e:	f000 ff65 	bl	8003e2c <memset>
	char header_char[2] = "2";
 8002f62:	2332      	movs	r3, #50	; 0x32
 8002f64:	ad01      	add	r5, sp, #4
	fn_fprint("ENCODER REPORT FRAME\r\n");
 8002f66:	482b      	ldr	r0, [pc, #172]	; (8003014 <fn_encoder_report_frame+0xc0>)
	char header_char[2] = "2";
 8002f68:	802b      	strh	r3, [r5, #0]
	fn_fprint("ENCODER REPORT FRAME\r\n");
 8002f6a:	f000 fa67 	bl	800343c <fn_fprint>
	check_size_info(2, header_char);
 8002f6e:	0029      	movs	r1, r5
 8002f70:	2002      	movs	r0, #2
 8002f72:	f7ff ff83 	bl	8002e7c <check_size_info>
	strcat(frame, header_char);
 8002f76:	0029      	movs	r1, r5
 8002f78:	0020      	movs	r0, r4
 8002f7a:	f000 ff5f 	bl	8003e3c <strcat>
	decHex(st_data_sensor_e.battery, buffer_frame);
 8002f7e:	4d26      	ldr	r5, [pc, #152]	; (8003018 <fn_encoder_report_frame+0xc4>)
 8002f80:	a902      	add	r1, sp, #8
 8002f82:	6868      	ldr	r0, [r5, #4]
 8002f84:	f7ff ff30 	bl	8002de8 <decHex>
	check_size_info(2, buffer_frame);
 8002f88:	a902      	add	r1, sp, #8
 8002f8a:	2002      	movs	r0, #2
 8002f8c:	f7ff ff76 	bl	8002e7c <check_size_info>
	strcat(frame, buffer_frame);
 8002f90:	a902      	add	r1, sp, #8
 8002f92:	0020      	movs	r0, r4
 8002f94:	f000 ff52 	bl	8003e3c <strcat>
	decHex(st_data_sensor_e.temperature, buffer_frame);
 8002f98:	68e8      	ldr	r0, [r5, #12]
 8002f9a:	a902      	add	r1, sp, #8
 8002f9c:	f7ff ff24 	bl	8002de8 <decHex>
	check_size_info(2, buffer_frame);
 8002fa0:	a902      	add	r1, sp, #8
 8002fa2:	2002      	movs	r0, #2
 8002fa4:	f7ff ff6a 	bl	8002e7c <check_size_info>
	strcat(frame, buffer_frame);
 8002fa8:	a902      	add	r1, sp, #8
 8002faa:	0020      	movs	r0, r4
 8002fac:	f000 ff46 	bl	8003e3c <strcat>
	decHex(st_data_sensor_e.latitude, buffer_frame);
 8002fb0:	6928      	ldr	r0, [r5, #16]
 8002fb2:	a902      	add	r1, sp, #8
 8002fb4:	f7ff ff18 	bl	8002de8 <decHex>
	check_size_info(6, buffer_frame);
 8002fb8:	a902      	add	r1, sp, #8
 8002fba:	2006      	movs	r0, #6
 8002fbc:	f7ff ff5e 	bl	8002e7c <check_size_info>
	strcat(frame, buffer_frame);
 8002fc0:	a902      	add	r1, sp, #8
 8002fc2:	0020      	movs	r0, r4
 8002fc4:	f000 ff3a 	bl	8003e3c <strcat>
	decHex(st_data_sensor_e.longitude, buffer_frame);
 8002fc8:	6968      	ldr	r0, [r5, #20]
 8002fca:	a902      	add	r1, sp, #8
 8002fcc:	f7ff ff0c 	bl	8002de8 <decHex>
	check_size_info(6, buffer_frame);
 8002fd0:	a902      	add	r1, sp, #8
 8002fd2:	2006      	movs	r0, #6
 8002fd4:	f7ff ff52 	bl	8002e7c <check_size_info>
	strcat(frame, buffer_frame);
 8002fd8:	a902      	add	r1, sp, #8
 8002fda:	0020      	movs	r0, r4
 8002fdc:	f000 ff2e 	bl	8003e3c <strcat>
	strcat(frame, "0");
 8002fe0:	4e0e      	ldr	r6, [pc, #56]	; (800301c <fn_encoder_report_frame+0xc8>)
 8002fe2:	0020      	movs	r0, r4
 8002fe4:	0031      	movs	r1, r6
 8002fe6:	f000 ff29 	bl	8003e3c <strcat>
	decHex(st_data_sensor_e.volume, buffer_frame);
 8002fea:	69e8      	ldr	r0, [r5, #28]
 8002fec:	a902      	add	r1, sp, #8
 8002fee:	f7ff fefb 	bl	8002de8 <decHex>
	strcat(frame, buffer_frame);
 8002ff2:	a902      	add	r1, sp, #8
 8002ff4:	0020      	movs	r0, r4
 8002ff6:	f000 ff21 	bl	8003e3c <strcat>
	decHex(st_data_sensor_e.angle, buffer_frame);
 8002ffa:	6828      	ldr	r0, [r5, #0]
 8002ffc:	a902      	add	r1, sp, #8
 8002ffe:	f7ff fef3 	bl	8002de8 <decHex>
	strcat(frame, buffer_frame);
 8003002:	a902      	add	r1, sp, #8
 8003004:	0020      	movs	r0, r4
 8003006:	f000 ff19 	bl	8003e3c <strcat>
	strcat(frame, "0");
 800300a:	0031      	movs	r1, r6
 800300c:	0020      	movs	r0, r4
 800300e:	f000 ff15 	bl	8003e3c <strcat>
}
 8003012:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 8003014:	08004098 	.word	0x08004098
 8003018:	20000048 	.word	0x20000048
 800301c:	08004231 	.word	0x08004231

08003020 <find_word>:
	}
	strcpy(buff_return, target);
	free(target);
}

int find_word(char *where, char *word) {
 8003020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003022:	000d      	movs	r5, r1
 8003024:	0004      	movs	r4, r0
	int size_where = strlen(where);
 8003026:	f7fd f86f 	bl	8000108 <strlen>
 800302a:	9001      	str	r0, [sp, #4]
	int size_word = strlen(word);
 800302c:	0028      	movs	r0, r5
 800302e:	f7fd f86b 	bl	8000108 <strlen>
	int ok = 0;
	int n = 0;
	int m = 0;

	for (int var = 0; var < size_where; ++var) {
 8003032:	2100      	movs	r1, #0
	int n = 0;
 8003034:	000a      	movs	r2, r1
	for (int var = 0; var < size_where; ++var) {
 8003036:	9b01      	ldr	r3, [sp, #4]
 8003038:	4299      	cmp	r1, r3
 800303a:	da12      	bge.n	8003062 <find_word+0x42>
 800303c:	0013      	movs	r3, r2
		// if first character of search string matches
		while (where[n] == word[m]) {
 800303e:	1aae      	subs	r6, r5, r2
 8003040:	e000      	b.n	8003044 <find_word+0x24>
			n++;
 8003042:	3301      	adds	r3, #1
 8003044:	1a9f      	subs	r7, r3, r2
 8003046:	9700      	str	r7, [sp, #0]
		while (where[n] == word[m]) {
 8003048:	5ce7      	ldrb	r7, [r4, r3]
 800304a:	46bc      	mov	ip, r7
 800304c:	5cf7      	ldrb	r7, [r6, r3]
 800304e:	45bc      	cmp	ip, r7
 8003050:	d0f7      	beq.n	8003042 <find_word+0x22>
			m++;
		}
		// if we sequence of characters matching with the length of searched string
		if (m == size_word) {
 8003052:	9a00      	ldr	r2, [sp, #0]
 8003054:	4290      	cmp	r0, r2
 8003056:	d002      	beq.n	800305e <find_word+0x3e>
			ok = 1;
			break;
		}
		n++;
 8003058:	1c5a      	adds	r2, r3, #1
	for (int var = 0; var < size_where; ++var) {
 800305a:	3101      	adds	r1, #1
 800305c:	e7eb      	b.n	8003036 <find_word+0x16>
			ok = 1;
 800305e:	2001      	movs	r0, #1
		m = 0; // reset the counter to start from first character of the search string.
	}

	return ok;
}
 8003060:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	int ok = 0;
 8003062:	2000      	movs	r0, #0
	return ok;
 8003064:	e7fc      	b.n	8003060 <find_word+0x40>
	...

08003068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003068:	b530      	push	{r4, r5, lr}
 800306a:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800306c:	2238      	movs	r2, #56	; 0x38
 800306e:	2100      	movs	r1, #0
 8003070:	a80e      	add	r0, sp, #56	; 0x38
 8003072:	f000 fedb 	bl	8003e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003076:	2214      	movs	r2, #20
 8003078:	2100      	movs	r1, #0
 800307a:	4668      	mov	r0, sp
 800307c:	f000 fed6 	bl	8003e2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003080:	2224      	movs	r2, #36	; 0x24
 8003082:	2100      	movs	r1, #0
 8003084:	a805      	add	r0, sp, #20
 8003086:	f000 fed1 	bl	8003e2c <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800308a:	4914      	ldr	r1, [pc, #80]	; (80030dc <SystemClock_Config+0x74>)
 800308c:	4a14      	ldr	r2, [pc, #80]	; (80030e0 <SystemClock_Config+0x78>)
 800308e:	680b      	ldr	r3, [r1, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003090:	2400      	movs	r4, #0
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003092:	401a      	ands	r2, r3
 8003094:	2380      	movs	r3, #128	; 0x80
 8003096:	011b      	lsls	r3, r3, #4
 8003098:	4313      	orrs	r3, r2
 800309a:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800309c:	2310      	movs	r3, #16
 800309e:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80030a0:	3b0f      	subs	r3, #15
 80030a2:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80030a4:	23a0      	movs	r3, #160	; 0xa0
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030a6:	250f      	movs	r5, #15
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80030a8:	021b      	lsls	r3, r3, #8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030aa:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80030ac:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80030ae:	9416      	str	r4, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80030b0:	9418      	str	r4, [sp, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030b2:	f7fe fb2d 	bl	8001710 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80030b6:	0021      	movs	r1, r4
 80030b8:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030ba:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80030bc:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030be:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80030c0:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030c2:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80030c4:	f7fe fe82 	bl	8001dcc <HAL_RCC_ClockConfig>
                              |RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030c8:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80030ca:	9505      	str	r5, [sp, #20]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80030cc:	9407      	str	r4, [sp, #28]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80030ce:	9408      	str	r4, [sp, #32]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80030d0:	9409      	str	r4, [sp, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80030d2:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030d4:	f7fe ffbe 	bl	8002054 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80030d8:	b01d      	add	sp, #116	; 0x74
 80030da:	bd30      	pop	{r4, r5, pc}
 80030dc:	40007000 	.word	0x40007000
 80030e0:	ffffe7ff 	.word	0xffffe7ff

080030e4 <main>:
{
 80030e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030e6:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 80030e8:	f7fd f9e2 	bl	80004b0 <HAL_Init>
  SystemClock_Config();
 80030ec:	f7ff ffbc 	bl	8003068 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030f0:	2214      	movs	r2, #20
 80030f2:	2100      	movs	r1, #0
 80030f4:	a805      	add	r0, sp, #20
 80030f6:	f000 fe99 	bl	8003e2c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030fa:	2204      	movs	r2, #4
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80030fc:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030fe:	4da6      	ldr	r5, [pc, #664]	; (8003398 <main+0x2b4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003100:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003102:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin|WISOL_WKP_Pin|WISOL_RST_Pin, GPIO_PIN_SET);
 8003104:	48a5      	ldr	r0, [pc, #660]	; (800339c <main+0x2b8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003106:	4313      	orrs	r3, r2
 8003108:	62eb      	str	r3, [r5, #44]	; 0x2c
 800310a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPRS_PWR_ON_GPIO_Port, GPRS_PWR_ON_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : WISOL_LED_CPU_Pin */
  GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800310c:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800310e:	4013      	ands	r3, r2
 8003110:	9301      	str	r3, [sp, #4]
 8003112:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003114:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003116:	2703      	movs	r7, #3
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003118:	430a      	orrs	r2, r1
 800311a:	62ea      	str	r2, [r5, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800311c:	2202      	movs	r2, #2
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800311e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003120:	400b      	ands	r3, r1
 8003122:	9302      	str	r3, [sp, #8]
 8003124:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003126:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin|WISOL_WKP_Pin|WISOL_RST_Pin, GPIO_PIN_SET);
 8003128:	499d      	ldr	r1, [pc, #628]	; (80033a0 <main+0x2bc>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800312a:	4333      	orrs	r3, r6
 800312c:	62eb      	str	r3, [r5, #44]	; 0x2c
 800312e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003130:	4033      	ands	r3, r6
 8003132:	9303      	str	r3, [sp, #12]
 8003134:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003136:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8003138:	4313      	orrs	r3, r2
 800313a:	62eb      	str	r3, [r5, #44]	; 0x2c
 800313c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800313e:	4013      	ands	r3, r2
 8003140:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin|WISOL_WKP_Pin|WISOL_RST_Pin, GPIO_PIN_SET);
 8003142:	0032      	movs	r2, r6
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003144:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, GPRS_RST_Pin|WISOL_WKP_Pin|WISOL_RST_Pin, GPIO_PIN_SET);
 8003146:	f7fe f92d 	bl	80013a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_LED_Pin|EN_US_Pin|EN_GPRS_Pin|EN_GPS_Pin 
 800314a:	219f      	movs	r1, #159	; 0x9f
 800314c:	20a0      	movs	r0, #160	; 0xa0
 800314e:	2200      	movs	r2, #0
 8003150:	0209      	lsls	r1, r1, #8
 8003152:	05c0      	lsls	r0, r0, #23
 8003154:	f7fe f926 	bl	80013a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPRS_PWR_ON_GPIO_Port, GPRS_PWR_ON_Pin, GPIO_PIN_RESET);
 8003158:	2200      	movs	r2, #0
 800315a:	2120      	movs	r1, #32
 800315c:	488f      	ldr	r0, [pc, #572]	; (800339c <main+0x2b8>)
 800315e:	f7fe f921 	bl	80013a4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
 8003162:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);
 8003164:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
 8003166:	019b      	lsls	r3, r3, #6
  HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);
 8003168:	488e      	ldr	r0, [pc, #568]	; (80033a4 <main+0x2c0>)
  GPIO_InitStruct.Pin = WISOL_LED_CPU_Pin;
 800316a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800316c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800316e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(WISOL_LED_CPU_GPIO_Port, &GPIO_InitStruct);
 8003170:	f7fd ffe2 	bl	8001138 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003174:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003176:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003178:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800317a:	488a      	ldr	r0, [pc, #552]	; (80033a4 <main+0x2c0>)
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800317c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800317e:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003180:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003182:	f7fd ffd9 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003186:	a905      	add	r1, sp, #20
 8003188:	4887      	ldr	r0, [pc, #540]	; (80033a8 <main+0x2c4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800318a:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800318c:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800318e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003190:	f7fd ffd2 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pins : HC_SR04_TRG_Pin HC_SR04_PULSE_Pin */
  GPIO_InitStruct.Pin = HC_SR04_TRG_Pin|HC_SR04_PULSE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003194:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = HC_SR04_TRG_Pin|HC_SR04_PULSE_Pin;
 8003196:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003198:	a905      	add	r1, sp, #20
 800319a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = HC_SR04_TRG_Pin|HC_SR04_PULSE_Pin;
 800319c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800319e:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031a2:	f7fd ffc9 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_INT1_XL_Pin EXT_INT_MAG_Pin GPS_EXTI_Pin GPS_TIMEPULSE_Pin */
  GPIO_InitStruct.Pin = EXT_INT1_XL_Pin|EXT_INT_MAG_Pin|GPS_EXTI_Pin|GPS_TIMEPULSE_Pin;
 80031a6:	4b81      	ldr	r3, [pc, #516]	; (80033ac <main+0x2c8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031a8:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = EXT_INT1_XL_Pin|EXT_INT_MAG_Pin|GPS_EXTI_Pin|GPS_TIMEPULSE_Pin;
 80031aa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031ac:	4b80      	ldr	r3, [pc, #512]	; (80033b0 <main+0x2cc>)
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ae:	487b      	ldr	r0, [pc, #492]	; (800339c <main+0x2b8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80031b0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031b4:	f7fd ffc0 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPRS_RST_Pin */
  GPIO_InitStruct.Pin = GPRS_RST_Pin;
 80031b8:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPRS_RST_GPIO_Port, &GPIO_InitStruct);
 80031ba:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPRS_RST_Pin;
 80031bc:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPRS_RST_GPIO_Port, &GPIO_InitStruct);
 80031be:	4877      	ldr	r0, [pc, #476]	; (800339c <main+0x2b8>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80031c0:	330d      	adds	r3, #13
 80031c2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031c4:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPRS_RST_GPIO_Port, &GPIO_InitStruct);
 80031c8:	f7fd ffb6 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pins : WISOL_WKP_Pin WISOL_RST_Pin GPRS_PWR_ON_Pin */
  GPIO_InitStruct.Pin = WISOL_WKP_Pin|WISOL_RST_Pin|GPRS_PWR_ON_Pin;
 80031cc:	4b79      	ldr	r3, [pc, #484]	; (80033b4 <main+0x2d0>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ce:	a905      	add	r1, sp, #20
 80031d0:	4872      	ldr	r0, [pc, #456]	; (800339c <main+0x2b8>)
  GPIO_InitStruct.Pin = WISOL_WKP_Pin|WISOL_RST_Pin|GPRS_PWR_ON_Pin;
 80031d2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d4:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d6:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031da:	f7fd ffad 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_LED_Pin */
  GPIO_InitStruct.Pin = GPIO_LED_Pin;
 80031de:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 80031e0:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = GPIO_LED_Pin;
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 80031e6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80031e8:	3bfe      	subs	r3, #254	; 0xfe
  HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 80031ea:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ec:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80031ee:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031f0:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 80031f2:	f7fd ffa1 	bl	8001138 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_US_Pin EN_GPRS_Pin EN_GPS_Pin EN_BLE_Pin 
                           EN_SFOX_Pin */
  GPIO_InitStruct.Pin = EN_US_Pin|EN_GPRS_Pin|EN_GPS_Pin|EN_BLE_Pin 
 80031f6:	239e      	movs	r3, #158	; 0x9e
                          |EN_SFOX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031f8:	20a0      	movs	r0, #160	; 0xa0
  GPIO_InitStruct.Pin = EN_US_Pin|EN_GPRS_Pin|EN_GPS_Pin|EN_BLE_Pin 
 80031fa:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031fc:	a905      	add	r1, sp, #20
 80031fe:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = EN_US_Pin|EN_GPRS_Pin|EN_GPS_Pin|EN_BLE_Pin 
 8003200:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003202:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003204:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003206:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003208:	f7fd ff96 	bl	8001138 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800320c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800320e:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003210:	4333      	orrs	r3, r6
 8003212:	632b      	str	r3, [r5, #48]	; 0x30
 8003214:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003216:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003218:	4033      	ands	r3, r6
 800321a:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800321c:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 800321e:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003220:	f7fd fda0 	bl	8000d64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003224:	2009      	movs	r0, #9
 8003226:	f7fd fdd7 	bl	8000dd8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800322a:	0022      	movs	r2, r4
 800322c:	0021      	movs	r1, r4
 800322e:	200a      	movs	r0, #10
 8003230:	f7fd fd98 	bl	8000d64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003234:	200a      	movs	r0, #10
 8003236:	f7fd fdcf 	bl	8000dd8 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 800323a:	2208      	movs	r2, #8
 800323c:	0021      	movs	r1, r4
 800323e:	a805      	add	r0, sp, #20
 8003240:	f000 fdf4 	bl	8003e2c <memset>
  hadc.Instance = ADC1;
 8003244:	4d5c      	ldr	r5, [pc, #368]	; (80033b8 <main+0x2d4>)
 8003246:	4b5d      	ldr	r3, [pc, #372]	; (80033bc <main+0x2d8>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003248:	0028      	movs	r0, r5
  hadc.Instance = ADC1;
 800324a:	602b      	str	r3, [r5, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800324c:	23c0      	movs	r3, #192	; 0xc0
 800324e:	061b      	lsls	r3, r3, #24
 8003250:	606b      	str	r3, [r5, #4]
  hadc.Init.ContinuousConvMode = DISABLE;
 8003252:	19ab      	adds	r3, r5, r6
 8003254:	77dc      	strb	r4, [r3, #31]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003256:	1cab      	adds	r3, r5, #2
 8003258:	77dc      	strb	r4, [r3, #31]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800325a:	23c2      	movs	r3, #194	; 0xc2
 800325c:	33ff      	adds	r3, #255	; 0xff
 800325e:	626b      	str	r3, [r5, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003260:	002b      	movs	r3, r5
 8003262:	332c      	adds	r3, #44	; 0x2c
 8003264:	701c      	strb	r4, [r3, #0]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003266:	2304      	movs	r3, #4
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003268:	612e      	str	r6, [r5, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800326a:	616b      	str	r3, [r5, #20]
  hadc.Init.OversamplingMode = DISABLE;
 800326c:	63ec      	str	r4, [r5, #60]	; 0x3c
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800326e:	60ac      	str	r4, [r5, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003270:	63ac      	str	r4, [r5, #56]	; 0x38
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003272:	60ec      	str	r4, [r5, #12]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003274:	62ac      	str	r4, [r5, #40]	; 0x28
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003276:	632c      	str	r4, [r5, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8003278:	61ac      	str	r4, [r5, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 800327a:	636c      	str	r4, [r5, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800327c:	61ec      	str	r4, [r5, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800327e:	f7fd f997 	bl	80005b0 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_4;
 8003282:	4b4f      	ldr	r3, [pc, #316]	; (80033c0 <main+0x2dc>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003284:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_4;
 8003286:	9305      	str	r3, [sp, #20]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003288:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800328a:	0028      	movs	r0, r5
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800328c:	015b      	lsls	r3, r3, #5
 800328e:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003290:	f7fd fc9c 	bl	8000bcc <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_5;
 8003294:	4b4b      	ldr	r3, [pc, #300]	; (80033c4 <main+0x2e0>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003296:	a905      	add	r1, sp, #20
 8003298:	0028      	movs	r0, r5
  sConfig.Channel = ADC_CHANNEL_5;
 800329a:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800329c:	f7fd fc96 	bl	8000bcc <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80032a0:	4b49      	ldr	r3, [pc, #292]	; (80033c8 <main+0x2e4>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80032a2:	a905      	add	r1, sp, #20
 80032a4:	0028      	movs	r0, r5
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80032a6:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80032a8:	f7fd fc90 	bl	8000bcc <HAL_ADC_ConfigChannel>
	HAL_ADC_Start_DMA(&hadc, value, 3);
 80032ac:	003a      	movs	r2, r7
 80032ae:	4947      	ldr	r1, [pc, #284]	; (80033cc <main+0x2e8>)
 80032b0:	0028      	movs	r0, r5
 80032b2:	f7fd fb4d 	bl	8000950 <HAL_ADC_Start_DMA>
  hi2c1.Instance = I2C1;
 80032b6:	4d46      	ldr	r5, [pc, #280]	; (80033d0 <main+0x2ec>)
 80032b8:	4b46      	ldr	r3, [pc, #280]	; (80033d4 <main+0x2f0>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80032ba:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 80032bc:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x00000708;
 80032be:	23e1      	movs	r3, #225	; 0xe1
 80032c0:	00db      	lsls	r3, r3, #3
 80032c2:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80032c4:	60ee      	str	r6, [r5, #12]
  hi2c1.Init.OwnAddress1 = 0;
 80032c6:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80032c8:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80032ca:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80032cc:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032ce:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032d0:	622c      	str	r4, [r5, #32]
  hlpuart1.Init.BaudRate = 9600;
 80032d2:	2696      	movs	r6, #150	; 0x96
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80032d4:	f7fe f8a8 	bl	8001428 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80032d8:	0021      	movs	r1, r4
 80032da:	0028      	movs	r0, r5
 80032dc:	f7fe f954 	bl	8001588 <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80032e0:	0028      	movs	r0, r5
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80032e2:	250c      	movs	r5, #12
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80032e4:	0021      	movs	r1, r4
 80032e6:	f7fe f995 	bl	8001614 <HAL_I2CEx_ConfigDigitalFilter>
  hlpuart1.Instance = LPUART1;
 80032ea:	483b      	ldr	r0, [pc, #236]	; (80033d8 <main+0x2f4>)
 80032ec:	4b3b      	ldr	r3, [pc, #236]	; (80033dc <main+0x2f8>)
  hlpuart1.Init.BaudRate = 9600;
 80032ee:	01b6      	lsls	r6, r6, #6
  hlpuart1.Instance = LPUART1;
 80032f0:	6003      	str	r3, [r0, #0]
  hlpuart1.Init.BaudRate = 9600;
 80032f2:	6046      	str	r6, [r0, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80032f4:	6084      	str	r4, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80032f6:	60c4      	str	r4, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80032f8:	6104      	str	r4, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80032fa:	6145      	str	r5, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032fc:	6184      	str	r4, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032fe:	6204      	str	r4, [r0, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003300:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003302:	f7ff fd07 	bl	8002d14 <HAL_UART_Init>
  huart1.Instance = USART1;
 8003306:	4836      	ldr	r0, [pc, #216]	; (80033e0 <main+0x2fc>)
 8003308:	4b36      	ldr	r3, [pc, #216]	; (80033e4 <main+0x300>)
  huart1.Init.BaudRate = 9600;
 800330a:	6046      	str	r6, [r0, #4]
  huart1.Instance = USART1;
 800330c:	6003      	str	r3, [r0, #0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800330e:	6084      	str	r4, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003310:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003312:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003314:	6145      	str	r5, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003316:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003318:	61c4      	str	r4, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800331a:	6204      	str	r4, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800331c:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800331e:	f7ff fcf9 	bl	8002d14 <HAL_UART_Init>
  huart2.Instance = USART2;
 8003322:	4831      	ldr	r0, [pc, #196]	; (80033e8 <main+0x304>)
 8003324:	4b31      	ldr	r3, [pc, #196]	; (80033ec <main+0x308>)
  huart2.Init.BaudRate = 9600;
 8003326:	6046      	str	r6, [r0, #4]
  huart2.Instance = USART2;
 8003328:	6003      	str	r3, [r0, #0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800332a:	6084      	str	r4, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800332c:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800332e:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003330:	6145      	str	r5, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003332:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003334:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003336:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003338:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800333a:	f7ff fceb 	bl	8002d14 <HAL_UART_Init>
  huart4.Instance = USART4;
 800333e:	482c      	ldr	r0, [pc, #176]	; (80033f0 <main+0x30c>)
 8003340:	4b2c      	ldr	r3, [pc, #176]	; (80033f4 <main+0x310>)
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003342:	6084      	str	r4, [r0, #8]
  huart4.Instance = USART4;
 8003344:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200 ;
 8003346:	23e1      	movs	r3, #225	; 0xe1
 8003348:	025b      	lsls	r3, r3, #9
 800334a:	6043      	str	r3, [r0, #4]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800334c:	60c4      	str	r4, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800334e:	6104      	str	r4, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003350:	6145      	str	r5, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003352:	6184      	str	r4, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003354:	61c4      	str	r4, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003356:	6204      	str	r4, [r0, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003358:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800335a:	f7ff fcdb 	bl	8002d14 <HAL_UART_Init>
  huart5.Instance = USART5;
 800335e:	4826      	ldr	r0, [pc, #152]	; (80033f8 <main+0x314>)
 8003360:	4b26      	ldr	r3, [pc, #152]	; (80033fc <main+0x318>)
  huart5.Init.BaudRate = 9600;
 8003362:	6046      	str	r6, [r0, #4]
  huart5.Instance = USART5;
 8003364:	6003      	str	r3, [r0, #0]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8003366:	6084      	str	r4, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003368:	60c4      	str	r4, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800336a:	6104      	str	r4, [r0, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800336c:	6145      	str	r5, [r0, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800336e:	6184      	str	r4, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003370:	61c4      	str	r4, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003372:	6204      	str	r4, [r0, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003374:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8003376:	f7ff fccd 	bl	8002d14 <HAL_UART_Init>
	  	fn_power_on_sara();
 800337a:	f000 f891 	bl	80034a0 <fn_power_on_sara>
		fn_start_at_commands_sara();
 800337e:	f000 fa11 	bl	80037a4 <fn_start_at_commands_sara>
		fn_network_activation_sara();
 8003382:	f000 f941 	bl	8003608 <fn_network_activation_sara>
		fn_http_mensage_sara(CONFIG_FRAME);
 8003386:	2001      	movs	r0, #1
 8003388:	f000 fab0 	bl	80038ec <fn_http_mensage_sara>
		fn_power_off_sara();
 800338c:	f000 f9e4 	bl	8003758 <fn_power_off_sara>
		HAL_Delay(60000);
 8003390:	481b      	ldr	r0, [pc, #108]	; (8003400 <main+0x31c>)
 8003392:	f7fd f8af 	bl	80004f4 <HAL_Delay>
 8003396:	e7f0      	b.n	800337a <main+0x296>
 8003398:	40021000 	.word	0x40021000
 800339c:	50000400 	.word	0x50000400
 80033a0:	0000c004 	.word	0x0000c004
 80033a4:	50000800 	.word	0x50000800
 80033a8:	50001c00 	.word	0x50001c00
 80033ac:	00003003 	.word	0x00003003
 80033b0:	10110000 	.word	0x10110000
 80033b4:	0000c020 	.word	0x0000c020
 80033b8:	200007d8 	.word	0x200007d8
 80033bc:	40012400 	.word	0x40012400
 80033c0:	10000010 	.word	0x10000010
 80033c4:	14000020 	.word	0x14000020
 80033c8:	48040000 	.word	0x48040000
 80033cc:	200005a8 	.word	0x200005a8
 80033d0:	20000634 	.word	0x20000634
 80033d4:	40005400 	.word	0x40005400
 80033d8:	200005b4 	.word	0x200005b4
 80033dc:	40004800 	.word	0x40004800
 80033e0:	20000484 	.word	0x20000484
 80033e4:	40013800 	.word	0x40013800
 80033e8:	20000520 	.word	0x20000520
 80033ec:	40004400 	.word	0x40004400
 80033f0:	200006c8 	.word	0x200006c8
 80033f4:	40004c00 	.word	0x40004c00
 80033f8:	200001c4 	.word	0x200001c4
 80033fc:	40005000 	.word	0x40005000
 8003400:	0000ea60 	.word	0x0000ea60

08003404 <blink>:

}

/* USER CODE BEGIN 4 */

void blink(uint8_t times) {
 8003404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (int var = 0; var < times; ++var) {
		LED_ON
 8003406:	2580      	movs	r5, #128	; 0x80
 8003408:	26a0      	movs	r6, #160	; 0xa0
void blink(uint8_t times) {
 800340a:	0007      	movs	r7, r0
	for (int var = 0; var < times; ++var) {
 800340c:	2400      	movs	r4, #0
		LED_ON
 800340e:	006d      	lsls	r5, r5, #1
 8003410:	05f6      	lsls	r6, r6, #23
	for (int var = 0; var < times; ++var) {
 8003412:	42bc      	cmp	r4, r7
 8003414:	db00      	blt.n	8003418 <blink+0x14>
		HAL_Delay(25);
		LED_OFF
		HAL_Delay(25);
	}

}
 8003416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		LED_ON
 8003418:	2200      	movs	r2, #0
 800341a:	0029      	movs	r1, r5
 800341c:	0030      	movs	r0, r6
 800341e:	f7fd ffc1 	bl	80013a4 <HAL_GPIO_WritePin>
		HAL_Delay(25);
 8003422:	2019      	movs	r0, #25
 8003424:	f7fd f866 	bl	80004f4 <HAL_Delay>
		LED_OFF
 8003428:	2201      	movs	r2, #1
 800342a:	0029      	movs	r1, r5
 800342c:	0030      	movs	r0, r6
 800342e:	f7fd ffb9 	bl	80013a4 <HAL_GPIO_WritePin>
		HAL_Delay(25);
 8003432:	2019      	movs	r0, #25
 8003434:	f7fd f85e 	bl	80004f4 <HAL_Delay>
	for (int var = 0; var < times; ++var) {
 8003438:	3401      	adds	r4, #1
 800343a:	e7ea      	b.n	8003412 <blink+0xe>

0800343c <fn_fprint>:

void fn_fprint(char *data) {
 800343c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800343e:	af00      	add	r7, sp, #0
 8003440:	0005      	movs	r5, r0
	int tamanho = strlen(data);
 8003442:	f7fc fe61 	bl	8000108 <strlen>
	char new_command[tamanho];
 8003446:	466a      	mov	r2, sp
 8003448:	1dc3      	adds	r3, r0, #7
 800344a:	08db      	lsrs	r3, r3, #3
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	469d      	mov	sp, r3
	strcpy(new_command, data);
 8003452:	0029      	movs	r1, r5
	int tamanho = strlen(data);
 8003454:	0004      	movs	r4, r0
	strcpy(new_command, data);
 8003456:	4668      	mov	r0, sp
 8003458:	f000 fcfd 	bl	8003e56 <strcpy>
 800345c:	466e      	mov	r6, sp
	char new_com[1]; // (uint8_t*)new_command;
	for (int var = 0; var < tamanho; ++var) {
 800345e:	466d      	mov	r5, sp
 8003460:	1bab      	subs	r3, r5, r6
 8003462:	429c      	cmp	r4, r3
 8003464:	dc01      	bgt.n	800346a <fn_fprint+0x2e>
		new_com[0] = new_command[var];
		HAL_UART_Transmit(&hlpuart1, (uint8_t*) new_com, 1, 10);
	}
}
 8003466:	46bd      	mov	sp, r7
 8003468:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		new_com[0] = new_command[var];
 800346a:	782b      	ldrb	r3, [r5, #0]
		HAL_UART_Transmit(&hlpuart1, (uint8_t*) new_com, 1, 10);
 800346c:	2201      	movs	r2, #1
		new_com[0] = new_command[var];
 800346e:	713b      	strb	r3, [r7, #4]
		HAL_UART_Transmit(&hlpuart1, (uint8_t*) new_com, 1, 10);
 8003470:	1d39      	adds	r1, r7, #4
 8003472:	230a      	movs	r3, #10
 8003474:	4802      	ldr	r0, [pc, #8]	; (8003480 <fn_fprint+0x44>)
 8003476:	f7ff fbb3 	bl	8002be0 <HAL_UART_Transmit>
 800347a:	3501      	adds	r5, #1
 800347c:	e7f0      	b.n	8003460 <fn_fprint+0x24>
 800347e:	46c0      	nop			; (mov r8, r8)
 8003480:	200005b4 	.word	0x200005b4

08003484 <HAL_UART_TxCpltCallback>:
 8003484:	2201      	movs	r2, #1
 8003486:	4b01      	ldr	r3, [pc, #4]	; (800348c <HAL_UART_TxCpltCallback+0x8>)
 8003488:	701a      	strb	r2, [r3, #0]
 800348a:	4770      	bx	lr
 800348c:	200001c1 	.word	0x200001c1

08003490 <HAL_UART_RxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
	UartReady = SET;
}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
	UartReady = SET;
 8003490:	2201      	movs	r2, #1
 8003492:	4b01      	ldr	r3, [pc, #4]	; (8003498 <HAL_UART_RxCpltCallback+0x8>)
 8003494:	701a      	strb	r2, [r3, #0]
}
 8003496:	4770      	bx	lr
 8003498:	200001c1 	.word	0x200001c1

0800349c <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800349c:	4770      	bx	lr

0800349e <assert_failed>:
{ 
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800349e:	4770      	bx	lr

080034a0 <fn_power_on_sara>:
 *      Author: oscar
 */

#include "saraG450.h"

void fn_power_on_sara(void) { //to power on call this
 80034a0:	b510      	push	{r4, lr}
	fn_fprint("\r\nPOWER ON SARA MODULE\r\n");
 80034a2:	4811      	ldr	r0, [pc, #68]	; (80034e8 <fn_power_on_sara+0x48>)
 80034a4:	f7ff ffca 	bl	800343c <fn_fprint>
	GPRS_ON
 80034a8:	2180      	movs	r1, #128	; 0x80
 80034aa:	20a0      	movs	r0, #160	; 0xa0
 80034ac:	2201      	movs	r2, #1
 80034ae:	00c9      	lsls	r1, r1, #3
 80034b0:	05c0      	lsls	r0, r0, #23
 80034b2:	f7fd ff77 	bl	80013a4 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 80034b6:	20fa      	movs	r0, #250	; 0xfa
	GPRS_RESET_OFF
 80034b8:	4c0c      	ldr	r4, [pc, #48]	; (80034ec <fn_power_on_sara+0x4c>)
	HAL_Delay(1000);
 80034ba:	0080      	lsls	r0, r0, #2
 80034bc:	f7fd f81a 	bl	80004f4 <HAL_Delay>
	GPRS_RESET_OFF
 80034c0:	2201      	movs	r2, #1
 80034c2:	2104      	movs	r1, #4
 80034c4:	0020      	movs	r0, r4
 80034c6:	f7fd ff6d 	bl	80013a4 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 80034ca:	4809      	ldr	r0, [pc, #36]	; (80034f0 <fn_power_on_sara+0x50>)
 80034cc:	f7fd f812 	bl	80004f4 <HAL_Delay>
	GPRS_PWR_ON
 80034d0:	2201      	movs	r2, #1
 80034d2:	2120      	movs	r1, #32
 80034d4:	0020      	movs	r0, r4
 80034d6:	f7fd ff65 	bl	80013a4 <HAL_GPIO_WritePin>
	HAL_Delay(10000);
 80034da:	4806      	ldr	r0, [pc, #24]	; (80034f4 <fn_power_on_sara+0x54>)
 80034dc:	f7fd f80a 	bl	80004f4 <HAL_Delay>
	fn_fprint("SARA MUDULE RUN\r\n");
 80034e0:	4805      	ldr	r0, [pc, #20]	; (80034f8 <fn_power_on_sara+0x58>)
 80034e2:	f7ff ffab 	bl	800343c <fn_fprint>
}
 80034e6:	bd10      	pop	{r4, pc}
 80034e8:	080042d5 	.word	0x080042d5
 80034ec:	50000400 	.word	0x50000400
 80034f0:	00000bb8 	.word	0x00000bb8
 80034f4:	00002710 	.word	0x00002710
 80034f8:	080042ee 	.word	0x080042ee

080034fc <fn_at_command_sara>:
/*
 * int fn_at_command_sara(char* at_command, int msDelay)
 * function send at command and counter millisecond delay (enter values)
 * Return 0 if the at command don't return OK and 1 if return OK
 */
int fn_at_command_sara(char* at_command, unsigned int msDelay) {
 80034fc:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80034fe:	b0ff      	sub	sp, #508	; 0x1fc
 8003500:	af00      	add	r7, sp, #0
 8003502:	0006      	movs	r6, r0
 8003504:	6039      	str	r1, [r7, #0]
	int return_flag = 0;
	int size_at_command = strlen(at_command);
 8003506:	f7fc fdff 	bl	8000108 <strlen>
	size_at_command += 3;
	char new_command[size_at_command];
 800350a:	466b      	mov	r3, sp
	size_at_command += 3;
 800350c:	1cc5      	adds	r5, r0, #3
	char new_command[size_at_command];
 800350e:	300a      	adds	r0, #10
 8003510:	08c0      	lsrs	r0, r0, #3
 8003512:	00c0      	lsls	r0, r0, #3
 8003514:	1a1b      	subs	r3, r3, r0
 8003516:	469d      	mov	sp, r3
	char GSMreceiver[BYTES_TO_RECEIVER] = { 0 };
 8003518:	230c      	movs	r3, #12
 800351a:	22fa      	movs	r2, #250	; 0xfa
 800351c:	18fc      	adds	r4, r7, r3
 800351e:	0052      	lsls	r2, r2, #1
 8003520:	2100      	movs	r1, #0
 8003522:	0020      	movs	r0, r4
 8003524:	f000 fc82 	bl	8003e2c <memset>
	memset(responce_sara, 0, BYTES_TO_RECEIVER);
 8003528:	22fa      	movs	r2, #250	; 0xfa
 800352a:	2100      	movs	r1, #0
 800352c:	0052      	lsls	r2, r2, #1
 800352e:	4832      	ldr	r0, [pc, #200]	; (80035f8 <fn_at_command_sara+0xfc>)
 8003530:	f000 fc7c 	bl	8003e2c <memset>

	strcpy(new_command, at_command);
 8003534:	0031      	movs	r1, r6
 8003536:	4668      	mov	r0, sp
 8003538:	f000 fc8d 	bl	8003e56 <strcpy>
	strcat(new_command, "\r\n\0");
 800353c:	492f      	ldr	r1, [pc, #188]	; (80035fc <fn_at_command_sara+0x100>)
 800353e:	4668      	mov	r0, sp
 8003540:	f000 fc7c 	bl	8003e3c <strcat>
	//uint8_t* new_com = (uint8_t*) new_command;
	HAL_UART_Transmit_DMA(&huart5, (uint8_t*) &new_command, size_at_command);
 8003544:	b2aa      	uxth	r2, r5
 8003546:	4d2e      	ldr	r5, [pc, #184]	; (8003600 <fn_at_command_sara+0x104>)
 8003548:	4669      	mov	r1, sp
 800354a:	0028      	movs	r0, r5
 800354c:	f7fe fedc 	bl	8002308 <HAL_UART_Transmit_DMA>
	while (UartReady != SET) {
 8003550:	4b2c      	ldr	r3, [pc, #176]	; (8003604 <fn_at_command_sara+0x108>)
 8003552:	781e      	ldrb	r6, [r3, #0]
 8003554:	b2f2      	uxtb	r2, r6
 8003556:	607a      	str	r2, [r7, #4]
 8003558:	2a01      	cmp	r2, #1
 800355a:	d1fa      	bne.n	8003552 <fn_at_command_sara+0x56>
	}
	UartReady = RESET;
 800355c:	2600      	movs	r6, #0

	HAL_UART_Receive_DMA(&huart5, (uint8_t*) &GSMreceiver,
 800355e:	32f4      	adds	r2, #244	; 0xf4
 8003560:	32ff      	adds	r2, #255	; 0xff
 8003562:	0021      	movs	r1, r4
 8003564:	0028      	movs	r0, r5
	UartReady = RESET;
 8003566:	701e      	strb	r6, [r3, #0]
	HAL_UART_Receive_DMA(&huart5, (uint8_t*) &GSMreceiver,
 8003568:	f7fe ff1c 	bl	80023a4 <HAL_UART_Receive_DMA>
	BYTES_TO_RECEIVER);
	LED_ON
 800356c:	2180      	movs	r1, #128	; 0x80
 800356e:	20a0      	movs	r0, #160	; 0xa0
 8003570:	0032      	movs	r2, r6
 8003572:	0049      	lsls	r1, r1, #1
 8003574:	05c0      	lsls	r0, r0, #23
 8003576:	f7fd ff15 	bl	80013a4 <HAL_GPIO_WritePin>
	HAL_Delay(msDelay);
 800357a:	6838      	ldr	r0, [r7, #0]
 800357c:	f7fc ffba 	bl	80004f4 <HAL_Delay>
	LED_OFF
 8003580:	2180      	movs	r1, #128	; 0x80
 8003582:	20a0      	movs	r0, #160	; 0xa0
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	05c0      	lsls	r0, r0, #23
 8003588:	0049      	lsls	r1, r1, #1
 800358a:	f7fd ff0b 	bl	80013a4 <HAL_GPIO_WritePin>
	huart5.pRxBuffPtr = (uint8_t*) &GSMreceiver;
	huart5.RxXferCount = 0;

	int size_response_uart = 0;

	for (int var = 0; var < BYTES_TO_RECEIVER; var++) {
 800358e:	20fa      	movs	r0, #250	; 0xfa
 8003590:	0032      	movs	r2, r6
	int size_response_uart = 0;
 8003592:	0033      	movs	r3, r6
	huart5.pRxBuffPtr = (uint8_t*) &GSMreceiver;
 8003594:	656c      	str	r4, [r5, #84]	; 0x54
	huart5.RxXferCount = 0;
 8003596:	355a      	adds	r5, #90	; 0x5a
 8003598:	802e      	strh	r6, [r5, #0]
	for (int var = 0; var < BYTES_TO_RECEIVER; var++) {
 800359a:	0040      	lsls	r0, r0, #1
		if (GSMreceiver[var] != 0 && GSMreceiver[var] < 128) {
 800359c:	56a5      	ldrsb	r5, [r4, r2]
	for (int var = 0; var < BYTES_TO_RECEIVER; var++) {
 800359e:	3201      	adds	r2, #1
			++size_response_uart;
 80035a0:	17e9      	asrs	r1, r5, #31
 80035a2:	1b49      	subs	r1, r1, r5
 80035a4:	0fc9      	lsrs	r1, r1, #31
 80035a6:	185b      	adds	r3, r3, r1
	for (int var = 0; var < BYTES_TO_RECEIVER; var++) {
 80035a8:	4282      	cmp	r2, r0
 80035aa:	d1f7      	bne.n	800359c <fn_at_command_sara+0xa0>
		}
	}
	char sendResponse[size_response_uart];
 80035ac:	466a      	mov	r2, sp
 80035ae:	3307      	adds	r3, #7
 80035b0:	08db      	lsrs	r3, r3, #3
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	469d      	mov	sp, r3
		if (GSMreceiver[var] != 0 && GSMreceiver[var] < 128) {
			sendResponse[counter_size] = GSMreceiver[var];
			responce_sara[counter_size] = GSMreceiver[var];
			++counter_size;
			if (GSMreceiver[var - 1] == 79 && GSMreceiver[var] == 75) {
				return_flag = 1;
 80035b8:	2101      	movs	r1, #1
	for (int var = 0; var < BYTES_TO_RECEIVER; var++) {
 80035ba:	2300      	movs	r3, #0
	char sendResponse[size_response_uart];
 80035bc:	4668      	mov	r0, sp
	int counter_size = 0;
 80035be:	001a      	movs	r2, r3
	int return_flag = 0;
 80035c0:	001d      	movs	r5, r3
				return_flag = 1;
 80035c2:	468c      	mov	ip, r1
		if (GSMreceiver[var] != 0 && GSMreceiver[var] < 128) {
 80035c4:	5ce1      	ldrb	r1, [r4, r3]
 80035c6:	b24e      	sxtb	r6, r1
 80035c8:	2e00      	cmp	r6, #0
 80035ca:	dd0a      	ble.n	80035e2 <fn_at_command_sara+0xe6>
			responce_sara[counter_size] = GSMreceiver[var];
 80035cc:	4e0a      	ldr	r6, [pc, #40]	; (80035f8 <fn_at_command_sara+0xfc>)
			sendResponse[counter_size] = GSMreceiver[var];
 80035ce:	5481      	strb	r1, [r0, r2]
			responce_sara[counter_size] = GSMreceiver[var];
 80035d0:	54b1      	strb	r1, [r6, r2]
			if (GSMreceiver[var - 1] == 79 && GSMreceiver[var] == 75) {
 80035d2:	1e5e      	subs	r6, r3, #1
 80035d4:	5da6      	ldrb	r6, [r4, r6]
			++counter_size;
 80035d6:	3201      	adds	r2, #1
			if (GSMreceiver[var - 1] == 79 && GSMreceiver[var] == 75) {
 80035d8:	2e4f      	cmp	r6, #79	; 0x4f
 80035da:	d102      	bne.n	80035e2 <fn_at_command_sara+0xe6>
 80035dc:	294b      	cmp	r1, #75	; 0x4b
 80035de:	d100      	bne.n	80035e2 <fn_at_command_sara+0xe6>
				return_flag = 1;
 80035e0:	4665      	mov	r5, ip
	for (int var = 0; var < BYTES_TO_RECEIVER; var++) {
 80035e2:	21fa      	movs	r1, #250	; 0xfa
 80035e4:	3301      	adds	r3, #1
 80035e6:	0049      	lsls	r1, r1, #1
 80035e8:	428b      	cmp	r3, r1
 80035ea:	d1eb      	bne.n	80035c4 <fn_at_command_sara+0xc8>
			}
		}
	}
	//HAL_UART_Transmit_IT(&hlpuart1, (uint8_t*) sendResponse,size_response_uart);
	fn_fprint(sendResponse);
 80035ec:	f7ff ff26 	bl	800343c <fn_fprint>

	return return_flag;
}
 80035f0:	0028      	movs	r0, r5
 80035f2:	46bd      	mov	sp, r7
 80035f4:	b07f      	add	sp, #508	; 0x1fc
 80035f6:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}
 80035f8:	2000026c 	.word	0x2000026c
 80035fc:	08003e80 	.word	0x08003e80
 8003600:	200001c4 	.word	0x200001c4
 8003604:	200001c1 	.word	0x200001c1

08003608 <fn_network_activation_sara>:
	fn_at_command_sara("AT+CGATT?", 300);
 8003608:	2196      	movs	r1, #150	; 0x96
void fn_network_activation_sara(void) {	//call ever time you reset the module
 800360a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	fn_at_command_sara("AT+CGATT?", 300);
 800360c:	0049      	lsls	r1, r1, #1
 800360e:	483d      	ldr	r0, [pc, #244]	; (8003704 <fn_network_activation_sara+0xfc>)
 8003610:	f7ff ff74 	bl	80034fc <fn_at_command_sara>
	if (!find_word(responce_sara, "+CGATT:1")) {
 8003614:	4e3c      	ldr	r6, [pc, #240]	; (8003708 <fn_network_activation_sara+0x100>)
 8003616:	4c3d      	ldr	r4, [pc, #244]	; (800370c <fn_network_activation_sara+0x104>)
 8003618:	0031      	movs	r1, r6
 800361a:	0020      	movs	r0, r4
 800361c:	f7ff fd00 	bl	8003020 <find_word>
 8003620:	2800      	cmp	r0, #0
 8003622:	d01c      	beq.n	800365e <fn_network_activation_sara+0x56>
	fn_at_command_sara("AT+COPS?", 300);
 8003624:	2196      	movs	r1, #150	; 0x96
 8003626:	483a      	ldr	r0, [pc, #232]	; (8003710 <fn_network_activation_sara+0x108>)
 8003628:	0049      	lsls	r1, r1, #1
 800362a:	f7ff ff67 	bl	80034fc <fn_at_command_sara>
	if (find_word(responce_sara, "VIVO")) {
 800362e:	4939      	ldr	r1, [pc, #228]	; (8003714 <fn_network_activation_sara+0x10c>)
 8003630:	0020      	movs	r0, r4
 8003632:	f7ff fcf5 	bl	8003020 <find_word>
 8003636:	2800      	cmp	r0, #0
 8003638:	d125      	bne.n	8003686 <fn_network_activation_sara+0x7e>
	} else if (find_word(responce_sara, "TIM")) {
 800363a:	4937      	ldr	r1, [pc, #220]	; (8003718 <fn_network_activation_sara+0x110>)
 800363c:	0020      	movs	r0, r4
 800363e:	f7ff fcef 	bl	8003020 <find_word>
 8003642:	2800      	cmp	r0, #0
 8003644:	d039      	beq.n	80036ba <fn_network_activation_sara+0xb2>
		fn_at_command_sara("AT+UPSDA=2,3", 2000);
 8003646:	21fa      	movs	r1, #250	; 0xfa
		e_operador_select = TIM;
 8003648:	2202      	movs	r2, #2
 800364a:	4b34      	ldr	r3, [pc, #208]	; (800371c <fn_network_activation_sara+0x114>)
		fn_at_command_sara("AT+UPSDA=2,3", 2000);
 800364c:	00c9      	lsls	r1, r1, #3
 800364e:	4834      	ldr	r0, [pc, #208]	; (8003720 <fn_network_activation_sara+0x118>)
		e_operador_select = TIM;
 8003650:	701a      	strb	r2, [r3, #0]
		fn_at_command_sara("AT+UPSDA=2,3", 2000);
 8003652:	f7ff ff53 	bl	80034fc <fn_at_command_sara>
		fn_at_command_sara("AT+UPSND=2,0", 2000);
 8003656:	21fa      	movs	r1, #250	; 0xfa
 8003658:	4832      	ldr	r0, [pc, #200]	; (8003724 <fn_network_activation_sara+0x11c>)
 800365a:	00c9      	lsls	r1, r1, #3
 800365c:	e02a      	b.n	80036b4 <fn_network_activation_sara+0xac>
		fn_at_command_sara("AT+CGATT=1", 20000);
 800365e:	4f32      	ldr	r7, [pc, #200]	; (8003728 <fn_network_activation_sara+0x120>)
 8003660:	4932      	ldr	r1, [pc, #200]	; (800372c <fn_network_activation_sara+0x124>)
 8003662:	0038      	movs	r0, r7
 8003664:	f7ff ff4a 	bl	80034fc <fn_at_command_sara>
		while (!find_word(responce_sara, "+CGATT:1") && TimeToScape != 0) {
 8003668:	2504      	movs	r5, #4
 800366a:	0031      	movs	r1, r6
 800366c:	0020      	movs	r0, r4
 800366e:	f7ff fcd7 	bl	8003020 <find_word>
 8003672:	2800      	cmp	r0, #0
 8003674:	d1d6      	bne.n	8003624 <fn_network_activation_sara+0x1c>
 8003676:	3d01      	subs	r5, #1
 8003678:	2d00      	cmp	r5, #0
 800367a:	d0d3      	beq.n	8003624 <fn_network_activation_sara+0x1c>
			fn_at_command_sara("AT+CGATT=1", 5000);
 800367c:	492c      	ldr	r1, [pc, #176]	; (8003730 <fn_network_activation_sara+0x128>)
 800367e:	0038      	movs	r0, r7
 8003680:	f7ff ff3c 	bl	80034fc <fn_at_command_sara>
 8003684:	e7f1      	b.n	800366a <fn_network_activation_sara+0x62>
		fn_at_command_sara("AT+UPSDA=1,3", 2000);
 8003686:	21fa      	movs	r1, #250	; 0xfa
		e_operador_select = VIVO;
 8003688:	2201      	movs	r2, #1
 800368a:	4b24      	ldr	r3, [pc, #144]	; (800371c <fn_network_activation_sara+0x114>)
		fn_at_command_sara("AT+UPSDA=1,3", 2000);
 800368c:	00c9      	lsls	r1, r1, #3
 800368e:	4829      	ldr	r0, [pc, #164]	; (8003734 <fn_network_activation_sara+0x12c>)
		e_operador_select = VIVO;
 8003690:	701a      	strb	r2, [r3, #0]
		fn_at_command_sara("AT+UPSDA=1,3", 2000);
 8003692:	f7ff ff33 	bl	80034fc <fn_at_command_sara>
		fn_at_command_sara("AT+UPSND=1,0", 2000);
 8003696:	21fa      	movs	r1, #250	; 0xfa
 8003698:	4d27      	ldr	r5, [pc, #156]	; (8003738 <fn_network_activation_sara+0x130>)
 800369a:	00c9      	lsls	r1, r1, #3
 800369c:	0028      	movs	r0, r5
 800369e:	f7ff ff2d 	bl	80034fc <fn_at_command_sara>
		if (find_word(responce_sara, "+UPSND: 1,0,\"\"")) {
 80036a2:	4926      	ldr	r1, [pc, #152]	; (800373c <fn_network_activation_sara+0x134>)
 80036a4:	0020      	movs	r0, r4
 80036a6:	f7ff fcbb 	bl	8003020 <find_word>
 80036aa:	2800      	cmp	r0, #0
 80036ac:	d004      	beq.n	80036b8 <fn_network_activation_sara+0xb0>
			fn_at_command_sara("AT+UPSND=1,0", 2000);
 80036ae:	21fa      	movs	r1, #250	; 0xfa
 80036b0:	0028      	movs	r0, r5
 80036b2:	00c9      	lsls	r1, r1, #3
		fn_at_command_sara("AT+UPSND=4,0", 2000);
 80036b4:	f7ff ff22 	bl	80034fc <fn_at_command_sara>
}
 80036b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	} else if (find_word(responce_sara, "CLARO")) {
 80036ba:	4921      	ldr	r1, [pc, #132]	; (8003740 <fn_network_activation_sara+0x138>)
 80036bc:	0020      	movs	r0, r4
 80036be:	f7ff fcaf 	bl	8003020 <find_word>
 80036c2:	2800      	cmp	r0, #0
 80036c4:	d00b      	beq.n	80036de <fn_network_activation_sara+0xd6>
		fn_at_command_sara("AT+UPSDA=3,3", 2000);
 80036c6:	21fa      	movs	r1, #250	; 0xfa
		e_operador_select = CLARO;
 80036c8:	2203      	movs	r2, #3
 80036ca:	4b14      	ldr	r3, [pc, #80]	; (800371c <fn_network_activation_sara+0x114>)
		fn_at_command_sara("AT+UPSDA=3,3", 2000);
 80036cc:	00c9      	lsls	r1, r1, #3
 80036ce:	481d      	ldr	r0, [pc, #116]	; (8003744 <fn_network_activation_sara+0x13c>)
		e_operador_select = CLARO;
 80036d0:	701a      	strb	r2, [r3, #0]
		fn_at_command_sara("AT+UPSDA=3,3", 2000);
 80036d2:	f7ff ff13 	bl	80034fc <fn_at_command_sara>
		fn_at_command_sara("AT+UPSND=3,0", 2000);
 80036d6:	21fa      	movs	r1, #250	; 0xfa
 80036d8:	481b      	ldr	r0, [pc, #108]	; (8003748 <fn_network_activation_sara+0x140>)
 80036da:	00c9      	lsls	r1, r1, #3
 80036dc:	e7ea      	b.n	80036b4 <fn_network_activation_sara+0xac>
	} else if (find_word(responce_sara, "OI")) {
 80036de:	491b      	ldr	r1, [pc, #108]	; (800374c <fn_network_activation_sara+0x144>)
 80036e0:	0020      	movs	r0, r4
 80036e2:	f7ff fc9d 	bl	8003020 <find_word>
 80036e6:	2800      	cmp	r0, #0
 80036e8:	d0e6      	beq.n	80036b8 <fn_network_activation_sara+0xb0>
		fn_at_command_sara("AT+UPSDA=4,3", 2000);
 80036ea:	21fa      	movs	r1, #250	; 0xfa
		e_operador_select = OI;
 80036ec:	2204      	movs	r2, #4
 80036ee:	4b0b      	ldr	r3, [pc, #44]	; (800371c <fn_network_activation_sara+0x114>)
		fn_at_command_sara("AT+UPSDA=4,3", 2000);
 80036f0:	00c9      	lsls	r1, r1, #3
 80036f2:	4817      	ldr	r0, [pc, #92]	; (8003750 <fn_network_activation_sara+0x148>)
		e_operador_select = OI;
 80036f4:	701a      	strb	r2, [r3, #0]
		fn_at_command_sara("AT+UPSDA=4,3", 2000);
 80036f6:	f7ff ff01 	bl	80034fc <fn_at_command_sara>
		fn_at_command_sara("AT+UPSND=4,0", 2000);
 80036fa:	21fa      	movs	r1, #250	; 0xfa
 80036fc:	4815      	ldr	r0, [pc, #84]	; (8003754 <fn_network_activation_sara+0x14c>)
 80036fe:	00c9      	lsls	r1, r1, #3
 8003700:	e7d8      	b.n	80036b4 <fn_network_activation_sara+0xac>
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	080041ed 	.word	0x080041ed
 8003708:	080041f7 	.word	0x080041f7
 800370c:	2000026c 	.word	0x2000026c
 8003710:	08004200 	.word	0x08004200
 8003714:	08004209 	.word	0x08004209
 8003718:	08004242 	.word	0x08004242
 800371c:	20000044 	.word	0x20000044
 8003720:	08004246 	.word	0x08004246
 8003724:	08004253 	.word	0x08004253
 8003728:	0800420e 	.word	0x0800420e
 800372c:	00004e20 	.word	0x00004e20
 8003730:	00001388 	.word	0x00001388
 8003734:	08004219 	.word	0x08004219
 8003738:	08004226 	.word	0x08004226
 800373c:	08004233 	.word	0x08004233
 8003740:	08004260 	.word	0x08004260
 8003744:	08004266 	.word	0x08004266
 8003748:	08004273 	.word	0x08004273
 800374c:	08004280 	.word	0x08004280
 8003750:	08004283 	.word	0x08004283
 8003754:	08004290 	.word	0x08004290

08003758 <fn_power_off_sara>:
void fn_power_off_sara(void) {	//to power off call this
 8003758:	b510      	push	{r4, lr}
	fn_fprint("\r\nSARA MODULE SWITCH OFF\r\n");
 800375a:	480e      	ldr	r0, [pc, #56]	; (8003794 <fn_power_off_sara+0x3c>)
 800375c:	f7ff fe6e 	bl	800343c <fn_fprint>
	fn_at_command_sara("AT+CPWROFF", 200);
 8003760:	21c8      	movs	r1, #200	; 0xc8
 8003762:	480d      	ldr	r0, [pc, #52]	; (8003798 <fn_power_off_sara+0x40>)
 8003764:	f7ff feca 	bl	80034fc <fn_at_command_sara>
	GPRS_OFF
 8003768:	2180      	movs	r1, #128	; 0x80
 800376a:	20a0      	movs	r0, #160	; 0xa0
 800376c:	2200      	movs	r2, #0
 800376e:	00c9      	lsls	r1, r1, #3
 8003770:	05c0      	lsls	r0, r0, #23
 8003772:	f7fd fe17 	bl	80013a4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003776:	2064      	movs	r0, #100	; 0x64
 8003778:	f7fc febc 	bl	80004f4 <HAL_Delay>
	GPRS_PWR_OFF
 800377c:	2200      	movs	r2, #0
 800377e:	2120      	movs	r1, #32
 8003780:	4806      	ldr	r0, [pc, #24]	; (800379c <fn_power_off_sara+0x44>)
 8003782:	f7fd fe0f 	bl	80013a4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003786:	2064      	movs	r0, #100	; 0x64
 8003788:	f7fc feb4 	bl	80004f4 <HAL_Delay>
	fn_fprint("SARA MUDULE OFF\r\n");
 800378c:	4804      	ldr	r0, [pc, #16]	; (80037a0 <fn_power_off_sara+0x48>)
 800378e:	f7ff fe55 	bl	800343c <fn_fprint>
}
 8003792:	bd10      	pop	{r4, pc}
 8003794:	0800429d 	.word	0x0800429d
 8003798:	080042b8 	.word	0x080042b8
 800379c:	50000400 	.word	0x50000400
 80037a0:	080042c3 	.word	0x080042c3

080037a4 <fn_start_at_commands_sara>:
void fn_start_at_commands_sara(void) {
 80037a4:	b510      	push	{r4, lr}
	while (!fn_at_command_sara("AT&K0", 100) && timeToScape != 0) {
 80037a6:	240b      	movs	r4, #11
 80037a8:	2164      	movs	r1, #100	; 0x64
 80037aa:	4811      	ldr	r0, [pc, #68]	; (80037f0 <fn_start_at_commands_sara+0x4c>)
 80037ac:	f7ff fea6 	bl	80034fc <fn_at_command_sara>
 80037b0:	2800      	cmp	r0, #0
 80037b2:	d102      	bne.n	80037ba <fn_start_at_commands_sara+0x16>
 80037b4:	3c01      	subs	r4, #1
 80037b6:	2c00      	cmp	r4, #0
 80037b8:	d116      	bne.n	80037e8 <fn_start_at_commands_sara+0x44>
	if (!fn_at_command_sara("AT", 100)) {
 80037ba:	2164      	movs	r1, #100	; 0x64
 80037bc:	480d      	ldr	r0, [pc, #52]	; (80037f4 <fn_start_at_commands_sara+0x50>)
 80037be:	f7ff fe9d 	bl	80034fc <fn_at_command_sara>
 80037c2:	2800      	cmp	r0, #0
 80037c4:	d104      	bne.n	80037d0 <fn_start_at_commands_sara+0x2c>
		fn_fprint("AT COMMAND DONT START");
 80037c6:	480c      	ldr	r0, [pc, #48]	; (80037f8 <fn_start_at_commands_sara+0x54>)
 80037c8:	f7ff fe38 	bl	800343c <fn_fprint>
		fn_power_off_sara();
 80037cc:	f7ff ffc4 	bl	8003758 <fn_power_off_sara>
	if (!fn_at_command_sara("AT+CPIN?", 100)) {
 80037d0:	2164      	movs	r1, #100	; 0x64
 80037d2:	480a      	ldr	r0, [pc, #40]	; (80037fc <fn_start_at_commands_sara+0x58>)
 80037d4:	f7ff fe92 	bl	80034fc <fn_at_command_sara>
 80037d8:	2800      	cmp	r0, #0
 80037da:	d104      	bne.n	80037e6 <fn_start_at_commands_sara+0x42>
		fn_fprint("CHIP DONT START");
 80037dc:	4808      	ldr	r0, [pc, #32]	; (8003800 <fn_start_at_commands_sara+0x5c>)
 80037de:	f7ff fe2d 	bl	800343c <fn_fprint>
		fn_power_off_sara();
 80037e2:	f7ff ffb9 	bl	8003758 <fn_power_off_sara>
}
 80037e6:	bd10      	pop	{r4, pc}
		HAL_Delay(100);
 80037e8:	2064      	movs	r0, #100	; 0x64
 80037ea:	f7fc fe83 	bl	80004f4 <HAL_Delay>
 80037ee:	e7db      	b.n	80037a8 <fn_start_at_commands_sara+0x4>
 80037f0:	08004300 	.word	0x08004300
 80037f4:	08004306 	.word	0x08004306
 80037f8:	08004309 	.word	0x08004309
 80037fc:	0800431f 	.word	0x0800431f
 8003800:	08004328 	.word	0x08004328

08003804 <fn_get_imei_sara>:
int fn_get_imei_sara() {
 8003804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	fn_at_command_sara("AT+CGSN", 100);
 8003806:	2164      	movs	r1, #100	; 0x64
 8003808:	480d      	ldr	r0, [pc, #52]	; (8003840 <fn_get_imei_sara+0x3c>)
 800380a:	f7ff fe77 	bl	80034fc <fn_at_command_sara>
	for (int var = 0; var < BYTES_TO_RECEIVER; var++) {
 800380e:	2300      	movs	r3, #0
			imei = 1;
 8003810:	2701      	movs	r7, #1
	int imei = 0;
 8003812:	0018      	movs	r0, r3
	int counter_mei = 0;
 8003814:	001a      	movs	r2, r3
		if (responce_sara[var] > 47 && responce_sara[var] < 58
 8003816:	4d0b      	ldr	r5, [pc, #44]	; (8003844 <fn_get_imei_sara+0x40>)
			sara_imei[counter_mei] = responce_sara[var];
 8003818:	4e0b      	ldr	r6, [pc, #44]	; (8003848 <fn_get_imei_sara+0x44>)
		if (responce_sara[var] > 47 && responce_sara[var] < 58
 800381a:	2430      	movs	r4, #48	; 0x30
 800381c:	4264      	negs	r4, r4
 800381e:	46a4      	mov	ip, r4
 8003820:	5ce9      	ldrb	r1, [r5, r3]
 8003822:	448c      	add	ip, r1
 8003824:	4664      	mov	r4, ip
 8003826:	2c09      	cmp	r4, #9
 8003828:	d804      	bhi.n	8003834 <fn_get_imei_sara+0x30>
			sara_imei[counter_mei] = responce_sara[var];
 800382a:	54b1      	strb	r1, [r6, r2]
			if (counter_mei == 15)
 800382c:	2a0f      	cmp	r2, #15
 800382e:	d006      	beq.n	800383e <fn_get_imei_sara+0x3a>
			imei = 1;
 8003830:	0038      	movs	r0, r7
			counter_mei++;
 8003832:	3201      	adds	r2, #1
	for (int var = 0; var < BYTES_TO_RECEIVER; var++) {
 8003834:	21fa      	movs	r1, #250	; 0xfa
 8003836:	3301      	adds	r3, #1
 8003838:	0049      	lsls	r1, r1, #1
 800383a:	428b      	cmp	r3, r1
 800383c:	d1ed      	bne.n	800381a <fn_get_imei_sara+0x16>
}
 800383e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003840:	080040c7 	.word	0x080040c7
 8003844:	2000026c 	.word	0x2000026c
 8003848:	20000184 	.word	0x20000184

0800384c <fn_mount_frame_sara>:

/*
 * AUXILIAR FUNCIONS - PAYLOAD
 */

void fn_mount_frame_sara(int type_frame) {
 800384c:	b570      	push	{r4, r5, r6, lr}
	memset(st_frame_type.frame_report_values, 0, 22);
 800384e:	4d1f      	ldr	r5, [pc, #124]	; (80038cc <fn_mount_frame_sara+0x80>)
void fn_mount_frame_sara(int type_frame) {
 8003850:	0006      	movs	r6, r0
	memset(st_frame_type.frame_report_values, 0, 22);
 8003852:	2216      	movs	r2, #22
 8003854:	2100      	movs	r1, #0
 8003856:	0028      	movs	r0, r5
 8003858:	f000 fae8 	bl	8003e2c <memset>
	memset(uhttpc_comand_frame, 0, 80);
 800385c:	4c1c      	ldr	r4, [pc, #112]	; (80038d0 <fn_mount_frame_sara+0x84>)
 800385e:	2250      	movs	r2, #80	; 0x50
 8003860:	2100      	movs	r1, #0
 8003862:	0020      	movs	r0, r4
 8003864:	f000 fae2 	bl	8003e2c <memset>
	fn_get_imei_sara();
 8003868:	f7ff ffcc 	bl	8003804 <fn_get_imei_sara>
	fn_encoder_report_frame(st_frame_type.frame_report_values);
 800386c:	0028      	movs	r0, r5
 800386e:	f7ff fb71 	bl	8002f54 <fn_encoder_report_frame>

	switch (type_frame) {
 8003872:	2e00      	cmp	r6, #0
 8003874:	d002      	beq.n	800387c <fn_mount_frame_sara+0x30>
 8003876:	2e01      	cmp	r6, #1
 8003878:	d015      	beq.n	80038a6 <fn_mount_frame_sara+0x5a>
		strcat(uhttpc_comand_frame, "\",\"downlink.fss\"");
		break;
	default:
		break;
	}
}
 800387a:	bd70      	pop	{r4, r5, r6, pc}
		strcpy(uhttpc_comand_frame, "AT+UHTTPC=0,1,\"/sigfox/uplink?device=");
 800387c:	4915      	ldr	r1, [pc, #84]	; (80038d4 <fn_mount_frame_sara+0x88>)
 800387e:	0020      	movs	r0, r4
 8003880:	f000 fae9 	bl	8003e56 <strcpy>
		strcat(uhttpc_comand_frame, sara_imei);
 8003884:	4914      	ldr	r1, [pc, #80]	; (80038d8 <fn_mount_frame_sara+0x8c>)
 8003886:	0020      	movs	r0, r4
 8003888:	f000 fad8 	bl	8003e3c <strcat>
		strcat(uhttpc_comand_frame, "&data=");
 800388c:	4913      	ldr	r1, [pc, #76]	; (80038dc <fn_mount_frame_sara+0x90>)
 800388e:	0020      	movs	r0, r4
 8003890:	f000 fad4 	bl	8003e3c <strcat>
		strcat(uhttpc_comand_frame, st_frame_type.frame_report_values);
 8003894:	0029      	movs	r1, r5
 8003896:	0020      	movs	r0, r4
 8003898:	f000 fad0 	bl	8003e3c <strcat>
		strcat(uhttpc_comand_frame, "\",\"uplink.fss\"");
 800389c:	4910      	ldr	r1, [pc, #64]	; (80038e0 <fn_mount_frame_sara+0x94>)
		strcat(uhttpc_comand_frame, "\",\"downlink.fss\"");
 800389e:	0020      	movs	r0, r4
 80038a0:	f000 facc 	bl	8003e3c <strcat>
}
 80038a4:	e7e9      	b.n	800387a <fn_mount_frame_sara+0x2e>
		strcpy(uhttpc_comand_frame,
 80038a6:	490f      	ldr	r1, [pc, #60]	; (80038e4 <fn_mount_frame_sara+0x98>)
 80038a8:	0020      	movs	r0, r4
 80038aa:	f000 fad4 	bl	8003e56 <strcpy>
		strcat(uhttpc_comand_frame, sara_imei);
 80038ae:	490a      	ldr	r1, [pc, #40]	; (80038d8 <fn_mount_frame_sara+0x8c>)
 80038b0:	0020      	movs	r0, r4
 80038b2:	f000 fac3 	bl	8003e3c <strcat>
		strcat(uhttpc_comand_frame, "&data=");
 80038b6:	4909      	ldr	r1, [pc, #36]	; (80038dc <fn_mount_frame_sara+0x90>)
 80038b8:	0020      	movs	r0, r4
 80038ba:	f000 fabf 	bl	8003e3c <strcat>
		strcat(uhttpc_comand_frame, st_frame_type.frame_report_values);
 80038be:	0029      	movs	r1, r5
 80038c0:	0020      	movs	r0, r4
 80038c2:	f000 fabb 	bl	8003e3c <strcat>
		strcat(uhttpc_comand_frame, "\",\"downlink.fss\"");
 80038c6:	4908      	ldr	r1, [pc, #32]	; (80038e8 <fn_mount_frame_sara+0x9c>)
 80038c8:	e7e9      	b.n	800389e <fn_mount_frame_sara+0x52>
 80038ca:	46c0      	nop			; (mov r8, r8)
 80038cc:	200001ab 	.word	0x200001ab
 80038d0:	200000bc 	.word	0x200000bc
 80038d4:	08004174 	.word	0x08004174
 80038d8:	20000184 	.word	0x20000184
 80038dc:	0800419a 	.word	0x0800419a
 80038e0:	080041a1 	.word	0x080041a1
 80038e4:	080041b0 	.word	0x080041b0
 80038e8:	080041dc 	.word	0x080041dc

080038ec <fn_http_mensage_sara>:
void fn_http_mensage_sara(int type_mensage) {
 80038ec:	b510      	push	{r4, lr}
 80038ee:	1e04      	subs	r4, r0, #0
	switch (type_mensage) {
 80038f0:	d002      	beq.n	80038f8 <fn_http_mensage_sara+0xc>
 80038f2:	2801      	cmp	r0, #1
 80038f4:	d011      	beq.n	800391a <fn_http_mensage_sara+0x2e>
}
 80038f6:	bd10      	pop	{r4, pc}
		fn_at_command_sara("AT+UHTTP=0", 100);
 80038f8:	2164      	movs	r1, #100	; 0x64
 80038fa:	4816      	ldr	r0, [pc, #88]	; (8003954 <fn_http_mensage_sara+0x68>)
 80038fc:	f7ff fdfe 	bl	80034fc <fn_at_command_sara>
		fn_at_command_sara("AT+UHTTP=0,1,\"wizebox-api-dev.herokuapp.com\"",
 8003900:	2196      	movs	r1, #150	; 0x96
 8003902:	4815      	ldr	r0, [pc, #84]	; (8003958 <fn_http_mensage_sara+0x6c>)
 8003904:	0049      	lsls	r1, r1, #1
 8003906:	f7ff fdf9 	bl	80034fc <fn_at_command_sara>
		fn_mount_frame_sara(DAILY_UPDATE_FRAME);
 800390a:	0020      	movs	r0, r4
 800390c:	f7ff ff9e 	bl	800384c <fn_mount_frame_sara>
		fn_at_command_sara(uhttpc_comand_frame, 5000);
 8003910:	4912      	ldr	r1, [pc, #72]	; (800395c <fn_http_mensage_sara+0x70>)
 8003912:	4813      	ldr	r0, [pc, #76]	; (8003960 <fn_http_mensage_sara+0x74>)
 8003914:	f7ff fdf2 	bl	80034fc <fn_at_command_sara>
		break;
 8003918:	e7ed      	b.n	80038f6 <fn_http_mensage_sara+0xa>
		fn_at_command_sara("AT+UDELFILE=\"downlink.fss\"", 200);
 800391a:	21c8      	movs	r1, #200	; 0xc8
 800391c:	4811      	ldr	r0, [pc, #68]	; (8003964 <fn_http_mensage_sara+0x78>)
 800391e:	f7ff fded 	bl	80034fc <fn_at_command_sara>
		fn_at_command_sara("AT+UHTTP=1", 500);
 8003922:	21fa      	movs	r1, #250	; 0xfa
 8003924:	4810      	ldr	r0, [pc, #64]	; (8003968 <fn_http_mensage_sara+0x7c>)
 8003926:	0049      	lsls	r1, r1, #1
 8003928:	f7ff fde8 	bl	80034fc <fn_at_command_sara>
		fn_at_command_sara("AT+UHTTP=1,1,\"wizebox-api-dev.herokuapp.com\"",
 800392c:	21fa      	movs	r1, #250	; 0xfa
 800392e:	480f      	ldr	r0, [pc, #60]	; (800396c <fn_http_mensage_sara+0x80>)
 8003930:	0049      	lsls	r1, r1, #1
 8003932:	f7ff fde3 	bl	80034fc <fn_at_command_sara>
		fn_mount_frame_sara(CONFIG_FRAME);
 8003936:	0020      	movs	r0, r4
 8003938:	f7ff ff88 	bl	800384c <fn_mount_frame_sara>
		fn_at_command_sara(uhttpc_comand_frame, 10000);
 800393c:	490c      	ldr	r1, [pc, #48]	; (8003970 <fn_http_mensage_sara+0x84>)
 800393e:	4808      	ldr	r0, [pc, #32]	; (8003960 <fn_http_mensage_sara+0x74>)
 8003940:	f7ff fddc 	bl	80034fc <fn_at_command_sara>
		fn_at_command_sara("AT+URDFILE=\"downlink.fss\"", 5000);
 8003944:	4905      	ldr	r1, [pc, #20]	; (800395c <fn_http_mensage_sara+0x70>)
 8003946:	480b      	ldr	r0, [pc, #44]	; (8003974 <fn_http_mensage_sara+0x88>)
 8003948:	f7ff fdd8 	bl	80034fc <fn_at_command_sara>
		HAL_Delay(200);
 800394c:	20c8      	movs	r0, #200	; 0xc8
 800394e:	f7fc fdd1 	bl	80004f4 <HAL_Delay>
}
 8003952:	e7d0      	b.n	80038f6 <fn_http_mensage_sara+0xa>
 8003954:	080040cf 	.word	0x080040cf
 8003958:	080040da 	.word	0x080040da
 800395c:	00001388 	.word	0x00001388
 8003960:	200000bc 	.word	0x200000bc
 8003964:	08004107 	.word	0x08004107
 8003968:	08004122 	.word	0x08004122
 800396c:	0800412d 	.word	0x0800412d
 8003970:	00002710 	.word	0x00002710
 8003974:	0800415a 	.word	0x0800415a

08003978 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003978:	2201      	movs	r2, #1
 800397a:	4b05      	ldr	r3, [pc, #20]	; (8003990 <HAL_MspInit+0x18>)
 800397c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800397e:	430a      	orrs	r2, r1
 8003980:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003982:	2280      	movs	r2, #128	; 0x80
 8003984:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003986:	0552      	lsls	r2, r2, #21
 8003988:	430a      	orrs	r2, r1
 800398a:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800398c:	4770      	bx	lr
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	40021000 	.word	0x40021000

08003994 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003994:	b530      	push	{r4, r5, lr}
 8003996:	0005      	movs	r5, r0
 8003998:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800399a:	2214      	movs	r2, #20
 800399c:	2100      	movs	r1, #0
 800399e:	a801      	add	r0, sp, #4
 80039a0:	f000 fa44 	bl	8003e2c <memset>
  if(hadc->Instance==ADC1)
 80039a4:	4b1f      	ldr	r3, [pc, #124]	; (8003a24 <HAL_ADC_MspInit+0x90>)
 80039a6:	682a      	ldr	r2, [r5, #0]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d138      	bne.n	8003a1e <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80039ac:	2280      	movs	r2, #128	; 0x80
 80039ae:	4b1e      	ldr	r3, [pc, #120]	; (8003a28 <HAL_ADC_MspInit+0x94>)
 80039b0:	0092      	lsls	r2, r2, #2
 80039b2:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PA5     ------> ADC_IN5 
    */
    GPIO_InitStruct.Pin = V_BAT_FB_Pin|US_AN_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b4:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80039b6:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039b8:	2101      	movs	r1, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 80039ba:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039be:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039c0:	430a      	orrs	r2, r1
 80039c2:	62da      	str	r2, [r3, #44]	; 0x2c
 80039c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c6:	400b      	ands	r3, r1
 80039c8:	9300      	str	r3, [sp, #0]
 80039ca:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = V_BAT_FB_Pin|US_AN_Pin;
 80039cc:	2330      	movs	r3, #48	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ce:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = V_BAT_FB_Pin|US_AN_Pin;
 80039d0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039d2:	3b2d      	subs	r3, #45	; 0x2d
 80039d4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039d6:	f7fd fbaf 	bl	8001138 <HAL_GPIO_Init>
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
    hdma_adc.Init.Request = DMA_REQUEST_0;
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80039da:	2280      	movs	r2, #128	; 0x80
    hdma_adc.Instance = DMA1_Channel1;
 80039dc:	4c13      	ldr	r4, [pc, #76]	; (8003a2c <HAL_ADC_MspInit+0x98>)
 80039de:	4b14      	ldr	r3, [pc, #80]	; (8003a30 <HAL_ADC_MspInit+0x9c>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80039e0:	6122      	str	r2, [r4, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80039e2:	1892      	adds	r2, r2, r2
 80039e4:	6162      	str	r2, [r4, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80039e6:	2280      	movs	r2, #128	; 0x80
 80039e8:	0112      	lsls	r2, r2, #4
    hdma_adc.Instance = DMA1_Channel1;
 80039ea:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80039ec:	61a2      	str	r2, [r4, #24]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80039ee:	2300      	movs	r3, #0
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80039f0:	2220      	movs	r2, #32
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80039f2:	0020      	movs	r0, r4
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80039f4:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039f6:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80039f8:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80039fa:	61e2      	str	r2, [r4, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80039fc:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80039fe:	f7fd fa17 	bl	8000e30 <HAL_DMA_Init>
 8003a02:	2800      	cmp	r0, #0
 8003a04:	d001      	beq.n	8003a0a <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8003a06:	f7ff fd49 	bl	800349c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	200c      	movs	r0, #12
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8003a0e:	64ec      	str	r4, [r5, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8003a10:	0011      	movs	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8003a12:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8003a14:	f7fd f9a6 	bl	8000d64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8003a18:	200c      	movs	r0, #12
 8003a1a:	f7fd f9dd 	bl	8000dd8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003a1e:	b007      	add	sp, #28
 8003a20:	bd30      	pop	{r4, r5, pc}
 8003a22:	46c0      	nop			; (mov r8, r8)
 8003a24:	40012400 	.word	0x40012400
 8003a28:	40021000 	.word	0x40021000
 8003a2c:	20000748 	.word	0x20000748
 8003a30:	40020008 	.word	0x40020008

08003a34 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a34:	b510      	push	{r4, lr}
 8003a36:	0004      	movs	r4, r0
 8003a38:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a3a:	2214      	movs	r2, #20
 8003a3c:	2100      	movs	r1, #0
 8003a3e:	a801      	add	r0, sp, #4
 8003a40:	f000 f9f4 	bl	8003e2c <memset>
  if(hi2c->Instance==I2C1)
 8003a44:	4b11      	ldr	r3, [pc, #68]	; (8003a8c <HAL_I2C_MspInit+0x58>)
 8003a46:	6822      	ldr	r2, [r4, #0]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d11c      	bne.n	8003a86 <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a4c:	2102      	movs	r1, #2
 8003a4e:	4c10      	ldr	r4, [pc, #64]	; (8003a90 <HAL_I2C_MspInit+0x5c>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a50:	4810      	ldr	r0, [pc, #64]	; (8003a94 <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a52:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003a54:	430a      	orrs	r2, r1
 8003a56:	62e2      	str	r2, [r4, #44]	; 0x2c
 8003a58:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003a5a:	400b      	ands	r3, r1
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a60:	23c0      	movs	r3, #192	; 0xc0
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a66:	2312      	movs	r3, #18
 8003a68:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a6a:	3b11      	subs	r3, #17
 8003a6c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a6e:	185b      	adds	r3, r3, r1
 8003a70:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a72:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a74:	3301      	adds	r3, #1
 8003a76:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a78:	f7fd fb5e 	bl	8001138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a7c:	2380      	movs	r3, #128	; 0x80
 8003a7e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003a80:	039b      	lsls	r3, r3, #14
 8003a82:	4313      	orrs	r3, r2
 8003a84:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003a86:	b006      	add	sp, #24
 8003a88:	bd10      	pop	{r4, pc}
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	40005400 	.word	0x40005400
 8003a90:	40021000 	.word	0x40021000
 8003a94:	50000400 	.word	0x50000400

08003a98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a98:	b530      	push	{r4, r5, lr}
 8003a9a:	0005      	movs	r5, r0
 8003a9c:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a9e:	2214      	movs	r2, #20
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	a805      	add	r0, sp, #20
 8003aa4:	f000 f9c2 	bl	8003e2c <memset>
  if(huart->Instance==LPUART1)
 8003aa8:	682b      	ldr	r3, [r5, #0]
 8003aaa:	4a71      	ldr	r2, [pc, #452]	; (8003c70 <HAL_UART_MspInit+0x1d8>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d123      	bne.n	8003af8 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003ab0:	2280      	movs	r2, #128	; 0x80
 8003ab2:	4b70      	ldr	r3, [pc, #448]	; (8003c74 <HAL_UART_MspInit+0x1dc>)
 8003ab4:	02d2      	lsls	r2, r2, #11
 8003ab6:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = PC_DEBUG_RX_Pin|GPS_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ab8:	486f      	ldr	r0, [pc, #444]	; (8003c78 <HAL_UART_MspInit+0x1e0>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003aba:	430a      	orrs	r2, r1
 8003abc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003abe:	2202      	movs	r2, #2
 8003ac0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ac2:	4311      	orrs	r1, r2
 8003ac4:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ac8:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aca:	4013      	ands	r3, r2
 8003acc:	9300      	str	r3, [sp, #0]
 8003ace:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = PC_DEBUG_RX_Pin|GPS_TX_Pin;
 8003ad0:	23c0      	movs	r3, #192	; 0xc0
 8003ad2:	011b      	lsls	r3, r3, #4
 8003ad4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 8003ada:	3301      	adds	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003adc:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_LPUART1;
 8003ade:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ae0:	f7fd fb2a 	bl	8001138 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(RNG_LPUART1_IRQn, 0, 0);
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	201d      	movs	r0, #29
 8003ae8:	0011      	movs	r1, r2
 8003aea:	f7fd f93b 	bl	8000d64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_LPUART1_IRQn);
 8003aee:	201d      	movs	r0, #29

    __HAL_LINKDMA(huart,hdmatx,hdma_usart5_tx);

    /* USART5 interrupt Init */
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 8003af0:	f7fd f972 	bl	8000dd8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8003af4:	b00b      	add	sp, #44	; 0x2c
 8003af6:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==USART1)
 8003af8:	4a60      	ldr	r2, [pc, #384]	; (8003c7c <HAL_UART_MspInit+0x1e4>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d11d      	bne.n	8003b3a <HAL_UART_MspInit+0xa2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003afe:	2280      	movs	r2, #128	; 0x80
 8003b00:	4b5c      	ldr	r3, [pc, #368]	; (8003c74 <HAL_UART_MspInit+0x1dc>)
 8003b02:	01d2      	lsls	r2, r2, #7
 8003b04:	6b59      	ldr	r1, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b06:	485c      	ldr	r0, [pc, #368]	; (8003c78 <HAL_UART_MspInit+0x1e0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b10:	4311      	orrs	r1, r2
 8003b12:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b16:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b18:	4013      	ands	r3, r2
 8003b1a:	9301      	str	r3, [sp, #4]
 8003b1c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SFOX_RX_Pin|SFOX_TX_Pin;
 8003b1e:	23c0      	movs	r3, #192	; 0xc0
 8003b20:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b22:	3bbd      	subs	r3, #189	; 0xbd
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b24:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b26:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b28:	f7fd fb06 	bl	8001138 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	201b      	movs	r0, #27
 8003b30:	0011      	movs	r1, r2
 8003b32:	f7fd f917 	bl	8000d64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003b36:	201b      	movs	r0, #27
 8003b38:	e7da      	b.n	8003af0 <HAL_UART_MspInit+0x58>
  else if(huart->Instance==USART2)
 8003b3a:	4a51      	ldr	r2, [pc, #324]	; (8003c80 <HAL_UART_MspInit+0x1e8>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d121      	bne.n	8003b84 <HAL_UART_MspInit+0xec>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b40:	2280      	movs	r2, #128	; 0x80
 8003b42:	4b4c      	ldr	r3, [pc, #304]	; (8003c74 <HAL_UART_MspInit+0x1dc>)
 8003b44:	0292      	lsls	r2, r2, #10
 8003b46:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b48:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b4a:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b4c:	2101      	movs	r1, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b4e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b52:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b54:	430a      	orrs	r2, r1
 8003b56:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5a:	400b      	ands	r3, r1
 8003b5c:	9302      	str	r3, [sp, #8]
 8003b5e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = US_RX_Pin|US_TX_Pin;
 8003b60:	230c      	movs	r3, #12
 8003b62:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b64:	3b0a      	subs	r3, #10
 8003b66:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b68:	185b      	adds	r3, r3, r1
 8003b6a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003b6c:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6e:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003b70:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b72:	f7fd fae1 	bl	8001138 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003b76:	2200      	movs	r2, #0
 8003b78:	201c      	movs	r0, #28
 8003b7a:	0011      	movs	r1, r2
 8003b7c:	f7fd f8f2 	bl	8000d64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b80:	201c      	movs	r0, #28
 8003b82:	e7b5      	b.n	8003af0 <HAL_UART_MspInit+0x58>
  else if(huart->Instance==USART4)
 8003b84:	4a3f      	ldr	r2, [pc, #252]	; (8003c84 <HAL_UART_MspInit+0x1ec>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d120      	bne.n	8003bcc <HAL_UART_MspInit+0x134>
    __HAL_RCC_USART4_CLK_ENABLE();
 8003b8a:	2280      	movs	r2, #128	; 0x80
 8003b8c:	4b39      	ldr	r3, [pc, #228]	; (8003c74 <HAL_UART_MspInit+0x1dc>)
 8003b8e:	0312      	lsls	r2, r2, #12
 8003b90:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b92:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART4_CLK_ENABLE();
 8003b94:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b96:	2101      	movs	r1, #1
    __HAL_RCC_USART4_CLK_ENABLE();
 8003b98:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b9c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba4:	2202      	movs	r2, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba6:	400b      	ands	r3, r1
 8003ba8:	9303      	str	r3, [sp, #12]
 8003baa:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = BLE_RX_Pin|BLE_TX_Pin;
 8003bac:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bae:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BLE_RX_Pin|BLE_TX_Pin;
 8003bb0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bb2:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8003bb4:	18db      	adds	r3, r3, r3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb6:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8003bb8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bba:	f7fd fabd 	bl	8001138 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	200e      	movs	r0, #14
 8003bc2:	0011      	movs	r1, r2
 8003bc4:	f7fd f8ce 	bl	8000d64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 8003bc8:	200e      	movs	r0, #14
 8003bca:	e791      	b.n	8003af0 <HAL_UART_MspInit+0x58>
  else if(huart->Instance==USART5)
 8003bcc:	4a2e      	ldr	r2, [pc, #184]	; (8003c88 <HAL_UART_MspInit+0x1f0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d000      	beq.n	8003bd4 <HAL_UART_MspInit+0x13c>
 8003bd2:	e78f      	b.n	8003af4 <HAL_UART_MspInit+0x5c>
    __HAL_RCC_USART5_CLK_ENABLE();
 8003bd4:	2280      	movs	r2, #128	; 0x80
 8003bd6:	4b27      	ldr	r3, [pc, #156]	; (8003c74 <HAL_UART_MspInit+0x1dc>)
 8003bd8:	0352      	lsls	r2, r2, #13
 8003bda:	6b99      	ldr	r1, [r3, #56]	; 0x38
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bdc:	4826      	ldr	r0, [pc, #152]	; (8003c78 <HAL_UART_MspInit+0x1e0>)
    __HAL_RCC_USART5_CLK_ENABLE();
 8003bde:	430a      	orrs	r2, r1
 8003be0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003be2:	2202      	movs	r2, #2
 8003be4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003be6:	4311      	orrs	r1, r2
 8003be8:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bec:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bee:	4013      	ands	r3, r2
 8003bf0:	9304      	str	r3, [sp, #16]
 8003bf2:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPRS_RX_Pin|GPRS_TX_Pin;
 8003bf4:	2318      	movs	r3, #24
 8003bf6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bf8:	3b15      	subs	r3, #21
 8003bfa:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 8003bfc:	3303      	adds	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bfe:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 8003c00:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c02:	f7fd fa99 	bl	8001138 <HAL_GPIO_Init>
    hdma_usart5_rx.Instance = DMA1_Channel2;
 8003c06:	4c21      	ldr	r4, [pc, #132]	; (8003c8c <HAL_UART_MspInit+0x1f4>)
 8003c08:	4b21      	ldr	r3, [pc, #132]	; (8003c90 <HAL_UART_MspInit+0x1f8>)
    hdma_usart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c0a:	2280      	movs	r2, #128	; 0x80
    hdma_usart5_rx.Instance = DMA1_Channel2;
 8003c0c:	6023      	str	r3, [r4, #0]
    hdma_usart5_rx.Init.Request = DMA_REQUEST_13;
 8003c0e:	230d      	movs	r3, #13
 8003c10:	6063      	str	r3, [r4, #4]
    hdma_usart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c12:	2300      	movs	r3, #0
 8003c14:	60a3      	str	r3, [r4, #8]
    hdma_usart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c16:	60e3      	str	r3, [r4, #12]
    hdma_usart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c18:	6163      	str	r3, [r4, #20]
    hdma_usart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c1a:	61a3      	str	r3, [r4, #24]
    hdma_usart5_rx.Init.Mode = DMA_NORMAL;
 8003c1c:	61e3      	str	r3, [r4, #28]
    hdma_usart5_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c1e:	23c0      	movs	r3, #192	; 0xc0
    if (HAL_DMA_Init(&hdma_usart5_rx) != HAL_OK)
 8003c20:	0020      	movs	r0, r4
    hdma_usart5_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c22:	019b      	lsls	r3, r3, #6
    hdma_usart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c24:	6122      	str	r2, [r4, #16]
    hdma_usart5_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c26:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart5_rx) != HAL_OK)
 8003c28:	f7fd f902 	bl	8000e30 <HAL_DMA_Init>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	d001      	beq.n	8003c34 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8003c30:	f7ff fc34 	bl	800349c <Error_Handler>
    hdma_usart5_tx.Instance = DMA1_Channel3;
 8003c34:	4b17      	ldr	r3, [pc, #92]	; (8003c94 <HAL_UART_MspInit+0x1fc>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart5_rx);
 8003c36:	66ec      	str	r4, [r5, #108]	; 0x6c
 8003c38:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_usart5_tx.Instance = DMA1_Channel3;
 8003c3a:	4c17      	ldr	r4, [pc, #92]	; (8003c98 <HAL_UART_MspInit+0x200>)
    hdma_usart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c3c:	2280      	movs	r2, #128	; 0x80
    hdma_usart5_tx.Instance = DMA1_Channel3;
 8003c3e:	6023      	str	r3, [r4, #0]
    hdma_usart5_tx.Init.Request = DMA_REQUEST_13;
 8003c40:	230d      	movs	r3, #13
 8003c42:	6063      	str	r3, [r4, #4]
    hdma_usart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c44:	3303      	adds	r3, #3
 8003c46:	60a3      	str	r3, [r4, #8]
    hdma_usart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	60e3      	str	r3, [r4, #12]
    hdma_usart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c4c:	6163      	str	r3, [r4, #20]
    hdma_usart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c4e:	61a3      	str	r3, [r4, #24]
    hdma_usart5_tx.Init.Mode = DMA_NORMAL;
 8003c50:	61e3      	str	r3, [r4, #28]
    hdma_usart5_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c52:	23c0      	movs	r3, #192	; 0xc0
    if (HAL_DMA_Init(&hdma_usart5_tx) != HAL_OK)
 8003c54:	0020      	movs	r0, r4
    hdma_usart5_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c56:	019b      	lsls	r3, r3, #6
    hdma_usart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c58:	6122      	str	r2, [r4, #16]
    hdma_usart5_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c5a:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart5_tx) != HAL_OK)
 8003c5c:	f7fd f8e8 	bl	8000e30 <HAL_DMA_Init>
 8003c60:	2800      	cmp	r0, #0
 8003c62:	d001      	beq.n	8003c68 <HAL_UART_MspInit+0x1d0>
      Error_Handler();
 8003c64:	f7ff fc1a 	bl	800349c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart5_tx);
 8003c68:	66ac      	str	r4, [r5, #104]	; 0x68
 8003c6a:	62a5      	str	r5, [r4, #40]	; 0x28
 8003c6c:	e7a7      	b.n	8003bbe <HAL_UART_MspInit+0x126>
 8003c6e:	46c0      	nop			; (mov r8, r8)
 8003c70:	40004800 	.word	0x40004800
 8003c74:	40021000 	.word	0x40021000
 8003c78:	50000400 	.word	0x50000400
 8003c7c:	40013800 	.word	0x40013800
 8003c80:	40004400 	.word	0x40004400
 8003c84:	40004c00 	.word	0x40004c00
 8003c88:	40005000 	.word	0x40005000
 8003c8c:	20000680 	.word	0x20000680
 8003c90:	4002001c 	.word	0x4002001c
 8003c94:	40020030 	.word	0x40020030
 8003c98:	20000790 	.word	0x20000790

08003c9c <NMI_Handler>:
 8003c9c:	4770      	bx	lr

08003c9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c9e:	b510      	push	{r4, lr}

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  blink(10);
 8003ca0:	200a      	movs	r0, #10
 8003ca2:	f7ff fbaf 	bl	8003404 <blink>
 8003ca6:	e7fb      	b.n	8003ca0 <HardFault_Handler+0x2>

08003ca8 <SVC_Handler>:
 8003ca8:	4770      	bx	lr

08003caa <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003caa:	4770      	bx	lr

08003cac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003cac:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cae:	f7fc fc13 	bl	80004d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003cb2:	bd10      	pop	{r4, pc}

08003cb4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003cb4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003cb6:	4802      	ldr	r0, [pc, #8]	; (8003cc0 <DMA1_Channel1_IRQHandler+0xc>)
 8003cb8:	f7fd f9f3 	bl	80010a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003cbc:	bd10      	pop	{r4, pc}
 8003cbe:	46c0      	nop			; (mov r8, r8)
 8003cc0:	20000748 	.word	0x20000748

08003cc4 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003cc4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart5_rx);
 8003cc6:	4803      	ldr	r0, [pc, #12]	; (8003cd4 <DMA1_Channel2_3_IRQHandler+0x10>)
 8003cc8:	f7fd f9eb 	bl	80010a2 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart5_tx);
 8003ccc:	4802      	ldr	r0, [pc, #8]	; (8003cd8 <DMA1_Channel2_3_IRQHandler+0x14>)
 8003cce:	f7fd f9e8 	bl	80010a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003cd2:	bd10      	pop	{r4, pc}
 8003cd4:	20000680 	.word	0x20000680
 8003cd8:	20000790 	.word	0x20000790

08003cdc <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8003cdc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8003cde:	4802      	ldr	r0, [pc, #8]	; (8003ce8 <ADC1_COMP_IRQHandler+0xc>)
 8003ce0:	f7fc fede 	bl	8000aa0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8003ce4:	bd10      	pop	{r4, pc}
 8003ce6:	46c0      	nop			; (mov r8, r8)
 8003ce8:	200007d8 	.word	0x200007d8

08003cec <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8003cec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003cee:	4803      	ldr	r0, [pc, #12]	; (8003cfc <USART4_5_IRQHandler+0x10>)
 8003cf0:	f7fe fc1e 	bl	8002530 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart5);
 8003cf4:	4802      	ldr	r0, [pc, #8]	; (8003d00 <USART4_5_IRQHandler+0x14>)
 8003cf6:	f7fe fc1b 	bl	8002530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8003cfa:	bd10      	pop	{r4, pc}
 8003cfc:	200006c8 	.word	0x200006c8
 8003d00:	200001c4 	.word	0x200001c4

08003d04 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003d04:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003d06:	4802      	ldr	r0, [pc, #8]	; (8003d10 <USART1_IRQHandler+0xc>)
 8003d08:	f7fe fc12 	bl	8002530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003d0c:	bd10      	pop	{r4, pc}
 8003d0e:	46c0      	nop			; (mov r8, r8)
 8003d10:	20000484 	.word	0x20000484

08003d14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003d14:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003d16:	4802      	ldr	r0, [pc, #8]	; (8003d20 <USART2_IRQHandler+0xc>)
 8003d18:	f7fe fc0a 	bl	8002530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003d1c:	bd10      	pop	{r4, pc}
 8003d1e:	46c0      	nop			; (mov r8, r8)
 8003d20:	20000520 	.word	0x20000520

08003d24 <RNG_LPUART1_IRQHandler>:

/**
  * @brief This function handles RNG and LPUART1 Interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void RNG_LPUART1_IRQHandler(void)
{
 8003d24:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RNG_LPUART1_IRQn 0 */

  /* USER CODE END RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003d26:	4802      	ldr	r0, [pc, #8]	; (8003d30 <RNG_LPUART1_IRQHandler+0xc>)
 8003d28:	f7fe fc02 	bl	8002530 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN RNG_LPUART1_IRQn 1 */

  /* USER CODE END RNG_LPUART1_IRQn 1 */
}
 8003d2c:	bd10      	pop	{r4, pc}
 8003d2e:	46c0      	nop			; (mov r8, r8)
 8003d30:	200005b4 	.word	0x200005b4

08003d34 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003d34:	2280      	movs	r2, #128	; 0x80
 8003d36:	4b10      	ldr	r3, [pc, #64]	; (8003d78 <SystemInit+0x44>)
 8003d38:	0052      	lsls	r2, r2, #1
 8003d3a:	6819      	ldr	r1, [r3, #0]
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8003d40:	68da      	ldr	r2, [r3, #12]
 8003d42:	490e      	ldr	r1, [pc, #56]	; (8003d7c <SystemInit+0x48>)
 8003d44:	400a      	ands	r2, r1
 8003d46:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	490d      	ldr	r1, [pc, #52]	; (8003d80 <SystemInit+0x4c>)
 8003d4c:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003d4e:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003d50:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003d52:	689a      	ldr	r2, [r3, #8]
 8003d54:	438a      	bics	r2, r1
 8003d56:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	490a      	ldr	r1, [pc, #40]	; (8003d84 <SystemInit+0x50>)
 8003d5c:	400a      	ands	r2, r1
 8003d5e:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8003d60:	68da      	ldr	r2, [r3, #12]
 8003d62:	4909      	ldr	r1, [pc, #36]	; (8003d88 <SystemInit+0x54>)
 8003d64:	400a      	ands	r2, r1
 8003d66:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003d68:	2200      	movs	r2, #0
 8003d6a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d6c:	2280      	movs	r2, #128	; 0x80
 8003d6e:	4b07      	ldr	r3, [pc, #28]	; (8003d8c <SystemInit+0x58>)
 8003d70:	0512      	lsls	r2, r2, #20
 8003d72:	609a      	str	r2, [r3, #8]
#endif
}
 8003d74:	4770      	bx	lr
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	40021000 	.word	0x40021000
 8003d7c:	88ff400c 	.word	0x88ff400c
 8003d80:	fef6fff6 	.word	0xfef6fff6
 8003d84:	fffbffff 	.word	0xfffbffff
 8003d88:	ff02ffff 	.word	0xff02ffff
 8003d8c:	e000ed00 	.word	0xe000ed00

08003d90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003d90:	480d      	ldr	r0, [pc, #52]	; (8003dc8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003d92:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8003d94:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003d96:	e003      	b.n	8003da0 <LoopCopyDataInit>

08003d98 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003d98:	4b0c      	ldr	r3, [pc, #48]	; (8003dcc <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8003d9a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003d9c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003d9e:	3104      	adds	r1, #4

08003da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003da0:	480b      	ldr	r0, [pc, #44]	; (8003dd0 <LoopForever+0xa>)
  ldr  r3, =_edata
 8003da2:	4b0c      	ldr	r3, [pc, #48]	; (8003dd4 <LoopForever+0xe>)
  adds  r2, r0, r1
 8003da4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003da6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003da8:	d3f6      	bcc.n	8003d98 <CopyDataInit>
  ldr  r2, =_sbss
 8003daa:	4a0b      	ldr	r2, [pc, #44]	; (8003dd8 <LoopForever+0x12>)
  b  LoopFillZerobss
 8003dac:	e002      	b.n	8003db4 <LoopFillZerobss>

08003dae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8003dae:	2300      	movs	r3, #0
  str  r3, [r2]
 8003db0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003db2:	3204      	adds	r2, #4

08003db4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8003db4:	4b09      	ldr	r3, [pc, #36]	; (8003ddc <LoopForever+0x16>)
  cmp  r2, r3
 8003db6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003db8:	d3f9      	bcc.n	8003dae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003dba:	f7ff ffbb 	bl	8003d34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003dbe:	f000 f811 	bl	8003de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dc2:	f7ff f98f 	bl	80030e4 <main>

08003dc6 <LoopForever>:

LoopForever:
    b LoopForever
 8003dc6:	e7fe      	b.n	8003dc6 <LoopForever>
   ldr   r0, =_estack
 8003dc8:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8003dcc:	0800436c 	.word	0x0800436c
  ldr  r0, =_sdata
 8003dd0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003dd4:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8003dd8:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8003ddc:	20000834 	.word	0x20000834

08003de0 <DMA1_Channel4_5_6_7_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003de0:	e7fe      	b.n	8003de0 <DMA1_Channel4_5_6_7_IRQHandler>
	...

08003de4 <__libc_init_array>:
 8003de4:	b570      	push	{r4, r5, r6, lr}
 8003de6:	2600      	movs	r6, #0
 8003de8:	4d0c      	ldr	r5, [pc, #48]	; (8003e1c <__libc_init_array+0x38>)
 8003dea:	4c0d      	ldr	r4, [pc, #52]	; (8003e20 <__libc_init_array+0x3c>)
 8003dec:	1b64      	subs	r4, r4, r5
 8003dee:	10a4      	asrs	r4, r4, #2
 8003df0:	42a6      	cmp	r6, r4
 8003df2:	d109      	bne.n	8003e08 <__libc_init_array+0x24>
 8003df4:	2600      	movs	r6, #0
 8003df6:	f000 f837 	bl	8003e68 <_init>
 8003dfa:	4d0a      	ldr	r5, [pc, #40]	; (8003e24 <__libc_init_array+0x40>)
 8003dfc:	4c0a      	ldr	r4, [pc, #40]	; (8003e28 <__libc_init_array+0x44>)
 8003dfe:	1b64      	subs	r4, r4, r5
 8003e00:	10a4      	asrs	r4, r4, #2
 8003e02:	42a6      	cmp	r6, r4
 8003e04:	d105      	bne.n	8003e12 <__libc_init_array+0x2e>
 8003e06:	bd70      	pop	{r4, r5, r6, pc}
 8003e08:	00b3      	lsls	r3, r6, #2
 8003e0a:	58eb      	ldr	r3, [r5, r3]
 8003e0c:	4798      	blx	r3
 8003e0e:	3601      	adds	r6, #1
 8003e10:	e7ee      	b.n	8003df0 <__libc_init_array+0xc>
 8003e12:	00b3      	lsls	r3, r6, #2
 8003e14:	58eb      	ldr	r3, [r5, r3]
 8003e16:	4798      	blx	r3
 8003e18:	3601      	adds	r6, #1
 8003e1a:	e7f2      	b.n	8003e02 <__libc_init_array+0x1e>
 8003e1c:	08004364 	.word	0x08004364
 8003e20:	08004364 	.word	0x08004364
 8003e24:	08004364 	.word	0x08004364
 8003e28:	08004368 	.word	0x08004368

08003e2c <memset>:
 8003e2c:	0003      	movs	r3, r0
 8003e2e:	1882      	adds	r2, r0, r2
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d100      	bne.n	8003e36 <memset+0xa>
 8003e34:	4770      	bx	lr
 8003e36:	7019      	strb	r1, [r3, #0]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	e7f9      	b.n	8003e30 <memset+0x4>

08003e3c <strcat>:
 8003e3c:	0002      	movs	r2, r0
 8003e3e:	b510      	push	{r4, lr}
 8003e40:	7813      	ldrb	r3, [r2, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d105      	bne.n	8003e52 <strcat+0x16>
 8003e46:	5ccc      	ldrb	r4, [r1, r3]
 8003e48:	54d4      	strb	r4, [r2, r3]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	2c00      	cmp	r4, #0
 8003e4e:	d1fa      	bne.n	8003e46 <strcat+0xa>
 8003e50:	bd10      	pop	{r4, pc}
 8003e52:	3201      	adds	r2, #1
 8003e54:	e7f4      	b.n	8003e40 <strcat+0x4>

08003e56 <strcpy>:
 8003e56:	1c03      	adds	r3, r0, #0
 8003e58:	780a      	ldrb	r2, [r1, #0]
 8003e5a:	3101      	adds	r1, #1
 8003e5c:	701a      	strb	r2, [r3, #0]
 8003e5e:	3301      	adds	r3, #1
 8003e60:	2a00      	cmp	r2, #0
 8003e62:	d1f9      	bne.n	8003e58 <strcpy+0x2>
 8003e64:	4770      	bx	lr
	...

08003e68 <_init>:
 8003e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e6a:	46c0      	nop			; (mov r8, r8)
 8003e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e6e:	bc08      	pop	{r3}
 8003e70:	469e      	mov	lr, r3
 8003e72:	4770      	bx	lr

08003e74 <_fini>:
 8003e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e76:	46c0      	nop			; (mov r8, r8)
 8003e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e7a:	bc08      	pop	{r3}
 8003e7c:	469e      	mov	lr, r3
 8003e7e:	4770      	bx	lr
