// Seed: 2180874924
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6
);
  assign id_3 = id_6;
  logic id_7, id_8;
endmodule
