Information: Updating design information... (UID-85)

Information: Checking generated_clocks...
Warning: The following generated clock has no path to its master clock. (TIM-204)
------------------------------
clk_half

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
CLK_OUT

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 5 input ports that only have partial input delay specified. (TIM-212)
--------------------
UART_RXD
MPR121_SCL
MPR121_SDA
ADS1292_MISO
ADS1292_DRDY
1
