
**** 07/05/13 15:54:31 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "_Fig5_8_MSD-_Fig5_8_MSD"  [ C:\Users\Christian\Desktop\MSD\Ch5_MSD_PSpice\_Fig5_8_MSD\_Fig5_8_MSD-pspicefiles\_Fig5_8_M


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "_Fig5_8_MSD.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\SPB_Data\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 1000ns 0 .01n 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\_Fig5_8_MSD.net" 



**** INCLUDING _Fig5_8_MSD.net ****
* source _FIG5_8_MSD
X_U1_S2    N44248 U1_VTRIP U1_VINS U1_N03327 Sample_and_hold_U1_S2 
E_U1_Ebufin         0 U1_VINB 0 VIN 1
R_U1_R1         U1_VTRIP N44307  100Meg TC=0,0 
C_U1_C1         0 U1_VINS  1e-10  TC=0,0 
E_U1_Ebufout         0 N44254 0 U1_N03327 1
R_U1_R2         0 U1_VTRIP  100Meg TC=0,0 
C_U1_C2         0 U1_N03327  1e-16  TC=0,0 
X_U1_S1    U1_VTRIP N44248 U1_VINB U1_VINS Sample_and_hold_U1_S1 
E_E1         VOUT 0 N44254 VIN 1
V_Vclock         N44248 0  
+PULSE 0 1 0 0 0 4.9n 10n
V_VDD         N44307 0 DC 1  
V_Vin         VIN 0  
+SIN .5 .4 3MEG 0 0 0

.subckt Sample_and_hold_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=1e9 Ron=1.0 Voff=-1e-3 Von=1e-3
.ends Sample_and_hold_U1_S2

.subckt Sample_and_hold_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1e9 Ron=1.0 Voff=-1e-3 Von=1e-3
.ends Sample_and_hold_U1_S1

**** RESUMING _Fig5_8_MSD.cir ****
.END

**** 07/05/13 15:54:31 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "_Fig5_8_MSD-_Fig5_8_MSD"  [ C:\Users\Christian\Desktop\MSD\Ch5_MSD_PSpice\_Fig5_8_MSD\_Fig5_8_MSD-pspicefiles\_Fig5_8_M


 ****     Voltage Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_U1_S2._U1_S2  X_U1_S1._U1_S1  
         RON    1               1            
        ROFF    1.000000E+09    1.000000E+09 
         VON    1.000000E-03    1.000000E-03 
        VOFF   -1.000000E-03   -1.000000E-03 


**** 07/05/13 15:54:31 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "_Fig5_8_MSD-_Fig5_8_MSD"  [ C:\Users\Christian\Desktop\MSD\Ch5_MSD_PSpice\_Fig5_8_MSD\_Fig5_8_MSD-pspicefiles\_Fig5_8_M


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  VIN)     .5000  ( VOUT)-55.51E-18  (N44248)    0.0000 (N44254)     .5000     

(N44307)    1.0000 (U1_VINB)     .5000                   (U1_VINS)     .5000    

(U1_VTRIP)     .4545                  (U1_N03327)     .5000                 




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_Vclock     9.099E-10
    V_VDD       -5.455E-09
    V_Vin        0.000E+00

    TOTAL POWER DISSIPATION   5.46E-09  WATTS



          JOB CONCLUDED

**** 07/05/13 15:54:31 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "_Fig5_8_MSD-_Fig5_8_MSD"  [ C:\Users\Christian\Desktop\MSD\Ch5_MSD_PSpice\_Fig5_8_MSD\_Fig5_8_MSD-pspicefiles\_Fig5_8_M


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =        1.23
