#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Mon Nov 21 20:32:45 2022
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/Projects/FPGA_match/final_test_new_funcs/testparam.txt cannot open.
Reading design from translate DB.
Flattening design 'top'
W: Adm-4021: The attribute '.pap_unconnected_inputs' of object 'u_top_white_block_mean/u_gamma_fix_2_2_top/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2' is overwritten by new value.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net u_ipsl_hmic_h_top/pll_pclk in design, driver pin CLKOUT1(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net ui_clk in design, driver pin CLKOUT3(instance u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1) -> load pin CLK(instance frame_read_write_m0/frame_fifo_read_m0/fifo_aclr).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 3.062500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 6.5      | 30            | 22                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 8100     | 26304         | 31                  
| LUT                   | 8223     | 17536         | 47                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 25.5     | 48            | 54                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 106      | 240           | 45                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 2        | 6             | 34                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 6        | 20            | 30                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Projects/FPGA_match/final_test_new_funcs/device_map/top.pcf has been covered.
Action dev_map: Real time elapsed is 9.000 sec
Action dev_map: CPU time elapsed is 6.766 sec
Current time: Mon Nov 21 20:32:52 2022
Action dev_map: Peak memory pool usage is 342,999,040 bytes
