#include "../cmucal.h"
#include "cmucal-node.h"
#include "cmucal-sfr.h"

struct cmucal_pll_table pll_aud0_rate_table[] = {
	PLL_RATE_MPSK(1179649032, 181, 4, 0, 31750), /*  840ppb */
	PLL_RATE_MPSK(1179648933, 181, 4, 0, 31749), /*  757ppb */
	PLL_RATE_MPSK(1179648834, 181, 4, 0, 31748), /*  673ppb */
	PLL_RATE_MPSK(1179648735, 181, 4, 0, 31747), /*  589ppb */
	PLL_RATE_MPSK(1179648635, 181, 4, 0, 31746), /*  504ppb */
	PLL_RATE_MPSK(1179648536, 181, 4, 0, 31745), /*  420ppb */
	PLL_RATE_MPSK(1179648437, 181, 4, 0, 31744), /*  336ppb */
	PLL_RATE_MPSK(1179648338, 181, 4, 0, 31743), /*  252ppb */
	PLL_RATE_MPSK(1179648239, 181, 4, 0, 31742), /*  168ppb */
	PLL_RATE_MPSK(1179648139, 181, 4, 0, 31741), /*   83ppb */
	PLL_RATE_MPSK(1179648040, 181, 4, 0, 31740), /*    0ppb */
	PLL_RATE_MPSK(1179647941, 181, 4, 0, 31739), /*  -83ppb */
	PLL_RATE_MPSK(1179647842, 181, 4, 0, 31738), /* -167ppb */
	PLL_RATE_MPSK(1179647743, 181, 4, 0, 31737), /* -251ppb */
	PLL_RATE_MPSK(1179647644, 181, 4, 0, 31736), /* -335ppb */
	PLL_RATE_MPSK(1179647544, 181, 4, 0, 31735), /* -420ppb */
	PLL_RATE_MPSK(1179647445, 181, 4, 0, 31734), /* -504ppb */
	PLL_RATE_MPSK(1179647346, 181, 4, 0, 31733), /* -588ppb */
	PLL_RATE_MPSK(1179647247, 181, 4, 0, 31732), /* -672ppb */
	PLL_RATE_MPSK(1179647148, 181, 4, 0, 31731), /* -756ppb */
	PLL_RATE_MPSK(1179647048, 181, 4, 0, 31730), /* -840ppb */
};

struct cmucal_pll_table pll_aud1_rate_table[] = {
	PLL_RATE_MPSK(67737600, 42, 1, 4, -20665),
	PLL_RATE_MPSK(25000000, 42, 1, 6, -20665),
};

struct cmucal_pll_table pll_shared1_rate_table[] = {
	PLL_RATE_MPS(1866000000, 287, 4, 0),
};

struct cmucal_pll_table pll_shared4_rate_table[] = {
	PLL_RATE_MPS(1332999936, 205, 4, 0),
};

struct cmucal_pll_table pll_shared3_rate_table[] = {
	PLL_RATE_MPS(1166000000, 583, 13, 0),
};

struct cmucal_pll_table pll_shared2_rate_table[] = {
	PLL_RATE_MPS(800000000, 400, 13, 0),
};

struct cmucal_pll_table pll_shared0_rate_table[] = {
	PLL_RATE_MPS(2132999936, 328, 4, 0),
};

struct cmucal_pll_table pll_g3d_rate_table[] = {
	PLL_RATE_MPS(900000000, 450, 13, 0),
	PLL_RATE_MPS(750000000, 375, 13, 0),
	PLL_RATE_MPS(450000000, 450, 13, 1),
	PLL_RATE_MPS(170000000, 340, 13, 2),
};

struct cmucal_pll_table pll_mmc_rate_table[] = {
	PLL_RATE_MPSK(808000000, 31, 1, 0, 5041),
};

struct cmucal_pll_table pll_cpucl0_rate_table[] = {
	PLL_RATE_MPS(2000000000, 231, 3, 0),
	PLL_RATE_MPS(1650000000, 254, 4, 0),
	PLL_RATE_MPS(1200000000, 277, 6, 0),
	PLL_RATE_MPS(800000000, 246, 4, 1),
	PLL_RATE_MPS(480000000, 443, 6, 2),
	PLL_RATE_MPS(175000000, 323, 6, 3),
};

struct cmucal_pll_table pll_cpucl1_rate_table[] = {
	PLL_RATE_MPS(2600000000, 369, 4, 0),
	PLL_RATE_MPS(1950000000, 225, 3, 0),
	PLL_RATE_MPS(1550000000, 298, 5, 0),
	PLL_RATE_MPS(1000000000, 231, 3, 1),
	PLL_RATE_MPS(600000000, 277, 6, 1),
	PLL_RATE_MPS(300000000, 277, 6, 2),
};

struct cmucal_pll_table pll_mif_rate_table[] = {
	PLL_RATE_MPSK(5500000256, 423, 4, 0, 0),
	PLL_RATE_MPSK(4265999872, 246, 3, 0, 0),
	PLL_RATE_MPSK(2688000000, 517, 5, 1, 0),
	PLL_RATE_MPSK(1420000000, 437, 4, 2, 0),
	PLL_RATE_MPSK(710000000, 437, 4, 3, 0),
};

struct cmucal_pll_table pll_mif_ext_rate_table[] = {
	PLL_RATE_MPSK(5500000256, 423, 4, 0, 0),
	PLL_RATE_MPSK(4265999872, 246, 3, 0, 0),
	PLL_RATE_MPSK(2688000000, 517, 5, 1, 0),
	PLL_RATE_MPSK(1420000000, 437, 4, 2, 0),
	PLL_RATE_MPSK(710000000, 437, 4, 3, 0),
};

struct cmucal_pll_table pll_mif1_rate_table[] = {
	PLL_RATE_MPSK(8528000000, 492, 3, 0, 0),
	PLL_RATE_MPSK(26000000, 0, 0, 0, 0),
};

struct cmucal_pll_table pll_mif2_rate_table[] = {
	PLL_RATE_MPSK(8528000000, 492, 3, 0, 0),
	PLL_RATE_MPSK(26000000, 0, 0, 0, 0),
};

struct cmucal_pll_table pll_mif3_rate_table[] = {
	PLL_RATE_MPSK(8528000000, 492, 3, 0, 0),
	PLL_RATE_MPSK(26000000, 0, 0, 0, 0),
};

struct cmucal_pll_table pll_mif_s2d_rate_table[] = {
	PLL_RATE_MPSK(800000000, 369, 3, 3, 0),
};

unsigned int cmucal_pll_size = 17;
struct cmucal_pll cmucal_pll_list[] = {
	CLK_PLL(pll_0732x, PLL_AUD0, OSCCLK_AUD, PLL_LOCKTIME_PLL_AUD0_PLL_LOCK_TIME, PLL_CON3_PLL_AUD0_ENABLE, PLL_CON3_PLL_AUD0_STABLE, PLL_CON3_PLL_AUD0_DIV_P, PLL_CON3_PLL_AUD0_DIV_M, PLL_CON3_PLL_AUD0_DIV_S, PLL_CON5_PLL_AUD0_DIV_K, pll_aud0_rate_table, 0, 0),
	CLK_PLL(pll_0732x, PLL_AUD1, OSCCLK_AUD, PLL_LOCKTIME_PLL_AUD1_PLL_LOCK_TIME, PLL_CON3_PLL_AUD1_ENABLE, PLL_CON3_PLL_AUD1_STABLE, PLL_CON3_PLL_AUD1_DIV_P, PLL_CON3_PLL_AUD1_DIV_M, PLL_CON3_PLL_AUD1_DIV_S, PLL_CON5_PLL_AUD1_DIV_K, pll_aud1_rate_table, 0, 0),
	CLK_PLL(pll_0717x, PLL_SHARED1, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED1_ENABLE, PLL_CON3_PLL_SHARED1_STABLE, PLL_CON3_PLL_SHARED1_DIV_P, PLL_CON3_PLL_SHARED1_DIV_M, PLL_CON3_PLL_SHARED1_DIV_S, EMPTY_CAL_ID, pll_shared1_rate_table, 0, 0),
	CLK_PLL(pll_0717x, PLL_SHARED4, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED4_ENABLE, PLL_CON3_PLL_SHARED4_STABLE, PLL_CON3_PLL_SHARED4_DIV_P, PLL_CON3_PLL_SHARED4_DIV_M, PLL_CON3_PLL_SHARED4_DIV_S, EMPTY_CAL_ID, pll_shared4_rate_table, 0, 0),
	CLK_PLL(pll_0718x, PLL_SHARED3, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED3_ENABLE, PLL_CON3_PLL_SHARED3_STABLE, PLL_CON3_PLL_SHARED3_DIV_P, PLL_CON3_PLL_SHARED3_DIV_M, PLL_CON3_PLL_SHARED3_DIV_S, EMPTY_CAL_ID, pll_shared3_rate_table, 0, 0),
	CLK_PLL(pll_0718x, PLL_SHARED2, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED2_ENABLE, PLL_CON3_PLL_SHARED2_STABLE, PLL_CON3_PLL_SHARED2_DIV_P, PLL_CON3_PLL_SHARED2_DIV_M, PLL_CON3_PLL_SHARED2_DIV_S, EMPTY_CAL_ID, pll_shared2_rate_table, 0, 0),
	CLK_PLL(pll_0717x, PLL_SHARED0, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED0_ENABLE, PLL_CON3_PLL_SHARED0_STABLE, PLL_CON3_PLL_SHARED0_DIV_P, PLL_CON3_PLL_SHARED0_DIV_M, PLL_CON3_PLL_SHARED0_DIV_S, EMPTY_CAL_ID, pll_shared0_rate_table, 0, 0),
	CLK_PLL(pll_0718x, PLL_G3D, OSCCLK_CMU, PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME, PLL_CON3_PLL_G3D_ENABLE, PLL_CON3_PLL_G3D_STABLE, PLL_CON3_PLL_G3D_DIV_P, PLL_CON3_PLL_G3D_DIV_M, PLL_CON3_PLL_G3D_DIV_S, EMPTY_CAL_ID, pll_g3d_rate_table, 0, 0),
	CLK_PLL(pll_0732x, PLL_MMC, OSCCLK_CMU, PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME, PLL_CON3_PLL_MMC_ENABLE, PLL_CON3_PLL_MMC_STABLE, PLL_CON3_PLL_MMC_DIV_P, PLL_CON3_PLL_MMC_DIV_M, PLL_CON3_PLL_MMC_DIV_S, PLL_CON5_PLL_MMC_DIV_K, pll_mmc_rate_table, 0, 0),
	CLK_PLL(pll_0717x, PLL_CPUCL0, OSCCLK_CPUCL0, PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL0_ENABLE, PLL_CON3_PLL_CPUCL0_STABLE, PLL_CON3_PLL_CPUCL0_DIV_P, PLL_CON3_PLL_CPUCL0_DIV_M, PLL_CON3_PLL_CPUCL0_DIV_S, EMPTY_CAL_ID, pll_cpucl0_rate_table, 0, 0),
	CLK_PLL(pll_0717x, PLL_CPUCL1, OSCCLK_CPUCL1, PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL1_ENABLE, PLL_CON3_PLL_CPUCL1_STABLE, PLL_CON3_PLL_CPUCL1_DIV_P, PLL_CON3_PLL_CPUCL1_DIV_M, PLL_CON3_PLL_CPUCL1_DIV_S, EMPTY_CAL_ID, pll_cpucl1_rate_table, 0, 0),
	CLK_PLL(pll_0716x, PLL_MIF, OSCCLK_MIF, PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_ENABLE, PLL_CON3_PLL_MIF_STABLE, PLL_CON3_PLL_MIF_DIV_P, PLL_CON3_PLL_MIF_DIV_M, PLL_CON3_PLL_MIF_DIV_S, EMPTY_CAL_ID, pll_mif_rate_table, 0, 0),
	CLK_PLL(pll_0716x, PLL_MIF_EXT, OSCCLK_MIF, PLL_LOCKTIME_PLL_MIF_EXT_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_EXT_ENABLE, PLL_CON3_PLL_MIF_EXT_STABLE, PLL_CON3_PLL_MIF_EXT_DIV_P, PLL_CON3_PLL_MIF_EXT_DIV_M, PLL_CON3_PLL_MIF_EXT_DIV_S, EMPTY_CAL_ID, pll_mif_ext_rate_table, 0, 0),
	CLK_PLL(pll_0716x, PLL_MIF1, OSCCLK_MIF1, PLL_LOCKTIME_PLL_MIF1_PLL_LOCK_TIME, PLL_CON3_PLL_MIF1_ENABLE, PLL_CON3_PLL_MIF1_STABLE, PLL_CON3_PLL_MIF1_DIV_P, PLL_CON3_PLL_MIF1_DIV_M, PLL_CON3_PLL_MIF1_DIV_S, EMPTY_CAL_ID, pll_mif1_rate_table, 0, 0),
	CLK_PLL(pll_0716x, PLL_MIF2, OSCCLK_MIF2, PLL_LOCKTIME_PLL_MIF2_PLL_LOCK_TIME, PLL_CON3_PLL_MIF2_ENABLE, PLL_CON3_PLL_MIF2_STABLE, PLL_CON3_PLL_MIF2_DIV_P, PLL_CON3_PLL_MIF2_DIV_M, PLL_CON3_PLL_MIF2_DIV_S, EMPTY_CAL_ID, pll_mif2_rate_table, 0, 0),
	CLK_PLL(pll_0716x, PLL_MIF3, OSCCLK_MIF3, PLL_LOCKTIME_PLL_MIF3_PLL_LOCK_TIME, PLL_CON3_PLL_MIF3_ENABLE, PLL_CON3_PLL_MIF3_STABLE, PLL_CON3_PLL_MIF3_DIV_P, PLL_CON3_PLL_MIF3_DIV_M, PLL_CON3_PLL_MIF3_DIV_S, EMPTY_CAL_ID, pll_mif3_rate_table, 0, 0),
	CLK_PLL(pll_0716x, PLL_MIF_S2D, OSCCLK_S2D, PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_S2D_ENABLE, PLL_CON3_PLL_MIF_S2D_STABLE, PLL_CON3_PLL_MIF_S2D_DIV_P, PLL_CON3_PLL_MIF_S2D_DIV_M, PLL_CON3_PLL_MIF_S2D_DIV_S, EMPTY_CAL_ID, pll_mif_s2d_rate_table, 0, 0),
};

enum clk_id cmucal_mux_clkcmu_cmgp_bus_parents[] = {
	MUX_CLKCMU_APM_BUS_USER,
	MUX_DLL_USER,
};
enum clk_id cmucal_mux_clk_apm_bus_parents[] = {
	MUX_CLKMUX_APM_RCO_USER,
	MUX_CLKCMU_APM_BUS_USER,
	MUX_DLL_USER,
	OSCCLK_RCO_APM,
};
enum clk_id cmucal_mux_clkcmu_vts_bus_parents[] = {
	MUX_CLKCMU_APM_BUS_USER,
	MUX_DLL_USER,
};
enum clk_id cmucal_mux_clk_apm_i3c_pmic_parents[] = {
	DIV_CLK_APM_I3C_PMIC,
	MUX_CLKMUX_APM_RCO_I3C_PMIC_USER,
};
enum clk_id cmucal_mux_clk_apm_i3c_cp_parents[] = {
	DIV_CLK_APM_I3C_CP,
	MUX_CLKMUX_APM_RCO_I3C_CP_USER,
};
enum clk_id cmucal_mux_clk_aud_uaif3_parents[] = {
	DIV_CLK_AUD_AUDIF,
	IOCLK_AUDIOCDCLK3,
	PLL_AUD1,
	OSCCLK_AUD,
};
enum clk_id cmucal_mux_clk_aud_uaif2_parents[] = {
	DIV_CLK_AUD_AUDIF,
	IOCLK_AUDIOCDCLK2,
	PLL_AUD1,
	OSCCLK_AUD,
};
enum clk_id cmucal_mux_clk_aud_uaif1_parents[] = {
	DIV_CLK_AUD_AUDIF,
	IOCLK_AUDIOCDCLK1,
	PLL_AUD1,
	OSCCLK_AUD,
};
enum clk_id cmucal_mux_clk_aud_uaif0_parents[] = {
	DIV_CLK_AUD_AUDIF,
	IOCLK_AUDIOCDCLK0,
	PLL_AUD1,
	OSCCLK_AUD,
};
enum clk_id cmucal_mux_clk_aud_cpu_parents[] = {
	DIV_CLK_AUD_PLL,
	MUX_CLKCMU_AUD_CPU_USER,
};
enum clk_id cmucal_mux_clk_aud_dsif_parents[] = {
	DIV_CLK_AUD_DSIF,
	CLKIO_AUD_DSIF,
};
enum clk_id cmucal_mux_clk_aud_uaif4_parents[] = {
	DIV_CLK_AUD_AUDIF,
	IOCLK_AUDIOCDCLK4,
	PLL_AUD1,
	OSCCLK_AUD,
};
enum clk_id cmucal_mux_clk_aud_uaif5_parents[] = {
	DIV_CLK_AUD_AUDIF,
	IOCLK_AUDIOCDCLK5,
	PLL_AUD1,
	OSCCLK_AUD,
};
enum clk_id cmucal_mux_clk_aud_uaif6_parents[] = {
	DIV_CLK_AUD_AUDIF,
	AUDIO_LIF_BCLKI,
	PLL_AUD1,
	OSCCLK_AUD,
};
enum clk_id cmucal_mux_clk_aud_cnt_parents[] = {
	DIV_CLK_AUD_AUDIF,
	PLL_AUD1,
};
enum clk_id cmucal_mux_bus0_cmuref_parents[] = {
	OSCCLK_BUS0,
	CLKCMU_CMU_BOOST,
};
enum clk_id cmucal_mux_bus1_cmuref_parents[] = {
	OSCCLK_BUS1,
	CLKCMU_CMU_BOOST,
};
enum clk_id cmucal_mux_clk_i2c_cmgp0_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clk_usi_cmgp0_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clk_usi_cmgp1_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clk_usi_cmgp2_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clk_usi_cmgp3_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clk_cmgp_adc_parents[] = {
	OSCCLK_CMGP,
	DIV_CLK_CMGP_ADC,
};
enum clk_id cmucal_mux_clk_i2c_cmgp1_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clk_i2c_cmgp2_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clk_i2c_cmgp3_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clk_cmgp_bus_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clk_dbgcore_uart_cmgp_parents[] = {
	MUX_CLKCMU_CMGP_RCO_USER,
	MUX_CLKCMU_CMGP_BUS_USER,
};
enum clk_id cmucal_mux_clkcmu_mfc0_mfc0_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usb31drd_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hsi1_ufs_embd_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_bus0_bus_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_g2d_g2d_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_dsp_bus_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED4_DIV2,
	PLL_SHARED3,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_switch_parents[] = {
	PLL_SHARED4,
	PLL_SHARED0_DIV2,
	PLL_SHARED2,
	PLL_SHARED0_DIV4,
};
enum clk_id cmucal_mux_clkcmu_core_bus_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED3,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_mif_switch_parents[] = {
	PLL_SHARED0,
	PLL_SHARED1,
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_ipp_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED4_DIV3,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_itp_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_aud_cpu_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED2,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
};
enum clk_id cmucal_mux_clkcmu_g2d_mscl_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV4,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hpm_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dbg_bus_parents[] = {
	PLL_SHARED2,
	PLL_SHARED0_DIV3,
	PLL_SHARED0_DIV4,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hsi2_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_cis_clk0_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_cis_clk1_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_cis_clk2_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_cis_clk3_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_hsi1_ufs_card_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_cmu_cmuref_parents[] = {
	OSCCLK_CMU,
	DIV_CLK_CMU_CMUREF,
};
enum clk_id cmucal_mux_clkcmu_peric0_bus_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_peric1_bus_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_peris_bus_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_hsi0_dpgtc_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_hsi1_pcie_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2,
};
enum clk_id cmucal_mux_clkcmu_npu_bus_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED4_DIV2,
	PLL_SHARED3,
	OSCCLK_CMU,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_apm_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_hsi1_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
	PLL_MMC,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl2_switch_parents[] = {
	PLL_SHARED4,
	PLL_SHARED0_DIV2,
	PLL_SHARED2,
	PLL_SHARED0_DIV4,
};
enum clk_id cmucal_mux_clkcmu_mfc0_wfd_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_mif_busp_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_peric0_ip_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_peric1_ip_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usbdp_debug_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2,
};
enum clk_id cmucal_clkcmu_dpu_bus_parents[] = {
	DIV_CLKCMU_DPU,
	DIV_CLKCMU_DPU_ALT,
};
enum clk_id cmucal_mux_clkcmu_dpu_alt_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_switch_parents[] = {
	PLL_SHARED4,
	PLL_SHARED0_DIV2,
	PLL_SHARED2,
	PLL_SHARED0_DIV4,
};
enum clk_id cmucal_mux_clkcmu_hsi2_pcie_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2,
};
enum clk_id cmucal_mux_clkcmu_hsi0_bus_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clk_cmu_cmuref_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_vra_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED4_DIV3,
};
enum clk_id cmucal_mux_clkcmu_cis_clk4_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_dpu_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED0_DIV4,
};
enum clk_id cmucal_mux_clkcmu_hsi1_mmc_card_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2,
	PLL_MMC,
	PLL_SHARED0_DIV4,
};
enum clk_id cmucal_mux_clkcmu_cmu_boost_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl2_busp_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_bus1_bus_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_bus1_sss_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_csis_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED4_DIV3,
};
enum clk_id cmucal_mux_clkcmu_dnc_bus_parents[] = {
	PLL_SHARED1_DIV2,
	PLL_SHARED2,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
};
enum clk_id cmucal_mux_clkcmu_tnr_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_mcsc_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_dns_bus_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_dnc_busm_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_mcsc_gdc_parents[] = {
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_csis_ois_mcu_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_ssp_bus_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV4,
	PLL_SHARED4_DIV3,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_cis_clk5_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
};
enum clk_id cmucal_mux_clkcmu_cmu_boost_cpu_parents[] = {
	PLL_SHARED0_DIV4,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV2,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_core_cmuref_parents[] = {
	OSCCLK_CORE,
	CLKCMU_CMU_BOOST,
};
enum clk_id cmucal_mux_clk_cpucl0_pll_parents[] = {
	PLL_CPUCL0,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	OSCCLK_CPUCL0,
	OSCCLK_CPUCL0,
};
enum clk_id cmucal_mux_cpucl0_cmuref_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CMU_BOOST_CPU,
};
enum clk_id cmucal_mux_clk_cpucl1_pll_parents[] = {
	PLL_CPUCL1,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	OSCCLK_CPUCL1,
	OSCCLK_CPUCL1,
};
enum clk_id cmucal_mux_cpucl1_cmuref_parents[] = {
	OSCCLK_CPUCL1,
	CLKCMU_CMU_BOOST_CPU,
};
enum clk_id cmucal_mux_cpucl2_cmuref_parents[] = {
	OSCCLK_CPUCL2,
	CLKCMU_CMU_BOOST_CPU,
};
enum clk_id cmucal_mux_clk_g3d_busd_parents[] = {
	MUX_CLKCMU_G3D_BUS_USER,
	MUX_CLKCMU_G3D_SWITCH_USER,
};
enum clk_id cmucal_mux_mif_cmuref_parents[] = {
	OSCCLK_MIF,
	MUX_CLKCMU_MIF_BUSP_USER,
};
enum clk_id cmucal_mux_mif1_cmuref_parents[] = {
	OSCCLK_MIF1,
	MUX_CLKCMU_MIF1_BUSP_USER,
};
enum clk_id cmucal_mux_mif2_cmuref_parents[] = {
	OSCCLK_MIF2,
	MUX_CLKCMU_MIF2_BUSP_USER,
};
enum clk_id cmucal_mux_mif3_cmuref_parents[] = {
	OSCCLK_MIF3,
	MUX_CLKCMU_MIF3_BUSP_USER,
};
enum clk_id cmucal_mux_clk_s2d_core_parents[] = {
	OSCCLK_S2D,
	CLK_MIF_BUSD_S2D,
};
enum clk_id cmucal_mux_clk_vts_bus_parents[] = {
	MUX_CLKCMU_VTS_RCO_USER,
	MUX_CLKCMU_VTS_BUS_USER,
};
enum clk_id cmucal_mux_clk_vts_dmic_if_parents[] = {
	MUX_CLKCMU_VTS_RCO_USER,
	MUX_CLKCMU_VTS_AUD0_USER,
	MUX_CLKCMU_VTS_AUD1_USER,
	OSCCLK_RCO_VTS,
};
enum clk_id cmucal_mux_clk_vts_dmic_aud_parents[] = {
	MUX_CLKCMU_VTS_RCO_USER,
	MUX_CLKCMU_VTS_AUD0_USER,
	MUX_CLKCMU_VTS_AUD1_USER,
	OSCCLK_RCO_VTS,
};
enum clk_id cmucal_mux_clk_vts_serial_lif_parents[] = {
	MUX_CLKCMU_VTS_RCO_USER,
	MUX_CLKCMU_VTS_AUD0_USER,
	MUX_CLKCMU_VTS_AUD1_USER,
	OSCCLK_RCO_VTS,
};
enum clk_id cmucal_mux_clkcmu_apm_bus_user_parents[] = {
	OSCCLK_RCO_APM,
	CLKCMU_APM_BUS,
};
enum clk_id cmucal_mux_dll_user_parents[] = {
	OSCCLK_RCO_APM,
	CLK_DLL_DCO,
};
enum clk_id cmucal_mux_clkmux_apm_rco_user_parents[] = {
	OSCCLK_RCO_APM,
	CLK_RCO_APM,
};
enum clk_id cmucal_mux_clkmux_apm_rco_i3c_pmic_user_parents[] = {
	OSCCLK_RCO_APM,
	CLK_RCO_I3C_PMIC,
};
enum clk_id cmucal_mux_clkmux_apm_rco_i3c_cp_user_parents[] = {
	OSCCLK_RCO_APM,
	CLK_RCO_I3C_CP,
};
enum clk_id cmucal_mux_clkcmu_aud_cpu_user_parents[] = {
	OSCCLK_AUD,
	CLKCMU_AUD_CPU,
};
enum clk_id cmucal_mux_clkcmu_bus0_bus_user_parents[] = {
	OSCCLK_BUS0,
	CLKCMU_BUS0_BUS,
};
enum clk_id cmucal_mux_clkcmu_bus1_bus_user_parents[] = {
	OSCCLK_BUS1,
	CLKCMU_BUS1_BUS,
};
enum clk_id cmucal_mux_clkcmu_bus1_sss_user_parents[] = {
	OSCCLK_BUS1,
	CLKCMU_BUS1_SSS,
};
enum clk_id cmucal_mux_clkcmu_cmgp_bus_user_parents[] = {
	OSCCLK_RCO_CMGP,
	CLKCMU_CMGP_BUS,
};
enum clk_id cmucal_mux_clkcmu_cmgp_rco_user_parents[] = {
	OSCCLK_RCO_CMGP,
	CLK_RCO_CMGP,
};
enum clk_id cmucal_mux_clkcmu_core_bus_user_parents[] = {
	OSCCLK_CORE,
	CLKCMU_CORE_BUS,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_switch_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dbg_bus_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_DBG_BUS,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_switch_user_parents[] = {
	OSCCLK_CPUCL1,
	CLKCMU_CPUCL1_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl2_busp_user_parents[] = {
	OSCCLK_CPUCL2,
	CLKCMU_CPUCL2_BUSP,
};
enum clk_id cmucal_mux_clkcmu_csis_bus_user_parents[] = {
	OSCCLK_CSIS,
	CLKCMU_CSIS_BUS,
};
enum clk_id cmucal_mux_clkcmu_csis_ois_mcu_user_parents[] = {
	OSCCLK_CSIS,
	CLKCMU_CSIS_OIS_MCU,
};
enum clk_id cmucal_mux_clkcmu_dnc_bus_user_parents[] = {
	OSCCLK_DNC,
	CLKCMU_DNC_BUS,
};
enum clk_id cmucal_mux_clkcmu_dnc_busm_user_parents[] = {
	OSCCLK_DNC,
	CLKCMU_DNC_BUSM,
};
enum clk_id cmucal_mux_clkcmu_dns_bus_user_parents[] = {
	OSCCLK_DNS,
	CLKCMU_DNS_BUS,
};
enum clk_id cmucal_mux_clkcmu_dpu_bus_user_parents[] = {
	OSCCLK_DPU,
	CLKCMU_DPU_BUS,
};
enum clk_id cmucal_mux_clkcmu_dsp_bus_user_parents[] = {
	OSCCLK_DSP,
	CLKCMU_DSP_BUS,
};
enum clk_id cmucal_mux_clkcmu_dsp1_bus_user_parents[] = {
	OSCCLK_DSP1,
	CLKCMU_DSP_BUS,
};
enum clk_id cmucal_mux_clkcmu_dsp2_bus_user_parents[] = {
	OSCCLK_DSP2,
	CLKCMU_DSP_BUS,
};
enum clk_id cmucal_mux_clkcmu_g2d_g2d_user_parents[] = {
	OSCCLK_G2D,
	CLKCMU_G2D_G2D,
};
enum clk_id cmucal_mux_clkcmu_g2d_mscl_user_parents[] = {
	OSCCLK_G2D,
	CLKCMU_G2D_MSCL,
};
enum clk_id cmucal_mux_clkcmu_g3d_switch_user_parents[] = {
	OSCCLK_G3D,
	CLKCMU_G3D_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_embedded_g3d_user_parents[] = {
	OSCCLK_G3D,
	DIV_CLK_G3D_BUSD,
};
enum clk_id cmucal_mux_clkcmu_g3d_bus_user_parents[] = {
	OSCCLK_G3D,
	CLKCMU_G3D_BUS,
};
enum clk_id cmucal_mux_clkcmu_hsi0_bus_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_BUS,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usb31drd_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_USB31DRD,
};
enum clk_id cmucal_mux_clkcmu_hsi0_usbdp_debug_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_USBDP_DEBUG,
};
enum clk_id cmucal_mux_clkcmu_hsi0_dpgtc_user_parents[] = {
	OSCCLK_HSI0,
	CLKCMU_HSI0_DPGTC,
};
enum clk_id cmucal_mux_clkcmu_hsi1_bus_user_parents[] = {
	OSCCLK_HSI1,
	CLKCMU_HSI1_BUS,
};
enum clk_id cmucal_mux_clkcmu_hsi1_mmc_card_user_parents[] = {
	OSCCLK_HSI1,
	CLKCMU_HSI1_MMC_CARD,
};
enum clk_id cmucal_mux_clkcmu_hsi1_pcie_user_parents[] = {
	OSCCLK_HSI1,
	CLKCMU_HSI1_PCIE,
};
enum clk_id cmucal_mux_clkcmu_hsi1_ufs_card_user_parents[] = {
	OSCCLK_HSI1,
	CLKCMU_HSI1_UFS_CARD,
};
enum clk_id cmucal_mux_clkcmu_hsi1_ufs_embd_user_parents[] = {
	OSCCLK_HSI1,
	CLKCMU_HSI1_UFS_EMBD,
};
enum clk_id cmucal_mux_clkcmu_hsi2_bus_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_BUS,
};
enum clk_id cmucal_mux_clkcmu_hsi2_pcie_user_parents[] = {
	OSCCLK_HSI2,
	CLKCMU_HSI2_PCIE,
};
enum clk_id cmucal_mux_clkcmu_ipp_bus_user_parents[] = {
	OSCCLK_IPP,
	CLKCMU_IPP_BUS,
};
enum clk_id cmucal_mux_clkcmu_itp_bus_user_parents[] = {
	OSCCLK_ITP,
	CLKCMU_ITP_BUS,
};
enum clk_id cmucal_mux_clkcmu_mcsc_bus_user_parents[] = {
	OSCCLK_MCSC,
	CLKCMU_MCSC_BUS,
};
enum clk_id cmucal_mux_clkcmu_mcsc_gdc_user_parents[] = {
	OSCCLK_MCSC,
	CLKCMU_MCSC_GDC,
};
enum clk_id cmucal_mux_clkcmu_mfc0_mfc0_user_parents[] = {
	OSCCLK_MFC0,
	CLKCMU_MFC0_MFC0,
};
enum clk_id cmucal_mux_clkcmu_mfc0_wfd_user_parents[] = {
	OSCCLK_MFC0,
	CLKCMU_MFC0_WFD,
};
enum clk_id cmucal_mux_clkcmu_mif_busp_user_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_BUSP,
};
enum clk_id cmucal_clkmux_mif_ddrphy2x_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_SWITCH,
	PLL_MIF,
	PLL_MIF_EXT,
};
enum clk_id cmucal_mux_clkcmu_mif1_busp_user_parents[] = {
	OSCCLK_MIF1,
	CLKCMU_MIF_BUSP,
};
enum clk_id cmucal_clkmux_mif1_ddrphy2x_parents[] = {
	OSCCLK_MIF1,
	CLKCMU_MIF_SWITCH,
	PLL_MIF1,
	PLL_MIF1,
};
enum clk_id cmucal_mux_clkcmu_mif2_busp_user_parents[] = {
	OSCCLK_MIF2,
	CLKCMU_MIF_BUSP,
};
enum clk_id cmucal_clkmux_mif2_ddrphy2x_parents[] = {
	OSCCLK_MIF2,
	CLKCMU_MIF_SWITCH,
	PLL_MIF2,
	PLL_MIF2,
};
enum clk_id cmucal_mux_clkcmu_mif3_busp_user_parents[] = {
	OSCCLK_MIF3,
	CLKCMU_MIF_BUSP,
};
enum clk_id cmucal_clkmux_mif3_ddrphy2x_parents[] = {
	OSCCLK_MIF3,
	CLKCMU_MIF_SWITCH,
	PLL_MIF3,
	PLL_MIF3,
};
enum clk_id cmucal_mux_clkcmu_npu_bus_user_parents[] = {
	OSCCLK_NPU,
	CLKCMU_NPU_BUS,
};
enum clk_id cmucal_mux_clkcmu_npu10_bus_user_parents[] = {
	OSCCLK_NPU10,
	CLKCMU_NPU_BUS,
};
enum clk_id cmucal_mux_clkcmu_npu11_bus_user_parents[] = {
	OSCCLK_NPU11,
	CLKCMU_NPU_BUS,
};
enum clk_id cmucal_mux_clkcmu_npuc_bus_user_parents[] = {
	OSCCLK_NPUC,
	CLKCMU_NPU_BUS,
};
enum clk_id cmucal_mux_clkcmu_peric0_bus_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_BUS,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi00_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi01_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi02_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi03_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi04_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi05_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi_i2c_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_uart_dbg_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi13_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi14_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric0_usi15_usi_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_bus_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_BUS,
};
enum clk_id cmucal_mux_clkcmu_peric1_uart_bt_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi_i2c_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi06_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi07_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi08_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi09_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi10_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi11_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi12_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi18_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi16_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_usi17_usi_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peris_bus_user_parents[] = {
	OSCCLK_PERIS,
	CLKCMU_PERIS_BUS,
};
enum clk_id cmucal_clkcmu_mif_ddrphy2x_s2d_parents[] = {
	OSCCLK_S2D,
	PLL_MIF_S2D,
	PLL_MIF_S2D,
	PLL_MIF_S2D,
};
enum clk_id cmucal_mux_clkcmu_ssp_bus_user_parents[] = {
	OSCCLK_SSP,
	CLKCMU_SSP_BUS,
};
enum clk_id cmucal_mux_clkcmu_tnr_bus_user_parents[] = {
	OSCCLK_TNR,
	CLKCMU_TNR_BUS,
};
enum clk_id cmucal_mux_clkcmu_vra_bus_user_parents[] = {
	OSCCLK_VRA,
	CLKCMU_VRA_BUS,
};
enum clk_id cmucal_mux_clkcmu_vts_bus_user_parents[] = {
	OSCCLK_RCO_VTS,
	CLKCMU_VTS_BUS,
};
enum clk_id cmucal_mux_clkcmu_vts_rco_user_parents[] = {
	OSCCLK_RCO_VTS,
	CLK_RCO_VTS,
};
enum clk_id cmucal_mux_clkcmu_vts_aud0_user_parents[] = {
	OSCCLK_RCO_VTS,
	CLK_AUD_DMIC0,
};
enum clk_id cmucal_mux_clkcmu_vts_aud1_user_parents[] = {
	OSCCLK_RCO_VTS,
	CLK_AUD_DMIC1,
};
enum clk_id cmucal_mux_hchgen_clk_aud_cpu_parents[] = {
	MUX_CLK_AUD_CPU,
	OSCCLK_AUD,
};
enum clk_id cmucal_mux_clk_peris_gic_parents[] = {
	MUX_CLKCMU_PERIS_BUS_USER,
	OSCCLK_PERIS,
};
unsigned int cmucal_mux_size = 286;
struct cmucal_mux cmucal_mux_list[] = {
	CLK_MUX(MUX_CLKCMU_CMGP_BUS, cmucal_mux_clkcmu_cmgp_bus_parents, CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_APM_BUS, cmucal_mux_clk_apm_bus_parents, CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT, CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY, CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_VTS_BUS, cmucal_mux_clkcmu_vts_bus_parents, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_APM_I3C_PMIC, cmucal_mux_clk_apm_i3c_pmic_parents, CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_SELECT, CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_BUSY, CLK_CON_MUX_MUX_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_APM_I3C_CP, cmucal_mux_clk_apm_i3c_cp_parents, CLK_CON_MUX_MUX_CLK_APM_I3C_CP_SELECT, CLK_CON_MUX_MUX_CLK_APM_I3C_CP_BUSY, CLK_CON_MUX_MUX_CLK_APM_I3C_CP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF3, cmucal_mux_clk_aud_uaif3_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF2, cmucal_mux_clk_aud_uaif2_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF1, cmucal_mux_clk_aud_uaif1_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF0, cmucal_mux_clk_aud_uaif0_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_CPU, cmucal_mux_clk_aud_cpu_parents, CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT, CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY, CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_DSIF, cmucal_mux_clk_aud_dsif_parents, CLK_CON_MUX_MUX_CLK_AUD_DSIF_SELECT, CLK_CON_MUX_MUX_CLK_AUD_DSIF_BUSY, CLK_CON_MUX_MUX_CLK_AUD_DSIF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF4, cmucal_mux_clk_aud_uaif4_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF5, cmucal_mux_clk_aud_uaif5_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF6, cmucal_mux_clk_aud_uaif6_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_CNT, cmucal_mux_clk_aud_cnt_parents, CLK_CON_MUX_MUX_CLK_AUD_CNT_SELECT, CLK_CON_MUX_MUX_CLK_AUD_CNT_BUSY, CLK_CON_MUX_MUX_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_BUS0_CMUREF, cmucal_mux_bus0_cmuref_parents, CLK_CON_MUX_MUX_BUS0_CMUREF_SELECT, CLK_CON_MUX_MUX_BUS0_CMUREF_BUSY, CLK_CON_MUX_MUX_BUS0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_BUS1_CMUREF, cmucal_mux_bus1_cmuref_parents, CLK_CON_MUX_MUX_BUS1_CMUREF_SELECT, CLK_CON_MUX_MUX_BUS1_CMUREF_BUSY, CLK_CON_MUX_MUX_BUS1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_I2C_CMGP0, cmucal_mux_clk_i2c_cmgp0_parents, CLK_CON_MUX_MUX_CLK_I2C_CMGP0_SELECT, CLK_CON_MUX_MUX_CLK_I2C_CMGP0_BUSY, CLK_CON_MUX_MUX_CLK_I2C_CMGP0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_USI_CMGP0, cmucal_mux_clk_usi_cmgp0_parents, CLK_CON_MUX_MUX_CLK_USI_CMGP0_SELECT, CLK_CON_MUX_MUX_CLK_USI_CMGP0_BUSY, CLK_CON_MUX_MUX_CLK_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_USI_CMGP1, cmucal_mux_clk_usi_cmgp1_parents, CLK_CON_MUX_MUX_CLK_USI_CMGP1_SELECT, CLK_CON_MUX_MUX_CLK_USI_CMGP1_BUSY, CLK_CON_MUX_MUX_CLK_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_USI_CMGP2, cmucal_mux_clk_usi_cmgp2_parents, CLK_CON_MUX_MUX_CLK_USI_CMGP2_SELECT, CLK_CON_MUX_MUX_CLK_USI_CMGP2_BUSY, CLK_CON_MUX_MUX_CLK_USI_CMGP2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_USI_CMGP3, cmucal_mux_clk_usi_cmgp3_parents, CLK_CON_MUX_MUX_CLK_USI_CMGP3_SELECT, CLK_CON_MUX_MUX_CLK_USI_CMGP3_BUSY, CLK_CON_MUX_MUX_CLK_USI_CMGP3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CMGP_ADC, cmucal_mux_clk_cmgp_adc_parents, CLK_CON_MUX_MUX_CLK_CMGP_ADC_SELECT, CLK_CON_MUX_MUX_CLK_CMGP_ADC_BUSY, CLK_CON_MUX_MUX_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_I2C_CMGP1, cmucal_mux_clk_i2c_cmgp1_parents, CLK_CON_MUX_MUX_CLK_I2C_CMGP1_SELECT, CLK_CON_MUX_MUX_CLK_I2C_CMGP1_BUSY, CLK_CON_MUX_MUX_CLK_I2C_CMGP1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_I2C_CMGP2, cmucal_mux_clk_i2c_cmgp2_parents, CLK_CON_MUX_MUX_CLK_I2C_CMGP2_SELECT, CLK_CON_MUX_MUX_CLK_I2C_CMGP2_BUSY, CLK_CON_MUX_MUX_CLK_I2C_CMGP2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_I2C_CMGP3, cmucal_mux_clk_i2c_cmgp3_parents, CLK_CON_MUX_MUX_CLK_I2C_CMGP3_SELECT, CLK_CON_MUX_MUX_CLK_I2C_CMGP3_BUSY, CLK_CON_MUX_MUX_CLK_I2C_CMGP3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CMGP_BUS, cmucal_mux_clk_cmgp_bus_parents, CLK_CON_MUX_MUX_CLK_CMGP_BUS_SELECT, CLK_CON_MUX_MUX_CLK_CMGP_BUS_BUSY, CLK_CON_MUX_MUX_CLK_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_DBGCORE_UART_CMGP, cmucal_mux_clk_dbgcore_uart_cmgp_parents, CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP_SELECT, CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP_BUSY, CLK_CON_MUX_MUX_CLK_DBGCORE_UART_CMGP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC0_MFC0, cmucal_mux_clkcmu_mfc0_mfc0_parents, CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0_SELECT, CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0_BUSY, CLK_CON_MUX_MUX_CLKCMU_MFC0_MFC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USB31DRD, cmucal_mux_clkcmu_hsi0_usb31drd_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_UFS_EMBD, cmucal_mux_clkcmu_hsi1_ufs_embd_parents, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUS0_BUS, cmucal_mux_clkcmu_bus0_bus_parents, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_G2D, cmucal_mux_clkcmu_g2d_g2d_parents, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DSP_BUS, cmucal_mux_clkcmu_dsp_bus_parents, CLK_CON_MUX_MUX_CLKCMU_DSP_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_DSP_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_SWITCH, cmucal_mux_clkcmu_cpucl0_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CORE_BUS, cmucal_mux_clkcmu_core_bus_parents, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_SWITCH, cmucal_mux_clkcmu_mif_switch_parents, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_IPP_BUS, cmucal_mux_clkcmu_ipp_bus_parents, CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_ITP_BUS, cmucal_mux_clkcmu_itp_bus_parents, CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUD_CPU, cmucal_mux_clkcmu_aud_cpu_parents, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_MSCL, cmucal_mux_clkcmu_g2d_mscl_parents, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HPM, cmucal_mux_clkcmu_hpm_parents, CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT, CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY, CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DBG_BUS, cmucal_mux_clkcmu_cpucl0_dbg_bus_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_BUS, cmucal_mux_clkcmu_hsi2_bus_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK0, cmucal_mux_clkcmu_cis_clk0_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK1, cmucal_mux_clkcmu_cis_clk1_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK2, cmucal_mux_clkcmu_cis_clk2_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK3, cmucal_mux_clkcmu_cis_clk3_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_UFS_CARD, cmucal_mux_clkcmu_hsi1_ufs_card_parents, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CMU_CMUREF, cmucal_mux_cmu_cmuref_parents, CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_BUS, cmucal_mux_clkcmu_peric0_bus_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_BUS, cmucal_mux_clkcmu_peric1_bus_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIS_BUS, cmucal_mux_clkcmu_peris_bus_parents, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_DPGTC, cmucal_mux_clkcmu_hsi0_dpgtc_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_PCIE, cmucal_mux_clkcmu_hsi1_pcie_parents, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NPU_BUS, cmucal_mux_clkcmu_npu_bus_parents, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_APM_BUS, cmucal_mux_clkcmu_apm_bus_parents, CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_BUS, cmucal_mux_clkcmu_hsi1_bus_parents, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL2_SWITCH, cmucal_mux_clkcmu_cpucl2_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC0_WFD, cmucal_mux_clkcmu_mfc0_wfd_parents, CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD_SELECT, CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD_BUSY, CLK_CON_MUX_MUX_CLKCMU_MFC0_WFD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_BUSP, cmucal_mux_clkcmu_mif_busp_parents, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_IP, cmucal_mux_clkcmu_peric0_ip_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_IP, cmucal_mux_clkcmu_peric1_ip_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USBDP_DEBUG, cmucal_mux_clkcmu_hsi0_usbdp_debug_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKCMU_DPU_BUS, cmucal_clkcmu_dpu_bus_parents, CLK_CON_MUX_CLKCMU_DPU_BUS_SELECT, CLK_CON_MUX_CLKCMU_DPU_BUS_BUSY, CLK_CON_MUX_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPU_ALT, cmucal_mux_clkcmu_dpu_alt_parents, CLK_CON_MUX_MUX_CLKCMU_DPU_ALT_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPU_ALT_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPU_ALT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH, cmucal_mux_clkcmu_cpucl1_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_PCIE, cmucal_mux_clkcmu_hsi2_pcie_parents, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_BUS, cmucal_mux_clkcmu_hsi0_bus_parents, CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CMU_CMUREF, cmucal_mux_clk_cmu_cmuref_parents, CLK_CON_MUX_MUX_CLK_CMU_CMUREF_SELECT, CLK_CON_MUX_MUX_CLK_CMU_CMUREF_BUSY, CLK_CON_MUX_MUX_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_VRA_BUS, cmucal_mux_clkcmu_vra_bus_parents, CLK_CON_MUX_MUX_CLKCMU_VRA_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_VRA_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK4, cmucal_mux_clkcmu_cis_clk4_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPU, cmucal_mux_clkcmu_dpu_parents, CLK_CON_MUX_MUX_CLKCMU_DPU_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPU_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_MMC_CARD, cmucal_mux_clkcmu_hsi1_mmc_card_parents, CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_SELECT, CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_BUSY, CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CMU_BOOST, cmucal_mux_clkcmu_cmu_boost_parents, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL2_BUSP, cmucal_mux_clkcmu_cpucl2_busp_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL2_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUS1_BUS, cmucal_mux_clkcmu_bus1_bus_parents, CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUS1_SSS, cmucal_mux_clkcmu_bus1_sss_parents, CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS_SELECT, CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS_BUSY, CLK_CON_MUX_MUX_CLKCMU_BUS1_SSS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CSIS_BUS, cmucal_mux_clkcmu_csis_bus_parents, CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNC_BUS, cmucal_mux_clkcmu_dnc_bus_parents, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TNR_BUS, cmucal_mux_clkcmu_tnr_bus_parents, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_BUS, cmucal_mux_clkcmu_mcsc_bus_parents, CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNS_BUS, cmucal_mux_clkcmu_dns_bus_parents, CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNC_BUSM, cmucal_mux_clkcmu_dnc_busm_parents, CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM_SELECT, CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM_BUSY, CLK_CON_MUX_MUX_CLKCMU_DNC_BUSM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_GDC, cmucal_mux_clkcmu_mcsc_gdc_parents, CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MCSC_GDC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CSIS_OIS_MCU, cmucal_mux_clkcmu_csis_ois_mcu_parents, CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU_SELECT, CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU_BUSY, CLK_CON_MUX_MUX_CLKCMU_CSIS_OIS_MCU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_SSP_BUS, cmucal_mux_clkcmu_ssp_bus_parents, CLK_CON_MUX_MUX_CLKCMU_SSP_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_SSP_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_SSP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CIS_CLK5, cmucal_mux_clkcmu_cis_clk5_parents, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_SELECT, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_BUSY, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CMU_BOOST_CPU, cmucal_mux_clkcmu_cmu_boost_cpu_parents, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU_SELECT, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU_BUSY, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CORE_CMUREF, cmucal_mux_core_cmuref_parents, CLK_CON_MUX_MUX_CORE_CMUREF_SELECT, CLK_CON_MUX_MUX_CORE_CMUREF_BUSY, CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL0_PLL, cmucal_mux_clk_cpucl0_pll_parents, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL0_CMUREF, cmucal_mux_cpucl0_cmuref_parents, CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL1_PLL, cmucal_mux_clk_cpucl1_pll_parents, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL1_PLL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL1_CMUREF, cmucal_mux_cpucl1_cmuref_parents, CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL2_CMUREF, cmucal_mux_cpucl2_cmuref_parents, CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D_BUSD, cmucal_mux_clk_g3d_busd_parents, CLK_CON_MUX_MUX_CLK_G3D_BUSD_SELECT, CLK_CON_MUX_MUX_CLK_G3D_BUSD_BUSY, CLK_CON_MUX_MUX_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_MIF_CMUREF, cmucal_mux_mif_cmuref_parents, CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_MIF1_CMUREF, cmucal_mux_mif1_cmuref_parents, CLK_CON_MUX_MUX_MIF1_CMUREF_SELECT, CLK_CON_MUX_MUX_MIF1_CMUREF_BUSY, CLK_CON_MUX_MUX_MIF1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_MIF2_CMUREF, cmucal_mux_mif2_cmuref_parents, CLK_CON_MUX_MUX_MIF2_CMUREF_SELECT, CLK_CON_MUX_MUX_MIF2_CMUREF_BUSY, CLK_CON_MUX_MUX_MIF2_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_MIF3_CMUREF, cmucal_mux_mif3_cmuref_parents, CLK_CON_MUX_MUX_MIF3_CMUREF_SELECT, CLK_CON_MUX_MUX_MIF3_CMUREF_BUSY, CLK_CON_MUX_MUX_MIF3_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_S2D_CORE, cmucal_mux_clk_s2d_core_parents, CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_VTS_BUS, cmucal_mux_clk_vts_bus_parents, CLK_CON_MUX_MUX_CLK_VTS_BUS_SELECT, CLK_CON_MUX_MUX_CLK_VTS_BUS_BUSY, CLK_CON_MUX_MUX_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_VTS_DMIC_IF, cmucal_mux_clk_vts_dmic_if_parents, CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF_SELECT, CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF_BUSY, CLK_CON_MUX_MUX_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_VTS_DMIC_AUD, cmucal_mux_clk_vts_dmic_aud_parents, CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD_SELECT, CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD_BUSY, CLK_CON_MUX_MUX_CLK_VTS_DMIC_AUD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_VTS_SERIAL_LIF, cmucal_mux_clk_vts_serial_lif_parents, CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF_SELECT, CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF_BUSY, CLK_CON_MUX_MUX_CLK_VTS_SERIAL_LIF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(APM_CMU_APM_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(APM_CMU_APM_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(AUD_CMU_AUD_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(AUD_CMU_AUD_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(BUS0_CMU_BUS0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(BUS0_CMU_BUS0_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(BUS1_CMU_BUS1_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(BUS1_CMU_BUS1_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CMGP_CMU_CMGP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CMGP_CMU_CMGP_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CMU_CMU_TOP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CMU_CMU_TOP_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CORE_CMU_CORE_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CORE_CMU_CORE_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL0_CMU_CPUCL0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL0_CMU_CPUCL0_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL1_CMU_CPUCL1_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL1_CMU_CPUCL1_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL2_CMU_CPUCL2_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL2_CMU_CPUCL2_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CSIS_CMU_CSIS_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CSIS_CMU_CSIS_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DNC_CMU_DNC_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DNC_CMU_DNC_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DNS_CMU_DNS_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DNS_CMU_DNS_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DPU_CMU_DPU_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DPU_CMU_DPU_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DSP_CMU_DSP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DSP_CMU_DSP_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DSP1_CMU_DSP1_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DSP1_CMU_DSP1_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DSP2_CMU_DSP2_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DSP2_CMU_DSP2_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G2D_CMU_G2D_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G2D_CMU_G2D_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D_CMU_G3D_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D_CMU_G3D_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D_EMBEDDED_CMU_G3D_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D_EMBEDDED_CMU_G3D_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(HSI0_CMU_HSI0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(HSI0_CMU_HSI0_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(HSI1_CMU_HSI1_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(HSI1_CMU_HSI1_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(HSI2_CMU_HSI2_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(HSI2_CMU_HSI2_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(IPP_CMU_IPP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(IPP_CMU_IPP_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(ITP_CMU_ITP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(ITP_CMU_ITP_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MCSC_CMU_MCSC_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MCSC_CMU_MCSC_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MFC0_CMU_MFC0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MFC0_CMU_MFC0_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF_CMU_MIF_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF_CMU_MIF_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF1_CMU_MIF1_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF1_CMU_MIF1_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF2_CMU_MIF2_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF2_CMU_MIF2_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF3_CMU_MIF3_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF3_CMU_MIF3_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NPU_CMU_NPU_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NPU_CMU_NPU_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NPU10_CMU_NPU10_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NPU10_CMU_NPU10_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NPU11_CMU_NPU11_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NPU11_CMU_NPU11_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NPUC_CMU_NPUC_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NPUC_CMU_NPUC_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIC0_CMU_PERIC0_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIC0_CMU_PERIC0_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIC1_CMU_PERIC1_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIC1_CMU_PERIC1_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIS_CMU_PERIS_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIS_CMU_PERIS_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(SSP_CMU_SSP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(SSP_CMU_SSP_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(TNR_CMU_TNR_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(TNR_CMU_TNR_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(VRA_CMU_VRA_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(VRA_CMU_VRA_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(VTS_CMU_VTS_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(VTS_CMU_VTS_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MUX_CLKCMU_APM_BUS_USER, cmucal_mux_clkcmu_apm_bus_user_parents, PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_DLL_USER, cmucal_mux_dll_user_parents, PLL_CON0_MUX_DLL_USER_MUX_SEL, PLL_CON0_MUX_DLL_USER_BUSY, PLL_CON1_MUX_DLL_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKMUX_APM_RCO_USER, cmucal_mux_clkmux_apm_rco_user_parents, PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL, PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY, PLL_CON1_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKMUX_APM_RCO_I3C_PMIC_USER, cmucal_mux_clkmux_apm_rco_i3c_pmic_user_parents, PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER_MUX_SEL, PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER_BUSY, PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_PMIC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKMUX_APM_RCO_I3C_CP_USER, cmucal_mux_clkmux_apm_rco_i3c_cp_user_parents, PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER_MUX_SEL, PLL_CON0_MUX_CLKMUX_APM_RCO_I3C_CP_USER_BUSY, PLL_CON1_MUX_CLKMUX_APM_RCO_I3C_CP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUD_CPU_USER, cmucal_mux_clkcmu_aud_cpu_user_parents, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY, PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUS0_BUS_USER, cmucal_mux_clkcmu_bus0_bus_user_parents, PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_BUS0_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_BUS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUS1_BUS_USER, cmucal_mux_clkcmu_bus1_bus_user_parents, PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_BUS1_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_BUS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUS1_SSS_USER, cmucal_mux_clkcmu_bus1_sss_user_parents, PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_BUS1_SSS_USER_BUSY, PLL_CON1_MUX_CLKCMU_BUS1_SSS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CMGP_BUS_USER, cmucal_mux_clkcmu_cmgp_bus_user_parents, PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CMGP_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_CMGP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CMGP_RCO_USER, cmucal_mux_clkcmu_cmgp_rco_user_parents, PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CMGP_RCO_USER_BUSY, PLL_CON1_MUX_CLKCMU_CMGP_RCO_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CORE_BUS_USER, cmucal_mux_clkcmu_core_bus_user_parents, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_SWITCH_USER, cmucal_mux_clkcmu_cpucl0_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DBG_BUS_USER, cmucal_mux_clkcmu_cpucl0_dbg_bus_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH_USER, cmucal_mux_clkcmu_cpucl1_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL2_BUSP_USER, cmucal_mux_clkcmu_cpucl2_busp_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL2_BUSP_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL2_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CSIS_BUS_USER, cmucal_mux_clkcmu_csis_bus_user_parents, PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CSIS_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_CSIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CSIS_OIS_MCU_USER, cmucal_mux_clkcmu_csis_ois_mcu_user_parents, PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CSIS_OIS_MCU_USER_BUSY, PLL_CON1_MUX_CLKCMU_CSIS_OIS_MCU_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNC_BUS_USER, cmucal_mux_clkcmu_dnc_bus_user_parents, PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DNC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNC_BUSM_USER, cmucal_mux_clkcmu_dnc_busm_user_parents, PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DNC_BUSM_USER_BUSY, PLL_CON1_MUX_CLKCMU_DNC_BUSM_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNS_BUS_USER, cmucal_mux_clkcmu_dns_bus_user_parents, PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DNS_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DNS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPU_BUS_USER, cmucal_mux_clkcmu_dpu_bus_user_parents, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPU_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DSP_BUS_USER, cmucal_mux_clkcmu_dsp_bus_user_parents, PLL_CON0_MUX_CLKCMU_DSP_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DSP_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DSP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DSP1_BUS_USER, cmucal_mux_clkcmu_dsp1_bus_user_parents, PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DSP1_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DSP1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DSP2_BUS_USER, cmucal_mux_clkcmu_dsp2_bus_user_parents, PLL_CON0_MUX_CLKCMU_DSP2_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DSP2_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DSP2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_G2D_USER, cmucal_mux_clkcmu_g2d_g2d_user_parents, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY, PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_MSCL_USER, cmucal_mux_clkcmu_g2d_mscl_user_parents, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY, PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_SWITCH_USER, cmucal_mux_clkcmu_g3d_switch_user_parents, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EMBEDDED_G3D_USER, cmucal_mux_clkcmu_embedded_g3d_user_parents, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D_USER_BUSY, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D_BUS_USER, cmucal_mux_clkcmu_g3d_bus_user_parents, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_BUS_USER, cmucal_mux_clkcmu_hsi0_bus_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USB31DRD_USER, cmucal_mux_clkcmu_hsi0_usb31drd_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_USB31DRD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_USB31DRD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_USBDP_DEBUG_USER, cmucal_mux_clkcmu_hsi0_usbdp_debug_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_USBDP_DEBUG_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI0_DPGTC_USER, cmucal_mux_clkcmu_hsi0_dpgtc_user_parents, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI0_DPGTC_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI0_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_BUS_USER, cmucal_mux_clkcmu_hsi1_bus_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_MMC_CARD_USER, cmucal_mux_clkcmu_hsi1_mmc_card_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_PCIE_USER, cmucal_mux_clkcmu_hsi1_pcie_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_PCIE_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_UFS_CARD_USER, cmucal_mux_clkcmu_hsi1_ufs_card_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_UFS_CARD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_UFS_CARD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI1_UFS_EMBD_USER, cmucal_mux_clkcmu_hsi1_ufs_embd_user_parents, PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI1_UFS_EMBD_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI1_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_BUS_USER, cmucal_mux_clkcmu_hsi2_bus_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HSI2_PCIE_USER, cmucal_mux_clkcmu_hsi2_pcie_user_parents, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_HSI2_PCIE_USER_BUSY, PLL_CON1_MUX_CLKCMU_HSI2_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_IPP_BUS_USER, cmucal_mux_clkcmu_ipp_bus_user_parents, PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_IPP_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_IPP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_ITP_BUS_USER, cmucal_mux_clkcmu_itp_bus_user_parents, PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_ITP_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_ITP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_BUS_USER, cmucal_mux_clkcmu_mcsc_bus_user_parents, PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MCSC_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_MCSC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MCSC_GDC_USER, cmucal_mux_clkcmu_mcsc_gdc_user_parents, PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MCSC_GDC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MCSC_GDC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC0_MFC0_USER, cmucal_mux_clkcmu_mfc0_mfc0_user_parents, PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MFC0_MFC0_USER_BUSY, PLL_CON1_MUX_CLKCMU_MFC0_MFC0_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC0_WFD_USER, cmucal_mux_clkcmu_mfc0_wfd_user_parents, PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MFC0_WFD_USER_BUSY, PLL_CON1_MUX_CLKCMU_MFC0_WFD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_BUSP_USER, cmucal_mux_clkcmu_mif_busp_user_parents, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY, PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKMUX_MIF_DDRPHY2X, cmucal_clkmux_mif_ddrphy2x_parents, PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF1_BUSP_USER, cmucal_mux_clkcmu_mif1_busp_user_parents, PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MIF1_BUSP_USER_BUSY, PLL_CON1_MUX_CLKCMU_MIF1_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKMUX_MIF1_DDRPHY2X, cmucal_clkmux_mif1_ddrphy2x_parents, PLL_CON0_CLKMUX_MIF1_DDRPHY2X_MUX_SEL, PLL_CON0_CLKMUX_MIF1_DDRPHY2X_BUSY, PLL_CON1_CLKMUX_MIF1_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF2_BUSP_USER, cmucal_mux_clkcmu_mif2_busp_user_parents, PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MIF2_BUSP_USER_BUSY, PLL_CON1_MUX_CLKCMU_MIF2_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKMUX_MIF2_DDRPHY2X, cmucal_clkmux_mif2_ddrphy2x_parents, PLL_CON0_CLKMUX_MIF2_DDRPHY2X_MUX_SEL, PLL_CON0_CLKMUX_MIF2_DDRPHY2X_BUSY, PLL_CON1_CLKMUX_MIF2_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF3_BUSP_USER, cmucal_mux_clkcmu_mif3_busp_user_parents, PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MIF3_BUSP_USER_BUSY, PLL_CON1_MUX_CLKCMU_MIF3_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKMUX_MIF3_DDRPHY2X, cmucal_clkmux_mif3_ddrphy2x_parents, PLL_CON0_CLKMUX_MIF3_DDRPHY2X_MUX_SEL, PLL_CON0_CLKMUX_MIF3_DDRPHY2X_BUSY, PLL_CON1_CLKMUX_MIF3_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NPU_BUS_USER, cmucal_mux_clkcmu_npu_bus_user_parents, PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_NPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NPU10_BUS_USER, cmucal_mux_clkcmu_npu10_bus_user_parents, PLL_CON0_MUX_CLKCMU_NPU10_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NPU10_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_NPU10_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NPU11_BUS_USER, cmucal_mux_clkcmu_npu11_bus_user_parents, PLL_CON0_MUX_CLKCMU_NPU11_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NPU11_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_NPU11_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NPUC_BUS_USER, cmucal_mux_clkcmu_npuc_bus_user_parents, PLL_CON0_MUX_CLKCMU_NPUC_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NPUC_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_NPUC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_BUS_USER, cmucal_mux_clkcmu_peric0_bus_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI00_USI_USER, cmucal_mux_clkcmu_peric0_usi00_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI00_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI00_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI01_USI_USER, cmucal_mux_clkcmu_peric0_usi01_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI01_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI01_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI02_USI_USER, cmucal_mux_clkcmu_peric0_usi02_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI02_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI02_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI03_USI_USER, cmucal_mux_clkcmu_peric0_usi03_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI03_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI03_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI04_USI_USER, cmucal_mux_clkcmu_peric0_usi04_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI04_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI04_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI05_USI_USER, cmucal_mux_clkcmu_peric0_usi05_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI05_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI05_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI_I2C_USER, cmucal_mux_clkcmu_peric0_usi_i2c_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI_I2C_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI_I2C_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_UART_DBG, cmucal_mux_clkcmu_peric0_uart_dbg_parents, PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_UART_DBG_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_UART_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI13_USI_USER, cmucal_mux_clkcmu_peric0_usi13_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI13_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI13_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI14_USI_USER, cmucal_mux_clkcmu_peric0_usi14_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI14_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI14_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_USI15_USI_USER, cmucal_mux_clkcmu_peric0_usi15_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_USI15_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_USI15_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_BUS_USER, cmucal_mux_clkcmu_peric1_bus_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_UART_BT_USER, cmucal_mux_clkcmu_peric1_uart_bt_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_UART_BT_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_UART_BT_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI_I2C_USER, cmucal_mux_clkcmu_peric1_usi_i2c_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI_I2C_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI_I2C_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI06_USI_USER, cmucal_mux_clkcmu_peric1_usi06_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI06_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI06_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI07_USI_USER, cmucal_mux_clkcmu_peric1_usi07_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI07_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI07_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI08_USI_USER, cmucal_mux_clkcmu_peric1_usi08_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI08_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI08_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI09_USI_USER, cmucal_mux_clkcmu_peric1_usi09_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI09_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI09_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI10_USI_USER, cmucal_mux_clkcmu_peric1_usi10_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI10_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI10_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI11_USI_USER, cmucal_mux_clkcmu_peric1_usi11_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI11_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI11_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI12_USI_USER, cmucal_mux_clkcmu_peric1_usi12_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI12_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI12_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI18_USI_USER, cmucal_mux_clkcmu_peric1_usi18_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI18_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI18_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI16_USI_USER, cmucal_mux_clkcmu_peric1_usi16_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI16_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI16_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_USI17_USI_USER, cmucal_mux_clkcmu_peric1_usi17_usi_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_USI17_USI_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_USI17_USI_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIS_BUS_USER, cmucal_mux_clkcmu_peris_bus_user_parents, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKCMU_MIF_DDRPHY2X_S2D, cmucal_clkcmu_mif_ddrphy2x_s2d_parents, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_SSP_BUS_USER, cmucal_mux_clkcmu_ssp_bus_user_parents, PLL_CON0_MUX_CLKCMU_SSP_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_SSP_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_SSP_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TNR_BUS_USER, cmucal_mux_clkcmu_tnr_bus_user_parents, PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TNR_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_TNR_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_VRA_BUS_USER, cmucal_mux_clkcmu_vra_bus_user_parents, PLL_CON0_MUX_CLKCMU_VRA_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_VRA_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_VRA_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_VTS_BUS_USER, cmucal_mux_clkcmu_vts_bus_user_parents, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_VTS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_VTS_RCO_USER, cmucal_mux_clkcmu_vts_rco_user_parents, PLL_CON0_MUX_CLKCMU_VTS_RCO_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_VTS_RCO_USER_BUSY, PLL_CON1_MUX_CLKCMU_VTS_RCO_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_VTS_AUD0_USER, cmucal_mux_clkcmu_vts_aud0_user_parents, PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_VTS_AUD0_USER_BUSY, PLL_CON1_MUX_CLKCMU_VTS_AUD0_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_VTS_AUD1_USER, cmucal_mux_clkcmu_vts_aud1_user_parents, PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_VTS_AUD1_USER_BUSY, PLL_CON1_MUX_CLKCMU_VTS_AUD1_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_HCHGEN_CLK_AUD_CPU, cmucal_mux_hchgen_clk_aud_cpu_parents, EMPTY_CAL_ID, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIS_GIC, cmucal_mux_clk_peris_gic_parents, EMPTY_CAL_ID, CLK_CON_MUX_MUX_CLK_PERIS_GIC_BUSY, CLK_CON_MUX_MUX_CLK_PERIS_GIC_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int cmucal_div_size = 181;
struct cmucal_div cmucal_div_list[] = {
	CLK_DIV(CLKCMU_VTS_BUS, GATE_CLKCMU_VTS_BUS, CLK_CON_DIV_CLKCMU_VTS_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_VTS_BUS_BUSY, CLK_CON_DIV_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_BUS, MUX_CLK_APM_BUS, CLK_CON_DIV_DIV_CLK_APM_BUS_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_BUS_BUSY, CLK_CON_DIV_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CMGP_BUS, GATE_CLKCMU_CMGP_BUS, CLK_CON_DIV_CLKCMU_CMGP_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_CMGP_BUS_BUSY, CLK_CON_DIV_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_I3C_PMIC, MUX_CLK_APM_BUS, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_BUSY, CLK_CON_DIV_DIV_CLK_APM_I3C_PMIC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_APM_I3C_CP, MUX_CLK_APM_BUS, CLK_CON_DIV_DIV_CLK_APM_I3C_CP_DIVRATIO, CLK_CON_DIV_DIV_CLK_APM_I3C_CP_BUSY, CLK_CON_DIV_DIV_CLK_APM_I3C_CP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_PLL, PLL_AUD0, CLK_CON_DIV_DIV_CLK_AUD_PLL_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_PLL_BUSY, CLK_CON_DIV_DIV_CLK_AUD_PLL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_AUDIF, PLL_AUD0, CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY, CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_CPU_PCLKDBG, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_BUSY, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_DSIF, PLL_AUD1, CLK_CON_DIV_DIV_CLK_AUD_DSIF_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_DSIF_BUSY, CLK_CON_DIV_DIV_CLK_AUD_DSIF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF0, MUX_CLK_AUD_UAIF0, CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF1, MUX_CLK_AUD_UAIF1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF2, MUX_CLK_AUD_UAIF2, CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF3, MUX_CLK_AUD_UAIF3, CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_CPU_ACLK, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_BUSY, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_BUS, PLL_AUD0, CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY, CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_BUSP, DIV_CLK_AUD_BUS, CLK_CON_DIV_DIV_CLK_AUD_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_AUD_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_CNT, MUX_CLK_AUD_CNT, CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY, CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF4, MUX_CLK_AUD_UAIF4, CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF5, MUX_CLK_AUD_UAIF5, CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_SCLK, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_SCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_SCLK_BUSY, CLK_CON_DIV_DIV_CLK_AUD_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_DMIC1, PLL_AUD1, CLK_CON_DIV_DIV_CLK_AUD_DMIC1_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_DMIC1_BUSY, CLK_CON_DIV_DIV_CLK_AUD_DMIC1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF6, MUX_CLK_AUD_UAIF6, CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_DMIC0, PLL_AUD0, CLK_CON_DIV_DIV_CLK_AUD_DMIC0_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_DMIC0_BUSY, CLK_CON_DIV_DIV_CLK_AUD_DMIC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_BUS0_BUSP, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_DIV_DIV_CLK_BUS0_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_BUS0_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_BUS0_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_BUS1_BUSP, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_DIV_DIV_CLK_BUS1_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_BUS1_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_BUS1_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_I2C_CMGP0, MUX_CLK_I2C_CMGP0, CLK_CON_DIV_DIV_CLK_I2C_CMGP0_DIVRATIO, CLK_CON_DIV_DIV_CLK_I2C_CMGP0_BUSY, CLK_CON_DIV_DIV_CLK_I2C_CMGP0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_USI_CMGP1, MUX_CLK_USI_CMGP1, CLK_CON_DIV_DIV_CLK_USI_CMGP1_DIVRATIO, CLK_CON_DIV_DIV_CLK_USI_CMGP1_BUSY, CLK_CON_DIV_DIV_CLK_USI_CMGP1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_USI_CMGP0, MUX_CLK_USI_CMGP0, CLK_CON_DIV_DIV_CLK_USI_CMGP0_DIVRATIO, CLK_CON_DIV_DIV_CLK_USI_CMGP0_BUSY, CLK_CON_DIV_DIV_CLK_USI_CMGP0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_USI_CMGP2, MUX_CLK_USI_CMGP2, CLK_CON_DIV_DIV_CLK_USI_CMGP2_DIVRATIO, CLK_CON_DIV_DIV_CLK_USI_CMGP2_BUSY, CLK_CON_DIV_DIV_CLK_USI_CMGP2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_USI_CMGP3, MUX_CLK_USI_CMGP3, CLK_CON_DIV_DIV_CLK_USI_CMGP3_DIVRATIO, CLK_CON_DIV_DIV_CLK_USI_CMGP3_BUSY, CLK_CON_DIV_DIV_CLK_USI_CMGP3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CMGP_ADC, MUX_CLKCMU_CMGP_BUS_USER, CLK_CON_DIV_DIV_CLK_CMGP_ADC_DIVRATIO, CLK_CON_DIV_DIV_CLK_CMGP_ADC_BUSY, CLK_CON_DIV_DIV_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_I2C_CMGP1, MUX_CLK_I2C_CMGP1, CLK_CON_DIV_DIV_CLK_I2C_CMGP1_DIVRATIO, CLK_CON_DIV_DIV_CLK_I2C_CMGP1_BUSY, CLK_CON_DIV_DIV_CLK_I2C_CMGP1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_I2C_CMGP2, MUX_CLK_I2C_CMGP2, CLK_CON_DIV_DIV_CLK_I2C_CMGP2_DIVRATIO, CLK_CON_DIV_DIV_CLK_I2C_CMGP2_BUSY, CLK_CON_DIV_DIV_CLK_I2C_CMGP2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_I2C_CMGP3, MUX_CLK_I2C_CMGP3, CLK_CON_DIV_DIV_CLK_I2C_CMGP3_DIVRATIO, CLK_CON_DIV_DIV_CLK_I2C_CMGP3_BUSY, CLK_CON_DIV_DIV_CLK_I2C_CMGP3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CMGP_BUS, MUX_CLK_CMGP_BUS, CLK_CON_DIV_DIV_CLK_CMGP_BUS_DIVRATIO, CLK_CON_DIV_DIV_CLK_CMGP_BUS_BUSY, CLK_CON_DIV_DIV_CLK_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DBGCORE_UART_CMGP, MUX_CLK_DBGCORE_UART_CMGP, CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP_BUSY, CLK_CON_DIV_DIV_CLK_DBGCORE_UART_CMGP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_APM_BUS, GATE_CLKCMU_APM_BUS, CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_APM_BUS_BUSY, CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV2, PLL_SHARED0, CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D_SWITCH, GATE_CLKCMU_G3D_SWITCH, CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC0_BUS, GATE_CLKCMU_PERIC0_BUS, CLK_CON_DIV_CLKCMU_PERIC0_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC0_BUS_BUSY, CLK_CON_DIV_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIS_BUS, GATE_CLKCMU_PERIS_BUS, CLK_CON_DIV_CLKCMU_PERIS_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIS_BUS_BUSY, CLK_CON_DIV_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI2_BUS, GATE_CLKCMU_HSI2_BUS, CLK_CON_DIV_CLKCMU_HSI2_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI2_BUS_BUSY, CLK_CON_DIV_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLKCMU_DPU_ALT, GATE_CLKCMU_DPU_BUS, CLK_CON_DIV_DIV_CLKCMU_DPU_ALT_DIVRATIO, CLK_CON_DIV_DIV_CLKCMU_DPU_ALT_BUSY, CLK_CON_DIV_DIV_CLKCMU_DPU_ALT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED1_DIV2, PLL_SHARED1, CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED4_DIV4, PLL_SHARED4_DIV2, CLK_CON_DIV_PLL_SHARED4_DIV4_DIVRATIO, CLK_CON_DIV_PLL_SHARED4_DIV4_BUSY, CLK_CON_DIV_PLL_SHARED4_DIV4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED4_DIV3, PLL_SHARED4, CLK_CON_DIV_PLL_SHARED4_DIV3_DIVRATIO, CLK_CON_DIV_PLL_SHARED4_DIV3_BUSY, CLK_CON_DIV_PLL_SHARED4_DIV3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED4_DIV2, PLL_SHARED4, CLK_CON_DIV_PLL_SHARED4_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED4_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED4_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV4, PLL_SHARED0_DIV2, CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MFC0_MFC0, GATE_CLKCMU_MFC0_MFC0, CLK_CON_DIV_CLKCMU_MFC0_MFC0_DIVRATIO, CLK_CON_DIV_CLKCMU_MFC0_MFC0_BUSY, CLK_CON_DIV_CLKCMU_MFC0_MFC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G2D_G2D, GATE_CLKCMU_G2D_G2D, CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO, CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY, CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_USB31DRD, GATE_CLKCMU_HSI0_USB31DRD, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_BUSY, CLK_CON_DIV_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI1_UFS_EMBD, GATE_CLKCMU_HSI1_UFS_EMBD, CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD_BUSY, CLK_CON_DIV_CLKCMU_HSI1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DSP_BUS, GATE_CLKCMU_DSP_BUS, CLK_CON_DIV_CLKCMU_DSP_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_DSP_BUS_BUSY, CLK_CON_DIV_CLKCMU_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC1_BUS, GATE_CLKCMU_PERIC1_BUS, CLK_CON_DIV_CLKCMU_PERIC1_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC1_BUS_BUSY, CLK_CON_DIV_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_BUS0_BUS, GATE_CLKCMU_BUS0_BUS, CLK_CON_DIV_CLKCMU_BUS0_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_BUS0_BUS_BUSY, CLK_CON_DIV_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL2_SWITCH, GATE_CLKCMU_CPUCL2_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_SWITCH, GATE_CLKCMU_CPUCL0_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CORE_BUS, GATE_CLKCMU_CORE_BUS, CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY, CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_IPP_BUS, GATE_CLKCMU_IPP_BUS, CLK_CON_DIV_CLKCMU_IPP_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_IPP_BUS_BUSY, CLK_CON_DIV_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_ITP_BUS, GATE_CLKCMU_ITP_BUS, CLK_CON_DIV_CLKCMU_ITP_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_ITP_BUS_BUSY, CLK_CON_DIV_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_AUD_CPU, GATE_CLKCMU_AUD_CPU, CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO, CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY, CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G2D_MSCL, GATE_CLKCMU_G2D_MSCL, CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO, CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY, CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HPM, GATE_CLKCMU_HPM, CLK_CON_DIV_CLKCMU_HPM_DIVRATIO, CLK_CON_DIV_CLKCMU_HPM_BUSY, CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_DBG_BUS, GATE_CLKCMU_CPUCL0_DBG_BUS, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK0, GATE_CLKCMU_CIS_CLK0, CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK1, GATE_CLKCMU_CIS_CLK1, CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK2, GATE_CLKCMU_CIS_CLK2, CLK_CON_DIV_CLKCMU_CIS_CLK2_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK2_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK3, GATE_CLKCMU_CIS_CLK3, CLK_CON_DIV_CLKCMU_CIS_CLK3_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK3_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI1_UFS_CARD, GATE_CLKCMU_HSI1_UFS_CARD, CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD_BUSY, CLK_CON_DIV_CLKCMU_HSI1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED1_DIV4, PLL_SHARED1_DIV2, CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO, CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY, CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_DPGTC, GATE_CLKCMU_HSI0_DPGTC, CLK_CON_DIV_CLKCMU_HSI0_DPGTC_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_DPGTC_BUSY, CLK_CON_DIV_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CMU_CMUREF, MUX_CLK_CMU_CMUREF, CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NPU_BUS, GATE_CLKCMU_NPU_BUS, CLK_CON_DIV_CLKCMU_NPU_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_NPU_BUS_BUSY, CLK_CON_DIV_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MFC0_WFD, GATE_CLKCMU_MFC0_WFD, CLK_CON_DIV_CLKCMU_MFC0_WFD_DIVRATIO, CLK_CON_DIV_CLKCMU_MFC0_WFD_BUSY, CLK_CON_DIV_CLKCMU_MFC0_WFD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MIF_BUSP, GATE_CLKCMU_MIF_BUSP, CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO, CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY, CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC0_IP, GATE_CLKCMU_PERIC0_IP, CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC1_IP, GATE_CLKCMU_PERIC1_IP, CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED1_DIV3, PLL_SHARED1, CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO, CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY, CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV3, PLL_SHARED0, CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLKCMU_DPU, GATE_CLKCMU_DPU, CLK_CON_DIV_DIV_CLKCMU_DPU_DIVRATIO, CLK_CON_DIV_DIV_CLKCMU_DPU_BUSY, CLK_CON_DIV_DIV_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL1_SWITCH, GATE_CLKCMU_CPUCL1_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI0_BUS, GATE_CLKCMU_HSI0_BUS, CLK_CON_DIV_CLKCMU_HSI0_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI0_BUS_BUSY, CLK_CON_DIV_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_VRA_BUS, GATE_CLKCMU_VRA_BUS, CLK_CON_DIV_CLKCMU_VRA_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_VRA_BUS_BUSY, CLK_CON_DIV_CLKCMU_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK4, GATE_CLKCMU_CIS_CLK4, CLK_CON_DIV_CLKCMU_CIS_CLK4_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK4_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CMU_BOOST, MUX_CLKCMU_CMU_BOOST, CLK_CON_DIV_CLKCMU_CMU_BOOST_DIVRATIO, CLK_CON_DIV_CLKCMU_CMU_BOOST_BUSY, CLK_CON_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL2_BUSP, GATE_CLKCMU_CPUCL2_BUSP, CLK_CON_DIV_CLKCMU_CPUCL2_BUSP_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL2_BUSP_BUSY, CLK_CON_DIV_CLKCMU_CPUCL2_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_BUS1_BUS, GATE_CLKCMU_BUS1_BUS, CLK_CON_DIV_CLKCMU_BUS1_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_BUS1_BUS_BUSY, CLK_CON_DIV_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_BUS1_SSS, GATE_CLKCMU_BUS1_SSS, CLK_CON_DIV_CLKCMU_BUS1_SSS_DIVRATIO, CLK_CON_DIV_CLKCMU_BUS1_SSS_BUSY, CLK_CON_DIV_CLKCMU_BUS1_SSS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CSIS_BUS, GATE_CLKCMU_CSIS_BUS, CLK_CON_DIV_CLKCMU_CSIS_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_CSIS_BUS_BUSY, CLK_CON_DIV_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DNC_BUS, GATE_CLKCMU_DNC_BUS, CLK_CON_DIV_CLKCMU_DNC_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_DNC_BUS_BUSY, CLK_CON_DIV_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TNR_BUS, GATE_CLKCMU_TNR_BUS, CLK_CON_DIV_CLKCMU_TNR_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_TNR_BUS_BUSY, CLK_CON_DIV_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MCSC_BUS, GATE_CLKCMU_MCSC_BUS, CLK_CON_DIV_CLKCMU_MCSC_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_MCSC_BUS_BUSY, CLK_CON_DIV_CLKCMU_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED2_DIV2, PLL_SHARED2, CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DNS_BUS, GATE_CLKCMU_DNS_BUS, CLK_CON_DIV_CLKCMU_DNS_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_DNS_BUS_BUSY, CLK_CON_DIV_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DNC_BUSM, GATE_CLKCMU_DNC_BUSM, CLK_CON_DIV_CLKCMU_DNC_BUSM_DIVRATIO, CLK_CON_DIV_CLKCMU_DNC_BUSM_BUSY, CLK_CON_DIV_CLKCMU_DNC_BUSM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI1_BUS, GATE_CLKCMU_HSI1_BUS, CLK_CON_DIV_CLKCMU_HSI1_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI1_BUS_BUSY, CLK_CON_DIV_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HSI1_MMC_CARD, GATE_CLKCMU_HSI1_MMC_CARD, CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_DIVRATIO, CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_BUSY, CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MCSC_GDC, GATE_CLKCMU_MCSC_GDC, CLK_CON_DIV_CLKCMU_MCSC_GDC_DIVRATIO, CLK_CON_DIV_CLKCMU_MCSC_GDC_BUSY, CLK_CON_DIV_CLKCMU_MCSC_GDC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CSIS_OIS_MCU, GATE_CLKCMU_CSIS_OIS_MCU, CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU_DIVRATIO, CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU_BUSY, CLK_CON_DIV_CLKCMU_CSIS_OIS_MCU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_SSP_BUS, GATE_CLKCMU_SSP_BUS, CLK_CON_DIV_CLKCMU_SSP_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_SSP_BUS_BUSY, CLK_CON_DIV_CLKCMU_SSP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CIS_CLK5, GATE_CLKCMU_CIS_CLK5, CLK_CON_DIV_CLKCMU_CIS_CLK5_DIVRATIO, CLK_CON_DIV_CLKCMU_CIS_CLK5_BUSY, CLK_CON_DIV_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CMU_BOOST_CPU, MUX_CLKCMU_CMU_BOOST_CPU, CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU_DIVRATIO, CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU_BUSY, CLK_CON_DIV_CLKCMU_CMU_BOOST_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CORE_BUSP, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_CMUREF, DIV_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ACLK, GATE_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ATCLK, GATE_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_PCLKDBG, GATE_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_PERIPHCLK, GATE_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_PCLKDBG, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_PCLK, DIV_CLK_CPUCL0_CPU, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_BUS, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_CMUREF, DIV_CLK_CPUCL1_CPU, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CSIS_BUSP, DIV_CLK_CSIS_BUS, CLK_CON_DIV_DIV_CLK_CSIS_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_CSIS_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_CSIS_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DNC_BUSP, DIV_CLK_DNC_BUS, CLK_CON_DIV_DIV_CLK_DNC_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DNC_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DNC_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DNS_BUSP, DIV_CLK_DNS_BUS, CLK_CON_DIV_DIV_CLK_DNS_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DNS_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DNS_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DPU_BUSP, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_DIV_DIV_CLK_DPU_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DPU_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DPU_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DSP_BUSP, DIV_CLK_DSP_BUS, CLK_CON_DIV_DIV_CLK_DSP_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DSP_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DSP_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DSP1_BUSP, DIV_CLK_DSP1_BUS, CLK_CON_DIV_DIV_CLK_DSP1_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DSP1_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DSP1_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DSP2_BUSP, DIV_CLK_DSP2_BUS, CLK_CON_DIV_DIV_CLK_DSP2_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DSP2_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DSP2_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G2D_BUSP, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_DIV_DIV_CLK_G2D_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G2D_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_G2D_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_BUSP, MUX_CLK_G3D_BUSD, CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_IPP_BUSP, DIV_CLK_IPP_BUS, CLK_CON_DIV_DIV_CLK_IPP_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_IPP_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_IPP_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_ITP_BUSP, DIV_CLK_ITP_BUS, CLK_CON_DIV_DIV_CLK_ITP_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_ITP_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_ITP_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MCSC_BUSP, DIV_CLK_MCSC_BUS, CLK_CON_DIV_DIV_CLK_MCSC_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_MCSC_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_MCSC_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MFC0_BUSP, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_DIV_DIV_CLK_MFC0_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_MFC0_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_MFC0_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPU_BUSP, DIV_CLK_NPU_BUS, CLK_CON_DIV_DIV_CLK_NPU_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NPU_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_NPU_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPU10_BUSP, DIV_CLK_NPU10_BUS, CLK_CON_DIV_DIV_CLK_NPU10_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NPU10_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_NPU10_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPU11_BUSP, DIV_CLK_NPU11_BUS, CLK_CON_DIV_DIV_CLK_NPU11_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NPU11_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_NPU11_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPUC_BUSP, DIV_CLK_NPUC_BUS, CLK_CON_DIV_DIV_CLK_NPUC_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NPUC_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_NPUC_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI00_USI, MUX_CLKCMU_PERIC0_USI00_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI01_USI, MUX_CLKCMU_PERIC0_USI01_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI02_USI, MUX_CLKCMU_PERIC0_USI02_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI03_USI, MUX_CLKCMU_PERIC0_USI03_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI04_USI, MUX_CLKCMU_PERIC0_USI04_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI05_USI, MUX_CLKCMU_PERIC0_USI05_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI_I2C, MUX_CLKCMU_PERIC0_USI_I2C_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_UART_DBG, MUX_CLKCMU_PERIC0_UART_DBG, CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_UART_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI13_USI, MUX_CLKCMU_PERIC0_USI13_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI13_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI14_USI, MUX_CLKCMU_PERIC0_USI14_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI14_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI15_USI, MUX_CLKCMU_PERIC0_USI15_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI15_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_UART_BT, MUX_CLKCMU_PERIC1_UART_BT_USER, CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_UART_BT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI_I2C, MUX_CLKCMU_PERIC1_USI_I2C_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI06_USI, MUX_CLKCMU_PERIC1_USI06_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI07_USI, MUX_CLKCMU_PERIC1_USI07_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI08_USI, MUX_CLKCMU_PERIC1_USI08_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI18_USI, MUX_CLKCMU_PERIC1_USI18_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI18_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI12_USI, MUX_CLKCMU_PERIC1_USI12_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI09_USI, MUX_CLKCMU_PERIC1_USI09_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI10_USI, MUX_CLKCMU_PERIC1_USI10_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI11_USI, MUX_CLKCMU_PERIC1_USI11_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI16_USI, MUX_CLKCMU_PERIC1_USI16_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI17_USI, MUX_CLKCMU_PERIC1_USI17_USI_USER, CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SSP_BUSP, MUX_CLKCMU_SSP_BUS_USER, CLK_CON_DIV_DIV_CLK_SSP_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_SSP_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_SSP_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TNR_BUSP, DIV_CLK_TNR_BUS, CLK_CON_DIV_DIV_CLK_TNR_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_TNR_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_TNR_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VRA_BUSP, DIV_CLK_VRA_BUS, CLK_CON_DIV_DIV_CLK_VRA_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_VRA_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_VRA_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VTS_DMIC_IF, MUX_CLK_VTS_DMIC_IF, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIVRATIO, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_BUSY, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VTS_DMIC_IF_DIV2, DIV_CLK_VTS_DMIC_IF, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_DIVRATIO, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_BUSY, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VTS_BUS, MUX_CLK_VTS_BUS, CLK_CON_DIV_DIV_CLK_VTS_BUS_DIVRATIO, CLK_CON_DIV_DIV_CLK_VTS_BUS_BUSY, CLK_CON_DIV_DIV_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VTS_DMIC_IF_PAD, DIV_CLK_VTS_DMIC_IF, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD_DIVRATIO, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD_BUSY, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_PAD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VTS_DMIC_AUD, MUX_CLK_VTS_DMIC_AUD, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIVRATIO, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_BUSY, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VTS_DMIC_AUD_PAD, DIV_CLK_VTS_DMIC_AUD, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD_DIVRATIO, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD_BUSY, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_PAD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VTS_DMIC_AUD_DIV2, DIV_CLK_VTS_DMIC_AUD, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2_DIVRATIO, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2_BUSY, CLK_CON_DIV_DIV_CLK_VTS_DMIC_AUD_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VTS_SERIAL_LIF, MUX_CLK_VTS_SERIAL_LIF, CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_DIVRATIO, CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_BUSY, CLK_CON_DIV_DIV_CLK_VTS_SERIAL_LIF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_CPU, MUX_CLK_CPUCL0_PLL, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_CPU, MUX_CLK_CPUCL1_PLL, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CSIS_BUS, MUX_CLKCMU_CSIS_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CSIS_BUS_BUSY, CLK_CON_DIV_DIV_CLK_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DNC_BUS, MUX_CLKCMU_DNC_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_DNC_BUS_BUSY, CLK_CON_DIV_DIV_CLK_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DNS_BUS, MUX_CLKCMU_DNS_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_DNS_BUS_BUSY, CLK_CON_DIV_DIV_CLK_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DSP_BUS, MUX_CLKCMU_DSP_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_DSP_BUS_BUSY, CLK_CON_DIV_DIV_CLK_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DSP1_BUS, MUX_CLKCMU_DSP1_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_DSP1_BUS_BUSY, CLK_CON_DIV_DIV_CLK_DSP1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DSP2_BUS, MUX_CLKCMU_DSP2_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_DSP2_BUS_BUSY, CLK_CON_DIV_DIV_CLK_DSP2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D_BUSD, MUX_CLK_G3D_BUSD, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_G3D_BUSD_BUSY, CLK_CON_DIV_DIV_CLK_G3D_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_IPP_BUS, MUX_CLKCMU_IPP_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_IPP_BUS_BUSY, CLK_CON_DIV_DIV_CLK_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_ITP_BUS, MUX_CLKCMU_ITP_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_ITP_BUS_BUSY, CLK_CON_DIV_DIV_CLK_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MCSC_BUS, MUX_CLKCMU_MCSC_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_MCSC_BUS_BUSY, CLK_CON_DIV_DIV_CLK_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPU_BUS, MUX_CLKCMU_NPU_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_NPU_BUS_BUSY, CLK_CON_DIV_DIV_CLK_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPU10_BUS, MUX_CLKCMU_NPU10_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_NPU10_BUS_BUSY, CLK_CON_DIV_DIV_CLK_NPU10_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPU11_BUS, MUX_CLKCMU_NPU11_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_NPU11_BUS_BUSY, CLK_CON_DIV_DIV_CLK_NPU11_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPUC_BUS, MUX_CLKCMU_NPUC_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_NPUC_BUS_BUSY, CLK_CON_DIV_DIV_CLK_NPUC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TNR_BUS, MUX_CLKCMU_TNR_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_TNR_BUS_BUSY, CLK_CON_DIV_DIV_CLK_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_VRA_BUS, MUX_CLKCMU_VRA_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_VRA_BUS_BUSY, CLK_CON_DIV_DIV_CLK_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int cmucal_gate_size = 1421;
struct cmucal_gate cmucal_gate_list[] = {
	CLK_GATE(GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, OSCCLK_RCO_APM, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_VTS_BUS, MUX_CLKCMU_VTS_BUS, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK, OSCCLK_APM, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_C_CMGP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CMGP_BUS, MUX_CLKCMU_CMGP_BUS, CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK, MUX_CLK_APM_I3C_PMIC, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_PMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK, MUX_CLK_APM_I3C_PMIC, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_PMIC_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK, DIV_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK, MUX_CLK_APM_I3C_CP, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_I3C_APM_CP_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK, MUX_CLK_APM_I3C_CP, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_I3C_CP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, DIV_CLK_AUD_UAIF0, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, DIV_CLK_AUD_UAIF1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, DIV_CLK_AUD_UAIF3, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF, MUX_CLK_AUD_DSIF, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_DSIF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, DIV_CLK_AUD_CPU_PCLKDBG, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK, MUX_CLK_AUD_DSIF, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_DSIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, OSCCLK_AUD, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, DIV_CLK_AUD_UAIF0, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, DIV_CLK_AUD_UAIF1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, DIV_CLK_AUD_UAIF2, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, DIV_CLK_AUD_UAIF3, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, DIV_CLK_AUD_CPU_ACLK, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, DIV_CLK_AUD_UAIF2, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, DIV_CLK_AUD_CPU_PCLKDBG, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, DIV_CLK_AUD_CNT, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, DIV_CLK_AUD_CNT, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, DIV_CLK_AUD_UAIF4, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, DIV_CLK_AUD_UAIF5, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_NS1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK, DIV_CLK_AUD_UAIF4, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK, DIV_CLK_AUD_UAIF5, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB, DIV_CLK_AUD_CPU_ACLK, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_CA32_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK, DIV_CLK_AUD_SCLK, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK, DIV_CLK_AUD_SCLK, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_AUD_DMIC1, DIV_CLK_AUD_DMIC1, CLK_CON_GAT_CLK_AUD_DMIC1_CG_VAL, CLK_CON_GAT_CLK_AUD_DMIC1_MANUAL, CLK_CON_GAT_CLK_AUD_DMIC1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SMMU_AUD_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, DIV_CLK_AUD_UAIF6, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK, DIV_CLK_AUD_UAIF6, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_AUD_DMIC0, DIV_CLK_AUD_DMIC0, CLK_CON_GAT_CLK_AUD_DMIC0_CG_VAL, CLK_CON_GAT_CLK_AUD_DMIC0_MANUAL, CLK_CON_GAT_CLK_AUD_DMIC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU0_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU1_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK, DIV_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_MAILBOX_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_BUS0_UID_BUS0_CMU_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_SYSREG_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_RSTNSYNC_CLK_BUS0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D0_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_ACLK_BUS0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_BUS0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_D1_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_TREX_P_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_D_TZPC_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_DBG_G_BUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_CACHEAID_BUS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK, DIV_CLK_BUS0_BUSP, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHS_AXI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS0_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS0_UID_LHM_AXI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_BUS1_UID_BUS1_CMU_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM, MUX_CLKCMU_BUS1_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_D_TZPC_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_DBG_G_BUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_PDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_PDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SBIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSREG_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D0_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_BUS1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_P_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_RB_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D0_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SBIC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_VGEN_PDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_XIU_D1_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_PDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_ACVPS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SBIC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK, MUX_CLKCMU_BUS1_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_LITE_BUS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK, OSCCLK_BUS1, CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BUS1_UID_RSTNSYNC_CLK_BUS1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK, MUX_CLKCMU_BUS1_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_ACVPS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_DIT_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SBIC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_CACHEAID_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_TREX_D1_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_VGEN_PDMA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK, DIV_CLK_BUS1_BUSP, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_AD_APB_SYSMMU_SECU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2, MUX_CLKCMU_BUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_BUS1_UID_SYSMMU_S2_SECU_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK, DIV_CLK_I2C_CMGP0, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK, DIV_CLK_USI_CMGP0, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK, DIV_CLK_USI_CMGP1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK, DIV_CLK_USI_CMGP2, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK, DIV_CLK_USI_CMGP3, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK, DIV_CLK_I2C_CMGP0, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, DIV_CLK_USI_CMGP0, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, DIV_CLK_USI_CMGP2, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, DIV_CLK_USI_CMGP3, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, DIV_CLK_USI_CMGP1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_D_TZPC_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_LHM_AXI_C_CMGP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK, DIV_CLK_I2C_CMGP1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, DIV_CLK_I2C_CMGP3, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, DIV_CLK_I2C_CMGP2, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK, DIV_CLK_I2C_CMGP1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK, DIV_CLK_I2C_CMGP2, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK, DIV_CLK_I2C_CMGP3, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK, OSCCLK_RCO_CMGP, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK, DIV_CLK_CMGP_BUS, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK, DIV_CLK_DBGCORE_UART_CMGP, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_DBGCORE_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK, DIV_CLK_DBGCORE_UART_CMGP, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DBGCORE_UART_CMGP_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK, MUX_CLK_CMGP_ADC, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_APM_BUS, MUX_CLKCMU_APM_BUS, CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_BUS, MUX_CLKCMU_HSI2_BUS, CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_MIF_SWITCH, MUX_CLKCMU_MIF_SWITCH, CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MFC0_MFC0, MUX_CLKCMU_MFC0_MFC0, CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MFC0_MFC0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G2D_G2D, MUX_CLKCMU_G2D_G2D, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_USB31DRD, MUX_CLKCMU_HSI0_USB31DRD, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USB31DRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI1_UFS_EMBD, MUX_CLKCMU_HSI1_UFS_EMBD, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI1_BUS, MUX_CLKCMU_HSI1_BUS, CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI1_MMC_CARD, MUX_CLKCMU_HSI1_MMC_CARD, CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPU_BUS, MUX_CLKCMU_DPU_ALT, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPU_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D_SWITCH, PLL_SHARED2, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIS_BUS, MUX_CLKCMU_PERIS_BUS, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DSP_BUS, MUX_CLKCMU_DSP_BUS, CLK_CON_GAT_GATE_CLKCMU_DSP_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DSP_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DSP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC0_BUS, MUX_CLKCMU_PERIC0_BUS, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC1_BUS, MUX_CLKCMU_PERIC1_BUS, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_BUS0_BUS, MUX_CLKCMU_BUS0_BUS, CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_BUS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL2_SWITCH, MUX_CLKCMU_CPUCL2_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_SWITCH, MUX_CLKCMU_CPUCL0_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CORE_BUS, MUX_CLKCMU_CORE_BUS, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_IPP_BUS, MUX_CLKCMU_IPP_BUS, CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_IPP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_ITP_BUS, MUX_CLKCMU_ITP_BUS, CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_ITP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_AUD_CPU, MUX_CLKCMU_AUD_CPU, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G2D_MSCL, MUX_CLKCMU_G2D_MSCL, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HPM, MUX_CLKCMU_HPM, CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI1_PCIE, MUX_CLKCMU_HSI1_PCIE, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_DBG_BUS, MUX_CLKCMU_CPUCL0_DBG_BUS, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK0, MUX_CLKCMU_CIS_CLK0, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK1, MUX_CLKCMU_CIS_CLK1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK3, MUX_CLKCMU_CIS_CLK3, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK2, MUX_CLKCMU_CIS_CLK2, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI1_UFS_CARD, MUX_CLKCMU_HSI1_UFS_CARD, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI1_UFS_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_DPGTC, MUX_CLKCMU_HSI0_DPGTC, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NPU_BUS, MUX_CLKCMU_NPU_BUS, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MFC0_WFD, MUX_CLKCMU_MFC0_WFD, CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MFC0_WFD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MIF_BUSP, MUX_CLKCMU_MIF_BUSP, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC0_IP, MUX_CLKCMU_PERIC0_IP, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC1_IP, MUX_CLKCMU_PERIC1_IP, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_USBDP_DEBUG, MUX_CLKCMU_HSI0_USBDP_DEBUG, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPU, MUX_CLKCMU_DPU, CLK_CON_GAT_GATE_CLKCMU_DPU_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPU_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL1_SWITCH, MUX_CLKCMU_CPUCL1_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI2_PCIE, MUX_CLKCMU_HSI2_PCIE, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HSI0_BUS, MUX_CLKCMU_HSI0_BUS, CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HSI0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_VRA_BUS, MUX_CLKCMU_VRA_BUS, CLK_CON_GAT_GATE_CLKCMU_VRA_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_VRA_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_VRA_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK4, MUX_CLKCMU_CIS_CLK4, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL2_BUSP, MUX_CLKCMU_CPUCL2_BUSP, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL2_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_BUS1_BUS, MUX_CLKCMU_BUS1_BUS, CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_BUS1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_BUS1_SSS, MUX_CLKCMU_BUS1_SSS, CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_BUS1_SSS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CSIS_BUS, MUX_CLKCMU_CSIS_BUS, CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CSIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DNC_BUS, MUX_CLKCMU_DNC_BUS, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TNR_BUS, MUX_CLKCMU_TNR_BUS, CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TNR_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MCSC_BUS, MUX_CLKCMU_MCSC_BUS, CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DNS_BUS, MUX_CLKCMU_DNS_BUS, CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DNS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DNC_BUSM, MUX_CLKCMU_DNC_BUSM, CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DNC_BUSM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MCSC_GDC, MUX_CLKCMU_MCSC_GDC, CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MCSC_GDC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_G3D_BUS, PLL_G3D, CLK_CON_GAT_CLKCMU_G3D_BUS_CG_VAL, CLK_CON_GAT_CLKCMU_G3D_BUS_MANUAL, CLK_CON_GAT_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CSIS_OIS_MCU, MUX_CLKCMU_CSIS_OIS_MCU, CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CSIS_OIS_MCU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_SSP_BUS, MUX_CLKCMU_SSP_BUS, CLK_CON_GAT_GATE_CLKCMU_SSP_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_SSP_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_SSP_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CIS_CLK5, MUX_CLKCMU_CIS_CLK5, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK, OSCCLK_CORE, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL2_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL2_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_L_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_L_CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_P_D0BUS1_P0CORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CPUCL0_CPU, DIV_CLK_CPUCL0_CPU, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_CG_VAL, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_MANUAL, CLK_CON_GAT_GATE_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, OSCCLK_CPUCL0, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK, GATE_CLK_CPUCL0_CPU, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T4_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T5_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CLUSTER0_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CPUCL1_CPU, DIV_CLK_CPUCL1_CPU, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_CG_VAL, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_MANUAL, CLK_CON_GAT_GATE_CLK_CPUCL1_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK, GATE_CLK_CPUCL1_CPU, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN, MUX_CLK_CPUCL1_PLL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU4_CK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN, MUX_CLK_CPUCL1_PLL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CPUCL0_1_CPU5_CK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK, MUX_CLK_CPUCL1_PLL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK, MUX_CLK_CPUCL1_PLL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_DD_CPU5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC, MUX_CLK_CPUCL1_PLL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_CPUCL1_IPCLKPORT_DDD_CK_IN_OCC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK, MUX_CLKCMU_CPUCL2_BUSP_USER, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK, MUX_CLKCMU_CPUCL2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK, MUX_CLKCMU_CPUCL2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_HPM_APBIF_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_HPM_CPUCL2_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK, OSCCLK_CPUCL2, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK, MUX_CLKCMU_CPUCL2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_LHM_AXI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK, MUX_CLKCMU_CPUCL2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CSIS_UID_CSIS_CMU_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D0_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_D1_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK, OSCCLK_CSIS, CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_D_TZPC_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_C2_CSIS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_PDP_TOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA0_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_CSIS_DMA1_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSREG_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_VGEN_LITE_CSIS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AXI_P_CSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_VO_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_APB_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D0_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_XIU_D1_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHM_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D0_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_SYSMMU_D1_CSIS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_CSIS_OIS_MCU_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_ZSL_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_PDP_STAT_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_PPMU_STRP_CSIS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK, MUX_CLKCMU_CSIS_OIS_MCU_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_DCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK, MUX_CLKCMU_CSIS_OIS_MCU_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK, MUX_CLKCMU_CSIS_OIS_MCU_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_OIS_MCU_TOP_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM, MUX_CLKCMU_CSIS_OIS_MCU_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_AD_AXI_OIS_MCU_TOP_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK, DIV_CLK_CSIS_BUSP, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_CSIS_DMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_PDP_STAT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_STRP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_QE_ZSL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK, MUX_CLKCMU_CSIS_OIS_MCU_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_LHS_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK, MUX_CLKCMU_CSIS_OIS_MCU_USER, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_RSTNSYNC_CLK_CSIS_OIS_MCU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5, DIV_CLK_CSIS_BUS, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5_CG_VAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5_MANUAL, CLK_CON_GAT_GOUT_BLK_CSIS_UID_CSIS_PDP_IPCLKPORT_ACLK_CSIS5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK, OSCCLK_DNC, CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_MID_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_LOW_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_CMDQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU00DNC_RQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_CMDQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_NPU10DNC_RQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DSPC_200_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DSPC_800_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP0_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP1_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_AD_APB_DNC6_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP1DNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP2DNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DSP0DNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DNC4_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_P_DNCDSP2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_SRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_SRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUS, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCDSP2_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU00_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU01_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU10_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_DNCNPU11_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_DNC_UID_HPM_DNC_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_BUSIF_HPMDNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK, MUX_CLKCMU_DNC_BUSM_USER, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DNC4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_BUSP, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_DNS_CMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_AD_APB_DNS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK, DIV_CLK_DNS_BUSP, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_RSTNSYNC_CLK_DNS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_BUSP, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_PPMU_DNS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUSP, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AXI_P_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AXI_D_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_BUSP, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSREG_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK, DIV_CLK_DNS_BUSP, CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_VGEN_LITE_DNS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_DNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_SYSMMU_DNS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK, DIV_CLK_DNS_BUSP, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_D_TZPC_DNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHS_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK, DIV_CLK_DNS_BUS, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_LHM_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_HPM_DNS_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK, DIV_CLK_DNS_BUSP, CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNS_UID_BUSIF_HPMDNS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK, OSCCLK_DNS, CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNS_UID_RSTNSYNC_CLK_DNS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK, DIV_CLK_DPU_BUSP, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPU_UID_DPU_CMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK, DIV_CLK_DPU_BUSP, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSREG_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK, DIV_CLK_DPU_BUSP, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHM_AXI_P_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D1_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D2_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK, DIV_CLK_DPU_BUSP, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK, DIV_CLK_DPU_BUSP, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK, DIV_CLK_DPU_BUSP, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_PPMU_DPUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK, DIV_CLK_DPU_BUSP, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_RSTNSYNC_CLK_DPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK, OSCCLK_DPU, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPU_UID_RSTNSYNC_CLK_DPU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPU_WB_MUX_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_LHS_AXI_D0_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK, DIV_CLK_DPU_BUSP, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_D_TZPC_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPU_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPU_UID_SYSMMU_DPUD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK, DIV_CLK_DSP_BUSP, CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK, DIV_CLK_DSP_BUSP, CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK, DIV_CLK_DSP_BUS, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK, DIV_CLK_DSP_BUS, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK, DIV_CLK_DSP_BUSP, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_RSTNSYNC_CLK_DSP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH, DIV_CLK_DSP_BUS, CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_IP_DSP_IPCLKPORT_I_CLK_HIGH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK, DIV_CLK_DSP_BUS, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHS_AXI_D_DSPDNC_CACHE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK, DIV_CLK_DSP_BUSP, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_P_DNCDSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK, DIV_CLK_DSP_BUS, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_SFR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK, DIV_CLK_DSP_BUSP, CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK, DIV_CLK_DSP_BUS, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DSP_UID_LHM_AXI_D_DNCDSP_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK, DIV_CLK_DSP1_BUSP, CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DSP1_UID_DSP1_CMU_DSP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK, DIV_CLK_DSP2_BUSP, CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DSP2_UID_DSP2_CMU_DSP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D0_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D1_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_D2_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_ASTC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_ASTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_ASTC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JSQZ_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JSQZ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D0_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D1_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_D2_G2D_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_APB_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK, DIV_CLK_G3D_BUSP, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK, DIV_CLK_G3D_BUSP, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_BUSIF_HPMG3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_HPM_G3D_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_BUSP, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK, DIV_CLK_G3D_BUSP, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK, OSCCLK_G3D, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_BUSP, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK, DIV_CLK_G3D_BUSP, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK, DIV_CLK_G3D_BUSP, CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_VGEN_LITE_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK, MUX_CLKCMU_EMBEDDED_G3D_USER, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK, MUX_CLKCMU_EMBEDDED_G3D_USER, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_INT_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, MUX_CLKCMU_EMBEDDED_G3D_USER, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_BUSP, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_EMBEDDED_G3D_USER, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK, DIV_CLK_G3D_BUSP, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK, MUX_CLK_G3D_BUSD, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN, MUX_CLK_G3D_BUSD, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_DDD_G3D_CK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK, CLK_G3D_ADD_CH_CLK, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D_UID_ADD_G3D_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK, MUX_CLK_G3D_BUSD, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_DD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE, MUX_CLK_G3D_BUSD, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_ADD_APBIF_G3D_IPCLKPORT_CLK_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN, MUX_CLK_G3D_BUSD, CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D_UID_DDD_APBIF_G3D_IPCLKPORT_CK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL, MUX_CLKCMU_HSI0_USBDP_DEBUG_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_REF_SOC_PLL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40, MUX_CLKCMU_HSI0_USB31DRD_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USB31DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK, MUX_CLKCMU_HSI0_DPGTC_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHS_ACEL_D_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_LITE_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_DP_LINK_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_LHM_AXI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_HSI0_BUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_USB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBDPPHY_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_I_USBPCS_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_USB31DRD_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK, MUX_CLKCMU_HSI0_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_HSI1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN, MUX_CLKCMU_HSI1_MMC_CARD_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_IEEE1500_WRAPPER_FOR_PCIEG2_PHY_X1_INST_0_I_SCL_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHS_ACEL_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_LHM_AXI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN, MUX_CLKCMU_HSI1_PCIE_USER, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_SLV_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_DBI_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_PIPE2_DIGITAL_X1_WRAP_INST_0_I_APB_PCLK_SCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK, OSCCLK_HSI1, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO, MUX_CLKCMU_HSI1_UFS_CARD_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN2_IPCLKPORT_MSTR_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_CARD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO, MUX_CLKCMU_HSI1_UFS_EMBD_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_UFS_EMBD_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLKCMU_HSI1_PCIE_USER, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_IA_GEN4_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, MUX_CLKCMU_HSI1_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI1_UID_PCIE_GEN4_0_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHS_ACEL_D_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_LHM_AXI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK, OSCCLK_HSI2, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_VGEN_LITE_PCIE_GEN4_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_HSI2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_PIPE_PAL_PCIE_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_G4X2_DWC_PCIE_CTL_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLKCMU_HSI2_PCIE_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCIE_001_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_IA_GEN4_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_PCIE_GEN4_1_IPCLKPORT_PCS_PMA_INST_0_SF_PCIEPHY000X2_LN07LPP_QCH_TM_WRAPPER_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK, MUX_CLKCMU_HSI2_BUS_USER, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AXI_D_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUSP, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AXI_P_IPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK, DIV_CLK_IPP_BUSP, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSREG_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK, DIV_CLK_IPP_BUSP, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK, DIV_CLK_IPP_BUSP, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_IPP_UID_IPP_CMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_OTF_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK, DIV_CLK_IPP_BUSP, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_D_TZPC_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF0_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK, OSCCLK_IPP, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_RSTNSYNC_CLK_IPP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_AD_APB_IPP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_ZOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK, DIV_CLK_IPP_BUSP, CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_VGEN_LITE_IPP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK, DIV_CLK_IPP_BUSP, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_PPMU_IPP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF1_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_OTF2_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF0_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF1_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_SOTF2_IPPCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SYSMMU_IPP_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHM_AST_VO_CSISIPP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_LHS_AST_VO_IPPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_STAT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS, DIV_CLK_IPP_BUS, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS_CG_VAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS_MANUAL, CLK_CON_GAT_GOUT_BLK_IPP_UID_SIPU_IPP_IPCLKPORT_CLK_C2COM_YDS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUSP, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AXI_P_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_BUSP, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_SYSREG_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_BUSP, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_ITP_CMU_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF0_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF3_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK, DIV_CLK_ITP_BUSP, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ITP_UID_RSTNSYNC_CLK_ITP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF2_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_ITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK, DIV_CLK_ITP_BUSP, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_D_TZPC_ITP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF1_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUSP, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AXI_P_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_AD_APB_ITP_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_CTL_DNSITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_CTL_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF0_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF3_ITPDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHS_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK, DIV_CLK_ITP_BUS, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ITP_UID_LHM_AST_OTF_TNRITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MCSC_UID_MCSC_CMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D0_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AXI_P_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSREG_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_D_TZPC_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_MCSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_VGEN_LITE_MCSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK, DIV_CLK_MCSC_BUSP, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_GDC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_RSTNSYNC_CLK_MCSC_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK, MUX_CLKCMU_MCSC_GDC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK, MUX_CLKCMU_MCSC_GDC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_PPMU_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_AXI_GDC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AXI_D1_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_OTF_ITPMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D0_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_SYSMMU_D1_MCSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_GDC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_VO_MCSCCSIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHM_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK, MUX_CLKCMU_MCSC_GDC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_LHS_AST_INT_GDCMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM, MUX_CLKCMU_MCSC_GDC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_AD_APB_GDC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D0_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK, MUX_CLKCMU_MCSC_GDC_USER, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_GDC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_QE_GDC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D1_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK, DIV_CLK_MCSC_BUS, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MCSC_UID_C2AGENT_D2_MCSC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK, DIV_CLK_MFC0_BUSP, CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MFC0_UID_MFC0_CMU_MFC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_MFC0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK, DIV_CLK_MFC0_BUSP, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSREG_MFC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D0_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHS_AXI_D1_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK, DIV_CLK_MFC0_BUSP, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LHM_AXI_P_MFC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK, DIV_CLK_MFC0_BUSP, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK, DIV_CLK_MFC0_BUSP, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_MFC0D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK, DIV_CLK_MFC0_BUSP, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK, DIV_CLK_MFC0_BUSP, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK, MUX_CLKCMU_MFC0_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_XIU_D_MFC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK, DIV_CLK_MFC0_BUSP, CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_VGEN_MFC0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_MFC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK, MUX_CLKCMU_MFC0_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC0_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC0_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK, MUX_CLKCMU_MFC0_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_PPMU_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI, MUX_CLKCMU_MFC0_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_MI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_LH_ATB_MFC0_IPCLKPORT_I_CLK_SI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK, DIV_CLK_MFC0_BUSP, CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_D_TZPC_MFC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2, MUX_CLKCMU_MFC0_MFC0_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_SYSMMU_MFC0D1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC0_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC0_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, OSCCLK_MIF, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK, CLK_MIF_BUSD, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK, CLK_MIF_BUSD, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK, CLK_MIF_BUSD, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_MIF1_CMU_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_AXI2APB_MIF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_DMC1_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_LHM_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_SYSREG_MIF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSP1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK, OSCCLK_MIF1, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_OSCCLK1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK, CLK_MIF1_BUSD, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DVFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF1_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF1_UID_QCH_ADAPTER_PPMUPPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK, CLK_MIF1_BUSD, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_DMC1_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK, CLK_MIF1_BUSD, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_PPMUPPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK, CLK_MIF1_BUSD, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF1_UID_RSTNSYNC_CLK_MIF_BUSD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMC2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_APBBR_DMCTZ2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_AXI2APB_MIF2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DDRPHY2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_DMC2_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_LHM_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSP2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK, OSCCLK_MIF2, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_OSCCLK2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_SYSREG_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK, CLK_MIF2_BUSD, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DEBUG2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK, CLK_MIF2_BUSD, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_PPMUPPC_DVFS2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK, CLK_MIF2_BUSD, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_RSTNSYNC_CLK_MIF_BUSD2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DEBUG2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF2_UID_QCH_ADAPTER_PPMUPPC_DVFS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK, MUX_CLKCMU_MIF2_BUSP_USER, CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_MIF2_CMU_MIF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK, CLK_MIF2_BUSD, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF2_UID_DMC2_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMC3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_APBBR_DMCTZ3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_AXI2APB_MIF3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DDRPHY3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_LHM_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSP3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK, OSCCLK_MIF3, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_OSCCLK3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_SYSREG_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_DMC3_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_MIF3_CMU_MIF3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DEBUG3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK, MUX_CLKCMU_MIF3_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF3_UID_QCH_ADAPTER_PPMUPPC_DVFS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK, CLK_MIF3_BUSD, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_DMC3_IPCLKPORT_SOC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK, CLK_MIF3_BUSD, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DEBUG3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK, CLK_MIF3_BUSD, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_PPMUPPC_DVFS3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK, CLK_MIF3_BUSD, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF3_UID_RSTNSYNC_CLK_MIF_BUSD3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D4_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D7_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D10_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D13_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D5_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D8_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D12_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D6_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D9_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D14_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_UNIT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D5_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D8_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D11_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D14_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D6_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D9_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D12_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D15_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D4_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D7_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D10_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D11_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D13_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D15_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUS, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_DNCNPU_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK, DIV_CLK_NPU10_BUSP, CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NPU10_UID_NPU10_CMU_NPU10_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK, DIV_CLK_NPU11_BUSP, CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NPU11_UID_NPU11_CMU_NPU11_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK, DIV_CLK_NPUC_BUSP, CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NPUC_UID_NPUC_CMU_NPUC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D0_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK, DIV_CLK_NPUC_BUSP, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_RSTNSYNC_CLK_NPUC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUSP, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_P_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D1_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D2_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D3_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D4_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D5_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D6_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D7_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_DMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D_NPUC_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D8_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D9_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D10_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D11_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D12_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D13_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D14_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D15_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK, DIV_CLK_NPUC_BUSP, CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_SYSREG_NPUC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK, DIV_CLK_NPUC_BUSP, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK, DIV_CLK_NPUC_BUSP, CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_D_TZPC_NPUC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AST_D_NPU_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_SRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_CMDQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AXI_D_NPUCDNC_RQ_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D0_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D1_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D2_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D3_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D4_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D5_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D6_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D7_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D8_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D9_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D10_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D11_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D12_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D13_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D14_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHS_AST_D15_NPUC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_NPUD_UNIT1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK, DIV_CLK_NPUC_BUSP, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_NPUC_PPMU_UNIT1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK, DIV_CLK_NPUC_BUS, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK, DIV_CLK_NPUC_BUSP, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_IP_NPUC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK, DIV_CLK_NPUC_BUSP, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPUC_UID_LHM_AXI_D_DNCNPUC_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIC0, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI00_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI01_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI02_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI03_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI04_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI05_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK, DIV_CLK_PERIC0_UART_DBG, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_UART_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI13_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI14_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI15_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4, DIV_CLK_PERIC0_UART_DBG, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5, DIV_CLK_PERIC0_USI00_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7, DIV_CLK_PERIC0_USI01_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9, DIV_CLK_PERIC0_USI02_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11, DIV_CLK_PERIC0_USI03_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13, DIV_CLK_PERIC0_USI04_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15, DIV_CLK_PERIC0_USI05_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3, DIV_CLK_PERIC0_USI13_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5, DIV_CLK_PERIC0_USI14_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7, DIV_CLK_PERIC0_USI15_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP1_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI06_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI07_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI08_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI09_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI10_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK, DIV_CLK_PERIC1_UART_BT, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_UART_BT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI12_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI18_USI, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI18_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI11_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI16_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI17_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4, DIV_CLK_PERIC1_UART_BT, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10, DIV_CLK_PERIC1_USI06_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12, DIV_CLK_PERIC1_USI07_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14, DIV_CLK_PERIC1_USI08_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0, DIV_CLK_PERIC1_USI09_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2, DIV_CLK_PERIC1_USI10_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4, DIV_CLK_PERIC1_USI11_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6, DIV_CLK_PERIC1_USI16_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9, DIV_CLK_PERIC1_USI17_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIC1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_CSISPERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_XIU_P_PERIC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12, DIV_CLK_PERIC1_USI12_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_14_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14, DIV_CLK_PERIC1_USI18_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_14_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP1_IPCLKPORT_IPCLK_15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI16_I3C_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_USI17_I3C_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIS, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK, MUX_CLK_PERIS_GIC, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM, MUX_CLK_PERIS_GIC, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK, MUX_CLK_PERIS_GIC, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_SUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_TMU_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, OSCCLK_PERIS, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, OSCCLK_PERIS, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, I_SCLK_S2D, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, I_SCLK_S2D, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK, DIV_CLK_SSP_BUSP, CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK, DIV_CLK_SSP_BUSP, CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_LHM_AXI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK, DIV_CLK_SSP_BUSP, CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK, DIV_CLK_SSP_BUSP, CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_RSTNSYNC_CLK_SSP_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK, DIV_CLK_SSP_BUSP, CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK, MUX_CLKCMU_SSP_BUS_USER, CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SSP_UID_USS_SSPCORE_IPCLKPORT_SS_SSPCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_BUSP, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_TNR_CMU_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK, DIV_CLK_TNR_BUSP, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_RSTNSYNC_CLK_TNR_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D0_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK, DIV_CLK_TNR_BUSP, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AXI_P_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHM_AST_VO_DNSTNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_VO_TNRMCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRDNS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_BUSP, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSREG_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_BUSP, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_D_TZPC_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK, DIV_CLK_TNR_BUSP, CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_VGEN_LITE_TNR_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_BUSP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D0_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_APB_ASYNC_TNR_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D0_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AXI_D1_TNR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_LHS_AST_OTF_TNRITP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_BUSP, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_PPMU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_SYSMMU_D1_TNR_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_HPM_TNR_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK, DIV_CLK_TNR_BUSP, CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_HPM_APBIF_TNR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_ORBMCH_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK, OSCCLK_TNR, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_TNR_UID_RSTNSYNC_CLK_TNR_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK, DIV_CLK_TNR_BUS, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TNR_UID_XIU_D1_TNR_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_VRA_UID_VRA_CMU_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_AD_APB_CLAHE_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_D_TZPC_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHM_AXI_P_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSREG_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_VGEN_LITE_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_RSTNSYNC_CLK_VRA_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D0_CLAHE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_SYSMMU_VRA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_XIU_D_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_LHS_AXI_D_VRA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_QE_D1_CLAHE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK, DIV_CLK_VRA_BUSP, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D0_CLAHE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_PPMU_D1_CLAHE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK, DIV_CLK_VRA_BUS, CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VRA_UID_CLAHE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, DIV_CLK_VTS_DMIC_IF, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK, OSCCLK_RCO_VTS, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_VTS_UID_RSTNSYNC_CLK_VTS_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK, DIV_CLK_VTS_DMIC_IF, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK, DIV_CLK_VTS_DMIC_IF_DIV2, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_ASYNCINTERRUPT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_ACLK_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_VGEN_LITE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB2_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB3_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC2_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC3_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK, DIV_CLK_VTS_DMIC_IF, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK, DIV_CLK_VTS_DMIC_IF_DIV2, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF2_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_PDMA_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK, DIV_CLK_VTS_DMIC_IF, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK, DIV_CLK_VTS_DMIC_IF_DIV2, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_DMIC_IF_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC4_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC5_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK, DIV_CLK_VTS_DMIC_AUD, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK, DIV_CLK_VTS_DMIC_AUD_DIV2, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD0_IPCLKPORT_DMIC_AUD_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK, DIV_CLK_VTS_DMIC_AUD, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK, DIV_CLK_VTS_DMIC_AUD_DIV2, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD1_IPCLKPORT_DMIC_AUD_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK, DIV_CLK_VTS_DMIC_AUD, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK, DIV_CLK_VTS_DMIC_AUD_DIV2, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AUD2_IPCLKPORT_DMIC_AUD_DIV2_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0, DIV_CLK_VTS_DMIC_AUD_PAD, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0, DIV_CLK_VTS_DMIC_IF_PAD, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK, DIV_CLK_VTS_DMIC_AUD, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK, DIV_CLK_VTS_SERIAL_LIF, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_SERIAL_LIF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK, DIV_CLK_VTS_SERIAL_LIF, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_BCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_SERIAL_LIF_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1, DIV_CLK_VTS_DMIC_AUD_PAD, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2, DIV_CLK_VTS_DMIC_AUD_PAD, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_AUD_PAD_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1, DIV_CLK_VTS_DMIC_IF_PAD, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2, DIV_CLK_VTS_DMIC_IF_PAD, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SS_VTS_GLUE_IPCLKPORT_DMIC_IF_PAD_CLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK, DIV_CLK_VTS_SERIAL_LIF, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_VT_IPCLKPORT_BCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK, DIV_CLK_VTS_BUS, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK, DIV_CLK_VTS_SERIAL_LIF, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_VTS_UID_SERIAL_LIF_DEBUG_US_IPCLKPORT_BCLK_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int cmucal_fixed_rate_size = 59;
struct cmucal_clk_fixed_rate cmucal_fixed_rate_list[] = {
	FIXEDRATE(OSCCLK_RCO_APM, 49152000, EMPTY_CAL_ID),
	FIXEDRATE(CLK_DLL_DCO, 120000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_APM, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(CLK_RCO_APM, 49152000, EMPTY_CAL_ID),
	FIXEDRATE(CLK_RCO_I3C_PMIC, 49152000, EMPTY_CAL_ID),
	FIXEDRATE(CLK_RCO_I3C_CP, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_AUD, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(IOCLK_AUDIOCDCLK0, 10000000, EMPTY_CAL_ID),
	FIXEDRATE(IOCLK_AUDIOCDCLK1, 10000000, EMPTY_CAL_ID),
	FIXEDRATE(IOCLK_AUDIOCDCLK2, 10000000, EMPTY_CAL_ID),
	FIXEDRATE(IOCLK_AUDIOCDCLK3, 10000000, EMPTY_CAL_ID),
	FIXEDRATE(CLKIO_AUD_DSIF, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(IOCLK_AUDIOCDCLK4, 10000000, EMPTY_CAL_ID),
	FIXEDRATE(IOCLK_AUDIOCDCLK5, 10000000, EMPTY_CAL_ID),
	FIXEDRATE(AUDIO_LIF_BCLKI, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_BUS0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_BUS1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CMGP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_RCO_CMGP, 24576000, EMPTY_CAL_ID),
	FIXEDRATE(CLK_RCO_CMGP, 49152000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CMU, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CORE, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CSIS, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DNC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DNS, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DPU, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DSP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DSP1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DSP2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G2D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G3D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_HSI0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_HSI1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_HSI2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_IPP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_ITP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MCSC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MFC0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MIF, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MIF1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MIF2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MIF3, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NPU, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NPU10, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NPU11, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NPUC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIC0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIC1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIS, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_S2D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(I_SCLK_S2D, 6500000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_SSP, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_TNR, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_VRA, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_RCO_VTS, 24576000, EMPTY_CAL_ID),
	FIXEDRATE(CLK_RCO_VTS, 49152000, EMPTY_CAL_ID),
};

unsigned int cmucal_fixed_factor_size = 10;
struct cmucal_clk_fixed_factor cmucal_fixed_factor_list[] = {
	FIXEDFACTOR(CLKCMU_HSI1_PCIE, GATE_CLKCMU_HSI1_PCIE, 7, CLK_CON_DIV_CLKCMU_HSI1_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLKCMU_OTP, OSCCLK_CMU, 7, CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLKCMU_HSI0_USBDP_DEBUG, GATE_CLKCMU_HSI0_USBDP_DEBUG, 7, CLK_CON_DIV_CLKCMU_HSI0_USBDP_DEBUG_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLKCMU_HSI2_PCIE, GATE_CLKCMU_HSI2_PCIE, 7, CLK_CON_DIV_CLKCMU_HSI2_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_G3D_ADD_CH_CLK, OSCCLK_G3D, 11, CLK_CON_DIV_CLK_G3D_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF_BUSD, CLKMUX_MIF_DDRPHY2X, 3, CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF1_BUSD, CLKMUX_MIF1_DDRPHY2X, 3, CLK_CON_DIV_CLK_MIF1_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF2_BUSD, CLKMUX_MIF2_DDRPHY2X, 3, CLK_CON_DIV_CLK_MIF2_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF3_BUSD, CLKMUX_MIF3_DDRPHY2X, 3, CLK_CON_DIV_CLK_MIF3_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF_BUSD_S2D, CLKCMU_MIF_DDRPHY2X_S2D, 3, CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING),
};
