
MasterSoC_3pAIP_v2.elf:     file format elf32-littlenios2
MasterSoC_3pAIP_v2.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000180

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0002a2c4 memsz 0x0002a2c4 flags r-x
    LOAD off    0x0002b2e4 vaddr 0x0002a2e4 paddr 0x0002b184 align 2**12
         filesz 0x00000ea0 memsz 0x00000ea0 flags rw-
    LOAD off    0x0002d024 vaddr 0x0002c024 paddr 0x0002c024 align 2**12
         filesz 0x00000000 memsz 0x00001350 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000160  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00029134  00000180  00000180  00001180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001030  000292b4  000292b4  0002a2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000ea0  0002a2e4  0002b184  0002b2e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00001350  0002c024  0002c024  0002d024  2**2
                  ALLOC, SMALL_DATA
  6 .mem_program  00000000  0002d374  0002d374  0002c184  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  0002c184  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000016e8  00000000  00000000  0002c1a8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00065cb4  00000000  00000000  0002d890  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000fa67  00000000  00000000  00093544  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00016210  00000000  00000000  000a2fab  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00003dc4  00000000  00000000  000b91bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000971e  00000000  00000000  000bcf80  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0003472c  00000000  00000000  000c669e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  000fadcc  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000027c8  00000000  00000000  000fade0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  001028a9  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  001028ac  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  001028b8  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  001028b9  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   0000000b  00000000  00000000  001028ba  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    0000000b  00000000  00000000  001028c5  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   0000000b  00000000  00000000  001028d0  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 0000001a  00000000  00000000  001028db  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 0000003d  00000000  00000000  001028f5  2**0
                  CONTENTS, READONLY
 26 .sopcinfo     0006bb40  00000000  00000000  00102932  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000180 l    d  .text	00000000 .text
000292b4 l    d  .rodata	00000000 .rodata
0002a2e4 l    d  .rwdata	00000000 .rwdata
0002c024 l    d  .bss	00000000 .bss
0002d374 l    d  .mem_program	00000000 .mem_program
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../MasterSoC_3pAIP_v2_bsp//obj/HAL/src/crt0.o
000001b8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 ID00001001_dummy.c
00000000 l    df *ABS*	00000000 ID00004003_masterSOC.c
00000000 l    df *ABS*	00000000 aip.c
000004b4 l     F .text	00000028 aip_aipRead
000004dc l     F .text	00000028 aip_aipWrite
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 spi.c
00000000 l    df *ABS*	00000000 execute_opcode.c
00000000 l    df *ABS*	00000000 parser_opcodes.c
00000000 l    df *ABS*	00000000 LMS7002M_afe.c
00000000 l    df *ABS*	00000000 LMS7002M_cgen.c
00000000 l    df *ABS*	00000000 LMS7002M_filter_cal.c
00000000 l    df *ABS*	00000000 LMS7002M_gfir.c
00000000 l    df *ABS*	00000000 LMS7002M_impl.c
00004000 l     F .text	00001f1c LMS7002M_regs_set
00005f1c l     F .text	00000a08 LMS7002M_regs_init
000297e8 l     O .rodata	00000258 addrs.3774
00000000 l    df *ABS*	00000000 LMS7002M_ldo.c
00000000 l    df *ABS*	00000000 LMS7002M_lml.c
000097e4 l     F .text	00000024 __lms7002m_diq_index
00000000 l    df *ABS*	00000000 LMS7002M_logger.c
0002b140 l     O .rwdata	00000004 _log_level
0002b13c l     O .rwdata	00000004 _log_handler
00000000 l    df *ABS*	00000000 LMS7002M_nco.c
00000000 l    df *ABS*	00000000 LMS7002M_rbb.c
00000000 l    df *ABS*	00000000 LMS7002M_rfe.c
00000000 l    df *ABS*	00000000 LMS7002M_rx_filter_cal.c
0000ad54 l     F .text	00000138 setup_rx_cal_tone
0000ae8c l     F .text	000001ac rx_cal_loop.isra.0
00000000 l    df *ABS*	00000000 LMS7002M_rxtsp.c
00000000 l    df *ABS*	00000000 LMS7002M_sxx.c
00000000 l    df *ABS*	00000000 LMS7002M_tbb.c
00000000 l    df *ABS*	00000000 LMS7002M_time.c
00000000 l    df *ABS*	00000000 LMS7002M_trf.c
00000000 l    df *ABS*	00000000 LMS7002M_tx_filter_cal.c
0000d238 l     F .text	000000c8 setup_tx_cal_tone
0000d300 l     F .text	00000250 tx_cal_loop.isra.0.constprop.1
00000000 l    df *ABS*	00000000 LMS7002M_txtsp.c
00000000 l    df *ABS*	00000000 LMS7002M_vco.c
0000e760 l     F .text	00000040 LMS7002M_read_vco_cmp
0000e7a0 l     F .text	00000154 LMS7002M_tune_vco_sweep
00000000 l    df *ABS*	00000000 LMS7002M_xbuf.c
00000000 l    df *ABS*	00000000 platform.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 reinterpret.c
00000000 l    df *ABS*	00000000 w_pow.c
00000000 l    df *ABS*	00000000 e_pow.c
00000000 l    df *ABS*	00000000 e_sqrt.c
00000000 l    df *ABS*	00000000 s_fabs.c
00000000 l    df *ABS*	00000000 s_finite.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 s_nan.c
00000000 l    df *ABS*	00000000 s_rint.c
00029ba0 l     O .rodata	00000010 TWO52
00000000 l    df *ABS*	00000000 s_scalbn.c
00000000 l    df *ABS*	00000000 s_copysign.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00010f34 l     F .text	00000008 __fp_unlock
00010f48 l     F .text	0000019c __sinit.part.1
000110e4 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fopen.c
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 fputs.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fseek.c
00000000 l    df *ABS*	00000000 fseeko.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0002a898 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 openr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 refill.c
000139f4 l     F .text	0000001c lflush
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 sscanf.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfscanf.c
00029bba l     O .rodata	00000022 basefix.4340
00000000 l    df *ABS*	00000000 vfprintf.c
00029c1e l     O .rodata	00000010 zeroes.4404
00017c60 l     F .text	000000bc __sbprintf
00029c2e l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 ctype_.c
00029d3f l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 dtoa.c
00017f24 l     F .text	00000228 quorem
00000000 l    df *ABS*	00000000 flags.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 iswspace.c
00000000 l    df *ABS*	00000000 locale.c
0002b0e4 l     O .rwdata	00000020 lc_ctype_charset
0002b0c4 l     O .rwdata	00000020 lc_message_charset
0002b104 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 mbrtowc.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
00000000 l    df *ABS*	00000000 mprec.c
00029edc l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 sccl.c
00000000 l    df *ABS*	00000000 sf_nan.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strtod.c
0001af18 l     F .text	00000064 sulp
0002a010 l     O .rodata	00000014 fpinan.2773
0002a024 l     O .rodata	00000014 fpi.2737
0002a038 l     O .rodata	00000028 tinytens
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 strtoll_r.c
00000000 l    df *ABS*	00000000 strtoul.c
00000000 l    df *ABS*	00000000 strtoull_r.c
00000000 l    df *ABS*	00000000 vfscanf.c
0002a060 l     O .rodata	00000022 basefix.3791
00000000 l    df *ABS*	00000000 vfprintf.c
0002a082 l     O .rodata	00000010 zeroes.4389
0002a092 l     O .rodata	00000010 blanks.4388
00000000 l    df *ABS*	00000000 ungetc.c
00000000 l    df *ABS*	00000000 vfprintf.c
00020aa4 l     F .text	000000fc __sprint_r.part.0
0002a0a2 l     O .rodata	00000010 zeroes.4349
000220e0 l     F .text	000000bc __sbprintf
0002a0b2 l     O .rodata	00000010 blanks.4348
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 gdtoa-gethex.c
00022480 l     F .text	00000100 rshift
00000000 l    df *ABS*	00000000 gdtoa-hexnan.c
00000000 l    df *ABS*	00000000 strncmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0002a1c2 l     O .rodata	00000010 zeroes.4333
0002a1d2 l     O .rodata	00000010 blanks.4332
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 eqsf2.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00000000 l    df *ABS*	00000000 alt_gettod.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_lseek.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_read.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
0002b170 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
0002c070 g     O .bss	00000004 alt_instruction_exception_handler
0001aba4 g     F .text	00000074 _mprec_log10
0001ac90 g     F .text	0000008c __any_on
00019880 g     F .text	00000054 _isatty_r
00029ee8 g     O .rodata	00000028 __mprec_tinytens
00028f1c g     F .text	0000002c alt_main
0000ec9c g     F .text	0000002c mdelay
0002a4c4 g     O .rwdata	00000028 TXSTP_CORRECTION_NUM_opcodes
0000eba8 g     F .text	00000030 spi_write_API
000133bc g     F .text	000000c0 _puts_r
0002d274 g     O .bss	00000100 alt_irq
0000c6d4 g     F .text	000000c4 LMS7002M_sxx_apply_tune_state
0001071c g     F .text	00000014 fabs
000199e0 g     F .text	00000060 _lseek_r
0002b184 g       *ABS*	00000000 __flash_rwdata_start
000197d4 g     F .text	000000ac __sflags
00027398 g     F .text	00000088 .hidden __eqdf2
00024b2c g     F .text	00000658 .hidden __divdi3
0002d374 g       *ABS*	00000000 __alt_heap_start
00003b3c g     F .text	000000f0 cal_gain_selection
00013380 g     F .text	0000003c printf
000247c4 g     F .text	0000009c _wcrtomb_r
00013e04 g     F .text	0000005c __sseek
00011294 g     F .text	00000010 __sinit
0002466c g     F .text	00000140 __swbuf_r
00009ff4 g     F .text	0000012c LMS7002M_set_nco_freq
00019904 g     F .text	0000007c _setlocale_r
000110ec g     F .text	00000078 __sfmoreglue
00020a8c g     F .text	00000018 ungetc
00028f4c g     F .text	00000004 __malloc_unlock
00000640 g     F .text	0000008c aip_enableINT
0001af7c g     F .text	000015e4 _strtod_r
00000808 g     F .text	00000020 start_isr
0002a5f0 g     O .rwdata	00000014 SET_LO_FREQ_NUM_opcodes
0000eac4 g     F .text	0000004c LMS7002M_xbuf_share_tx
0001d31c g     F .text	00000100 _sfread_r
0001306c g     F .text	0000015c memmove
0001127c g     F .text	00000018 _cleanup
00019c64 g     F .text	000000a8 _Balloc
0000c798 g     F .text	000003c4 LMS7002M_set_lo_freq
0002a604 g     O .rwdata	00000014 SET_GFIR_TAPS_NUM_opcodes
00027420 g     F .text	000000dc .hidden __gtdf2
000292ac g     F .text	00000008 altera_nios2_gen2_irq_init
00010b78 g     F .text	00000010 __errno
0002a76c g     O .rwdata	00000028 INI_NUM_opcodes
0002a67c g     O .rwdata	0000008c ONE_PARAM_LMS7002M_CHAN_NUM_opcodes
00000000 g     F .entry	0000000c __reset
0002a4ec g     O .rwdata	00000028 SP_TSG_NUM_opcodes
00000020 g       *ABS*	00000000 __flash_exceptions_start
0000ee30 g     F .text	00000058 find_first_bit
0000a918 g     F .text	00000358 LMS7002M_rfe_set_loopback_lna
00011da4 g     F .text	0000005c _fstat_r
0002c02c g     O .bss	00000004 errno
00013d80 g     F .text	00000008 __seofread
000232cc g     F .text	000013a0 ___svfiprintf_internal_r
0002a3fc g     O .rwdata	00000028 BB_FILER_SET_NUM_opcodes
0002c060 g     O .bss	00000004 alt_argv
0003313c g       *ABS*	00000000 _gp
000005f0 g     F .text	00000028 aip_getID
000069a4 g     F .text	00000054 LMS7002M_spi_write
00012f24 g     F .text	00000148 memcpy
00022dd0 g     F .text	0000025c __hexnan
0000ef1c g     F .text	00000010 u32_to_char
00000cf8 g     F .text	000000a8 spi_write_then_read
00000348 g     F .text	0000001c ID00001001_getStatus
00010f3c g     F .text	0000000c _cleanup_r
000287d8 g     F .text	000000dc .hidden __floatsidf
000274fc g     F .text	000000f4 .hidden __ltdf2
0001347c g     F .text	00000014 puts
00029238 g     F .text	00000074 alt_exception_cause_generated_bad_addr
00019aec g     F .text	000000d8 mbrtowc
00001344 g     F .text	00000114 LMS7002M_afe_enable
0001074c g     F .text	00000074 __fpclassifyd
0001ab00 g     F .text	000000a4 __ratio
000220c4 g     F .text	0000001c __vfiprintf_internal
00009ce4 g     F .text	0000004c LMS7002M_invert_fclk
0002a758 g     O .rwdata	00000014 CONFIGURE_LML_PORT_NUM_opcodes
0000045c g     F .text	0000001c ID00004003_getStatus
0000c1b0 g     F .text	00000068 LMS7002M_rxtsp_set_dc_correction
000291a0 g     F .text	0000005c altera_avalon_jtag_uart_read
0000d834 g     F .text	000008d8 LMS7002M_tbb_set_filter_bw
0000031c g     F .text	0000002c ID00001001_readData
0001260c g     F .text	00000014 malloc
00013350 g     F .text	00000030 _printf_r
00025e3c g     F .text	00000064 .hidden __udivsi3
00028df0 g     F .text	0000000c isatty
000198d4 g     F .text	00000030 iswspace
0000eb5c g     F .text	00000008 spi_init
00029f38 g     O .rodata	000000c8 __mprec_tens
00019980 g     F .text	0000000c __locale_charset
00026054 g     F .text	000000c8 .hidden __lesf2
0002c050 g     O .bss	00000008 alt_timezone
00024ab8 g     F .text	00000074 .hidden __fixunsdfsi
0002c038 g     O .bss	00000004 __malloc_top_pad
0001d2ac g     F .text	00000070 __ssrefill_r
0002c09c g     O .bss	000011d8 static_self
00009328 g     F .text	000002bc LMS7002M_dump_ini
0001ce68 g     F .text	0000001c strtoul
0002b15c g     O .rwdata	00000004 __mb_cur_max
000199b0 g     F .text	0000000c _localeconv_r
0001ce84 g     F .text	00000320 _strtoull_r
0001a098 g     F .text	0000003c __i2b
00011e00 g     F .text	000004c8 __sfvwrite_r
0000ecc8 g     F .text	00000008 msleep_interruptible
00013be4 g     F .text	00000054 _sbrk_r
0000ebd8 g     F .text	00000080 spidev_interface_transact
000002d4 g     F .text	0000001c ID00001001_startIP
0001ad1c g     F .text	00000060 _read_r
0002a794 g     O .rwdata	00000050 SPI_CONFIG_NUM_opcodes
000012cc g     F .text	00000078 getOpcodeDescriptor
00003d74 g     F .text	0000028c LMS7002M_set_gfir_taps
00010b88 g     F .text	000000f0 _fclose_r
00010f04 g     F .text	00000030 fflush
0000ecd8 g     F .text	00000040 int_sqrt
0002c034 g     O .bss	00000004 __malloc_max_sbrked_mem
00000404 g     F .text	0000002c ID00004003_writeData
0000bf7c g     F .text	00000110 LMS7002M_rxtsp_tsg_const
00013fdc g     F .text	0000198c __ssvfscanf_r
0002611c g     F .text	000008ac .hidden __adddf3
00025f20 g     F .text	00000078 .hidden __nesf2
0002a884 g     O .rwdata	00000014 CREATE_NUM_opcodes
0001a8a8 g     F .text	0000010c __b2d
00025780 g     F .text	000005c4 .hidden __umoddi3
00028edc g     F .text	00000040 lseek
00009b64 g     F .text	00000180 LMS7002M_configure_lml_port
0000a120 g     F .text	00000060 LMS7002M_rbb_enable
0002b144 g     O .rwdata	00000004 __fdlib_version
0002b148 g     O .rwdata	00000004 _global_impure_ptr
00013490 g     F .text	00000564 _realloc_r
0002d374 g       *ABS*	00000000 __bss_end
00028d88 g     F .text	00000068 alt_iic_isr_register
00029064 g     F .text	000000b8 alt_tick
00009ee0 g     F .text	000000b8 default_handler
0002a0c2 g     O .rodata	00000100 __hexdig
00025184 g     F .text	000005fc .hidden __udivdi3
0000ee88 g     F .text	00000008 ERR_PTR
000223dc g     F .text	00000024 _fputwc_r
00029f10 g     O .rodata	00000028 __mprec_bigtens
00019e7c g     F .text	00000104 __s2b
000288b4 g     F .text	000000a8 .hidden __floatunsidf
0001a5e8 g     F .text	00000060 __mcmp
00000da0 g     F .text	0000052c executeOpcode
000112b4 g     F .text	00000018 __fp_lock_all
00028d70 g     F .text	00000018 alt_ic_irq_enabled
00000570 g     F .text	0000006c aip_writeConfReg
000002f0 g     F .text	0000002c ID00001001_writeData
0000bd6c g     F .text	000000b8 LMS7002M_rxtsp_enable
00029030 g     F .text	00000034 alt_alarm_stop
0001c8d0 g     F .text	0000001c strtol
0000e8f4 g     F .text	000001d0 LMS7002M_tune_vco
0002c058 g     O .bss	00000004 alt_irq_active
00011944 g     F .text	00000444 _fseeko_r
0000075c g     F .text	00000030 aip_clearINT
000000fc g     F .exceptions	00000060 alt_irq_handler
0000b4a4 g     F .text	000008c8 LMS7002M_rbb_set_filter_bw
0002a424 g     O .rwdata	00000014 TBB_LOOP_BACK_ENABLE_NUM_opcodes
0000ce5c g     F .text	000000c0 LMS7002M_trf_enable
00000000 g       *ABS*	00000000 __alt_mem_mem_program
000107d4 g     F .text	000001ec rint
00029230 g     F .text	00000004 alt_dcache_flush_all
00019f80 g     F .text	00000068 __hi0bits
00028758 g     F .text	00000080 .hidden __fixdfsi
0001c560 g     F .text	00000018 strtod
00006924 g     F .text	0000007c LMS7002M_create
0002b184 g       *ABS*	00000000 __ram_rwdata_end
0000cc4c g     F .text	00000040 LMS7002M_tbb_set_test_in
0002911c g     F .text	00000060 write
00025f98 g     F .text	000000bc .hidden __gtsf2
0002a2e4 g       *ABS*	00000000 __ram_rodata_end
0002b180 g     O .rwdata	00000004 jtag_uart_0
0000c218 g     F .text	000001e8 LMS7002M_rxtsp_set_iq_correction
00028ba8 g     F .text	00000020 fstat
00011418 g     F .text	00000024 fprintf
000274fc g     F .text	000000f4 .hidden __ledf2
0001a360 g     F .text	00000140 __pow5mult
00020bb8 g     F .text	0000150c ___vfiprintf_internal_r
0002c044 g     O .bss	00000004 __nlocale_changed
00025ea0 g     F .text	00000058 .hidden __umodsi3
0000ec68 g     F .text	00000004 gpio_data
0002d374 g       *ABS*	00000000 end
00011d88 g     F .text	0000001c fseeko
0000ee98 g     F .text	00000044 u32_to_double
0000a654 g     F .text	000002c4 LMS7002M_rfe_set_lna
00011928 g     F .text	0000001c fseek
0000a28c g     F .text	000001e4 LMS7002M_rbb_set_pga
00009fb4 g     F .text	00000038 LMS7_vlogf
0000ef14 g     F .text	00000008 u32_to_int32
0000015c g     F .exceptions	00000024 alt_instruction_exception_entry
0003e800 g       *ABS*	00000000 __alt_stack_pointer
00028b04 g     F .text	00000064 .hidden __clzsi2
000291fc g     F .text	00000034 altera_avalon_jtag_uart_write
00000828 g     F .text	00000048 start_setup
0000c45c g     F .text	00000278 LMS7002M_sxx_calc_tune_state
000112a4 g     F .text	00000004 __sfp_lock_acquire
00012e40 g     F .text	000000e4 memchr
00015968 g     F .text	000022dc ___vfprintf_internal_r
0001ae54 g     F .text	00000058 _sprintf_r
00011614 g     F .text	00000310 _free_r
0001998c g     F .text	00000010 __locale_mb_cur_max
0001d1a4 g     F .text	00000108 _sungetc_r
0002c040 g     O .bss	00000004 __mlocale_changed
00009d84 g     F .text	00000024 LMS7002M_set_mac_dir
0002b150 g     O .rwdata	00000004 __malloc_sbrk_base
00000180 g     F .text	0000003c _start
0002c06c g     O .bss	00000004 _alt_tick_rate
0001c8ec g     F .text	00000304 _strtoll_r
00009954 g     F .text	000000b0 LMS7002M_reset_lml_fifo
0000e47c g     F .text	000000fc LMS7002M_txtsp_set_dc_correction
0000e1b0 g     F .text	000000b0 LMS7002M_txtsp_set_interp
0001a4a0 g     F .text	00000148 __lshift
0002c068 g     O .bss	00000004 _alt_nticks
0000ed18 g     F .text	00000098 ilog2
00028f90 g     F .text	00000054 read
0002919c g     F .text	00000004 alt_sys_init
00009da8 g     F .text	00000138 LMS7002M_set_diq_mux
000230fc g     F .text	000001d0 __ssprint_r
000132f0 g     F .text	00000060 _open_r
0002302c g     F .text	000000d0 strncmp
0000eedc g     F .text	00000030 u32_to_double_ptr
0002a2e4 g     O .rwdata	00000064 all_descriptors
0002a708 g     O .rwdata	00000050 ONE_PARAM_CONST_BOOL_NUM_opcodes
0001a0d4 g     F .text	0000028c __multiply
0000f3f0 g     F .text	000010a4 __ieee754_pow
0000ef2c g     F .text	000004c4 pow
00000c5c g     F .text	0000009c spi_read
0000ec6c g     F .text	00000004 gpio_set_value
00025ef8 g     F .text	00000028 .hidden __mulsi3
0002a2e4 g       *ABS*	00000000 __ram_rwdata_start
000292b4 g       *ABS*	00000000 __ram_rodata_start
0000ec70 g     F .text	0000002c udelay
0002c074 g     O .bss	00000028 __malloc_current_mallinfo
00025f20 g     F .text	00000078 .hidden __eqsf2
0001a9b4 g     F .text	0000014c __d2b
0000c400 g     F .text	0000005c LMS7002M_sxx_enable
0002a53c g     O .rwdata	000000b4 TWO_PARAM_LMS_CONST_BOOL_NUM_opcodes
0001cbf0 g     F .text	00000278 _strtoul_r
0000cc8c g     F .text	0000005c LMS7002M_tbb_enable_loopback
00017ed0 g     F .text	00000054 _close_r
00001458 g     F .text	0000037c LMS7002M_set_data_clock
0000cf1c g     F .text	0000004c LMS7002M_trf_select_band
0000ac70 g     F .text	000000e4 LMS7002M_rfe_set_tia
000005dc g     F .text	00000004 aip_writeMem
0002d374 g       *ABS*	00000000 __alt_stack_base
00009d30 g     F .text	00000054 LMS7002M_setup_digital_loopback
0002c024 g     O .bss	00000004 start_state
000096dc g     F .text	00000108 LMS7002M_ldo_enable
00013c38 g     F .text	0000007c sscanf
0000d550 g     F .text	000002e4 tx_cal_init
0000e308 g     F .text	00000110 LMS7002M_txtsp_tsg_const
00017d7c g     F .text	00000154 __swsetup_r
0002a668 g     O .rwdata	00000014 TWO_PARAM_LMS7002M_DIR_INT_NUM_opcodes
000269c8 g     F .text	000009d0 .hidden __divdf3
00011164 g     F .text	00000118 __sfp
0001ac18 g     F .text	00000078 __copybits
000003e8 g     F .text	0000001c ID00004003_startIP
0002acbc g     O .rwdata	00000408 __malloc_av_
000112b0 g     F .text	00000004 __sinit_lock_release
0002c028 g     O .bss	00000004 edge_val
000275f0 g     F .text	0000086c .hidden __muldf3
0000c0f0 g     F .text	000000c0 LMS7002M_rxtsp_read_rssi
00013d2c g     F .text	00000054 __sread
0002a62c g     O .rwdata	00000014 SET_DATA_CLOCK_NUM_opcodes
0000edb0 g     F .text	00000080 do_div
00028f48 g     F .text	00000004 __malloc_lock
000113f0 g     F .text	00000028 _fprintf_r
00028fe4 g     F .text	0000004c sbrk
0000a248 g     F .text	00000044 LMS7002M_rbb_set_test_out
0001e568 g     F .text	000022bc ___svfprintf_internal_r
00010ea8 g     F .text	0000005c _fflush_r
0002219c g     F .text	000000dc _calloc_r
00028bc8 g     F .text	00000134 gettimeofday
0000cb5c g     F .text	0000004c LMS7002M_sxt_to_sxr
000113d8 g     F .text	00000018 fopen
0002c024 g       *ABS*	00000000 __bss_start
000131c8 g     F .text	00000128 memset
00003c2c g     F .text	00000148 cal_setup_cgen
00000870 g     F .text	000003ec main
0000e578 g     F .text	000001e8 LMS7002M_txtsp_set_iq_correction
0002c05c g     O .bss	00000004 alt_envp
0002c030 g     O .bss	00000004 __malloc_max_total_mem
0000eb64 g     F .text	00000044 spi_read_API
0002b17c g     O .rwdata	00000004 uart_0
000247ac g     F .text	00000018 __swbuf
00026054 g     F .text	000000c8 .hidden __ltsf2
0000bed4 g     F .text	000000a8 LMS7002M_rxtsp_set_freq
00013e60 g     F .text	00000008 __sclose
000107c0 g     F .text	00000008 matherr
0003e800 g       *ABS*	00000000 __alt_heap_limit
00010c78 g     F .text	00000014 fclose
0001c678 g     F .text	00000258 _strtol_r
0002895c g     F .text	000001a8 .hidden __truncdfsf2
000001bc g     F .text	00000074 ID00001001_init
0001814c g     F .text	00001688 _dtoa_r
00012634 g     F .text	0000080c _malloc_r
00009218 g     F .text	00000094 LMS7002M_regs_to_rfic
00024920 g     F .text	00000030 __ascii_wctomb
0000d114 g     F .text	00000124 LMS7002M_trf_set_loopback_pad
0000cfac g     F .text	00000168 LMS7002M_trf_set_pad
0002b168 g     O .rwdata	00000004 alt_errno
00020824 g     F .text	000000d4 __submore
000122c8 g     F .text	000000c4 _fwalk
0000b038 g     F .text	0000046c rx_cal_init
00019c08 g     F .text	0000005c _mbtowc_r
000092ac g     F .text	0000007c LMS7002M_rfic_to_regs
000017d4 g     F .text	00000058 cal_read_rssi
00025d44 g     F .text	00000084 .hidden __divsi3
000114f0 g     F .text	00000124 _malloc_trim_r
0000cce8 g     F .text	0000008c LMS7002M_tbb_enable
0000e10c g     F .text	000000a4 LMS7002M_txtsp_enable
00010730 g     F .text	0000001c finite
0000a538 g     F .text	0000011c LMS7002M_rfe_set_path
0000cdd8 g     F .text	00000044 LMS7_sleep_until
0000ecd0 g     F .text	00000008 clk_prepare_enable
00013e68 g     F .text	000000dc strcmp
0000cd84 g     F .text	00000054 LMS7_time_now
000292b4 g       *ABS*	00000000 __flash_rodata_start
0000be24 g     F .text	000000b0 LMS7002M_rxtsp_set_decim
00010b5c g     F .text	0000001c copysign
00027398 g     F .text	00000088 .hidden __nedf2
0002a514 g     O .rwdata	00000028 TWO_PARAM_CHANT_SIZET_NUM_opcodes
000098fc g     F .text	00000058 LMS7002M_reset
0002a654 g     O .rwdata	00000014 LDO_ENABLE_NUM_opcodes
0002917c g     F .text	00000020 alt_irq_init
0000cf68 g     F .text	00000044 LMS7002M_trf_enable_loopback
00000364 g     F .text	0000003c ID00001001_waitDone
00000280 g     F .text	00000054 ID00001001_disableDelay
0001aeac g     F .text	0000006c sprintf
0002a1e2 g     O .rodata	00000100 .hidden __clz_tab
00000430 g     F .text	0000002c ID00004003_readData
0002c03c g     O .bss	00000004 _PathLocale
0000182c g     F .text	00002310 set_addrs_to_default
0001c578 g     F .text	00000100 strtof
00025f98 g     F .text	000000bc .hidden __gesf2
00017d1c g     F .text	00000060 _write_r
000199bc g     F .text	00000018 setlocale
000006cc g     F .text	00000090 aip_disableINT
0000ce1c g     F .text	00000040 LMS7_sleep_for
0000cd74 g     F .text	00000010 LMS7_time_tps
0000e418 g     F .text	00000064 LMS7002M_txtsp_tsg_tone
0001ae4c g     F .text	00000008 nanf
0002b14c g     O .rwdata	00000004 _impure_ptr
00009fec g     F .text	00000008 LMS7_set_log_handler
0002c064 g     O .bss	00000004 alt_argc
00006a48 g     F .text	0000278c LMS7002M_regs_spi_write
00010c8c g     F .text	0000021c __sflush_r
000109c0 g     F .text	0000019c scalbn
00019a40 g     F .text	000000ac _mbrtowc_r
000199a8 g     F .text	00000008 __locale_cjk_lang
00011924 g     F .text	00000004 _fseek_r
0000a180 g     F .text	000000c8 LMS7002M_rbb_set_path
00013a10 g     F .text	000001d4 __srefill_r
00000020 g       .exceptions	00000000 alt_irq_entry
00019bc4 g     F .text	00000044 __ascii_mbtowc
0001a844 g     F .text	00000064 __ulp
000112cc g     F .text	00000018 __fp_unlock_all
00009210 g     F .text	00000008 LMS7002M_regs
00000230 g     F .text	00000050 ID00001001_enableDelay
000003a0 g     F .text	00000018 ID00001001_waitirq
0002c048 g     O .bss	00000008 alt_resettime
00009fa0 g     F .text	00000014 LMS7_log
000107c8 g     F .text	0000000c nan
0000c08c g     F .text	00000064 LMS7002M_rxtsp_tsg_tone
0001d41c g     F .text	0000114c __ssvfiscanf_r
00000020 g       *ABS*	00000000 __ram_exceptions_start
000199d4 g     F .text	0000000c localeconv
00010494 g     F .text	00000288 __ieee754_sqrt
000003b8 g     F .text	00000030 ID00004003_init
0000a470 g     F .text	000000c8 LMS7002M_rfe_enable
0000eb10 g     F .text	0000004c LMS7002M_xbuf_enable_bias
000091d4 g     F .text	0000003c LMS7002M_regs_spi_read
00000504 g     F .text	0000006c aip_readMem
00028cfc g     F .text	00000004 alt_ic_isr_register
00009f98 g     F .text	00000008 LMS7_set_log_level
00013cb4 g     F .text	00000078 _sscanf_r
0002b184 g       *ABS*	00000000 _edata
0002a438 g     O .rwdata	00000064 SET_PATH_AND_BAND_NUM_opcodes
0002d374 g       *ABS*	00000000 _end
00022278 g     F .text	00000164 __fputwc
00000180 g       *ABS*	00000000 __ram_exceptions_end
0000cba8 g     F .text	000000a4 LMS7002M_tbb_set_path
0001143c g     F .text	0000009c _fputs_r
000294f4 g     O .rodata	00000064 group_sizes
000095e4 g     F .text	000000f8 LMS7002M_load_ini
00028d38 g     F .text	00000038 alt_ic_irq_disable
0000ec5c g     F .text	00000004 gpio_direction
00009808 g     F .text	00000090 LMS7002M_set_mac_ch
00013d88 g     F .text	0000007c __swrite
0002b154 g     O .rwdata	00000004 __malloc_trim_threshold
0001999c g     F .text	0000000c __locale_msgcharset
0001238c g     F .text	000000c4 _fwalk_reent
0001a648 g     F .text	000001fc __mdiff
00025dc8 g     F .text	00000074 .hidden __modsi3
0002b158 g     O .rwdata	00000004 __ctype_ptr__
0002a618 g     O .rwdata	00000014 SET_NCO_FREQ_NUM_opcodes
0003e800 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
000112a8 g     F .text	00000004 __sfp_lock_release
0001ad7c g     F .text	000000d0 __sccl
0002a49c g     O .rwdata	00000028 RXTSP_NUM_opcodes
00029c3e g     O .rodata	00000101 _ctype_
000069f8 g     F .text	00000050 LMS7002M_spi_read
0002b160 g     O .rwdata	00000004 __mbtowc
00009a04 g     F .text	00000160 LMS7002M_power_down
000112e4 g     F .text	000000f4 _fopen_r
0000000c g       .entry	00000000 _exit
0002a348 g     O .rwdata	00000014 READRSSI_NUM_opcodes
000249ac g     F .text	0000010c .hidden __muldi3
00012450 g     F .text	000001bc __smakebuf_r
00013f44 g     F .text	00000098 strlen
00028f50 g     F .text	00000040 open
00027420 g     F .text	000000dc .hidden __gedf2
000007cc g     F .text	0000003c aip_getNotifications
0000078c g     F .text	00000040 aip_getINT
00022580 g     F .text	00000850 __gethex
0000ee90 g     F .text	00000008 zmalloc
0002b164 g     O .rwdata	00000004 __wctomb
00020ba0 g     F .text	00000018 __sprint_r
00029234 g     F .text	00000004 alt_icache_flush_all
0000ef0c g     F .text	00000008 u32_to_float
000114d8 g     F .text	00000018 fputs
0002a35c g     O .rwdata	000000a0 TRF_RBB_RFE_NUM_opcodes
0002b16c g     O .rwdata	00000004 alt_priority_mask
0000ec58 g     F .text	00000004 gpio_init
000005e0 g     F .text	00000010 aip_start
00028d00 g     F .text	00000038 alt_ic_irq_enable
00017c44 g     F .text	0000001c __vfprintf_internal
0002a7f8 g     O .rwdata	0000008c ONE_PARAM_LMS7002M_T_NUM_opcodes
00024950 g     F .text	0000005c _wctomb_r
00027e5c g     F .text	000008fc .hidden __subdf3
00019fe8 g     F .text	000000b0 __lo0bits
0002b174 g     O .rwdata	00000008 alt_alarm_list
000208f8 g     F .text	00000194 _ungetc_r
00024860 g     F .text	000000c0 wcrtomb
00028b68 g     F .text	00000040 close
0002a640 g     O .rwdata	00000014 AFE_ENABLE_NUM_opcodes
00009898 g     F .text	00000064 LMS7002M_set_spi_mode
00028dfc g     F .text	000000e0 alt_load
000069a0 g     F .text	00000004 LMS7002M_destroy
0000e260 g     F .text	000000a8 LMS7002M_txtsp_set_freq
00000618 g     F .text	00000028 aip_getStatus
00022400 g     F .text	00000080 fputwc
00012620 g     F .text	00000014 free
000112ac g     F .text	00000004 __sinit_lock_acquire
00019d34 g     F .text	00000148 __multadd
00019d0c g     F .text	00000028 _Bfree
0002a7e4 g     O .rwdata	00000014 SPI_WRITE_NUM_opcodes
00000478 g     F .text	0000003c ID00004003_waitDone
0000ec60 g     F .text	00000008 gpio_is_valid



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   0:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
   4:	08406014 	ori	at,at,384
    jmp r1
   8:	0800683a 	jmp	at

0000000c <_exit>:
	...

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000fc0 	call	fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000706 	br	a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  8c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  94:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  98:	000015c0 	call	15c <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  9c:	1000021e 	bne	r2,zero,a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  f8:	ef80083a 	eret

000000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  fc:	defffe04 	addi	sp,sp,-8
 100:	dfc00115 	stw	ra,4(sp)
 104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 108:	0009313a 	rdctl	r4,ipending
    do
    {
      if (active & mask)
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 10c:	040000f4 	movhi	r16,3
 110:	84349d04 	addi	r16,r16,-11660

  active = alt_irq_pending ();

  do
  {
    i = 0;
 114:	0005883a 	mov	r2,zero
    mask = 1;
 118:	00c00044 	movi	r3,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 11c:	20ca703a 	and	r5,r4,r3
 120:	28000b26 	beq	r5,zero,150 <alt_irq_handler+0x54>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 124:	100490fa 	slli	r2,r2,3
 128:	8085883a 	add	r2,r16,r2
 12c:	10c00017 	ldw	r3,0(r2)
 130:	11000117 	ldw	r4,4(r2)
 134:	183ee83a 	callr	r3
 138:	0009313a 	rdctl	r4,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 13c:	203ff51e 	bne	r4,zero,114 <__alt_data_end+0xfffc1914>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 140:	dfc00117 	ldw	ra,4(sp)
 144:	dc000017 	ldw	r16,0(sp)
 148:	dec00204 	addi	sp,sp,8
 14c:	f800283a 	ret
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 150:	18c7883a 	add	r3,r3,r3
      i++;
 154:	10800044 	addi	r2,r2,1

    } while (1);
 158:	003ff006 	br	11c <__alt_data_end+0xfffc191c>

0000015c <alt_instruction_exception_entry>:
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 15c:	d0a3cd17 	ldw	r2,-28876(gp)
 160:	10000426 	beq	r2,zero,174 <alt_instruction_exception_entry+0x18>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 164:	200b883a 	mov	r5,r4
 168:	000d883a 	mov	r6,zero
 16c:	013fffc4 	movi	r4,-1
 170:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 174:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
 178:	0005883a 	mov	r2,zero
 17c:	f800283a 	ret

Disassembly of section .text:

00000180 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     180:	06c000f4 	movhi	sp,3
    ori sp, sp, %lo(__alt_stack_pointer)
     184:	defa0014 	ori	sp,sp,59392
    movhi gp, %hi(_gp)
     188:	068000f4 	movhi	gp,3
    ori gp, gp, %lo(_gp)
     18c:	d68c4f14 	ori	gp,gp,12604
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     190:	008000b4 	movhi	r2,2
    ori r2, r2, %lo(__bss_start)
     194:	10b00914 	ori	r2,r2,49188

    movhi r3, %hi(__bss_end)
     198:	00c000b4 	movhi	r3,2
    ori r3, r3, %lo(__bss_end)
     19c:	18f4dd14 	ori	r3,r3,54132

    beq r2, r3, 1f
     1a0:	10c00326 	beq	r2,r3,1b0 <_start+0x30>

0:
    stw zero, (r2)
     1a4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1a8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1ac:	10fffd36 	bltu	r2,r3,1a4 <__alt_data_end+0xfffc19a4>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1b0:	0028dfc0 	call	28dfc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1b4:	0028f1c0 	call	28f1c <alt_main>

000001b8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1b8:	003fff06 	br	1b8 <__alt_data_end+0xfffc19b8>

000001bc <ID00001001_init>:

static int32_t ID00001001_clearStatus(uint32_t port);


int32_t ID00001001_init(uint32_t port)
{
     1bc:	defffb04 	addi	sp,sp,-20
    uint32_t id;

    //aip_init(port, ID00001001_csv, ID00001001_CONFIG_AMOUNT);

    aip_getID(port, &id);
     1c0:	d80b883a 	mov	r5,sp

static int32_t ID00001001_clearStatus(uint32_t port);


int32_t ID00001001_init(uint32_t port)
{
     1c4:	dfc00415 	stw	ra,16(sp)
     1c8:	dc800315 	stw	r18,12(sp)
     1cc:	dc400215 	stw	r17,8(sp)
     1d0:	dc000115 	stw	r16,4(sp)
     1d4:	2023883a 	mov	r17,r4
    uint32_t id;

    //aip_init(port, ID00001001_csv, ID00001001_CONFIG_AMOUNT);

    aip_getID(port, &id);
     1d8:	00005f00 	call	5f0 <aip_getID>
    printf("ID:%x\n",id);
     1dc:	d9400017 	ldw	r5,0(sp)
     1e0:	010000f4 	movhi	r4,3
     1e4:	2124ad04 	addi	r4,r4,-27980
     1e8:	00133800 	call	13380 <printf>
    return 0;
}

static int32_t ID00001001_clearStatus(uint32_t port)
{
    for(uint32_t i = 0; i < ID00001001_STATUS_BITS; i++)
     1ec:	0021883a 	mov	r16,zero
     1f0:	04800204 	movi	r18,8
    {
        aip_disableINT(port, i);
     1f4:	800b883a 	mov	r5,r16
     1f8:	8809883a 	mov	r4,r17
     1fc:	00006cc0 	call	6cc <aip_disableINT>
        
        aip_clearINT(port, i);
     200:	800b883a 	mov	r5,r16
     204:	8809883a 	mov	r4,r17
    return 0;
}

static int32_t ID00001001_clearStatus(uint32_t port)
{
    for(uint32_t i = 0; i < ID00001001_STATUS_BITS; i++)
     208:	84000044 	addi	r16,r16,1
    {
        aip_disableINT(port, i);
        
        aip_clearINT(port, i);
     20c:	000075c0 	call	75c <aip_clearINT>
    return 0;
}

static int32_t ID00001001_clearStatus(uint32_t port)
{
    for(uint32_t i = 0; i < ID00001001_STATUS_BITS; i++)
     210:	84bff81e 	bne	r16,r18,1f4 <__alt_data_end+0xfffc19f4>
    aip_getID(port, &id);
    printf("ID:%x\n",id);
    ID00001001_clearStatus(port);

    return 0;
}
     214:	0005883a 	mov	r2,zero
     218:	dfc00417 	ldw	ra,16(sp)
     21c:	dc800317 	ldw	r18,12(sp)
     220:	dc400217 	ldw	r17,8(sp)
     224:	dc000117 	ldw	r16,4(sp)
     228:	dec00504 	addi	sp,sp,20
     22c:	f800283a 	ret

00000230 <ID00001001_enableDelay>:

int32_t ID00001001_enableDelay(uint32_t port, uint32_t msec)
{
    uint32_t delay = 0;

    delay = (msec << 1) | 1;
     230:	294b883a 	add	r5,r5,r5

    return 0;
}

int32_t ID00001001_enableDelay(uint32_t port, uint32_t msec)
{
     234:	defffc04 	addi	sp,sp,-16
    uint32_t delay = 0;

    delay = (msec << 1) | 1;
     238:	29400054 	ori	r5,r5,1
     23c:	d9400115 	stw	r5,4(sp)

    aip_writeConfReg(port, CDELAY, &delay, 1, 0);
     240:	01c00044 	movi	r7,1
     244:	d9800104 	addi	r6,sp,4
     248:	d8000015 	stw	zero,0(sp)
     24c:	01400104 	movi	r5,4

    return 0;
}

int32_t ID00001001_enableDelay(uint32_t port, uint32_t msec)
{
     250:	dfc00315 	stw	ra,12(sp)
     254:	dc000215 	stw	r16,8(sp)
     258:	2021883a 	mov	r16,r4
    uint32_t delay = 0;

    delay = (msec << 1) | 1;

    aip_writeConfReg(port, CDELAY, &delay, 1, 0);
     25c:	00005700 	call	570 <aip_writeConfReg>

    aip_enableINT(port, ID00001001_STATUS_BIT_DONE);
     260:	000b883a 	mov	r5,zero
     264:	8009883a 	mov	r4,r16
     268:	00006400 	call	640 <aip_enableINT>

    return 0;
}
     26c:	0005883a 	mov	r2,zero
     270:	dfc00317 	ldw	ra,12(sp)
     274:	dc000217 	ldw	r16,8(sp)
     278:	dec00404 	addi	sp,sp,16
     27c:	f800283a 	ret

00000280 <ID00001001_disableDelay>:

int32_t ID00001001_disableDelay(uint32_t port)
{
     280:	defffc04 	addi	sp,sp,-16
    uint32_t delay = 0;

    aip_writeConfReg(port, CDELAY, &delay, 1, 0);
     284:	01c00044 	movi	r7,1
     288:	d9800104 	addi	r6,sp,4
     28c:	d8000015 	stw	zero,0(sp)
     290:	01400104 	movi	r5,4

    return 0;
}

int32_t ID00001001_disableDelay(uint32_t port)
{
     294:	dfc00315 	stw	ra,12(sp)
     298:	dc000215 	stw	r16,8(sp)
    uint32_t delay = 0;
     29c:	d8000115 	stw	zero,4(sp)

    return 0;
}

int32_t ID00001001_disableDelay(uint32_t port)
{
     2a0:	2021883a 	mov	r16,r4
    uint32_t delay = 0;

    aip_writeConfReg(port, CDELAY, &delay, 1, 0);
     2a4:	00005700 	call	570 <aip_writeConfReg>

    aip_disableINT(port, 0);
     2a8:	8009883a 	mov	r4,r16
     2ac:	000b883a 	mov	r5,zero
     2b0:	00006cc0 	call	6cc <aip_disableINT>
        
    aip_clearINT(port, 0);
     2b4:	000b883a 	mov	r5,zero
     2b8:	8009883a 	mov	r4,r16
     2bc:	000075c0 	call	75c <aip_clearINT>

    return 0;
}
     2c0:	0005883a 	mov	r2,zero
     2c4:	dfc00317 	ldw	ra,12(sp)
     2c8:	dc000217 	ldw	r16,8(sp)
     2cc:	dec00404 	addi	sp,sp,16
     2d0:	f800283a 	ret

000002d4 <ID00001001_startIP>:

int32_t ID00001001_startIP(uint32_t port)
{
     2d4:	deffff04 	addi	sp,sp,-4
     2d8:	dfc00015 	stw	ra,0(sp)
    aip_start(port);
     2dc:	00005e00 	call	5e0 <aip_start>

    return 0;
}
     2e0:	0005883a 	mov	r2,zero
     2e4:	dfc00017 	ldw	ra,0(sp)
     2e8:	dec00104 	addi	sp,sp,4
     2ec:	f800283a 	ret

000002f0 <ID00001001_writeData>:

int32_t ID00001001_writeData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     2f0:	defffe04 	addi	sp,sp,-8
    aip_writeMem(port, MDATAIN, data, size, offset);
     2f4:	d9c00015 	stw	r7,0(sp)
     2f8:	31ffffcc 	andi	r7,r6,65535
     2fc:	280d883a 	mov	r6,r5
     300:	000b883a 	mov	r5,zero

    return 0;
}

int32_t ID00001001_writeData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     304:	dfc00115 	stw	ra,4(sp)
    aip_writeMem(port, MDATAIN, data, size, offset);
     308:	00005dc0 	call	5dc <aip_writeMem>

    return 0;
}
     30c:	0005883a 	mov	r2,zero
     310:	dfc00117 	ldw	ra,4(sp)
     314:	dec00204 	addi	sp,sp,8
     318:	f800283a 	ret

0000031c <ID00001001_readData>:

int32_t ID00001001_readData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     31c:	defffe04 	addi	sp,sp,-8
    aip_readMem(port, MDATAOUT, data, size, offset);
     320:	d9c00015 	stw	r7,0(sp)
     324:	31ffffcc 	andi	r7,r6,65535
     328:	280d883a 	mov	r6,r5
     32c:	01400084 	movi	r5,2

    return 0;
}

int32_t ID00001001_readData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     330:	dfc00115 	stw	ra,4(sp)
    aip_readMem(port, MDATAOUT, data, size, offset);
     334:	00005040 	call	504 <aip_readMem>

    return 0;
}
     338:	0005883a 	mov	r2,zero
     33c:	dfc00117 	ldw	ra,4(sp)
     340:	dec00204 	addi	sp,sp,8
     344:	f800283a 	ret

00000348 <ID00001001_getStatus>:

int32_t ID00001001_getStatus(uint32_t port, uint32_t *status)
{
     348:	deffff04 	addi	sp,sp,-4
     34c:	dfc00015 	stw	ra,0(sp)
    aip_getStatus(port, status);
     350:	00006180 	call	618 <aip_getStatus>

    return 0;
}
     354:	0005883a 	mov	r2,zero
     358:	dfc00017 	ldw	ra,0(sp)
     35c:	dec00104 	addi	sp,sp,4
     360:	f800283a 	ret

00000364 <ID00001001_waitDone>:

int32_t ID00001001_waitDone(uint32_t port)
{
     364:	defffd04 	addi	sp,sp,-12
     368:	dc000115 	stw	r16,4(sp)
     36c:	dfc00215 	stw	ra,8(sp)
     370:	2021883a 	mov	r16,r4
    uint32_t statusINT = 0;
     374:	d8000015 	stw	zero,0(sp)

    do
    {
        aip_getINT(port, &statusINT);
     378:	d80b883a 	mov	r5,sp
     37c:	8009883a 	mov	r4,r16
     380:	000078c0 	call	78c <aip_getINT>
    } while (!(statusINT && 0x1));
     384:	d8800017 	ldw	r2,0(sp)
     388:	103ffb26 	beq	r2,zero,378 <__alt_data_end+0xfffc1b78>

    return 0;
}
     38c:	0005883a 	mov	r2,zero
     390:	dfc00217 	ldw	ra,8(sp)
     394:	dc000117 	ldw	r16,4(sp)
     398:	dec00304 	addi	sp,sp,12
     39c:	f800283a 	ret

000003a0 <ID00001001_waitirq>:
{
    uint32_t statusINT = 0;

    do
    {
        asm("nop");
     3a0:	0001883a 	nop

    } while (!start_state);
     3a4:	d0a3ba17 	ldw	r2,-28952(gp)
     3a8:	103ffd26 	beq	r2,zero,3a0 <__alt_data_end+0xfffc1ba0>
    start_state = 0;
     3ac:	d023ba15 	stw	zero,-28952(gp)
    return 0;
}
     3b0:	0005883a 	mov	r2,zero
     3b4:	f800283a 	ret

000003b8 <ID00004003_init>:

static int32_t ID00004003_clearStatus(uint32_t port);


int32_t ID00004003_init(uint32_t port)
{
     3b8:	defffe04 	addi	sp,sp,-8
    uint32_t id;

    //aip_init(port, ID00004003_csv, ID00004003_CONFIG_AMOUNT);

    aip_getID(port, &id);
     3bc:	d80b883a 	mov	r5,sp

static int32_t ID00004003_clearStatus(uint32_t port);


int32_t ID00004003_init(uint32_t port)
{
     3c0:	dfc00115 	stw	ra,4(sp)
    uint32_t id;

    //aip_init(port, ID00004003_csv, ID00004003_CONFIG_AMOUNT);

    aip_getID(port, &id);
     3c4:	00005f00 	call	5f0 <aip_getID>
    printf("The ID is: %x \n", id );
     3c8:	d9400017 	ldw	r5,0(sp)
     3cc:	010000f4 	movhi	r4,3
     3d0:	2124af04 	addi	r4,r4,-27972
     3d4:	00133800 	call	13380 <printf>
    //ID00004003_clearStatus(port);

    return 0;
}
     3d8:	0005883a 	mov	r2,zero
     3dc:	dfc00117 	ldw	ra,4(sp)
     3e0:	dec00204 	addi	sp,sp,8
     3e4:	f800283a 	ret

000003e8 <ID00004003_startIP>:

int32_t ID00004003_startIP(uint32_t port)
{
     3e8:	deffff04 	addi	sp,sp,-4
     3ec:	dfc00015 	stw	ra,0(sp)
    aip_start(port);
     3f0:	00005e00 	call	5e0 <aip_start>

    return 0;
}
     3f4:	0005883a 	mov	r2,zero
     3f8:	dfc00017 	ldw	ra,0(sp)
     3fc:	dec00104 	addi	sp,sp,4
     400:	f800283a 	ret

00000404 <ID00004003_writeData>:

int32_t ID00004003_writeData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     404:	defffe04 	addi	sp,sp,-8
    aip_writeMem(port, MDATAOUT, data, size, offset);
     408:	d9c00015 	stw	r7,0(sp)
     40c:	31ffffcc 	andi	r7,r6,65535
     410:	280d883a 	mov	r6,r5
     414:	01400084 	movi	r5,2

    return 0;
}

int32_t ID00004003_writeData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     418:	dfc00115 	stw	ra,4(sp)
    aip_writeMem(port, MDATAOUT, data, size, offset);
     41c:	00005dc0 	call	5dc <aip_writeMem>

    return 0;
}
     420:	0005883a 	mov	r2,zero
     424:	dfc00117 	ldw	ra,4(sp)
     428:	dec00204 	addi	sp,sp,8
     42c:	f800283a 	ret

00000430 <ID00004003_readData>:

int32_t ID00004003_readData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     430:	defffe04 	addi	sp,sp,-8
    aip_readMem(port, MDATAIN, data, size, offset);
     434:	d9c00015 	stw	r7,0(sp)
     438:	31ffffcc 	andi	r7,r6,65535
     43c:	280d883a 	mov	r6,r5
     440:	000b883a 	mov	r5,zero

    return 0;
}

int32_t ID00004003_readData(uint32_t port, uint32_t *data, uint32_t size, uint32_t offset)
{
     444:	dfc00115 	stw	ra,4(sp)
    aip_readMem(port, MDATAIN, data, size, offset);
     448:	00005040 	call	504 <aip_readMem>

    return 0;
}
     44c:	0005883a 	mov	r2,zero
     450:	dfc00117 	ldw	ra,4(sp)
     454:	dec00204 	addi	sp,sp,8
     458:	f800283a 	ret

0000045c <ID00004003_getStatus>:

int32_t ID00004003_getStatus(uint32_t port, uint32_t *status)
{
     45c:	deffff04 	addi	sp,sp,-4
     460:	dfc00015 	stw	ra,0(sp)
    aip_getStatus(port, status);
     464:	00006180 	call	618 <aip_getStatus>

    return 0;
}
     468:	0005883a 	mov	r2,zero
     46c:	dfc00017 	ldw	ra,0(sp)
     470:	dec00104 	addi	sp,sp,4
     474:	f800283a 	ret

00000478 <ID00004003_waitDone>:

int32_t ID00004003_waitDone(uint32_t port)
{
     478:	defffd04 	addi	sp,sp,-12
     47c:	dc000115 	stw	r16,4(sp)
     480:	dfc00215 	stw	ra,8(sp)
     484:	2021883a 	mov	r16,r4
    uint32_t statusINT = 0;
     488:	d8000015 	stw	zero,0(sp)

    do
    {
        aip_getINT(port, &statusINT);
     48c:	d80b883a 	mov	r5,sp
     490:	8009883a 	mov	r4,r16
     494:	000078c0 	call	78c <aip_getINT>
    } while (!(statusINT && 0x1));
     498:	d8800017 	ldw	r2,0(sp)
     49c:	103ffb26 	beq	r2,zero,48c <__alt_data_end+0xfffc1c8c>

    return 0;
}
     4a0:	0005883a 	mov	r2,zero
     4a4:	dfc00217 	ldw	ra,8(sp)
     4a8:	dc000117 	ldw	r16,4(sp)
     4ac:	dec00304 	addi	sp,sp,12
     4b0:	f800283a 	ret

000004b4 <aip_aipRead>:
static uint8_t aip_aipRead (void *aipBaseAddr, uint32_t config, uint32_t *data, uint32_t size )
{

    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_CONFIG] = config;
     4b4:	21400815 	stw	r5,32(r4)

    for (uint32_t i = 0; i < size; i++)
     4b8:	0005883a 	mov	r2,zero
     4bc:	11c00526 	beq	r2,r7,4d4 <aip_aipRead+0x20>
	{
		data[i] = reg32[AIP_DATAOUT];
     4c0:	20c00017 	ldw	r3,0(r4)

    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_CONFIG] = config;

    for (uint32_t i = 0; i < size; i++)
     4c4:	10800044 	addi	r2,r2,1
     4c8:	31800104 	addi	r6,r6,4
	{
		data[i] = reg32[AIP_DATAOUT];
     4cc:	30ffff15 	stw	r3,-4(r6)
     4d0:	003ffa06 	br	4bc <__alt_data_end+0xfffc1cbc>
	}

	return 0 ;
};
     4d4:	0005883a 	mov	r2,zero
     4d8:	f800283a 	ret

000004dc <aip_aipWrite>:
static uint8_t aip_aipWrite (void *aipBaseAddr, uint32_t config, uint32_t *data, uint32_t size)
{

    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_CONFIG] = config;
     4dc:	21400815 	stw	r5,32(r4)

    for (uint32_t i = 0; i < size; i++) {
     4e0:	0005883a 	mov	r2,zero
     4e4:	11c00526 	beq	r2,r7,4fc <aip_aipWrite+0x20>
        reg32[AIP_DATAIN] = data[i];
     4e8:	30c00017 	ldw	r3,0(r6)

    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_CONFIG] = config;

    for (uint32_t i = 0; i < size; i++) {
     4ec:	10800044 	addi	r2,r2,1
     4f0:	31800104 	addi	r6,r6,4
        reg32[AIP_DATAIN] = data[i];
     4f4:	20c00415 	stw	r3,16(r4)
     4f8:	003ffa06 	br	4e4 <__alt_data_end+0xfffc1ce4>
    }

	return 0 ;
};
     4fc:	0005883a 	mov	r2,zero
     500:	f800283a 	ret

00000504 <aip_readMem>:

    return 0;
}
*/
int8_t aip_readMem (void *aipBaseAddr, uint8_t configMem, uint32_t* dataRead, uint16_t amountData, uint32_t offset)
{
     504:	defffb04 	addi	sp,sp,-20
     508:	dcc00315 	stw	r19,12(sp)
     50c:	dc000015 	stw	r16,0(sp)
     510:	3827883a 	mov	r19,r7
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configMem+1, &offset, 1);
     514:	2c003fcc 	andi	r16,r5,255
     518:	01c00044 	movi	r7,1
     51c:	81cb883a 	add	r5,r16,r7

    return 0;
}
*/
int8_t aip_readMem (void *aipBaseAddr, uint8_t configMem, uint32_t* dataRead, uint16_t amountData, uint32_t offset)
{
     520:	dc800215 	stw	r18,8(sp)
     524:	3025883a 	mov	r18,r6
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configMem+1, &offset, 1);
     528:	d9800504 	addi	r6,sp,20

    return 0;
}
*/
int8_t aip_readMem (void *aipBaseAddr, uint8_t configMem, uint32_t* dataRead, uint16_t amountData, uint32_t offset)
{
     52c:	dfc00415 	stw	ra,16(sp)
     530:	dc400115 	stw	r17,4(sp)
     534:	2023883a 	mov	r17,r4
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configMem+1, &offset, 1);
     538:	00004dc0 	call	4dc <aip_aipWrite>

    /* write data */
    aip_aipRead((void *)aipBaseAddr, configMem, dataRead, amountData);
     53c:	99ffffcc 	andi	r7,r19,65535
     540:	900d883a 	mov	r6,r18
     544:	800b883a 	mov	r5,r16
     548:	8809883a 	mov	r4,r17
     54c:	00004b40 	call	4b4 <aip_aipRead>

    return 0;
}
     550:	0005883a 	mov	r2,zero
     554:	dfc00417 	ldw	ra,16(sp)
     558:	dcc00317 	ldw	r19,12(sp)
     55c:	dc800217 	ldw	r18,8(sp)
     560:	dc400117 	ldw	r17,4(sp)
     564:	dc000017 	ldw	r16,0(sp)
     568:	dec00504 	addi	sp,sp,20
     56c:	f800283a 	ret

00000570 <aip_writeConfReg>:

    return 0;
}

int8_t aip_writeConfReg (void *aipBaseAddr, uint8_t configConfReg, uint32_t* dataWrite, uint16_t amountData, uint32_t offset)
{
     570:	defffb04 	addi	sp,sp,-20
     574:	dcc00315 	stw	r19,12(sp)
     578:	dc000015 	stw	r16,0(sp)
     57c:	3827883a 	mov	r19,r7
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configConfReg+1, &offset, 1);
     580:	2c003fcc 	andi	r16,r5,255
     584:	01c00044 	movi	r7,1
     588:	81cb883a 	add	r5,r16,r7

    return 0;
}

int8_t aip_writeConfReg (void *aipBaseAddr, uint8_t configConfReg, uint32_t* dataWrite, uint16_t amountData, uint32_t offset)
{
     58c:	dc800215 	stw	r18,8(sp)
     590:	3025883a 	mov	r18,r6
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configConfReg+1, &offset, 1);
     594:	d9800504 	addi	r6,sp,20

    return 0;
}

int8_t aip_writeConfReg (void *aipBaseAddr, uint8_t configConfReg, uint32_t* dataWrite, uint16_t amountData, uint32_t offset)
{
     598:	dfc00415 	stw	ra,16(sp)
     59c:	dc400115 	stw	r17,4(sp)
     5a0:	2023883a 	mov	r17,r4
    /* set addrs */
    aip_aipWrite((void *)aipBaseAddr, configConfReg+1, &offset, 1);
     5a4:	00004dc0 	call	4dc <aip_aipWrite>

    /* write data */
    aip_aipWrite((void *)aipBaseAddr, configConfReg, dataWrite, amountData);
     5a8:	99ffffcc 	andi	r7,r19,65535
     5ac:	900d883a 	mov	r6,r18
     5b0:	800b883a 	mov	r5,r16
     5b4:	8809883a 	mov	r4,r17
     5b8:	00004dc0 	call	4dc <aip_aipWrite>

    return 0;
}
     5bc:	0005883a 	mov	r2,zero
     5c0:	dfc00417 	ldw	ra,16(sp)
     5c4:	dcc00317 	ldw	r19,12(sp)
     5c8:	dc800217 	ldw	r18,8(sp)
     5cc:	dc400117 	ldw	r17,4(sp)
     5d0:	dc000017 	ldw	r16,0(sp)
     5d4:	dec00504 	addi	sp,sp,20
     5d8:	f800283a 	ret

000005dc <aip_writeMem>:
     5dc:	00005701 	jmpi	570 <aip_writeConfReg>

000005e0 <aip_start>:

static uint8_t aip_aipStart (void *aipBaseAddr)
{
    volatile uint32_t *reg32 = (volatile uint32_t *)aipBaseAddr;

    reg32[AIP_START] = 0x1;
     5e0:	00800044 	movi	r2,1
     5e4:	20800c15 	stw	r2,48(r4)
int8_t aip_start (void *aipBaseAddr)
{
    aip_aipStart((void *)aipBaseAddr);

    return 0;
}
     5e8:	0005883a 	mov	r2,zero
     5ec:	f800283a 	ret

000005f0 <aip_getID>:

int8_t aip_getID (void *aipBaseAddr, uint32_t *id)
{
     5f0:	deffff04 	addi	sp,sp,-4
    aip_aipRead((void *)aipBaseAddr, AIP_IPID, id, 1);
     5f4:	280d883a 	mov	r6,r5
     5f8:	01c00044 	movi	r7,1
     5fc:	014007c4 	movi	r5,31

    return 0;
}

int8_t aip_getID (void *aipBaseAddr, uint32_t *id)
{
     600:	dfc00015 	stw	ra,0(sp)
    aip_aipRead((void *)aipBaseAddr, AIP_IPID, id, 1);
     604:	00004b40 	call	4b4 <aip_aipRead>

    return 0;
}
     608:	0005883a 	mov	r2,zero
     60c:	dfc00017 	ldw	ra,0(sp)
     610:	dec00104 	addi	sp,sp,4
     614:	f800283a 	ret

00000618 <aip_getStatus>:

int8_t aip_getStatus (void *aipBaseAddr, uint32_t* status)
{
     618:	deffff04 	addi	sp,sp,-4
    aip_aipRead((void *)aipBaseAddr, AIP_STATUS, status, 1);
     61c:	280d883a 	mov	r6,r5
     620:	01c00044 	movi	r7,1
     624:	01400784 	movi	r5,30

    return 0;
}

int8_t aip_getStatus (void *aipBaseAddr, uint32_t* status)
{
     628:	dfc00015 	stw	ra,0(sp)
    aip_aipRead((void *)aipBaseAddr, AIP_STATUS, status, 1);
     62c:	00004b40 	call	4b4 <aip_aipRead>

    return 0;
}
     630:	0005883a 	mov	r2,zero
     634:	dfc00017 	ldw	ra,0(sp)
     638:	dec00104 	addi	sp,sp,4
     63c:	f800283a 	ret

00000640 <aip_enableINT>:

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     640:	defffa04 	addi	sp,sp,-24
     644:	dc800315 	stw	r18,12(sp)
     648:	dc400215 	stw	r17,8(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     64c:	04800784 	movi	r18,30
     650:	04400044 	movi	r17,1

    return 0;
}

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     654:	dc000115 	stw	r16,4(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     658:	880f883a 	mov	r7,r17
     65c:	d80d883a 	mov	r6,sp

    return 0;
}

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     660:	2821883a 	mov	r16,r5
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     664:	900b883a 	mov	r5,r18

    return 0;
}

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     668:	dfc00515 	stw	ra,20(sp)
     66c:	dcc00415 	stw	r19,16(sp)
    uint32_t status = 0;
     670:	d8000015 	stw	zero,0(sp)

    return 0;
}

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
     674:	2027883a 	mov	r19,r4

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status |= (1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     678:	84003fcc 	andi	r16,r16,255

int8_t aip_enableINT (void *aipBaseAddr, uint8_t idxInt)
{
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     67c:	00004b40 	call	4b4 <aip_aipRead>

    status &= AIP_STATUS_MASK_MASK;

    status |= (1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     680:	d8800017 	ldw	r2,0(sp)
     684:	84000404 	addi	r16,r16,16
     688:	8c20983a 	sll	r16,r17,r16
     68c:	10803fec 	andhi	r2,r2,255

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     690:	880f883a 	mov	r7,r17

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status |= (1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     694:	1420b03a 	or	r16,r2,r16

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     698:	d80d883a 	mov	r6,sp
     69c:	900b883a 	mov	r5,r18
     6a0:	9809883a 	mov	r4,r19

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status |= (1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     6a4:	dc000015 	stw	r16,0(sp)

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     6a8:	00004dc0 	call	4dc <aip_aipWrite>

    return 0;
}
     6ac:	0005883a 	mov	r2,zero
     6b0:	dfc00517 	ldw	ra,20(sp)
     6b4:	dcc00417 	ldw	r19,16(sp)
     6b8:	dc800317 	ldw	r18,12(sp)
     6bc:	dc400217 	ldw	r17,8(sp)
     6c0:	dc000117 	ldw	r16,4(sp)
     6c4:	dec00604 	addi	sp,sp,24
     6c8:	f800283a 	ret

000006cc <aip_disableINT>:

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
     6cc:	defffa04 	addi	sp,sp,-24
     6d0:	dc800315 	stw	r18,12(sp)
     6d4:	dc400215 	stw	r17,8(sp)
     6d8:	dc000115 	stw	r16,4(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     6dc:	04400044 	movi	r17,1
     6e0:	04800784 	movi	r18,30

    return 0;
}

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
     6e4:	2821883a 	mov	r16,r5
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     6e8:	880f883a 	mov	r7,r17
     6ec:	d80d883a 	mov	r6,sp
     6f0:	900b883a 	mov	r5,r18

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     6f4:	84003fcc 	andi	r16,r16,255

    return 0;
}

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
     6f8:	dfc00515 	stw	ra,20(sp)
     6fc:	dcc00415 	stw	r19,16(sp)
    uint32_t status = 0;
     700:	d8000015 	stw	zero,0(sp)

    return 0;
}

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
     704:	2027883a 	mov	r19,r4

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     708:	84000404 	addi	r16,r16,16

int8_t aip_disableINT (void *aipBaseAddr, uint8_t idxInt)
{
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     70c:	00004b40 	call	4b4 <aip_aipRead>

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     710:	d8800017 	ldw	r2,0(sp)
     714:	8c20983a 	sll	r16,r17,r16

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     718:	880f883a 	mov	r7,r17

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     71c:	10803fec 	andhi	r2,r2,255
     720:	0420303a 	nor	r16,zero,r16
     724:	80a0703a 	and	r16,r16,r2

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     728:	d80d883a 	mov	r6,sp
     72c:	900b883a 	mov	r5,r18
     730:	9809883a 	mov	r4,r19

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    status &= AIP_STATUS_MASK_MASK;

    status &= ~(uint32_t)(1 << (idxInt+AIP_STATUS_SHIFT_MASK));
     734:	dc000015 	stw	r16,0(sp)

    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     738:	00004dc0 	call	4dc <aip_aipWrite>

    return 0;
}
     73c:	0005883a 	mov	r2,zero
     740:	dfc00517 	ldw	ra,20(sp)
     744:	dcc00417 	ldw	r19,16(sp)
     748:	dc800317 	ldw	r18,12(sp)
     74c:	dc400217 	ldw	r17,8(sp)
     750:	dc000117 	ldw	r16,4(sp)
     754:	dec00604 	addi	sp,sp,24
     758:	f800283a 	ret

0000075c <aip_clearINT>:
    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    return 0;
}*/
int8_t aip_clearINT (void *aipBaseAddr, uint8_t idxInt)
{
     75c:	defffe04 	addi	sp,sp,-8

    //aip_aipRead(aipBaseAddr, AIP_STATUS, &status, 1);

    //status = (status & (AIP_STATUS_MASK_NU | AIP_STATUS_MASK_MASK | AIP_STATUS_MASK_NOTIFICATION)) | (uint32_t)(1 << idxInt);

    status = ((0xffffffff));
     760:	00bfffc4 	movi	r2,-1

    aip_aipWrite(aipBaseAddr, AIP_STATUS, &status, 1);
     764:	01c00044 	movi	r7,1
     768:	d80d883a 	mov	r6,sp
     76c:	01400784 	movi	r5,30
    aip_aipWrite((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    return 0;
}*/
int8_t aip_clearINT (void *aipBaseAddr, uint8_t idxInt)
{
     770:	dfc00115 	stw	ra,4(sp)

    //aip_aipRead(aipBaseAddr, AIP_STATUS, &status, 1);

    //status = (status & (AIP_STATUS_MASK_NU | AIP_STATUS_MASK_MASK | AIP_STATUS_MASK_NOTIFICATION)) | (uint32_t)(1 << idxInt);

    status = ((0xffffffff));
     774:	d8800015 	stw	r2,0(sp)

    aip_aipWrite(aipBaseAddr, AIP_STATUS, &status, 1);
     778:	00004dc0 	call	4dc <aip_aipWrite>

    return 0;
}
     77c:	0005883a 	mov	r2,zero
     780:	dfc00117 	ldw	ra,4(sp)
     784:	dec00204 	addi	sp,sp,8
     788:	f800283a 	ret

0000078c <aip_getINT>:
int8_t aip_getINT (void *aipBaseAddr, uint8_t* intVector)
{
     78c:	defffd04 	addi	sp,sp,-12
     790:	dc000115 	stw	r16,4(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     794:	01c00044 	movi	r7,1
    aip_aipWrite(aipBaseAddr, AIP_STATUS, &status, 1);

    return 0;
}
int8_t aip_getINT (void *aipBaseAddr, uint8_t* intVector)
{
     798:	2821883a 	mov	r16,r5
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     79c:	d80d883a 	mov	r6,sp
     7a0:	01400784 	movi	r5,30
    aip_aipWrite(aipBaseAddr, AIP_STATUS, &status, 1);

    return 0;
}
int8_t aip_getINT (void *aipBaseAddr, uint8_t* intVector)
{
     7a4:	dfc00215 	stw	ra,8(sp)
    uint32_t status = 0;
     7a8:	d8000015 	stw	zero,0(sp)

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     7ac:	00004b40 	call	4b4 <aip_aipRead>

    *intVector = (uint8_t)(status & AIP_STATUS_MASK_INT);
     7b0:	d8800017 	ldw	r2,0(sp)
     7b4:	80800005 	stb	r2,0(r16)

    return 0;
}
     7b8:	0005883a 	mov	r2,zero
     7bc:	dfc00217 	ldw	ra,8(sp)
     7c0:	dc000117 	ldw	r16,4(sp)
     7c4:	dec00304 	addi	sp,sp,12
     7c8:	f800283a 	ret

000007cc <aip_getNotifications>:

int8_t aip_getNotifications(void *aipBaseAddr, uint8_t* notificationsVector)
{
     7cc:	defffd04 	addi	sp,sp,-12
     7d0:	dc000115 	stw	r16,4(sp)
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     7d4:	01c00044 	movi	r7,1

    return 0;
}

int8_t aip_getNotifications(void *aipBaseAddr, uint8_t* notificationsVector)
{
     7d8:	2821883a 	mov	r16,r5
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     7dc:	d80d883a 	mov	r6,sp
     7e0:	01400784 	movi	r5,30

    return 0;
}

int8_t aip_getNotifications(void *aipBaseAddr, uint8_t* notificationsVector)
{
     7e4:	dfc00215 	stw	ra,8(sp)
    uint32_t status = 0;
     7e8:	d8000015 	stw	zero,0(sp)

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);
     7ec:	00004b40 	call	4b4 <aip_aipRead>

    *notificationsVector = (uint8_t)((status & AIP_STATUS_MASK_NOTIFICATION) >> AIP_STATUS_SHIFT_NOTIFICATION);

    return 0;
}
     7f0:	0005883a 	mov	r2,zero
{
    uint32_t status = 0;

    aip_aipRead ((void *)aipBaseAddr, AIP_STATUS, &status, 1);

    *notificationsVector = (uint8_t)((status & AIP_STATUS_MASK_NOTIFICATION) >> AIP_STATUS_SHIFT_NOTIFICATION);
     7f4:	80000005 	stb	zero,0(r16)

    return 0;
}
     7f8:	dfc00217 	ldw	ra,8(sp)
     7fc:	dc000117 	ldw	r16,4(sp)
     800:	dec00304 	addi	sp,sp,12
     804:	f800283a 	ret

00000808 <start_isr>:
void start_isr(void * context){

		volatile int * edge_ptr;
		edge_ptr = (volatile int *) context;

		*edge_ptr = IORD_ALTERA_AVALON_PIO_EDGE_CAP(START_UP_BASE);
     808:	00800134 	movhi	r2,4
     80c:	10982b04 	addi	r2,r2,24748
     810:	10c00037 	ldwio	r3,0(r2)
     814:	20c00015 	stw	r3,0(r4)

		IOWR_ALTERA_AVALON_PIO_EDGE_CAP(START_UP_BASE, 0);
     818:	10000035 	stwio	zero,0(r2)

#ifdef 	PRINTF
		printf("------------start DETECTED ------------ \n");
#endif
		start_state=1;
     81c:	00800044 	movi	r2,1
     820:	d0a3ba15 	stw	r2,-28952(gp)
     824:	f800283a 	ret

00000828 <start_setup>:
    }
    return 0;
}


void start_setup(void){
     828:	defffe04 	addi	sp,sp,-8

		IOWR_ALTERA_AVALON_PIO_IRQ_MASK(START_UP_BASE, 0x01);
     82c:	00800134 	movhi	r2,4
    }
    return 0;
}


void start_setup(void){
     830:	dfc00115 	stw	ra,4(sp)

		IOWR_ALTERA_AVALON_PIO_IRQ_MASK(START_UP_BASE, 0x01);
     834:	01400044 	movi	r5,1
     838:	10982a04 	addi	r2,r2,24744
     83c:	11400035 	stwio	r5,0(r2)
		IOWR_ALTERA_AVALON_PIO_EDGE_CAP(START_UP_BASE, 0x00);
     840:	00800134 	movhi	r2,4
     844:	10982b04 	addi	r2,r2,24748
     848:	10000035 	stwio	zero,0(r2)
		void * edge_val_ptr;
		edge_val_ptr = (void *) &edge_val;

		alt_ic_isr_register(
     84c:	01800034 	movhi	r6,0
     850:	d8000015 	stw	zero,0(sp)
     854:	d1e3bb04 	addi	r7,gp,-28948
     858:	31820204 	addi	r6,r6,2056
     85c:	0009883a 	mov	r4,zero
     860:	0028cfc0 	call	28cfc <alt_ic_isr_register>
				START_UP_IRQ_INTERRUPT_CONTROLLER_ID,
				START_UP_IRQ,
				start_isr,
				edge_val_ptr,
				0x00);
}
     864:	dfc00117 	ldw	ra,4(sp)
     868:	dec00204 	addi	sp,sp,8
     86c:	f800283a 	ret

00000870 <main>:
//void int_setup();
void start_setup();


int main(void)
{
     870:	deffe704 	addi	sp,sp,-100
     874:	dfc01815 	stw	ra,96(sp)
     878:	dcc01715 	stw	r19,92(sp)
     87c:	dc401515 	stw	r17,84(sp)
     880:	dc801615 	stw	r18,88(sp)
     884:	dc001415 	stw	r16,80(sp)

	start_state = 0;
     888:	d023ba15 	stw	zero,-28952(gp)
   // uint32_t dataFlits[DUMMY_MEM_SIZE];

    uint32_t data[FLITS_AIP];

   // int_setup();
    start_setup();
     88c:	00008280 	call	828 <start_setup>

    LMS7002M_t *lms = LMS7002M_create(spidev_interface_transact);
     890:	01000074 	movhi	r4,1
     894:	213af604 	addi	r4,r4,-5160
     898:	00069240 	call	6924 <LMS7002M_create>
    LMS7002M_reset(lms);
     89c:	1009883a 	mov	r4,r2
    uint32_t data[FLITS_AIP];

   // int_setup();
    start_setup();

    LMS7002M_t *lms = LMS7002M_create(spidev_interface_transact);
     8a0:	1023883a 	mov	r17,r2
    LMS7002M_reset(lms);
     8a4:	00098fc0 	call	98fc <LMS7002M_reset>
    LMS7002M_set_spi_mode(lms, 4); //set 4-wire spi before reading back
     8a8:	01400104 	movi	r5,4
     8ac:	8809883a 	mov	r4,r17
     8b0:	00098980 	call	9898 <LMS7002M_set_spi_mode>
    double data_pointer;
    int ret;
    
    

    printf("Waiting to start\n");
     8b4:	010000f4 	movhi	r4,3
     8b8:	2124b304 	addi	r4,r4,-27956

               // buffer[0] no esta en uso
               
                uint8_t Group_ID = opcode & 31;  
                
                switch (Group_ID) {
     8bc:	04c00034 	movhi	r19,0
    double data_pointer;
    int ret;
    
    

    printf("Waiting to start\n");
     8c0:	001347c0 	call	1347c <puts>

               // buffer[0] no esta en uso
               
                uint8_t Group_ID = opcode & 31;  
                
                switch (Group_ID) {
     8c4:	9cc26204 	addi	r19,r19,2440
    
    

    printf("Waiting to start\n");
	while(1){
		if(start_state != 0){
     8c8:	d0a3ba17 	ldw	r2,-28952(gp)
     8cc:	103ffe26 	beq	r2,zero,8c8 <__alt_data_end+0xfffc20c8>
				ID00004003_readData(AIP_UP_0_BASE, data, FLITS_AIP, 0);
     8d0:	01000134 	movhi	r4,4
     8d4:	000f883a 	mov	r7,zero
     8d8:	01800204 	movi	r6,8
     8dc:	d9400a04 	addi	r5,sp,40
     8e0:	21170004 	addi	r4,r4,23552
     8e4:	00004300 	call	430 <ID00004003_readData>
                
                opcode = data[0];
     8e8:	dc800a17 	ldw	r18,40(sp)
				printf("\n The opcode in memory[0]: %lx\n", opcode);
     8ec:	010000f4 	movhi	r4,3
     8f0:	2124b804 	addi	r4,r4,-27936
     8f4:	900b883a 	mov	r5,r18
     8f8:	00133800 	call	13380 <printf>
				printf("\n The data in memory[1]: %lx\n", data[1]);
     8fc:	d9400b17 	ldw	r5,44(sp)
     900:	010000f4 	movhi	r4,3
     904:	2124c004 	addi	r4,r4,-27904
     908:	00133800 	call	13380 <printf>
				printf("\n The data in memory[2]: %lx\n", data[2]);
     90c:	d9400c17 	ldw	r5,48(sp)
     910:	010000f4 	movhi	r4,3
     914:	2124c804 	addi	r4,r4,-27872
     918:	00133800 	call	13380 <printf>
                printf("\n The data in memory[3]: %lx\n", data[3]);
     91c:	d9400d17 	ldw	r5,52(sp)
     920:	010000f4 	movhi	r4,3
     924:	2124d004 	addi	r4,r4,-27840
     928:	00133800 	call	13380 <printf>
                printf("\n The data in memory[4]: %lx\n", data[4]);
     92c:	d9400e17 	ldw	r5,56(sp)
     930:	010000f4 	movhi	r4,3
     934:	2124d804 	addi	r4,r4,-27808
     938:	00133800 	call	13380 <printf>
                printf("\n The data in memory[5]: %lx\n", data[5]);
     93c:	d9400f17 	ldw	r5,60(sp)
     940:	010000f4 	movhi	r4,3
     944:	2124e004 	addi	r4,r4,-27776
     948:	00133800 	call	13380 <printf>
                printf("\n The data in memory[6]: %lx\n", data[6]);
     94c:	d9401017 	ldw	r5,64(sp)
     950:	010000f4 	movhi	r4,3
     954:	2124e804 	addi	r4,r4,-27744
     958:	00133800 	call	13380 <printf>
                printf("\n The data in memory[7]: %lx\n", data[7]);
     95c:	d9401117 	ldw	r5,68(sp)
     960:	010000f4 	movhi	r4,3
     964:	2124f004 	addi	r4,r4,-27712
     968:	00133800 	call	13380 <printf>

               // buffer[0] no esta en uso
               
                uint8_t Group_ID = opcode & 31;  
                
                switch (Group_ID) {
     96c:	908007cc 	andi	r2,r18,31
     970:	00c00604 	movi	r3,24
     974:	1880aa36 	bltu	r3,r2,c20 <main+0x3b0>
     978:	100490ba 	slli	r2,r2,2
     97c:	14c5883a 	add	r2,r2,r19
     980:	10800017 	ldw	r2,0(r2)
     984:	1000683a 	jmp	r2
     988:	00000c30 	cmpltui	zero,zero,48
     98c:	00000c30 	cmpltui	zero,zero,48
     990:	000009ec 	andhi	zero,zero,39
     994:	000009f8 	rdprs	zero,zero,39
     998:	00000a04 	movi	zero,40
     99c:	00000a10 	cmplti	zero,zero,40
     9a0:	00000a20 	cmpeqi	zero,zero,40
     9a4:	00000c10 	cmplti	zero,zero,48
     9a8:	00000a30 	cmpltui	zero,zero,40
     9ac:	00000a4c 	andi	zero,zero,41
     9b0:	00000a5c 	xori	zero,zero,41
     9b4:	00000a6c 	andhi	zero,zero,41
     9b8:	00000aa8 	cmpgeui	zero,zero,42
     9bc:	00000c30 	cmpltui	zero,zero,48
     9c0:	00000ac4 	movi	zero,43
     9c4:	00000afc 	xorhi	zero,zero,43
     9c8:	00000b14 	movui	zero,44
     9cc:	00000b24 	muli	zero,zero,44
     9d0:	00000b3c 	xorhi	zero,zero,44
     9d4:	00000b70 	cmpltui	zero,zero,45
     9d8:	00000a30 	cmpltui	zero,zero,40
     9dc:	00000b94 	movui	zero,46
     9e0:	00000bb8 	rdprs	zero,zero,46
     9e4:	00000bf0 	cmpltui	zero,zero,47
     9e8:	00000c10 	cmplti	zero,zero,48
                        buffer_size = 1;
                        // LMS7002M_t *
                        break;
                    case SPI_WRITE_NUM:
                        buffer_size = 3;
                        buffer[1].value.sint = u32_to_int32(data[1]);   // cast to int
     9ec:	d9000b17 	ldw	r4,44(sp)
     9f0:	000ef140 	call	ef14 <u32_to_int32>
     9f4:	00000f06 	br	a34 <main+0x1c4>
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const int, const int
                        break;
                    case SPI_CONFIG_NUM:
                        buffer_size = 2;
                        buffer[1].value.sint = u32_to_int32(data[1]);   // cast to int
     9f8:	d9000b17 	ldw	r4,44(sp)
     9fc:	000ef140 	call	ef14 <u32_to_int32>
     a00:	00008406 	br	c14 <main+0x3a4>
                        // LMS7002M_t *, const int
                        break;
                    case INI_NUM:
                        buffer_size = 2;
                        buffer[1].value.enum_type = u32_to_char(data[1]);
     a04:	d9000b17 	ldw	r4,44(sp)
     a08:	000ef1c0 	call	ef1c <u32_to_char>
     a0c:	00000606 	br	a28 <main+0x1b8>
                        // LMS7002M_t *, const char *
                        break;
                    case CONFIGURE_LML_PORT_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_port = data[1];
     a10:	d8800b17 	ldw	r2,44(sp)
     a14:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.const_dir = data[2];
     a18:	d8800c17 	ldw	r2,48(sp)
     a1c:	00004506 	br	b34 <main+0x2c4>
                        buffer[3].value.sint = u32_to_int32(data[3]);
                         // LMS7002M_t *, const LMS7002M_port_t, const LMS7002M_dir_t, const int
                        break;
                    case ONE_PARAM_CONST_BOOL_NUM:
                        buffer_size = 2;
                        buffer[1].value.b = data[1];
     a20:	d8800b17 	ldw	r2,44(sp)
     a24:	1004c03a 	cmpne	r2,r2,zero
     a28:	d8800205 	stb	r2,8(sp)
     a2c:	00007a06 	br	c18 <main+0x3a8>
                        buffer[1].value.const_dir = data[1];
                        // LMS7002M_t *, const LMS7002M_dir_t
                        break;
                    case TWO_PARAM_LMS7002M_DIR_INT_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_dir = data[1];
     a30:	d8800b17 	ldw	r2,44(sp)
     a34:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     a38:	d9000c17 	ldw	r4,48(sp)
     a3c:	000ef140 	call	ef14 <u32_to_int32>
     a40:	d8800415 	stw	r2,16(sp)
                        buffer_size = 2;
                        buffer[1].value.const_dir = data[1];
                        // LMS7002M_t *, const LMS7002M_dir_t
                        break;
                    case TWO_PARAM_LMS7002M_DIR_INT_NUM:
                        buffer_size = 3;
     a44:	040000c4 	movi	r16,3
                        buffer[1].value.const_dir = data[1];
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const LMS7002M_dir_t, const int
                        break;
     a48:	00007a06 	br	c34 <main+0x3c4>
                    case LDO_ENABLE_NUM:
                        buffer_size = 3;
                        buffer[1].value.b = data[1];
     a4c:	d8800b17 	ldw	r2,44(sp)
     a50:	1004c03a 	cmpne	r2,r2,zero
     a54:	d8800205 	stb	r2,8(sp)
     a58:	003ff706 	br	a38 <__alt_data_end+0xfffc2238>
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const bool, const int
                        break;
                    case AFE_ENABLE_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_dir = data[1];
     a5c:	d8800b17 	ldw	r2,44(sp)
     a60:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.const_chan = data[2];
     a64:	d8800c17 	ldw	r2,48(sp)
     a68:	00004e06 	br	ba4 <main+0x334>
                        buffer[3].value.b = data[3];
                        // LMS7002M_t *, const LMS7002M_dir_t, const LMS7002M_chan_t, const bool
                        break;
                    case SET_DATA_CLOCK_NUM:
                        buffer_size = 4;
                        buffer[1].value.d = u32_to_double(data[1], data[2]);
     a6c:	d9400c17 	ldw	r5,48(sp)
     a70:	d9000b17 	ldw	r4,44(sp)
     a74:	000ee980 	call	ee98 <u32_to_double>
                        buffer[2].value.d = u32_to_double(data[3], data[4]);                   
     a78:	d9400e17 	ldw	r5,56(sp)
     a7c:	d9000d17 	ldw	r4,52(sp)
                        buffer[3].value.b = data[3];
                        // LMS7002M_t *, const LMS7002M_dir_t, const LMS7002M_chan_t, const bool
                        break;
                    case SET_DATA_CLOCK_NUM:
                        buffer_size = 4;
                        buffer[1].value.d = u32_to_double(data[1], data[2]);
     a80:	d8800215 	stw	r2,8(sp)
     a84:	d8c00315 	stw	r3,12(sp)
                        buffer[2].value.d = u32_to_double(data[3], data[4]);                   
     a88:	000ee980 	call	ee98 <u32_to_double>
                        buffer[3].value.d_pointer = &data_pointer;
     a8c:	d9801204 	addi	r6,sp,72
                        // LMS7002M_t *, const LMS7002M_dir_t, const LMS7002M_chan_t, const bool
                        break;
                    case SET_DATA_CLOCK_NUM:
                        buffer_size = 4;
                        buffer[1].value.d = u32_to_double(data[1], data[2]);
                        buffer[2].value.d = u32_to_double(data[3], data[4]);                   
     a90:	d8800415 	stw	r2,16(sp)
     a94:	d8c00515 	stw	r3,20(sp)
                        buffer[3].value.d_pointer = &data_pointer;
     a98:	d9800615 	stw	r6,24(sp)
                        u32_to_double_ptr(data[5], data[6], buffer[3].value.d_pointer);
     a9c:	d9401017 	ldw	r5,64(sp)
     aa0:	d9000f17 	ldw	r4,60(sp)
     aa4:	00004f06 	br	be4 <main+0x374>
                        // LMS7002M_t *, const double, const double, double *
                        break;
                    case SET_NCO_FREQ_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_dir = data[1];
     aa8:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.const_chan = data[2];
                        buffer[3].value.d = u32_to_double(data[3], data[4]);
     aac:	d9400e17 	ldw	r5,56(sp)
     ab0:	d9000d17 	ldw	r4,52(sp)
                        u32_to_double_ptr(data[5], data[6], buffer[3].value.d_pointer);
                        // LMS7002M_t *, const double, const double, double *
                        break;
                    case SET_NCO_FREQ_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_dir = data[1];
     ab4:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.const_chan = data[2];
     ab8:	d8800c17 	ldw	r2,48(sp)
     abc:	d8800415 	stw	r2,16(sp)
     ac0:	00002706 	br	b60 <main+0x2f0>
                        buffer_size = 1;
                        // LMS7002M_t *
                        break;
                    case SET_LO_FREQ_NUM:
                        buffer_size = 5;
                        buffer[1].value.const_dir = data[1];
     ac4:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     ac8:	d9400d17 	ldw	r5,52(sp)
     acc:	d9000c17 	ldw	r4,48(sp)
                        buffer_size = 1;
                        // LMS7002M_t *
                        break;
                    case SET_LO_FREQ_NUM:
                        buffer_size = 5;
                        buffer[1].value.const_dir = data[1];
     ad0:	d8800215 	stw	r2,8(sp)
                    case SET_GFIR_TAPS_NUM:
                        buffer_size = 1;
                        // LMS7002M_t *
                        break;
                    case SET_LO_FREQ_NUM:
                        buffer_size = 5;
     ad4:	04000144 	movi	r16,5
                        buffer[1].value.const_dir = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     ad8:	000ee980 	call	ee98 <u32_to_double>
                       // buffer[2].value.d = 2000000000.0; // prueba fija de 2 GHz
                        printf(" el valor double es: %.10f\n", buffer[2].value.d);
     adc:	010000f4 	movhi	r4,3
     ae0:	100b883a 	mov	r5,r2
     ae4:	180d883a 	mov	r6,r3
     ae8:	2124f804 	addi	r4,r4,-27680
                        // LMS7002M_t *
                        break;
                    case SET_LO_FREQ_NUM:
                        buffer_size = 5;
                        buffer[1].value.const_dir = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     aec:	d8800415 	stw	r2,16(sp)
     af0:	d8c00515 	stw	r3,20(sp)
                       // buffer[2].value.d = 2000000000.0; // prueba fija de 2 GHz
                        printf(" el valor double es: %.10f\n", buffer[2].value.d);
     af4:	00133800 	call	13380 <printf>
                       // buffer[3].value.d = u32_to_double(data[4], data[5]);
                       // buffer[4].value.d_pointer = u32_to_double_ptr(data[6], data[7]);
                      //  printf(" el valor double pointer es: %.10f\n", *buffer[4].value.d_pointer);
                        // LMS7002M_t *, const LMS7002M_dir_t, const double, const double, double *
                        break;
     af8:	00004e06 	br	c34 <main+0x3c4>
                    case TWO_PARAM_LMS_CONST_BOOL_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_dir = data[1];
     afc:	d8800b17 	ldw	r2,44(sp)
     b00:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.b = data[2];
     b04:	d8800c17 	ldw	r2,48(sp)
     b08:	1004c03a 	cmpne	r2,r2,zero
     b0c:	d8800405 	stb	r2,16(sp)
     b10:	003fcc06 	br	a44 <__alt_data_end+0xfffc2244>
                        // LMS7002M_t *, const LMS7002M_dir_t, const bool
                        break;
                    case TWO_PARAM_CHANT_SIZET_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_chan = data[1];
     b14:	d8800b17 	ldw	r2,44(sp)
     b18:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.size = data[2];
     b1c:	d8800c17 	ldw	r2,48(sp)
     b20:	003fc706 	br	a40 <__alt_data_end+0xfffc2240>
                        // LMS7002M_t *, const LMS7002M_chan_t, const size_t
                        break;
                    case SP_TSG_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b24:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     b28:	d9000c17 	ldw	r4,48(sp)
                        buffer[2].value.size = data[2];
                        // LMS7002M_t *, const LMS7002M_chan_t, const size_t
                        break;
                    case SP_TSG_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b2c:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     b30:	000ef140 	call	ef14 <u32_to_int32>
     b34:	d8800415 	stw	r2,16(sp)
     b38:	00001206 	br	b84 <main+0x314>
                        buffer[3].value.sint = u32_to_int32(data[3]);
                       // LMS7002M_t *, const LMS7002M_chan_t, const int, const int
                        break;
                    case TXSTP_CORRECTION_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b3c:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     b40:	d9400d17 	ldw	r5,52(sp)
     b44:	d9000c17 	ldw	r4,48(sp)
                        buffer[3].value.sint = u32_to_int32(data[3]);
                       // LMS7002M_t *, const LMS7002M_chan_t, const int, const int
                        break;
                    case TXSTP_CORRECTION_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b48:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     b4c:	000ee980 	call	ee98 <u32_to_double>
                        buffer[3].value.d = u32_to_double(data[4], data[5]);
     b50:	d9400f17 	ldw	r5,60(sp)
     b54:	d9000e17 	ldw	r4,56(sp)
                       // LMS7002M_t *, const LMS7002M_chan_t, const int, const int
                        break;
                    case TXSTP_CORRECTION_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     b58:	d8800415 	stw	r2,16(sp)
     b5c:	d8c00515 	stw	r3,20(sp)
                        buffer[3].value.d = u32_to_double(data[4], data[5]);
     b60:	000ee980 	call	ee98 <u32_to_double>
     b64:	d8800615 	stw	r2,24(sp)
     b68:	d8c00715 	stw	r3,28(sp)
     b6c:	00001e06 	br	be8 <main+0x378>
                        // LMS7002M_t *, const LMS7002M_chan_t, const double, const double
                        break;
                    case RXTSP_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b70:	d8800b17 	ldw	r2,44(sp)
     b74:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.b = data[2];
     b78:	d8800c17 	ldw	r2,48(sp)
     b7c:	1004c03a 	cmpne	r2,r2,zero
     b80:	d8800405 	stb	r2,16(sp)
                        buffer[3].value.sint = u32_to_int32(data[3]);
     b84:	d9000d17 	ldw	r4,52(sp)
     b88:	000ef140 	call	ef14 <u32_to_int32>
     b8c:	d8800615 	stw	r2,24(sp)
     b90:	00001506 	br	be8 <main+0x378>
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const LMS7002M_chan_t, const int
                        break;
                    case TBB_LOOP_BACK_ENABLE_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b94:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     b98:	d9000c17 	ldw	r4,48(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        // LMS7002M_t *, const LMS7002M_chan_t, const int
                        break;
                    case TBB_LOOP_BACK_ENABLE_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     b9c:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.sint = u32_to_int32(data[2]);
     ba0:	000ef140 	call	ef14 <u32_to_int32>
     ba4:	d8800415 	stw	r2,16(sp)
                        buffer[3].value.b = data[3];
     ba8:	d8800d17 	ldw	r2,52(sp)
     bac:	1004c03a 	cmpne	r2,r2,zero
     bb0:	d8800605 	stb	r2,24(sp)
     bb4:	00000c06 	br	be8 <main+0x378>
                        // LMS7002M_t *, const LMS7002M_chan_t, const int, const bool
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     bb8:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     bbc:	d9400d17 	ldw	r5,52(sp)
     bc0:	d9000c17 	ldw	r4,48(sp)
                        buffer[3].value.b = data[3];
                        // LMS7002M_t *, const LMS7002M_chan_t, const int, const bool
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
     bc4:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     bc8:	000ee980 	call	ee98 <u32_to_double>
                        buffer[3].value.d_pointer = &data_pointer;
                        u32_to_double_ptr(data[4], data[5], buffer[3].value.d_pointer);
     bcc:	d9400f17 	ldw	r5,60(sp)
     bd0:	d9000e17 	ldw	r4,56(sp)
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
                        buffer[3].value.d_pointer = &data_pointer;
     bd4:	d9801204 	addi	r6,sp,72
                        // LMS7002M_t *, const LMS7002M_chan_t, const int, const bool
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     bd8:	d8800415 	stw	r2,16(sp)
     bdc:	d8c00515 	stw	r3,20(sp)
                        buffer[3].value.d_pointer = &data_pointer;
     be0:	d9800615 	stw	r6,24(sp)
                        u32_to_double_ptr(data[4], data[5], buffer[3].value.d_pointer);
     be4:	000eedc0 	call	eedc <u32_to_double_ptr>
                        buffer[2].value.sint = u32_to_int32(data[2]);
                        buffer[3].value.b = data[3];
                        // LMS7002M_t *, const LMS7002M_chan_t, const int, const bool
                        break;
                    case BB_FILER_SET_NUM:
                        buffer_size = 4;
     be8:	04000104 	movi	r16,4
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
                        buffer[3].value.d_pointer = &data_pointer;
                        u32_to_double_ptr(data[4], data[5], buffer[3].value.d_pointer);
                        // LMS7002M_t *, const LMS7002M_chan_t, const double, double *
                        break;
     bec:	00001106 	br	c34 <main+0x3c4>
                    case TRF_RBB_RFE_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_chan = data[1];
     bf0:	d8800b17 	ldw	r2,44(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     bf4:	d9400d17 	ldw	r5,52(sp)
     bf8:	d9000c17 	ldw	r4,48(sp)
                        u32_to_double_ptr(data[4], data[5], buffer[3].value.d_pointer);
                        // LMS7002M_t *, const LMS7002M_chan_t, const double, double *
                        break;
                    case TRF_RBB_RFE_NUM:
                        buffer_size = 3;
                        buffer[1].value.const_chan = data[1];
     bfc:	d8800215 	stw	r2,8(sp)
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
     c00:	000ee980 	call	ee98 <u32_to_double>
     c04:	d8800415 	stw	r2,16(sp)
     c08:	d8c00515 	stw	r3,20(sp)
     c0c:	003f8d06 	br	a44 <__alt_data_end+0xfffc2244>
                        // LMS7002M_t *, const LMS7002M_chan_t, const double
                        break;
                    case READRSSI_NUM:
                        buffer_size = 2;
                        buffer[1].value.const_chan = data[1];
     c10:	d8800b17 	ldw	r2,44(sp)
     c14:	d8800215 	stw	r2,8(sp)
                        buffer[1].value.const_chan = data[1];
                        buffer[2].value.d = u32_to_double(data[2], data[3]);
                        // LMS7002M_t *, const LMS7002M_chan_t, const double
                        break;
                    case READRSSI_NUM:
                        buffer_size = 2;
     c18:	04000084 	movi	r16,2
                        buffer[1].value.const_chan = data[1];
                        // LMS7002M_t *, const LMS7002M_chan_t
                        break;
     c1c:	00000506 	br	c34 <main+0x3c4>
                    default:
                        printf("Error: Unsupported opcode\n");
     c20:	010000f4 	movhi	r4,3
     c24:	2124ff04 	addi	r4,r4,-27652
     c28:	001347c0 	call	1347c <puts>
                        break;
     c2c:	00000106 	br	c34 <main+0x3c4>
               
                uint8_t Group_ID = opcode & 31;  
                
                switch (Group_ID) {
                    case CREATE_NUM: 
                        buffer_size = 1;
     c30:	04000044 	movi	r16,1
                    default:
                        printf("Error: Unsupported opcode\n");
                        break;
                }
                
                ret = executeOpcode(lms, opcode, buffer, buffer_size);
     c34:	800f883a 	mov	r7,r16
     c38:	d80d883a 	mov	r6,sp
     c3c:	900b883a 	mov	r5,r18
     c40:	8809883a 	mov	r4,r17
     c44:	0000da00 	call	da0 <executeOpcode>
                LMS7002M_spi_read(lms, 0x001F); //dummy read to ensure spi completion
     c48:	014007c4 	movi	r5,31
     c4c:	8809883a 	mov	r4,r17
     c50:	00069f80 	call	69f8 <LMS7002M_spi_read>
		   start_state = 0;
     c54:	d023ba15 	stw	zero,-28952(gp)
     c58:	003f1b06 	br	8c8 <__alt_data_end+0xfffc20c8>

00000c5c <spi_read>:

int32_t spi_read(uint8_t *data, uint8_t bytes_number) {
	uint32_t cnt = 0;

	/* Enable Slave Select mask. */
	IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(SPI_0_BASE, 1);
     c5c:	00800134 	movhi	r2,4
     c60:	10981504 	addi	r2,r2,24660
     c64:	00c00044 	movi	r3,1
     c68:	10c00035 	stwio	r3,0(r2)
	/* Set the SSO bit (force chip select). */
	IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_0_BASE,ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
     c6c:	00c00134 	movhi	r3,4
     c70:	18d81304 	addi	r3,r3,24652
     c74:	00810004 	movi	r2,1024
     c78:	18800035 	stwio	r2,0(r3)
	/* Discard any stale data, in case previous communication was interrupted. */
	IORD_ALTERA_AVALON_SPI_RXDATA(SPI_0_BASE);
     c7c:	01800134 	movhi	r6,4
     c80:	31981004 	addi	r6,r6,24640
     c84:	30800037 	ldwio	r2,0(r6)
     c88:	02000134 	movhi	r8,4
		/* Wait until txdata register is empty. */
		while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
				& ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0)
			;
		/* Write data to txdata register. */
		IOWR_ALTERA_AVALON_SPI_TXDATA(SPI_0_BASE, data[cnt]);
     c8c:	02800134 	movhi	r10,4
	/* Set the SSO bit (force chip select). */
	IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_0_BASE,ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
	/* Discard any stale data, in case previous communication was interrupted. */
	IORD_ALTERA_AVALON_SPI_RXDATA(SPI_0_BASE);

	while (cnt < bytes_number) {
     c90:	2005883a 	mov	r2,r4
     c94:	29403fcc 	andi	r5,r5,255
     c98:	42181204 	addi	r8,r8,24648
		/* Wait until txdata register is empty. */
		while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
				& ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0)
			;
		/* Write data to txdata register. */
		IOWR_ALTERA_AVALON_SPI_TXDATA(SPI_0_BASE, data[cnt]);
     c9c:	52981104 	addi	r10,r10,24644
     ca0:	02400134 	movhi	r9,4
	/* Set the SSO bit (force chip select). */
	IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_0_BASE,ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
	/* Discard any stale data, in case previous communication was interrupted. */
	IORD_ALTERA_AVALON_SPI_RXDATA(SPI_0_BASE);

	while (cnt < bytes_number) {
     ca4:	110fc83a 	sub	r7,r2,r4
     ca8:	4a581204 	addi	r9,r9,24648
     cac:	39400c2e 	bgeu	r7,r5,ce0 <spi_read+0x84>
		/* Wait until txdata register is empty. */
		while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
     cb0:	41c00037 	ldwio	r7,0(r8)
     cb4:	39c0100c 	andi	r7,r7,64
     cb8:	383ffd26 	beq	r7,zero,cb0 <__alt_data_end+0xfffc24b0>
				& ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0)
			;
		/* Write data to txdata register. */
		IOWR_ALTERA_AVALON_SPI_TXDATA(SPI_0_BASE, data[cnt]);
     cbc:	11c00003 	ldbu	r7,0(r2)
     cc0:	51c00035 	stwio	r7,0(r10)
		/* Wait until rxdata register is full. */
		while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
     cc4:	41c00037 	ldwio	r7,0(r8)
     cc8:	39c0200c 	andi	r7,r7,128
     ccc:	383ffd26 	beq	r7,zero,cc4 <__alt_data_end+0xfffc24c4>
				& ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0)
			;
		/* Read data from rxdata register. */
		data[cnt] = IORD_ALTERA_AVALON_SPI_RXDATA(SPI_0_BASE);
     cd0:	31c00037 	ldwio	r7,0(r6)
     cd4:	11c00005 	stb	r7,0(r2)
     cd8:	10800044 	addi	r2,r2,1
     cdc:	003ff006 	br	ca0 <__alt_data_end+0xfffc24a0>
		cnt++;
	}

	/* Wait until the interface has finished transmitting. */
	while ((IORD_ALTERA_AVALON_SPI_STATUS(SPI_0_BASE)
     ce0:	48800037 	ldwio	r2,0(r9)
     ce4:	1080080c 	andi	r2,r2,32
     ce8:	103ffd26 	beq	r2,zero,ce0 <__alt_data_end+0xfffc24e0>
			& ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0)
		;
	/* Clear the SSO bit (release chip select). */
	IOWR_ALTERA_AVALON_SPI_CONTROL(SPI_0_BASE, 0);
     cec:	18000035 	stwio	zero,0(r3)

	return 0;
}
     cf0:	0005883a 	mov	r2,zero
     cf4:	f800283a 	ret

00000cf8 <spi_write_then_read>:



int spi_write_then_read(struct spi_device *spi, const unsigned char *txbuf,
		unsigned n_tx, unsigned char *rxbuf, unsigned n_rx) {
     cf8:	defff704 	addi	sp,sp,-36
     cfc:	dc400615 	stw	r17,24(sp)
     d00:	dc000515 	stw	r16,20(sp)
     d04:	2823883a 	mov	r17,r5
     d08:	3021883a 	mov	r16,r6
	uint8_t buffer[20] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
     d0c:	000b883a 	mov	r5,zero
     d10:	01800504 	movi	r6,20
     d14:	d809883a 	mov	r4,sp
}



int spi_write_then_read(struct spi_device *spi, const unsigned char *txbuf,
		unsigned n_tx, unsigned char *rxbuf, unsigned n_rx) {
     d18:	dc800715 	stw	r18,28(sp)
     d1c:	dfc00815 	stw	ra,32(sp)
     d20:	3825883a 	mov	r18,r7
	uint8_t buffer[20] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
     d24:	00131c80 	call	131c8 <memset>
			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
	uint8_t byte;

	for (byte = 0; byte < n_tx; byte++) {
     d28:	0007883a 	mov	r3,zero
     d2c:	18803fcc 	andi	r2,r3,255
     d30:	1400062e 	bgeu	r2,r16,d4c <spi_write_then_read+0x54>
		buffer[byte] = (unsigned char) txbuf[byte];
     d34:	d889883a 	add	r4,sp,r2
     d38:	8885883a 	add	r2,r17,r2
     d3c:	10800003 	ldbu	r2,0(r2)
		unsigned n_tx, unsigned char *rxbuf, unsigned n_rx) {
	uint8_t buffer[20] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
	uint8_t byte;

	for (byte = 0; byte < n_tx; byte++) {
     d40:	18c00044 	addi	r3,r3,1
		buffer[byte] = (unsigned char) txbuf[byte];
     d44:	20800005 	stb	r2,0(r4)
     d48:	003ff806 	br	d2c <__alt_data_end+0xfffc252c>
	}
	spi_read(buffer, n_tx + n_rx);
     d4c:	d8800917 	ldw	r2,36(sp)
     d50:	8023883a 	mov	r17,r16
     d54:	d809883a 	mov	r4,sp
     d58:	80a1883a 	add	r16,r16,r2
     d5c:	81403fcc 	andi	r5,r16,255
     d60:	0000c5c0 	call	c5c <spi_read>
	for (byte = n_tx; byte < n_tx + n_rx; byte++) {
     d64:	88803fcc 	andi	r2,r17,255
     d68:	1400062e 	bgeu	r2,r16,d84 <spi_write_then_read+0x8c>
	//	rxbuf[byte - n_tx] = buffer[byte];
		rxbuf[byte] = buffer[byte];
     d6c:	9087883a 	add	r3,r18,r2
     d70:	d885883a 	add	r2,sp,r2
     d74:	10800003 	ldbu	r2,0(r2)

	for (byte = 0; byte < n_tx; byte++) {
		buffer[byte] = (unsigned char) txbuf[byte];
	}
	spi_read(buffer, n_tx + n_rx);
	for (byte = n_tx; byte < n_tx + n_rx; byte++) {
     d78:	8c400044 	addi	r17,r17,1
	//	rxbuf[byte - n_tx] = buffer[byte];
		rxbuf[byte] = buffer[byte];
     d7c:	18800005 	stb	r2,0(r3)
     d80:	003ff806 	br	d64 <__alt_data_end+0xfffc2564>
	}
	

	return 0;
}
     d84:	0005883a 	mov	r2,zero
     d88:	dfc00817 	ldw	ra,32(sp)
     d8c:	dc800717 	ldw	r18,28(sp)
     d90:	dc400617 	ldw	r17,24(sp)
     d94:	dc000517 	ldw	r16,20(sp)
     d98:	dec00904 	addi	sp,sp,36
     d9c:	f800283a 	ret

00000da0 <executeOpcode>:
 * @param opcode The opcode to execute.
 * @param buffer An array of Geric_Parameter containing the arguments.
 * @param buffer_size The number of arguments in the buffer.
 * @return int Returns 0 on success, or an error code on failure.
 */
int executeOpcode(LMS7002M_t *lms, uint32_t opcode, Geric_Parameter* buffer, size_t buffer_size) {
     da0:	defff804 	addi	sp,sp,-32
     da4:	dc800515 	stw	r18,20(sp)
     da8:	2025883a 	mov	r18,r4
    // Retrieve the descriptor for the given opcode
    OpcodeDescriptor* descriptor = getOpcodeDescriptor(opcode);
     dac:	2809883a 	mov	r4,r5
 * @param opcode The opcode to execute.
 * @param buffer An array of Geric_Parameter containing the arguments.
 * @param buffer_size The number of arguments in the buffer.
 * @return int Returns 0 on success, or an error code on failure.
 */
int executeOpcode(LMS7002M_t *lms, uint32_t opcode, Geric_Parameter* buffer, size_t buffer_size) {
     db0:	dcc00615 	stw	r19,24(sp)
     db4:	dc400415 	stw	r17,16(sp)
     db8:	dc000315 	stw	r16,12(sp)
     dbc:	dfc00715 	stw	ra,28(sp)
     dc0:	2821883a 	mov	r16,r5
     dc4:	3023883a 	mov	r17,r6
     dc8:	3827883a 	mov	r19,r7
    // Retrieve the descriptor for the given opcode
    OpcodeDescriptor* descriptor = getOpcodeDescriptor(opcode);
     dcc:	00012cc0 	call	12cc <getOpcodeDescriptor>
    if (descriptor == NULL) {
     dd0:	1000081e 	bne	r2,zero,df4 <executeOpcode+0x54>
        fprintf(stderr, "Error: Opcode 0x%X not found.\n", opcode);
     dd4:	d0a00417 	ldw	r2,-32752(gp)
     dd8:	014000f4 	movhi	r5,3
     ddc:	800d883a 	mov	r6,r16
     de0:	11000317 	ldw	r4,12(r2)
     de4:	29650604 	addi	r5,r5,-27624
     de8:	00114180 	call	11418 <fprintf>
        return -1; // Opcode not found
     dec:	00bfffc4 	movi	r2,-1
     df0:	00012f06 	br	12b0 <executeOpcode+0x510>
    }

    // Validate the number of parameters
    if (descriptor->num_params != buffer_size) {
     df4:	11800217 	ldw	r6,8(r2)
     df8:	34c00a26 	beq	r6,r19,e24 <executeOpcode+0x84>
        fprintf(stderr, "Error: Invalid number of arguments for opcode 0x%X. Expected %d, got %zu.\n",
     dfc:	d0a00417 	ldw	r2,-32752(gp)
     e00:	014000f4 	movhi	r5,3
     e04:	300f883a 	mov	r7,r6
     e08:	11000317 	ldw	r4,12(r2)
     e0c:	800d883a 	mov	r6,r16
     e10:	dcc00015 	stw	r19,0(sp)
     e14:	29650e04 	addi	r5,r5,-27592
     e18:	00114180 	call	11418 <fprintf>
                opcode, descriptor->num_params, buffer_size);
        return -2; // Invalid number of arguments
     e1c:	00bfff84 	movi	r2,-2
     e20:	00012306 	br	12b0 <executeOpcode+0x510>
    }

    // Ensure the callback function is defined
    if (descriptor->callback == NULL) {
     e24:	10800417 	ldw	r2,16(r2)
     e28:	1000081e 	bne	r2,zero,e4c <executeOpcode+0xac>
        fprintf(stderr, "Error: No callback defined for opcode 0x%X.\n", opcode);
     e2c:	d0a00417 	ldw	r2,-32752(gp)
     e30:	014000f4 	movhi	r5,3
     e34:	800d883a 	mov	r6,r16
     e38:	11000317 	ldw	r4,12(r2)
     e3c:	29652104 	addi	r5,r5,-27516
     e40:	00114180 	call	11418 <fprintf>
        return -3; // No callback defined
     e44:	00bfff44 	movi	r2,-3
     e48:	00011906 	br	12b0 <executeOpcode+0x510>
    }

    // Dynamically call the callback function based on the number of parameters
    switch (descriptor->num_params) {
     e4c:	30ffffc4 	addi	r3,r6,-1
     e50:	01000104 	movi	r4,4
     e54:	20c10d36 	bltu	r4,r3,128c <executeOpcode+0x4ec>
     e58:	180690ba 	slli	r3,r3,2
     e5c:	01000034 	movhi	r4,0
     e60:	21039c04 	addi	r4,r4,3696
     e64:	1907883a 	add	r3,r3,r4
     e68:	18c00017 	ldw	r3,0(r3)
     e6c:	1800683a 	jmp	r3
     e70:	00000e84 	movi	zero,58
     e74:	00000ef4 	movhi	zero,59
     e78:	00000fdc 	xori	zero,zero,63
     e7c:	00001128 	cmpgeui	zero,zero,68
     e80:	00001254 	movui	zero,73
        case 1: {
          switch (opcode) { 
     e84:	00c01044 	movi	r3,65
     e88:	80c01726 	beq	r16,r3,ee8 <executeOpcode+0x148>
     e8c:	1c000736 	bltu	r3,r16,eac <executeOpcode+0x10c>
     e90:	00c00044 	movi	r3,1
     e94:	80c01426 	beq	r16,r3,ee8 <executeOpcode+0x148>
     e98:	80000e26 	beq	r16,zero,ed4 <executeOpcode+0x134>
     e9c:	00c00344 	movi	r3,13
     ea0:	80c00e26 	beq	r16,r3,edc <executeOpcode+0x13c>
     ea4:	00c00844 	movi	r3,33
     ea8:	00000806 	br	ecc <executeOpcode+0x12c>
     eac:	00c02044 	movi	r3,129
     eb0:	80c00d26 	beq	r16,r3,ee8 <executeOpcode+0x148>
     eb4:	1c000236 	bltu	r3,r16,ec0 <executeOpcode+0x120>
     eb8:	00c01844 	movi	r3,97
     ebc:	00000306 	br	ecc <executeOpcode+0x12c>
     ec0:	00c02844 	movi	r3,161
     ec4:	80c00826 	beq	r16,r3,ee8 <executeOpcode+0x148>
     ec8:	00c03044 	movi	r3,193
     ecc:	80c0f71e 	bne	r16,r3,12ac <executeOpcode+0x50c>
     ed0:	00000506 	br	ee8 <executeOpcode+0x148>
            /************************************************************************************************************************************************************************************
			* LMS7002M_create
			************************************************************************************************************************************************************************************/
            case 0x0:
              ((create_num_callback*)descriptor->callback)(NULL);
     ed4:	0009883a 	mov	r4,zero
     ed8:	00000106 	br	ee0 <executeOpcode+0x140>

            /************************************************************************************************************************************************************************************
			* LMS7002M_set_gfir_taps
			************************************************************************************************************************************************************************************/
            case 0xD:
              ((set_gfir_taps_num_callback*)descriptor->callback)(lms);
     edc:	9009883a 	mov	r4,r18
     ee0:	103ee83a 	callr	r2
     ee4:	0000f106 	br	12ac <executeOpcode+0x50c>
            case 0x41:
            case 0x61:
            case 0x81:
            case 0xA1:
            case 0xC1:
              ((one_param_lms7002m_t_num_callback*)descriptor->callback)(lms);
     ee8:	9009883a 	mov	r4,r18
     eec:	103ee83a 	callr	r2
     ef0:	0000ee06 	br	12ac <executeOpcode+0x50c>

            } 
            break;
        }
        case 2: {
          switch (opcode) { 
     ef4:	00c009c4 	movi	r3,39
     ef8:	80c03426 	beq	r16,r3,fcc <executeOpcode+0x22c>
     efc:	1c001736 	bltu	r3,r16,f5c <executeOpcode+0x1bc>
     f00:	00c001c4 	movi	r3,7
     f04:	80c03126 	beq	r16,r3,fcc <executeOpcode+0x22c>
     f08:	1c000636 	bltu	r3,r16,f24 <executeOpcode+0x184>
     f0c:	00c00104 	movi	r3,4
     f10:	80c02826 	beq	r16,r3,fb4 <executeOpcode+0x214>
     f14:	00c00184 	movi	r3,6
     f18:	80c02a26 	beq	r16,r3,fc4 <executeOpcode+0x224>
     f1c:	00c000c4 	movi	r3,3
     f20:	00001906 	br	f88 <executeOpcode+0x1e8>
     f24:	00c008c4 	movi	r3,35
     f28:	80c02826 	beq	r16,r3,fcc <executeOpcode+0x22c>
     f2c:	1c000636 	bltu	r3,r16,f48 <executeOpcode+0x1a8>
     f30:	00c00604 	movi	r3,24
     f34:	80c0dd1e 	bne	r16,r3,12ac <executeOpcode+0x50c>

            /************************************************************************************************************************************************************************************
			* LMS7002M_rxtsp_read_rssi
			************************************************************************************************************************************************************************************/
            case 0x18:
              ((readrssi_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan);
     f38:	89400217 	ldw	r5,8(r17)
     f3c:	9009883a 	mov	r4,r18
     f40:	103ee83a 	callr	r2
     f44:	0000d906 	br	12ac <executeOpcode+0x50c>

            } 
            break;
        }
        case 2: {
          switch (opcode) { 
     f48:	00c00904 	movi	r3,36
     f4c:	80c01926 	beq	r16,r3,fb4 <executeOpcode+0x214>
     f50:	00c00984 	movi	r3,38
     f54:	80c01b26 	beq	r16,r3,fc4 <executeOpcode+0x224>
     f58:	0000d406 	br	12ac <executeOpcode+0x50c>
     f5c:	00c01984 	movi	r3,102
     f60:	80c01826 	beq	r16,r3,fc4 <executeOpcode+0x224>
     f64:	1c000a36 	bltu	r3,r16,f90 <executeOpcode+0x1f0>
     f68:	00c01184 	movi	r3,70
     f6c:	80c01526 	beq	r16,r3,fc4 <executeOpcode+0x224>
     f70:	1c000236 	bltu	r3,r16,f7c <executeOpcode+0x1dc>
     f74:	00c010c4 	movi	r3,67
     f78:	00000306 	br	f88 <executeOpcode+0x1e8>
     f7c:	00c011c4 	movi	r3,71
     f80:	80c01226 	beq	r16,r3,fcc <executeOpcode+0x22c>
     f84:	00c018c4 	movi	r3,99
     f88:	80c01026 	beq	r16,r3,fcc <executeOpcode+0x22c>
     f8c:	0000c706 	br	12ac <executeOpcode+0x50c>
     f90:	00c021c4 	movi	r3,135
     f94:	80c00d26 	beq	r16,r3,fcc <executeOpcode+0x22c>
     f98:	1c000236 	bltu	r3,r16,fa4 <executeOpcode+0x204>
     f9c:	00c019c4 	movi	r3,103
     fa0:	003ff906 	br	f88 <__alt_data_end+0xfffc2788>
     fa4:	00c029c4 	movi	r3,167
     fa8:	80c00826 	beq	r16,r3,fcc <executeOpcode+0x22c>
     fac:	00c031c4 	movi	r3,199
     fb0:	003ff506 	br	f88 <__alt_data_end+0xfffc2788>
			* LMS7002M_dump_ini
			* LMS7002M_load_ini
			************************************************************************************************************************************************************************************/
            case 0x24:
            case 0x4:
              ((ini_num_callback*)descriptor->callback)(lms, buffer[1].value.string);
     fb4:	89400217 	ldw	r5,8(r17)
     fb8:	9009883a 	mov	r4,r18
     fbc:	103ee83a 	callr	r2
     fc0:	0000ba06 	br	12ac <executeOpcode+0x50c>
			************************************************************************************************************************************************************************************/
            case 0x26:
            case 0x46:
            case 0x6:
            case 0x66:
              ((one_param_const_bool_num_callback*)descriptor->callback)(lms, buffer[1].value.const_bool);
     fc4:	89400203 	ldbu	r5,8(r17)
     fc8:	00000106 	br	fd0 <executeOpcode+0x230>
			* LMS7002M_txtsp_tsg_tone
			************************************************************************************************************************************************************************************/
            case 0x47:
            case 0x67:
            case 0x87:
              ((one_param_lms7002m_chan_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan);
     fcc:	89400217 	ldw	r5,8(r17)
     fd0:	9009883a 	mov	r4,r18
     fd4:	103ee83a 	callr	r2
     fd8:	0000b406 	br	12ac <executeOpcode+0x50c>

            } 
            break;
        }
        case 3: {
          switch (opcode) { 
     fdc:	00c015c4 	movi	r3,87
     fe0:	80c04426 	beq	r16,r3,10f4 <executeOpcode+0x354>
     fe4:	1c001f36 	bltu	r3,r16,1064 <executeOpcode+0x2c4>
     fe8:	00c005c4 	movi	r3,23
     fec:	80c04126 	beq	r16,r3,10f4 <executeOpcode+0x354>
     ff0:	1c000d36 	bltu	r3,r16,1028 <executeOpcode+0x288>
     ff4:	00c00244 	movi	r3,9
     ff8:	80c03926 	beq	r16,r3,10e0 <executeOpcode+0x340>
     ffc:	1c000436 	bltu	r3,r16,1010 <executeOpcode+0x270>
    1000:	00c00084 	movi	r3,2
    1004:	80c04126 	beq	r16,r3,110c <executeOpcode+0x36c>
    1008:	00c00204 	movi	r3,8
    100c:	00001e06 	br	1088 <executeOpcode+0x2e8>
    1010:	00c00404 	movi	r3,16
    1014:	80c03f26 	beq	r16,r3,1114 <executeOpcode+0x374>
    1018:	00c00504 	movi	r3,20
    101c:	80c03b26 	beq	r16,r3,110c <executeOpcode+0x36c>
    1020:	00c003c4 	movi	r3,15
    1024:	00002606 	br	10c0 <executeOpcode+0x320>
    1028:	00c00d04 	movi	r3,52
    102c:	80c03726 	beq	r16,r3,110c <executeOpcode+0x36c>
    1030:	1c000536 	bltu	r3,r16,1048 <executeOpcode+0x2a8>
    1034:	00c00bc4 	movi	r3,47
    1038:	80c02c26 	beq	r16,r3,10ec <executeOpcode+0x34c>
    103c:	00c00c04 	movi	r3,48
    1040:	80c03426 	beq	r16,r3,1114 <executeOpcode+0x374>
    1044:	00009906 	br	12ac <executeOpcode+0x50c>
    1048:	00c013c4 	movi	r3,79
    104c:	80c02726 	beq	r16,r3,10ec <executeOpcode+0x34c>
    1050:	00c01504 	movi	r3,84
    1054:	80c02d26 	beq	r16,r3,110c <executeOpcode+0x36c>
    1058:	00c00dc4 	movi	r3,55
    105c:	80c02526 	beq	r16,r3,10f4 <executeOpcode+0x354>
    1060:	00009206 	br	12ac <executeOpcode+0x50c>
    1064:	00c02bc4 	movi	r3,175
    1068:	80c02026 	beq	r16,r3,10ec <executeOpcode+0x34c>
    106c:	1c000e36 	bltu	r3,r16,10a8 <executeOpcode+0x308>
    1070:	00c01dc4 	movi	r3,119
    1074:	80c01f26 	beq	r16,r3,10f4 <executeOpcode+0x354>
    1078:	1c000536 	bltu	r3,r16,1090 <executeOpcode+0x2f0>
    107c:	00c01bc4 	movi	r3,111
    1080:	80c01a26 	beq	r16,r3,10ec <executeOpcode+0x34c>
    1084:	00c01d04 	movi	r3,116
    1088:	80c02026 	beq	r16,r3,110c <executeOpcode+0x36c>
    108c:	00008706 	br	12ac <executeOpcode+0x50c>
    1090:	00c02504 	movi	r3,148
    1094:	80c01d26 	beq	r16,r3,110c <executeOpcode+0x36c>
    1098:	00c025c4 	movi	r3,151
    109c:	80c01526 	beq	r16,r3,10f4 <executeOpcode+0x354>
    10a0:	00c023c4 	movi	r3,143
    10a4:	00000606 	br	10c0 <executeOpcode+0x320>
    10a8:	00c035c4 	movi	r3,215
    10ac:	80c01126 	beq	r16,r3,10f4 <executeOpcode+0x354>
    10b0:	1c000536 	bltu	r3,r16,10c8 <executeOpcode+0x328>
    10b4:	00c02dc4 	movi	r3,183
    10b8:	80c00e26 	beq	r16,r3,10f4 <executeOpcode+0x354>
    10bc:	00c033c4 	movi	r3,207
    10c0:	80c00a26 	beq	r16,r3,10ec <executeOpcode+0x34c>
    10c4:	00007906 	br	12ac <executeOpcode+0x50c>
    10c8:	00c03dc4 	movi	r3,247
    10cc:	80c00926 	beq	r16,r3,10f4 <executeOpcode+0x354>
    10d0:	00c043c4 	movi	r3,271
    10d4:	80c00526 	beq	r16,r3,10ec <executeOpcode+0x34c>
    10d8:	00c03bc4 	movi	r3,239
    10dc:	003ff806 	br	10c0 <__alt_data_end+0xfffc28c0>

            /************************************************************************************************************************************************************************************
			* LMS7002M_ldo_enable
			************************************************************************************************************************************************************************************/
            case 0x9:
              ((ldo_enable_num_callback*)descriptor->callback)(lms, buffer[1].value.const_bool, buffer[2].value.const_int);
    10e0:	89800417 	ldw	r6,16(r17)
    10e4:	89400203 	ldbu	r5,8(r17)
    10e8:	00000c06 	br	111c <executeOpcode+0x37c>
            case 0x6F:
            case 0x8F:
            case 0xAF:
            case 0xCF:
            case 0xEF:
              ((two_param_lms_const_bool_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_bool);
    10ec:	89800403 	ldbu	r6,16(r17)
    10f0:	00000906 	br	1118 <executeOpcode+0x378>
			* LMS7002M_rxtsp_set_freq
			* LMS7002M_txtsp_set_freq
			************************************************************************************************************************************************************************************/
            case 0x17:
            case 0x37:
              ((trf_rbb_rfe_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_double);
    10f4:	89800417 	ldw	r6,16(r17)
    10f8:	89c00517 	ldw	r7,20(r17)
    10fc:	89400217 	ldw	r5,8(r17)
    1100:	9009883a 	mov	r4,r18
    1104:	103ee83a 	callr	r2
    1108:	00006806 	br	12ac <executeOpcode+0x50c>
            case 0x14:
            case 0x34:
            case 0x54:
            case 0x74:
            case 0x94:
              ((set_path_and_band_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_int);
    110c:	89800417 	ldw	r6,16(r17)
    1110:	00000106 	br	1118 <executeOpcode+0x378>
			* LMS7002M_rxtsp_set_decim
			* LMS7002M_txtsp_set_interp
			************************************************************************************************************************************************************************************/
            case 0x10:
            case 0x30:
              ((two_param_chant_sizet_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, NULL);
    1114:	000d883a 	mov	r6,zero
    1118:	89400217 	ldw	r5,8(r17)
    111c:	9009883a 	mov	r4,r18
    1120:	103ee83a 	callr	r2
    1124:	00006106 	br	12ac <executeOpcode+0x50c>

            } 
            break;
        }
        case 4: {
          switch (opcode) { 
    1128:	00c004c4 	movi	r3,19
    112c:	80c03926 	beq	r16,r3,1214 <executeOpcode+0x474>
    1130:	1c001536 	bltu	r3,r16,1188 <executeOpcode+0x3e8>
    1134:	00c002c4 	movi	r3,11
    1138:	80c02726 	beq	r16,r3,11d8 <executeOpcode+0x438>
    113c:	1c000536 	bltu	r3,r16,1154 <executeOpcode+0x3b4>
    1140:	00c00144 	movi	r3,5
    1144:	80c03026 	beq	r16,r3,1208 <executeOpcode+0x468>
    1148:	00c00284 	movi	r3,10
    114c:	80c02c26 	beq	r16,r3,1200 <executeOpcode+0x460>
    1150:	00005606 	br	12ac <executeOpcode+0x50c>
    1154:	00c00444 	movi	r3,17
    1158:	80c02b26 	beq	r16,r3,1208 <executeOpcode+0x468>
    115c:	1c003336 	bltu	r3,r16,122c <executeOpcode+0x48c>
    1160:	00c00304 	movi	r3,12
    1164:	80c0511e 	bne	r16,r3,12ac <executeOpcode+0x50c>

            /************************************************************************************************************************************************************************************
			* LMS7002M_set_nco_freq
			************************************************************************************************************************************************************************************/
            case 0xC:
              ((set_nco_freq_num_callback*)descriptor->callback)(lms, buffer[1].value.const_dir, buffer[2].value.const_chan, buffer[3].value.const_double);
    1168:	88c00717 	ldw	r3,28(r17)
    116c:	89c00617 	ldw	r7,24(r17)
    1170:	89800417 	ldw	r6,16(r17)
    1174:	89400217 	ldw	r5,8(r17)
    1178:	d8c00015 	stw	r3,0(sp)
    117c:	9009883a 	mov	r4,r18
    1180:	103ee83a 	callr	r2
    1184:	00004906 	br	12ac <executeOpcode+0x50c>

            } 
            break;
        }
        case 4: {
          switch (opcode) { 
    1188:	00c00c44 	movi	r3,49
    118c:	80c01e26 	beq	r16,r3,1208 <executeOpcode+0x468>
    1190:	1c000436 	bltu	r3,r16,11a4 <executeOpcode+0x404>
    1194:	00c00544 	movi	r3,21
    1198:	80c01926 	beq	r16,r3,1200 <executeOpcode+0x460>
    119c:	00c00584 	movi	r3,22
    11a0:	00000406 	br	11b4 <executeOpcode+0x414>
    11a4:	00c00cc4 	movi	r3,51
    11a8:	80c01a26 	beq	r16,r3,1214 <executeOpcode+0x474>
    11ac:	80c01f36 	bltu	r16,r3,122c <executeOpcode+0x48c>
    11b0:	00c00d84 	movi	r3,54
    11b4:	80c03d1e 	bne	r16,r3,12ac <executeOpcode+0x50c>
			* LMS7002M_rbb_set_filter_bw
			* LMS7002M_tbb_set_filter_bw
			************************************************************************************************************************************************************************************/
            case 0x16:
            case 0x36:
              ((bb_filer_set_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_double, buffer[3].value.double_ptr);
    11b8:	88c00617 	ldw	r3,24(r17)
    11bc:	89800417 	ldw	r6,16(r17)
    11c0:	89c00517 	ldw	r7,20(r17)
    11c4:	89400217 	ldw	r5,8(r17)
    11c8:	d8c00015 	stw	r3,0(sp)
    11cc:	9009883a 	mov	r4,r18
    11d0:	103ee83a 	callr	r2
    11d4:	00003506 	br	12ac <executeOpcode+0x50c>
          switch (opcode) { 
            /************************************************************************************************************************************************************************************
			* LMS7002M_set_data_clock
			************************************************************************************************************************************************************************************/
            case 0xB:
              ((set_data_clock_num_callback*)descriptor->callback)(lms, buffer[1].value.const_double, buffer[2].value.const_double, buffer[3].value.double_ptr);
    11d8:	89000617 	ldw	r4,24(r17)
    11dc:	88c00517 	ldw	r3,20(r17)
    11e0:	89c00417 	ldw	r7,16(r17)
    11e4:	89400217 	ldw	r5,8(r17)
    11e8:	89800317 	ldw	r6,12(r17)
    11ec:	d9000115 	stw	r4,4(sp)
    11f0:	d8c00015 	stw	r3,0(sp)
    11f4:	9009883a 	mov	r4,r18
    11f8:	103ee83a 	callr	r2
    11fc:	00002b06 	br	12ac <executeOpcode+0x50c>

            /************************************************************************************************************************************************************************************
			* LMS7002M_tbb_enable_loopback
			************************************************************************************************************************************************************************************/
            case 0x15:
              ((tbb_loop_back_enable_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_int, buffer[3].value.const_bool);
    1200:	89c00603 	ldbu	r7,24(r17)
    1204:	00000106 	br	120c <executeOpcode+0x46c>
			* LMS7002M_rxtsp_tsg_const
			* LMS7002M_txtsp_tsg_const
			************************************************************************************************************************************************************************************/
            case 0x11:
            case 0x31:
              ((sp_tsg_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_int, buffer[3].value.const_int);
    1208:	89c00617 	ldw	r7,24(r17)
    120c:	89800417 	ldw	r6,16(r17)
    1210:	00000206 	br	121c <executeOpcode+0x47c>
			* LMS7002M_rxtsp_set_dc_correction
			* LMS7002M_rxtsp_set_iq_correction
			************************************************************************************************************************************************************************************/
            case 0x13:
            case 0x33:
              ((rxtsp_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_bool, buffer[3].value.const_int);
    1214:	89c00617 	ldw	r7,24(r17)
    1218:	89800403 	ldbu	r6,16(r17)
    121c:	89400217 	ldw	r5,8(r17)
    1220:	9009883a 	mov	r4,r18
    1224:	103ee83a 	callr	r2
    1228:	00002006 	br	12ac <executeOpcode+0x50c>
			* LMS7002M_txtsp_set_dc_correction
			* LMS7002M_txtsp_set_iq_correction
			************************************************************************************************************************************************************************************/
            case 0x12:
            case 0x32:
              ((txstp_correction_num_callback*)descriptor->callback)(lms, buffer[1].value.const_chan, buffer[2].value.const_double, buffer[3].value.const_double);
    122c:	88c00617 	ldw	r3,24(r17)
    1230:	89800417 	ldw	r6,16(r17)
    1234:	89c00517 	ldw	r7,20(r17)
    1238:	d8c00015 	stw	r3,0(sp)
    123c:	88c00717 	ldw	r3,28(r17)
    1240:	89400217 	ldw	r5,8(r17)
    1244:	9009883a 	mov	r4,r18
    1248:	d8c00115 	stw	r3,4(sp)
    124c:	103ee83a 	callr	r2
    1250:	00001606 	br	12ac <executeOpcode+0x50c>

            } 
            break;
        }
        case 5: {
          switch (opcode) { 
    1254:	00c00384 	movi	r3,14
    1258:	80c0141e 	bne	r16,r3,12ac <executeOpcode+0x50c>
            /************************************************************************************************************************************************************************************
			* LMS7002M_set_lo_freq
			************************************************************************************************************************************************************************************/
            case 0xE:
              ((set_lo_freq_num_callback*)descriptor->callback)(lms, buffer[1].value.const_dir, buffer[2].value.const_double, buffer[3].value.const_double, buffer[4].value.double_ptr);
    125c:	88c00817 	ldw	r3,32(r17)
    1260:	89800417 	ldw	r6,16(r17)
    1264:	89c00517 	ldw	r7,20(r17)
    1268:	d8c00215 	stw	r3,8(sp)
    126c:	88c00617 	ldw	r3,24(r17)
    1270:	89400217 	ldw	r5,8(r17)
    1274:	9009883a 	mov	r4,r18
    1278:	d8c00015 	stw	r3,0(sp)
    127c:	88c00717 	ldw	r3,28(r17)
    1280:	d8c00115 	stw	r3,4(sp)
    1284:	103ee83a 	callr	r2
    1288:	00000806 	br	12ac <executeOpcode+0x50c>

            } 
            break;
        }
        default:
            fprintf(stderr, "Error: Unsupported number of parameters (%d) for opcode 0x%X.\n",
    128c:	d0a00417 	ldw	r2,-32752(gp)
    1290:	014000f4 	movhi	r5,3
    1294:	800f883a 	mov	r7,r16
    1298:	11000317 	ldw	r4,12(r2)
    129c:	29652d04 	addi	r5,r5,-27468
    12a0:	00114180 	call	11418 <fprintf>
                    descriptor->num_params, opcode);
            return -4; // Unsupported number of parameters
    12a4:	00bfff04 	movi	r2,-4
    12a8:	00000106 	br	12b0 <executeOpcode+0x510>
    }

    return 0; // Success
    12ac:	0005883a 	mov	r2,zero
}
    12b0:	dfc00717 	ldw	ra,28(sp)
    12b4:	dcc00617 	ldw	r19,24(sp)
    12b8:	dc800517 	ldw	r18,20(sp)
    12bc:	dc400417 	ldw	r17,16(sp)
    12c0:	dc000317 	ldw	r16,12(sp)
    12c4:	dec00804 	addi	sp,sp,32
    12c8:	f800283a 	ret

000012cc <getOpcodeDescriptor>:
 */
OpcodeDescriptor* getOpcodeDescriptor(uint32_t opcode) {
    // Extract the group ID (first 5 bits of the opcode)
    uint8_t Group_ID = opcode & 31; // Mask to get the lower 5 bits
    // Extract the sub-index (remaining bits of the opcode)
    uint8_t SN = opcode >> 5; // Shift right to get the sub-index
    12cc:	2006d17a 	srli	r3,r4,5

    // Validate the group ID to ensure it is within bounds
    if (Group_ID >= sizeof(all_descriptors) / sizeof(all_descriptors[0])) {
    12d0:	208007cc 	andi	r2,r4,31
    12d4:	01000604 	movi	r4,24
    12d8:	20801336 	bltu	r4,r2,1328 <getOpcodeDescriptor+0x5c>
        return NULL; // Invalid group ID
    }

    // Get the group of descriptors
    OpcodeDescriptor* group_desc = all_descriptors[Group_ID];
    12dc:	1085883a 	add	r2,r2,r2
    12e0:	010000f4 	movhi	r4,3
    12e4:	1085883a 	add	r2,r2,r2
    12e8:	2128b904 	addi	r4,r4,-23836
    12ec:	2089883a 	add	r4,r4,r2
 * using bitwise operations, allowing direct access to the descriptor.
 *
 * @param opcode The opcode to search for.
 * @return A pointer to the matching OpcodeDescriptor, or NULL if not found.
 */
OpcodeDescriptor* getOpcodeDescriptor(uint32_t opcode) {
    12f0:	defffe04 	addi	sp,sp,-8
    12f4:	dc000015 	stw	r16,0(sp)
    if (Group_ID >= sizeof(all_descriptors) / sizeof(all_descriptors[0])) {
        return NULL; // Invalid group ID
    }

    // Get the group of descriptors
    OpcodeDescriptor* group_desc = all_descriptors[Group_ID];
    12f8:	24000017 	ldw	r16,0(r4)
    12fc:	19003fcc 	andi	r4,r3,255
    // Get the size of the group
    size_t group_size = group_sizes[Group_ID];
    1300:	00c000f4 	movhi	r3,3
    1304:	18e53d04 	addi	r3,r3,-27404
    1308:	1885883a 	add	r2,r3,r2

    // Validate the sub-index to ensure it is within bounds
    if (SN >= group_size) {
    130c:	10800017 	ldw	r2,0(r2)
 * using bitwise operations, allowing direct access to the descriptor.
 *
 * @param opcode The opcode to search for.
 * @return A pointer to the matching OpcodeDescriptor, or NULL if not found.
 */
OpcodeDescriptor* getOpcodeDescriptor(uint32_t opcode) {
    1310:	dfc00115 	stw	ra,4(sp)
    OpcodeDescriptor* group_desc = all_descriptors[Group_ID];
    // Get the size of the group
    size_t group_size = group_sizes[Group_ID];

    // Validate the sub-index to ensure it is within bounds
    if (SN >= group_size) {
    1314:	2080062e 	bgeu	r4,r2,1330 <getOpcodeDescriptor+0x64>
        return NULL; // Invalid sub-index
    }

    // Return the matching descriptor
    return &group_desc[SN];
    1318:	01400504 	movi	r5,20
    131c:	0025ef80 	call	25ef8 <__mulsi3>
    1320:	8085883a 	add	r2,r16,r2
    1324:	00000306 	br	1334 <getOpcodeDescriptor+0x68>
    // Extract the sub-index (remaining bits of the opcode)
    uint8_t SN = opcode >> 5; // Shift right to get the sub-index

    // Validate the group ID to ensure it is within bounds
    if (Group_ID >= sizeof(all_descriptors) / sizeof(all_descriptors[0])) {
        return NULL; // Invalid group ID
    1328:	0005883a 	mov	r2,zero
        return NULL; // Invalid sub-index
    }

    // Return the matching descriptor
    return &group_desc[SN];
}
    132c:	f800283a 	ret
    // Extract the sub-index (remaining bits of the opcode)
    uint8_t SN = opcode >> 5; // Shift right to get the sub-index

    // Validate the group ID to ensure it is within bounds
    if (Group_ID >= sizeof(all_descriptors) / sizeof(all_descriptors[0])) {
        return NULL; // Invalid group ID
    1330:	0005883a 	mov	r2,zero
        return NULL; // Invalid sub-index
    }

    // Return the matching descriptor
    return &group_desc[SN];
}
    1334:	dfc00117 	ldw	ra,4(sp)
    1338:	dc000017 	ldw	r16,0(sp)
    133c:	dec00204 	addi	sp,sp,8
    1340:	f800283a 	ret

00001344 <LMS7002M_afe_enable>:

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_afe_enable(LMS7002M_t *self, const LMS7002M_dir_t direction, const LMS7002M_chan_t channel, const bool enable)
{
    1344:	defffb04 	addi	sp,sp,-20
    1348:	dcc00315 	stw	r19,12(sp)
    134c:	dc800215 	stw	r18,8(sp)
    1350:	dc000015 	stw	r16,0(sp)
    1354:	dfc00415 	stw	ra,16(sp)
    1358:	dc400115 	stw	r17,4(sp)
    //support using LMS_CHAB to set both ADCs or DACs
    if (channel == LMS_CHAB)
    135c:	008010c4 	movi	r2,67

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_afe_enable(LMS7002M_t *self, const LMS7002M_dir_t direction, const LMS7002M_chan_t channel, const bool enable)
{
    1360:	2025883a 	mov	r18,r4
    1364:	2827883a 	mov	r19,r5
    1368:	3821883a 	mov	r16,r7
    //support using LMS_CHAB to set both ADCs or DACs
    if (channel == LMS_CHAB)
    136c:	30800f1e 	bne	r6,r2,13ac <LMS7002M_afe_enable+0x68>
    {
        LMS7002M_afe_enable(self, direction, LMS_CHA, enable);
    1370:	3c003fcc 	andi	r16,r7,255
    1374:	800f883a 	mov	r7,r16
    1378:	01801044 	movi	r6,65
    137c:	00013440 	call	1344 <LMS7002M_afe_enable>
        LMS7002M_afe_enable(self, direction, LMS_CHB, enable);
    1380:	800f883a 	mov	r7,r16
    1384:	01801084 	movi	r6,66
    1388:	980b883a 	mov	r5,r19
    138c:	9009883a 	mov	r4,r18
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHB) self->regs->reg_0x0082_pd_rx_afe2 = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0082);
}
    1390:	dfc00417 	ldw	ra,16(sp)
    1394:	dcc00317 	ldw	r19,12(sp)
    1398:	dc800217 	ldw	r18,8(sp)
    139c:	dc400117 	ldw	r17,4(sp)
    13a0:	dc000017 	ldw	r16,0(sp)
    13a4:	dec00504 	addi	sp,sp,20
{
    //support using LMS_CHAB to set both ADCs or DACs
    if (channel == LMS_CHAB)
    {
        LMS7002M_afe_enable(self, direction, LMS_CHA, enable);
        LMS7002M_afe_enable(self, direction, LMS_CHB, enable);
    13a8:	00013441 	jmpi	1344 <LMS7002M_afe_enable>
        return;
    }

    //AFE is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    13ac:	100b883a 	mov	r5,r2
    13b0:	3023883a 	mov	r17,r6
    13b4:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //always individual enables and both ADCs
    self->regs->reg_0x0082_en_g_afe = 1;
    13b8:	90846917 	ldw	r2,4516(r18)
    13bc:	00c00044 	movi	r3,1
    13c0:	10c06915 	stw	r3,420(r2)
    self->regs->reg_0x0082_mode_interleave_afe = REG_0X0082_MODE_INTERLEAVE_AFE_2ADCS;
    13c4:	10006115 	stw	zero,388(r2)
    self->regs->reg_0x0082_pd_afe = 0;
    13c8:	10006415 	stw	zero,400(r2)

    //conditional power downs
    if (direction == LMS_TX && channel == LMS_CHA) self->regs->reg_0x0082_pd_tx_afe1 = enable?0:1;
    13cc:	98c0061e 	bne	r19,r3,13e8 <LMS7002M_afe_enable+0xa4>
    13d0:	00c01044 	movi	r3,65
    13d4:	88c00c1e 	bne	r17,r3,1408 <LMS7002M_afe_enable+0xc4>
    13d8:	8400005c 	xori	r16,r16,1
    13dc:	84003fcc 	andi	r16,r16,255
    13e0:	14006715 	stw	r16,412(r2)
    13e4:	00000d06 	br	141c <LMS7002M_afe_enable+0xd8>
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    13e8:	00c00084 	movi	r3,2
    13ec:	98c00b1e 	bne	r19,r3,141c <LMS7002M_afe_enable+0xd8>
    13f0:	00c01044 	movi	r3,65
    13f4:	88c0121e 	bne	r17,r3,1440 <LMS7002M_afe_enable+0xfc>
    13f8:	8400005c 	xori	r16,r16,1
    13fc:	84003fcc 	andi	r16,r16,255
    1400:	14006515 	stw	r16,404(r2)
    1404:	00000506 	br	141c <LMS7002M_afe_enable+0xd8>
    self->regs->reg_0x0082_mode_interleave_afe = REG_0X0082_MODE_INTERLEAVE_AFE_2ADCS;
    self->regs->reg_0x0082_pd_afe = 0;

    //conditional power downs
    if (direction == LMS_TX && channel == LMS_CHA) self->regs->reg_0x0082_pd_tx_afe1 = enable?0:1;
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    1408:	00c01084 	movi	r3,66
    140c:	88c0031e 	bne	r17,r3,141c <LMS7002M_afe_enable+0xd8>
    1410:	8400005c 	xori	r16,r16,1
    1414:	84003fcc 	andi	r16,r16,255
    1418:	14006815 	stw	r16,416(r2)
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHB) self->regs->reg_0x0082_pd_rx_afe2 = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0082);
    141c:	01402084 	movi	r5,130
    1420:	9009883a 	mov	r4,r18
}
    1424:	dfc00417 	ldw	ra,16(sp)
    1428:	dcc00317 	ldw	r19,12(sp)
    142c:	dc800217 	ldw	r18,8(sp)
    1430:	dc400117 	ldw	r17,4(sp)
    1434:	dc000017 	ldw	r16,0(sp)
    1438:	dec00504 	addi	sp,sp,20
    if (direction == LMS_TX && channel == LMS_CHA) self->regs->reg_0x0082_pd_tx_afe1 = enable?0:1;
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHB) self->regs->reg_0x0082_pd_rx_afe2 = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0082);
    143c:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

    //conditional power downs
    if (direction == LMS_TX && channel == LMS_CHA) self->regs->reg_0x0082_pd_tx_afe1 = enable?0:1;
    if (direction == LMS_TX && channel == LMS_CHB) self->regs->reg_0x0082_pd_tx_afe2 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHA) self->regs->reg_0x0082_pd_rx_afe1 = enable?0:1;
    if (direction == LMS_RX && channel == LMS_CHB) self->regs->reg_0x0082_pd_rx_afe2 = enable?0:1;
    1440:	00c01084 	movi	r3,66
    1444:	88fff51e 	bne	r17,r3,141c <__alt_data_end+0xfffc2c1c>
    1448:	8400005c 	xori	r16,r16,1
    144c:	84003fcc 	andi	r16,r16,255
    1450:	14006615 	stw	r16,408(r2)
    1454:	003ff106 	br	141c <__alt_data_end+0xfffc2c1c>

00001458 <LMS7002M_set_data_clock>:
#include "LMS7002M_impl.h"
#include "LMS7002M_vco.h"
#include <LMS7002M/LMS7002M_logger.h>

int LMS7002M_set_data_clock(LMS7002M_t *self, const double fref, const double fout, double *factual)
{
    1458:	defff004 	addi	sp,sp,-64
    145c:	d8801017 	ldw	r2,64(sp)
    1460:	dc800715 	stw	r18,28(sp)
    1464:	2825883a 	mov	r18,r5
    //LMS7_logf(LMS7_INFO, "CGEN tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);

    //always use the channel A shadow, CGEN is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHA);
    1468:	01401044 	movi	r5,65
#include "LMS7002M_impl.h"
#include "LMS7002M_vco.h"
#include <LMS7002M/LMS7002M_logger.h>

int LMS7002M_set_data_clock(LMS7002M_t *self, const double fref, const double fout, double *factual)
{
    146c:	df000d15 	stw	fp,52(sp)
    1470:	ddc00c15 	stw	r23,48(sp)
    1474:	dc400615 	stw	r17,24(sp)
    1478:	dc000515 	stw	r16,20(sp)
    147c:	dfc00e15 	stw	ra,56(sp)
    1480:	dd800b15 	stw	r22,44(sp)
    1484:	dd400a15 	stw	r21,40(sp)
    1488:	dd000915 	stw	r20,36(sp)
    148c:	dcc00815 	stw	r19,32(sp)
    1490:	202f883a 	mov	r23,r4
    1494:	3023883a 	mov	r17,r6
    1498:	d9c00f15 	stw	r7,60(sp)
    149c:	3839883a 	mov	fp,r7
    14a0:	d8800415 	stw	r2,16(sp)

    //The equations:
    // fref * N = fvco
    // fvco / fdiv = fout
    // fref * N = fout * fdiv
    int fdiv = 512+2;
    14a4:	04008084 	movi	r16,514
int LMS7002M_set_data_clock(LMS7002M_t *self, const double fref, const double fout, double *factual)
{
    //LMS7_logf(LMS7_INFO, "CGEN tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);

    //always use the channel A shadow, CGEN is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHA);
    14a8:	00098080 	call	9808 <LMS7002M_set_mac_ch>
   
    //calculation loop to find dividers that are possible
    while (true)
    {
        //try the next even divider
        fdiv -= 2;
    14ac:	843fff84 	addi	r16,r16,-2
        Ndiv = fout*fdiv/fref;
        fvco = fout*fdiv;
        //LMS7_logf(LMS7_TRACE, "Trying: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

        //check dividers and vco in range...
        if (fdiv < 2) return -1;
    14b0:	8000ba26 	beq	r16,zero,179c <LMS7002M_set_data_clock+0x344>
    while (true)
    {
        //try the next even divider
        fdiv -= 2;

        Ndiv = fout*fdiv/fref;
    14b4:	8009883a 	mov	r4,r16
    14b8:	00287d80 	call	287d8 <__floatsidf>
    14bc:	d9c00417 	ldw	r7,16(sp)
    14c0:	e00d883a 	mov	r6,fp
    14c4:	1009883a 	mov	r4,r2
    14c8:	180b883a 	mov	r5,r3
    14cc:	d8800215 	stw	r2,8(sp)
    14d0:	d8c00315 	stw	r3,12(sp)
    14d4:	00275f00 	call	275f0 <__muldf3>
    14d8:	900d883a 	mov	r6,r18
    14dc:	880f883a 	mov	r7,r17
    14e0:	1009883a 	mov	r4,r2
    14e4:	180b883a 	mov	r5,r3
    14e8:	102d883a 	mov	r22,r2
    14ec:	182b883a 	mov	r21,r3
    14f0:	00269c80 	call	269c8 <__divdf3>
        //LMS7_logf(LMS7_TRACE, "Trying: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

        //check dividers and vco in range...
        if (fdiv < 2) return -1;
        if (fdiv > 512) continue;
        if (Ndiv < 4) return -1;
    14f4:	000d883a 	mov	r6,zero
    14f8:	01d00434 	movhi	r7,16400
    14fc:	1009883a 	mov	r4,r2
    1500:	180b883a 	mov	r5,r3
    while (true)
    {
        //try the next even divider
        fdiv -= 2;

        Ndiv = fout*fdiv/fref;
    1504:	1029883a 	mov	r20,r2
    1508:	1827883a 	mov	r19,r3
        //LMS7_logf(LMS7_TRACE, "Trying: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

        //check dividers and vco in range...
        if (fdiv < 2) return -1;
        if (fdiv > 512) continue;
        if (Ndiv < 4) return -1;
    150c:	00274fc0 	call	274fc <__ledf2>
    1510:	1000a216 	blt	r2,zero,179c <LMS7002M_set_data_clock+0x344>
        if (Ndiv > 512) continue;
    1514:	000d883a 	mov	r6,zero
    1518:	01d02034 	movhi	r7,16512
    151c:	a009883a 	mov	r4,r20
    1520:	980b883a 	mov	r5,r19
    1524:	00274200 	call	27420 <__gedf2>
    1528:	00bfe016 	blt	zero,r2,14ac <__alt_data_end+0xfffc2cac>

        //check vco boundaries
        if (fvco < LMS7002M_CGEN_VCO_LO) continue;
    152c:	01d077b4 	movhi	r7,16862
    1530:	000d883a 	mov	r6,zero
    1534:	39f35944 	addi	r7,r7,-12955
    1538:	b009883a 	mov	r4,r22
    153c:	a80b883a 	mov	r5,r21
    1540:	00274fc0 	call	274fc <__ledf2>
    1544:	103fd916 	blt	r2,zero,14ac <__alt_data_end+0xfffc2cac>
        if (fvco > LMS7002M_CGEN_VCO_HI) continue;
    1548:	01d07934 	movhi	r7,16868
    154c:	01980034 	movhi	r6,24576
    1550:	39c775c4 	addi	r7,r7,7639
    1554:	b009883a 	mov	r4,r22
    1558:	a80b883a 	mov	r5,r21
    155c:	00274200 	call	27420 <__gedf2>
    1560:	00bfd216 	blt	zero,r2,14ac <__alt_data_end+0xfffc2cac>
    }

    //LMS7_logf(LMS7_DEBUG, "Using: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

    //stash the freq now that we know the loop above passed
    self->cgen_freq = fout;
    1564:	d9000417 	ldw	r4,16(sp)
    self->cgen_fref = fref;

    //usually these references are all the same frequency
    //setting the clock is a good time to initialize them
    //if they are not otherwise initialized by tuning the LO
    if (self->sxt_fref == 0.0) self->sxt_fref = fref;
    1568:	b9447517 	ldw	r5,4564(r23)
    }

    //LMS7_logf(LMS7_DEBUG, "Using: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

    //stash the freq now that we know the loop above passed
    self->cgen_freq = fout;
    156c:	bf046a15 	stw	fp,4520(r23)
    1570:	b9046b15 	stw	r4,4524(r23)
    self->cgen_fref = fref;

    //usually these references are all the same frequency
    //setting the clock is a good time to initialize them
    //if they are not otherwise initialized by tuning the LO
    if (self->sxt_fref == 0.0) self->sxt_fref = fref;
    1574:	b9047417 	ldw	r4,4560(r23)

    //LMS7_logf(LMS7_DEBUG, "Using: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

    //stash the freq now that we know the loop above passed
    self->cgen_freq = fout;
    self->cgen_fref = fref;
    1578:	bc847015 	stw	r18,4544(r23)
    157c:	bc447115 	stw	r17,4548(r23)

    //usually these references are all the same frequency
    //setting the clock is a good time to initialize them
    //if they are not otherwise initialized by tuning the LO
    if (self->sxt_fref == 0.0) self->sxt_fref = fref;
    1580:	000d883a 	mov	r6,zero
    1584:	000f883a 	mov	r7,zero
    1588:	00273980 	call	27398 <__eqdf2>
    158c:	1000021e 	bne	r2,zero,1598 <LMS7002M_set_data_clock+0x140>
    1590:	bc847415 	stw	r18,4560(r23)
    1594:	bc447515 	stw	r17,4564(r23)
    if (self->sxr_fref == 0.0) self->sxr_fref = fref;
    1598:	b9047217 	ldw	r4,4552(r23)
    159c:	b9447317 	ldw	r5,4556(r23)
    15a0:	000d883a 	mov	r6,zero
    15a4:	000f883a 	mov	r7,zero
    15a8:	00273980 	call	27398 <__eqdf2>
    15ac:	1000021e 	bne	r2,zero,15b8 <LMS7002M_set_data_clock+0x160>
    15b0:	bc847215 	stw	r18,4552(r23)
    15b4:	bc447315 	stw	r17,4556(r23)

    //reset
    self->regs->reg_0x0086_reset_n_cgen = 0;
    15b8:	b8846917 	ldw	r2,4516(r23)
    LMS7002M_regs_spi_write(self, 0x0086);
    15bc:	01402184 	movi	r5,134
    15c0:	b809883a 	mov	r4,r23
    //if they are not otherwise initialized by tuning the LO
    if (self->sxt_fref == 0.0) self->sxt_fref = fref;
    if (self->sxr_fref == 0.0) self->sxr_fref = fref;

    //reset
    self->regs->reg_0x0086_reset_n_cgen = 0;
    15c4:	10007b15 	stw	zero,492(r2)
    LMS7002M_regs_spi_write(self, 0x0086);
    15c8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0086_reset_n_cgen = 1;
    15cc:	b8846917 	ldw	r2,4516(r23)
    15d0:	05400044 	movi	r21,1
    LMS7002M_regs_spi_write(self, 0x0086);
    15d4:	01402184 	movi	r5,134
    if (self->sxr_fref == 0.0) self->sxr_fref = fref;

    //reset
    self->regs->reg_0x0086_reset_n_cgen = 0;
    LMS7002M_regs_spi_write(self, 0x0086);
    self->regs->reg_0x0086_reset_n_cgen = 1;
    15d8:	15407b15 	stw	r21,492(r2)
    LMS7002M_regs_spi_write(self, 0x0086);
    15dc:	b809883a 	mov	r4,r23
    15e0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    
    //configure and enable synthesizer
    self->regs->reg_0x0086_en_intonly_sdm_cgen = 0; //support frac-N
    15e4:	b8846917 	ldw	r2,4516(r23)
    self->regs->reg_0x0086_pd_vco_comp_cgen = 0; //enable
    self->regs->reg_0x0086_en_g_cgen = 1;
    self->regs->reg_0x0086_en_coarse_cklgen = 0;
    self->regs->reg_0x008b_coarse_start_cgen = 0;
    self->regs->reg_0x0086_spdup_vco_cgen = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x0086);
    15e8:	01402184 	movi	r5,134
    15ec:	b809883a 	mov	r4,r23
    LMS7002M_regs_spi_write(self, 0x0086);

    
    //configure and enable synthesizer
    self->regs->reg_0x0086_en_intonly_sdm_cgen = 0; //support frac-N
    self->regs->reg_0x0086_en_sdm_clk_cgen = 1; //enable
    15f0:	15407f15 	stw	r21,508(r2)
    self->regs->reg_0x0086_pd_fdiv_fb_cgen = 0; //enable
    self->regs->reg_0x0086_pd_fdiv_o_cgen = 0; //enable
    self->regs->reg_0x0086_pd_sdm_cgen = 0; //enable
    self->regs->reg_0x0086_pd_vco_cgen = 0; //enable
    self->regs->reg_0x0086_pd_vco_comp_cgen = 0; //enable
    self->regs->reg_0x0086_en_g_cgen = 1;
    15f4:	15408615 	stw	r21,536(r2)
    self->regs->reg_0x0086_en_coarse_cklgen = 0;
    self->regs->reg_0x008b_coarse_start_cgen = 0;
    self->regs->reg_0x0086_spdup_vco_cgen = 1; //fast settling
    15f8:	15407a15 	stw	r21,488(r2)
    self->regs->reg_0x0086_reset_n_cgen = 1;
    LMS7002M_regs_spi_write(self, 0x0086);

    
    //configure and enable synthesizer
    self->regs->reg_0x0086_en_intonly_sdm_cgen = 0; //support frac-N
    15fc:	10007e15 	stw	zero,504(r2)
    self->regs->reg_0x0086_en_sdm_clk_cgen = 1; //enable
    self->regs->reg_0x0086_pd_cp_cgen = 0; //enable
    1600:	10008015 	stw	zero,512(r2)
    self->regs->reg_0x0086_pd_fdiv_fb_cgen = 0; //enable
    1604:	10008115 	stw	zero,516(r2)
    self->regs->reg_0x0086_pd_fdiv_o_cgen = 0; //enable
    1608:	10008215 	stw	zero,520(r2)
    self->regs->reg_0x0086_pd_sdm_cgen = 0; //enable
    160c:	10008315 	stw	zero,524(r2)
    self->regs->reg_0x0086_pd_vco_cgen = 0; //enable
    1610:	10008415 	stw	zero,528(r2)
    self->regs->reg_0x0086_pd_vco_comp_cgen = 0; //enable
    1614:	10008515 	stw	zero,532(r2)
    self->regs->reg_0x0086_en_g_cgen = 1;
    self->regs->reg_0x0086_en_coarse_cklgen = 0;
    1618:	10007d15 	stw	zero,500(r2)
    self->regs->reg_0x008b_coarse_start_cgen = 0;
    161c:	10009715 	stw	zero,604(r2)
    self->regs->reg_0x0086_spdup_vco_cgen = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x0086);
    1620:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //program the N divider
    const int Nint = (int)Ndiv;
    1624:	980b883a 	mov	r5,r19
    1628:	a009883a 	mov	r4,r20
    162c:	00287580 	call	28758 <__fixdfsi>
    const int Nfrac = (int)((Ndiv-Nint)*(1 << 20));
    1630:	1009883a 	mov	r4,r2
    self->regs->reg_0x008b_coarse_start_cgen = 0;
    self->regs->reg_0x0086_spdup_vco_cgen = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x0086);

    //program the N divider
    const int Nint = (int)Ndiv;
    1634:	1039883a 	mov	fp,r2
    const int Nfrac = (int)((Ndiv-Nint)*(1 << 20));
    1638:	00287d80 	call	287d8 <__floatsidf>
    163c:	980b883a 	mov	r5,r19
    1640:	100d883a 	mov	r6,r2
    1644:	180f883a 	mov	r7,r3
    1648:	a009883a 	mov	r4,r20
    164c:	102d883a 	mov	r22,r2
    1650:	182b883a 	mov	r21,r3
    1654:	0027e5c0 	call	27e5c <__subdf3>
    1658:	000d883a 	mov	r6,zero
    165c:	01d04c34 	movhi	r7,16688
    1660:	1009883a 	mov	r4,r2
    1664:	180b883a 	mov	r5,r3
    1668:	00275f00 	call	275f0 <__muldf3>
    166c:	180b883a 	mov	r5,r3
    1670:	1009883a 	mov	r4,r2
    1674:	00287580 	call	28758 <__fixdfsi>
    1678:	1027883a 	mov	r19,r2
    self->regs->reg_0x0087_frac_sdm_cgen = (Nfrac) & 0xffff; //lower 16 bits
    167c:	b8846917 	ldw	r2,4516(r23)
    1680:	98ffffcc 	andi	r3,r19,65535
    self->regs->reg_0x0088_frac_sdm_cgen = (Nfrac) >> 16; //upper 4 bits
    self->regs->reg_0x0088_int_sdm_cgen = Nint-1;
    1684:	e73fffc4 	addi	fp,fp,-1
    LMS7002M_regs_spi_write(self, 0x0086);

    //program the N divider
    const int Nint = (int)Ndiv;
    const int Nfrac = (int)((Ndiv-Nint)*(1 << 20));
    self->regs->reg_0x0087_frac_sdm_cgen = (Nfrac) & 0xffff; //lower 16 bits
    1688:	10c08715 	stw	r3,540(r2)
    self->regs->reg_0x0088_frac_sdm_cgen = (Nfrac) >> 16; //upper 4 bits
    168c:	9807d43a 	srai	r3,r19,16
    self->regs->reg_0x0088_int_sdm_cgen = Nint-1;
    1690:	17008815 	stw	fp,544(r2)
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, fvco = %f MHz", fdiv, Ndiv, Nint, Nfrac, fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x0087);
    1694:	014021c4 	movi	r5,135

    //program the N divider
    const int Nint = (int)Ndiv;
    const int Nfrac = (int)((Ndiv-Nint)*(1 << 20));
    self->regs->reg_0x0087_frac_sdm_cgen = (Nfrac) & 0xffff; //lower 16 bits
    self->regs->reg_0x0088_frac_sdm_cgen = (Nfrac) >> 16; //upper 4 bits
    1698:	10c08915 	stw	r3,548(r2)
    self->regs->reg_0x0088_int_sdm_cgen = Nint-1;
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, fvco = %f MHz", fdiv, Ndiv, Nint, Nfrac, fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x0087);
    169c:	b809883a 	mov	r4,r23
    16a0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0088);
    16a4:	01402204 	movi	r5,136
    16a8:	b809883a 	mov	r4,r23
    16ac:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //program the feedback divider
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    16b0:	8021d07a 	srai	r16,r16,1
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, fvco = %f MHz", fdiv, Ndiv, Nint, Nfrac, fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x0087);
    LMS7002M_regs_spi_write(self, 0x0088);

    //program the feedback divider
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    16b4:	b8846917 	ldw	r2,4516(r23)
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    LMS7002M_regs_spi_write(self, 0x0089);
    16b8:	01402244 	movi	r5,137
    LMS7002M_regs_spi_write(self, 0x0087);
    LMS7002M_regs_spi_write(self, 0x0088);

    //program the feedback divider
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    16bc:	843fffc4 	addi	r16,r16,-1
    16c0:	14008e15 	stw	r16,568(r2)
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, fvco = %f MHz", fdiv, Ndiv, Nint, Nfrac, fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x0087);
    LMS7002M_regs_spi_write(self, 0x0088);

    //program the feedback divider
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    16c4:	10008b15 	stw	zero,556(r2)
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    LMS7002M_regs_spi_write(self, 0x0089);
    16c8:	b809883a 	mov	r4,r23
    16cc:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //select the correct CSW for this VCO frequency
    if (LMS7002M_tune_vco(self,
        &self->regs->reg_0x008b_csw_vco_cgen, 0x008B,
    16d0:	b9446917 	ldw	r5,4516(r23)
    self->regs->reg_0x0089_sel_sdmclk_cgen = REG_0X0089_SEL_SDMCLK_CGEN_CLK_DIV;
    self->regs->reg_0x0089_div_outch_cgen = (fdiv/2)-1;
    LMS7002M_regs_spi_write(self, 0x0089);

    //select the correct CSW for this VCO frequency
    if (LMS7002M_tune_vco(self,
    16d4:	00802304 	movi	r2,140
    16d8:	d8800115 	stw	r2,4(sp)
    16dc:	28809b04 	addi	r2,r5,620
    16e0:	29c09a04 	addi	r7,r5,616
    16e4:	d8800015 	stw	r2,0(sp)
    16e8:	018022c4 	movi	r6,139
    16ec:	29409604 	addi	r5,r5,600
    16f0:	b809883a 	mov	r4,r23
    16f4:	000e8f40 	call	e8f4 <LMS7002M_tune_vco>
    16f8:	1021883a 	mov	r16,r2
    16fc:	10000626 	beq	r2,zero,1718 <LMS7002M_set_data_clock+0x2c0>
        &self->regs->reg_0x008b_csw_vco_cgen, 0x008B,
        &self->regs->reg_0x008c_vco_cmpho_cgen,
        &self->regs->reg_0x008c_vco_cmplo_cgen, 0x008C) != 0)
    {
        LMS7_log(LMS7_ERROR, "VCO select FAIL");
    1700:	014000f4 	movhi	r5,3
    1704:	29658204 	addi	r5,r5,-27128
    1708:	010000c4 	movi	r4,3
    170c:	0009fa00 	call	9fa0 <LMS7_log>
        return -3;
    1710:	043fff44 	movi	r16,-3
    1714:	00002206 	br	17a0 <LMS7002M_set_data_clock+0x348>
    }
    

    self->regs->reg_0x0086_spdup_vco_cgen = 0; //done with fast settling
    1718:	b8846917 	ldw	r2,4516(r23)
    LMS7002M_regs_spi_write(self, 0x0086);
    171c:	01402184 	movi	r5,134
    1720:	b809883a 	mov	r4,r23
        LMS7_log(LMS7_ERROR, "VCO select FAIL");
        return -3;
    }
    

    self->regs->reg_0x0086_spdup_vco_cgen = 0; //done with fast settling
    1724:	10007a15 	stw	zero,488(r2)
    LMS7002M_regs_spi_write(self, 0x0086);
    1728:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //calculate the actual rate
    if (factual != NULL) *factual = fref * (Nint + (Nfrac/((double)(1 << 20)))) / fdiv;
    172c:	d8801117 	ldw	r2,68(sp)
    1730:	10001b26 	beq	r2,zero,17a0 <LMS7002M_set_data_clock+0x348>
    1734:	9809883a 	mov	r4,r19
    1738:	00287d80 	call	287d8 <__floatsidf>
    173c:	000d883a 	mov	r6,zero
    1740:	01cfac34 	movhi	r7,16048
    1744:	1009883a 	mov	r4,r2
    1748:	180b883a 	mov	r5,r3
    174c:	00275f00 	call	275f0 <__muldf3>
    1750:	b00d883a 	mov	r6,r22
    1754:	a80f883a 	mov	r7,r21
    1758:	1009883a 	mov	r4,r2
    175c:	180b883a 	mov	r5,r3
    1760:	002611c0 	call	2611c <__adddf3>
    1764:	900d883a 	mov	r6,r18
    1768:	880f883a 	mov	r7,r17
    176c:	1009883a 	mov	r4,r2
    1770:	180b883a 	mov	r5,r3
    1774:	00275f00 	call	275f0 <__muldf3>
    1778:	d9800217 	ldw	r6,8(sp)
    177c:	d9c00317 	ldw	r7,12(sp)
    1780:	1009883a 	mov	r4,r2
    1784:	180b883a 	mov	r5,r3
    1788:	00269c80 	call	269c8 <__divdf3>
    178c:	d9001117 	ldw	r4,68(sp)
    1790:	20800015 	stw	r2,0(r4)
    1794:	20c00115 	stw	r3,4(r4)
    1798:	00000106 	br	17a0 <LMS7002M_set_data_clock+0x348>
        Ndiv = fout*fdiv/fref;
        fvco = fout*fdiv;
        //LMS7_logf(LMS7_TRACE, "Trying: fdiv = %d, Ndiv = %f, fvco = %f MHz", fdiv, Ndiv, fvco/1e6);

        //check dividers and vco in range...
        if (fdiv < 2) return -1;
    179c:	043fffc4 	movi	r16,-1

    //calculate the actual rate
    if (factual != NULL) *factual = fref * (Nint + (Nfrac/((double)(1 << 20)))) / fdiv;
    
    return 0; //OK
}
    17a0:	8005883a 	mov	r2,r16
    17a4:	dfc00e17 	ldw	ra,56(sp)
    17a8:	df000d17 	ldw	fp,52(sp)
    17ac:	ddc00c17 	ldw	r23,48(sp)
    17b0:	dd800b17 	ldw	r22,44(sp)
    17b4:	dd400a17 	ldw	r21,40(sp)
    17b8:	dd000917 	ldw	r20,36(sp)
    17bc:	dcc00817 	ldw	r19,32(sp)
    17c0:	dc800717 	ldw	r18,28(sp)
    17c4:	dc400617 	ldw	r17,24(sp)
    17c8:	dc000517 	ldw	r16,20(sp)
    17cc:	dec01004 	addi	sp,sp,64
    17d0:	f800283a 	ret

000017d4 <cal_read_rssi>:
{
    return (LMS7_time_tps())/1000; //1 ms -> ticks
}

uint16_t cal_read_rssi(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    17d4:	defffd04 	addi	sp,sp,-12
    17d8:	dfc00215 	stw	ra,8(sp)
    17dc:	dc400115 	stw	r17,4(sp)
    17e0:	dc000015 	stw	r16,0(sp)
    17e4:	2823883a 	mov	r17,r5
    17e8:	2021883a 	mov	r16,r4
#include "LMS7002M_filter_cal.h"
#include <LMS7002M/LMS7002M_time.h>

static long long cal_rssi_sleep_ticks(void)
{
    return (LMS7_time_tps())/1000; //1 ms -> ticks
    17ec:	000cd740 	call	cd74 <LMS7_time_tps>
}

uint16_t cal_read_rssi(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    LMS7_sleep_for(cal_rssi_sleep_ticks());
    17f0:	0180fa04 	movi	r6,1000
    17f4:	000f883a 	mov	r7,zero
    17f8:	1009883a 	mov	r4,r2
    17fc:	180b883a 	mov	r5,r3
    1800:	0024b2c0 	call	24b2c <__divdi3>
    1804:	1009883a 	mov	r4,r2
    1808:	180b883a 	mov	r5,r3
    180c:	000ce1c0 	call	ce1c <LMS7_sleep_for>
    return LMS7002M_rxtsp_read_rssi(self, channel);
    1810:	880b883a 	mov	r5,r17
    1814:	8009883a 	mov	r4,r16
}
    1818:	dfc00217 	ldw	ra,8(sp)
    181c:	dc400117 	ldw	r17,4(sp)
    1820:	dc000017 	ldw	r16,0(sp)
    1824:	dec00304 	addi	sp,sp,12
}

uint16_t cal_read_rssi(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    LMS7_sleep_for(cal_rssi_sleep_ticks());
    return LMS7002M_rxtsp_read_rssi(self, channel);
    1828:	000c0f01 	jmpi	c0f0 <LMS7002M_rxtsp_read_rssi>

0000182c <set_addrs_to_default>:
}

void set_addrs_to_default(LMS7002M_t *self, const LMS7002M_chan_t channel, const int start_addr, const int stop_addr)
{
    182c:	defff704 	addi	sp,sp,-36
    1830:	ddc00715 	stw	r23,28(sp)
    1834:	dd800615 	stw	r22,24(sp)
    1838:	dd400515 	stw	r21,20(sp)
    183c:	dd000415 	stw	r20,16(sp)
    1840:	dcc00315 	stw	r19,12(sp)
    1844:	dc800215 	stw	r18,8(sp)
    1848:	dc400115 	stw	r17,4(sp)
    184c:	dfc00815 	stw	ra,32(sp)
    1850:	dc000015 	stw	r16,0(sp)
    1854:	2025883a 	mov	r18,r4
    1858:	3023883a 	mov	r17,r6
    185c:	382f883a 	mov	r23,r7
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
}

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    1860:	04c00804 	movi	r19,32
    LMS7002M_set_mac_ch(self, channel);
    1864:	00098080 	call	9808 <LMS7002M_set_mac_ch>
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0021)
    1868:	05000844 	movi	r20,33
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0022)
    186c:	05400884 	movi	r21,34
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0023)
    1870:	058008c4 	movi	r22,35
    for (int addr = start_addr; addr <= stop_addr; addr++)
    1874:	bc48a616 	blt	r23,r17,3b10 <set_addrs_to_default+0x22e4>
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
}

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    1878:	8cc10726 	beq	r17,r19,1c98 <set_addrs_to_default+0x46c>
    if (addr == 0x0021) return 0xe9f;
    187c:	8d00c626 	beq	r17,r20,1b98 <set_addrs_to_default+0x36c>
    if (addr == 0x0022) return 0x7df;
    1880:	8d40f926 	beq	r17,r21,1c68 <set_addrs_to_default+0x43c>
    if (addr == 0x0023) return 0x5559;
    1884:	8d80fa26 	beq	r17,r22,1c70 <set_addrs_to_default+0x444>
    if (addr == 0x0024) return 0xe4e4;
    1888:	00800904 	movi	r2,36
    188c:	8880fa26 	beq	r17,r2,1c78 <set_addrs_to_default+0x44c>
    if (addr == 0x0025) return 0x101;
    1890:	88bff6c4 	addi	r2,r17,-37
    1894:	00c00044 	movi	r3,1
    1898:	1880f92e 	bgeu	r3,r2,1c80 <set_addrs_to_default+0x454>
    if (addr == 0x0026) return 0x101;
    if (addr == 0x0027) return 0xe4e4;
    189c:	008009c4 	movi	r2,39
    18a0:	8880f526 	beq	r17,r2,1c78 <set_addrs_to_default+0x44c>
    if (addr == 0x0028) return 0x101;
    18a4:	88bff604 	addi	r2,r17,-40
    18a8:	1880f52e 	bgeu	r3,r2,1c80 <set_addrs_to_default+0x454>
    if (addr == 0x0029) return 0x101;
    if (addr == 0x002A) return 0x86;
    18ac:	00800a84 	movi	r2,42
    18b0:	8880f526 	beq	r17,r2,1c88 <set_addrs_to_default+0x45c>
    if (addr == 0x002B) return 0x10;
    18b4:	00800ac4 	movi	r2,43
    18b8:	8880f526 	beq	r17,r2,1c90 <set_addrs_to_default+0x464>
    if (addr == 0x002C) return 0xffff;
    18bc:	00800b04 	movi	r2,44
    18c0:	8880f526 	beq	r17,r2,1c98 <set_addrs_to_default+0x46c>
    if (addr == 0x002E) return 0x0;
    18c4:	00800b84 	movi	r2,46
    18c8:	88815b26 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x002F) return 0x3840;
    18cc:	00800bc4 	movi	r2,47
    18d0:	8880f326 	beq	r17,r2,1ca0 <set_addrs_to_default+0x474>
    if (addr == 0x0081) return 0x0;
    18d4:	00802044 	movi	r2,129
    18d8:	88815726 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0082) return 0x800b;
    18dc:	00802084 	movi	r2,130
    18e0:	8880f126 	beq	r17,r2,1ca8 <set_addrs_to_default+0x47c>
    if (addr == 0x0084) return 0x400;
    18e4:	00802104 	movi	r2,132
    18e8:	88813726 	beq	r17,r2,1dc8 <set_addrs_to_default+0x59c>
    if (addr == 0x0085) return 0x1;
    18ec:	00802144 	movi	r2,133
    18f0:	8880f526 	beq	r17,r2,1cc8 <set_addrs_to_default+0x49c>
    if (addr == 0x0086) return 0x4901;
    18f4:	00802184 	movi	r2,134
    18f8:	8880ed26 	beq	r17,r2,1cb0 <set_addrs_to_default+0x484>
    if (addr == 0x0087) return 0x400;
    18fc:	008021c4 	movi	r2,135
    1900:	88813126 	beq	r17,r2,1dc8 <set_addrs_to_default+0x59c>
    if (addr == 0x0088) return 0x780;
    1904:	00802204 	movi	r2,136
    1908:	88813126 	beq	r17,r2,1dd0 <set_addrs_to_default+0x5a4>
    if (addr == 0x0089) return 0x20;
    190c:	00802244 	movi	r2,137
    1910:	88814326 	beq	r17,r2,1e20 <set_addrs_to_default+0x5f4>
    if (addr == 0x008A) return 0x514;
    1914:	00802284 	movi	r2,138
    1918:	8880e726 	beq	r17,r2,1cb8 <set_addrs_to_default+0x48c>
    if (addr == 0x008B) return 0x2100;
    191c:	008022c4 	movi	r2,139
    1920:	8880e726 	beq	r17,r2,1cc0 <set_addrs_to_default+0x494>
    if (addr == 0x008C) return 0x67b;
    1924:	00802304 	movi	r2,140
    1928:	88813326 	beq	r17,r2,1df8 <set_addrs_to_default+0x5cc>
    if (addr == 0x008D) return 0x0;
    192c:	00802344 	movi	r2,141
    1930:	88814126 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0092) return 0x1;
    1934:	00802484 	movi	r2,146
    1938:	8880e326 	beq	r17,r2,1cc8 <set_addrs_to_default+0x49c>
    if (addr == 0x0093) return 0x0;
    193c:	88bfdb44 	addi	r2,r17,-147
    1940:	00c00144 	movi	r3,5
    1944:	18813c2e 	bgeu	r3,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0094) return 0x0;
    if (addr == 0x0095) return 0x0;
    if (addr == 0x0096) return 0x0;
    if (addr == 0x0097) return 0x0;
    if (addr == 0x0098) return 0x0;
    if (addr == 0x0099) return 0x6565;
    1948:	00802644 	movi	r2,153
    194c:	8880e426 	beq	r17,r2,1ce0 <set_addrs_to_default+0x4b4>
    if (addr == 0x009A) return 0x658c;
    1950:	00802684 	movi	r2,154
    1954:	8880de26 	beq	r17,r2,1cd0 <set_addrs_to_default+0x4a4>
    if (addr == 0x009B) return 0x6565;
    1958:	008026c4 	movi	r2,155
    195c:	8880e026 	beq	r17,r2,1ce0 <set_addrs_to_default+0x4b4>
    if (addr == 0x009C) return 0x658c;
    1960:	00802704 	movi	r2,156
    1964:	8880da26 	beq	r17,r2,1cd0 <set_addrs_to_default+0x4a4>
    if (addr == 0x009D) return 0x6565;
    1968:	00802744 	movi	r2,157
    196c:	8880dc26 	beq	r17,r2,1ce0 <set_addrs_to_default+0x4b4>
    if (addr == 0x009E) return 0x658c;
    1970:	88bfd884 	addi	r2,r17,-158
    1974:	00c00044 	movi	r3,1
    1978:	1880d52e 	bgeu	r3,r2,1cd0 <set_addrs_to_default+0x4a4>
    if (addr == 0x009F) return 0x658c;
    if (addr == 0x00A0) return 0x6565;
    197c:	88bfd804 	addi	r2,r17,-160
    1980:	01000144 	movi	r4,5
    1984:	2080d62e 	bgeu	r4,r2,1ce0 <set_addrs_to_default+0x4b4>
    if (addr == 0x00A1) return 0x6565;
    if (addr == 0x00A2) return 0x6565;
    if (addr == 0x00A3) return 0x6565;
    if (addr == 0x00A4) return 0x6565;
    if (addr == 0x00A5) return 0x6565;
    if (addr == 0x00A6) return 0xf;
    1988:	00802984 	movi	r2,166
    198c:	8880d226 	beq	r17,r2,1cd8 <set_addrs_to_default+0x4ac>
    if (addr == 0x00A7) return 0x6565;
    1990:	008029c4 	movi	r2,167
    1994:	8880d226 	beq	r17,r2,1ce0 <set_addrs_to_default+0x4b4>
    if (addr == 0x00a8) return 0x0;
    1998:	00802a04 	movi	r2,168
    199c:	88812626 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x00aa) return 0x0;
    19a0:	88bfd584 	addi	r2,r17,-170
    19a4:	1881242e 	bgeu	r3,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x00ab) return 0x0;
    if (addr == 0x00ad) return 0x3ff;
    19a8:	00802b44 	movi	r2,173
    19ac:	8880ce26 	beq	r17,r2,1ce8 <set_addrs_to_default+0x4bc>
    if (addr == 0x00ae) return 0xf000;
    19b0:	00802b84 	movi	r2,174
    19b4:	8880ce26 	beq	r17,r2,1cf0 <set_addrs_to_default+0x4c4>
    if (addr == 0x0100) return 0x3409;
    19b8:	00804004 	movi	r2,256
    19bc:	8880ce26 	beq	r17,r2,1cf8 <set_addrs_to_default+0x4cc>
    if (addr == 0x0101) return 0x7800;
    19c0:	00804044 	movi	r2,257
    19c4:	8880ce26 	beq	r17,r2,1d00 <set_addrs_to_default+0x4d4>
    if (addr == 0x0102) return 0x3180;
    19c8:	00804084 	movi	r2,258
    19cc:	8880ce26 	beq	r17,r2,1d08 <set_addrs_to_default+0x4dc>
    if (addr == 0x0103) return 0xa12;
    19d0:	008040c4 	movi	r2,259
    19d4:	8880ce26 	beq	r17,r2,1d10 <set_addrs_to_default+0x4e4>
    if (addr == 0x0104) return 0x88;
    19d8:	00804104 	movi	r2,260
    19dc:	8880ce26 	beq	r17,r2,1d18 <set_addrs_to_default+0x4ec>
    if (addr == 0x0105) return 0x7;
    19e0:	00804144 	movi	r2,261
    19e4:	8880ce26 	beq	r17,r2,1d20 <set_addrs_to_default+0x4f4>
    if (addr == 0x0106) return 0x318c;
    19e8:	88bfbe84 	addi	r2,r17,-262
    19ec:	1880ce2e 	bgeu	r3,r2,1d28 <set_addrs_to_default+0x4fc>
    if (addr == 0x0107) return 0x318c;
    if (addr == 0x0108) return 0x9426;
    19f0:	00804204 	movi	r2,264
    19f4:	8880ce26 	beq	r17,r2,1d30 <set_addrs_to_default+0x504>
    if (addr == 0x0109) return 0x61c1;
    19f8:	00804244 	movi	r2,265
    19fc:	8880ce26 	beq	r17,r2,1d38 <set_addrs_to_default+0x50c>
    if (addr == 0x010A) return 0x104c;
    1a00:	00804284 	movi	r2,266
    1a04:	8880ce26 	beq	r17,r2,1d40 <set_addrs_to_default+0x514>
    if (addr == 0x010b) return 0x0;
    1a08:	008042c4 	movi	r2,267
    1a0c:	88810a26 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x010C) return 0x88fd;
    1a10:	00804304 	movi	r2,268
    1a14:	8880cc26 	beq	r17,r2,1d48 <set_addrs_to_default+0x51c>
    if (addr == 0x010D) return 0x9e;
    1a18:	00804344 	movi	r2,269
    1a1c:	8880cc26 	beq	r17,r2,1d50 <set_addrs_to_default+0x524>
    if (addr == 0x010E) return 0x2040;
    1a20:	00804384 	movi	r2,270
    1a24:	8880cc26 	beq	r17,r2,1d58 <set_addrs_to_default+0x52c>
    if (addr == 0x010F) return 0x3042;
    1a28:	008043c4 	movi	r2,271
    1a2c:	8880cc26 	beq	r17,r2,1d60 <set_addrs_to_default+0x534>
    if (addr == 0x0110) return 0xbf4;
    1a30:	00804404 	movi	r2,272
    1a34:	8880cc26 	beq	r17,r2,1d68 <set_addrs_to_default+0x53c>
    if (addr == 0x0111) return 0x83;
    1a38:	00804444 	movi	r2,273
    1a3c:	8880cc26 	beq	r17,r2,1d70 <set_addrs_to_default+0x544>
    if (addr == 0x0112) return 0xc0e6;
    1a40:	00804484 	movi	r2,274
    1a44:	8880cc26 	beq	r17,r2,1d78 <set_addrs_to_default+0x54c>
    if (addr == 0x0113) return 0x3c3;
    1a48:	008044c4 	movi	r2,275
    1a4c:	8880cc26 	beq	r17,r2,1d80 <set_addrs_to_default+0x554>
    if (addr == 0x0114) return 0x8d;
    1a50:	00804504 	movi	r2,276
    1a54:	8880cc26 	beq	r17,r2,1d88 <set_addrs_to_default+0x55c>
    if (addr == 0x0115) return 0x9;
    1a58:	00804544 	movi	r2,277
    1a5c:	8880cc26 	beq	r17,r2,1d90 <set_addrs_to_default+0x564>
    if (addr == 0x0116) return 0x8180;
    1a60:	00804584 	movi	r2,278
    1a64:	8880cc26 	beq	r17,r2,1d98 <set_addrs_to_default+0x56c>
    if (addr == 0x0117) return 0x280c;
    1a68:	008045c4 	movi	r2,279
    1a6c:	8880cc26 	beq	r17,r2,1da0 <set_addrs_to_default+0x574>
    if (addr == 0x0118) return 0x18c;
    1a70:	00804604 	movi	r2,280
    1a74:	8880cc26 	beq	r17,r2,1da8 <set_addrs_to_default+0x57c>
    if (addr == 0x0119) return 0x18cb;
    1a78:	00804644 	movi	r2,281
    1a7c:	8880cc26 	beq	r17,r2,1db0 <set_addrs_to_default+0x584>
    if (addr == 0x011A) return 0x2e02;
    1a80:	00804684 	movi	r2,282
    1a84:	8880cc26 	beq	r17,r2,1db8 <set_addrs_to_default+0x58c>
    if (addr == 0x011B) return 0x0;
    1a88:	008046c4 	movi	r2,283
    1a8c:	8880ea26 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x011C) return 0xad43;
    1a90:	00804704 	movi	r2,284
    1a94:	8880ca26 	beq	r17,r2,1dc0 <set_addrs_to_default+0x594>
    if (addr == 0x011D) return 0x400;
    1a98:	00804744 	movi	r2,285
    1a9c:	8880ca26 	beq	r17,r2,1dc8 <set_addrs_to_default+0x59c>
    if (addr == 0x011E) return 0x780;
    1aa0:	00804784 	movi	r2,286
    1aa4:	8880ca26 	beq	r17,r2,1dd0 <set_addrs_to_default+0x5a4>
    if (addr == 0x011F) return 0x3640;
    1aa8:	008047c4 	movi	r2,287
    1aac:	8880ca26 	beq	r17,r2,1dd8 <set_addrs_to_default+0x5ac>
    if (addr == 0x0120) return 0xb9ff;
    1ab0:	00804804 	movi	r2,288
    1ab4:	8880ca26 	beq	r17,r2,1de0 <set_addrs_to_default+0x5b4>
    if (addr == 0x0121) return 0x3404;
    1ab8:	00804844 	movi	r2,289
    1abc:	8880ca26 	beq	r17,r2,1de8 <set_addrs_to_default+0x5bc>
    if (addr == 0x0122) return 0x33f;
    1ac0:	00804884 	movi	r2,290
    1ac4:	8880ca26 	beq	r17,r2,1df0 <set_addrs_to_default+0x5c4>
    if (addr == 0x0123) return 0x67b;
    1ac8:	008048c4 	movi	r2,291
    1acc:	8880ca26 	beq	r17,r2,1df8 <set_addrs_to_default+0x5cc>
    if (addr == 0x0124) return 0x0;
    1ad0:	00804904 	movi	r2,292
    1ad4:	8880d826 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0125) return 0x9400;
    1ad8:	00804944 	movi	r2,293
    1adc:	8880c826 	beq	r17,r2,1e00 <set_addrs_to_default+0x5d4>
    if (addr == 0x0126) return 0x12ff;
    1ae0:	00804984 	movi	r2,294
    1ae4:	8880c826 	beq	r17,r2,1e08 <set_addrs_to_default+0x5dc>
    if (addr == 0x0200) return 0x81;
    1ae8:	00808004 	movi	r2,512
    1aec:	8880c826 	beq	r17,r2,1e10 <set_addrs_to_default+0x5e4>
    if (addr == 0x0201) return 0x7ff;
    1af0:	88bf7fc4 	addi	r2,r17,-513
    1af4:	1880c82e 	bgeu	r3,r2,1e18 <set_addrs_to_default+0x5ec>
    if (addr == 0x0202) return 0x7ff;
    if (addr == 0x0203) return 0x0;
    1af8:	88bf7f44 	addi	r2,r17,-515
    1afc:	010001c4 	movi	r4,7
    1b00:	2080cd2e 	bgeu	r4,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0206) return 0x0;
    if (addr == 0x0207) return 0x0;
    if (addr == 0x0208) return 0x0;
    if (addr == 0x0209) return 0x0;
    if (addr == 0x020a) return 0x0;
    if (addr == 0x020C) return 0x0;
    1b04:	00808304 	movi	r2,524
    1b08:	8880cb26 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0240) return 0x20;
    1b0c:	00809004 	movi	r2,576
    1b10:	8880c326 	beq	r17,r2,1e20 <set_addrs_to_default+0x5f4>
    if (addr == 0x0241) return 0x0;
    1b14:	88bf6fc4 	addi	r2,r17,-577
    1b18:	01000084 	movi	r4,2
    1b1c:	2080c62e 	bgeu	r4,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0242) return 0x0;
    if (addr == 0x0243) return 0x0;
    if (addr == 0x0400) return 0x81;
    1b20:	00810004 	movi	r2,1024
    1b24:	8880ba26 	beq	r17,r2,1e10 <set_addrs_to_default+0x5e4>
    if (addr == 0x0401) return 0x7ff;
    1b28:	88beffc4 	addi	r2,r17,-1025
    1b2c:	1880ba2e 	bgeu	r3,r2,1e18 <set_addrs_to_default+0x5ec>
    if (addr == 0x0402) return 0x7ff;
    if (addr == 0x0403) return 0x0;
    1b30:	88beff44 	addi	r2,r17,-1027
    1b34:	00c00244 	movi	r3,9
    1b38:	1880bf2e 	bgeu	r3,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0408) return 0x0;
    if (addr == 0x0409) return 0x0;
    if (addr == 0x040A) return 0x0;
    if (addr == 0x040B) return 0x0;
    if (addr == 0x040C) return 0x0;
    if (addr == 0x040e) return 0x0;
    1b3c:	00810384 	movi	r2,1038
    1b40:	8880bd26 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0440) return 0x20;
    1b44:	00811004 	movi	r2,1088
    1b48:	8880b526 	beq	r17,r2,1e20 <set_addrs_to_default+0x5f4>
    if (addr == 0x0441) return 0x0;
    1b4c:	88beefc4 	addi	r2,r17,-1089
    1b50:	2080b92e 	bgeu	r4,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0442) return 0x0;
    if (addr == 0x0443) return 0x0;
    if (addr == 0x05c0) return 0x0;
    1b54:	88be9004 	addi	r2,r17,-1472
    1b58:	00c00304 	movi	r3,12
    1b5c:	1880b62e 	bgeu	r3,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x05c8) return 0x0;
    if (addr == 0x05c9) return 0x0;
    if (addr == 0x05ca) return 0x0;
    if (addr == 0x05cb) return 0x0;
    if (addr == 0x05cc) return 0x0;
    if (addr == 0x0600) return 0xf00;
    1b60:	00818004 	movi	r2,1536
    1b64:	8880b026 	beq	r17,r2,1e28 <set_addrs_to_default+0x5fc>
    if (addr == 0x0601) return 0x0;
    1b68:	00818044 	movi	r2,1537
    1b6c:	8880b226 	beq	r17,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0602) return 0x2000;
    1b70:	00818084 	movi	r2,1538
    1b74:	8880ae26 	beq	r17,r2,1e30 <set_addrs_to_default+0x604>
    if (addr == 0x0603) return 0x0;
    1b78:	88be7f44 	addi	r2,r17,-1539
    1b7c:	00c000c4 	movi	r3,3
    1b80:	1880ad2e 	bgeu	r3,r2,1e38 <set_addrs_to_default+0x60c>
    if (addr == 0x0604) return 0x0;
    if (addr == 0x0605) return 0x0;
    if (addr == 0x0606) return 0x0;
    if (addr == 0x0640) return 0xa0;
    1b84:	00819004 	movi	r2,1600
    1b88:	8880ad26 	beq	r17,r2,1e40 <set_addrs_to_default+0x614>
    if (addr == 0x0641) return 0x1020;
    1b8c:	00819044 	movi	r2,1601
    1b90:	8880ad26 	beq	r17,r2,1e48 <set_addrs_to_default+0x61c>
    1b94:	00003206 	br	1c60 <set_addrs_to_default+0x434>
}

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    if (addr == 0x0021) return 0xe9f;
    1b98:	0403a7c4 	movi	r16,3743
    {
        int value = LMS7002M_regs_default(addr);
        if (value == -1) continue; //not in map
        LMS7002M_regs_set(LMS7002M_regs(self), addr, value);
    1b9c:	9009883a 	mov	r4,r18
    1ba0:	00092100 	call	9210 <LMS7002M_regs>
    return -1;
}

static inline void LMS7002M_regs_set(LMS7002M_regs_t *regs, const int addr, const int value)
{
    if (addr == 0x0020)
    1ba4:	8cc0aa1e 	bne	r17,r19,1e50 <set_addrs_to_default+0x624>
    {
        regs->reg_0x0020_lrst_tx_b = (value >> 15) & 0x1;
    1ba8:	8007d3fa 	srai	r3,r16,15
    1bac:	10c00015 	stw	r3,0(r2)
        regs->reg_0x0020_mrst_tx_b = (value >> 14) & 0x1;
    1bb0:	8007d3ba 	srai	r3,r16,14
    1bb4:	18c0004c 	andi	r3,r3,1
    1bb8:	10c00115 	stw	r3,4(r2)
        regs->reg_0x0020_lrst_tx_a = (value >> 13) & 0x1;
    1bbc:	8007d37a 	srai	r3,r16,13
    1bc0:	18c0004c 	andi	r3,r3,1
    1bc4:	10c00215 	stw	r3,8(r2)
        regs->reg_0x0020_mrst_tx_a = (value >> 12) & 0x1;
    1bc8:	8007d33a 	srai	r3,r16,12
    1bcc:	18c0004c 	andi	r3,r3,1
    1bd0:	10c00315 	stw	r3,12(r2)
        regs->reg_0x0020_lrst_rx_b = (value >> 11) & 0x1;
    1bd4:	8007d2fa 	srai	r3,r16,11
    1bd8:	18c0004c 	andi	r3,r3,1
    1bdc:	10c00415 	stw	r3,16(r2)
        regs->reg_0x0020_mrst_rx_b = (value >> 10) & 0x1;
    1be0:	8007d2ba 	srai	r3,r16,10
    1be4:	18c0004c 	andi	r3,r3,1
    1be8:	10c00515 	stw	r3,20(r2)
        regs->reg_0x0020_lrst_rx_a = (value >> 9) & 0x1;
    1bec:	8007d27a 	srai	r3,r16,9
    1bf0:	18c0004c 	andi	r3,r3,1
    1bf4:	10c00615 	stw	r3,24(r2)
        regs->reg_0x0020_mrst_rx_a = (value >> 8) & 0x1;
    1bf8:	8007d23a 	srai	r3,r16,8
    1bfc:	18c0004c 	andi	r3,r3,1
    1c00:	10c00715 	stw	r3,28(r2)
        regs->reg_0x0020_srst_rxfifo = (value >> 7) & 0x1;
    1c04:	8007d1fa 	srai	r3,r16,7
    1c08:	18c0004c 	andi	r3,r3,1
    1c0c:	10c00815 	stw	r3,32(r2)
        regs->reg_0x0020_srst_txfifo = (value >> 6) & 0x1;
    1c10:	8007d1ba 	srai	r3,r16,6
    1c14:	18c0004c 	andi	r3,r3,1
    1c18:	10c00915 	stw	r3,36(r2)
        regs->reg_0x0020_rxen_b = (value >> 5) & 0x1;
    1c1c:	8007d17a 	srai	r3,r16,5
    1c20:	18c0004c 	andi	r3,r3,1
    1c24:	10c00a15 	stw	r3,40(r2)
        regs->reg_0x0020_rxen_a = (value >> 4) & 0x1;
    1c28:	8007d13a 	srai	r3,r16,4
    1c2c:	18c0004c 	andi	r3,r3,1
    1c30:	10c00b15 	stw	r3,44(r2)
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
    1c34:	8007d0fa 	srai	r3,r16,3
    1c38:	18c0004c 	andi	r3,r3,1
    1c3c:	10c00c15 	stw	r3,48(r2)
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
    1c40:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
    1c44:	840000cc 	andi	r16,r16,3
    1c48:	14000e15 	stw	r16,56(r2)
        regs->reg_0x0020_srst_rxfifo = (value >> 7) & 0x1;
        regs->reg_0x0020_srst_txfifo = (value >> 6) & 0x1;
        regs->reg_0x0020_rxen_b = (value >> 5) & 0x1;
        regs->reg_0x0020_rxen_a = (value >> 4) & 0x1;
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
    1c4c:	18c0004c 	andi	r3,r3,1
    1c50:	10c00d15 	stw	r3,52(r2)
        LMS7002M_regs_spi_write(self, addr);
    1c54:	880b883a 	mov	r5,r17
    1c58:	9009883a 	mov	r4,r18
    1c5c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
}

void set_addrs_to_default(LMS7002M_t *self, const LMS7002M_chan_t channel, const int start_addr, const int stop_addr)
{
    LMS7002M_set_mac_ch(self, channel);
    for (int addr = start_addr; addr <= stop_addr; addr++)
    1c60:	8c400044 	addi	r17,r17,1
    1c64:	003f0306 	br	1874 <__alt_data_end+0xfffc3074>

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    if (addr == 0x0021) return 0xe9f;
    if (addr == 0x0022) return 0x7df;
    1c68:	0401f7c4 	movi	r16,2015
    1c6c:	003fcb06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0023) return 0x5559;
    1c70:	04155644 	movi	r16,21849
    1c74:	003fc906 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0024) return 0xe4e4;
    1c78:	04393914 	movui	r16,58596
    1c7c:	003fc706 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0025) return 0x101;
    1c80:	04004044 	movi	r16,257
    1c84:	003fc506 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0026) return 0x101;
    if (addr == 0x0027) return 0xe4e4;
    if (addr == 0x0028) return 0x101;
    if (addr == 0x0029) return 0x101;
    if (addr == 0x002A) return 0x86;
    1c88:	04002184 	movi	r16,134
    1c8c:	003fc306 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x002B) return 0x10;
    1c90:	04000404 	movi	r16,16
    1c94:	003fc106 	br	1b9c <__alt_data_end+0xfffc339c>
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
}

static inline int LMS7002M_regs_default(const int addr)
{
    if (addr == 0x0020) return 0xffff;
    1c98:	043fffd4 	movui	r16,65535
    1c9c:	003fbf06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0029) return 0x101;
    if (addr == 0x002A) return 0x86;
    if (addr == 0x002B) return 0x10;
    if (addr == 0x002C) return 0xffff;
    if (addr == 0x002E) return 0x0;
    if (addr == 0x002F) return 0x3840;
    1ca0:	040e1004 	movi	r16,14400
    1ca4:	003fbd06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0081) return 0x0;
    if (addr == 0x0082) return 0x800b;
    1ca8:	042002d4 	movui	r16,32779
    1cac:	003fbb06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0084) return 0x400;
    if (addr == 0x0085) return 0x1;
    if (addr == 0x0086) return 0x4901;
    1cb0:	04124044 	movi	r16,18689
    1cb4:	003fb906 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0087) return 0x400;
    if (addr == 0x0088) return 0x780;
    if (addr == 0x0089) return 0x20;
    if (addr == 0x008A) return 0x514;
    1cb8:	04014504 	movi	r16,1300
    1cbc:	003fb706 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x008B) return 0x2100;
    1cc0:	04084004 	movi	r16,8448
    1cc4:	003fb506 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x002E) return 0x0;
    if (addr == 0x002F) return 0x3840;
    if (addr == 0x0081) return 0x0;
    if (addr == 0x0082) return 0x800b;
    if (addr == 0x0084) return 0x400;
    if (addr == 0x0085) return 0x1;
    1cc8:	04000044 	movi	r16,1
    1ccc:	003fb306 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0095) return 0x0;
    if (addr == 0x0096) return 0x0;
    if (addr == 0x0097) return 0x0;
    if (addr == 0x0098) return 0x0;
    if (addr == 0x0099) return 0x6565;
    if (addr == 0x009A) return 0x658c;
    1cd0:	04196304 	movi	r16,25996
    1cd4:	003fb106 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x00A1) return 0x6565;
    if (addr == 0x00A2) return 0x6565;
    if (addr == 0x00A3) return 0x6565;
    if (addr == 0x00A4) return 0x6565;
    if (addr == 0x00A5) return 0x6565;
    if (addr == 0x00A6) return 0xf;
    1cd8:	040003c4 	movi	r16,15
    1cdc:	003faf06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0094) return 0x0;
    if (addr == 0x0095) return 0x0;
    if (addr == 0x0096) return 0x0;
    if (addr == 0x0097) return 0x0;
    if (addr == 0x0098) return 0x0;
    if (addr == 0x0099) return 0x6565;
    1ce0:	04195944 	movi	r16,25957
    1ce4:	003fad06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x00A6) return 0xf;
    if (addr == 0x00A7) return 0x6565;
    if (addr == 0x00a8) return 0x0;
    if (addr == 0x00aa) return 0x0;
    if (addr == 0x00ab) return 0x0;
    if (addr == 0x00ad) return 0x3ff;
    1ce8:	0400ffc4 	movi	r16,1023
    1cec:	003fab06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x00ae) return 0xf000;
    1cf0:	043c0014 	movui	r16,61440
    1cf4:	003fa906 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0100) return 0x3409;
    1cf8:	040d0244 	movi	r16,13321
    1cfc:	003fa706 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0101) return 0x7800;
    1d00:	041e0004 	movi	r16,30720
    1d04:	003fa506 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0102) return 0x3180;
    1d08:	040c6004 	movi	r16,12672
    1d0c:	003fa306 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0103) return 0xa12;
    1d10:	04028484 	movi	r16,2578
    1d14:	003fa106 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0104) return 0x88;
    1d18:	04002204 	movi	r16,136
    1d1c:	003f9f06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0105) return 0x7;
    1d20:	040001c4 	movi	r16,7
    1d24:	003f9d06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0106) return 0x318c;
    1d28:	040c6304 	movi	r16,12684
    1d2c:	003f9b06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0107) return 0x318c;
    if (addr == 0x0108) return 0x9426;
    1d30:	04250994 	movui	r16,37926
    1d34:	003f9906 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0109) return 0x61c1;
    1d38:	04187044 	movi	r16,25025
    1d3c:	003f9706 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x010A) return 0x104c;
    1d40:	04041304 	movi	r16,4172
    1d44:	003f9506 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x010b) return 0x0;
    if (addr == 0x010C) return 0x88fd;
    1d48:	04223f54 	movui	r16,35069
    1d4c:	003f9306 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x010D) return 0x9e;
    1d50:	04002784 	movi	r16,158
    1d54:	003f9106 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x010E) return 0x2040;
    1d58:	04081004 	movi	r16,8256
    1d5c:	003f8f06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x010F) return 0x3042;
    1d60:	040c1084 	movi	r16,12354
    1d64:	003f8d06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0110) return 0xbf4;
    1d68:	0402fd04 	movi	r16,3060
    1d6c:	003f8b06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0111) return 0x83;
    1d70:	040020c4 	movi	r16,131
    1d74:	003f8906 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0112) return 0xc0e6;
    1d78:	04303994 	movui	r16,49382
    1d7c:	003f8706 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0113) return 0x3c3;
    1d80:	0400f0c4 	movi	r16,963
    1d84:	003f8506 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0114) return 0x8d;
    1d88:	04002344 	movi	r16,141
    1d8c:	003f8306 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0115) return 0x9;
    1d90:	04000244 	movi	r16,9
    1d94:	003f8106 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0116) return 0x8180;
    1d98:	04206014 	movui	r16,33152
    1d9c:	003f7f06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0117) return 0x280c;
    1da0:	040a0304 	movi	r16,10252
    1da4:	003f7d06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0118) return 0x18c;
    1da8:	04006304 	movi	r16,396
    1dac:	003f7b06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0119) return 0x18cb;
    1db0:	040632c4 	movi	r16,6347
    1db4:	003f7906 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x011A) return 0x2e02;
    1db8:	040b8084 	movi	r16,11778
    1dbc:	003f7706 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x011B) return 0x0;
    if (addr == 0x011C) return 0xad43;
    1dc0:	042b50d4 	movui	r16,44355
    1dc4:	003f7506 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x011D) return 0x400;
    1dc8:	04010004 	movi	r16,1024
    1dcc:	003f7306 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x011E) return 0x780;
    1dd0:	0401e004 	movi	r16,1920
    1dd4:	003f7106 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x011F) return 0x3640;
    1dd8:	040d9004 	movi	r16,13888
    1ddc:	003f6f06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0120) return 0xb9ff;
    1de0:	042e7fd4 	movui	r16,47615
    1de4:	003f6d06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0121) return 0x3404;
    1de8:	040d0104 	movi	r16,13316
    1dec:	003f6b06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0122) return 0x33f;
    1df0:	0400cfc4 	movi	r16,831
    1df4:	003f6906 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0123) return 0x67b;
    1df8:	04019ec4 	movi	r16,1659
    1dfc:	003f6706 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0124) return 0x0;
    if (addr == 0x0125) return 0x9400;
    1e00:	04250014 	movui	r16,37888
    1e04:	003f6506 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0126) return 0x12ff;
    1e08:	0404bfc4 	movi	r16,4863
    1e0c:	003f6306 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0200) return 0x81;
    1e10:	04002044 	movi	r16,129
    1e14:	003f6106 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0201) return 0x7ff;
    1e18:	0401ffc4 	movi	r16,2047
    1e1c:	003f5f06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0207) return 0x0;
    if (addr == 0x0208) return 0x0;
    if (addr == 0x0209) return 0x0;
    if (addr == 0x020a) return 0x0;
    if (addr == 0x020C) return 0x0;
    if (addr == 0x0240) return 0x20;
    1e20:	04000804 	movi	r16,32
    1e24:	003f5d06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x05c8) return 0x0;
    if (addr == 0x05c9) return 0x0;
    if (addr == 0x05ca) return 0x0;
    if (addr == 0x05cb) return 0x0;
    if (addr == 0x05cc) return 0x0;
    if (addr == 0x0600) return 0xf00;
    1e28:	0403c004 	movi	r16,3840
    1e2c:	003f5b06 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0601) return 0x0;
    if (addr == 0x0602) return 0x2000;
    1e30:	04080004 	movi	r16,8192
    1e34:	003f5906 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0116) return 0x8180;
    if (addr == 0x0117) return 0x280c;
    if (addr == 0x0118) return 0x18c;
    if (addr == 0x0119) return 0x18cb;
    if (addr == 0x011A) return 0x2e02;
    if (addr == 0x011B) return 0x0;
    1e38:	0021883a 	mov	r16,zero
    1e3c:	003f5706 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0602) return 0x2000;
    if (addr == 0x0603) return 0x0;
    if (addr == 0x0604) return 0x0;
    if (addr == 0x0605) return 0x0;
    if (addr == 0x0606) return 0x0;
    if (addr == 0x0640) return 0xa0;
    1e40:	04002804 	movi	r16,160
    1e44:	003f5506 	br	1b9c <__alt_data_end+0xfffc339c>
    if (addr == 0x0641) return 0x1020;
    1e48:	04040804 	movi	r16,4128
    1e4c:	003f5306 	br	1b9c <__alt_data_end+0xfffc339c>
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0021)
    1e50:	8d00241e 	bne	r17,r20,1ee4 <set_addrs_to_default+0x6b8>
    {
        regs->reg_0x0021_tx_clk_pe = (value >> 11) & 0x1;
    1e54:	8007d2fa 	srai	r3,r16,11
    1e58:	18c0004c 	andi	r3,r3,1
    1e5c:	10c00f15 	stw	r3,60(r2)
        regs->reg_0x0021_rx_clk_pe = (value >> 10) & 0x1;
    1e60:	8007d2ba 	srai	r3,r16,10
    1e64:	18c0004c 	andi	r3,r3,1
    1e68:	10c01015 	stw	r3,64(r2)
        regs->reg_0x0021_sda_pe = (value >> 9) & 0x1;
    1e6c:	8007d27a 	srai	r3,r16,9
    1e70:	18c0004c 	andi	r3,r3,1
    1e74:	10c01115 	stw	r3,68(r2)
        regs->reg_0x0021_sda_ds = (value >> 8) & 0x1;
    1e78:	8007d23a 	srai	r3,r16,8
    1e7c:	18c0004c 	andi	r3,r3,1
    1e80:	10c01215 	stw	r3,72(r2)
        regs->reg_0x0021_scl_pe = (value >> 7) & 0x1;
    1e84:	8007d1fa 	srai	r3,r16,7
    1e88:	18c0004c 	andi	r3,r3,1
    1e8c:	10c01315 	stw	r3,76(r2)
        regs->reg_0x0021_scl_ds = (value >> 6) & 0x1;
    1e90:	8007d1ba 	srai	r3,r16,6
    1e94:	18c0004c 	andi	r3,r3,1
    1e98:	10c01415 	stw	r3,80(r2)
        regs->reg_0x0021_sdio_ds = (value >> 5) & 0x1;
    1e9c:	8007d17a 	srai	r3,r16,5
    1ea0:	18c0004c 	andi	r3,r3,1
    1ea4:	10c01515 	stw	r3,84(r2)
        regs->reg_0x0021_sdio_pe = (value >> 4) & 0x1;
    1ea8:	8007d13a 	srai	r3,r16,4
    1eac:	18c0004c 	andi	r3,r3,1
    1eb0:	10c01615 	stw	r3,88(r2)
        regs->reg_0x0021_sdo_pe = (value >> 3) & 0x1;
    1eb4:	8007d0fa 	srai	r3,r16,3
    1eb8:	18c0004c 	andi	r3,r3,1
    1ebc:	10c01715 	stw	r3,92(r2)
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
    1ec0:	8007d0ba 	srai	r3,r16,2
    1ec4:	18c0004c 	andi	r3,r3,1
    1ec8:	10c01815 	stw	r3,96(r2)
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
    1ecc:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
    1ed0:	8400004c 	andi	r16,r16,1
    1ed4:	14001a15 	stw	r16,104(r2)
        regs->reg_0x0021_scl_ds = (value >> 6) & 0x1;
        regs->reg_0x0021_sdio_ds = (value >> 5) & 0x1;
        regs->reg_0x0021_sdio_pe = (value >> 4) & 0x1;
        regs->reg_0x0021_sdo_pe = (value >> 3) & 0x1;
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
    1ed8:	18c0004c 	andi	r3,r3,1
    1edc:	10c01915 	stw	r3,100(r2)
    1ee0:	003f5c06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0022)
    1ee4:	8d40241e 	bne	r17,r21,1f78 <set_addrs_to_default+0x74c>
    {
        regs->reg_0x0022_diq2_ds = (value >> 11) & 0x1;
    1ee8:	8007d2fa 	srai	r3,r16,11
    1eec:	18c0004c 	andi	r3,r3,1
    1ef0:	10c01b15 	stw	r3,108(r2)
        regs->reg_0x0022_diq2_pe = (value >> 10) & 0x1;
    1ef4:	8007d2ba 	srai	r3,r16,10
    1ef8:	18c0004c 	andi	r3,r3,1
    1efc:	10c01c15 	stw	r3,112(r2)
        regs->reg_0x0022_iq_sel_en_2_pe = (value >> 9) & 0x1;
    1f00:	8007d27a 	srai	r3,r16,9
    1f04:	18c0004c 	andi	r3,r3,1
    1f08:	10c01d15 	stw	r3,116(r2)
        regs->reg_0x0022_txnrx2_pe = (value >> 8) & 0x1;
    1f0c:	8007d23a 	srai	r3,r16,8
    1f10:	18c0004c 	andi	r3,r3,1
    1f14:	10c01e15 	stw	r3,120(r2)
        regs->reg_0x0022_fclk2_pe = (value >> 7) & 0x1;
    1f18:	8007d1fa 	srai	r3,r16,7
    1f1c:	18c0004c 	andi	r3,r3,1
    1f20:	10c01f15 	stw	r3,124(r2)
        regs->reg_0x0022_mclk2_pe = (value >> 6) & 0x1;
    1f24:	8007d1ba 	srai	r3,r16,6
    1f28:	18c0004c 	andi	r3,r3,1
    1f2c:	10c02015 	stw	r3,128(r2)
        regs->reg_0x0022_diq1_ds = (value >> 5) & 0x1;
    1f30:	8007d17a 	srai	r3,r16,5
    1f34:	18c0004c 	andi	r3,r3,1
    1f38:	10c02115 	stw	r3,132(r2)
        regs->reg_0x0022_diq1_pe = (value >> 4) & 0x1;
    1f3c:	8007d13a 	srai	r3,r16,4
    1f40:	18c0004c 	andi	r3,r3,1
    1f44:	10c02215 	stw	r3,136(r2)
        regs->reg_0x0022_iq_sel_en_1_pe = (value >> 3) & 0x1;
    1f48:	8007d0fa 	srai	r3,r16,3
    1f4c:	18c0004c 	andi	r3,r3,1
    1f50:	10c02315 	stw	r3,140(r2)
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
    1f54:	8007d0ba 	srai	r3,r16,2
    1f58:	18c0004c 	andi	r3,r3,1
    1f5c:	10c02415 	stw	r3,144(r2)
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
    1f60:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
    1f64:	8400004c 	andi	r16,r16,1
    1f68:	14002615 	stw	r16,152(r2)
        regs->reg_0x0022_mclk2_pe = (value >> 6) & 0x1;
        regs->reg_0x0022_diq1_ds = (value >> 5) & 0x1;
        regs->reg_0x0022_diq1_pe = (value >> 4) & 0x1;
        regs->reg_0x0022_iq_sel_en_1_pe = (value >> 3) & 0x1;
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
    1f6c:	18c0004c 	andi	r3,r3,1
    1f70:	10c02515 	stw	r3,148(r2)
    1f74:	003f3706 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0023)
    1f78:	8d802c1e 	bne	r17,r22,202c <set_addrs_to_default+0x800>
    {
        regs->reg_0x0023_diqdirctr2 = (value >> 15) & 0x1;
    1f7c:	8007d3fa 	srai	r3,r16,15
    1f80:	10c02715 	stw	r3,156(r2)
        regs->reg_0x0023_diqdir2 = (value >> 14) & 0x1;
    1f84:	8007d3ba 	srai	r3,r16,14
    1f88:	18c0004c 	andi	r3,r3,1
    1f8c:	10c02815 	stw	r3,160(r2)
        regs->reg_0x0023_diqdirctr1 = (value >> 13) & 0x1;
    1f90:	8007d37a 	srai	r3,r16,13
    1f94:	18c0004c 	andi	r3,r3,1
    1f98:	10c02915 	stw	r3,164(r2)
        regs->reg_0x0023_diqdir1 = (value >> 12) & 0x1;
    1f9c:	8007d33a 	srai	r3,r16,12
    1fa0:	18c0004c 	andi	r3,r3,1
    1fa4:	10c02a15 	stw	r3,168(r2)
        regs->reg_0x0023_enabledirctr2 = (value >> 11) & 0x1;
    1fa8:	8007d2fa 	srai	r3,r16,11
    1fac:	18c0004c 	andi	r3,r3,1
    1fb0:	10c02b15 	stw	r3,172(r2)
        regs->reg_0x0023_enabledir2 = (value >> 10) & 0x1;
    1fb4:	8007d2ba 	srai	r3,r16,10
    1fb8:	18c0004c 	andi	r3,r3,1
    1fbc:	10c02c15 	stw	r3,176(r2)
        regs->reg_0x0023_enabledirctr1 = (value >> 9) & 0x1;
    1fc0:	8007d27a 	srai	r3,r16,9
    1fc4:	18c0004c 	andi	r3,r3,1
    1fc8:	10c02d15 	stw	r3,180(r2)
        regs->reg_0x0023_enabledir1 = (value >> 8) & 0x1;
    1fcc:	8007d23a 	srai	r3,r16,8
    1fd0:	18c0004c 	andi	r3,r3,1
    1fd4:	10c02e15 	stw	r3,184(r2)
        regs->reg_0x0023_mod_en = (value >> 6) & 0x1;
    1fd8:	8007d1ba 	srai	r3,r16,6
    1fdc:	18c0004c 	andi	r3,r3,1
    1fe0:	10c02f15 	stw	r3,188(r2)
        regs->reg_0x0023_lml2_fidm = (value >> 5) & 0x1;
    1fe4:	8007d17a 	srai	r3,r16,5
    1fe8:	18c0004c 	andi	r3,r3,1
    1fec:	10c03015 	stw	r3,192(r2)
        regs->reg_0x0023_lml2_rxntxiq = (value >> 4) & 0x1;
    1ff0:	8007d13a 	srai	r3,r16,4
    1ff4:	18c0004c 	andi	r3,r3,1
    1ff8:	10c03115 	stw	r3,196(r2)
        regs->reg_0x0023_lml2_mode = (value >> 3) & 0x1;
    1ffc:	8007d0fa 	srai	r3,r16,3
    2000:	18c0004c 	andi	r3,r3,1
    2004:	10c03215 	stw	r3,200(r2)
        regs->reg_0x0023_lml1_fidm = (value >> 2) & 0x1;
    2008:	8007d0ba 	srai	r3,r16,2
    200c:	18c0004c 	andi	r3,r3,1
    2010:	10c03315 	stw	r3,204(r2)
        regs->reg_0x0023_lml1_rxntxiq = (value >> 1) & 0x1;
    2014:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0023_lml1_mode = (value >> 0) & 0x1;
    2018:	8400004c 	andi	r16,r16,1
    201c:	14003515 	stw	r16,212(r2)
        regs->reg_0x0023_mod_en = (value >> 6) & 0x1;
        regs->reg_0x0023_lml2_fidm = (value >> 5) & 0x1;
        regs->reg_0x0023_lml2_rxntxiq = (value >> 4) & 0x1;
        regs->reg_0x0023_lml2_mode = (value >> 3) & 0x1;
        regs->reg_0x0023_lml1_fidm = (value >> 2) & 0x1;
        regs->reg_0x0023_lml1_rxntxiq = (value >> 1) & 0x1;
    2020:	18c0004c 	andi	r3,r3,1
    2024:	10c03415 	stw	r3,208(r2)
    2028:	003f0a06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0023_lml1_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0024)
    202c:	00c00904 	movi	r3,36
    2030:	88c0171e 	bne	r17,r3,2090 <set_addrs_to_default+0x864>
    {
        regs->reg_0x0024_lml1_s3s = (value >> 14) & 0x3;
    2034:	8007d3ba 	srai	r3,r16,14
    2038:	10c03615 	stw	r3,216(r2)
        regs->reg_0x0024_lml1_s2s = (value >> 12) & 0x3;
    203c:	8007d33a 	srai	r3,r16,12
    2040:	18c000cc 	andi	r3,r3,3
    2044:	10c03715 	stw	r3,220(r2)
        regs->reg_0x0024_lml1_s1s = (value >> 10) & 0x3;
    2048:	8007d2ba 	srai	r3,r16,10
    204c:	18c000cc 	andi	r3,r3,3
    2050:	10c03815 	stw	r3,224(r2)
        regs->reg_0x0024_lml1_s0s = (value >> 8) & 0x3;
    2054:	8007d23a 	srai	r3,r16,8
    2058:	18c000cc 	andi	r3,r3,3
    205c:	10c03915 	stw	r3,228(r2)
        regs->reg_0x0024_lml1_bqp = (value >> 6) & 0x3;
    2060:	8007d1ba 	srai	r3,r16,6
    2064:	18c000cc 	andi	r3,r3,3
    2068:	10c03a15 	stw	r3,232(r2)
        regs->reg_0x0024_lml1_bip = (value >> 4) & 0x3;
    206c:	8007d13a 	srai	r3,r16,4
    2070:	18c000cc 	andi	r3,r3,3
    2074:	10c03b15 	stw	r3,236(r2)
        regs->reg_0x0024_lml1_aqp = (value >> 2) & 0x3;
    2078:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x0024_lml1_aip = (value >> 0) & 0x3;
    207c:	840000cc 	andi	r16,r16,3
    2080:	14003d15 	stw	r16,244(r2)
        regs->reg_0x0024_lml1_s2s = (value >> 12) & 0x3;
        regs->reg_0x0024_lml1_s1s = (value >> 10) & 0x3;
        regs->reg_0x0024_lml1_s0s = (value >> 8) & 0x3;
        regs->reg_0x0024_lml1_bqp = (value >> 6) & 0x3;
        regs->reg_0x0024_lml1_bip = (value >> 4) & 0x3;
        regs->reg_0x0024_lml1_aqp = (value >> 2) & 0x3;
    2084:	18c000cc 	andi	r3,r3,3
    2088:	10c03c15 	stw	r3,240(r2)
    208c:	003ef106 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0024_lml1_aip = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0025)
    2090:	00c00944 	movi	r3,37
    2094:	88c0021e 	bne	r17,r3,20a0 <set_addrs_to_default+0x874>
    {
        regs->reg_0x0025_value = (value >> 0) & 0xffff;
    2098:	14003e15 	stw	r16,248(r2)
    209c:	003eed06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0026)
    20a0:	00c00984 	movi	r3,38
    20a4:	88c0021e 	bne	r17,r3,20b0 <set_addrs_to_default+0x884>
    {
        regs->reg_0x0026_value = (value >> 0) & 0xffff;
    20a8:	14003f15 	stw	r16,252(r2)
    20ac:	003ee906 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0027)
    20b0:	00c009c4 	movi	r3,39
    20b4:	88c0171e 	bne	r17,r3,2114 <set_addrs_to_default+0x8e8>
    {
        regs->reg_0x0027_lml2_s3s = (value >> 14) & 0x3;
    20b8:	8007d3ba 	srai	r3,r16,14
    20bc:	10c04015 	stw	r3,256(r2)
        regs->reg_0x0027_lml2_s2s = (value >> 12) & 0x3;
    20c0:	8007d33a 	srai	r3,r16,12
    20c4:	18c000cc 	andi	r3,r3,3
    20c8:	10c04115 	stw	r3,260(r2)
        regs->reg_0x0027_lml2_s1s = (value >> 10) & 0x3;
    20cc:	8007d2ba 	srai	r3,r16,10
    20d0:	18c000cc 	andi	r3,r3,3
    20d4:	10c04215 	stw	r3,264(r2)
        regs->reg_0x0027_lml2_s0s = (value >> 8) & 0x3;
    20d8:	8007d23a 	srai	r3,r16,8
    20dc:	18c000cc 	andi	r3,r3,3
    20e0:	10c04315 	stw	r3,268(r2)
        regs->reg_0x0027_lml2_bqp = (value >> 6) & 0x3;
    20e4:	8007d1ba 	srai	r3,r16,6
    20e8:	18c000cc 	andi	r3,r3,3
    20ec:	10c04415 	stw	r3,272(r2)
        regs->reg_0x0027_lml2_bip = (value >> 4) & 0x3;
    20f0:	8007d13a 	srai	r3,r16,4
    20f4:	18c000cc 	andi	r3,r3,3
    20f8:	10c04515 	stw	r3,276(r2)
        regs->reg_0x0027_lml2_aqp = (value >> 2) & 0x3;
    20fc:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x0027_lml2_aip = (value >> 0) & 0x3;
    2100:	840000cc 	andi	r16,r16,3
    2104:	14004715 	stw	r16,284(r2)
        regs->reg_0x0027_lml2_s2s = (value >> 12) & 0x3;
        regs->reg_0x0027_lml2_s1s = (value >> 10) & 0x3;
        regs->reg_0x0027_lml2_s0s = (value >> 8) & 0x3;
        regs->reg_0x0027_lml2_bqp = (value >> 6) & 0x3;
        regs->reg_0x0027_lml2_bip = (value >> 4) & 0x3;
        regs->reg_0x0027_lml2_aqp = (value >> 2) & 0x3;
    2108:	18c000cc 	andi	r3,r3,3
    210c:	10c04615 	stw	r3,280(r2)
    2110:	003ed006 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0027_lml2_aip = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0028)
    2114:	00c00a04 	movi	r3,40
    2118:	88c0021e 	bne	r17,r3,2124 <set_addrs_to_default+0x8f8>
    {
        regs->reg_0x0028_value = (value >> 0) & 0xffff;
    211c:	14004815 	stw	r16,288(r2)
    2120:	003ecc06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0029)
    2124:	00c00a44 	movi	r3,41
    2128:	88c0021e 	bne	r17,r3,2134 <set_addrs_to_default+0x908>
    {
        regs->reg_0x0029_value = (value >> 0) & 0xffff;
    212c:	14004915 	stw	r16,292(r2)
    2130:	003ec806 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x002A)
    2134:	00c00a84 	movi	r3,42
    2138:	88c0121e 	bne	r17,r3,2184 <set_addrs_to_default+0x958>
    {
        regs->reg_0x002a_rx_mux = (value >> 10) & 0x3;
    213c:	8007d2ba 	srai	r3,r16,10
    2140:	18c000cc 	andi	r3,r3,3
    2144:	10c04a15 	stw	r3,296(r2)
        regs->reg_0x002a_tx_mux = (value >> 8) & 0x3;
    2148:	8007d23a 	srai	r3,r16,8
    214c:	18c000cc 	andi	r3,r3,3
    2150:	10c04b15 	stw	r3,300(r2)
        regs->reg_0x002a_txrdclk_mux = (value >> 6) & 0x3;
    2154:	8007d1ba 	srai	r3,r16,6
    2158:	18c000cc 	andi	r3,r3,3
    215c:	10c04c15 	stw	r3,304(r2)
        regs->reg_0x002a_txwrclk_mux = (value >> 4) & 0x3;
    2160:	8007d13a 	srai	r3,r16,4
    2164:	18c000cc 	andi	r3,r3,3
    2168:	10c04d15 	stw	r3,308(r2)
        regs->reg_0x002a_rxrdclk_mux = (value >> 2) & 0x3;
    216c:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x002a_rxwrclk_mux = (value >> 0) & 0x3;
    2170:	840000cc 	andi	r16,r16,3
    2174:	14004f15 	stw	r16,316(r2)
    {
        regs->reg_0x002a_rx_mux = (value >> 10) & 0x3;
        regs->reg_0x002a_tx_mux = (value >> 8) & 0x3;
        regs->reg_0x002a_txrdclk_mux = (value >> 6) & 0x3;
        regs->reg_0x002a_txwrclk_mux = (value >> 4) & 0x3;
        regs->reg_0x002a_rxrdclk_mux = (value >> 2) & 0x3;
    2178:	18c000cc 	andi	r3,r3,3
    217c:	10c04e15 	stw	r3,312(r2)
    2180:	003eb406 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x002a_rxwrclk_mux = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x002B)
    2184:	00c00ac4 	movi	r3,43
    2188:	88c0111e 	bne	r17,r3,21d0 <set_addrs_to_default+0x9a4>
    {
        regs->reg_0x002b_fclk2_inv = (value >> 15) & 0x1;
    218c:	8007d3fa 	srai	r3,r16,15
    2190:	10c05015 	stw	r3,320(r2)
        regs->reg_0x002b_fclk1_inv = (value >> 14) & 0x1;
    2194:	8007d3ba 	srai	r3,r16,14
    2198:	18c0004c 	andi	r3,r3,1
    219c:	10c05115 	stw	r3,324(r2)
        regs->reg_0x002b_mclk2src = (value >> 4) & 0x3;
    21a0:	8007d13a 	srai	r3,r16,4
    21a4:	18c000cc 	andi	r3,r3,3
    21a8:	10c05215 	stw	r3,328(r2)
        regs->reg_0x002b_mclk1src = (value >> 2) & 0x3;
    21ac:	8007d0ba 	srai	r3,r16,2
    21b0:	18c000cc 	andi	r3,r3,3
    21b4:	10c05315 	stw	r3,332(r2)
        regs->reg_0x002b_txdiven = (value >> 1) & 0x1;
    21b8:	8007d07a 	srai	r3,r16,1
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
    21bc:	8400004c 	andi	r16,r16,1
    21c0:	14005515 	stw	r16,340(r2)
    {
        regs->reg_0x002b_fclk2_inv = (value >> 15) & 0x1;
        regs->reg_0x002b_fclk1_inv = (value >> 14) & 0x1;
        regs->reg_0x002b_mclk2src = (value >> 4) & 0x3;
        regs->reg_0x002b_mclk1src = (value >> 2) & 0x3;
        regs->reg_0x002b_txdiven = (value >> 1) & 0x1;
    21c4:	18c0004c 	andi	r3,r3,1
    21c8:	10c05415 	stw	r3,336(r2)
    21cc:	003ea106 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x002C)
    21d0:	00c00b04 	movi	r3,44
    21d4:	88c0051e 	bne	r17,r3,21ec <set_addrs_to_default+0x9c0>
    {
        regs->reg_0x002c_txtspclk_div = (value >> 8) & 0xff;
    21d8:	8007d23a 	srai	r3,r16,8
        regs->reg_0x002c_rxtspclk_div = (value >> 0) & 0xff;
    21dc:	84003fcc 	andi	r16,r16,255
    21e0:	14005715 	stw	r16,348(r2)
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x002C)
    {
        regs->reg_0x002c_txtspclk_div = (value >> 8) & 0xff;
    21e4:	10c05615 	stw	r3,344(r2)
    21e8:	003e9a06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x002c_rxtspclk_div = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x002E)
    21ec:	00c00b84 	movi	r3,46
    21f0:	88c0031e 	bne	r17,r3,2200 <set_addrs_to_default+0x9d4>
    {
        regs->reg_0x002e_mimo_siso = (value >> 15) & 0x1;
    21f4:	8021d3fa 	srai	r16,r16,15
    21f8:	14005815 	stw	r16,352(r2)
    21fc:	003e9506 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x002F)
    2200:	00c00bc4 	movi	r3,47
    2204:	88c0081e 	bne	r17,r3,2228 <set_addrs_to_default+0x9fc>
    {
        regs->reg_0x002f_ver = (value >> 11) & 0x1f;
    2208:	8007d2fa 	srai	r3,r16,11
    220c:	10c05915 	stw	r3,356(r2)
        regs->reg_0x002f_rev = (value >> 6) & 0x1f;
    2210:	8007d1ba 	srai	r3,r16,6
        regs->reg_0x002f_mask = (value >> 0) & 0x3f;
    2214:	84000fcc 	andi	r16,r16,63
    2218:	14005b15 	stw	r16,364(r2)
        return;
    }
    if (addr == 0x002F)
    {
        regs->reg_0x002f_ver = (value >> 11) & 0x1f;
        regs->reg_0x002f_rev = (value >> 6) & 0x1f;
    221c:	18c007cc 	andi	r3,r3,31
    2220:	10c05a15 	stw	r3,360(r2)
    2224:	003e8b06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x002f_mask = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x0081)
    2228:	00c02044 	movi	r3,129
    222c:	88c00c1e 	bne	r17,r3,2260 <set_addrs_to_default+0xa34>
    {
        regs->reg_0x0081_en_dir_ldo = (value >> 3) & 0x1;
    2230:	8007d0fa 	srai	r3,r16,3
    2234:	18c0004c 	andi	r3,r3,1
    2238:	10c05c15 	stw	r3,368(r2)
        regs->reg_0x0081_en_dir_cgen = (value >> 2) & 0x1;
    223c:	8007d0ba 	srai	r3,r16,2
    2240:	18c0004c 	andi	r3,r3,1
    2244:	10c05d15 	stw	r3,372(r2)
        regs->reg_0x0081_en_dir_xbuf = (value >> 1) & 0x1;
    2248:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0081_en_dir_afe = (value >> 0) & 0x1;
    224c:	8400004c 	andi	r16,r16,1
    2250:	14005f15 	stw	r16,380(r2)
    }
    if (addr == 0x0081)
    {
        regs->reg_0x0081_en_dir_ldo = (value >> 3) & 0x1;
        regs->reg_0x0081_en_dir_cgen = (value >> 2) & 0x1;
        regs->reg_0x0081_en_dir_xbuf = (value >> 1) & 0x1;
    2254:	18c0004c 	andi	r3,r3,1
    2258:	10c05e15 	stw	r3,376(r2)
    225c:	003e7d06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0081_en_dir_afe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0082)
    2260:	00c02084 	movi	r3,130
    2264:	88c01d1e 	bne	r17,r3,22dc <set_addrs_to_default+0xab0>
    {
        regs->reg_0x0082_isel_dac_afe = (value >> 13) & 0x7;
    2268:	8007d37a 	srai	r3,r16,13
    226c:	10c06015 	stw	r3,384(r2)
        regs->reg_0x0082_mode_interleave_afe = (value >> 12) & 0x1;
    2270:	8007d33a 	srai	r3,r16,12
    2274:	18c0004c 	andi	r3,r3,1
    2278:	10c06115 	stw	r3,388(r2)
        regs->reg_0x0082_mux_afe_1 = (value >> 10) & 0x3;
    227c:	8007d2ba 	srai	r3,r16,10
    2280:	18c000cc 	andi	r3,r3,3
    2284:	10c06215 	stw	r3,392(r2)
        regs->reg_0x0082_mux_afe_2 = (value >> 8) & 0x3;
    2288:	8007d23a 	srai	r3,r16,8
    228c:	18c000cc 	andi	r3,r3,3
    2290:	10c06315 	stw	r3,396(r2)
        regs->reg_0x0082_pd_afe = (value >> 5) & 0x1;
    2294:	8007d17a 	srai	r3,r16,5
    2298:	18c0004c 	andi	r3,r3,1
    229c:	10c06415 	stw	r3,400(r2)
        regs->reg_0x0082_pd_rx_afe1 = (value >> 4) & 0x1;
    22a0:	8007d13a 	srai	r3,r16,4
    22a4:	18c0004c 	andi	r3,r3,1
    22a8:	10c06515 	stw	r3,404(r2)
        regs->reg_0x0082_pd_rx_afe2 = (value >> 3) & 0x1;
    22ac:	8007d0fa 	srai	r3,r16,3
    22b0:	18c0004c 	andi	r3,r3,1
    22b4:	10c06615 	stw	r3,408(r2)
        regs->reg_0x0082_pd_tx_afe1 = (value >> 2) & 0x1;
    22b8:	8007d0ba 	srai	r3,r16,2
    22bc:	18c0004c 	andi	r3,r3,1
    22c0:	10c06715 	stw	r3,412(r2)
        regs->reg_0x0082_pd_tx_afe2 = (value >> 1) & 0x1;
    22c4:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0082_en_g_afe = (value >> 0) & 0x1;
    22c8:	8400004c 	andi	r16,r16,1
    22cc:	14006915 	stw	r16,420(r2)
        regs->reg_0x0082_mux_afe_2 = (value >> 8) & 0x3;
        regs->reg_0x0082_pd_afe = (value >> 5) & 0x1;
        regs->reg_0x0082_pd_rx_afe1 = (value >> 4) & 0x1;
        regs->reg_0x0082_pd_rx_afe2 = (value >> 3) & 0x1;
        regs->reg_0x0082_pd_tx_afe1 = (value >> 2) & 0x1;
        regs->reg_0x0082_pd_tx_afe2 = (value >> 1) & 0x1;
    22d0:	18c0004c 	andi	r3,r3,1
    22d4:	10c06815 	stw	r3,416(r2)
    22d8:	003e5e06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0082_en_g_afe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0084)
    22dc:	00c02104 	movi	r3,132
    22e0:	88c0151e 	bne	r17,r3,2338 <set_addrs_to_default+0xb0c>
    {
        regs->reg_0x0084_mux_bias_out = (value >> 11) & 0x3;
    22e4:	8007d2fa 	srai	r3,r16,11
    22e8:	18c000cc 	andi	r3,r3,3
    22ec:	10c06a15 	stw	r3,424(r2)
        regs->reg_0x0084_rp_calib_bias = (value >> 6) & 0x1f;
    22f0:	8007d1ba 	srai	r3,r16,6
    22f4:	18c007cc 	andi	r3,r3,31
    22f8:	10c06b15 	stw	r3,428(r2)
        regs->reg_0x0084_pd_frp_bias = (value >> 4) & 0x1;
    22fc:	8007d13a 	srai	r3,r16,4
    2300:	18c0004c 	andi	r3,r3,1
    2304:	10c06c15 	stw	r3,432(r2)
        regs->reg_0x0084_pd_f_bias = (value >> 3) & 0x1;
    2308:	8007d0fa 	srai	r3,r16,3
    230c:	18c0004c 	andi	r3,r3,1
    2310:	10c06d15 	stw	r3,436(r2)
        regs->reg_0x0084_pd_ptrp_bias = (value >> 2) & 0x1;
    2314:	8007d0ba 	srai	r3,r16,2
    2318:	18c0004c 	andi	r3,r3,1
    231c:	10c06e15 	stw	r3,440(r2)
        regs->reg_0x0084_pd_pt_bias = (value >> 1) & 0x1;
    2320:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0084_pd_bias_master = (value >> 0) & 0x1;
    2324:	8400004c 	andi	r16,r16,1
    2328:	14007015 	stw	r16,448(r2)
        regs->reg_0x0084_mux_bias_out = (value >> 11) & 0x3;
        regs->reg_0x0084_rp_calib_bias = (value >> 6) & 0x1f;
        regs->reg_0x0084_pd_frp_bias = (value >> 4) & 0x1;
        regs->reg_0x0084_pd_f_bias = (value >> 3) & 0x1;
        regs->reg_0x0084_pd_ptrp_bias = (value >> 2) & 0x1;
        regs->reg_0x0084_pd_pt_bias = (value >> 1) & 0x1;
    232c:	18c0004c 	andi	r3,r3,1
    2330:	10c06f15 	stw	r3,444(r2)
    2334:	003e4706 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0084_pd_bias_master = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0085)
    2338:	00c02144 	movi	r3,133
    233c:	88c01b1e 	bne	r17,r3,23ac <set_addrs_to_default+0xb80>
    {
        regs->reg_0x0085_slfb_xbuf_rx = (value >> 8) & 0x1;
    2340:	8007d23a 	srai	r3,r16,8
    2344:	18c0004c 	andi	r3,r3,1
    2348:	10c07115 	stw	r3,452(r2)
        regs->reg_0x0085_slfb_xbuf_tx = (value >> 7) & 0x1;
    234c:	8007d1fa 	srai	r3,r16,7
    2350:	18c0004c 	andi	r3,r3,1
    2354:	10c07215 	stw	r3,456(r2)
        regs->reg_0x0085_byp_xbuf_rx = (value >> 6) & 0x1;
    2358:	8007d1ba 	srai	r3,r16,6
    235c:	18c0004c 	andi	r3,r3,1
    2360:	10c07315 	stw	r3,460(r2)
        regs->reg_0x0085_byp_xbuf_tx = (value >> 5) & 0x1;
    2364:	8007d17a 	srai	r3,r16,5
    2368:	18c0004c 	andi	r3,r3,1
    236c:	10c07415 	stw	r3,464(r2)
        regs->reg_0x0085_en_out2_xbuf_tx = (value >> 4) & 0x1;
    2370:	8007d13a 	srai	r3,r16,4
    2374:	18c0004c 	andi	r3,r3,1
    2378:	10c07515 	stw	r3,468(r2)
        regs->reg_0x0085_en_tbufin_xbuf_rx = (value >> 3) & 0x1;
    237c:	8007d0fa 	srai	r3,r16,3
    2380:	18c0004c 	andi	r3,r3,1
    2384:	10c07615 	stw	r3,472(r2)
        regs->reg_0x0085_pd_xbuf_rx = (value >> 2) & 0x1;
    2388:	8007d0ba 	srai	r3,r16,2
    238c:	18c0004c 	andi	r3,r3,1
    2390:	10c07715 	stw	r3,476(r2)
        regs->reg_0x0085_pd_xbuf_tx = (value >> 1) & 0x1;
    2394:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0085_en_g_xbuf = (value >> 0) & 0x1;
    2398:	8400004c 	andi	r16,r16,1
    239c:	14007915 	stw	r16,484(r2)
        regs->reg_0x0085_byp_xbuf_rx = (value >> 6) & 0x1;
        regs->reg_0x0085_byp_xbuf_tx = (value >> 5) & 0x1;
        regs->reg_0x0085_en_out2_xbuf_tx = (value >> 4) & 0x1;
        regs->reg_0x0085_en_tbufin_xbuf_rx = (value >> 3) & 0x1;
        regs->reg_0x0085_pd_xbuf_rx = (value >> 2) & 0x1;
        regs->reg_0x0085_pd_xbuf_tx = (value >> 1) & 0x1;
    23a0:	18c0004c 	andi	r3,r3,1
    23a4:	10c07815 	stw	r3,480(r2)
    23a8:	003e2a06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0085_en_g_xbuf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0086)
    23ac:	00c02184 	movi	r3,134
    23b0:	88c0261e 	bne	r17,r3,244c <set_addrs_to_default+0xc20>
    {
        regs->reg_0x0086_spdup_vco_cgen = (value >> 15) & 0x1;
    23b4:	8007d3fa 	srai	r3,r16,15
    23b8:	10c07a15 	stw	r3,488(r2)
        regs->reg_0x0086_reset_n_cgen = (value >> 14) & 0x1;
    23bc:	8007d3ba 	srai	r3,r16,14
    23c0:	18c0004c 	andi	r3,r3,1
    23c4:	10c07b15 	stw	r3,492(r2)
        regs->reg_0x0086_en_adcclkh_clkgn = (value >> 11) & 0x1;
    23c8:	8007d2fa 	srai	r3,r16,11
    23cc:	18c0004c 	andi	r3,r3,1
    23d0:	10c07c15 	stw	r3,496(r2)
        regs->reg_0x0086_en_coarse_cklgen = (value >> 10) & 0x1;
    23d4:	8007d2ba 	srai	r3,r16,10
    23d8:	18c0004c 	andi	r3,r3,1
    23dc:	10c07d15 	stw	r3,500(r2)
        regs->reg_0x0086_en_intonly_sdm_cgen = (value >> 9) & 0x1;
    23e0:	8007d27a 	srai	r3,r16,9
    23e4:	18c0004c 	andi	r3,r3,1
    23e8:	10c07e15 	stw	r3,504(r2)
        regs->reg_0x0086_en_sdm_clk_cgen = (value >> 8) & 0x1;
    23ec:	8007d23a 	srai	r3,r16,8
    23f0:	18c0004c 	andi	r3,r3,1
    23f4:	10c07f15 	stw	r3,508(r2)
        regs->reg_0x0086_pd_cp_cgen = (value >> 6) & 0x1;
    23f8:	8007d1ba 	srai	r3,r16,6
    23fc:	18c0004c 	andi	r3,r3,1
    2400:	10c08015 	stw	r3,512(r2)
        regs->reg_0x0086_pd_fdiv_fb_cgen = (value >> 5) & 0x1;
    2404:	8007d17a 	srai	r3,r16,5
    2408:	18c0004c 	andi	r3,r3,1
    240c:	10c08115 	stw	r3,516(r2)
        regs->reg_0x0086_pd_fdiv_o_cgen = (value >> 4) & 0x1;
    2410:	8007d13a 	srai	r3,r16,4
    2414:	18c0004c 	andi	r3,r3,1
    2418:	10c08215 	stw	r3,520(r2)
        regs->reg_0x0086_pd_sdm_cgen = (value >> 3) & 0x1;
    241c:	8007d0fa 	srai	r3,r16,3
    2420:	18c0004c 	andi	r3,r3,1
    2424:	10c08315 	stw	r3,524(r2)
        regs->reg_0x0086_pd_vco_cgen = (value >> 2) & 0x1;
    2428:	8007d0ba 	srai	r3,r16,2
    242c:	18c0004c 	andi	r3,r3,1
    2430:	10c08415 	stw	r3,528(r2)
        regs->reg_0x0086_pd_vco_comp_cgen = (value >> 1) & 0x1;
    2434:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0086_en_g_cgen = (value >> 0) & 0x1;
    2438:	8400004c 	andi	r16,r16,1
    243c:	14008615 	stw	r16,536(r2)
        regs->reg_0x0086_pd_cp_cgen = (value >> 6) & 0x1;
        regs->reg_0x0086_pd_fdiv_fb_cgen = (value >> 5) & 0x1;
        regs->reg_0x0086_pd_fdiv_o_cgen = (value >> 4) & 0x1;
        regs->reg_0x0086_pd_sdm_cgen = (value >> 3) & 0x1;
        regs->reg_0x0086_pd_vco_cgen = (value >> 2) & 0x1;
        regs->reg_0x0086_pd_vco_comp_cgen = (value >> 1) & 0x1;
    2440:	18c0004c 	andi	r3,r3,1
    2444:	10c08515 	stw	r3,532(r2)
    2448:	003e0206 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0086_en_g_cgen = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0087)
    244c:	00c021c4 	movi	r3,135
    2450:	88c0021e 	bne	r17,r3,245c <set_addrs_to_default+0xc30>
    {
        regs->reg_0x0087_frac_sdm_cgen = (value >> 0) & 0xffff;
    2454:	14008715 	stw	r16,540(r2)
    2458:	003dfe06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0088)
    245c:	00c02204 	movi	r3,136
    2460:	88c0061e 	bne	r17,r3,247c <set_addrs_to_default+0xc50>
    {
        regs->reg_0x0088_int_sdm_cgen = (value >> 4) & 0x3ff;
    2464:	8007d13a 	srai	r3,r16,4
        regs->reg_0x0088_frac_sdm_cgen = (value >> 0) & 0xf;
    2468:	840003cc 	andi	r16,r16,15
    246c:	14008915 	stw	r16,548(r2)
        regs->reg_0x0087_frac_sdm_cgen = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x0088)
    {
        regs->reg_0x0088_int_sdm_cgen = (value >> 4) & 0x3ff;
    2470:	18c0ffcc 	andi	r3,r3,1023
    2474:	10c08815 	stw	r3,544(r2)
    2478:	003df606 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0088_frac_sdm_cgen = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0089)
    247c:	00c02244 	movi	r3,137
    2480:	88c0111e 	bne	r17,r3,24c8 <set_addrs_to_default+0xc9c>
    {
        regs->reg_0x0089_rev_sdmclk_cgen = (value >> 15) & 0x1;
    2484:	8007d3fa 	srai	r3,r16,15
    2488:	10c08a15 	stw	r3,552(r2)
        regs->reg_0x0089_sel_sdmclk_cgen = (value >> 14) & 0x1;
    248c:	8007d3ba 	srai	r3,r16,14
    2490:	18c0004c 	andi	r3,r3,1
    2494:	10c08b15 	stw	r3,556(r2)
        regs->reg_0x0089_sx_dither_en_cgen = (value >> 13) & 0x1;
    2498:	8007d37a 	srai	r3,r16,13
    249c:	18c0004c 	andi	r3,r3,1
    24a0:	10c08c15 	stw	r3,560(r2)
        regs->reg_0x0089_clkh_ov_clkl_cgen = (value >> 11) & 0x3;
    24a4:	8007d2fa 	srai	r3,r16,11
    24a8:	18c000cc 	andi	r3,r3,3
    24ac:	10c08d15 	stw	r3,564(r2)
        regs->reg_0x0089_div_outch_cgen = (value >> 3) & 0xff;
    24b0:	8007d0fa 	srai	r3,r16,3
        regs->reg_0x0089_tst_cgen = (value >> 0) & 0x7;
    24b4:	840001cc 	andi	r16,r16,7
    24b8:	14008f15 	stw	r16,572(r2)
    {
        regs->reg_0x0089_rev_sdmclk_cgen = (value >> 15) & 0x1;
        regs->reg_0x0089_sel_sdmclk_cgen = (value >> 14) & 0x1;
        regs->reg_0x0089_sx_dither_en_cgen = (value >> 13) & 0x1;
        regs->reg_0x0089_clkh_ov_clkl_cgen = (value >> 11) & 0x3;
        regs->reg_0x0089_div_outch_cgen = (value >> 3) & 0xff;
    24bc:	18c03fcc 	andi	r3,r3,255
    24c0:	10c08e15 	stw	r3,568(r2)
    24c4:	003de306 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0089_tst_cgen = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x008A)
    24c8:	00c02284 	movi	r3,138
    24cc:	88c00f1e 	bne	r17,r3,250c <set_addrs_to_default+0xce0>
    {
        regs->reg_0x008a_rev_clkdac_cgen = (value >> 14) & 0x1;
    24d0:	8007d3ba 	srai	r3,r16,14
    24d4:	18c0004c 	andi	r3,r3,1
    24d8:	10c09015 	stw	r3,576(r2)
        regs->reg_0x008a_rev_clkadc_cgen = (value >> 13) & 0x1;
    24dc:	8007d37a 	srai	r3,r16,13
    24e0:	18c0004c 	andi	r3,r3,1
    24e4:	10c09115 	stw	r3,580(r2)
        regs->reg_0x008a_revph_pfd_cgen = (value >> 12) & 0x1;
    24e8:	8007d33a 	srai	r3,r16,12
    24ec:	18c0004c 	andi	r3,r3,1
    24f0:	10c09215 	stw	r3,584(r2)
        regs->reg_0x008a_ioffset_cp_cgen = (value >> 6) & 0x3f;
    24f4:	8007d1ba 	srai	r3,r16,6
        regs->reg_0x008a_ipulse_cp_cgen = (value >> 0) & 0x3f;
    24f8:	84000fcc 	andi	r16,r16,63
    24fc:	14009415 	stw	r16,592(r2)
    if (addr == 0x008A)
    {
        regs->reg_0x008a_rev_clkdac_cgen = (value >> 14) & 0x1;
        regs->reg_0x008a_rev_clkadc_cgen = (value >> 13) & 0x1;
        regs->reg_0x008a_revph_pfd_cgen = (value >> 12) & 0x1;
        regs->reg_0x008a_ioffset_cp_cgen = (value >> 6) & 0x3f;
    2500:	18c00fcc 	andi	r3,r3,63
    2504:	10c09315 	stw	r3,588(r2)
    2508:	003dd206 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x008a_ipulse_cp_cgen = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x008B)
    250c:	00c022c4 	movi	r3,139
    2510:	88c0091e 	bne	r17,r3,2538 <set_addrs_to_default+0xd0c>
    {
        regs->reg_0x008b_ict_vco_cgen = (value >> 9) & 0x1f;
    2514:	8007d27a 	srai	r3,r16,9
    2518:	18c007cc 	andi	r3,r3,31
    251c:	10c09515 	stw	r3,596(r2)
        regs->reg_0x008b_csw_vco_cgen = (value >> 1) & 0xff;
    2520:	8007d07a 	srai	r3,r16,1
        regs->reg_0x008b_coarse_start_cgen = (value >> 0) & 0x1;
    2524:	8400004c 	andi	r16,r16,1
    2528:	14009715 	stw	r16,604(r2)
        return;
    }
    if (addr == 0x008B)
    {
        regs->reg_0x008b_ict_vco_cgen = (value >> 9) & 0x1f;
        regs->reg_0x008b_csw_vco_cgen = (value >> 1) & 0xff;
    252c:	18c03fcc 	andi	r3,r3,255
    2530:	10c09615 	stw	r3,600(r2)
    2534:	003dc706 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x008b_coarse_start_cgen = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x008C)
    2538:	00c02304 	movi	r3,140
    253c:	88c0141e 	bne	r17,r3,2590 <set_addrs_to_default+0xd64>
    {
        regs->reg_0x008c_coarse_stepdone_cgen = (value >> 15) & 0x1;
    2540:	8007d3fa 	srai	r3,r16,15
    2544:	10c09815 	stw	r3,608(r2)
        regs->reg_0x008c_coarsepll_compo_cgen = (value >> 14) & 0x1;
    2548:	8007d3ba 	srai	r3,r16,14
    254c:	18c0004c 	andi	r3,r3,1
    2550:	10c09915 	stw	r3,612(r2)
        regs->reg_0x008c_vco_cmpho_cgen = (value >> 13) & 0x1;
    2554:	8007d37a 	srai	r3,r16,13
    2558:	18c0004c 	andi	r3,r3,1
    255c:	10c09a15 	stw	r3,616(r2)
        regs->reg_0x008c_vco_cmplo_cgen = (value >> 12) & 0x1;
    2560:	8007d33a 	srai	r3,r16,12
    2564:	18c0004c 	andi	r3,r3,1
    2568:	10c09b15 	stw	r3,620(r2)
        regs->reg_0x008c_cp2_cgen = (value >> 8) & 0xf;
    256c:	8007d23a 	srai	r3,r16,8
    2570:	18c003cc 	andi	r3,r3,15
    2574:	10c09c15 	stw	r3,624(r2)
        regs->reg_0x008c_cp3_cgen = (value >> 4) & 0xf;
    2578:	8007d13a 	srai	r3,r16,4
        regs->reg_0x008c_cz_cgen = (value >> 0) & 0xf;
    257c:	840003cc 	andi	r16,r16,15
    2580:	14009e15 	stw	r16,632(r2)
        regs->reg_0x008c_coarse_stepdone_cgen = (value >> 15) & 0x1;
        regs->reg_0x008c_coarsepll_compo_cgen = (value >> 14) & 0x1;
        regs->reg_0x008c_vco_cmpho_cgen = (value >> 13) & 0x1;
        regs->reg_0x008c_vco_cmplo_cgen = (value >> 12) & 0x1;
        regs->reg_0x008c_cp2_cgen = (value >> 8) & 0xf;
        regs->reg_0x008c_cp3_cgen = (value >> 4) & 0xf;
    2584:	18c003cc 	andi	r3,r3,15
    2588:	10c09d15 	stw	r3,628(r2)
    258c:	003db106 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x008c_cz_cgen = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x008D)
    2590:	00c02344 	movi	r3,141
    2594:	88c0031e 	bne	r17,r3,25a4 <set_addrs_to_default+0xd78>
    {
        regs->reg_0x008d_resrv_cgn = (value >> 0) & 0x7;
    2598:	840001cc 	andi	r16,r16,7
    259c:	14009f15 	stw	r16,636(r2)
    25a0:	003dac06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0092)
    25a4:	00c02484 	movi	r3,146
    25a8:	88c02f1e 	bne	r17,r3,2668 <set_addrs_to_default+0xe3c>
    {
        regs->reg_0x0092_en_ldo_dig = (value >> 15) & 0x1;
    25ac:	8007d3fa 	srai	r3,r16,15
    25b0:	10c0a015 	stw	r3,640(r2)
        regs->reg_0x0092_en_ldo_diggn = (value >> 14) & 0x1;
    25b4:	8007d3ba 	srai	r3,r16,14
    25b8:	18c0004c 	andi	r3,r3,1
    25bc:	10c0a115 	stw	r3,644(r2)
        regs->reg_0x0092_en_ldo_digsxr = (value >> 13) & 0x1;
    25c0:	8007d37a 	srai	r3,r16,13
    25c4:	18c0004c 	andi	r3,r3,1
    25c8:	10c0a215 	stw	r3,648(r2)
        regs->reg_0x0092_en_ldo_digsxt = (value >> 12) & 0x1;
    25cc:	8007d33a 	srai	r3,r16,12
    25d0:	18c0004c 	andi	r3,r3,1
    25d4:	10c0a315 	stw	r3,652(r2)
        regs->reg_0x0092_en_ldo_divgn = (value >> 11) & 0x1;
    25d8:	8007d2fa 	srai	r3,r16,11
    25dc:	18c0004c 	andi	r3,r3,1
    25e0:	10c0a415 	stw	r3,656(r2)
        regs->reg_0x0092_en_ldo_divsxr = (value >> 10) & 0x1;
    25e4:	8007d2ba 	srai	r3,r16,10
    25e8:	18c0004c 	andi	r3,r3,1
    25ec:	10c0a515 	stw	r3,660(r2)
        regs->reg_0x0092_en_ldo_divsxt = (value >> 9) & 0x1;
    25f0:	8007d27a 	srai	r3,r16,9
    25f4:	18c0004c 	andi	r3,r3,1
    25f8:	10c0a615 	stw	r3,664(r2)
        regs->reg_0x0092_en_ldo_lna12 = (value >> 8) & 0x1;
    25fc:	8007d23a 	srai	r3,r16,8
    2600:	18c0004c 	andi	r3,r3,1
    2604:	10c0a715 	stw	r3,668(r2)
        regs->reg_0x0092_en_ldo_lna14 = (value >> 7) & 0x1;
    2608:	8007d1fa 	srai	r3,r16,7
    260c:	18c0004c 	andi	r3,r3,1
    2610:	10c0a815 	stw	r3,672(r2)
        regs->reg_0x0092_en_ldo_mxrfe = (value >> 6) & 0x1;
    2614:	8007d1ba 	srai	r3,r16,6
    2618:	18c0004c 	andi	r3,r3,1
    261c:	10c0a915 	stw	r3,676(r2)
        regs->reg_0x0092_en_ldo_rbb = (value >> 5) & 0x1;
    2620:	8007d17a 	srai	r3,r16,5
    2624:	18c0004c 	andi	r3,r3,1
    2628:	10c0aa15 	stw	r3,680(r2)
        regs->reg_0x0092_en_ldo_rxbuf = (value >> 4) & 0x1;
    262c:	8007d13a 	srai	r3,r16,4
    2630:	18c0004c 	andi	r3,r3,1
    2634:	10c0ab15 	stw	r3,684(r2)
        regs->reg_0x0092_en_ldo_tbb = (value >> 3) & 0x1;
    2638:	8007d0fa 	srai	r3,r16,3
    263c:	18c0004c 	andi	r3,r3,1
    2640:	10c0ac15 	stw	r3,688(r2)
        regs->reg_0x0092_en_ldo_tia12 = (value >> 2) & 0x1;
    2644:	8007d0ba 	srai	r3,r16,2
    2648:	18c0004c 	andi	r3,r3,1
    264c:	10c0ad15 	stw	r3,692(r2)
        regs->reg_0x0092_en_ldo_tia14 = (value >> 1) & 0x1;
    2650:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0092_en_g_ldo = (value >> 0) & 0x1;
    2654:	8400004c 	andi	r16,r16,1
    2658:	1400af15 	stw	r16,700(r2)
        regs->reg_0x0092_en_ldo_mxrfe = (value >> 6) & 0x1;
        regs->reg_0x0092_en_ldo_rbb = (value >> 5) & 0x1;
        regs->reg_0x0092_en_ldo_rxbuf = (value >> 4) & 0x1;
        regs->reg_0x0092_en_ldo_tbb = (value >> 3) & 0x1;
        regs->reg_0x0092_en_ldo_tia12 = (value >> 2) & 0x1;
        regs->reg_0x0092_en_ldo_tia14 = (value >> 1) & 0x1;
    265c:	18c0004c 	andi	r3,r3,1
    2660:	10c0ae15 	stw	r3,696(r2)
    2664:	003d7b06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0092_en_g_ldo = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0093)
    2668:	00c024c4 	movi	r3,147
    266c:	88c02f1e 	bne	r17,r3,272c <set_addrs_to_default+0xf00>
    {
        regs->reg_0x0093_en_loadimp_ldo_tlob = (value >> 15) & 0x1;
    2670:	8007d3fa 	srai	r3,r16,15
    2674:	10c0b015 	stw	r3,704(r2)
        regs->reg_0x0093_en_loadimp_ldo_tpad = (value >> 14) & 0x1;
    2678:	8007d3ba 	srai	r3,r16,14
    267c:	18c0004c 	andi	r3,r3,1
    2680:	10c0b115 	stw	r3,708(r2)
        regs->reg_0x0093_en_loadimp_ldo_txbuf = (value >> 13) & 0x1;
    2684:	8007d37a 	srai	r3,r16,13
    2688:	18c0004c 	andi	r3,r3,1
    268c:	10c0b215 	stw	r3,712(r2)
        regs->reg_0x0093_en_loadimp_ldo_vcogn = (value >> 12) & 0x1;
    2690:	8007d33a 	srai	r3,r16,12
    2694:	18c0004c 	andi	r3,r3,1
    2698:	10c0b315 	stw	r3,716(r2)
        regs->reg_0x0093_en_loadimp_ldo_vcosxr = (value >> 11) & 0x1;
    269c:	8007d2fa 	srai	r3,r16,11
    26a0:	18c0004c 	andi	r3,r3,1
    26a4:	10c0b415 	stw	r3,720(r2)
        regs->reg_0x0093_en_loadimp_ldo_vcosxt = (value >> 10) & 0x1;
    26a8:	8007d2ba 	srai	r3,r16,10
    26ac:	18c0004c 	andi	r3,r3,1
    26b0:	10c0b515 	stw	r3,724(r2)
        regs->reg_0x0093_en_ldo_afe = (value >> 9) & 0x1;
    26b4:	8007d27a 	srai	r3,r16,9
    26b8:	18c0004c 	andi	r3,r3,1
    26bc:	10c0b615 	stw	r3,728(r2)
        regs->reg_0x0093_en_ldo_cpgn = (value >> 8) & 0x1;
    26c0:	8007d23a 	srai	r3,r16,8
    26c4:	18c0004c 	andi	r3,r3,1
    26c8:	10c0b715 	stw	r3,732(r2)
        regs->reg_0x0093_en_ldo_cpsxr = (value >> 7) & 0x1;
    26cc:	8007d1fa 	srai	r3,r16,7
    26d0:	18c0004c 	andi	r3,r3,1
    26d4:	10c0b815 	stw	r3,736(r2)
        regs->reg_0x0093_en_ldo_tlob = (value >> 6) & 0x1;
    26d8:	8007d1ba 	srai	r3,r16,6
    26dc:	18c0004c 	andi	r3,r3,1
    26e0:	10c0b915 	stw	r3,740(r2)
        regs->reg_0x0093_en_ldo_tpad = (value >> 5) & 0x1;
    26e4:	8007d17a 	srai	r3,r16,5
    26e8:	18c0004c 	andi	r3,r3,1
    26ec:	10c0ba15 	stw	r3,744(r2)
        regs->reg_0x0093_en_ldo_txbuf = (value >> 4) & 0x1;
    26f0:	8007d13a 	srai	r3,r16,4
    26f4:	18c0004c 	andi	r3,r3,1
    26f8:	10c0bb15 	stw	r3,748(r2)
        regs->reg_0x0093_en_ldo_vcogn = (value >> 3) & 0x1;
    26fc:	8007d0fa 	srai	r3,r16,3
    2700:	18c0004c 	andi	r3,r3,1
    2704:	10c0bc15 	stw	r3,752(r2)
        regs->reg_0x0093_en_ldo_vcosxr = (value >> 2) & 0x1;
    2708:	8007d0ba 	srai	r3,r16,2
    270c:	18c0004c 	andi	r3,r3,1
    2710:	10c0bd15 	stw	r3,756(r2)
        regs->reg_0x0093_en_ldo_vcosxt = (value >> 1) & 0x1;
    2714:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0093_en_ldo_cpsxt = (value >> 0) & 0x1;
    2718:	8400004c 	andi	r16,r16,1
    271c:	1400bf15 	stw	r16,764(r2)
        regs->reg_0x0093_en_ldo_tlob = (value >> 6) & 0x1;
        regs->reg_0x0093_en_ldo_tpad = (value >> 5) & 0x1;
        regs->reg_0x0093_en_ldo_txbuf = (value >> 4) & 0x1;
        regs->reg_0x0093_en_ldo_vcogn = (value >> 3) & 0x1;
        regs->reg_0x0093_en_ldo_vcosxr = (value >> 2) & 0x1;
        regs->reg_0x0093_en_ldo_vcosxt = (value >> 1) & 0x1;
    2720:	18c0004c 	andi	r3,r3,1
    2724:	10c0be15 	stw	r3,760(r2)
    2728:	003d4a06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0093_en_ldo_cpsxt = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0094)
    272c:	00c02504 	movi	r3,148
    2730:	88c02f1e 	bne	r17,r3,27f0 <set_addrs_to_default+0xfc4>
    {
        regs->reg_0x0094_en_loadimp_ldo_cpsxt = (value >> 15) & 0x1;
    2734:	8007d3fa 	srai	r3,r16,15
    2738:	10c0c015 	stw	r3,768(r2)
        regs->reg_0x0094_en_loadimp_ldo_dig = (value >> 14) & 0x1;
    273c:	8007d3ba 	srai	r3,r16,14
    2740:	18c0004c 	andi	r3,r3,1
    2744:	10c0c115 	stw	r3,772(r2)
        regs->reg_0x0094_en_loadimp_ldo_diggn = (value >> 13) & 0x1;
    2748:	8007d37a 	srai	r3,r16,13
    274c:	18c0004c 	andi	r3,r3,1
    2750:	10c0c215 	stw	r3,776(r2)
        regs->reg_0x0094_en_loadimp_ldo_digsxr = (value >> 12) & 0x1;
    2754:	8007d33a 	srai	r3,r16,12
    2758:	18c0004c 	andi	r3,r3,1
    275c:	10c0c315 	stw	r3,780(r2)
        regs->reg_0x0094_en_loadimp_ldo_digsxt = (value >> 11) & 0x1;
    2760:	8007d2fa 	srai	r3,r16,11
    2764:	18c0004c 	andi	r3,r3,1
    2768:	10c0c415 	stw	r3,784(r2)
        regs->reg_0x0094_en_loadimp_ldo_divgn = (value >> 10) & 0x1;
    276c:	8007d2ba 	srai	r3,r16,10
    2770:	18c0004c 	andi	r3,r3,1
    2774:	10c0c515 	stw	r3,788(r2)
        regs->reg_0x0094_en_loadimp_ldo_divsxr = (value >> 9) & 0x1;
    2778:	8007d27a 	srai	r3,r16,9
    277c:	18c0004c 	andi	r3,r3,1
    2780:	10c0c615 	stw	r3,792(r2)
        regs->reg_0x0094_en_loadimp_ldo_divsxt = (value >> 8) & 0x1;
    2784:	8007d23a 	srai	r3,r16,8
    2788:	18c0004c 	andi	r3,r3,1
    278c:	10c0c715 	stw	r3,796(r2)
        regs->reg_0x0094_en_loadimp_ldo_lna12 = (value >> 7) & 0x1;
    2790:	8007d1fa 	srai	r3,r16,7
    2794:	18c0004c 	andi	r3,r3,1
    2798:	10c0c815 	stw	r3,800(r2)
        regs->reg_0x0094_en_loadimp_ldo_lna14 = (value >> 6) & 0x1;
    279c:	8007d1ba 	srai	r3,r16,6
    27a0:	18c0004c 	andi	r3,r3,1
    27a4:	10c0c915 	stw	r3,804(r2)
        regs->reg_0x0094_en_loadimp_ldo_mxrfe = (value >> 5) & 0x1;
    27a8:	8007d17a 	srai	r3,r16,5
    27ac:	18c0004c 	andi	r3,r3,1
    27b0:	10c0ca15 	stw	r3,808(r2)
        regs->reg_0x0094_en_loadimp_ldo_rbb = (value >> 4) & 0x1;
    27b4:	8007d13a 	srai	r3,r16,4
    27b8:	18c0004c 	andi	r3,r3,1
    27bc:	10c0cb15 	stw	r3,812(r2)
        regs->reg_0x0094_en_loadimp_ldo_rxbuf = (value >> 3) & 0x1;
    27c0:	8007d0fa 	srai	r3,r16,3
    27c4:	18c0004c 	andi	r3,r3,1
    27c8:	10c0cc15 	stw	r3,816(r2)
        regs->reg_0x0094_en_loadimp_ldo_tbb = (value >> 2) & 0x1;
    27cc:	8007d0ba 	srai	r3,r16,2
    27d0:	18c0004c 	andi	r3,r3,1
    27d4:	10c0cd15 	stw	r3,820(r2)
        regs->reg_0x0094_en_loadimp_ldo_tia12 = (value >> 1) & 0x1;
    27d8:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0094_en_loadimp_ldo_tia14 = (value >> 0) & 0x1;
    27dc:	8400004c 	andi	r16,r16,1
    27e0:	1400cf15 	stw	r16,828(r2)
        regs->reg_0x0094_en_loadimp_ldo_lna14 = (value >> 6) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_mxrfe = (value >> 5) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_rbb = (value >> 4) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_rxbuf = (value >> 3) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_tbb = (value >> 2) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_tia12 = (value >> 1) & 0x1;
    27e4:	18c0004c 	andi	r3,r3,1
    27e8:	10c0ce15 	stw	r3,824(r2)
    27ec:	003d1906 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0094_en_loadimp_ldo_tia14 = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0095)
    27f0:	00c02544 	movi	r3,149
    27f4:	88c0231e 	bne	r17,r3,2884 <set_addrs_to_default+0x1058>
    {
        regs->reg_0x0095_byp_ldo_tbb = (value >> 15) & 0x1;
    27f8:	8007d3fa 	srai	r3,r16,15
    27fc:	10c0d015 	stw	r3,832(r2)
        regs->reg_0x0095_byp_ldo_tia12 = (value >> 14) & 0x1;
    2800:	8007d3ba 	srai	r3,r16,14
    2804:	18c0004c 	andi	r3,r3,1
    2808:	10c0d115 	stw	r3,836(r2)
        regs->reg_0x0095_byp_ldo_tia14 = (value >> 13) & 0x1;
    280c:	8007d37a 	srai	r3,r16,13
    2810:	18c0004c 	andi	r3,r3,1
    2814:	10c0d215 	stw	r3,840(r2)
        regs->reg_0x0095_byp_ldo_tlob = (value >> 12) & 0x1;
    2818:	8007d33a 	srai	r3,r16,12
    281c:	18c0004c 	andi	r3,r3,1
    2820:	10c0d315 	stw	r3,844(r2)
        regs->reg_0x0095_byp_ldo_tpad = (value >> 11) & 0x1;
    2824:	8007d2fa 	srai	r3,r16,11
    2828:	18c0004c 	andi	r3,r3,1
    282c:	10c0d415 	stw	r3,848(r2)
        regs->reg_0x0095_byp_ldo_txbuf = (value >> 10) & 0x1;
    2830:	8007d2ba 	srai	r3,r16,10
    2834:	18c0004c 	andi	r3,r3,1
    2838:	10c0d515 	stw	r3,852(r2)
        regs->reg_0x0095_byp_ldo_vcogn = (value >> 9) & 0x1;
    283c:	8007d27a 	srai	r3,r16,9
    2840:	18c0004c 	andi	r3,r3,1
    2844:	10c0d615 	stw	r3,856(r2)
        regs->reg_0x0095_byp_ldo_vcosxr = (value >> 8) & 0x1;
    2848:	8007d23a 	srai	r3,r16,8
    284c:	18c0004c 	andi	r3,r3,1
    2850:	10c0d715 	stw	r3,860(r2)
        regs->reg_0x0095_byp_ldo_vcosxt = (value >> 7) & 0x1;
    2854:	8007d1fa 	srai	r3,r16,7
    2858:	18c0004c 	andi	r3,r3,1
    285c:	10c0d815 	stw	r3,864(r2)
        regs->reg_0x0095_en_loadimp_ldo_afe = (value >> 2) & 0x1;
    2860:	8007d0ba 	srai	r3,r16,2
    2864:	18c0004c 	andi	r3,r3,1
    2868:	10c0d915 	stw	r3,868(r2)
        regs->reg_0x0095_en_loadimp_ldo_cpgn = (value >> 1) & 0x1;
    286c:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0095_en_loadimp_ldo_cpsxr = (value >> 0) & 0x1;
    2870:	8400004c 	andi	r16,r16,1
    2874:	1400db15 	stw	r16,876(r2)
        regs->reg_0x0095_byp_ldo_txbuf = (value >> 10) & 0x1;
        regs->reg_0x0095_byp_ldo_vcogn = (value >> 9) & 0x1;
        regs->reg_0x0095_byp_ldo_vcosxr = (value >> 8) & 0x1;
        regs->reg_0x0095_byp_ldo_vcosxt = (value >> 7) & 0x1;
        regs->reg_0x0095_en_loadimp_ldo_afe = (value >> 2) & 0x1;
        regs->reg_0x0095_en_loadimp_ldo_cpgn = (value >> 1) & 0x1;
    2878:	18c0004c 	andi	r3,r3,1
    287c:	10c0da15 	stw	r3,872(r2)
    2880:	003cf406 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0095_en_loadimp_ldo_cpsxr = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0096)
    2884:	00c02584 	movi	r3,150
    2888:	88c02f1e 	bne	r17,r3,2948 <set_addrs_to_default+0x111c>
    {
        regs->reg_0x0096_byp_ldo_afe = (value >> 15) & 0x1;
    288c:	8007d3fa 	srai	r3,r16,15
    2890:	10c0dc15 	stw	r3,880(r2)
        regs->reg_0x0096_byp_ldo_cpgn = (value >> 14) & 0x1;
    2894:	8007d3ba 	srai	r3,r16,14
    2898:	18c0004c 	andi	r3,r3,1
    289c:	10c0dd15 	stw	r3,884(r2)
        regs->reg_0x0096_byp_ldo_cpsxr = (value >> 13) & 0x1;
    28a0:	8007d37a 	srai	r3,r16,13
    28a4:	18c0004c 	andi	r3,r3,1
    28a8:	10c0de15 	stw	r3,888(r2)
        regs->reg_0x0096_byp_ldo_cpsxt = (value >> 12) & 0x1;
    28ac:	8007d33a 	srai	r3,r16,12
    28b0:	18c0004c 	andi	r3,r3,1
    28b4:	10c0df15 	stw	r3,892(r2)
        regs->reg_0x0096_byp_ldo_dig = (value >> 11) & 0x1;
    28b8:	8007d2fa 	srai	r3,r16,11
    28bc:	18c0004c 	andi	r3,r3,1
    28c0:	10c0e015 	stw	r3,896(r2)
        regs->reg_0x0096_byp_ldo_diggn = (value >> 10) & 0x1;
    28c4:	8007d2ba 	srai	r3,r16,10
    28c8:	18c0004c 	andi	r3,r3,1
    28cc:	10c0e115 	stw	r3,900(r2)
        regs->reg_0x0096_byp_ldo_digsxr = (value >> 9) & 0x1;
    28d0:	8007d27a 	srai	r3,r16,9
    28d4:	18c0004c 	andi	r3,r3,1
    28d8:	10c0e215 	stw	r3,904(r2)
        regs->reg_0x0096_byp_ldo_digsxt = (value >> 8) & 0x1;
    28dc:	8007d23a 	srai	r3,r16,8
    28e0:	18c0004c 	andi	r3,r3,1
    28e4:	10c0e315 	stw	r3,908(r2)
        regs->reg_0x0096_byp_ldo_divgn = (value >> 7) & 0x1;
    28e8:	8007d1fa 	srai	r3,r16,7
    28ec:	18c0004c 	andi	r3,r3,1
    28f0:	10c0e415 	stw	r3,912(r2)
        regs->reg_0x0096_byp_ldo_divsxr = (value >> 6) & 0x1;
    28f4:	8007d1ba 	srai	r3,r16,6
    28f8:	18c0004c 	andi	r3,r3,1
    28fc:	10c0e515 	stw	r3,916(r2)
        regs->reg_0x0096_byp_ldo_divsxt = (value >> 5) & 0x1;
    2900:	8007d17a 	srai	r3,r16,5
    2904:	18c0004c 	andi	r3,r3,1
    2908:	10c0e615 	stw	r3,920(r2)
        regs->reg_0x0096_byp_ldo_lna12 = (value >> 4) & 0x1;
    290c:	8007d13a 	srai	r3,r16,4
    2910:	18c0004c 	andi	r3,r3,1
    2914:	10c0e715 	stw	r3,924(r2)
        regs->reg_0x0096_byp_ldo_lna14 = (value >> 3) & 0x1;
    2918:	8007d0fa 	srai	r3,r16,3
    291c:	18c0004c 	andi	r3,r3,1
    2920:	10c0e815 	stw	r3,928(r2)
        regs->reg_0x0096_byp_ldo_mxrfe = (value >> 2) & 0x1;
    2924:	8007d0ba 	srai	r3,r16,2
    2928:	18c0004c 	andi	r3,r3,1
    292c:	10c0e915 	stw	r3,932(r2)
        regs->reg_0x0096_byp_ldo_rbb = (value >> 1) & 0x1;
    2930:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0096_byp_ldo_rxbuf = (value >> 0) & 0x1;
    2934:	8400004c 	andi	r16,r16,1
    2938:	1400eb15 	stw	r16,940(r2)
        regs->reg_0x0096_byp_ldo_divsxr = (value >> 6) & 0x1;
        regs->reg_0x0096_byp_ldo_divsxt = (value >> 5) & 0x1;
        regs->reg_0x0096_byp_ldo_lna12 = (value >> 4) & 0x1;
        regs->reg_0x0096_byp_ldo_lna14 = (value >> 3) & 0x1;
        regs->reg_0x0096_byp_ldo_mxrfe = (value >> 2) & 0x1;
        regs->reg_0x0096_byp_ldo_rbb = (value >> 1) & 0x1;
    293c:	18c0004c 	andi	r3,r3,1
    2940:	10c0ea15 	stw	r3,936(r2)
    2944:	003cc306 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0096_byp_ldo_rxbuf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0097)
    2948:	00c025c4 	movi	r3,151
    294c:	88c02f1e 	bne	r17,r3,2a0c <set_addrs_to_default+0x11e0>
    {
        regs->reg_0x0097_spdup_ldo_divsxr = (value >> 15) & 0x1;
    2950:	8007d3fa 	srai	r3,r16,15
    2954:	10c0ec15 	stw	r3,944(r2)
        regs->reg_0x0097_spdup_ldo_divsxt = (value >> 14) & 0x1;
    2958:	8007d3ba 	srai	r3,r16,14
    295c:	18c0004c 	andi	r3,r3,1
    2960:	10c0ed15 	stw	r3,948(r2)
        regs->reg_0x0097_spdup_ldo_lna12 = (value >> 13) & 0x1;
    2964:	8007d37a 	srai	r3,r16,13
    2968:	18c0004c 	andi	r3,r3,1
    296c:	10c0ee15 	stw	r3,952(r2)
        regs->reg_0x0097_spdup_ldo_lna14 = (value >> 12) & 0x1;
    2970:	8007d33a 	srai	r3,r16,12
    2974:	18c0004c 	andi	r3,r3,1
    2978:	10c0ef15 	stw	r3,956(r2)
        regs->reg_0x0097_spdup_ldo_mxrfe = (value >> 11) & 0x1;
    297c:	8007d2fa 	srai	r3,r16,11
    2980:	18c0004c 	andi	r3,r3,1
    2984:	10c0f015 	stw	r3,960(r2)
        regs->reg_0x0097_spdup_ldo_rbb = (value >> 10) & 0x1;
    2988:	8007d2ba 	srai	r3,r16,10
    298c:	18c0004c 	andi	r3,r3,1
    2990:	10c0f115 	stw	r3,964(r2)
        regs->reg_0x0097_spdup_ldo_rxbuf = (value >> 9) & 0x1;
    2994:	8007d27a 	srai	r3,r16,9
    2998:	18c0004c 	andi	r3,r3,1
    299c:	10c0f215 	stw	r3,968(r2)
        regs->reg_0x0097_spdup_ldo_tbb = (value >> 8) & 0x1;
    29a0:	8007d23a 	srai	r3,r16,8
    29a4:	18c0004c 	andi	r3,r3,1
    29a8:	10c0f315 	stw	r3,972(r2)
        regs->reg_0x0097_spdup_ldo_tia12 = (value >> 7) & 0x1;
    29ac:	8007d1fa 	srai	r3,r16,7
    29b0:	18c0004c 	andi	r3,r3,1
    29b4:	10c0f415 	stw	r3,976(r2)
        regs->reg_0x0097_spdup_ldo_tia14 = (value >> 6) & 0x1;
    29b8:	8007d1ba 	srai	r3,r16,6
    29bc:	18c0004c 	andi	r3,r3,1
    29c0:	10c0f515 	stw	r3,980(r2)
        regs->reg_0x0097_spdup_ldo_tlob = (value >> 5) & 0x1;
    29c4:	8007d17a 	srai	r3,r16,5
    29c8:	18c0004c 	andi	r3,r3,1
    29cc:	10c0f615 	stw	r3,984(r2)
        regs->reg_0x0097_spdup_ldo_tpad = (value >> 4) & 0x1;
    29d0:	8007d13a 	srai	r3,r16,4
    29d4:	18c0004c 	andi	r3,r3,1
    29d8:	10c0f715 	stw	r3,988(r2)
        regs->reg_0x0097_spdup_ldo_txbuf = (value >> 3) & 0x1;
    29dc:	8007d0fa 	srai	r3,r16,3
    29e0:	18c0004c 	andi	r3,r3,1
    29e4:	10c0f815 	stw	r3,992(r2)
        regs->reg_0x0097_spdup_ldo_vcogn = (value >> 2) & 0x1;
    29e8:	8007d0ba 	srai	r3,r16,2
    29ec:	18c0004c 	andi	r3,r3,1
    29f0:	10c0f915 	stw	r3,996(r2)
        regs->reg_0x0097_spdup_ldo_vcosxr = (value >> 1) & 0x1;
    29f4:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0097_spdup_ldo_vcosxt = (value >> 0) & 0x1;
    29f8:	8400004c 	andi	r16,r16,1
    29fc:	1400fb15 	stw	r16,1004(r2)
        regs->reg_0x0097_spdup_ldo_tia14 = (value >> 6) & 0x1;
        regs->reg_0x0097_spdup_ldo_tlob = (value >> 5) & 0x1;
        regs->reg_0x0097_spdup_ldo_tpad = (value >> 4) & 0x1;
        regs->reg_0x0097_spdup_ldo_txbuf = (value >> 3) & 0x1;
        regs->reg_0x0097_spdup_ldo_vcogn = (value >> 2) & 0x1;
        regs->reg_0x0097_spdup_ldo_vcosxr = (value >> 1) & 0x1;
    2a00:	18c0004c 	andi	r3,r3,1
    2a04:	10c0fa15 	stw	r3,1000(r2)
    2a08:	003c9206 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0097_spdup_ldo_vcosxt = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0098)
    2a0c:	00c02604 	movi	r3,152
    2a10:	88c01b1e 	bne	r17,r3,2a80 <set_addrs_to_default+0x1254>
    {
        regs->reg_0x0098_spdup_ldo_afe = (value >> 8) & 0x1;
    2a14:	8007d23a 	srai	r3,r16,8
    2a18:	18c0004c 	andi	r3,r3,1
    2a1c:	10c0fc15 	stw	r3,1008(r2)
        regs->reg_0x0098_spdup_ldo_cpgn = (value >> 7) & 0x1;
    2a20:	8007d1fa 	srai	r3,r16,7
    2a24:	18c0004c 	andi	r3,r3,1
    2a28:	10c0fd15 	stw	r3,1012(r2)
        regs->reg_0x0098_spdup_ldo_cpsxr = (value >> 6) & 0x1;
    2a2c:	8007d1ba 	srai	r3,r16,6
    2a30:	18c0004c 	andi	r3,r3,1
    2a34:	10c0fe15 	stw	r3,1016(r2)
        regs->reg_0x0098_spdup_ldo_cpsxt = (value >> 5) & 0x1;
    2a38:	8007d17a 	srai	r3,r16,5
    2a3c:	18c0004c 	andi	r3,r3,1
    2a40:	10c0ff15 	stw	r3,1020(r2)
        regs->reg_0x0098_spdup_ldo_dig = (value >> 4) & 0x1;
    2a44:	8007d13a 	srai	r3,r16,4
    2a48:	18c0004c 	andi	r3,r3,1
    2a4c:	10c10015 	stw	r3,1024(r2)
        regs->reg_0x0098_spdup_ldo_diggn = (value >> 3) & 0x1;
    2a50:	8007d0fa 	srai	r3,r16,3
    2a54:	18c0004c 	andi	r3,r3,1
    2a58:	10c10115 	stw	r3,1028(r2)
        regs->reg_0x0098_spdup_ldo_digsxr = (value >> 2) & 0x1;
    2a5c:	8007d0ba 	srai	r3,r16,2
    2a60:	18c0004c 	andi	r3,r3,1
    2a64:	10c10215 	stw	r3,1032(r2)
        regs->reg_0x0098_spdup_ldo_digsxt = (value >> 1) & 0x1;
    2a68:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
    2a6c:	8400004c 	andi	r16,r16,1
    2a70:	14010415 	stw	r16,1040(r2)
        regs->reg_0x0098_spdup_ldo_cpsxr = (value >> 6) & 0x1;
        regs->reg_0x0098_spdup_ldo_cpsxt = (value >> 5) & 0x1;
        regs->reg_0x0098_spdup_ldo_dig = (value >> 4) & 0x1;
        regs->reg_0x0098_spdup_ldo_diggn = (value >> 3) & 0x1;
        regs->reg_0x0098_spdup_ldo_digsxr = (value >> 2) & 0x1;
        regs->reg_0x0098_spdup_ldo_digsxt = (value >> 1) & 0x1;
    2a74:	18c0004c 	andi	r3,r3,1
    2a78:	10c10315 	stw	r3,1036(r2)
    2a7c:	003c7506 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0099)
    2a80:	00c02644 	movi	r3,153
    2a84:	88c0051e 	bne	r17,r3,2a9c <set_addrs_to_default+0x1270>
    {
        regs->reg_0x0099_rdiv_vcosxr = (value >> 8) & 0xff;
    2a88:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
    2a8c:	84003fcc 	andi	r16,r16,255
    2a90:	14010615 	stw	r16,1048(r2)
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0099)
    {
        regs->reg_0x0099_rdiv_vcosxr = (value >> 8) & 0xff;
    2a94:	10c10515 	stw	r3,1044(r2)
    2a98:	003c6e06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009A)
    2a9c:	00c02684 	movi	r3,154
    2aa0:	88c0051e 	bne	r17,r3,2ab8 <set_addrs_to_default+0x128c>
    {
        regs->reg_0x009a_rdiv_txbuf = (value >> 8) & 0xff;
    2aa4:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
    2aa8:	84003fcc 	andi	r16,r16,255
    2aac:	14010815 	stw	r16,1056(r2)
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009A)
    {
        regs->reg_0x009a_rdiv_txbuf = (value >> 8) & 0xff;
    2ab0:	10c10715 	stw	r3,1052(r2)
    2ab4:	003c6706 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009B)
    2ab8:	00c026c4 	movi	r3,155
    2abc:	88c0051e 	bne	r17,r3,2ad4 <set_addrs_to_default+0x12a8>
    {
        regs->reg_0x009b_rdiv_tlob = (value >> 8) & 0xff;
    2ac0:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
    2ac4:	84003fcc 	andi	r16,r16,255
    2ac8:	14010a15 	stw	r16,1064(r2)
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009B)
    {
        regs->reg_0x009b_rdiv_tlob = (value >> 8) & 0xff;
    2acc:	10c10915 	stw	r3,1060(r2)
    2ad0:	003c6006 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009C)
    2ad4:	00c02704 	movi	r3,156
    2ad8:	88c0051e 	bne	r17,r3,2af0 <set_addrs_to_default+0x12c4>
    {
        regs->reg_0x009c_rdiv_tia12 = (value >> 8) & 0xff;
    2adc:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
    2ae0:	84003fcc 	andi	r16,r16,255
    2ae4:	14010c15 	stw	r16,1072(r2)
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009C)
    {
        regs->reg_0x009c_rdiv_tia12 = (value >> 8) & 0xff;
    2ae8:	10c10b15 	stw	r3,1068(r2)
    2aec:	003c5906 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009D)
    2af0:	00c02744 	movi	r3,157
    2af4:	88c0051e 	bne	r17,r3,2b0c <set_addrs_to_default+0x12e0>
    {
        regs->reg_0x009d_rdiv_rxbuf = (value >> 8) & 0xff;
    2af8:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
    2afc:	84003fcc 	andi	r16,r16,255
    2b00:	14010e15 	stw	r16,1080(r2)
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009D)
    {
        regs->reg_0x009d_rdiv_rxbuf = (value >> 8) & 0xff;
    2b04:	10c10d15 	stw	r3,1076(r2)
    2b08:	003c5206 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009E)
    2b0c:	00c02784 	movi	r3,158
    2b10:	88c0051e 	bne	r17,r3,2b28 <set_addrs_to_default+0x12fc>
    {
        regs->reg_0x009e_rdiv_mxrfe = (value >> 8) & 0xff;
    2b14:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
    2b18:	84003fcc 	andi	r16,r16,255
    2b1c:	14011015 	stw	r16,1088(r2)
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009E)
    {
        regs->reg_0x009e_rdiv_mxrfe = (value >> 8) & 0xff;
    2b20:	10c10f15 	stw	r3,1084(r2)
    2b24:	003c4b06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009F)
    2b28:	00c027c4 	movi	r3,159
    2b2c:	88c0051e 	bne	r17,r3,2b44 <set_addrs_to_default+0x1318>
    {
        regs->reg_0x009f_rdiv_lna12 = (value >> 8) & 0xff;
    2b30:	8007d23a 	srai	r3,r16,8
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
    2b34:	84003fcc 	andi	r16,r16,255
    2b38:	14011215 	stw	r16,1096(r2)
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009F)
    {
        regs->reg_0x009f_rdiv_lna12 = (value >> 8) & 0xff;
    2b3c:	10c11115 	stw	r3,1092(r2)
    2b40:	003c4406 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A0)
    2b44:	00c02804 	movi	r3,160
    2b48:	88c0051e 	bne	r17,r3,2b60 <set_addrs_to_default+0x1334>
    {
        regs->reg_0x00a0_rdiv_divsxr = (value >> 8) & 0xff;
    2b4c:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
    2b50:	84003fcc 	andi	r16,r16,255
    2b54:	14011415 	stw	r16,1104(r2)
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A0)
    {
        regs->reg_0x00a0_rdiv_divsxr = (value >> 8) & 0xff;
    2b58:	10c11315 	stw	r3,1100(r2)
    2b5c:	003c3d06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A1)
    2b60:	00c02844 	movi	r3,161
    2b64:	88c0051e 	bne	r17,r3,2b7c <set_addrs_to_default+0x1350>
    {
        regs->reg_0x00a1_rdiv_digsxt = (value >> 8) & 0xff;
    2b68:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
    2b6c:	84003fcc 	andi	r16,r16,255
    2b70:	14011615 	stw	r16,1112(r2)
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A1)
    {
        regs->reg_0x00a1_rdiv_digsxt = (value >> 8) & 0xff;
    2b74:	10c11515 	stw	r3,1108(r2)
    2b78:	003c3606 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A2)
    2b7c:	00c02884 	movi	r3,162
    2b80:	88c0051e 	bne	r17,r3,2b98 <set_addrs_to_default+0x136c>
    {
        regs->reg_0x00a2_rdiv_diggn = (value >> 8) & 0xff;
    2b84:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
    2b88:	84003fcc 	andi	r16,r16,255
    2b8c:	14011815 	stw	r16,1120(r2)
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A2)
    {
        regs->reg_0x00a2_rdiv_diggn = (value >> 8) & 0xff;
    2b90:	10c11715 	stw	r3,1116(r2)
    2b94:	003c2f06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A3)
    2b98:	00c028c4 	movi	r3,163
    2b9c:	88c0051e 	bne	r17,r3,2bb4 <set_addrs_to_default+0x1388>
    {
        regs->reg_0x00a3_rdiv_cpsxt = (value >> 8) & 0xff;
    2ba0:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
    2ba4:	84003fcc 	andi	r16,r16,255
    2ba8:	14011a15 	stw	r16,1128(r2)
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A3)
    {
        regs->reg_0x00a3_rdiv_cpsxt = (value >> 8) & 0xff;
    2bac:	10c11915 	stw	r3,1124(r2)
    2bb0:	003c2806 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A4)
    2bb4:	00c02904 	movi	r3,164
    2bb8:	88c0051e 	bne	r17,r3,2bd0 <set_addrs_to_default+0x13a4>
    {
        regs->reg_0x00a4_rdiv_cpgn = (value >> 8) & 0xff;
    2bbc:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
    2bc0:	84003fcc 	andi	r16,r16,255
    2bc4:	14011c15 	stw	r16,1136(r2)
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A4)
    {
        regs->reg_0x00a4_rdiv_cpgn = (value >> 8) & 0xff;
    2bc8:	10c11b15 	stw	r3,1132(r2)
    2bcc:	003c2106 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A5)
    2bd0:	00c02944 	movi	r3,165
    2bd4:	88c0051e 	bne	r17,r3,2bec <set_addrs_to_default+0x13c0>
    {
        regs->reg_0x00a5_rdiv_spibuf = (value >> 8) & 0xff;
    2bd8:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a5_rdiv_afe = (value >> 0) & 0xff;
    2bdc:	84003fcc 	andi	r16,r16,255
    2be0:	14011e15 	stw	r16,1144(r2)
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A5)
    {
        regs->reg_0x00a5_rdiv_spibuf = (value >> 8) & 0xff;
    2be4:	10c11d15 	stw	r3,1140(r2)
    2be8:	003c1a06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x00a5_rdiv_afe = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A6)
    2bec:	00c02984 	movi	r3,166
    2bf0:	88c0271e 	bne	r17,r3,2c90 <set_addrs_to_default+0x1464>
    {
        regs->reg_0x00a6_spdup_ldo_spibuf = (value >> 12) & 0x1;
    2bf4:	8007d33a 	srai	r3,r16,12
    2bf8:	18c0004c 	andi	r3,r3,1
    2bfc:	10c11f15 	stw	r3,1148(r2)
        regs->reg_0x00a6_spdup_ldo_digip2 = (value >> 11) & 0x1;
    2c00:	8007d2fa 	srai	r3,r16,11
    2c04:	18c0004c 	andi	r3,r3,1
    2c08:	10c12015 	stw	r3,1152(r2)
        regs->reg_0x00a6_spdup_ldo_digip1 = (value >> 10) & 0x1;
    2c0c:	8007d2ba 	srai	r3,r16,10
    2c10:	18c0004c 	andi	r3,r3,1
    2c14:	10c12115 	stw	r3,1156(r2)
        regs->reg_0x00a6_byp_ldo_spibuf = (value >> 9) & 0x1;
    2c18:	8007d27a 	srai	r3,r16,9
    2c1c:	18c0004c 	andi	r3,r3,1
    2c20:	10c12215 	stw	r3,1160(r2)
        regs->reg_0x00a6_byp_ldo_digip2 = (value >> 8) & 0x1;
    2c24:	8007d23a 	srai	r3,r16,8
    2c28:	18c0004c 	andi	r3,r3,1
    2c2c:	10c12315 	stw	r3,1164(r2)
        regs->reg_0x00a6_byp_ldo_digip1 = (value >> 7) & 0x1;
    2c30:	8007d1fa 	srai	r3,r16,7
    2c34:	18c0004c 	andi	r3,r3,1
    2c38:	10c12415 	stw	r3,1168(r2)
        regs->reg_0x00a6_en_loadimp_ldo_spibuf = (value >> 6) & 0x1;
    2c3c:	8007d1ba 	srai	r3,r16,6
    2c40:	18c0004c 	andi	r3,r3,1
    2c44:	10c12515 	stw	r3,1172(r2)
        regs->reg_0x00a6_en_loadimp_ldo_digip2 = (value >> 5) & 0x1;
    2c48:	8007d17a 	srai	r3,r16,5
    2c4c:	18c0004c 	andi	r3,r3,1
    2c50:	10c12615 	stw	r3,1176(r2)
        regs->reg_0x00a6_en_loadimp_ldo_digip1 = (value >> 4) & 0x1;
    2c54:	8007d13a 	srai	r3,r16,4
    2c58:	18c0004c 	andi	r3,r3,1
    2c5c:	10c12715 	stw	r3,1180(r2)
        regs->reg_0x00a6_pd_ldo_spibuf = (value >> 3) & 0x1;
    2c60:	8007d0fa 	srai	r3,r16,3
    2c64:	18c0004c 	andi	r3,r3,1
    2c68:	10c12815 	stw	r3,1184(r2)
        regs->reg_0x00a6_pd_ldo_digip2 = (value >> 2) & 0x1;
    2c6c:	8007d0ba 	srai	r3,r16,2
    2c70:	18c0004c 	andi	r3,r3,1
    2c74:	10c12915 	stw	r3,1188(r2)
        regs->reg_0x00a6_pd_ldo_digip1 = (value >> 1) & 0x1;
    2c78:	8007d07a 	srai	r3,r16,1
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
    2c7c:	8400004c 	andi	r16,r16,1
    2c80:	14012b15 	stw	r16,1196(r2)
        regs->reg_0x00a6_en_loadimp_ldo_spibuf = (value >> 6) & 0x1;
        regs->reg_0x00a6_en_loadimp_ldo_digip2 = (value >> 5) & 0x1;
        regs->reg_0x00a6_en_loadimp_ldo_digip1 = (value >> 4) & 0x1;
        regs->reg_0x00a6_pd_ldo_spibuf = (value >> 3) & 0x1;
        regs->reg_0x00a6_pd_ldo_digip2 = (value >> 2) & 0x1;
        regs->reg_0x00a6_pd_ldo_digip1 = (value >> 1) & 0x1;
    2c84:	18c0004c 	andi	r3,r3,1
    2c88:	10c12a15 	stw	r3,1192(r2)
    2c8c:	003bf106 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x00A7)
    2c90:	00c029c4 	movi	r3,167
    2c94:	88c0051e 	bne	r17,r3,2cac <set_addrs_to_default+0x1480>
    {
        regs->reg_0x00a7_rdiv_digip2 = (value >> 8) & 0xff;
    2c98:	8007d23a 	srai	r3,r16,8
        regs->reg_0x00a7_rdiv_digip1 = (value >> 0) & 0xff;
    2c9c:	84003fcc 	andi	r16,r16,255
    2ca0:	14012d15 	stw	r16,1204(r2)
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x00A7)
    {
        regs->reg_0x00a7_rdiv_digip2 = (value >> 8) & 0xff;
    2ca4:	10c12c15 	stw	r3,1200(r2)
    2ca8:	003bea06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x00a7_rdiv_digip1 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00a8)
    2cac:	00c02a04 	movi	r3,168
    2cb0:	88c0021e 	bne	r17,r3,2cbc <set_addrs_to_default+0x1490>
    {
        regs->reg_0x00a8_value = (value >> 0) & 0xffff;
    2cb4:	14012e15 	stw	r16,1208(r2)
    2cb8:	003be606 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x00aa)
    2cbc:	00c02a84 	movi	r3,170
    2cc0:	88c0021e 	bne	r17,r3,2ccc <set_addrs_to_default+0x14a0>
    {
        regs->reg_0x00aa_value = (value >> 0) & 0xffff;
    2cc4:	14012f15 	stw	r16,1212(r2)
    2cc8:	003be206 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x00ab)
    2ccc:	00c02ac4 	movi	r3,171
    2cd0:	88c0021e 	bne	r17,r3,2cdc <set_addrs_to_default+0x14b0>
    {
        regs->reg_0x00ab_value = (value >> 0) & 0xffff;
    2cd4:	14013015 	stw	r16,1216(r2)
    2cd8:	003bde06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x00ad)
    2cdc:	00c02b44 	movi	r3,173
    2ce0:	88c0021e 	bne	r17,r3,2cec <set_addrs_to_default+0x14c0>
    {
        regs->reg_0x00ad_value = (value >> 0) & 0xffff;
    2ce4:	14013115 	stw	r16,1220(r2)
    2ce8:	003bda06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x00ae)
    2cec:	00c02b84 	movi	r3,174
    2cf0:	88c0021e 	bne	r17,r3,2cfc <set_addrs_to_default+0x14d0>
    {
        regs->reg_0x00ae_value = (value >> 0) & 0xffff;
    2cf4:	14013215 	stw	r16,1224(r2)
    2cf8:	003bd606 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0100)
    2cfc:	00c04004 	movi	r3,256
    2d00:	88c0171e 	bne	r17,r3,2d60 <set_addrs_to_default+0x1534>
    {
        regs->reg_0x0100_en_lowbwlomx_tmx_trf = (value >> 15) & 0x1;
    2d04:	8007d3fa 	srai	r3,r16,15
    2d08:	10c13315 	stw	r3,1228(r2)
        regs->reg_0x0100_en_nexttx_trf = (value >> 14) & 0x1;
    2d0c:	8007d3ba 	srai	r3,r16,14
    2d10:	18c0004c 	andi	r3,r3,1
    2d14:	10c13415 	stw	r3,1232(r2)
        regs->reg_0x0100_en_amphf_pdet_trf = (value >> 12) & 0x3;
    2d18:	8007d33a 	srai	r3,r16,12
    2d1c:	18c000cc 	andi	r3,r3,3
    2d20:	10c13515 	stw	r3,1236(r2)
        regs->reg_0x0100_loadr_pdet_trf = (value >> 10) & 0x3;
    2d24:	8007d2ba 	srai	r3,r16,10
    2d28:	18c000cc 	andi	r3,r3,3
    2d2c:	10c13615 	stw	r3,1240(r2)
        regs->reg_0x0100_pd_pdet_trf = (value >> 3) & 0x1;
    2d30:	8007d0fa 	srai	r3,r16,3
    2d34:	18c0004c 	andi	r3,r3,1
    2d38:	10c13715 	stw	r3,1244(r2)
        regs->reg_0x0100_pd_tlobuf_trf = (value >> 2) & 0x1;
    2d3c:	8007d0ba 	srai	r3,r16,2
    2d40:	18c0004c 	andi	r3,r3,1
    2d44:	10c13815 	stw	r3,1248(r2)
        regs->reg_0x0100_pd_txpad_trf = (value >> 1) & 0x1;
    2d48:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0100_en_g_trf = (value >> 0) & 0x1;
    2d4c:	8400004c 	andi	r16,r16,1
    2d50:	14013a15 	stw	r16,1256(r2)
        regs->reg_0x0100_en_nexttx_trf = (value >> 14) & 0x1;
        regs->reg_0x0100_en_amphf_pdet_trf = (value >> 12) & 0x3;
        regs->reg_0x0100_loadr_pdet_trf = (value >> 10) & 0x3;
        regs->reg_0x0100_pd_pdet_trf = (value >> 3) & 0x1;
        regs->reg_0x0100_pd_tlobuf_trf = (value >> 2) & 0x1;
        regs->reg_0x0100_pd_txpad_trf = (value >> 1) & 0x1;
    2d54:	18c0004c 	andi	r3,r3,1
    2d58:	10c13915 	stw	r3,1252(r2)
    2d5c:	003bbd06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0100_en_g_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0101)
    2d60:	00c04044 	movi	r3,257
    2d64:	88c00e1e 	bne	r17,r3,2da0 <set_addrs_to_default+0x1574>
    {
        regs->reg_0x0101_f_txpad_trf = (value >> 13) & 0x7;
    2d68:	8007d37a 	srai	r3,r16,13
    2d6c:	10c13b15 	stw	r3,1260(r2)
        regs->reg_0x0101_l_loopb_txpad_trf = (value >> 11) & 0x3;
    2d70:	8007d2fa 	srai	r3,r16,11
    2d74:	18c000cc 	andi	r3,r3,3
    2d78:	10c13c15 	stw	r3,1264(r2)
        regs->reg_0x0101_loss_lin_txpad_trf = (value >> 6) & 0x1f;
    2d7c:	8007d1ba 	srai	r3,r16,6
    2d80:	18c007cc 	andi	r3,r3,31
    2d84:	10c13d15 	stw	r3,1268(r2)
        regs->reg_0x0101_loss_main_txpad_trf = (value >> 1) & 0x1f;
    2d88:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0101_en_loopb_txpad_trf = (value >> 0) & 0x1;
    2d8c:	8400004c 	andi	r16,r16,1
    2d90:	14013f15 	stw	r16,1276(r2)
    if (addr == 0x0101)
    {
        regs->reg_0x0101_f_txpad_trf = (value >> 13) & 0x7;
        regs->reg_0x0101_l_loopb_txpad_trf = (value >> 11) & 0x3;
        regs->reg_0x0101_loss_lin_txpad_trf = (value >> 6) & 0x1f;
        regs->reg_0x0101_loss_main_txpad_trf = (value >> 1) & 0x1f;
    2d94:	18c007cc 	andi	r3,r3,31
    2d98:	10c13e15 	stw	r3,1272(r2)
    2d9c:	003bad06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0101_en_loopb_txpad_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0102)
    2da0:	00c04084 	movi	r3,258
    2da4:	88c00b1e 	bne	r17,r3,2dd4 <set_addrs_to_default+0x15a8>
    {
        regs->reg_0x0102_gcas_gndref_txpad_trf = (value >> 15) & 0x1;
    2da8:	8007d3fa 	srai	r3,r16,15
    2dac:	10c14015 	stw	r3,1280(r2)
        regs->reg_0x0102_ict_lin_txpad_trf = (value >> 10) & 0x1f;
    2db0:	8007d2ba 	srai	r3,r16,10
    2db4:	18c007cc 	andi	r3,r3,31
    2db8:	10c14115 	stw	r3,1284(r2)
        regs->reg_0x0102_ict_main_txpad_trf = (value >> 5) & 0x1f;
    2dbc:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0102_vgcas_txpad_trf = (value >> 0) & 0x1f;
    2dc0:	840007cc 	andi	r16,r16,31
    2dc4:	14014315 	stw	r16,1292(r2)
    }
    if (addr == 0x0102)
    {
        regs->reg_0x0102_gcas_gndref_txpad_trf = (value >> 15) & 0x1;
        regs->reg_0x0102_ict_lin_txpad_trf = (value >> 10) & 0x1f;
        regs->reg_0x0102_ict_main_txpad_trf = (value >> 5) & 0x1f;
    2dc8:	18c007cc 	andi	r3,r3,31
    2dcc:	10c14215 	stw	r3,1288(r2)
    2dd0:	003ba006 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0102_vgcas_txpad_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0103)
    2dd4:	00c040c4 	movi	r3,259
    2dd8:	88c00c1e 	bne	r17,r3,2e0c <set_addrs_to_default+0x15e0>
    {
        regs->reg_0x0103_sel_band1_trf = (value >> 11) & 0x1;
    2ddc:	8007d2fa 	srai	r3,r16,11
    2de0:	18c0004c 	andi	r3,r3,1
    2de4:	10c14415 	stw	r3,1296(r2)
        regs->reg_0x0103_sel_band2_trf = (value >> 10) & 0x1;
    2de8:	8007d2ba 	srai	r3,r16,10
    2dec:	18c0004c 	andi	r3,r3,1
    2df0:	10c14515 	stw	r3,1300(r2)
        regs->reg_0x0103_lobiasn_txm_trf = (value >> 5) & 0x1f;
    2df4:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
    2df8:	840007cc 	andi	r16,r16,31
    2dfc:	14014715 	stw	r16,1308(r2)
    }
    if (addr == 0x0103)
    {
        regs->reg_0x0103_sel_band1_trf = (value >> 11) & 0x1;
        regs->reg_0x0103_sel_band2_trf = (value >> 10) & 0x1;
        regs->reg_0x0103_lobiasn_txm_trf = (value >> 5) & 0x1f;
    2e00:	18c007cc 	andi	r3,r3,31
    2e04:	10c14615 	stw	r3,1304(r2)
    2e08:	003b9206 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0104)
    2e0c:	00c04104 	movi	r3,260
    2e10:	88c0061e 	bne	r17,r3,2e2c <set_addrs_to_default+0x1600>
    {
        regs->reg_0x0104_cdc_i_trf = (value >> 4) & 0xf;
    2e14:	8007d13a 	srai	r3,r16,4
        regs->reg_0x0104_cdc_q_trf = (value >> 0) & 0xf;
    2e18:	840003cc 	andi	r16,r16,15
    2e1c:	14014915 	stw	r16,1316(r2)
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0104)
    {
        regs->reg_0x0104_cdc_i_trf = (value >> 4) & 0xf;
    2e20:	18c003cc 	andi	r3,r3,15
    2e24:	10c14815 	stw	r3,1312(r2)
    2e28:	003b8a06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0104_cdc_q_trf = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0105)
    2e2c:	00c04144 	movi	r3,261
    2e30:	88c0141e 	bne	r17,r3,2e84 <set_addrs_to_default+0x1658>
    {
        regs->reg_0x0105_statpulse_tbb = (value >> 15) & 0x1;
    2e34:	8007d3fa 	srai	r3,r16,15
    2e38:	10c14a15 	stw	r3,1320(r2)
        regs->reg_0x0105_loopb_tbb = (value >> 12) & 0x7;
    2e3c:	8007d33a 	srai	r3,r16,12
    2e40:	18c001cc 	andi	r3,r3,7
    2e44:	10c14b15 	stw	r3,1324(r2)
        regs->reg_0x0105_pd_lpfh_tbb = (value >> 4) & 0x1;
    2e48:	8007d13a 	srai	r3,r16,4
    2e4c:	18c0004c 	andi	r3,r3,1
    2e50:	10c14c15 	stw	r3,1328(r2)
        regs->reg_0x0105_pd_lpfiamp_tbb = (value >> 3) & 0x1;
    2e54:	8007d0fa 	srai	r3,r16,3
    2e58:	18c0004c 	andi	r3,r3,1
    2e5c:	10c14d15 	stw	r3,1332(r2)
        regs->reg_0x0105_pd_lpflad_tbb = (value >> 2) & 0x1;
    2e60:	8007d0ba 	srai	r3,r16,2
    2e64:	18c0004c 	andi	r3,r3,1
    2e68:	10c14e15 	stw	r3,1336(r2)
        regs->reg_0x0105_pd_lpfs5_tbb = (value >> 1) & 0x1;
    2e6c:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0105_en_g_tbb = (value >> 0) & 0x1;
    2e70:	8400004c 	andi	r16,r16,1
    2e74:	14015015 	stw	r16,1344(r2)
        regs->reg_0x0105_statpulse_tbb = (value >> 15) & 0x1;
        regs->reg_0x0105_loopb_tbb = (value >> 12) & 0x7;
        regs->reg_0x0105_pd_lpfh_tbb = (value >> 4) & 0x1;
        regs->reg_0x0105_pd_lpfiamp_tbb = (value >> 3) & 0x1;
        regs->reg_0x0105_pd_lpflad_tbb = (value >> 2) & 0x1;
        regs->reg_0x0105_pd_lpfs5_tbb = (value >> 1) & 0x1;
    2e78:	18c0004c 	andi	r3,r3,1
    2e7c:	10c14f15 	stw	r3,1340(r2)
    2e80:	003b7406 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0105_en_g_tbb = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0106)
    2e84:	00c04184 	movi	r3,262
    2e88:	88c0091e 	bne	r17,r3,2eb0 <set_addrs_to_default+0x1684>
    {
        regs->reg_0x0106_ict_lpfs5_f_tbb = (value >> 10) & 0x1f;
    2e8c:	8007d2ba 	srai	r3,r16,10
    2e90:	18c007cc 	andi	r3,r3,31
    2e94:	10c15115 	stw	r3,1348(r2)
        regs->reg_0x0106_ict_lpfs5_pt_tbb = (value >> 5) & 0x1f;
    2e98:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0106_ict_lpf_h_pt_tbb = (value >> 0) & 0x1f;
    2e9c:	840007cc 	andi	r16,r16,31
    2ea0:	14015315 	stw	r16,1356(r2)
        return;
    }
    if (addr == 0x0106)
    {
        regs->reg_0x0106_ict_lpfs5_f_tbb = (value >> 10) & 0x1f;
        regs->reg_0x0106_ict_lpfs5_pt_tbb = (value >> 5) & 0x1f;
    2ea4:	18c007cc 	andi	r3,r3,31
    2ea8:	10c15215 	stw	r3,1352(r2)
    2eac:	003b6906 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0106_ict_lpf_h_pt_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0107)
    2eb0:	00c041c4 	movi	r3,263
    2eb4:	88c0091e 	bne	r17,r3,2edc <set_addrs_to_default+0x16b0>
    {
        regs->reg_0x0107_ict_lpfh_f_tbb = (value >> 10) & 0x1f;
    2eb8:	8007d2ba 	srai	r3,r16,10
    2ebc:	18c007cc 	andi	r3,r3,31
    2ec0:	10c15415 	stw	r3,1360(r2)
        regs->reg_0x0107_ict_lpflad_f_tbb = (value >> 5) & 0x1f;
    2ec4:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0107_ict_lpflad_pt_tbb = (value >> 0) & 0x1f;
    2ec8:	840007cc 	andi	r16,r16,31
    2ecc:	14015615 	stw	r16,1368(r2)
        return;
    }
    if (addr == 0x0107)
    {
        regs->reg_0x0107_ict_lpfh_f_tbb = (value >> 10) & 0x1f;
        regs->reg_0x0107_ict_lpflad_f_tbb = (value >> 5) & 0x1f;
    2ed0:	18c007cc 	andi	r3,r3,31
    2ed4:	10c15515 	stw	r3,1364(r2)
    2ed8:	003b5e06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0107_ict_lpflad_pt_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0108)
    2edc:	00c04204 	movi	r3,264
    2ee0:	88c0081e 	bne	r17,r3,2f04 <set_addrs_to_default+0x16d8>
    {
        regs->reg_0x0108_cg_iamp_tbb = (value >> 10) & 0x3f;
    2ee4:	8007d2ba 	srai	r3,r16,10
    2ee8:	10c15715 	stw	r3,1372(r2)
        regs->reg_0x0108_ict_iamp_frp_tbb = (value >> 5) & 0x1f;
    2eec:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
    2ef0:	840007cc 	andi	r16,r16,31
    2ef4:	14015915 	stw	r16,1380(r2)
        return;
    }
    if (addr == 0x0108)
    {
        regs->reg_0x0108_cg_iamp_tbb = (value >> 10) & 0x3f;
        regs->reg_0x0108_ict_iamp_frp_tbb = (value >> 5) & 0x1f;
    2ef8:	18c007cc 	andi	r3,r3,31
    2efc:	10c15815 	stw	r3,1376(r2)
    2f00:	003b5406 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0109)
    2f04:	00c04244 	movi	r3,265
    2f08:	88c0051e 	bne	r17,r3,2f20 <set_addrs_to_default+0x16f4>
    {
        regs->reg_0x0109_rcal_lpfh_tbb = (value >> 8) & 0xff;
    2f0c:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0109_rcal_lpflad_tbb = (value >> 0) & 0xff;
    2f10:	84003fcc 	andi	r16,r16,255
    2f14:	14015b15 	stw	r16,1388(r2)
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0109)
    {
        regs->reg_0x0109_rcal_lpfh_tbb = (value >> 8) & 0xff;
    2f18:	10c15a15 	stw	r3,1384(r2)
    2f1c:	003b4d06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0109_rcal_lpflad_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x010A)
    2f20:	00c04284 	movi	r3,266
    2f24:	88c00b1e 	bne	r17,r3,2f54 <set_addrs_to_default+0x1728>
    {
        regs->reg_0x010a_tstin_tbb = (value >> 14) & 0x3;
    2f28:	8007d3ba 	srai	r3,r16,14
    2f2c:	10c15c15 	stw	r3,1392(r2)
        regs->reg_0x010a_bypladder_tbb = (value >> 13) & 0x1;
    2f30:	8007d37a 	srai	r3,r16,13
    2f34:	18c0004c 	andi	r3,r3,1
    2f38:	10c15d15 	stw	r3,1396(r2)
        regs->reg_0x010a_ccal_lpflad_tbb = (value >> 8) & 0x1f;
    2f3c:	8007d23a 	srai	r3,r16,8
        regs->reg_0x010a_rcal_lpfs5_tbb = (value >> 0) & 0xff;
    2f40:	84003fcc 	andi	r16,r16,255
    2f44:	14015f15 	stw	r16,1404(r2)
    }
    if (addr == 0x010A)
    {
        regs->reg_0x010a_tstin_tbb = (value >> 14) & 0x3;
        regs->reg_0x010a_bypladder_tbb = (value >> 13) & 0x1;
        regs->reg_0x010a_ccal_lpflad_tbb = (value >> 8) & 0x1f;
    2f48:	18c007cc 	andi	r3,r3,31
    2f4c:	10c15e15 	stw	r3,1400(r2)
    2f50:	003b4006 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x010a_rcal_lpfs5_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x010b)
    2f54:	00c042c4 	movi	r3,267
    2f58:	88c0021e 	bne	r17,r3,2f64 <set_addrs_to_default+0x1738>
    {
        regs->reg_0x010b_value = (value >> 0) & 0xffff;
    2f5c:	14016015 	stw	r16,1408(r2)
    2f60:	003b3c06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x010C)
    2f64:	00c04304 	movi	r3,268
    2f68:	88c01d1e 	bne	r17,r3,2fe0 <set_addrs_to_default+0x17b4>
    {
        regs->reg_0x010c_cdc_i_rfe = (value >> 12) & 0xf;
    2f6c:	8007d33a 	srai	r3,r16,12
    2f70:	10c16115 	stw	r3,1412(r2)
        regs->reg_0x010c_cdc_q_rfe = (value >> 8) & 0xf;
    2f74:	8007d23a 	srai	r3,r16,8
    2f78:	18c003cc 	andi	r3,r3,15
    2f7c:	10c16215 	stw	r3,1416(r2)
        regs->reg_0x010c_pd_lna_rfe = (value >> 7) & 0x1;
    2f80:	8007d1fa 	srai	r3,r16,7
    2f84:	18c0004c 	andi	r3,r3,1
    2f88:	10c16315 	stw	r3,1420(r2)
        regs->reg_0x010c_pd_rloopb_1_rfe = (value >> 6) & 0x1;
    2f8c:	8007d1ba 	srai	r3,r16,6
    2f90:	18c0004c 	andi	r3,r3,1
    2f94:	10c16415 	stw	r3,1424(r2)
        regs->reg_0x010c_pd_rloopb_2_rfe = (value >> 5) & 0x1;
    2f98:	8007d17a 	srai	r3,r16,5
    2f9c:	18c0004c 	andi	r3,r3,1
    2fa0:	10c16515 	stw	r3,1428(r2)
        regs->reg_0x010c_pd_mxlobuf_rfe = (value >> 4) & 0x1;
    2fa4:	8007d13a 	srai	r3,r16,4
    2fa8:	18c0004c 	andi	r3,r3,1
    2fac:	10c16615 	stw	r3,1432(r2)
        regs->reg_0x010c_pd_qgen_rfe = (value >> 3) & 0x1;
    2fb0:	8007d0fa 	srai	r3,r16,3
    2fb4:	18c0004c 	andi	r3,r3,1
    2fb8:	10c16715 	stw	r3,1436(r2)
        regs->reg_0x010c_pd_rssi_rfe = (value >> 2) & 0x1;
    2fbc:	8007d0ba 	srai	r3,r16,2
    2fc0:	18c0004c 	andi	r3,r3,1
    2fc4:	10c16815 	stw	r3,1440(r2)
        regs->reg_0x010c_pd_tia_rfe = (value >> 1) & 0x1;
    2fc8:	8007d07a 	srai	r3,r16,1
        regs->reg_0x010c_en_g_rfe = (value >> 0) & 0x1;
    2fcc:	8400004c 	andi	r16,r16,1
    2fd0:	14016a15 	stw	r16,1448(r2)
        regs->reg_0x010c_pd_rloopb_1_rfe = (value >> 6) & 0x1;
        regs->reg_0x010c_pd_rloopb_2_rfe = (value >> 5) & 0x1;
        regs->reg_0x010c_pd_mxlobuf_rfe = (value >> 4) & 0x1;
        regs->reg_0x010c_pd_qgen_rfe = (value >> 3) & 0x1;
        regs->reg_0x010c_pd_rssi_rfe = (value >> 2) & 0x1;
        regs->reg_0x010c_pd_tia_rfe = (value >> 1) & 0x1;
    2fd4:	18c0004c 	andi	r3,r3,1
    2fd8:	10c16915 	stw	r3,1444(r2)
    2fdc:	003b1d06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x010c_en_g_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010D)
    2fe0:	00c04344 	movi	r3,269
    2fe4:	88c0151e 	bne	r17,r3,303c <set_addrs_to_default+0x1810>
    {
        regs->reg_0x010d_sel_path_rfe = (value >> 7) & 0x3;
    2fe8:	8007d1fa 	srai	r3,r16,7
    2fec:	18c000cc 	andi	r3,r3,3
    2ff0:	10c16b15 	stw	r3,1452(r2)
        regs->reg_0x010d_en_dcoff_rxfe_rfe = (value >> 6) & 0x1;
    2ff4:	8007d1ba 	srai	r3,r16,6
    2ff8:	18c0004c 	andi	r3,r3,1
    2ffc:	10c16c15 	stw	r3,1456(r2)
        regs->reg_0x010d_en_inshsw_lb1_rfe = (value >> 4) & 0x1;
    3000:	8007d13a 	srai	r3,r16,4
    3004:	18c0004c 	andi	r3,r3,1
    3008:	10c16d15 	stw	r3,1460(r2)
        regs->reg_0x010d_en_inshsw_lb2_rfe = (value >> 3) & 0x1;
    300c:	8007d0fa 	srai	r3,r16,3
    3010:	18c0004c 	andi	r3,r3,1
    3014:	10c16e15 	stw	r3,1464(r2)
        regs->reg_0x010d_en_inshsw_l_rfe = (value >> 2) & 0x1;
    3018:	8007d0ba 	srai	r3,r16,2
    301c:	18c0004c 	andi	r3,r3,1
    3020:	10c16f15 	stw	r3,1468(r2)
        regs->reg_0x010d_en_inshsw_w_rfe = (value >> 1) & 0x1;
    3024:	8007d07a 	srai	r3,r16,1
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
    3028:	8400004c 	andi	r16,r16,1
    302c:	14017115 	stw	r16,1476(r2)
        regs->reg_0x010d_sel_path_rfe = (value >> 7) & 0x3;
        regs->reg_0x010d_en_dcoff_rxfe_rfe = (value >> 6) & 0x1;
        regs->reg_0x010d_en_inshsw_lb1_rfe = (value >> 4) & 0x1;
        regs->reg_0x010d_en_inshsw_lb2_rfe = (value >> 3) & 0x1;
        regs->reg_0x010d_en_inshsw_l_rfe = (value >> 2) & 0x1;
        regs->reg_0x010d_en_inshsw_w_rfe = (value >> 1) & 0x1;
    3030:	18c0004c 	andi	r3,r3,1
    3034:	10c17015 	stw	r3,1472(r2)
    3038:	003b0606 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010E)
    303c:	00c04384 	movi	r3,270
    3040:	88c0061e 	bne	r17,r3,305c <set_addrs_to_default+0x1830>
    {
        regs->reg_0x010e_dcoffi_rfe = (value >> 7) & 0x7f;
    3044:	8007d1fa 	srai	r3,r16,7
        regs->reg_0x010e_dcoffq_rfe = (value >> 0) & 0x7f;
    3048:	84001fcc 	andi	r16,r16,127
    304c:	14017315 	stw	r16,1484(r2)
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010E)
    {
        regs->reg_0x010e_dcoffi_rfe = (value >> 7) & 0x7f;
    3050:	18c01fcc 	andi	r3,r3,127
    3054:	10c17215 	stw	r3,1480(r2)
    3058:	003afe06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x010e_dcoffq_rfe = (value >> 0) & 0x7f;
        return;
    }
    if (addr == 0x010F)
    305c:	00c043c4 	movi	r3,271
    3060:	88c0091e 	bne	r17,r3,3088 <set_addrs_to_default+0x185c>
    {
        regs->reg_0x010f_ict_loopb_rfe = (value >> 10) & 0x1f;
    3064:	8007d2ba 	srai	r3,r16,10
    3068:	18c007cc 	andi	r3,r3,31
    306c:	10c17415 	stw	r3,1488(r2)
        regs->reg_0x010f_ict_tiamain_rfe = (value >> 5) & 0x1f;
    3070:	8007d17a 	srai	r3,r16,5
        regs->reg_0x010f_ict_tiaout_rfe = (value >> 0) & 0x1f;
    3074:	840007cc 	andi	r16,r16,31
    3078:	14017615 	stw	r16,1496(r2)
        return;
    }
    if (addr == 0x010F)
    {
        regs->reg_0x010f_ict_loopb_rfe = (value >> 10) & 0x1f;
        regs->reg_0x010f_ict_tiamain_rfe = (value >> 5) & 0x1f;
    307c:	18c007cc 	andi	r3,r3,31
    3080:	10c17515 	stw	r3,1492(r2)
    3084:	003af306 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x010f_ict_tiaout_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0110)
    3088:	00c04404 	movi	r3,272
    308c:	88c0091e 	bne	r17,r3,30b4 <set_addrs_to_default+0x1888>
    {
        regs->reg_0x0110_ict_lnacmo_rfe = (value >> 10) & 0x1f;
    3090:	8007d2ba 	srai	r3,r16,10
    3094:	18c007cc 	andi	r3,r3,31
    3098:	10c17715 	stw	r3,1500(r2)
        regs->reg_0x0110_ict_lna_rfe = (value >> 5) & 0x1f;
    309c:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
    30a0:	840007cc 	andi	r16,r16,31
    30a4:	14017915 	stw	r16,1508(r2)
        return;
    }
    if (addr == 0x0110)
    {
        regs->reg_0x0110_ict_lnacmo_rfe = (value >> 10) & 0x1f;
        regs->reg_0x0110_ict_lna_rfe = (value >> 5) & 0x1f;
    30a8:	18c007cc 	andi	r3,r3,31
    30ac:	10c17815 	stw	r3,1504(r2)
    30b0:	003ae806 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0111)
    30b4:	00c04444 	movi	r3,273
    30b8:	88c0061e 	bne	r17,r3,30d4 <set_addrs_to_default+0x18a8>
    {
        regs->reg_0x0111_cap_rxmxo_rfe = (value >> 5) & 0x1f;
    30bc:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
    30c0:	840007cc 	andi	r16,r16,31
    30c4:	14017b15 	stw	r16,1516(r2)
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0111)
    {
        regs->reg_0x0111_cap_rxmxo_rfe = (value >> 5) & 0x1f;
    30c8:	18c007cc 	andi	r3,r3,31
    30cc:	10c17a15 	stw	r3,1512(r2)
    30d0:	003ae006 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0112)
    30d4:	00c04484 	movi	r3,274
    30d8:	88c0051e 	bne	r17,r3,30f0 <set_addrs_to_default+0x18c4>
    {
        regs->reg_0x0112_ccomp_tia_rfe = (value >> 12) & 0xf;
    30dc:	8007d33a 	srai	r3,r16,12
        regs->reg_0x0112_cfb_tia_rfe = (value >> 0) & 0xfff;
    30e0:	8403ffcc 	andi	r16,r16,4095
    30e4:	14017d15 	stw	r16,1524(r2)
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0112)
    {
        regs->reg_0x0112_ccomp_tia_rfe = (value >> 12) & 0xf;
    30e8:	10c17c15 	stw	r3,1520(r2)
    30ec:	003ad906 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0112_cfb_tia_rfe = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0113)
    30f0:	00c044c4 	movi	r3,275
    30f4:	88c0091e 	bne	r17,r3,311c <set_addrs_to_default+0x18f0>
    {
        regs->reg_0x0113_g_lna_rfe = (value >> 6) & 0xf;
    30f8:	8007d1ba 	srai	r3,r16,6
    30fc:	18c003cc 	andi	r3,r3,15
    3100:	10c17e15 	stw	r3,1528(r2)
        regs->reg_0x0113_g_rxloopb_rfe = (value >> 2) & 0xf;
    3104:	8007d0ba 	srai	r3,r16,2
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
    3108:	840000cc 	andi	r16,r16,3
    310c:	14018015 	stw	r16,1536(r2)
        return;
    }
    if (addr == 0x0113)
    {
        regs->reg_0x0113_g_lna_rfe = (value >> 6) & 0xf;
        regs->reg_0x0113_g_rxloopb_rfe = (value >> 2) & 0xf;
    3110:	18c003cc 	andi	r3,r3,15
    3114:	10c17f15 	stw	r3,1532(r2)
    3118:	003ace06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0114)
    311c:	00c04504 	movi	r3,276
    3120:	88c0061e 	bne	r17,r3,313c <set_addrs_to_default+0x1910>
    {
        regs->reg_0x0114_rcomp_tia_rfe = (value >> 5) & 0xf;
    3124:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0114_rfb_tia_rfe = (value >> 0) & 0x1f;
    3128:	840007cc 	andi	r16,r16,31
    312c:	14018215 	stw	r16,1544(r2)
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0114)
    {
        regs->reg_0x0114_rcomp_tia_rfe = (value >> 5) & 0xf;
    3130:	18c003cc 	andi	r3,r3,15
    3134:	10c18115 	stw	r3,1540(r2)
    3138:	003ac606 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0114_rfb_tia_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0115)
    313c:	00c04544 	movi	r3,277
    3140:	88c0111e 	bne	r17,r3,3188 <set_addrs_to_default+0x195c>
    {
        regs->reg_0x0115_en_lb_lpfh_rbb = (value >> 15) & 0x1;
    3144:	8007d3fa 	srai	r3,r16,15
    3148:	10c18315 	stw	r3,1548(r2)
        regs->reg_0x0115_en_lb_lpfl_rbb = (value >> 14) & 0x1;
    314c:	8007d3ba 	srai	r3,r16,14
    3150:	18c0004c 	andi	r3,r3,1
    3154:	10c18415 	stw	r3,1552(r2)
        regs->reg_0x0115_pd_lpfh_rbb = (value >> 3) & 0x1;
    3158:	8007d0fa 	srai	r3,r16,3
    315c:	18c0004c 	andi	r3,r3,1
    3160:	10c18515 	stw	r3,1556(r2)
        regs->reg_0x0115_pd_lpfl_rbb = (value >> 2) & 0x1;
    3164:	8007d0ba 	srai	r3,r16,2
    3168:	18c0004c 	andi	r3,r3,1
    316c:	10c18615 	stw	r3,1560(r2)
        regs->reg_0x0115_pd_pga_rbb = (value >> 1) & 0x1;
    3170:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0115_en_g_rbb = (value >> 0) & 0x1;
    3174:	8400004c 	andi	r16,r16,1
    3178:	14018815 	stw	r16,1568(r2)
    {
        regs->reg_0x0115_en_lb_lpfh_rbb = (value >> 15) & 0x1;
        regs->reg_0x0115_en_lb_lpfl_rbb = (value >> 14) & 0x1;
        regs->reg_0x0115_pd_lpfh_rbb = (value >> 3) & 0x1;
        regs->reg_0x0115_pd_lpfl_rbb = (value >> 2) & 0x1;
        regs->reg_0x0115_pd_pga_rbb = (value >> 1) & 0x1;
    317c:	18c0004c 	andi	r3,r3,1
    3180:	10c18715 	stw	r3,1564(r2)
    3184:	003ab306 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0115_en_g_rbb = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0116)
    3188:	00c04584 	movi	r3,278
    318c:	88c0081e 	bne	r17,r3,31b0 <set_addrs_to_default+0x1984>
    {
        regs->reg_0x0116_r_ctl_lpf_rbb = (value >> 11) & 0x1f;
    3190:	8007d2fa 	srai	r3,r16,11
    3194:	10c18915 	stw	r3,1572(r2)
        regs->reg_0x0116_rcc_ctl_lpfh_rbb = (value >> 8) & 0x7;
    3198:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
    319c:	84003fcc 	andi	r16,r16,255
    31a0:	14018b15 	stw	r16,1580(r2)
        return;
    }
    if (addr == 0x0116)
    {
        regs->reg_0x0116_r_ctl_lpf_rbb = (value >> 11) & 0x1f;
        regs->reg_0x0116_rcc_ctl_lpfh_rbb = (value >> 8) & 0x7;
    31a4:	18c001cc 	andi	r3,r3,7
    31a8:	10c18a15 	stw	r3,1576(r2)
    31ac:	003aa906 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0117)
    31b0:	00c045c4 	movi	r3,279
    31b4:	88c0061e 	bne	r17,r3,31d0 <set_addrs_to_default+0x19a4>
    {
        regs->reg_0x0117_rcc_ctl_lpfl_rbb = (value >> 11) & 0x7;
    31b8:	8007d2fa 	srai	r3,r16,11
        regs->reg_0x0117_c_ctl_lpfl_rbb = (value >> 0) & 0x7ff;
    31bc:	8401ffcc 	andi	r16,r16,2047
    31c0:	14018d15 	stw	r16,1588(r2)
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0117)
    {
        regs->reg_0x0117_rcc_ctl_lpfl_rbb = (value >> 11) & 0x7;
    31c4:	18c001cc 	andi	r3,r3,7
    31c8:	10c18c15 	stw	r3,1584(r2)
    31cc:	003aa106 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0117_c_ctl_lpfl_rbb = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0118)
    31d0:	00c04604 	movi	r3,280
    31d4:	88c0081e 	bne	r17,r3,31f8 <set_addrs_to_default+0x19cc>
    {
        regs->reg_0x0118_input_ctl_pga_rbb = (value >> 13) & 0x7;
    31d8:	8007d37a 	srai	r3,r16,13
    31dc:	10c18e15 	stw	r3,1592(r2)
        regs->reg_0x0118_ict_lpf_in_rbb = (value >> 5) & 0x1f;
    31e0:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0118_ict_lpf_out_rbb = (value >> 0) & 0x1f;
    31e4:	840007cc 	andi	r16,r16,31
    31e8:	14019015 	stw	r16,1600(r2)
        return;
    }
    if (addr == 0x0118)
    {
        regs->reg_0x0118_input_ctl_pga_rbb = (value >> 13) & 0x7;
        regs->reg_0x0118_ict_lpf_in_rbb = (value >> 5) & 0x1f;
    31ec:	18c007cc 	andi	r3,r3,31
    31f0:	10c18f15 	stw	r3,1596(r2)
    31f4:	003a9706 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0118_ict_lpf_out_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0119)
    31f8:	00c04644 	movi	r3,281
    31fc:	88c00b1e 	bne	r17,r3,322c <set_addrs_to_default+0x1a00>
    {
        regs->reg_0x0119_osw_pga_rbb = (value >> 15) & 0x1;
    3200:	8007d3fa 	srai	r3,r16,15
    3204:	10c19115 	stw	r3,1604(r2)
        regs->reg_0x0119_ict_pga_out_rbb = (value >> 10) & 0x1f;
    3208:	8007d2ba 	srai	r3,r16,10
    320c:	18c007cc 	andi	r3,r3,31
    3210:	10c19215 	stw	r3,1608(r2)
        regs->reg_0x0119_ict_pga_in_rbb = (value >> 5) & 0x1f;
    3214:	8007d17a 	srai	r3,r16,5
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
    3218:	840007cc 	andi	r16,r16,31
    321c:	14019415 	stw	r16,1616(r2)
    }
    if (addr == 0x0119)
    {
        regs->reg_0x0119_osw_pga_rbb = (value >> 15) & 0x1;
        regs->reg_0x0119_ict_pga_out_rbb = (value >> 10) & 0x1f;
        regs->reg_0x0119_ict_pga_in_rbb = (value >> 5) & 0x1f;
    3220:	18c007cc 	andi	r3,r3,31
    3224:	10c19315 	stw	r3,1612(r2)
    3228:	003a8a06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x011A)
    322c:	00c04684 	movi	r3,282
    3230:	88c0061e 	bne	r17,r3,324c <set_addrs_to_default+0x1a20>
    {
        regs->reg_0x011a_rcc_ctl_pga_rbb = (value >> 9) & 0x1f;
    3234:	8007d27a 	srai	r3,r16,9
        regs->reg_0x011a_c_ctl_pga_rbb = (value >> 0) & 0xff;
    3238:	84003fcc 	andi	r16,r16,255
    323c:	14019615 	stw	r16,1624(r2)
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x011A)
    {
        regs->reg_0x011a_rcc_ctl_pga_rbb = (value >> 9) & 0x1f;
    3240:	18c007cc 	andi	r3,r3,31
    3244:	10c19515 	stw	r3,1620(r2)
    3248:	003a8206 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x011a_c_ctl_pga_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x011B)
    324c:	00c046c4 	movi	r3,283
    3250:	88c0031e 	bne	r17,r3,3260 <set_addrs_to_default+0x1a34>
    {
        regs->reg_0x011b_resrv_rbb = (value >> 0) & 0x7f;
    3254:	84001fcc 	andi	r16,r16,127
    3258:	14019715 	stw	r16,1628(r2)
    325c:	003a7d06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x011C)
    3260:	00c04704 	movi	r3,284
    3264:	88c02f1e 	bne	r17,r3,3324 <set_addrs_to_default+0x1af8>
    {
        regs->reg_0x011c_reset_n = (value >> 15) & 0x1;
    3268:	8007d3fa 	srai	r3,r16,15
    326c:	10c19815 	stw	r3,1632(r2)
        regs->reg_0x011c_spdup_vco = (value >> 14) & 0x1;
    3270:	8007d3ba 	srai	r3,r16,14
    3274:	18c0004c 	andi	r3,r3,1
    3278:	10c19915 	stw	r3,1636(r2)
        regs->reg_0x011c_bypldo_vco = (value >> 13) & 0x1;
    327c:	8007d37a 	srai	r3,r16,13
    3280:	18c0004c 	andi	r3,r3,1
    3284:	10c19a15 	stw	r3,1640(r2)
        regs->reg_0x011c_en_coarsepll = (value >> 12) & 0x1;
    3288:	8007d33a 	srai	r3,r16,12
    328c:	18c0004c 	andi	r3,r3,1
    3290:	10c19b15 	stw	r3,1644(r2)
        regs->reg_0x011c_curlim_vco = (value >> 11) & 0x1;
    3294:	8007d2fa 	srai	r3,r16,11
    3298:	18c0004c 	andi	r3,r3,1
    329c:	10c19c15 	stw	r3,1648(r2)
        regs->reg_0x011c_en_div2_divprog = (value >> 10) & 0x1;
    32a0:	8007d2ba 	srai	r3,r16,10
    32a4:	18c0004c 	andi	r3,r3,1
    32a8:	10c19d15 	stw	r3,1652(r2)
        regs->reg_0x011c_en_intonly_sdm = (value >> 9) & 0x1;
    32ac:	8007d27a 	srai	r3,r16,9
    32b0:	18c0004c 	andi	r3,r3,1
    32b4:	10c19e15 	stw	r3,1656(r2)
        regs->reg_0x011c_en_sdm_clk = (value >> 8) & 0x1;
    32b8:	8007d23a 	srai	r3,r16,8
    32bc:	18c0004c 	andi	r3,r3,1
    32c0:	10c19f15 	stw	r3,1660(r2)
        regs->reg_0x011c_pd_fbdiv = (value >> 7) & 0x1;
    32c4:	8007d1fa 	srai	r3,r16,7
    32c8:	18c0004c 	andi	r3,r3,1
    32cc:	10c1a015 	stw	r3,1664(r2)
        regs->reg_0x011c_pd_loch_t2rbuf = (value >> 6) & 0x1;
    32d0:	8007d1ba 	srai	r3,r16,6
    32d4:	18c0004c 	andi	r3,r3,1
    32d8:	10c1a115 	stw	r3,1668(r2)
        regs->reg_0x011c_pd_cp = (value >> 5) & 0x1;
    32dc:	8007d17a 	srai	r3,r16,5
    32e0:	18c0004c 	andi	r3,r3,1
    32e4:	10c1a215 	stw	r3,1672(r2)
        regs->reg_0x011c_pd_fdiv = (value >> 4) & 0x1;
    32e8:	8007d13a 	srai	r3,r16,4
    32ec:	18c0004c 	andi	r3,r3,1
    32f0:	10c1a315 	stw	r3,1676(r2)
        regs->reg_0x011c_pd_sdm = (value >> 3) & 0x1;
    32f4:	8007d0fa 	srai	r3,r16,3
    32f8:	18c0004c 	andi	r3,r3,1
    32fc:	10c1a415 	stw	r3,1680(r2)
        regs->reg_0x011c_pd_vco_comp = (value >> 2) & 0x1;
    3300:	8007d0ba 	srai	r3,r16,2
    3304:	18c0004c 	andi	r3,r3,1
    3308:	10c1a515 	stw	r3,1684(r2)
        regs->reg_0x011c_pd_vco = (value >> 1) & 0x1;
    330c:	8007d07a 	srai	r3,r16,1
        regs->reg_0x011c_en_g = (value >> 0) & 0x1;
    3310:	8400004c 	andi	r16,r16,1
    3314:	1401a715 	stw	r16,1692(r2)
        regs->reg_0x011c_pd_loch_t2rbuf = (value >> 6) & 0x1;
        regs->reg_0x011c_pd_cp = (value >> 5) & 0x1;
        regs->reg_0x011c_pd_fdiv = (value >> 4) & 0x1;
        regs->reg_0x011c_pd_sdm = (value >> 3) & 0x1;
        regs->reg_0x011c_pd_vco_comp = (value >> 2) & 0x1;
        regs->reg_0x011c_pd_vco = (value >> 1) & 0x1;
    3318:	18c0004c 	andi	r3,r3,1
    331c:	10c1a615 	stw	r3,1688(r2)
    3320:	003a4c06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x011c_en_g = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x011D)
    3324:	00c04744 	movi	r3,285
    3328:	88c0021e 	bne	r17,r3,3334 <set_addrs_to_default+0x1b08>
    {
        regs->reg_0x011d_frac_sdm = (value >> 0) & 0xffff;
    332c:	1401a815 	stw	r16,1696(r2)
    3330:	003a4806 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x011E)
    3334:	00c04784 	movi	r3,286
    3338:	88c0061e 	bne	r17,r3,3354 <set_addrs_to_default+0x1b28>
    {
        regs->reg_0x011e_int_sdm = (value >> 4) & 0x3ff;
    333c:	8007d13a 	srai	r3,r16,4
        regs->reg_0x011e_frac_sdm = (value >> 0) & 0xf;
    3340:	840003cc 	andi	r16,r16,15
    3344:	1401aa15 	stw	r16,1704(r2)
        regs->reg_0x011d_frac_sdm = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x011E)
    {
        regs->reg_0x011e_int_sdm = (value >> 4) & 0x3ff;
    3348:	18c0ffcc 	andi	r3,r3,1023
    334c:	10c1a915 	stw	r3,1700(r2)
    3350:	003a4006 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x011e_frac_sdm = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x011F)
    3354:	00c047c4 	movi	r3,287
    3358:	88c0151e 	bne	r17,r3,33b0 <set_addrs_to_default+0x1b84>
    {
        regs->reg_0x011f_pw_div2_loch = (value >> 12) & 0x7;
    335c:	8007d33a 	srai	r3,r16,12
    3360:	18c001cc 	andi	r3,r3,7
    3364:	10c1ab15 	stw	r3,1708(r2)
        regs->reg_0x011f_pw_div4_loch = (value >> 9) & 0x7;
    3368:	8007d27a 	srai	r3,r16,9
    336c:	18c001cc 	andi	r3,r3,7
    3370:	10c1ac15 	stw	r3,1712(r2)
        regs->reg_0x011f_div_loch = (value >> 6) & 0x7;
    3374:	8007d1ba 	srai	r3,r16,6
    3378:	18c001cc 	andi	r3,r3,7
    337c:	10c1ad15 	stw	r3,1716(r2)
        regs->reg_0x011f_tst_sx = (value >> 3) & 0x7;
    3380:	8007d0fa 	srai	r3,r16,3
    3384:	18c001cc 	andi	r3,r3,7
    3388:	10c1ae15 	stw	r3,1720(r2)
        regs->reg_0x011f_sel_sdmclk = (value >> 2) & 0x1;
    338c:	8007d0ba 	srai	r3,r16,2
    3390:	18c0004c 	andi	r3,r3,1
    3394:	10c1af15 	stw	r3,1724(r2)
        regs->reg_0x011f_sx_dither_en = (value >> 1) & 0x1;
    3398:	8007d07a 	srai	r3,r16,1
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
    339c:	8400004c 	andi	r16,r16,1
    33a0:	1401b115 	stw	r16,1732(r2)
        regs->reg_0x011f_pw_div2_loch = (value >> 12) & 0x7;
        regs->reg_0x011f_pw_div4_loch = (value >> 9) & 0x7;
        regs->reg_0x011f_div_loch = (value >> 6) & 0x7;
        regs->reg_0x011f_tst_sx = (value >> 3) & 0x7;
        regs->reg_0x011f_sel_sdmclk = (value >> 2) & 0x1;
        regs->reg_0x011f_sx_dither_en = (value >> 1) & 0x1;
    33a4:	18c0004c 	andi	r3,r3,1
    33a8:	10c1b015 	stw	r3,1728(r2)
    33ac:	003a2906 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0120)
    33b0:	00c04804 	movi	r3,288
    33b4:	88c0051e 	bne	r17,r3,33cc <set_addrs_to_default+0x1ba0>
    {
        regs->reg_0x0120_vdiv_vco = (value >> 8) & 0xff;
    33b8:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0120_ict_vco = (value >> 0) & 0xff;
    33bc:	84003fcc 	andi	r16,r16,255
    33c0:	1401b315 	stw	r16,1740(r2)
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0120)
    {
        regs->reg_0x0120_vdiv_vco = (value >> 8) & 0xff;
    33c4:	10c1b215 	stw	r3,1736(r2)
    33c8:	003a2206 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0120_ict_vco = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0121)
    33cc:	00c04844 	movi	r3,289
    33d0:	88c00b1e 	bne	r17,r3,3400 <set_addrs_to_default+0x1bd4>
    {
        regs->reg_0x0121_rsel_ldo_vco = (value >> 11) & 0x1f;
    33d4:	8007d2fa 	srai	r3,r16,11
    33d8:	10c1b415 	stw	r3,1744(r2)
        regs->reg_0x0121_csw_vco = (value >> 3) & 0xff;
    33dc:	8007d0fa 	srai	r3,r16,3
    33e0:	18c03fcc 	andi	r3,r3,255
    33e4:	10c1b515 	stw	r3,1748(r2)
        regs->reg_0x0121_sel_vco = (value >> 1) & 0x3;
    33e8:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0121_coarse_start = (value >> 0) & 0x1;
    33ec:	8400004c 	andi	r16,r16,1
    33f0:	1401b715 	stw	r16,1756(r2)
    }
    if (addr == 0x0121)
    {
        regs->reg_0x0121_rsel_ldo_vco = (value >> 11) & 0x1f;
        regs->reg_0x0121_csw_vco = (value >> 3) & 0xff;
        regs->reg_0x0121_sel_vco = (value >> 1) & 0x3;
    33f4:	18c000cc 	andi	r3,r3,3
    33f8:	10c1b615 	stw	r3,1752(r2)
    33fc:	003a1506 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0121_coarse_start = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0122)
    3400:	00c04884 	movi	r3,290
    3404:	88c0091e 	bne	r17,r3,342c <set_addrs_to_default+0x1c00>
    {
        regs->reg_0x0122_revph_pfd = (value >> 12) & 0x1;
    3408:	8007d33a 	srai	r3,r16,12
    340c:	18c0004c 	andi	r3,r3,1
    3410:	10c1b815 	stw	r3,1760(r2)
        regs->reg_0x0122_ioffset_cp = (value >> 6) & 0x3f;
    3414:	8007d1ba 	srai	r3,r16,6
        regs->reg_0x0122_ipulse_cp = (value >> 0) & 0x3f;
    3418:	84000fcc 	andi	r16,r16,63
    341c:	1401ba15 	stw	r16,1768(r2)
        return;
    }
    if (addr == 0x0122)
    {
        regs->reg_0x0122_revph_pfd = (value >> 12) & 0x1;
        regs->reg_0x0122_ioffset_cp = (value >> 6) & 0x3f;
    3420:	18c00fcc 	andi	r3,r3,63
    3424:	10c1b915 	stw	r3,1764(r2)
    3428:	003a0a06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0122_ipulse_cp = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x0123)
    342c:	00c048c4 	movi	r3,291
    3430:	88c0141e 	bne	r17,r3,3484 <set_addrs_to_default+0x1c58>
    {
        regs->reg_0x0123_coarse_stepdone = (value >> 15) & 0x1;
    3434:	8007d3fa 	srai	r3,r16,15
    3438:	10c1bb15 	stw	r3,1772(r2)
        regs->reg_0x0123_coarsepll_compo = (value >> 14) & 0x1;
    343c:	8007d3ba 	srai	r3,r16,14
    3440:	18c0004c 	andi	r3,r3,1
    3444:	10c1bc15 	stw	r3,1776(r2)
        regs->reg_0x0123_vco_cmpho = (value >> 13) & 0x1;
    3448:	8007d37a 	srai	r3,r16,13
    344c:	18c0004c 	andi	r3,r3,1
    3450:	10c1bd15 	stw	r3,1780(r2)
        regs->reg_0x0123_vco_cmplo = (value >> 12) & 0x1;
    3454:	8007d33a 	srai	r3,r16,12
    3458:	18c0004c 	andi	r3,r3,1
    345c:	10c1be15 	stw	r3,1784(r2)
        regs->reg_0x0123_cp2_pll = (value >> 8) & 0xf;
    3460:	8007d23a 	srai	r3,r16,8
    3464:	18c003cc 	andi	r3,r3,15
    3468:	10c1bf15 	stw	r3,1788(r2)
        regs->reg_0x0123_cp3_pll = (value >> 4) & 0xf;
    346c:	8007d13a 	srai	r3,r16,4
        regs->reg_0x0123_cz = (value >> 0) & 0xf;
    3470:	840003cc 	andi	r16,r16,15
    3474:	1401c115 	stw	r16,1796(r2)
        regs->reg_0x0123_coarse_stepdone = (value >> 15) & 0x1;
        regs->reg_0x0123_coarsepll_compo = (value >> 14) & 0x1;
        regs->reg_0x0123_vco_cmpho = (value >> 13) & 0x1;
        regs->reg_0x0123_vco_cmplo = (value >> 12) & 0x1;
        regs->reg_0x0123_cp2_pll = (value >> 8) & 0xf;
        regs->reg_0x0123_cp3_pll = (value >> 4) & 0xf;
    3478:	18c003cc 	andi	r3,r3,15
    347c:	10c1c015 	stw	r3,1792(r2)
    3480:	0039f406 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0123_cz = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0124)
    3484:	00c04904 	movi	r3,292
    3488:	88c00f1e 	bne	r17,r3,34c8 <set_addrs_to_default+0x1c9c>
    {
        regs->reg_0x0124_en_dir_sxx = (value >> 4) & 0x1;
    348c:	8007d13a 	srai	r3,r16,4
    3490:	18c0004c 	andi	r3,r3,1
    3494:	10c1c215 	stw	r3,1800(r2)
        regs->reg_0x0124_en_dir_rbb = (value >> 3) & 0x1;
    3498:	8007d0fa 	srai	r3,r16,3
    349c:	18c0004c 	andi	r3,r3,1
    34a0:	10c1c315 	stw	r3,1804(r2)
        regs->reg_0x0124_en_dir_rfe = (value >> 2) & 0x1;
    34a4:	8007d0ba 	srai	r3,r16,2
    34a8:	18c0004c 	andi	r3,r3,1
    34ac:	10c1c415 	stw	r3,1808(r2)
        regs->reg_0x0124_en_dir_tbb = (value >> 1) & 0x1;
    34b0:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0124_en_dir_trf = (value >> 0) & 0x1;
    34b4:	8400004c 	andi	r16,r16,1
    34b8:	1401c615 	stw	r16,1816(r2)
    if (addr == 0x0124)
    {
        regs->reg_0x0124_en_dir_sxx = (value >> 4) & 0x1;
        regs->reg_0x0124_en_dir_rbb = (value >> 3) & 0x1;
        regs->reg_0x0124_en_dir_rfe = (value >> 2) & 0x1;
        regs->reg_0x0124_en_dir_tbb = (value >> 1) & 0x1;
    34bc:	18c0004c 	andi	r3,r3,1
    34c0:	10c1c515 	stw	r3,1812(r2)
    34c4:	0039e306 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0124_en_dir_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0125)
    34c8:	00c04944 	movi	r3,293
    34cc:	88c0021e 	bne	r17,r3,34d8 <set_addrs_to_default+0x1cac>
    {
        regs->reg_0x0125_value = (value >> 0) & 0xffff;
    34d0:	1401c715 	stw	r16,1820(r2)
    34d4:	0039df06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0126)
    34d8:	00c04984 	movi	r3,294
    34dc:	88c0021e 	bne	r17,r3,34e8 <set_addrs_to_default+0x1cbc>
    {
        regs->reg_0x0126_value = (value >> 0) & 0xffff;
    34e0:	1401c815 	stw	r16,1824(r2)
    34e4:	0039db06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0200)
    34e8:	00c08004 	movi	r3,512
    34ec:	88c01b1e 	bne	r17,r3,355c <set_addrs_to_default+0x1d30>
    {
        regs->reg_0x0200_tsgfc = (value >> 9) & 0x1;
    34f0:	8007d27a 	srai	r3,r16,9
    34f4:	18c0004c 	andi	r3,r3,1
    34f8:	10c1c915 	stw	r3,1828(r2)
        regs->reg_0x0200_tsgfcw = (value >> 7) & 0x3;
    34fc:	8007d1fa 	srai	r3,r16,7
    3500:	18c000cc 	andi	r3,r3,3
    3504:	10c1ca15 	stw	r3,1832(r2)
        regs->reg_0x0200_tsgdcldq = (value >> 6) & 0x1;
    3508:	8007d1ba 	srai	r3,r16,6
    350c:	18c0004c 	andi	r3,r3,1
    3510:	10c1cb15 	stw	r3,1836(r2)
        regs->reg_0x0200_tsgdcldi = (value >> 5) & 0x1;
    3514:	8007d17a 	srai	r3,r16,5
    3518:	18c0004c 	andi	r3,r3,1
    351c:	10c1cc15 	stw	r3,1840(r2)
        regs->reg_0x0200_tsgswapiq = (value >> 4) & 0x1;
    3520:	8007d13a 	srai	r3,r16,4
    3524:	18c0004c 	andi	r3,r3,1
    3528:	10c1cd15 	stw	r3,1844(r2)
        regs->reg_0x0200_tsgmode = (value >> 3) & 0x1;
    352c:	8007d0fa 	srai	r3,r16,3
    3530:	18c0004c 	andi	r3,r3,1
    3534:	10c1ce15 	stw	r3,1848(r2)
        regs->reg_0x0200_insel = (value >> 2) & 0x1;
    3538:	8007d0ba 	srai	r3,r16,2
    353c:	18c0004c 	andi	r3,r3,1
    3540:	10c1cf15 	stw	r3,1852(r2)
        regs->reg_0x0200_bstart = (value >> 1) & 0x1;
    3544:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0200_en = (value >> 0) & 0x1;
    3548:	8400004c 	andi	r16,r16,1
    354c:	1401d115 	stw	r16,1860(r2)
        regs->reg_0x0200_tsgdcldq = (value >> 6) & 0x1;
        regs->reg_0x0200_tsgdcldi = (value >> 5) & 0x1;
        regs->reg_0x0200_tsgswapiq = (value >> 4) & 0x1;
        regs->reg_0x0200_tsgmode = (value >> 3) & 0x1;
        regs->reg_0x0200_insel = (value >> 2) & 0x1;
        regs->reg_0x0200_bstart = (value >> 1) & 0x1;
    3550:	18c0004c 	andi	r3,r3,1
    3554:	10c1d015 	stw	r3,1856(r2)
    3558:	0039be06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0200_en = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0201)
    355c:	00c08044 	movi	r3,513
    3560:	88c0031e 	bne	r17,r3,3570 <set_addrs_to_default+0x1d44>
    {
        regs->reg_0x0201_gcorrq = (value >> 0) & 0x7ff;
    3564:	8401ffcc 	andi	r16,r16,2047
    3568:	1401d215 	stw	r16,1864(r2)
    356c:	0039b906 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0202)
    3570:	00c08084 	movi	r3,514
    3574:	88c0031e 	bne	r17,r3,3584 <set_addrs_to_default+0x1d58>
    {
        regs->reg_0x0202_gcorri = (value >> 0) & 0x7ff;
    3578:	8401ffcc 	andi	r16,r16,2047
    357c:	1401d315 	stw	r16,1868(r2)
    3580:	0039b406 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0203)
    3584:	00c080c4 	movi	r3,515
    3588:	88c0061e 	bne	r17,r3,35a4 <set_addrs_to_default+0x1d78>
    {
        regs->reg_0x0203_hbi_ovr = (value >> 12) & 0x7;
    358c:	8007d33a 	srai	r3,r16,12
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
    3590:	8403ffcc 	andi	r16,r16,4095
    3594:	1401d515 	stw	r16,1876(r2)
        regs->reg_0x0202_gcorri = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0203)
    {
        regs->reg_0x0203_hbi_ovr = (value >> 12) & 0x7;
    3598:	18c001cc 	andi	r3,r3,7
    359c:	10c1d415 	stw	r3,1872(r2)
    35a0:	0039ac06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0204)
    35a4:	00c08104 	movi	r3,516
    35a8:	88c0051e 	bne	r17,r3,35c0 <set_addrs_to_default+0x1d94>
    {
        regs->reg_0x0204_dccorri = (value >> 8) & 0xff;
    35ac:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
    35b0:	84003fcc 	andi	r16,r16,255
    35b4:	1401d715 	stw	r16,1884(r2)
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0204)
    {
        regs->reg_0x0204_dccorri = (value >> 8) & 0xff;
    35b8:	10c1d615 	stw	r3,1880(r2)
    35bc:	0039a506 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0205)
    35c0:	00c08144 	movi	r3,517
    35c4:	88c0061e 	bne	r17,r3,35e0 <set_addrs_to_default+0x1db4>
    {
        regs->reg_0x0205_gfir1_l = (value >> 8) & 0x7;
    35c8:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
    35cc:	84003fcc 	andi	r16,r16,255
    35d0:	1401d915 	stw	r16,1892(r2)
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0205)
    {
        regs->reg_0x0205_gfir1_l = (value >> 8) & 0x7;
    35d4:	18c001cc 	andi	r3,r3,7
    35d8:	10c1d815 	stw	r3,1888(r2)
    35dc:	00399d06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0206)
    35e0:	00c08184 	movi	r3,518
    35e4:	88c0061e 	bne	r17,r3,3600 <set_addrs_to_default+0x1dd4>
    {
        regs->reg_0x0206_gfir2_l = (value >> 8) & 0x7;
    35e8:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
    35ec:	84003fcc 	andi	r16,r16,255
    35f0:	1401db15 	stw	r16,1900(r2)
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0206)
    {
        regs->reg_0x0206_gfir2_l = (value >> 8) & 0x7;
    35f4:	18c001cc 	andi	r3,r3,7
    35f8:	10c1da15 	stw	r3,1896(r2)
    35fc:	00399506 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0207)
    3600:	00c081c4 	movi	r3,519
    3604:	88c0061e 	bne	r17,r3,3620 <set_addrs_to_default+0x1df4>
    {
        regs->reg_0x0207_gfir3_l = (value >> 8) & 0x7;
    3608:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0207_gfir3_n = (value >> 0) & 0xff;
    360c:	84003fcc 	andi	r16,r16,255
    3610:	1401dd15 	stw	r16,1908(r2)
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0207)
    {
        regs->reg_0x0207_gfir3_l = (value >> 8) & 0x7;
    3614:	18c001cc 	andi	r3,r3,7
    3618:	10c1dc15 	stw	r3,1904(r2)
    361c:	00398d06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0207_gfir3_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0208)
    3620:	00c08204 	movi	r3,520
    3624:	88c01d1e 	bne	r17,r3,369c <set_addrs_to_default+0x1e70>
    {
        regs->reg_0x0208_cmix_gain = (value >> 14) & 0x3;
    3628:	8007d3ba 	srai	r3,r16,14
    362c:	10c1de15 	stw	r3,1912(r2)
        regs->reg_0x0208_cmix_sc = (value >> 13) & 0x1;
    3630:	8007d37a 	srai	r3,r16,13
    3634:	18c0004c 	andi	r3,r3,1
    3638:	10c1df15 	stw	r3,1916(r2)
        regs->reg_0x0208_cmix_byp = (value >> 8) & 0x1;
    363c:	8007d23a 	srai	r3,r16,8
    3640:	18c0004c 	andi	r3,r3,1
    3644:	10c1e015 	stw	r3,1920(r2)
        regs->reg_0x0208_isinc_byp = (value >> 7) & 0x1;
    3648:	8007d1fa 	srai	r3,r16,7
    364c:	18c0004c 	andi	r3,r3,1
    3650:	10c1e115 	stw	r3,1924(r2)
        regs->reg_0x0208_gfir3_byp = (value >> 6) & 0x1;
    3654:	8007d1ba 	srai	r3,r16,6
    3658:	18c0004c 	andi	r3,r3,1
    365c:	10c1e215 	stw	r3,1928(r2)
        regs->reg_0x0208_gfir2_byp = (value >> 5) & 0x1;
    3660:	8007d17a 	srai	r3,r16,5
    3664:	18c0004c 	andi	r3,r3,1
    3668:	10c1e315 	stw	r3,1932(r2)
        regs->reg_0x0208_gfir1_byp = (value >> 4) & 0x1;
    366c:	8007d13a 	srai	r3,r16,4
    3670:	18c0004c 	andi	r3,r3,1
    3674:	10c1e415 	stw	r3,1936(r2)
        regs->reg_0x0208_dc_byp = (value >> 3) & 0x1;
    3678:	8007d0fa 	srai	r3,r16,3
    367c:	18c0004c 	andi	r3,r3,1
    3680:	10c1e515 	stw	r3,1940(r2)
        regs->reg_0x0208_gc_byp = (value >> 1) & 0x1;
    3684:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0208_ph_byp = (value >> 0) & 0x1;
    3688:	8400004c 	andi	r16,r16,1
    368c:	1401e715 	stw	r16,1948(r2)
        regs->reg_0x0208_isinc_byp = (value >> 7) & 0x1;
        regs->reg_0x0208_gfir3_byp = (value >> 6) & 0x1;
        regs->reg_0x0208_gfir2_byp = (value >> 5) & 0x1;
        regs->reg_0x0208_gfir1_byp = (value >> 4) & 0x1;
        regs->reg_0x0208_dc_byp = (value >> 3) & 0x1;
        regs->reg_0x0208_gc_byp = (value >> 1) & 0x1;
    3690:	18c0004c 	andi	r3,r3,1
    3694:	10c1e615 	stw	r3,1944(r2)
    3698:	00396e06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0208_ph_byp = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0209)
    369c:	00c08244 	movi	r3,521
    36a0:	88c0021e 	bne	r17,r3,36ac <set_addrs_to_default+0x1e80>
    {
        regs->reg_0x0209_value = (value >> 0) & 0xffff;
    36a4:	1401e815 	stw	r16,1952(r2)
    36a8:	00396a06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x020a)
    36ac:	00c08284 	movi	r3,522
    36b0:	88c0021e 	bne	r17,r3,36bc <set_addrs_to_default+0x1e90>
    {
        regs->reg_0x020a_value = (value >> 0) & 0xffff;
    36b4:	1401e915 	stw	r16,1956(r2)
    36b8:	00396606 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x020C)
    36bc:	00c08304 	movi	r3,524
    36c0:	88c0021e 	bne	r17,r3,36cc <set_addrs_to_default+0x1ea0>
    {
        regs->reg_0x020c_dc_reg = (value >> 0) & 0xffff;
    36c4:	1401ea15 	stw	r16,1960(r2)
    36c8:	00396206 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0240)
    36cc:	00c09004 	movi	r3,576
    36d0:	88c0091e 	bne	r17,r3,36f8 <set_addrs_to_default+0x1ecc>
    {
        regs->reg_0x0240_dthbit = (value >> 5) & 0xf;
    36d4:	8007d17a 	srai	r3,r16,5
    36d8:	18c003cc 	andi	r3,r3,15
    36dc:	10c1eb15 	stw	r3,1964(r2)
        regs->reg_0x0240_sel = (value >> 1) & 0xf;
    36e0:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0240_mode = (value >> 0) & 0x1;
    36e4:	8400004c 	andi	r16,r16,1
    36e8:	1401ed15 	stw	r16,1972(r2)
        return;
    }
    if (addr == 0x0240)
    {
        regs->reg_0x0240_dthbit = (value >> 5) & 0xf;
        regs->reg_0x0240_sel = (value >> 1) & 0xf;
    36ec:	18c003cc 	andi	r3,r3,15
    36f0:	10c1ec15 	stw	r3,1968(r2)
    36f4:	00395706 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0240_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0241)
    36f8:	00c09044 	movi	r3,577
    36fc:	88c0021e 	bne	r17,r3,3708 <set_addrs_to_default+0x1edc>
    {
        regs->reg_0x0241_pho = (value >> 0) & 0xffff;
    3700:	1401ee15 	stw	r16,1976(r2)
    3704:	00395306 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0242)
    3708:	00c09084 	movi	r3,578
    370c:	88c0021e 	bne	r17,r3,3718 <set_addrs_to_default+0x1eec>
    {
        regs->reg_0x0242_fcw0_hi = (value >> 0) & 0xffff;
    3710:	1401ef15 	stw	r16,1980(r2)
    3714:	00394f06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0243)
    3718:	00c090c4 	movi	r3,579
    371c:	88c0021e 	bne	r17,r3,3728 <set_addrs_to_default+0x1efc>
    {
        regs->reg_0x0243_fcw0_lo = (value >> 0) & 0xffff;
    3720:	1401f015 	stw	r16,1984(r2)
    3724:	00394b06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0400)
    3728:	00c10004 	movi	r3,1024
    372c:	88c0201e 	bne	r17,r3,37b0 <set_addrs_to_default+0x1f84>
    {
        regs->reg_0x0400_capture = (value >> 15) & 0x1;
    3730:	8007d3fa 	srai	r3,r16,15
    3734:	10c1f115 	stw	r3,1988(r2)
        regs->reg_0x0400_capsel = (value >> 13) & 0x3;
    3738:	8007d37a 	srai	r3,r16,13
    373c:	18c000cc 	andi	r3,r3,3
    3740:	10c1f215 	stw	r3,1992(r2)
        regs->reg_0x0400_tsgfc = (value >> 9) & 0x1;
    3744:	8007d27a 	srai	r3,r16,9
    3748:	18c0004c 	andi	r3,r3,1
    374c:	10c1f315 	stw	r3,1996(r2)
        regs->reg_0x0400_tsgfcw = (value >> 7) & 0x3;
    3750:	8007d1fa 	srai	r3,r16,7
    3754:	18c000cc 	andi	r3,r3,3
    3758:	10c1f415 	stw	r3,2000(r2)
        regs->reg_0x0400_tsgdcldq = (value >> 6) & 0x1;
    375c:	8007d1ba 	srai	r3,r16,6
    3760:	18c0004c 	andi	r3,r3,1
    3764:	10c1f515 	stw	r3,2004(r2)
        regs->reg_0x0400_tsgdcldi = (value >> 5) & 0x1;
    3768:	8007d17a 	srai	r3,r16,5
    376c:	18c0004c 	andi	r3,r3,1
    3770:	10c1f615 	stw	r3,2008(r2)
        regs->reg_0x0400_tsgswapiq = (value >> 4) & 0x1;
    3774:	8007d13a 	srai	r3,r16,4
    3778:	18c0004c 	andi	r3,r3,1
    377c:	10c1f715 	stw	r3,2012(r2)
        regs->reg_0x0400_tsgmode = (value >> 3) & 0x1;
    3780:	8007d0fa 	srai	r3,r16,3
    3784:	18c0004c 	andi	r3,r3,1
    3788:	10c1f815 	stw	r3,2016(r2)
        regs->reg_0x0400_insel = (value >> 2) & 0x1;
    378c:	8007d0ba 	srai	r3,r16,2
    3790:	18c0004c 	andi	r3,r3,1
    3794:	10c1f915 	stw	r3,2020(r2)
        regs->reg_0x0400_bstart = (value >> 1) & 0x1;
    3798:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0400_en = (value >> 0) & 0x1;
    379c:	8400004c 	andi	r16,r16,1
    37a0:	1401fb15 	stw	r16,2028(r2)
        regs->reg_0x0400_tsgdcldq = (value >> 6) & 0x1;
        regs->reg_0x0400_tsgdcldi = (value >> 5) & 0x1;
        regs->reg_0x0400_tsgswapiq = (value >> 4) & 0x1;
        regs->reg_0x0400_tsgmode = (value >> 3) & 0x1;
        regs->reg_0x0400_insel = (value >> 2) & 0x1;
        regs->reg_0x0400_bstart = (value >> 1) & 0x1;
    37a4:	18c0004c 	andi	r3,r3,1
    37a8:	10c1fa15 	stw	r3,2024(r2)
    37ac:	00392906 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0400_en = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0401)
    37b0:	00c10044 	movi	r3,1025
    37b4:	88c0031e 	bne	r17,r3,37c4 <set_addrs_to_default+0x1f98>
    {
        regs->reg_0x0401_gcorrq = (value >> 0) & 0x7ff;
    37b8:	8401ffcc 	andi	r16,r16,2047
    37bc:	1401fc15 	stw	r16,2032(r2)
    37c0:	00392406 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0402)
    37c4:	00c10084 	movi	r3,1026
    37c8:	88c0031e 	bne	r17,r3,37d8 <set_addrs_to_default+0x1fac>
    {
        regs->reg_0x0402_gcorri = (value >> 0) & 0x7ff;
    37cc:	8401ffcc 	andi	r16,r16,2047
    37d0:	1401fd15 	stw	r16,2036(r2)
    37d4:	00391f06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0403)
    37d8:	00c100c4 	movi	r3,1027
    37dc:	88c0061e 	bne	r17,r3,37f8 <set_addrs_to_default+0x1fcc>
    {
        regs->reg_0x0403_hbd_ovr = (value >> 12) & 0x7;
    37e0:	8007d33a 	srai	r3,r16,12
        regs->reg_0x0403_iqcorr = (value >> 0) & 0xfff;
    37e4:	8403ffcc 	andi	r16,r16,4095
    37e8:	1401ff15 	stw	r16,2044(r2)
        regs->reg_0x0402_gcorri = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0403)
    {
        regs->reg_0x0403_hbd_ovr = (value >> 12) & 0x7;
    37ec:	18c001cc 	andi	r3,r3,7
    37f0:	10c1fe15 	stw	r3,2040(r2)
    37f4:	00391706 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0403_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0404)
    37f8:	00c10104 	movi	r3,1028
    37fc:	88c0031e 	bne	r17,r3,380c <set_addrs_to_default+0x1fe0>
    {
        regs->reg_0x0404_dccorr_avg = (value >> 0) & 0x7;
    3800:	840001cc 	andi	r16,r16,7
    3804:	14020015 	stw	r16,2048(r2)
    3808:	00391206 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0405)
    380c:	00c10144 	movi	r3,1029
    3810:	88c0061e 	bne	r17,r3,382c <set_addrs_to_default+0x2000>
    {
        regs->reg_0x0405_gfir1_l = (value >> 8) & 0x7;
    3814:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
    3818:	84003fcc 	andi	r16,r16,255
    381c:	14020215 	stw	r16,2056(r2)
        regs->reg_0x0404_dccorr_avg = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x0405)
    {
        regs->reg_0x0405_gfir1_l = (value >> 8) & 0x7;
    3820:	18c001cc 	andi	r3,r3,7
    3824:	10c20115 	stw	r3,2052(r2)
    3828:	00390a06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0406)
    382c:	00c10184 	movi	r3,1030
    3830:	88c0061e 	bne	r17,r3,384c <set_addrs_to_default+0x2020>
    {
        regs->reg_0x0406_gfir2_l = (value >> 8) & 0x7;
    3834:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
    3838:	84003fcc 	andi	r16,r16,255
    383c:	14020415 	stw	r16,2064(r2)
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0406)
    {
        regs->reg_0x0406_gfir2_l = (value >> 8) & 0x7;
    3840:	18c001cc 	andi	r3,r3,7
    3844:	10c20315 	stw	r3,2060(r2)
    3848:	00390206 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0407)
    384c:	00c101c4 	movi	r3,1031
    3850:	88c0061e 	bne	r17,r3,386c <set_addrs_to_default+0x2040>
    {
        regs->reg_0x0407_gfir3_l = (value >> 8) & 0x7;
    3854:	8007d23a 	srai	r3,r16,8
        regs->reg_0x0407_gfir3_n = (value >> 0) & 0xff;
    3858:	84003fcc 	andi	r16,r16,255
    385c:	14020615 	stw	r16,2072(r2)
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0407)
    {
        regs->reg_0x0407_gfir3_l = (value >> 8) & 0x7;
    3860:	18c001cc 	andi	r3,r3,7
    3864:	10c20515 	stw	r3,2068(r2)
    3868:	0038fa06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0407_gfir3_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0408)
    386c:	00c10204 	movi	r3,1032
    3870:	88c0021e 	bne	r17,r3,387c <set_addrs_to_default+0x2050>
    {
        regs->reg_0x0408_agc_k_lsb = (value >> 0) & 0xffff;
    3874:	14020715 	stw	r16,2076(r2)
    3878:	0038f606 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0409)
    387c:	00c10244 	movi	r3,1033
    3880:	88c0051e 	bne	r17,r3,3898 <set_addrs_to_default+0x206c>
    {
        regs->reg_0x0409_agc_adesired = (value >> 4) & 0xfff;
    3884:	8007d13a 	srai	r3,r16,4
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
    3888:	840000cc 	andi	r16,r16,3
    388c:	14020915 	stw	r16,2084(r2)
        regs->reg_0x0408_agc_k_lsb = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x0409)
    {
        regs->reg_0x0409_agc_adesired = (value >> 4) & 0xfff;
    3890:	10c20815 	stw	r3,2080(r2)
    3894:	0038ef06 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x040A)
    3898:	00c10284 	movi	r3,1034
    389c:	88c0061e 	bne	r17,r3,38b8 <set_addrs_to_default+0x208c>
    {
        regs->reg_0x040a_agc_mode = (value >> 12) & 0x3;
    38a0:	8007d33a 	srai	r3,r16,12
        regs->reg_0x040a_agc_avg = (value >> 0) & 0x7;
    38a4:	840001cc 	andi	r16,r16,7
    38a8:	14020b15 	stw	r16,2092(r2)
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x040A)
    {
        regs->reg_0x040a_agc_mode = (value >> 12) & 0x3;
    38ac:	18c000cc 	andi	r3,r3,3
    38b0:	10c20a15 	stw	r3,2088(r2)
    38b4:	0038e706 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x040a_agc_avg = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x040B)
    38b8:	00c102c4 	movi	r3,1035
    38bc:	88c0021e 	bne	r17,r3,38c8 <set_addrs_to_default+0x209c>
    {
        regs->reg_0x040b_dc_reg = (value >> 0) & 0xffff;
    38c0:	14020c15 	stw	r16,2096(r2)
    38c4:	0038e306 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x040C)
    38c8:	00c10304 	movi	r3,1036
    38cc:	88c01d1e 	bne	r17,r3,3944 <set_addrs_to_default+0x2118>
    {
        regs->reg_0x040c_cmix_gain = (value >> 14) & 0x3;
    38d0:	8007d3ba 	srai	r3,r16,14
    38d4:	10c20d15 	stw	r3,2100(r2)
        regs->reg_0x040c_cmix_sc = (value >> 13) & 0x1;
    38d8:	8007d37a 	srai	r3,r16,13
    38dc:	18c0004c 	andi	r3,r3,1
    38e0:	10c20e15 	stw	r3,2104(r2)
        regs->reg_0x040c_cmix_byp = (value >> 7) & 0x1;
    38e4:	8007d1fa 	srai	r3,r16,7
    38e8:	18c0004c 	andi	r3,r3,1
    38ec:	10c20f15 	stw	r3,2108(r2)
        regs->reg_0x040c_agc_byp = (value >> 6) & 0x1;
    38f0:	8007d1ba 	srai	r3,r16,6
    38f4:	18c0004c 	andi	r3,r3,1
    38f8:	10c21015 	stw	r3,2112(r2)
        regs->reg_0x040c_gfir3_byp = (value >> 5) & 0x1;
    38fc:	8007d17a 	srai	r3,r16,5
    3900:	18c0004c 	andi	r3,r3,1
    3904:	10c21115 	stw	r3,2116(r2)
        regs->reg_0x040c_gfir2_byp = (value >> 4) & 0x1;
    3908:	8007d13a 	srai	r3,r16,4
    390c:	18c0004c 	andi	r3,r3,1
    3910:	10c21215 	stw	r3,2120(r2)
        regs->reg_0x040c_gfir1_byp = (value >> 3) & 0x1;
    3914:	8007d0fa 	srai	r3,r16,3
    3918:	18c0004c 	andi	r3,r3,1
    391c:	10c21315 	stw	r3,2124(r2)
        regs->reg_0x040c_dc_byp = (value >> 2) & 0x1;
    3920:	8007d0ba 	srai	r3,r16,2
    3924:	18c0004c 	andi	r3,r3,1
    3928:	10c21415 	stw	r3,2128(r2)
        regs->reg_0x040c_gc_byp = (value >> 1) & 0x1;
    392c:	8007d07a 	srai	r3,r16,1
        regs->reg_0x040c_ph_byp = (value >> 0) & 0x1;
    3930:	8400004c 	andi	r16,r16,1
    3934:	14021615 	stw	r16,2136(r2)
        regs->reg_0x040c_agc_byp = (value >> 6) & 0x1;
        regs->reg_0x040c_gfir3_byp = (value >> 5) & 0x1;
        regs->reg_0x040c_gfir2_byp = (value >> 4) & 0x1;
        regs->reg_0x040c_gfir1_byp = (value >> 3) & 0x1;
        regs->reg_0x040c_dc_byp = (value >> 2) & 0x1;
        regs->reg_0x040c_gc_byp = (value >> 1) & 0x1;
    3938:	18c0004c 	andi	r3,r3,1
    393c:	10c21515 	stw	r3,2132(r2)
    3940:	0038c406 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x040c_ph_byp = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x040e)
    3944:	00c10384 	movi	r3,1038
    3948:	88c0021e 	bne	r17,r3,3954 <set_addrs_to_default+0x2128>
    {
        regs->reg_0x040e_value = (value >> 0) & 0xffff;
    394c:	14021715 	stw	r16,2140(r2)
    3950:	0038c006 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0440)
    3954:	00c11004 	movi	r3,1088
    3958:	88c0091e 	bne	r17,r3,3980 <set_addrs_to_default+0x2154>
    {
        regs->reg_0x0440_dthbit = (value >> 5) & 0xf;
    395c:	8007d17a 	srai	r3,r16,5
    3960:	18c003cc 	andi	r3,r3,15
    3964:	10c21815 	stw	r3,2144(r2)
        regs->reg_0x0440_sel = (value >> 1) & 0xf;
    3968:	8007d07a 	srai	r3,r16,1
        regs->reg_0x0440_mode = (value >> 0) & 0x1;
    396c:	8400004c 	andi	r16,r16,1
    3970:	14021a15 	stw	r16,2152(r2)
        return;
    }
    if (addr == 0x0440)
    {
        regs->reg_0x0440_dthbit = (value >> 5) & 0xf;
        regs->reg_0x0440_sel = (value >> 1) & 0xf;
    3974:	18c003cc 	andi	r3,r3,15
    3978:	10c21915 	stw	r3,2148(r2)
    397c:	0038b506 	br	1c54 <__alt_data_end+0xfffc3454>
        regs->reg_0x0440_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0441)
    3980:	00c11044 	movi	r3,1089
    3984:	88c0021e 	bne	r17,r3,3990 <set_addrs_to_default+0x2164>
    {
        regs->reg_0x0441_pho = (value >> 0) & 0xffff;
    3988:	14021b15 	stw	r16,2156(r2)
    398c:	0038b106 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0442)
    3990:	00c11084 	movi	r3,1090
    3994:	88c0021e 	bne	r17,r3,39a0 <set_addrs_to_default+0x2174>
    {
        regs->reg_0x0442_fcw0_hi = (value >> 0) & 0xffff;
    3998:	14021c15 	stw	r16,2160(r2)
    399c:	0038ad06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0443)
    39a0:	00c110c4 	movi	r3,1091
    39a4:	88c0021e 	bne	r17,r3,39b0 <set_addrs_to_default+0x2184>
    {
        regs->reg_0x0443_fcw0_lo = (value >> 0) & 0xffff;
    39a8:	14021d15 	stw	r16,2164(r2)
    39ac:	0038a906 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c0)
    39b0:	00c17004 	movi	r3,1472
    39b4:	88c0021e 	bne	r17,r3,39c0 <set_addrs_to_default+0x2194>
    {
        regs->reg_0x05c0_value = (value >> 0) & 0xffff;
    39b8:	14021e15 	stw	r16,2168(r2)
    39bc:	0038a506 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c1)
    39c0:	00c17044 	movi	r3,1473
    39c4:	88c0021e 	bne	r17,r3,39d0 <set_addrs_to_default+0x21a4>
    {
        regs->reg_0x05c1_value = (value >> 0) & 0xffff;
    39c8:	14021f15 	stw	r16,2172(r2)
    39cc:	0038a106 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c2)
    39d0:	00c17084 	movi	r3,1474
    39d4:	88c0021e 	bne	r17,r3,39e0 <set_addrs_to_default+0x21b4>
    {
        regs->reg_0x05c2_value = (value >> 0) & 0xffff;
    39d8:	14022015 	stw	r16,2176(r2)
    39dc:	00389d06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c3)
    39e0:	00c170c4 	movi	r3,1475
    39e4:	88c0021e 	bne	r17,r3,39f0 <set_addrs_to_default+0x21c4>
    {
        regs->reg_0x05c3_value = (value >> 0) & 0xffff;
    39e8:	14022115 	stw	r16,2180(r2)
    39ec:	00389906 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c4)
    39f0:	00c17104 	movi	r3,1476
    39f4:	88c0021e 	bne	r17,r3,3a00 <set_addrs_to_default+0x21d4>
    {
        regs->reg_0x05c4_value = (value >> 0) & 0xffff;
    39f8:	14022215 	stw	r16,2184(r2)
    39fc:	00389506 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c5)
    3a00:	00c17144 	movi	r3,1477
    3a04:	88c0021e 	bne	r17,r3,3a10 <set_addrs_to_default+0x21e4>
    {
        regs->reg_0x05c5_value = (value >> 0) & 0xffff;
    3a08:	14022315 	stw	r16,2188(r2)
    3a0c:	00389106 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c6)
    3a10:	00c17184 	movi	r3,1478
    3a14:	88c0021e 	bne	r17,r3,3a20 <set_addrs_to_default+0x21f4>
    {
        regs->reg_0x05c6_value = (value >> 0) & 0xffff;
    3a18:	14022415 	stw	r16,2192(r2)
    3a1c:	00388d06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c7)
    3a20:	00c171c4 	movi	r3,1479
    3a24:	88c0021e 	bne	r17,r3,3a30 <set_addrs_to_default+0x2204>
    {
        regs->reg_0x05c7_value = (value >> 0) & 0xffff;
    3a28:	14022515 	stw	r16,2196(r2)
    3a2c:	00388906 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c8)
    3a30:	00c17204 	movi	r3,1480
    3a34:	88c0021e 	bne	r17,r3,3a40 <set_addrs_to_default+0x2214>
    {
        regs->reg_0x05c8_value = (value >> 0) & 0xffff;
    3a38:	14022615 	stw	r16,2200(r2)
    3a3c:	00388506 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05c9)
    3a40:	00c17244 	movi	r3,1481
    3a44:	88c0021e 	bne	r17,r3,3a50 <set_addrs_to_default+0x2224>
    {
        regs->reg_0x05c9_value = (value >> 0) & 0xffff;
    3a48:	14022715 	stw	r16,2204(r2)
    3a4c:	00388106 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05ca)
    3a50:	00c17284 	movi	r3,1482
    3a54:	88c0021e 	bne	r17,r3,3a60 <set_addrs_to_default+0x2234>
    {
        regs->reg_0x05ca_value = (value >> 0) & 0xffff;
    3a58:	14022815 	stw	r16,2208(r2)
    3a5c:	00387d06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05cb)
    3a60:	00c172c4 	movi	r3,1483
    3a64:	88c0021e 	bne	r17,r3,3a70 <set_addrs_to_default+0x2244>
    {
        regs->reg_0x05cb_value = (value >> 0) & 0xffff;
    3a68:	14022915 	stw	r16,2212(r2)
    3a6c:	00387906 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x05cc)
    3a70:	00c17304 	movi	r3,1484
    3a74:	88c0021e 	bne	r17,r3,3a80 <set_addrs_to_default+0x2254>
    {
        regs->reg_0x05cc_value = (value >> 0) & 0xffff;
    3a78:	14022a15 	stw	r16,2216(r2)
    3a7c:	00387506 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0600)
    3a80:	00c18004 	movi	r3,1536
    3a84:	88c0021e 	bne	r17,r3,3a90 <set_addrs_to_default+0x2264>
    {
        regs->reg_0x0600_value = (value >> 0) & 0xffff;
    3a88:	14022b15 	stw	r16,2220(r2)
    3a8c:	00387106 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0601)
    3a90:	00c18044 	movi	r3,1537
    3a94:	88c0021e 	bne	r17,r3,3aa0 <set_addrs_to_default+0x2274>
    {
        regs->reg_0x0601_value = (value >> 0) & 0xffff;
    3a98:	14022c15 	stw	r16,2224(r2)
    3a9c:	00386d06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0602)
    3aa0:	00c18084 	movi	r3,1538
    3aa4:	88c0021e 	bne	r17,r3,3ab0 <set_addrs_to_default+0x2284>
    {
        regs->reg_0x0602_value = (value >> 0) & 0xffff;
    3aa8:	14022d15 	stw	r16,2228(r2)
    3aac:	00386906 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0603)
    3ab0:	00c180c4 	movi	r3,1539
    3ab4:	88c0021e 	bne	r17,r3,3ac0 <set_addrs_to_default+0x2294>
    {
        regs->reg_0x0603_value = (value >> 0) & 0xffff;
    3ab8:	14022e15 	stw	r16,2232(r2)
    3abc:	00386506 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0604)
    3ac0:	00c18104 	movi	r3,1540
    3ac4:	88c0021e 	bne	r17,r3,3ad0 <set_addrs_to_default+0x22a4>
    {
        regs->reg_0x0604_value = (value >> 0) & 0xffff;
    3ac8:	14022f15 	stw	r16,2236(r2)
    3acc:	00386106 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0605)
    3ad0:	00c18144 	movi	r3,1541
    3ad4:	88c0021e 	bne	r17,r3,3ae0 <set_addrs_to_default+0x22b4>
    {
        regs->reg_0x0605_value = (value >> 0) & 0xffff;
    3ad8:	14023015 	stw	r16,2240(r2)
    3adc:	00385d06 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0606)
    3ae0:	00c18184 	movi	r3,1542
    3ae4:	88c0021e 	bne	r17,r3,3af0 <set_addrs_to_default+0x22c4>
    {
        regs->reg_0x0606_value = (value >> 0) & 0xffff;
    3ae8:	14023115 	stw	r16,2244(r2)
    3aec:	00385906 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0640)
    3af0:	00c19004 	movi	r3,1600
    3af4:	88c0021e 	bne	r17,r3,3b00 <set_addrs_to_default+0x22d4>
    {
        regs->reg_0x0640_value = (value >> 0) & 0xffff;
    3af8:	14023215 	stw	r16,2248(r2)
    3afc:	00385506 	br	1c54 <__alt_data_end+0xfffc3454>
        return;
    }
    if (addr == 0x0641)
    3b00:	00c19044 	movi	r3,1601
    3b04:	88f8531e 	bne	r17,r3,1c54 <__alt_data_end+0xfffc3454>
    {
        regs->reg_0x0641_value = (value >> 0) & 0xffff;
    3b08:	14023315 	stw	r16,2252(r2)
    3b0c:	00385106 	br	1c54 <__alt_data_end+0xfffc3454>
        int value = LMS7002M_regs_default(addr);
        if (value == -1) continue; //not in map
        LMS7002M_regs_set(LMS7002M_regs(self), addr, value);
        LMS7002M_regs_spi_write(self, addr);
    }
}
    3b10:	dfc00817 	ldw	ra,32(sp)
    3b14:	ddc00717 	ldw	r23,28(sp)
    3b18:	dd800617 	ldw	r22,24(sp)
    3b1c:	dd400517 	ldw	r21,20(sp)
    3b20:	dd000417 	ldw	r20,16(sp)
    3b24:	dcc00317 	ldw	r19,12(sp)
    3b28:	dc800217 	ldw	r18,8(sp)
    3b2c:	dc400117 	ldw	r17,4(sp)
    3b30:	dc000017 	ldw	r16,0(sp)
    3b34:	dec00904 	addi	sp,sp,36
    3b38:	f800283a 	ret

00003b3c <cal_gain_selection>:

int cal_gain_selection(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    3b3c:	defff904 	addi	sp,sp,-28
    3b40:	dd400515 	stw	r21,20(sp)
    3b44:	dd000415 	stw	r20,16(sp)
    3b48:	dcc00315 	stw	r19,12(sp)
    3b4c:	dc800215 	stw	r18,8(sp)
    3b50:	dc400115 	stw	r17,4(sp)
    3b54:	dc000015 	stw	r16,0(sp)
    3b58:	dfc00615 	stw	ra,24(sp)
    3b5c:	2021883a 	mov	r16,r4
    3b60:	2823883a 	mov	r17,r5
    while (true)
    {
        const int rssi_value_50k = cal_read_rssi(self, channel);
        if (rssi_value_50k < 0x8400) break;
    3b64:	04a0ffd4 	movui	r18,33791

        LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb++;
        if (LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb > 63)
    3b68:	04c00fc4 	movi	r19,63
        {
            if (LMS7002M_regs(self)->reg_0x0119_g_pga_rbb > 31) break;
    3b6c:	050007c4 	movi	r20,31
            LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    3b70:	05400044 	movi	r21,1

int cal_gain_selection(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    while (true)
    {
        const int rssi_value_50k = cal_read_rssi(self, channel);
    3b74:	880b883a 	mov	r5,r17
    3b78:	8009883a 	mov	r4,r16
    3b7c:	00017d40 	call	17d4 <cal_read_rssi>
        if (rssi_value_50k < 0x8400) break;
    3b80:	10bfffcc 	andi	r2,r2,65535
    3b84:	90801c0e 	bge	r18,r2,3bf8 <cal_gain_selection+0xbc>

        LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb++;
    3b88:	8009883a 	mov	r4,r16
    3b8c:	00092100 	call	9210 <LMS7002M_regs>
    3b90:	10c15717 	ldw	r3,1372(r2)
        if (LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb > 63)
    3b94:	8009883a 	mov	r4,r16
    while (true)
    {
        const int rssi_value_50k = cal_read_rssi(self, channel);
        if (rssi_value_50k < 0x8400) break;

        LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb++;
    3b98:	18c00044 	addi	r3,r3,1
    3b9c:	10c15715 	stw	r3,1372(r2)
        if (LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb > 63)
    3ba0:	00092100 	call	9210 <LMS7002M_regs>
    3ba4:	10815717 	ldw	r2,1372(r2)
    3ba8:	98800c0e 	bge	r19,r2,3bdc <cal_gain_selection+0xa0>
        {
            if (LMS7002M_regs(self)->reg_0x0119_g_pga_rbb > 31) break;
    3bac:	8009883a 	mov	r4,r16
    3bb0:	00092100 	call	9210 <LMS7002M_regs>
    3bb4:	10819417 	ldw	r2,1616(r2)
    3bb8:	a0800f16 	blt	r20,r2,3bf8 <cal_gain_selection+0xbc>
            LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    3bbc:	8009883a 	mov	r4,r16
    3bc0:	00092100 	call	9210 <LMS7002M_regs>
    3bc4:	15415715 	stw	r21,1372(r2)
            LMS7002M_regs(self)->reg_0x0119_g_pga_rbb += 6;
    3bc8:	8009883a 	mov	r4,r16
    3bcc:	00092100 	call	9210 <LMS7002M_regs>
    3bd0:	10c19417 	ldw	r3,1616(r2)
    3bd4:	18c00184 	addi	r3,r3,6
    3bd8:	10c19415 	stw	r3,1616(r2)
        }

        LMS7002M_regs_spi_write(self, 0x0108);
    3bdc:	8009883a 	mov	r4,r16
    3be0:	01404204 	movi	r5,264
    3be4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
        LMS7002M_regs_spi_write(self, 0x0119);
    3be8:	01404644 	movi	r5,281
    3bec:	8009883a 	mov	r4,r16
    3bf0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    }
    3bf4:	003fdf06 	br	3b74 <__alt_data_end+0xfffc5374>
    return cal_read_rssi(self, channel);
    3bf8:	880b883a 	mov	r5,r17
    3bfc:	8009883a 	mov	r4,r16
    3c00:	00017d40 	call	17d4 <cal_read_rssi>
}
    3c04:	10bfffcc 	andi	r2,r2,65535
    3c08:	dfc00617 	ldw	ra,24(sp)
    3c0c:	dd400517 	ldw	r21,20(sp)
    3c10:	dd000417 	ldw	r20,16(sp)
    3c14:	dcc00317 	ldw	r19,12(sp)
    3c18:	dc800217 	ldw	r18,8(sp)
    3c1c:	dc400117 	ldw	r17,4(sp)
    3c20:	dc000017 	ldw	r16,0(sp)
    3c24:	dec00704 	addi	sp,sp,28
    3c28:	f800283a 	ret

00003c2c <cal_setup_cgen>:

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    3c2c:	defff804 	addi	sp,sp,-32
    3c30:	dcc00515 	stw	r19,20(sp)
    3c34:	3027883a 	mov	r19,r6
    3c38:	dd000615 	stw	r20,24(sp)
    3c3c:	dc800415 	stw	r18,16(sp)
    double cgen_freq = bw*20;
    3c40:	000d883a 	mov	r6,zero
    3c44:	01d00d34 	movhi	r7,16436
    }
    return cal_read_rssi(self, channel);
}

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    3c48:	2025883a 	mov	r18,r4
    3c4c:	2829883a 	mov	r20,r5
    double cgen_freq = bw*20;
    3c50:	2809883a 	mov	r4,r5
    3c54:	980b883a 	mov	r5,r19
    }
    return cal_read_rssi(self, channel);
}

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    3c58:	dc400315 	stw	r17,12(sp)
    3c5c:	dc000215 	stw	r16,8(sp)
    3c60:	dfc00715 	stw	ra,28(sp)
    double cgen_freq = bw*20;
    3c64:	00275f00 	call	275f0 <__muldf3>
    if (cgen_freq < 60e6) cgen_freq = 60e6;
    3c68:	01d06374 	movhi	r7,16781
    3c6c:	000d883a 	mov	r6,zero
    3c70:	39e70e04 	addi	r7,r7,-25544
    3c74:	1009883a 	mov	r4,r2
    3c78:	180b883a 	mov	r5,r3
    return cal_read_rssi(self, channel);
}

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    double cgen_freq = bw*20;
    3c7c:	1021883a 	mov	r16,r2
    3c80:	1823883a 	mov	r17,r3
    if (cgen_freq < 60e6) cgen_freq = 60e6;
    3c84:	00274fc0 	call	274fc <__ledf2>
    3c88:	10000b16 	blt	r2,zero,3cb8 <cal_setup_cgen+0x8c>
    if (cgen_freq > 640e6) cgen_freq = 640e6;
    3c8c:	01d070f4 	movhi	r7,16835
    3c90:	000d883a 	mov	r6,zero
    3c94:	39c4b404 	addi	r7,r7,4816
    3c98:	8009883a 	mov	r4,r16
    3c9c:	880b883a 	mov	r5,r17
    3ca0:	00274200 	call	27420 <__gedf2>
    3ca4:	0080070e 	bge	zero,r2,3cc4 <cal_setup_cgen+0x98>
    3ca8:	045070f4 	movhi	r17,16835
    3cac:	0021883a 	mov	r16,zero
    3cb0:	8c44b404 	addi	r17,r17,4816
    3cb4:	00000306 	br	3cc4 <cal_setup_cgen+0x98>
}

int cal_setup_cgen(LMS7002M_t *self, const double bw)
{
    double cgen_freq = bw*20;
    if (cgen_freq < 60e6) cgen_freq = 60e6;
    3cb8:	04506374 	movhi	r17,16781
    3cbc:	0021883a 	mov	r16,zero
    3cc0:	8c670e04 	addi	r17,r17,-25544
    if (cgen_freq > 640e6) cgen_freq = 640e6;
    while ((int)(cgen_freq/1e6) == (int)(bw/16e6)) cgen_freq -= 10e6;
    3cc4:	01d05bf4 	movhi	r7,16751
    3cc8:	980b883a 	mov	r5,r19
    3ccc:	000d883a 	mov	r6,zero
    3cd0:	39e12004 	addi	r7,r7,-31616
    3cd4:	a009883a 	mov	r4,r20
    3cd8:	00269c80 	call	269c8 <__divdf3>
    3cdc:	1009883a 	mov	r4,r2
    3ce0:	180b883a 	mov	r5,r3
    3ce4:	00287580 	call	28758 <__fixdfsi>
    3ce8:	1027883a 	mov	r19,r2
    3cec:	01d04bf4 	movhi	r7,16687
    3cf0:	8009883a 	mov	r4,r16
    3cf4:	880b883a 	mov	r5,r17
    3cf8:	000d883a 	mov	r6,zero
    3cfc:	39e12004 	addi	r7,r7,-31616
    3d00:	00269c80 	call	269c8 <__divdf3>
    3d04:	1009883a 	mov	r4,r2
    3d08:	180b883a 	mov	r5,r3
    3d0c:	00287580 	call	28758 <__fixdfsi>
    3d10:	14c0091e 	bne	r2,r19,3d38 <cal_setup_cgen+0x10c>
    3d14:	01d058f4 	movhi	r7,16739
    3d18:	8009883a 	mov	r4,r16
    3d1c:	880b883a 	mov	r5,r17
    3d20:	000d883a 	mov	r6,zero
    3d24:	39c4b404 	addi	r7,r7,4816
    3d28:	0027e5c0 	call	27e5c <__subdf3>
    3d2c:	1021883a 	mov	r16,r2
    3d30:	1823883a 	mov	r17,r3
    3d34:	003fed06 	br	3cec <__alt_data_end+0xfffc54ec>
    return LMS7002M_set_data_clock(self, self->cgen_fref, cgen_freq, NULL);
    3d38:	91447017 	ldw	r5,4544(r18)
    3d3c:	91847117 	ldw	r6,4548(r18)
    3d40:	d8000115 	stw	zero,4(sp)
    3d44:	dc400015 	stw	r17,0(sp)
    3d48:	800f883a 	mov	r7,r16
    3d4c:	9009883a 	mov	r4,r18
    3d50:	00014580 	call	1458 <LMS7002M_set_data_clock>
}
    3d54:	dfc00717 	ldw	ra,28(sp)
    3d58:	dd000617 	ldw	r20,24(sp)
    3d5c:	dcc00517 	ldw	r19,20(sp)
    3d60:	dc800417 	ldw	r18,16(sp)
    3d64:	dc400317 	ldw	r17,12(sp)
    3d68:	dc000217 	ldw	r16,8(sp)
    3d6c:	dec00804 	addi	sp,sp,32
    3d70:	f800283a 	ret

00003d74 <LMS7002M_set_gfir_taps>:
    const LMS7002M_dir_t direction,
    const LMS7002M_chan_t channel,
    const int which,
    const short *taps,
    const size_t ntaps)
{
    3d74:	defff604 	addi	sp,sp,-40
    3d78:	dc800215 	stw	r18,8(sp)
    3d7c:	dc800a17 	ldw	r18,40(sp)
    3d80:	dd000415 	stw	r20,16(sp)
    3d84:	2829883a 	mov	r20,r5
    LMS7002M_set_mac_ch(self, channel);
    3d88:	300b883a 	mov	r5,r6
    const LMS7002M_dir_t direction,
    const LMS7002M_chan_t channel,
    const int which,
    const short *taps,
    const size_t ntaps)
{
    3d8c:	dd400515 	stw	r21,20(sp)
    3d90:	dc400115 	stw	r17,4(sp)
    3d94:	dc000015 	stw	r16,0(sp)
    3d98:	dfc00915 	stw	ra,36(sp)
    3d9c:	df000815 	stw	fp,32(sp)
    3da0:	ddc00715 	stw	r23,28(sp)
    3da4:	dd800615 	stw	r22,24(sp)
    3da8:	dcc00315 	stw	r19,12(sp)
    3dac:	2023883a 	mov	r17,r4
    3db0:	3821883a 	mov	r16,r7
    3db4:	dd400b17 	ldw	r21,44(sp)
    LMS7002M_set_mac_ch(self, channel);
    3db8:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    3dbc:	00800044 	movi	r2,1

    //bypass the filter for null/empty filter taps
    const bool bypass = (taps == NULL) || (ntaps == 0);
    3dc0:	90000226 	beq	r18,zero,3dcc <LMS7002M_set_gfir_taps+0x58>
    3dc4:	a827003a 	cmpeq	r19,r21,zero
    3dc8:	00000106 	br	3dd0 <LMS7002M_set_gfir_taps+0x5c>
    3dcc:	1027883a 	mov	r19,r2
    if (direction == LMS_RX)
    3dd0:	00c00084 	movi	r3,2
    3dd4:	a0c00e1e 	bne	r20,r3,3e10 <LMS7002M_set_gfir_taps+0x9c>
    {
        if (which == 1) self->regs->reg_0x040c_gfir1_byp = bypass?1:0;
    3dd8:	8080031e 	bne	r16,r2,3de8 <LMS7002M_set_gfir_taps+0x74>
    3ddc:	88846917 	ldw	r2,4516(r17)
    3de0:	14c21315 	stw	r19,2124(r2)
    3de4:	00000806 	br	3e08 <LMS7002M_set_gfir_taps+0x94>
        if (which == 2) self->regs->reg_0x040c_gfir2_byp = bypass?1:0;
    3de8:	8500031e 	bne	r16,r20,3df8 <LMS7002M_set_gfir_taps+0x84>
    3dec:	88846917 	ldw	r2,4516(r17)
    3df0:	14c21215 	stw	r19,2120(r2)
    3df4:	00000406 	br	3e08 <LMS7002M_set_gfir_taps+0x94>
        if (which == 3) self->regs->reg_0x040c_gfir3_byp = bypass?1:0;
    3df8:	008000c4 	movi	r2,3
    3dfc:	8080021e 	bne	r16,r2,3e08 <LMS7002M_set_gfir_taps+0x94>
    3e00:	88846917 	ldw	r2,4516(r17)
    3e04:	14c21115 	stw	r19,2116(r2)
        LMS7002M_regs_spi_write(self, 0x040c);
    3e08:	01410304 	movi	r5,1036
    3e0c:	00000e06 	br	3e48 <LMS7002M_set_gfir_taps+0xd4>
    }
    if (direction == LMS_TX)
    3e10:	a0800f1e 	bne	r20,r2,3e50 <LMS7002M_set_gfir_taps+0xdc>
    {
        if (which == 1) self->regs->reg_0x0208_gfir1_byp = bypass?1:0;
    3e14:	8500031e 	bne	r16,r20,3e24 <LMS7002M_set_gfir_taps+0xb0>
    3e18:	88846917 	ldw	r2,4516(r17)
    3e1c:	14c1e415 	stw	r19,1936(r2)
    3e20:	00000806 	br	3e44 <LMS7002M_set_gfir_taps+0xd0>
        if (which == 2) self->regs->reg_0x0208_gfir2_byp = bypass?1:0;
    3e24:	80c0031e 	bne	r16,r3,3e34 <LMS7002M_set_gfir_taps+0xc0>
    3e28:	88846917 	ldw	r2,4516(r17)
    3e2c:	14c1e315 	stw	r19,1932(r2)
    3e30:	00000406 	br	3e44 <LMS7002M_set_gfir_taps+0xd0>
        if (which == 3) self->regs->reg_0x0208_gfir3_byp = bypass?1:0;
    3e34:	008000c4 	movi	r2,3
    3e38:	8080021e 	bne	r16,r2,3e44 <LMS7002M_set_gfir_taps+0xd0>
    3e3c:	88846917 	ldw	r2,4516(r17)
    3e40:	14c1e215 	stw	r19,1928(r2)
        LMS7002M_regs_spi_write(self, 0x0208);
    3e44:	01408204 	movi	r5,520
    3e48:	8809883a 	mov	r4,r17
    3e4c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    }

    //bypass programed, skip writing taps
    if (bypass) return 0;
    3e50:	98005a1e 	bne	r19,zero,3fbc <LMS7002M_set_gfir_taps+0x248>

    //bounds check
    if (which < 1) return -1;
    3e54:	80ffffc4 	addi	r3,r16,-1
    3e58:	00800084 	movi	r2,2
    3e5c:	10c05936 	bltu	r2,r3,3fc4 <LMS7002M_set_gfir_taps+0x250>
    if (which > 3) return -1;
    if (which == 1 && ntaps != 5*8) return -2;
    3e60:	00c00044 	movi	r3,1
    3e64:	80c0031e 	bne	r16,r3,3e74 <LMS7002M_set_gfir_taps+0x100>
    3e68:	00c00a04 	movi	r3,40
    3e6c:	a8c00826 	beq	r21,r3,3e90 <LMS7002M_set_gfir_taps+0x11c>
    3e70:	00005606 	br	3fcc <LMS7002M_set_gfir_taps+0x258>
    if (which == 2 && ntaps != 5*8) return -2;
    3e74:	8080031e 	bne	r16,r2,3e84 <LMS7002M_set_gfir_taps+0x110>
    3e78:	00800a04 	movi	r2,40
    3e7c:	a8801d26 	beq	r21,r2,3ef4 <LMS7002M_set_gfir_taps+0x180>
    3e80:	00005206 	br	3fcc <LMS7002M_set_gfir_taps+0x258>
    if (which == 3 && ntaps != 3*5*8) return -2;
    3e84:	00c01e04 	movi	r3,120
    3e88:	a8c03326 	beq	r21,r3,3f58 <LMS7002M_set_gfir_taps+0x1e4>
    3e8c:	00004f06 	br	3fcc <LMS7002M_set_gfir_taps+0x258>

    //taps configuration logic from LMS7002_MainControl::LoadGFIRCoefficients
    if (which == 1)
    {
        int addr = (direction == LMS_RX)?0x0480:0x0280;
    3e90:	a0800226 	beq	r20,r2,3e9c <LMS7002M_set_gfir_taps+0x128>
    3e94:	0400a004 	movi	r16,640
    3e98:	00000106 	br	3ea0 <LMS7002M_set_gfir_taps+0x12c>
    3e9c:	04012004 	movi	r16,1152
    3ea0:	01600034 	movhi	r5,32768
    3ea4:	8009883a 	mov	r4,r16
    3ea8:	0025ef80 	call	25ef8 <__mulsi3>
    3eac:	8027883a 	mov	r19,r16
    3eb0:	85000a04 	addi	r20,r16,40
    3eb4:	102f883a 	mov	r23,r2
    3eb8:	bcc7c83a 	sub	r3,r23,r19
    3ebc:	85800204 	addi	r22,r16,8
    3ec0:	18eb883a 	add	r21,r3,r3
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
            {
                LMS7002M_spi_write(self, addr, taps[k*8+i]);
    3ec4:	8407883a 	add	r3,r16,r16
    3ec8:	1d47883a 	add	r3,r3,r21
    3ecc:	90c7883a 	add	r3,r18,r3
    3ed0:	1980000f 	ldh	r6,0(r3)
    3ed4:	800b883a 	mov	r5,r16
    3ed8:	8809883a 	mov	r4,r17
                ++addr;
    3edc:	84000044 	addi	r16,r16,1
        int addr = (direction == LMS_RX)?0x0480:0x0280;
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
            {
                LMS7002M_spi_write(self, addr, taps[k*8+i]);
    3ee0:	00069a40 	call	69a4 <LMS7002M_spi_write>
    if (which == 1)
    {
        int addr = (direction == LMS_RX)?0x0480:0x0280;
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
    3ee4:	b43ff71e 	bne	r22,r16,3ec4 <__alt_data_end+0xfffc56c4>
    3ee8:	b021883a 	mov	r16,r22

    //taps configuration logic from LMS7002_MainControl::LoadGFIRCoefficients
    if (which == 1)
    {
        int addr = (direction == LMS_RX)?0x0480:0x0280;
        for (int k=0; k<5; ++k)
    3eec:	a5bff21e 	bne	r20,r22,3eb8 <__alt_data_end+0xfffc56b8>
    3ef0:	00003206 	br	3fbc <LMS7002M_set_gfir_taps+0x248>
            }
        }
    }
    else if (which == 2)
    {
        int addr = (direction == LMS_RX)?0x04c0:0x02c0;
    3ef4:	a4000226 	beq	r20,r16,3f00 <LMS7002M_set_gfir_taps+0x18c>
    3ef8:	0400b004 	movi	r16,704
    3efc:	00000106 	br	3f04 <LMS7002M_set_gfir_taps+0x190>
    3f00:	04013004 	movi	r16,1216
    3f04:	01600034 	movhi	r5,32768
    3f08:	8009883a 	mov	r4,r16
    3f0c:	0025ef80 	call	25ef8 <__mulsi3>
    3f10:	8027883a 	mov	r19,r16
    3f14:	85000a04 	addi	r20,r16,40
    3f18:	102f883a 	mov	r23,r2
    3f1c:	bcc7c83a 	sub	r3,r23,r19
    3f20:	85800204 	addi	r22,r16,8
    3f24:	18eb883a 	add	r21,r3,r3
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
            {
                LMS7002M_spi_write(self, addr, taps[k*8+i]);
    3f28:	8407883a 	add	r3,r16,r16
    3f2c:	1d47883a 	add	r3,r3,r21
    3f30:	90c7883a 	add	r3,r18,r3
    3f34:	1980000f 	ldh	r6,0(r3)
    3f38:	800b883a 	mov	r5,r16
    3f3c:	8809883a 	mov	r4,r17
                ++addr;
    3f40:	84000044 	addi	r16,r16,1
        int addr = (direction == LMS_RX)?0x04c0:0x02c0;
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
            {
                LMS7002M_spi_write(self, addr, taps[k*8+i]);
    3f44:	00069a40 	call	69a4 <LMS7002M_spi_write>
    else if (which == 2)
    {
        int addr = (direction == LMS_RX)?0x04c0:0x02c0;
        for (int k=0; k<5; ++k)
        {
            for (int i=0; i<8; ++i)
    3f48:	b43ff71e 	bne	r22,r16,3f28 <__alt_data_end+0xfffc5728>
    3f4c:	b021883a 	mov	r16,r22
        }
    }
    else if (which == 2)
    {
        int addr = (direction == LMS_RX)?0x04c0:0x02c0;
        for (int k=0; k<5; ++k)
    3f50:	a5bff21e 	bne	r20,r22,3f1c <__alt_data_end+0xfffc571c>
    3f54:	00001906 	br	3fbc <LMS7002M_set_gfir_taps+0x248>
            }
        }
    }
    else if (which == 3)
    {
        int addr = (direction == LMS_RX)?0x0500:0x0300;
    3f58:	a0800226 	beq	r20,r2,3f64 <LMS7002M_set_gfir_taps+0x1f0>
    3f5c:	0140c004 	movi	r5,768
    3f60:	00000106 	br	3f68 <LMS7002M_set_gfir_taps+0x1f4>
    3f64:	01414004 	movi	r5,1280
    3f68:	0167c83a 	sub	r19,zero,r5
    3f6c:	2f003004 	addi	fp,r5,192
    3f70:	282f883a 	mov	r23,r5
    3f74:	2d800a04 	addi	r22,r5,40
    3f78:	9ceb883a 	add	r21,r19,r19
    3f7c:	2d000204 	addi	r20,r5,8
    3f80:	2821883a 	mov	r16,r5
        {
            for (int k=0; k<5; ++k)
            {
                for (int i=0; i<8; ++i)
                {
                    coefValue = taps[coefIndex];
    3f84:	8405883a 	add	r2,r16,r16
    3f88:	1545883a 	add	r2,r2,r21
    3f8c:	9085883a 	add	r2,r18,r2
                    ++coefIndex;

                    LMS7002M_spi_write(self, addr, coefValue);
    3f90:	1180000b 	ldhu	r6,0(r2)
    3f94:	800b883a 	mov	r5,r16
    3f98:	8809883a 	mov	r4,r17
                    ++addr;
    3f9c:	84000044 	addi	r16,r16,1
                for (int i=0; i<8; ++i)
                {
                    coefValue = taps[coefIndex];
                    ++coefIndex;

                    LMS7002M_spi_write(self, addr, coefValue);
    3fa0:	00069a40 	call	69a4 <LMS7002M_spi_write>
        unsigned short coefValue = 0;
        for (int n=0; n<3; ++n)
        {
            for (int k=0; k<5; ++k)
            {
                for (int i=0; i<8; ++i)
    3fa4:	a43ff71e 	bne	r20,r16,3f84 <__alt_data_end+0xfffc5784>
    3fa8:	a00b883a 	mov	r5,r20
        int addr = (direction == LMS_RX)?0x0500:0x0300;
        int coefIndex = 0;
        unsigned short coefValue = 0;
        for (int n=0; n<3; ++n)
        {
            for (int k=0; k<5; ++k)
    3fac:	b53ff31e 	bne	r22,r20,3f7c <__alt_data_end+0xfffc577c>
    3fb0:	b9401004 	addi	r5,r23,64
    3fb4:	9cfffa04 	addi	r19,r19,-24
    else if (which == 3)
    {
        int addr = (direction == LMS_RX)?0x0500:0x0300;
        int coefIndex = 0;
        unsigned short coefValue = 0;
        for (int n=0; n<3; ++n)
    3fb8:	2f3fed1e 	bne	r5,fp,3f70 <__alt_data_end+0xfffc5770>
        if (which == 3) self->regs->reg_0x0208_gfir3_byp = bypass?1:0;
        LMS7002M_regs_spi_write(self, 0x0208);
    }

    //bypass programed, skip writing taps
    if (bypass) return 0;
    3fbc:	0005883a 	mov	r2,zero
    3fc0:	00000306 	br	3fd0 <LMS7002M_set_gfir_taps+0x25c>

    //bounds check
    if (which < 1) return -1;
    3fc4:	00bfffc4 	movi	r2,-1
    3fc8:	00000106 	br	3fd0 <LMS7002M_set_gfir_taps+0x25c>
    if (which > 3) return -1;
    if (which == 1 && ntaps != 5*8) return -2;
    3fcc:	00bfff84 	movi	r2,-2
            addr += 24; //skip reserved
        }
    }

    return 0; //OK
}
    3fd0:	dfc00917 	ldw	ra,36(sp)
    3fd4:	df000817 	ldw	fp,32(sp)
    3fd8:	ddc00717 	ldw	r23,28(sp)
    3fdc:	dd800617 	ldw	r22,24(sp)
    3fe0:	dd400517 	ldw	r21,20(sp)
    3fe4:	dd000417 	ldw	r20,16(sp)
    3fe8:	dcc00317 	ldw	r19,12(sp)
    3fec:	dc800217 	ldw	r18,8(sp)
    3ff0:	dc400117 	ldw	r17,4(sp)
    3ff4:	dc000017 	ldw	r16,0(sp)
    3ff8:	dec00a04 	addi	sp,sp,40
    3ffc:	f800283a 	ret

00004000 <LMS7002M_regs_set>:
    return -1;
}

static inline void LMS7002M_regs_set(LMS7002M_regs_t *regs, const int addr, const int value)
{
    if (addr == 0x0020)
    4000:	00800804 	movi	r2,32
    4004:	28802d1e 	bne	r5,r2,40bc <LMS7002M_regs_set+0xbc>
    {
        regs->reg_0x0020_lrst_tx_b = (value >> 15) & 0x1;
    4008:	3005d3fa 	srai	r2,r6,15
    400c:	1080004c 	andi	r2,r2,1
    4010:	20800015 	stw	r2,0(r4)
        regs->reg_0x0020_mrst_tx_b = (value >> 14) & 0x1;
    4014:	3005d3ba 	srai	r2,r6,14
    4018:	1080004c 	andi	r2,r2,1
    401c:	20800115 	stw	r2,4(r4)
        regs->reg_0x0020_lrst_tx_a = (value >> 13) & 0x1;
    4020:	3005d37a 	srai	r2,r6,13
    4024:	1080004c 	andi	r2,r2,1
    4028:	20800215 	stw	r2,8(r4)
        regs->reg_0x0020_mrst_tx_a = (value >> 12) & 0x1;
    402c:	3005d33a 	srai	r2,r6,12
    4030:	1080004c 	andi	r2,r2,1
    4034:	20800315 	stw	r2,12(r4)
        regs->reg_0x0020_lrst_rx_b = (value >> 11) & 0x1;
    4038:	3005d2fa 	srai	r2,r6,11
    403c:	1080004c 	andi	r2,r2,1
    4040:	20800415 	stw	r2,16(r4)
        regs->reg_0x0020_mrst_rx_b = (value >> 10) & 0x1;
    4044:	3005d2ba 	srai	r2,r6,10
    4048:	1080004c 	andi	r2,r2,1
    404c:	20800515 	stw	r2,20(r4)
        regs->reg_0x0020_lrst_rx_a = (value >> 9) & 0x1;
    4050:	3005d27a 	srai	r2,r6,9
    4054:	1080004c 	andi	r2,r2,1
    4058:	20800615 	stw	r2,24(r4)
        regs->reg_0x0020_mrst_rx_a = (value >> 8) & 0x1;
    405c:	3005d23a 	srai	r2,r6,8
    4060:	1080004c 	andi	r2,r2,1
    4064:	20800715 	stw	r2,28(r4)
        regs->reg_0x0020_srst_rxfifo = (value >> 7) & 0x1;
    4068:	3005d1fa 	srai	r2,r6,7
    406c:	1080004c 	andi	r2,r2,1
    4070:	20800815 	stw	r2,32(r4)
        regs->reg_0x0020_srst_txfifo = (value >> 6) & 0x1;
    4074:	3005d1ba 	srai	r2,r6,6
    4078:	1080004c 	andi	r2,r2,1
    407c:	20800915 	stw	r2,36(r4)
        regs->reg_0x0020_rxen_b = (value >> 5) & 0x1;
    4080:	3005d17a 	srai	r2,r6,5
    4084:	1080004c 	andi	r2,r2,1
    4088:	20800a15 	stw	r2,40(r4)
        regs->reg_0x0020_rxen_a = (value >> 4) & 0x1;
    408c:	3005d13a 	srai	r2,r6,4
    4090:	1080004c 	andi	r2,r2,1
    4094:	20800b15 	stw	r2,44(r4)
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
    4098:	3005d0fa 	srai	r2,r6,3
    409c:	1080004c 	andi	r2,r2,1
    40a0:	20800c15 	stw	r2,48(r4)
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
    40a4:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
    40a8:	318000cc 	andi	r6,r6,3
    40ac:	21800e15 	stw	r6,56(r4)
        regs->reg_0x0020_srst_rxfifo = (value >> 7) & 0x1;
        regs->reg_0x0020_srst_txfifo = (value >> 6) & 0x1;
        regs->reg_0x0020_rxen_b = (value >> 5) & 0x1;
        regs->reg_0x0020_rxen_a = (value >> 4) & 0x1;
        regs->reg_0x0020_txen_b = (value >> 3) & 0x1;
        regs->reg_0x0020_txen_a = (value >> 2) & 0x1;
    40b0:	1080004c 	andi	r2,r2,1
    40b4:	20800d15 	stw	r2,52(r4)
        regs->reg_0x0020_mac = (value >> 0) & 0x3;
        return;
    40b8:	f800283a 	ret
    }
    if (addr == 0x0021)
    40bc:	00800844 	movi	r2,33
    40c0:	2880241e 	bne	r5,r2,4154 <LMS7002M_regs_set+0x154>
    {
        regs->reg_0x0021_tx_clk_pe = (value >> 11) & 0x1;
    40c4:	3005d2fa 	srai	r2,r6,11
    40c8:	1080004c 	andi	r2,r2,1
    40cc:	20800f15 	stw	r2,60(r4)
        regs->reg_0x0021_rx_clk_pe = (value >> 10) & 0x1;
    40d0:	3005d2ba 	srai	r2,r6,10
    40d4:	1080004c 	andi	r2,r2,1
    40d8:	20801015 	stw	r2,64(r4)
        regs->reg_0x0021_sda_pe = (value >> 9) & 0x1;
    40dc:	3005d27a 	srai	r2,r6,9
    40e0:	1080004c 	andi	r2,r2,1
    40e4:	20801115 	stw	r2,68(r4)
        regs->reg_0x0021_sda_ds = (value >> 8) & 0x1;
    40e8:	3005d23a 	srai	r2,r6,8
    40ec:	1080004c 	andi	r2,r2,1
    40f0:	20801215 	stw	r2,72(r4)
        regs->reg_0x0021_scl_pe = (value >> 7) & 0x1;
    40f4:	3005d1fa 	srai	r2,r6,7
    40f8:	1080004c 	andi	r2,r2,1
    40fc:	20801315 	stw	r2,76(r4)
        regs->reg_0x0021_scl_ds = (value >> 6) & 0x1;
    4100:	3005d1ba 	srai	r2,r6,6
    4104:	1080004c 	andi	r2,r2,1
    4108:	20801415 	stw	r2,80(r4)
        regs->reg_0x0021_sdio_ds = (value >> 5) & 0x1;
    410c:	3005d17a 	srai	r2,r6,5
    4110:	1080004c 	andi	r2,r2,1
    4114:	20801515 	stw	r2,84(r4)
        regs->reg_0x0021_sdio_pe = (value >> 4) & 0x1;
    4118:	3005d13a 	srai	r2,r6,4
    411c:	1080004c 	andi	r2,r2,1
    4120:	20801615 	stw	r2,88(r4)
        regs->reg_0x0021_sdo_pe = (value >> 3) & 0x1;
    4124:	3005d0fa 	srai	r2,r6,3
    4128:	1080004c 	andi	r2,r2,1
    412c:	20801715 	stw	r2,92(r4)
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
    4130:	3005d0ba 	srai	r2,r6,2
    4134:	1080004c 	andi	r2,r2,1
    4138:	20801815 	stw	r2,96(r4)
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
    413c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
    4140:	3180004c 	andi	r6,r6,1
    4144:	21801a15 	stw	r6,104(r4)
        regs->reg_0x0021_scl_ds = (value >> 6) & 0x1;
        regs->reg_0x0021_sdio_ds = (value >> 5) & 0x1;
        regs->reg_0x0021_sdio_pe = (value >> 4) & 0x1;
        regs->reg_0x0021_sdo_pe = (value >> 3) & 0x1;
        regs->reg_0x0021_sclk_pe = (value >> 2) & 0x1;
        regs->reg_0x0021_sen_pe = (value >> 1) & 0x1;
    4148:	1080004c 	andi	r2,r2,1
    414c:	20801915 	stw	r2,100(r4)
        regs->reg_0x0021_spimode = (value >> 0) & 0x1;
        return;
    4150:	f800283a 	ret
    }
    if (addr == 0x0022)
    4154:	00800884 	movi	r2,34
    4158:	2880241e 	bne	r5,r2,41ec <LMS7002M_regs_set+0x1ec>
    {
        regs->reg_0x0022_diq2_ds = (value >> 11) & 0x1;
    415c:	3005d2fa 	srai	r2,r6,11
    4160:	1080004c 	andi	r2,r2,1
    4164:	20801b15 	stw	r2,108(r4)
        regs->reg_0x0022_diq2_pe = (value >> 10) & 0x1;
    4168:	3005d2ba 	srai	r2,r6,10
    416c:	1080004c 	andi	r2,r2,1
    4170:	20801c15 	stw	r2,112(r4)
        regs->reg_0x0022_iq_sel_en_2_pe = (value >> 9) & 0x1;
    4174:	3005d27a 	srai	r2,r6,9
    4178:	1080004c 	andi	r2,r2,1
    417c:	20801d15 	stw	r2,116(r4)
        regs->reg_0x0022_txnrx2_pe = (value >> 8) & 0x1;
    4180:	3005d23a 	srai	r2,r6,8
    4184:	1080004c 	andi	r2,r2,1
    4188:	20801e15 	stw	r2,120(r4)
        regs->reg_0x0022_fclk2_pe = (value >> 7) & 0x1;
    418c:	3005d1fa 	srai	r2,r6,7
    4190:	1080004c 	andi	r2,r2,1
    4194:	20801f15 	stw	r2,124(r4)
        regs->reg_0x0022_mclk2_pe = (value >> 6) & 0x1;
    4198:	3005d1ba 	srai	r2,r6,6
    419c:	1080004c 	andi	r2,r2,1
    41a0:	20802015 	stw	r2,128(r4)
        regs->reg_0x0022_diq1_ds = (value >> 5) & 0x1;
    41a4:	3005d17a 	srai	r2,r6,5
    41a8:	1080004c 	andi	r2,r2,1
    41ac:	20802115 	stw	r2,132(r4)
        regs->reg_0x0022_diq1_pe = (value >> 4) & 0x1;
    41b0:	3005d13a 	srai	r2,r6,4
    41b4:	1080004c 	andi	r2,r2,1
    41b8:	20802215 	stw	r2,136(r4)
        regs->reg_0x0022_iq_sel_en_1_pe = (value >> 3) & 0x1;
    41bc:	3005d0fa 	srai	r2,r6,3
    41c0:	1080004c 	andi	r2,r2,1
    41c4:	20802315 	stw	r2,140(r4)
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
    41c8:	3005d0ba 	srai	r2,r6,2
    41cc:	1080004c 	andi	r2,r2,1
    41d0:	20802415 	stw	r2,144(r4)
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
    41d4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
    41d8:	3180004c 	andi	r6,r6,1
    41dc:	21802615 	stw	r6,152(r4)
        regs->reg_0x0022_mclk2_pe = (value >> 6) & 0x1;
        regs->reg_0x0022_diq1_ds = (value >> 5) & 0x1;
        regs->reg_0x0022_diq1_pe = (value >> 4) & 0x1;
        regs->reg_0x0022_iq_sel_en_1_pe = (value >> 3) & 0x1;
        regs->reg_0x0022_txnrx1_pe = (value >> 2) & 0x1;
        regs->reg_0x0022_fclk1_pe = (value >> 1) & 0x1;
    41e0:	1080004c 	andi	r2,r2,1
    41e4:	20802515 	stw	r2,148(r4)
        regs->reg_0x0022_mclk1_pe = (value >> 0) & 0x1;
        return;
    41e8:	f800283a 	ret
    }
    if (addr == 0x0023)
    41ec:	008008c4 	movi	r2,35
    41f0:	28802d1e 	bne	r5,r2,42a8 <LMS7002M_regs_set+0x2a8>
    {
        regs->reg_0x0023_diqdirctr2 = (value >> 15) & 0x1;
    41f4:	3005d3fa 	srai	r2,r6,15
    41f8:	1080004c 	andi	r2,r2,1
    41fc:	20802715 	stw	r2,156(r4)
        regs->reg_0x0023_diqdir2 = (value >> 14) & 0x1;
    4200:	3005d3ba 	srai	r2,r6,14
    4204:	1080004c 	andi	r2,r2,1
    4208:	20802815 	stw	r2,160(r4)
        regs->reg_0x0023_diqdirctr1 = (value >> 13) & 0x1;
    420c:	3005d37a 	srai	r2,r6,13
    4210:	1080004c 	andi	r2,r2,1
    4214:	20802915 	stw	r2,164(r4)
        regs->reg_0x0023_diqdir1 = (value >> 12) & 0x1;
    4218:	3005d33a 	srai	r2,r6,12
    421c:	1080004c 	andi	r2,r2,1
    4220:	20802a15 	stw	r2,168(r4)
        regs->reg_0x0023_enabledirctr2 = (value >> 11) & 0x1;
    4224:	3005d2fa 	srai	r2,r6,11
    4228:	1080004c 	andi	r2,r2,1
    422c:	20802b15 	stw	r2,172(r4)
        regs->reg_0x0023_enabledir2 = (value >> 10) & 0x1;
    4230:	3005d2ba 	srai	r2,r6,10
    4234:	1080004c 	andi	r2,r2,1
    4238:	20802c15 	stw	r2,176(r4)
        regs->reg_0x0023_enabledirctr1 = (value >> 9) & 0x1;
    423c:	3005d27a 	srai	r2,r6,9
    4240:	1080004c 	andi	r2,r2,1
    4244:	20802d15 	stw	r2,180(r4)
        regs->reg_0x0023_enabledir1 = (value >> 8) & 0x1;
    4248:	3005d23a 	srai	r2,r6,8
    424c:	1080004c 	andi	r2,r2,1
    4250:	20802e15 	stw	r2,184(r4)
        regs->reg_0x0023_mod_en = (value >> 6) & 0x1;
    4254:	3005d1ba 	srai	r2,r6,6
    4258:	1080004c 	andi	r2,r2,1
    425c:	20802f15 	stw	r2,188(r4)
        regs->reg_0x0023_lml2_fidm = (value >> 5) & 0x1;
    4260:	3005d17a 	srai	r2,r6,5
    4264:	1080004c 	andi	r2,r2,1
    4268:	20803015 	stw	r2,192(r4)
        regs->reg_0x0023_lml2_rxntxiq = (value >> 4) & 0x1;
    426c:	3005d13a 	srai	r2,r6,4
    4270:	1080004c 	andi	r2,r2,1
    4274:	20803115 	stw	r2,196(r4)
        regs->reg_0x0023_lml2_mode = (value >> 3) & 0x1;
    4278:	3005d0fa 	srai	r2,r6,3
    427c:	1080004c 	andi	r2,r2,1
    4280:	20803215 	stw	r2,200(r4)
        regs->reg_0x0023_lml1_fidm = (value >> 2) & 0x1;
    4284:	3005d0ba 	srai	r2,r6,2
    4288:	1080004c 	andi	r2,r2,1
    428c:	20803315 	stw	r2,204(r4)
        regs->reg_0x0023_lml1_rxntxiq = (value >> 1) & 0x1;
    4290:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0023_lml1_mode = (value >> 0) & 0x1;
    4294:	3180004c 	andi	r6,r6,1
    4298:	21803515 	stw	r6,212(r4)
        regs->reg_0x0023_mod_en = (value >> 6) & 0x1;
        regs->reg_0x0023_lml2_fidm = (value >> 5) & 0x1;
        regs->reg_0x0023_lml2_rxntxiq = (value >> 4) & 0x1;
        regs->reg_0x0023_lml2_mode = (value >> 3) & 0x1;
        regs->reg_0x0023_lml1_fidm = (value >> 2) & 0x1;
        regs->reg_0x0023_lml1_rxntxiq = (value >> 1) & 0x1;
    429c:	1080004c 	andi	r2,r2,1
    42a0:	20803415 	stw	r2,208(r4)
        regs->reg_0x0023_lml1_mode = (value >> 0) & 0x1;
        return;
    42a4:	f800283a 	ret
    }
    if (addr == 0x0024)
    42a8:	00800904 	movi	r2,36
    42ac:	2880181e 	bne	r5,r2,4310 <LMS7002M_regs_set+0x310>
    {
        regs->reg_0x0024_lml1_s3s = (value >> 14) & 0x3;
    42b0:	3005d3ba 	srai	r2,r6,14
    42b4:	108000cc 	andi	r2,r2,3
    42b8:	20803615 	stw	r2,216(r4)
        regs->reg_0x0024_lml1_s2s = (value >> 12) & 0x3;
    42bc:	3005d33a 	srai	r2,r6,12
    42c0:	108000cc 	andi	r2,r2,3
    42c4:	20803715 	stw	r2,220(r4)
        regs->reg_0x0024_lml1_s1s = (value >> 10) & 0x3;
    42c8:	3005d2ba 	srai	r2,r6,10
    42cc:	108000cc 	andi	r2,r2,3
    42d0:	20803815 	stw	r2,224(r4)
        regs->reg_0x0024_lml1_s0s = (value >> 8) & 0x3;
    42d4:	3005d23a 	srai	r2,r6,8
    42d8:	108000cc 	andi	r2,r2,3
    42dc:	20803915 	stw	r2,228(r4)
        regs->reg_0x0024_lml1_bqp = (value >> 6) & 0x3;
    42e0:	3005d1ba 	srai	r2,r6,6
    42e4:	108000cc 	andi	r2,r2,3
    42e8:	20803a15 	stw	r2,232(r4)
        regs->reg_0x0024_lml1_bip = (value >> 4) & 0x3;
    42ec:	3005d13a 	srai	r2,r6,4
    42f0:	108000cc 	andi	r2,r2,3
    42f4:	20803b15 	stw	r2,236(r4)
        regs->reg_0x0024_lml1_aqp = (value >> 2) & 0x3;
    42f8:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x0024_lml1_aip = (value >> 0) & 0x3;
    42fc:	318000cc 	andi	r6,r6,3
    4300:	21803d15 	stw	r6,244(r4)
        regs->reg_0x0024_lml1_s2s = (value >> 12) & 0x3;
        regs->reg_0x0024_lml1_s1s = (value >> 10) & 0x3;
        regs->reg_0x0024_lml1_s0s = (value >> 8) & 0x3;
        regs->reg_0x0024_lml1_bqp = (value >> 6) & 0x3;
        regs->reg_0x0024_lml1_bip = (value >> 4) & 0x3;
        regs->reg_0x0024_lml1_aqp = (value >> 2) & 0x3;
    4304:	108000cc 	andi	r2,r2,3
    4308:	20803c15 	stw	r2,240(r4)
        regs->reg_0x0024_lml1_aip = (value >> 0) & 0x3;
        return;
    430c:	f800283a 	ret
    }
    if (addr == 0x0025)
    4310:	00800944 	movi	r2,37
    4314:	2880031e 	bne	r5,r2,4324 <LMS7002M_regs_set+0x324>
    {
        regs->reg_0x0025_value = (value >> 0) & 0xffff;
    4318:	31bfffcc 	andi	r6,r6,65535
    431c:	21803e15 	stw	r6,248(r4)
        return;
    4320:	f800283a 	ret
    }
    if (addr == 0x0026)
    4324:	00800984 	movi	r2,38
    4328:	2880031e 	bne	r5,r2,4338 <LMS7002M_regs_set+0x338>
    {
        regs->reg_0x0026_value = (value >> 0) & 0xffff;
    432c:	31bfffcc 	andi	r6,r6,65535
    4330:	21803f15 	stw	r6,252(r4)
        return;
    4334:	f800283a 	ret
    }
    if (addr == 0x0027)
    4338:	008009c4 	movi	r2,39
    433c:	2880181e 	bne	r5,r2,43a0 <LMS7002M_regs_set+0x3a0>
    {
        regs->reg_0x0027_lml2_s3s = (value >> 14) & 0x3;
    4340:	3005d3ba 	srai	r2,r6,14
    4344:	108000cc 	andi	r2,r2,3
    4348:	20804015 	stw	r2,256(r4)
        regs->reg_0x0027_lml2_s2s = (value >> 12) & 0x3;
    434c:	3005d33a 	srai	r2,r6,12
    4350:	108000cc 	andi	r2,r2,3
    4354:	20804115 	stw	r2,260(r4)
        regs->reg_0x0027_lml2_s1s = (value >> 10) & 0x3;
    4358:	3005d2ba 	srai	r2,r6,10
    435c:	108000cc 	andi	r2,r2,3
    4360:	20804215 	stw	r2,264(r4)
        regs->reg_0x0027_lml2_s0s = (value >> 8) & 0x3;
    4364:	3005d23a 	srai	r2,r6,8
    4368:	108000cc 	andi	r2,r2,3
    436c:	20804315 	stw	r2,268(r4)
        regs->reg_0x0027_lml2_bqp = (value >> 6) & 0x3;
    4370:	3005d1ba 	srai	r2,r6,6
    4374:	108000cc 	andi	r2,r2,3
    4378:	20804415 	stw	r2,272(r4)
        regs->reg_0x0027_lml2_bip = (value >> 4) & 0x3;
    437c:	3005d13a 	srai	r2,r6,4
    4380:	108000cc 	andi	r2,r2,3
    4384:	20804515 	stw	r2,276(r4)
        regs->reg_0x0027_lml2_aqp = (value >> 2) & 0x3;
    4388:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x0027_lml2_aip = (value >> 0) & 0x3;
    438c:	318000cc 	andi	r6,r6,3
    4390:	21804715 	stw	r6,284(r4)
        regs->reg_0x0027_lml2_s2s = (value >> 12) & 0x3;
        regs->reg_0x0027_lml2_s1s = (value >> 10) & 0x3;
        regs->reg_0x0027_lml2_s0s = (value >> 8) & 0x3;
        regs->reg_0x0027_lml2_bqp = (value >> 6) & 0x3;
        regs->reg_0x0027_lml2_bip = (value >> 4) & 0x3;
        regs->reg_0x0027_lml2_aqp = (value >> 2) & 0x3;
    4394:	108000cc 	andi	r2,r2,3
    4398:	20804615 	stw	r2,280(r4)
        regs->reg_0x0027_lml2_aip = (value >> 0) & 0x3;
        return;
    439c:	f800283a 	ret
    }
    if (addr == 0x0028)
    43a0:	00800a04 	movi	r2,40
    43a4:	2880031e 	bne	r5,r2,43b4 <LMS7002M_regs_set+0x3b4>
    {
        regs->reg_0x0028_value = (value >> 0) & 0xffff;
    43a8:	31bfffcc 	andi	r6,r6,65535
    43ac:	21804815 	stw	r6,288(r4)
        return;
    43b0:	f800283a 	ret
    }
    if (addr == 0x0029)
    43b4:	00800a44 	movi	r2,41
    43b8:	2880031e 	bne	r5,r2,43c8 <LMS7002M_regs_set+0x3c8>
    {
        regs->reg_0x0029_value = (value >> 0) & 0xffff;
    43bc:	31bfffcc 	andi	r6,r6,65535
    43c0:	21804915 	stw	r6,292(r4)
        return;
    43c4:	f800283a 	ret
    }
    if (addr == 0x002A)
    43c8:	00800a84 	movi	r2,42
    43cc:	2880121e 	bne	r5,r2,4418 <LMS7002M_regs_set+0x418>
    {
        regs->reg_0x002a_rx_mux = (value >> 10) & 0x3;
    43d0:	3005d2ba 	srai	r2,r6,10
    43d4:	108000cc 	andi	r2,r2,3
    43d8:	20804a15 	stw	r2,296(r4)
        regs->reg_0x002a_tx_mux = (value >> 8) & 0x3;
    43dc:	3005d23a 	srai	r2,r6,8
    43e0:	108000cc 	andi	r2,r2,3
    43e4:	20804b15 	stw	r2,300(r4)
        regs->reg_0x002a_txrdclk_mux = (value >> 6) & 0x3;
    43e8:	3005d1ba 	srai	r2,r6,6
    43ec:	108000cc 	andi	r2,r2,3
    43f0:	20804c15 	stw	r2,304(r4)
        regs->reg_0x002a_txwrclk_mux = (value >> 4) & 0x3;
    43f4:	3005d13a 	srai	r2,r6,4
    43f8:	108000cc 	andi	r2,r2,3
    43fc:	20804d15 	stw	r2,308(r4)
        regs->reg_0x002a_rxrdclk_mux = (value >> 2) & 0x3;
    4400:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x002a_rxwrclk_mux = (value >> 0) & 0x3;
    4404:	318000cc 	andi	r6,r6,3
    4408:	21804f15 	stw	r6,316(r4)
    {
        regs->reg_0x002a_rx_mux = (value >> 10) & 0x3;
        regs->reg_0x002a_tx_mux = (value >> 8) & 0x3;
        regs->reg_0x002a_txrdclk_mux = (value >> 6) & 0x3;
        regs->reg_0x002a_txwrclk_mux = (value >> 4) & 0x3;
        regs->reg_0x002a_rxrdclk_mux = (value >> 2) & 0x3;
    440c:	108000cc 	andi	r2,r2,3
    4410:	20804e15 	stw	r2,312(r4)
        regs->reg_0x002a_rxwrclk_mux = (value >> 0) & 0x3;
        return;
    4414:	f800283a 	ret
    }
    if (addr == 0x002B)
    4418:	00800ac4 	movi	r2,43
    441c:	2880121e 	bne	r5,r2,4468 <LMS7002M_regs_set+0x468>
    {
        regs->reg_0x002b_fclk2_inv = (value >> 15) & 0x1;
    4420:	3005d3fa 	srai	r2,r6,15
    4424:	1080004c 	andi	r2,r2,1
    4428:	20805015 	stw	r2,320(r4)
        regs->reg_0x002b_fclk1_inv = (value >> 14) & 0x1;
    442c:	3005d3ba 	srai	r2,r6,14
    4430:	1080004c 	andi	r2,r2,1
    4434:	20805115 	stw	r2,324(r4)
        regs->reg_0x002b_mclk2src = (value >> 4) & 0x3;
    4438:	3005d13a 	srai	r2,r6,4
    443c:	108000cc 	andi	r2,r2,3
    4440:	20805215 	stw	r2,328(r4)
        regs->reg_0x002b_mclk1src = (value >> 2) & 0x3;
    4444:	3005d0ba 	srai	r2,r6,2
    4448:	108000cc 	andi	r2,r2,3
    444c:	20805315 	stw	r2,332(r4)
        regs->reg_0x002b_txdiven = (value >> 1) & 0x1;
    4450:	3005d07a 	srai	r2,r6,1
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
    4454:	3180004c 	andi	r6,r6,1
    4458:	21805515 	stw	r6,340(r4)
    {
        regs->reg_0x002b_fclk2_inv = (value >> 15) & 0x1;
        regs->reg_0x002b_fclk1_inv = (value >> 14) & 0x1;
        regs->reg_0x002b_mclk2src = (value >> 4) & 0x3;
        regs->reg_0x002b_mclk1src = (value >> 2) & 0x3;
        regs->reg_0x002b_txdiven = (value >> 1) & 0x1;
    445c:	1080004c 	andi	r2,r2,1
    4460:	20805415 	stw	r2,336(r4)
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
        return;
    4464:	f800283a 	ret
    }
    if (addr == 0x002C)
    4468:	00800b04 	movi	r2,44
    446c:	2880061e 	bne	r5,r2,4488 <LMS7002M_regs_set+0x488>
    {
        regs->reg_0x002c_txtspclk_div = (value >> 8) & 0xff;
    4470:	3005d23a 	srai	r2,r6,8
        regs->reg_0x002c_rxtspclk_div = (value >> 0) & 0xff;
    4474:	31803fcc 	andi	r6,r6,255
    4478:	21805715 	stw	r6,348(r4)
        regs->reg_0x002b_rxdiven = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x002C)
    {
        regs->reg_0x002c_txtspclk_div = (value >> 8) & 0xff;
    447c:	10803fcc 	andi	r2,r2,255
    4480:	20805615 	stw	r2,344(r4)
        regs->reg_0x002c_rxtspclk_div = (value >> 0) & 0xff;
        return;
    4484:	f800283a 	ret
    }
    if (addr == 0x002E)
    4488:	00800b84 	movi	r2,46
    448c:	2880041e 	bne	r5,r2,44a0 <LMS7002M_regs_set+0x4a0>
    {
        regs->reg_0x002e_mimo_siso = (value >> 15) & 0x1;
    4490:	300dd3fa 	srai	r6,r6,15
    4494:	3180004c 	andi	r6,r6,1
    4498:	21805815 	stw	r6,352(r4)
        return;
    449c:	f800283a 	ret
    }
    if (addr == 0x002F)
    44a0:	00800bc4 	movi	r2,47
    44a4:	2880091e 	bne	r5,r2,44cc <LMS7002M_regs_set+0x4cc>
    {
        regs->reg_0x002f_ver = (value >> 11) & 0x1f;
    44a8:	3005d2fa 	srai	r2,r6,11
    44ac:	108007cc 	andi	r2,r2,31
    44b0:	20805915 	stw	r2,356(r4)
        regs->reg_0x002f_rev = (value >> 6) & 0x1f;
    44b4:	3005d1ba 	srai	r2,r6,6
        regs->reg_0x002f_mask = (value >> 0) & 0x3f;
    44b8:	31800fcc 	andi	r6,r6,63
    44bc:	21805b15 	stw	r6,364(r4)
        return;
    }
    if (addr == 0x002F)
    {
        regs->reg_0x002f_ver = (value >> 11) & 0x1f;
        regs->reg_0x002f_rev = (value >> 6) & 0x1f;
    44c0:	108007cc 	andi	r2,r2,31
    44c4:	20805a15 	stw	r2,360(r4)
        regs->reg_0x002f_mask = (value >> 0) & 0x3f;
        return;
    44c8:	f800283a 	ret
    }
    if (addr == 0x0081)
    44cc:	00802044 	movi	r2,129
    44d0:	28800c1e 	bne	r5,r2,4504 <LMS7002M_regs_set+0x504>
    {
        regs->reg_0x0081_en_dir_ldo = (value >> 3) & 0x1;
    44d4:	3005d0fa 	srai	r2,r6,3
    44d8:	1080004c 	andi	r2,r2,1
    44dc:	20805c15 	stw	r2,368(r4)
        regs->reg_0x0081_en_dir_cgen = (value >> 2) & 0x1;
    44e0:	3005d0ba 	srai	r2,r6,2
    44e4:	1080004c 	andi	r2,r2,1
    44e8:	20805d15 	stw	r2,372(r4)
        regs->reg_0x0081_en_dir_xbuf = (value >> 1) & 0x1;
    44ec:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0081_en_dir_afe = (value >> 0) & 0x1;
    44f0:	3180004c 	andi	r6,r6,1
    44f4:	21805f15 	stw	r6,380(r4)
    }
    if (addr == 0x0081)
    {
        regs->reg_0x0081_en_dir_ldo = (value >> 3) & 0x1;
        regs->reg_0x0081_en_dir_cgen = (value >> 2) & 0x1;
        regs->reg_0x0081_en_dir_xbuf = (value >> 1) & 0x1;
    44f8:	1080004c 	andi	r2,r2,1
    44fc:	20805e15 	stw	r2,376(r4)
        regs->reg_0x0081_en_dir_afe = (value >> 0) & 0x1;
        return;
    4500:	f800283a 	ret
    }
    if (addr == 0x0082)
    4504:	00802084 	movi	r2,130
    4508:	28801e1e 	bne	r5,r2,4584 <LMS7002M_regs_set+0x584>
    {
        regs->reg_0x0082_isel_dac_afe = (value >> 13) & 0x7;
    450c:	3005d37a 	srai	r2,r6,13
    4510:	108001cc 	andi	r2,r2,7
    4514:	20806015 	stw	r2,384(r4)
        regs->reg_0x0082_mode_interleave_afe = (value >> 12) & 0x1;
    4518:	3005d33a 	srai	r2,r6,12
    451c:	1080004c 	andi	r2,r2,1
    4520:	20806115 	stw	r2,388(r4)
        regs->reg_0x0082_mux_afe_1 = (value >> 10) & 0x3;
    4524:	3005d2ba 	srai	r2,r6,10
    4528:	108000cc 	andi	r2,r2,3
    452c:	20806215 	stw	r2,392(r4)
        regs->reg_0x0082_mux_afe_2 = (value >> 8) & 0x3;
    4530:	3005d23a 	srai	r2,r6,8
    4534:	108000cc 	andi	r2,r2,3
    4538:	20806315 	stw	r2,396(r4)
        regs->reg_0x0082_pd_afe = (value >> 5) & 0x1;
    453c:	3005d17a 	srai	r2,r6,5
    4540:	1080004c 	andi	r2,r2,1
    4544:	20806415 	stw	r2,400(r4)
        regs->reg_0x0082_pd_rx_afe1 = (value >> 4) & 0x1;
    4548:	3005d13a 	srai	r2,r6,4
    454c:	1080004c 	andi	r2,r2,1
    4550:	20806515 	stw	r2,404(r4)
        regs->reg_0x0082_pd_rx_afe2 = (value >> 3) & 0x1;
    4554:	3005d0fa 	srai	r2,r6,3
    4558:	1080004c 	andi	r2,r2,1
    455c:	20806615 	stw	r2,408(r4)
        regs->reg_0x0082_pd_tx_afe1 = (value >> 2) & 0x1;
    4560:	3005d0ba 	srai	r2,r6,2
    4564:	1080004c 	andi	r2,r2,1
    4568:	20806715 	stw	r2,412(r4)
        regs->reg_0x0082_pd_tx_afe2 = (value >> 1) & 0x1;
    456c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0082_en_g_afe = (value >> 0) & 0x1;
    4570:	3180004c 	andi	r6,r6,1
    4574:	21806915 	stw	r6,420(r4)
        regs->reg_0x0082_mux_afe_2 = (value >> 8) & 0x3;
        regs->reg_0x0082_pd_afe = (value >> 5) & 0x1;
        regs->reg_0x0082_pd_rx_afe1 = (value >> 4) & 0x1;
        regs->reg_0x0082_pd_rx_afe2 = (value >> 3) & 0x1;
        regs->reg_0x0082_pd_tx_afe1 = (value >> 2) & 0x1;
        regs->reg_0x0082_pd_tx_afe2 = (value >> 1) & 0x1;
    4578:	1080004c 	andi	r2,r2,1
    457c:	20806815 	stw	r2,416(r4)
        regs->reg_0x0082_en_g_afe = (value >> 0) & 0x1;
        return;
    4580:	f800283a 	ret
    }
    if (addr == 0x0084)
    4584:	00802104 	movi	r2,132
    4588:	2880151e 	bne	r5,r2,45e0 <LMS7002M_regs_set+0x5e0>
    {
        regs->reg_0x0084_mux_bias_out = (value >> 11) & 0x3;
    458c:	3005d2fa 	srai	r2,r6,11
    4590:	108000cc 	andi	r2,r2,3
    4594:	20806a15 	stw	r2,424(r4)
        regs->reg_0x0084_rp_calib_bias = (value >> 6) & 0x1f;
    4598:	3005d1ba 	srai	r2,r6,6
    459c:	108007cc 	andi	r2,r2,31
    45a0:	20806b15 	stw	r2,428(r4)
        regs->reg_0x0084_pd_frp_bias = (value >> 4) & 0x1;
    45a4:	3005d13a 	srai	r2,r6,4
    45a8:	1080004c 	andi	r2,r2,1
    45ac:	20806c15 	stw	r2,432(r4)
        regs->reg_0x0084_pd_f_bias = (value >> 3) & 0x1;
    45b0:	3005d0fa 	srai	r2,r6,3
    45b4:	1080004c 	andi	r2,r2,1
    45b8:	20806d15 	stw	r2,436(r4)
        regs->reg_0x0084_pd_ptrp_bias = (value >> 2) & 0x1;
    45bc:	3005d0ba 	srai	r2,r6,2
    45c0:	1080004c 	andi	r2,r2,1
    45c4:	20806e15 	stw	r2,440(r4)
        regs->reg_0x0084_pd_pt_bias = (value >> 1) & 0x1;
    45c8:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0084_pd_bias_master = (value >> 0) & 0x1;
    45cc:	3180004c 	andi	r6,r6,1
    45d0:	21807015 	stw	r6,448(r4)
        regs->reg_0x0084_mux_bias_out = (value >> 11) & 0x3;
        regs->reg_0x0084_rp_calib_bias = (value >> 6) & 0x1f;
        regs->reg_0x0084_pd_frp_bias = (value >> 4) & 0x1;
        regs->reg_0x0084_pd_f_bias = (value >> 3) & 0x1;
        regs->reg_0x0084_pd_ptrp_bias = (value >> 2) & 0x1;
        regs->reg_0x0084_pd_pt_bias = (value >> 1) & 0x1;
    45d4:	1080004c 	andi	r2,r2,1
    45d8:	20806f15 	stw	r2,444(r4)
        regs->reg_0x0084_pd_bias_master = (value >> 0) & 0x1;
        return;
    45dc:	f800283a 	ret
    }
    if (addr == 0x0085)
    45e0:	00802144 	movi	r2,133
    45e4:	28801b1e 	bne	r5,r2,4654 <LMS7002M_regs_set+0x654>
    {
        regs->reg_0x0085_slfb_xbuf_rx = (value >> 8) & 0x1;
    45e8:	3005d23a 	srai	r2,r6,8
    45ec:	1080004c 	andi	r2,r2,1
    45f0:	20807115 	stw	r2,452(r4)
        regs->reg_0x0085_slfb_xbuf_tx = (value >> 7) & 0x1;
    45f4:	3005d1fa 	srai	r2,r6,7
    45f8:	1080004c 	andi	r2,r2,1
    45fc:	20807215 	stw	r2,456(r4)
        regs->reg_0x0085_byp_xbuf_rx = (value >> 6) & 0x1;
    4600:	3005d1ba 	srai	r2,r6,6
    4604:	1080004c 	andi	r2,r2,1
    4608:	20807315 	stw	r2,460(r4)
        regs->reg_0x0085_byp_xbuf_tx = (value >> 5) & 0x1;
    460c:	3005d17a 	srai	r2,r6,5
    4610:	1080004c 	andi	r2,r2,1
    4614:	20807415 	stw	r2,464(r4)
        regs->reg_0x0085_en_out2_xbuf_tx = (value >> 4) & 0x1;
    4618:	3005d13a 	srai	r2,r6,4
    461c:	1080004c 	andi	r2,r2,1
    4620:	20807515 	stw	r2,468(r4)
        regs->reg_0x0085_en_tbufin_xbuf_rx = (value >> 3) & 0x1;
    4624:	3005d0fa 	srai	r2,r6,3
    4628:	1080004c 	andi	r2,r2,1
    462c:	20807615 	stw	r2,472(r4)
        regs->reg_0x0085_pd_xbuf_rx = (value >> 2) & 0x1;
    4630:	3005d0ba 	srai	r2,r6,2
    4634:	1080004c 	andi	r2,r2,1
    4638:	20807715 	stw	r2,476(r4)
        regs->reg_0x0085_pd_xbuf_tx = (value >> 1) & 0x1;
    463c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0085_en_g_xbuf = (value >> 0) & 0x1;
    4640:	3180004c 	andi	r6,r6,1
    4644:	21807915 	stw	r6,484(r4)
        regs->reg_0x0085_byp_xbuf_rx = (value >> 6) & 0x1;
        regs->reg_0x0085_byp_xbuf_tx = (value >> 5) & 0x1;
        regs->reg_0x0085_en_out2_xbuf_tx = (value >> 4) & 0x1;
        regs->reg_0x0085_en_tbufin_xbuf_rx = (value >> 3) & 0x1;
        regs->reg_0x0085_pd_xbuf_rx = (value >> 2) & 0x1;
        regs->reg_0x0085_pd_xbuf_tx = (value >> 1) & 0x1;
    4648:	1080004c 	andi	r2,r2,1
    464c:	20807815 	stw	r2,480(r4)
        regs->reg_0x0085_en_g_xbuf = (value >> 0) & 0x1;
        return;
    4650:	f800283a 	ret
    }
    if (addr == 0x0086)
    4654:	00802184 	movi	r2,134
    4658:	2880271e 	bne	r5,r2,46f8 <LMS7002M_regs_set+0x6f8>
    {
        regs->reg_0x0086_spdup_vco_cgen = (value >> 15) & 0x1;
    465c:	3005d3fa 	srai	r2,r6,15
    4660:	1080004c 	andi	r2,r2,1
    4664:	20807a15 	stw	r2,488(r4)
        regs->reg_0x0086_reset_n_cgen = (value >> 14) & 0x1;
    4668:	3005d3ba 	srai	r2,r6,14
    466c:	1080004c 	andi	r2,r2,1
    4670:	20807b15 	stw	r2,492(r4)
        regs->reg_0x0086_en_adcclkh_clkgn = (value >> 11) & 0x1;
    4674:	3005d2fa 	srai	r2,r6,11
    4678:	1080004c 	andi	r2,r2,1
    467c:	20807c15 	stw	r2,496(r4)
        regs->reg_0x0086_en_coarse_cklgen = (value >> 10) & 0x1;
    4680:	3005d2ba 	srai	r2,r6,10
    4684:	1080004c 	andi	r2,r2,1
    4688:	20807d15 	stw	r2,500(r4)
        regs->reg_0x0086_en_intonly_sdm_cgen = (value >> 9) & 0x1;
    468c:	3005d27a 	srai	r2,r6,9
    4690:	1080004c 	andi	r2,r2,1
    4694:	20807e15 	stw	r2,504(r4)
        regs->reg_0x0086_en_sdm_clk_cgen = (value >> 8) & 0x1;
    4698:	3005d23a 	srai	r2,r6,8
    469c:	1080004c 	andi	r2,r2,1
    46a0:	20807f15 	stw	r2,508(r4)
        regs->reg_0x0086_pd_cp_cgen = (value >> 6) & 0x1;
    46a4:	3005d1ba 	srai	r2,r6,6
    46a8:	1080004c 	andi	r2,r2,1
    46ac:	20808015 	stw	r2,512(r4)
        regs->reg_0x0086_pd_fdiv_fb_cgen = (value >> 5) & 0x1;
    46b0:	3005d17a 	srai	r2,r6,5
    46b4:	1080004c 	andi	r2,r2,1
    46b8:	20808115 	stw	r2,516(r4)
        regs->reg_0x0086_pd_fdiv_o_cgen = (value >> 4) & 0x1;
    46bc:	3005d13a 	srai	r2,r6,4
    46c0:	1080004c 	andi	r2,r2,1
    46c4:	20808215 	stw	r2,520(r4)
        regs->reg_0x0086_pd_sdm_cgen = (value >> 3) & 0x1;
    46c8:	3005d0fa 	srai	r2,r6,3
    46cc:	1080004c 	andi	r2,r2,1
    46d0:	20808315 	stw	r2,524(r4)
        regs->reg_0x0086_pd_vco_cgen = (value >> 2) & 0x1;
    46d4:	3005d0ba 	srai	r2,r6,2
    46d8:	1080004c 	andi	r2,r2,1
    46dc:	20808415 	stw	r2,528(r4)
        regs->reg_0x0086_pd_vco_comp_cgen = (value >> 1) & 0x1;
    46e0:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0086_en_g_cgen = (value >> 0) & 0x1;
    46e4:	3180004c 	andi	r6,r6,1
    46e8:	21808615 	stw	r6,536(r4)
        regs->reg_0x0086_pd_cp_cgen = (value >> 6) & 0x1;
        regs->reg_0x0086_pd_fdiv_fb_cgen = (value >> 5) & 0x1;
        regs->reg_0x0086_pd_fdiv_o_cgen = (value >> 4) & 0x1;
        regs->reg_0x0086_pd_sdm_cgen = (value >> 3) & 0x1;
        regs->reg_0x0086_pd_vco_cgen = (value >> 2) & 0x1;
        regs->reg_0x0086_pd_vco_comp_cgen = (value >> 1) & 0x1;
    46ec:	1080004c 	andi	r2,r2,1
    46f0:	20808515 	stw	r2,532(r4)
    46f4:	f800283a 	ret
        regs->reg_0x0086_en_g_cgen = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0087)
    46f8:	008021c4 	movi	r2,135
    46fc:	2880031e 	bne	r5,r2,470c <LMS7002M_regs_set+0x70c>
    {
        regs->reg_0x0087_frac_sdm_cgen = (value >> 0) & 0xffff;
    4700:	31bfffcc 	andi	r6,r6,65535
    4704:	21808715 	stw	r6,540(r4)
    4708:	f800283a 	ret
        return;
    }
    if (addr == 0x0088)
    470c:	00802204 	movi	r2,136
    4710:	2880061e 	bne	r5,r2,472c <LMS7002M_regs_set+0x72c>
    {
        regs->reg_0x0088_int_sdm_cgen = (value >> 4) & 0x3ff;
    4714:	3005d13a 	srai	r2,r6,4
        regs->reg_0x0088_frac_sdm_cgen = (value >> 0) & 0xf;
    4718:	318003cc 	andi	r6,r6,15
    471c:	21808915 	stw	r6,548(r4)
        regs->reg_0x0087_frac_sdm_cgen = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x0088)
    {
        regs->reg_0x0088_int_sdm_cgen = (value >> 4) & 0x3ff;
    4720:	1080ffcc 	andi	r2,r2,1023
    4724:	20808815 	stw	r2,544(r4)
    4728:	f800283a 	ret
        regs->reg_0x0088_frac_sdm_cgen = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0089)
    472c:	00802244 	movi	r2,137
    4730:	2880121e 	bne	r5,r2,477c <LMS7002M_regs_set+0x77c>
    {
        regs->reg_0x0089_rev_sdmclk_cgen = (value >> 15) & 0x1;
    4734:	3005d3fa 	srai	r2,r6,15
    4738:	1080004c 	andi	r2,r2,1
    473c:	20808a15 	stw	r2,552(r4)
        regs->reg_0x0089_sel_sdmclk_cgen = (value >> 14) & 0x1;
    4740:	3005d3ba 	srai	r2,r6,14
    4744:	1080004c 	andi	r2,r2,1
    4748:	20808b15 	stw	r2,556(r4)
        regs->reg_0x0089_sx_dither_en_cgen = (value >> 13) & 0x1;
    474c:	3005d37a 	srai	r2,r6,13
    4750:	1080004c 	andi	r2,r2,1
    4754:	20808c15 	stw	r2,560(r4)
        regs->reg_0x0089_clkh_ov_clkl_cgen = (value >> 11) & 0x3;
    4758:	3005d2fa 	srai	r2,r6,11
    475c:	108000cc 	andi	r2,r2,3
    4760:	20808d15 	stw	r2,564(r4)
        regs->reg_0x0089_div_outch_cgen = (value >> 3) & 0xff;
    4764:	3005d0fa 	srai	r2,r6,3
        regs->reg_0x0089_tst_cgen = (value >> 0) & 0x7;
    4768:	318001cc 	andi	r6,r6,7
    476c:	21808f15 	stw	r6,572(r4)
    {
        regs->reg_0x0089_rev_sdmclk_cgen = (value >> 15) & 0x1;
        regs->reg_0x0089_sel_sdmclk_cgen = (value >> 14) & 0x1;
        regs->reg_0x0089_sx_dither_en_cgen = (value >> 13) & 0x1;
        regs->reg_0x0089_clkh_ov_clkl_cgen = (value >> 11) & 0x3;
        regs->reg_0x0089_div_outch_cgen = (value >> 3) & 0xff;
    4770:	10803fcc 	andi	r2,r2,255
    4774:	20808e15 	stw	r2,568(r4)
    4778:	f800283a 	ret
        regs->reg_0x0089_tst_cgen = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x008A)
    477c:	00802284 	movi	r2,138
    4780:	28800f1e 	bne	r5,r2,47c0 <LMS7002M_regs_set+0x7c0>
    {
        regs->reg_0x008a_rev_clkdac_cgen = (value >> 14) & 0x1;
    4784:	3005d3ba 	srai	r2,r6,14
    4788:	1080004c 	andi	r2,r2,1
    478c:	20809015 	stw	r2,576(r4)
        regs->reg_0x008a_rev_clkadc_cgen = (value >> 13) & 0x1;
    4790:	3005d37a 	srai	r2,r6,13
    4794:	1080004c 	andi	r2,r2,1
    4798:	20809115 	stw	r2,580(r4)
        regs->reg_0x008a_revph_pfd_cgen = (value >> 12) & 0x1;
    479c:	3005d33a 	srai	r2,r6,12
    47a0:	1080004c 	andi	r2,r2,1
    47a4:	20809215 	stw	r2,584(r4)
        regs->reg_0x008a_ioffset_cp_cgen = (value >> 6) & 0x3f;
    47a8:	3005d1ba 	srai	r2,r6,6
        regs->reg_0x008a_ipulse_cp_cgen = (value >> 0) & 0x3f;
    47ac:	31800fcc 	andi	r6,r6,63
    47b0:	21809415 	stw	r6,592(r4)
    if (addr == 0x008A)
    {
        regs->reg_0x008a_rev_clkdac_cgen = (value >> 14) & 0x1;
        regs->reg_0x008a_rev_clkadc_cgen = (value >> 13) & 0x1;
        regs->reg_0x008a_revph_pfd_cgen = (value >> 12) & 0x1;
        regs->reg_0x008a_ioffset_cp_cgen = (value >> 6) & 0x3f;
    47b4:	10800fcc 	andi	r2,r2,63
    47b8:	20809315 	stw	r2,588(r4)
    47bc:	f800283a 	ret
        regs->reg_0x008a_ipulse_cp_cgen = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x008B)
    47c0:	008022c4 	movi	r2,139
    47c4:	2880091e 	bne	r5,r2,47ec <LMS7002M_regs_set+0x7ec>
    {
        regs->reg_0x008b_ict_vco_cgen = (value >> 9) & 0x1f;
    47c8:	3005d27a 	srai	r2,r6,9
    47cc:	108007cc 	andi	r2,r2,31
    47d0:	20809515 	stw	r2,596(r4)
        regs->reg_0x008b_csw_vco_cgen = (value >> 1) & 0xff;
    47d4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x008b_coarse_start_cgen = (value >> 0) & 0x1;
    47d8:	3180004c 	andi	r6,r6,1
    47dc:	21809715 	stw	r6,604(r4)
        return;
    }
    if (addr == 0x008B)
    {
        regs->reg_0x008b_ict_vco_cgen = (value >> 9) & 0x1f;
        regs->reg_0x008b_csw_vco_cgen = (value >> 1) & 0xff;
    47e0:	10803fcc 	andi	r2,r2,255
    47e4:	20809615 	stw	r2,600(r4)
    47e8:	f800283a 	ret
        regs->reg_0x008b_coarse_start_cgen = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x008C)
    47ec:	00802304 	movi	r2,140
    47f0:	2880151e 	bne	r5,r2,4848 <LMS7002M_regs_set+0x848>
    {
        regs->reg_0x008c_coarse_stepdone_cgen = (value >> 15) & 0x1;
    47f4:	3005d3fa 	srai	r2,r6,15
    47f8:	1080004c 	andi	r2,r2,1
    47fc:	20809815 	stw	r2,608(r4)
        regs->reg_0x008c_coarsepll_compo_cgen = (value >> 14) & 0x1;
    4800:	3005d3ba 	srai	r2,r6,14
    4804:	1080004c 	andi	r2,r2,1
    4808:	20809915 	stw	r2,612(r4)
        regs->reg_0x008c_vco_cmpho_cgen = (value >> 13) & 0x1;
    480c:	3005d37a 	srai	r2,r6,13
    4810:	1080004c 	andi	r2,r2,1
    4814:	20809a15 	stw	r2,616(r4)
        regs->reg_0x008c_vco_cmplo_cgen = (value >> 12) & 0x1;
    4818:	3005d33a 	srai	r2,r6,12
    481c:	1080004c 	andi	r2,r2,1
    4820:	20809b15 	stw	r2,620(r4)
        regs->reg_0x008c_cp2_cgen = (value >> 8) & 0xf;
    4824:	3005d23a 	srai	r2,r6,8
    4828:	108003cc 	andi	r2,r2,15
    482c:	20809c15 	stw	r2,624(r4)
        regs->reg_0x008c_cp3_cgen = (value >> 4) & 0xf;
    4830:	3005d13a 	srai	r2,r6,4
        regs->reg_0x008c_cz_cgen = (value >> 0) & 0xf;
    4834:	318003cc 	andi	r6,r6,15
    4838:	21809e15 	stw	r6,632(r4)
        regs->reg_0x008c_coarse_stepdone_cgen = (value >> 15) & 0x1;
        regs->reg_0x008c_coarsepll_compo_cgen = (value >> 14) & 0x1;
        regs->reg_0x008c_vco_cmpho_cgen = (value >> 13) & 0x1;
        regs->reg_0x008c_vco_cmplo_cgen = (value >> 12) & 0x1;
        regs->reg_0x008c_cp2_cgen = (value >> 8) & 0xf;
        regs->reg_0x008c_cp3_cgen = (value >> 4) & 0xf;
    483c:	108003cc 	andi	r2,r2,15
    4840:	20809d15 	stw	r2,628(r4)
    4844:	f800283a 	ret
        regs->reg_0x008c_cz_cgen = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x008D)
    4848:	00802344 	movi	r2,141
    484c:	2880031e 	bne	r5,r2,485c <LMS7002M_regs_set+0x85c>
    {
        regs->reg_0x008d_resrv_cgn = (value >> 0) & 0x7;
    4850:	318001cc 	andi	r6,r6,7
    4854:	21809f15 	stw	r6,636(r4)
    4858:	f800283a 	ret
        return;
    }
    if (addr == 0x0092)
    485c:	00802484 	movi	r2,146
    4860:	2880301e 	bne	r5,r2,4924 <LMS7002M_regs_set+0x924>
    {
        regs->reg_0x0092_en_ldo_dig = (value >> 15) & 0x1;
    4864:	3005d3fa 	srai	r2,r6,15
    4868:	1080004c 	andi	r2,r2,1
    486c:	2080a015 	stw	r2,640(r4)
        regs->reg_0x0092_en_ldo_diggn = (value >> 14) & 0x1;
    4870:	3005d3ba 	srai	r2,r6,14
    4874:	1080004c 	andi	r2,r2,1
    4878:	2080a115 	stw	r2,644(r4)
        regs->reg_0x0092_en_ldo_digsxr = (value >> 13) & 0x1;
    487c:	3005d37a 	srai	r2,r6,13
    4880:	1080004c 	andi	r2,r2,1
    4884:	2080a215 	stw	r2,648(r4)
        regs->reg_0x0092_en_ldo_digsxt = (value >> 12) & 0x1;
    4888:	3005d33a 	srai	r2,r6,12
    488c:	1080004c 	andi	r2,r2,1
    4890:	2080a315 	stw	r2,652(r4)
        regs->reg_0x0092_en_ldo_divgn = (value >> 11) & 0x1;
    4894:	3005d2fa 	srai	r2,r6,11
    4898:	1080004c 	andi	r2,r2,1
    489c:	2080a415 	stw	r2,656(r4)
        regs->reg_0x0092_en_ldo_divsxr = (value >> 10) & 0x1;
    48a0:	3005d2ba 	srai	r2,r6,10
    48a4:	1080004c 	andi	r2,r2,1
    48a8:	2080a515 	stw	r2,660(r4)
        regs->reg_0x0092_en_ldo_divsxt = (value >> 9) & 0x1;
    48ac:	3005d27a 	srai	r2,r6,9
    48b0:	1080004c 	andi	r2,r2,1
    48b4:	2080a615 	stw	r2,664(r4)
        regs->reg_0x0092_en_ldo_lna12 = (value >> 8) & 0x1;
    48b8:	3005d23a 	srai	r2,r6,8
    48bc:	1080004c 	andi	r2,r2,1
    48c0:	2080a715 	stw	r2,668(r4)
        regs->reg_0x0092_en_ldo_lna14 = (value >> 7) & 0x1;
    48c4:	3005d1fa 	srai	r2,r6,7
    48c8:	1080004c 	andi	r2,r2,1
    48cc:	2080a815 	stw	r2,672(r4)
        regs->reg_0x0092_en_ldo_mxrfe = (value >> 6) & 0x1;
    48d0:	3005d1ba 	srai	r2,r6,6
    48d4:	1080004c 	andi	r2,r2,1
    48d8:	2080a915 	stw	r2,676(r4)
        regs->reg_0x0092_en_ldo_rbb = (value >> 5) & 0x1;
    48dc:	3005d17a 	srai	r2,r6,5
    48e0:	1080004c 	andi	r2,r2,1
    48e4:	2080aa15 	stw	r2,680(r4)
        regs->reg_0x0092_en_ldo_rxbuf = (value >> 4) & 0x1;
    48e8:	3005d13a 	srai	r2,r6,4
    48ec:	1080004c 	andi	r2,r2,1
    48f0:	2080ab15 	stw	r2,684(r4)
        regs->reg_0x0092_en_ldo_tbb = (value >> 3) & 0x1;
    48f4:	3005d0fa 	srai	r2,r6,3
    48f8:	1080004c 	andi	r2,r2,1
    48fc:	2080ac15 	stw	r2,688(r4)
        regs->reg_0x0092_en_ldo_tia12 = (value >> 2) & 0x1;
    4900:	3005d0ba 	srai	r2,r6,2
    4904:	1080004c 	andi	r2,r2,1
    4908:	2080ad15 	stw	r2,692(r4)
        regs->reg_0x0092_en_ldo_tia14 = (value >> 1) & 0x1;
    490c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0092_en_g_ldo = (value >> 0) & 0x1;
    4910:	3180004c 	andi	r6,r6,1
    4914:	2180af15 	stw	r6,700(r4)
        regs->reg_0x0092_en_ldo_mxrfe = (value >> 6) & 0x1;
        regs->reg_0x0092_en_ldo_rbb = (value >> 5) & 0x1;
        regs->reg_0x0092_en_ldo_rxbuf = (value >> 4) & 0x1;
        regs->reg_0x0092_en_ldo_tbb = (value >> 3) & 0x1;
        regs->reg_0x0092_en_ldo_tia12 = (value >> 2) & 0x1;
        regs->reg_0x0092_en_ldo_tia14 = (value >> 1) & 0x1;
    4918:	1080004c 	andi	r2,r2,1
    491c:	2080ae15 	stw	r2,696(r4)
    4920:	f800283a 	ret
        regs->reg_0x0092_en_g_ldo = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0093)
    4924:	008024c4 	movi	r2,147
    4928:	2880301e 	bne	r5,r2,49ec <LMS7002M_regs_set+0x9ec>
    {
        regs->reg_0x0093_en_loadimp_ldo_tlob = (value >> 15) & 0x1;
    492c:	3005d3fa 	srai	r2,r6,15
    4930:	1080004c 	andi	r2,r2,1
    4934:	2080b015 	stw	r2,704(r4)
        regs->reg_0x0093_en_loadimp_ldo_tpad = (value >> 14) & 0x1;
    4938:	3005d3ba 	srai	r2,r6,14
    493c:	1080004c 	andi	r2,r2,1
    4940:	2080b115 	stw	r2,708(r4)
        regs->reg_0x0093_en_loadimp_ldo_txbuf = (value >> 13) & 0x1;
    4944:	3005d37a 	srai	r2,r6,13
    4948:	1080004c 	andi	r2,r2,1
    494c:	2080b215 	stw	r2,712(r4)
        regs->reg_0x0093_en_loadimp_ldo_vcogn = (value >> 12) & 0x1;
    4950:	3005d33a 	srai	r2,r6,12
    4954:	1080004c 	andi	r2,r2,1
    4958:	2080b315 	stw	r2,716(r4)
        regs->reg_0x0093_en_loadimp_ldo_vcosxr = (value >> 11) & 0x1;
    495c:	3005d2fa 	srai	r2,r6,11
    4960:	1080004c 	andi	r2,r2,1
    4964:	2080b415 	stw	r2,720(r4)
        regs->reg_0x0093_en_loadimp_ldo_vcosxt = (value >> 10) & 0x1;
    4968:	3005d2ba 	srai	r2,r6,10
    496c:	1080004c 	andi	r2,r2,1
    4970:	2080b515 	stw	r2,724(r4)
        regs->reg_0x0093_en_ldo_afe = (value >> 9) & 0x1;
    4974:	3005d27a 	srai	r2,r6,9
    4978:	1080004c 	andi	r2,r2,1
    497c:	2080b615 	stw	r2,728(r4)
        regs->reg_0x0093_en_ldo_cpgn = (value >> 8) & 0x1;
    4980:	3005d23a 	srai	r2,r6,8
    4984:	1080004c 	andi	r2,r2,1
    4988:	2080b715 	stw	r2,732(r4)
        regs->reg_0x0093_en_ldo_cpsxr = (value >> 7) & 0x1;
    498c:	3005d1fa 	srai	r2,r6,7
    4990:	1080004c 	andi	r2,r2,1
    4994:	2080b815 	stw	r2,736(r4)
        regs->reg_0x0093_en_ldo_tlob = (value >> 6) & 0x1;
    4998:	3005d1ba 	srai	r2,r6,6
    499c:	1080004c 	andi	r2,r2,1
    49a0:	2080b915 	stw	r2,740(r4)
        regs->reg_0x0093_en_ldo_tpad = (value >> 5) & 0x1;
    49a4:	3005d17a 	srai	r2,r6,5
    49a8:	1080004c 	andi	r2,r2,1
    49ac:	2080ba15 	stw	r2,744(r4)
        regs->reg_0x0093_en_ldo_txbuf = (value >> 4) & 0x1;
    49b0:	3005d13a 	srai	r2,r6,4
    49b4:	1080004c 	andi	r2,r2,1
    49b8:	2080bb15 	stw	r2,748(r4)
        regs->reg_0x0093_en_ldo_vcogn = (value >> 3) & 0x1;
    49bc:	3005d0fa 	srai	r2,r6,3
    49c0:	1080004c 	andi	r2,r2,1
    49c4:	2080bc15 	stw	r2,752(r4)
        regs->reg_0x0093_en_ldo_vcosxr = (value >> 2) & 0x1;
    49c8:	3005d0ba 	srai	r2,r6,2
    49cc:	1080004c 	andi	r2,r2,1
    49d0:	2080bd15 	stw	r2,756(r4)
        regs->reg_0x0093_en_ldo_vcosxt = (value >> 1) & 0x1;
    49d4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0093_en_ldo_cpsxt = (value >> 0) & 0x1;
    49d8:	3180004c 	andi	r6,r6,1
    49dc:	2180bf15 	stw	r6,764(r4)
        regs->reg_0x0093_en_ldo_tlob = (value >> 6) & 0x1;
        regs->reg_0x0093_en_ldo_tpad = (value >> 5) & 0x1;
        regs->reg_0x0093_en_ldo_txbuf = (value >> 4) & 0x1;
        regs->reg_0x0093_en_ldo_vcogn = (value >> 3) & 0x1;
        regs->reg_0x0093_en_ldo_vcosxr = (value >> 2) & 0x1;
        regs->reg_0x0093_en_ldo_vcosxt = (value >> 1) & 0x1;
    49e0:	1080004c 	andi	r2,r2,1
    49e4:	2080be15 	stw	r2,760(r4)
    49e8:	f800283a 	ret
        regs->reg_0x0093_en_ldo_cpsxt = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0094)
    49ec:	00802504 	movi	r2,148
    49f0:	2880301e 	bne	r5,r2,4ab4 <LMS7002M_regs_set+0xab4>
    {
        regs->reg_0x0094_en_loadimp_ldo_cpsxt = (value >> 15) & 0x1;
    49f4:	3005d3fa 	srai	r2,r6,15
    49f8:	1080004c 	andi	r2,r2,1
    49fc:	2080c015 	stw	r2,768(r4)
        regs->reg_0x0094_en_loadimp_ldo_dig = (value >> 14) & 0x1;
    4a00:	3005d3ba 	srai	r2,r6,14
    4a04:	1080004c 	andi	r2,r2,1
    4a08:	2080c115 	stw	r2,772(r4)
        regs->reg_0x0094_en_loadimp_ldo_diggn = (value >> 13) & 0x1;
    4a0c:	3005d37a 	srai	r2,r6,13
    4a10:	1080004c 	andi	r2,r2,1
    4a14:	2080c215 	stw	r2,776(r4)
        regs->reg_0x0094_en_loadimp_ldo_digsxr = (value >> 12) & 0x1;
    4a18:	3005d33a 	srai	r2,r6,12
    4a1c:	1080004c 	andi	r2,r2,1
    4a20:	2080c315 	stw	r2,780(r4)
        regs->reg_0x0094_en_loadimp_ldo_digsxt = (value >> 11) & 0x1;
    4a24:	3005d2fa 	srai	r2,r6,11
    4a28:	1080004c 	andi	r2,r2,1
    4a2c:	2080c415 	stw	r2,784(r4)
        regs->reg_0x0094_en_loadimp_ldo_divgn = (value >> 10) & 0x1;
    4a30:	3005d2ba 	srai	r2,r6,10
    4a34:	1080004c 	andi	r2,r2,1
    4a38:	2080c515 	stw	r2,788(r4)
        regs->reg_0x0094_en_loadimp_ldo_divsxr = (value >> 9) & 0x1;
    4a3c:	3005d27a 	srai	r2,r6,9
    4a40:	1080004c 	andi	r2,r2,1
    4a44:	2080c615 	stw	r2,792(r4)
        regs->reg_0x0094_en_loadimp_ldo_divsxt = (value >> 8) & 0x1;
    4a48:	3005d23a 	srai	r2,r6,8
    4a4c:	1080004c 	andi	r2,r2,1
    4a50:	2080c715 	stw	r2,796(r4)
        regs->reg_0x0094_en_loadimp_ldo_lna12 = (value >> 7) & 0x1;
    4a54:	3005d1fa 	srai	r2,r6,7
    4a58:	1080004c 	andi	r2,r2,1
    4a5c:	2080c815 	stw	r2,800(r4)
        regs->reg_0x0094_en_loadimp_ldo_lna14 = (value >> 6) & 0x1;
    4a60:	3005d1ba 	srai	r2,r6,6
    4a64:	1080004c 	andi	r2,r2,1
    4a68:	2080c915 	stw	r2,804(r4)
        regs->reg_0x0094_en_loadimp_ldo_mxrfe = (value >> 5) & 0x1;
    4a6c:	3005d17a 	srai	r2,r6,5
    4a70:	1080004c 	andi	r2,r2,1
    4a74:	2080ca15 	stw	r2,808(r4)
        regs->reg_0x0094_en_loadimp_ldo_rbb = (value >> 4) & 0x1;
    4a78:	3005d13a 	srai	r2,r6,4
    4a7c:	1080004c 	andi	r2,r2,1
    4a80:	2080cb15 	stw	r2,812(r4)
        regs->reg_0x0094_en_loadimp_ldo_rxbuf = (value >> 3) & 0x1;
    4a84:	3005d0fa 	srai	r2,r6,3
    4a88:	1080004c 	andi	r2,r2,1
    4a8c:	2080cc15 	stw	r2,816(r4)
        regs->reg_0x0094_en_loadimp_ldo_tbb = (value >> 2) & 0x1;
    4a90:	3005d0ba 	srai	r2,r6,2
    4a94:	1080004c 	andi	r2,r2,1
    4a98:	2080cd15 	stw	r2,820(r4)
        regs->reg_0x0094_en_loadimp_ldo_tia12 = (value >> 1) & 0x1;
    4a9c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0094_en_loadimp_ldo_tia14 = (value >> 0) & 0x1;
    4aa0:	3180004c 	andi	r6,r6,1
    4aa4:	2180cf15 	stw	r6,828(r4)
        regs->reg_0x0094_en_loadimp_ldo_lna14 = (value >> 6) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_mxrfe = (value >> 5) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_rbb = (value >> 4) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_rxbuf = (value >> 3) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_tbb = (value >> 2) & 0x1;
        regs->reg_0x0094_en_loadimp_ldo_tia12 = (value >> 1) & 0x1;
    4aa8:	1080004c 	andi	r2,r2,1
    4aac:	2080ce15 	stw	r2,824(r4)
    4ab0:	f800283a 	ret
        regs->reg_0x0094_en_loadimp_ldo_tia14 = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0095)
    4ab4:	00802544 	movi	r2,149
    4ab8:	2880241e 	bne	r5,r2,4b4c <LMS7002M_regs_set+0xb4c>
    {
        regs->reg_0x0095_byp_ldo_tbb = (value >> 15) & 0x1;
    4abc:	3005d3fa 	srai	r2,r6,15
    4ac0:	1080004c 	andi	r2,r2,1
    4ac4:	2080d015 	stw	r2,832(r4)
        regs->reg_0x0095_byp_ldo_tia12 = (value >> 14) & 0x1;
    4ac8:	3005d3ba 	srai	r2,r6,14
    4acc:	1080004c 	andi	r2,r2,1
    4ad0:	2080d115 	stw	r2,836(r4)
        regs->reg_0x0095_byp_ldo_tia14 = (value >> 13) & 0x1;
    4ad4:	3005d37a 	srai	r2,r6,13
    4ad8:	1080004c 	andi	r2,r2,1
    4adc:	2080d215 	stw	r2,840(r4)
        regs->reg_0x0095_byp_ldo_tlob = (value >> 12) & 0x1;
    4ae0:	3005d33a 	srai	r2,r6,12
    4ae4:	1080004c 	andi	r2,r2,1
    4ae8:	2080d315 	stw	r2,844(r4)
        regs->reg_0x0095_byp_ldo_tpad = (value >> 11) & 0x1;
    4aec:	3005d2fa 	srai	r2,r6,11
    4af0:	1080004c 	andi	r2,r2,1
    4af4:	2080d415 	stw	r2,848(r4)
        regs->reg_0x0095_byp_ldo_txbuf = (value >> 10) & 0x1;
    4af8:	3005d2ba 	srai	r2,r6,10
    4afc:	1080004c 	andi	r2,r2,1
    4b00:	2080d515 	stw	r2,852(r4)
        regs->reg_0x0095_byp_ldo_vcogn = (value >> 9) & 0x1;
    4b04:	3005d27a 	srai	r2,r6,9
    4b08:	1080004c 	andi	r2,r2,1
    4b0c:	2080d615 	stw	r2,856(r4)
        regs->reg_0x0095_byp_ldo_vcosxr = (value >> 8) & 0x1;
    4b10:	3005d23a 	srai	r2,r6,8
    4b14:	1080004c 	andi	r2,r2,1
    4b18:	2080d715 	stw	r2,860(r4)
        regs->reg_0x0095_byp_ldo_vcosxt = (value >> 7) & 0x1;
    4b1c:	3005d1fa 	srai	r2,r6,7
    4b20:	1080004c 	andi	r2,r2,1
    4b24:	2080d815 	stw	r2,864(r4)
        regs->reg_0x0095_en_loadimp_ldo_afe = (value >> 2) & 0x1;
    4b28:	3005d0ba 	srai	r2,r6,2
    4b2c:	1080004c 	andi	r2,r2,1
    4b30:	2080d915 	stw	r2,868(r4)
        regs->reg_0x0095_en_loadimp_ldo_cpgn = (value >> 1) & 0x1;
    4b34:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0095_en_loadimp_ldo_cpsxr = (value >> 0) & 0x1;
    4b38:	3180004c 	andi	r6,r6,1
    4b3c:	2180db15 	stw	r6,876(r4)
        regs->reg_0x0095_byp_ldo_txbuf = (value >> 10) & 0x1;
        regs->reg_0x0095_byp_ldo_vcogn = (value >> 9) & 0x1;
        regs->reg_0x0095_byp_ldo_vcosxr = (value >> 8) & 0x1;
        regs->reg_0x0095_byp_ldo_vcosxt = (value >> 7) & 0x1;
        regs->reg_0x0095_en_loadimp_ldo_afe = (value >> 2) & 0x1;
        regs->reg_0x0095_en_loadimp_ldo_cpgn = (value >> 1) & 0x1;
    4b40:	1080004c 	andi	r2,r2,1
    4b44:	2080da15 	stw	r2,872(r4)
    4b48:	f800283a 	ret
        regs->reg_0x0095_en_loadimp_ldo_cpsxr = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0096)
    4b4c:	00802584 	movi	r2,150
    4b50:	2880301e 	bne	r5,r2,4c14 <LMS7002M_regs_set+0xc14>
    {
        regs->reg_0x0096_byp_ldo_afe = (value >> 15) & 0x1;
    4b54:	3005d3fa 	srai	r2,r6,15
    4b58:	1080004c 	andi	r2,r2,1
    4b5c:	2080dc15 	stw	r2,880(r4)
        regs->reg_0x0096_byp_ldo_cpgn = (value >> 14) & 0x1;
    4b60:	3005d3ba 	srai	r2,r6,14
    4b64:	1080004c 	andi	r2,r2,1
    4b68:	2080dd15 	stw	r2,884(r4)
        regs->reg_0x0096_byp_ldo_cpsxr = (value >> 13) & 0x1;
    4b6c:	3005d37a 	srai	r2,r6,13
    4b70:	1080004c 	andi	r2,r2,1
    4b74:	2080de15 	stw	r2,888(r4)
        regs->reg_0x0096_byp_ldo_cpsxt = (value >> 12) & 0x1;
    4b78:	3005d33a 	srai	r2,r6,12
    4b7c:	1080004c 	andi	r2,r2,1
    4b80:	2080df15 	stw	r2,892(r4)
        regs->reg_0x0096_byp_ldo_dig = (value >> 11) & 0x1;
    4b84:	3005d2fa 	srai	r2,r6,11
    4b88:	1080004c 	andi	r2,r2,1
    4b8c:	2080e015 	stw	r2,896(r4)
        regs->reg_0x0096_byp_ldo_diggn = (value >> 10) & 0x1;
    4b90:	3005d2ba 	srai	r2,r6,10
    4b94:	1080004c 	andi	r2,r2,1
    4b98:	2080e115 	stw	r2,900(r4)
        regs->reg_0x0096_byp_ldo_digsxr = (value >> 9) & 0x1;
    4b9c:	3005d27a 	srai	r2,r6,9
    4ba0:	1080004c 	andi	r2,r2,1
    4ba4:	2080e215 	stw	r2,904(r4)
        regs->reg_0x0096_byp_ldo_digsxt = (value >> 8) & 0x1;
    4ba8:	3005d23a 	srai	r2,r6,8
    4bac:	1080004c 	andi	r2,r2,1
    4bb0:	2080e315 	stw	r2,908(r4)
        regs->reg_0x0096_byp_ldo_divgn = (value >> 7) & 0x1;
    4bb4:	3005d1fa 	srai	r2,r6,7
    4bb8:	1080004c 	andi	r2,r2,1
    4bbc:	2080e415 	stw	r2,912(r4)
        regs->reg_0x0096_byp_ldo_divsxr = (value >> 6) & 0x1;
    4bc0:	3005d1ba 	srai	r2,r6,6
    4bc4:	1080004c 	andi	r2,r2,1
    4bc8:	2080e515 	stw	r2,916(r4)
        regs->reg_0x0096_byp_ldo_divsxt = (value >> 5) & 0x1;
    4bcc:	3005d17a 	srai	r2,r6,5
    4bd0:	1080004c 	andi	r2,r2,1
    4bd4:	2080e615 	stw	r2,920(r4)
        regs->reg_0x0096_byp_ldo_lna12 = (value >> 4) & 0x1;
    4bd8:	3005d13a 	srai	r2,r6,4
    4bdc:	1080004c 	andi	r2,r2,1
    4be0:	2080e715 	stw	r2,924(r4)
        regs->reg_0x0096_byp_ldo_lna14 = (value >> 3) & 0x1;
    4be4:	3005d0fa 	srai	r2,r6,3
    4be8:	1080004c 	andi	r2,r2,1
    4bec:	2080e815 	stw	r2,928(r4)
        regs->reg_0x0096_byp_ldo_mxrfe = (value >> 2) & 0x1;
    4bf0:	3005d0ba 	srai	r2,r6,2
    4bf4:	1080004c 	andi	r2,r2,1
    4bf8:	2080e915 	stw	r2,932(r4)
        regs->reg_0x0096_byp_ldo_rbb = (value >> 1) & 0x1;
    4bfc:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0096_byp_ldo_rxbuf = (value >> 0) & 0x1;
    4c00:	3180004c 	andi	r6,r6,1
    4c04:	2180eb15 	stw	r6,940(r4)
        regs->reg_0x0096_byp_ldo_divsxr = (value >> 6) & 0x1;
        regs->reg_0x0096_byp_ldo_divsxt = (value >> 5) & 0x1;
        regs->reg_0x0096_byp_ldo_lna12 = (value >> 4) & 0x1;
        regs->reg_0x0096_byp_ldo_lna14 = (value >> 3) & 0x1;
        regs->reg_0x0096_byp_ldo_mxrfe = (value >> 2) & 0x1;
        regs->reg_0x0096_byp_ldo_rbb = (value >> 1) & 0x1;
    4c08:	1080004c 	andi	r2,r2,1
    4c0c:	2080ea15 	stw	r2,936(r4)
    4c10:	f800283a 	ret
        regs->reg_0x0096_byp_ldo_rxbuf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0097)
    4c14:	008025c4 	movi	r2,151
    4c18:	2880301e 	bne	r5,r2,4cdc <LMS7002M_regs_set+0xcdc>
    {
        regs->reg_0x0097_spdup_ldo_divsxr = (value >> 15) & 0x1;
    4c1c:	3005d3fa 	srai	r2,r6,15
    4c20:	1080004c 	andi	r2,r2,1
    4c24:	2080ec15 	stw	r2,944(r4)
        regs->reg_0x0097_spdup_ldo_divsxt = (value >> 14) & 0x1;
    4c28:	3005d3ba 	srai	r2,r6,14
    4c2c:	1080004c 	andi	r2,r2,1
    4c30:	2080ed15 	stw	r2,948(r4)
        regs->reg_0x0097_spdup_ldo_lna12 = (value >> 13) & 0x1;
    4c34:	3005d37a 	srai	r2,r6,13
    4c38:	1080004c 	andi	r2,r2,1
    4c3c:	2080ee15 	stw	r2,952(r4)
        regs->reg_0x0097_spdup_ldo_lna14 = (value >> 12) & 0x1;
    4c40:	3005d33a 	srai	r2,r6,12
    4c44:	1080004c 	andi	r2,r2,1
    4c48:	2080ef15 	stw	r2,956(r4)
        regs->reg_0x0097_spdup_ldo_mxrfe = (value >> 11) & 0x1;
    4c4c:	3005d2fa 	srai	r2,r6,11
    4c50:	1080004c 	andi	r2,r2,1
    4c54:	2080f015 	stw	r2,960(r4)
        regs->reg_0x0097_spdup_ldo_rbb = (value >> 10) & 0x1;
    4c58:	3005d2ba 	srai	r2,r6,10
    4c5c:	1080004c 	andi	r2,r2,1
    4c60:	2080f115 	stw	r2,964(r4)
        regs->reg_0x0097_spdup_ldo_rxbuf = (value >> 9) & 0x1;
    4c64:	3005d27a 	srai	r2,r6,9
    4c68:	1080004c 	andi	r2,r2,1
    4c6c:	2080f215 	stw	r2,968(r4)
        regs->reg_0x0097_spdup_ldo_tbb = (value >> 8) & 0x1;
    4c70:	3005d23a 	srai	r2,r6,8
    4c74:	1080004c 	andi	r2,r2,1
    4c78:	2080f315 	stw	r2,972(r4)
        regs->reg_0x0097_spdup_ldo_tia12 = (value >> 7) & 0x1;
    4c7c:	3005d1fa 	srai	r2,r6,7
    4c80:	1080004c 	andi	r2,r2,1
    4c84:	2080f415 	stw	r2,976(r4)
        regs->reg_0x0097_spdup_ldo_tia14 = (value >> 6) & 0x1;
    4c88:	3005d1ba 	srai	r2,r6,6
    4c8c:	1080004c 	andi	r2,r2,1
    4c90:	2080f515 	stw	r2,980(r4)
        regs->reg_0x0097_spdup_ldo_tlob = (value >> 5) & 0x1;
    4c94:	3005d17a 	srai	r2,r6,5
    4c98:	1080004c 	andi	r2,r2,1
    4c9c:	2080f615 	stw	r2,984(r4)
        regs->reg_0x0097_spdup_ldo_tpad = (value >> 4) & 0x1;
    4ca0:	3005d13a 	srai	r2,r6,4
    4ca4:	1080004c 	andi	r2,r2,1
    4ca8:	2080f715 	stw	r2,988(r4)
        regs->reg_0x0097_spdup_ldo_txbuf = (value >> 3) & 0x1;
    4cac:	3005d0fa 	srai	r2,r6,3
    4cb0:	1080004c 	andi	r2,r2,1
    4cb4:	2080f815 	stw	r2,992(r4)
        regs->reg_0x0097_spdup_ldo_vcogn = (value >> 2) & 0x1;
    4cb8:	3005d0ba 	srai	r2,r6,2
    4cbc:	1080004c 	andi	r2,r2,1
    4cc0:	2080f915 	stw	r2,996(r4)
        regs->reg_0x0097_spdup_ldo_vcosxr = (value >> 1) & 0x1;
    4cc4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0097_spdup_ldo_vcosxt = (value >> 0) & 0x1;
    4cc8:	3180004c 	andi	r6,r6,1
    4ccc:	2180fb15 	stw	r6,1004(r4)
        regs->reg_0x0097_spdup_ldo_tia14 = (value >> 6) & 0x1;
        regs->reg_0x0097_spdup_ldo_tlob = (value >> 5) & 0x1;
        regs->reg_0x0097_spdup_ldo_tpad = (value >> 4) & 0x1;
        regs->reg_0x0097_spdup_ldo_txbuf = (value >> 3) & 0x1;
        regs->reg_0x0097_spdup_ldo_vcogn = (value >> 2) & 0x1;
        regs->reg_0x0097_spdup_ldo_vcosxr = (value >> 1) & 0x1;
    4cd0:	1080004c 	andi	r2,r2,1
    4cd4:	2080fa15 	stw	r2,1000(r4)
    4cd8:	f800283a 	ret
        regs->reg_0x0097_spdup_ldo_vcosxt = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0098)
    4cdc:	00802604 	movi	r2,152
    4ce0:	28801b1e 	bne	r5,r2,4d50 <LMS7002M_regs_set+0xd50>
    {
        regs->reg_0x0098_spdup_ldo_afe = (value >> 8) & 0x1;
    4ce4:	3005d23a 	srai	r2,r6,8
    4ce8:	1080004c 	andi	r2,r2,1
    4cec:	2080fc15 	stw	r2,1008(r4)
        regs->reg_0x0098_spdup_ldo_cpgn = (value >> 7) & 0x1;
    4cf0:	3005d1fa 	srai	r2,r6,7
    4cf4:	1080004c 	andi	r2,r2,1
    4cf8:	2080fd15 	stw	r2,1012(r4)
        regs->reg_0x0098_spdup_ldo_cpsxr = (value >> 6) & 0x1;
    4cfc:	3005d1ba 	srai	r2,r6,6
    4d00:	1080004c 	andi	r2,r2,1
    4d04:	2080fe15 	stw	r2,1016(r4)
        regs->reg_0x0098_spdup_ldo_cpsxt = (value >> 5) & 0x1;
    4d08:	3005d17a 	srai	r2,r6,5
    4d0c:	1080004c 	andi	r2,r2,1
    4d10:	2080ff15 	stw	r2,1020(r4)
        regs->reg_0x0098_spdup_ldo_dig = (value >> 4) & 0x1;
    4d14:	3005d13a 	srai	r2,r6,4
    4d18:	1080004c 	andi	r2,r2,1
    4d1c:	20810015 	stw	r2,1024(r4)
        regs->reg_0x0098_spdup_ldo_diggn = (value >> 3) & 0x1;
    4d20:	3005d0fa 	srai	r2,r6,3
    4d24:	1080004c 	andi	r2,r2,1
    4d28:	20810115 	stw	r2,1028(r4)
        regs->reg_0x0098_spdup_ldo_digsxr = (value >> 2) & 0x1;
    4d2c:	3005d0ba 	srai	r2,r6,2
    4d30:	1080004c 	andi	r2,r2,1
    4d34:	20810215 	stw	r2,1032(r4)
        regs->reg_0x0098_spdup_ldo_digsxt = (value >> 1) & 0x1;
    4d38:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
    4d3c:	3180004c 	andi	r6,r6,1
    4d40:	21810415 	stw	r6,1040(r4)
        regs->reg_0x0098_spdup_ldo_cpsxr = (value >> 6) & 0x1;
        regs->reg_0x0098_spdup_ldo_cpsxt = (value >> 5) & 0x1;
        regs->reg_0x0098_spdup_ldo_dig = (value >> 4) & 0x1;
        regs->reg_0x0098_spdup_ldo_diggn = (value >> 3) & 0x1;
        regs->reg_0x0098_spdup_ldo_digsxr = (value >> 2) & 0x1;
        regs->reg_0x0098_spdup_ldo_digsxt = (value >> 1) & 0x1;
    4d44:	1080004c 	andi	r2,r2,1
    4d48:	20810315 	stw	r2,1036(r4)
    4d4c:	f800283a 	ret
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0099)
    4d50:	00802644 	movi	r2,153
    4d54:	2880061e 	bne	r5,r2,4d70 <LMS7002M_regs_set+0xd70>
    {
        regs->reg_0x0099_rdiv_vcosxr = (value >> 8) & 0xff;
    4d58:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
    4d5c:	31803fcc 	andi	r6,r6,255
    4d60:	21810615 	stw	r6,1048(r4)
        regs->reg_0x0098_spdup_ldo_divgn = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0099)
    {
        regs->reg_0x0099_rdiv_vcosxr = (value >> 8) & 0xff;
    4d64:	10803fcc 	andi	r2,r2,255
    4d68:	20810515 	stw	r2,1044(r4)
    4d6c:	f800283a 	ret
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009A)
    4d70:	00802684 	movi	r2,154
    4d74:	2880061e 	bne	r5,r2,4d90 <LMS7002M_regs_set+0xd90>
    {
        regs->reg_0x009a_rdiv_txbuf = (value >> 8) & 0xff;
    4d78:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
    4d7c:	31803fcc 	andi	r6,r6,255
    4d80:	21810815 	stw	r6,1056(r4)
        regs->reg_0x0099_rdiv_vcosxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009A)
    {
        regs->reg_0x009a_rdiv_txbuf = (value >> 8) & 0xff;
    4d84:	10803fcc 	andi	r2,r2,255
    4d88:	20810715 	stw	r2,1052(r4)
    4d8c:	f800283a 	ret
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009B)
    4d90:	008026c4 	movi	r2,155
    4d94:	2880061e 	bne	r5,r2,4db0 <LMS7002M_regs_set+0xdb0>
    {
        regs->reg_0x009b_rdiv_tlob = (value >> 8) & 0xff;
    4d98:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
    4d9c:	31803fcc 	andi	r6,r6,255
    4da0:	21810a15 	stw	r6,1064(r4)
        regs->reg_0x009a_rdiv_vcogn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009B)
    {
        regs->reg_0x009b_rdiv_tlob = (value >> 8) & 0xff;
    4da4:	10803fcc 	andi	r2,r2,255
    4da8:	20810915 	stw	r2,1060(r4)
    4dac:	f800283a 	ret
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009C)
    4db0:	00802704 	movi	r2,156
    4db4:	2880061e 	bne	r5,r2,4dd0 <LMS7002M_regs_set+0xdd0>
    {
        regs->reg_0x009c_rdiv_tia12 = (value >> 8) & 0xff;
    4db8:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
    4dbc:	31803fcc 	andi	r6,r6,255
    4dc0:	21810c15 	stw	r6,1072(r4)
        regs->reg_0x009b_rdiv_tpad = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009C)
    {
        regs->reg_0x009c_rdiv_tia12 = (value >> 8) & 0xff;
    4dc4:	10803fcc 	andi	r2,r2,255
    4dc8:	20810b15 	stw	r2,1068(r4)
    4dcc:	f800283a 	ret
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009D)
    4dd0:	00802744 	movi	r2,157
    4dd4:	2880061e 	bne	r5,r2,4df0 <LMS7002M_regs_set+0xdf0>
    {
        regs->reg_0x009d_rdiv_rxbuf = (value >> 8) & 0xff;
    4dd8:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
    4ddc:	31803fcc 	andi	r6,r6,255
    4de0:	21810e15 	stw	r6,1080(r4)
        regs->reg_0x009c_rdiv_tia14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009D)
    {
        regs->reg_0x009d_rdiv_rxbuf = (value >> 8) & 0xff;
    4de4:	10803fcc 	andi	r2,r2,255
    4de8:	20810d15 	stw	r2,1076(r4)
    4dec:	f800283a 	ret
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009E)
    4df0:	00802784 	movi	r2,158
    4df4:	2880061e 	bne	r5,r2,4e10 <LMS7002M_regs_set+0xe10>
    {
        regs->reg_0x009e_rdiv_mxrfe = (value >> 8) & 0xff;
    4df8:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
    4dfc:	31803fcc 	andi	r6,r6,255
    4e00:	21811015 	stw	r6,1088(r4)
        regs->reg_0x009d_rdiv_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009E)
    {
        regs->reg_0x009e_rdiv_mxrfe = (value >> 8) & 0xff;
    4e04:	10803fcc 	andi	r2,r2,255
    4e08:	20810f15 	stw	r2,1084(r4)
    4e0c:	f800283a 	ret
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009F)
    4e10:	008027c4 	movi	r2,159
    4e14:	2880061e 	bne	r5,r2,4e30 <LMS7002M_regs_set+0xe30>
    {
        regs->reg_0x009f_rdiv_lna12 = (value >> 8) & 0xff;
    4e18:	3005d23a 	srai	r2,r6,8
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
    4e1c:	31803fcc 	andi	r6,r6,255
    4e20:	21811215 	stw	r6,1096(r4)
        regs->reg_0x009e_rdiv_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x009F)
    {
        regs->reg_0x009f_rdiv_lna12 = (value >> 8) & 0xff;
    4e24:	10803fcc 	andi	r2,r2,255
    4e28:	20811115 	stw	r2,1092(r4)
    4e2c:	f800283a 	ret
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A0)
    4e30:	00802804 	movi	r2,160
    4e34:	2880061e 	bne	r5,r2,4e50 <LMS7002M_regs_set+0xe50>
    {
        regs->reg_0x00a0_rdiv_divsxr = (value >> 8) & 0xff;
    4e38:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
    4e3c:	31803fcc 	andi	r6,r6,255
    4e40:	21811415 	stw	r6,1104(r4)
        regs->reg_0x009f_rdiv_lna14 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A0)
    {
        regs->reg_0x00a0_rdiv_divsxr = (value >> 8) & 0xff;
    4e44:	10803fcc 	andi	r2,r2,255
    4e48:	20811315 	stw	r2,1100(r4)
    4e4c:	f800283a 	ret
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A1)
    4e50:	00802844 	movi	r2,161
    4e54:	2880061e 	bne	r5,r2,4e70 <LMS7002M_regs_set+0xe70>
    {
        regs->reg_0x00a1_rdiv_digsxt = (value >> 8) & 0xff;
    4e58:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
    4e5c:	31803fcc 	andi	r6,r6,255
    4e60:	21811615 	stw	r6,1112(r4)
        regs->reg_0x00a0_rdiv_divsxt = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A1)
    {
        regs->reg_0x00a1_rdiv_digsxt = (value >> 8) & 0xff;
    4e64:	10803fcc 	andi	r2,r2,255
    4e68:	20811515 	stw	r2,1108(r4)
    4e6c:	f800283a 	ret
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A2)
    4e70:	00802884 	movi	r2,162
    4e74:	2880061e 	bne	r5,r2,4e90 <LMS7002M_regs_set+0xe90>
    {
        regs->reg_0x00a2_rdiv_diggn = (value >> 8) & 0xff;
    4e78:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
    4e7c:	31803fcc 	andi	r6,r6,255
    4e80:	21811815 	stw	r6,1120(r4)
        regs->reg_0x00a1_rdiv_divgn = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A2)
    {
        regs->reg_0x00a2_rdiv_diggn = (value >> 8) & 0xff;
    4e84:	10803fcc 	andi	r2,r2,255
    4e88:	20811715 	stw	r2,1116(r4)
    4e8c:	f800283a 	ret
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A3)
    4e90:	008028c4 	movi	r2,163
    4e94:	2880061e 	bne	r5,r2,4eb0 <LMS7002M_regs_set+0xeb0>
    {
        regs->reg_0x00a3_rdiv_cpsxt = (value >> 8) & 0xff;
    4e98:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
    4e9c:	31803fcc 	andi	r6,r6,255
    4ea0:	21811a15 	stw	r6,1128(r4)
        regs->reg_0x00a2_rdiv_digsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A3)
    {
        regs->reg_0x00a3_rdiv_cpsxt = (value >> 8) & 0xff;
    4ea4:	10803fcc 	andi	r2,r2,255
    4ea8:	20811915 	stw	r2,1124(r4)
    4eac:	f800283a 	ret
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A4)
    4eb0:	00802904 	movi	r2,164
    4eb4:	2880061e 	bne	r5,r2,4ed0 <LMS7002M_regs_set+0xed0>
    {
        regs->reg_0x00a4_rdiv_cpgn = (value >> 8) & 0xff;
    4eb8:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
    4ebc:	31803fcc 	andi	r6,r6,255
    4ec0:	21811c15 	stw	r6,1136(r4)
        regs->reg_0x00a3_rdiv_dig = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A4)
    {
        regs->reg_0x00a4_rdiv_cpgn = (value >> 8) & 0xff;
    4ec4:	10803fcc 	andi	r2,r2,255
    4ec8:	20811b15 	stw	r2,1132(r4)
    4ecc:	f800283a 	ret
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A5)
    4ed0:	00802944 	movi	r2,165
    4ed4:	2880061e 	bne	r5,r2,4ef0 <LMS7002M_regs_set+0xef0>
    {
        regs->reg_0x00a5_rdiv_spibuf = (value >> 8) & 0xff;
    4ed8:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a5_rdiv_afe = (value >> 0) & 0xff;
    4edc:	31803fcc 	andi	r6,r6,255
    4ee0:	21811e15 	stw	r6,1144(r4)
        regs->reg_0x00a4_rdiv_cpsxr = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A5)
    {
        regs->reg_0x00a5_rdiv_spibuf = (value >> 8) & 0xff;
    4ee4:	10803fcc 	andi	r2,r2,255
    4ee8:	20811d15 	stw	r2,1140(r4)
    4eec:	f800283a 	ret
        regs->reg_0x00a5_rdiv_afe = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00A6)
    4ef0:	00802984 	movi	r2,166
    4ef4:	2880271e 	bne	r5,r2,4f94 <LMS7002M_regs_set+0xf94>
    {
        regs->reg_0x00a6_spdup_ldo_spibuf = (value >> 12) & 0x1;
    4ef8:	3005d33a 	srai	r2,r6,12
    4efc:	1080004c 	andi	r2,r2,1
    4f00:	20811f15 	stw	r2,1148(r4)
        regs->reg_0x00a6_spdup_ldo_digip2 = (value >> 11) & 0x1;
    4f04:	3005d2fa 	srai	r2,r6,11
    4f08:	1080004c 	andi	r2,r2,1
    4f0c:	20812015 	stw	r2,1152(r4)
        regs->reg_0x00a6_spdup_ldo_digip1 = (value >> 10) & 0x1;
    4f10:	3005d2ba 	srai	r2,r6,10
    4f14:	1080004c 	andi	r2,r2,1
    4f18:	20812115 	stw	r2,1156(r4)
        regs->reg_0x00a6_byp_ldo_spibuf = (value >> 9) & 0x1;
    4f1c:	3005d27a 	srai	r2,r6,9
    4f20:	1080004c 	andi	r2,r2,1
    4f24:	20812215 	stw	r2,1160(r4)
        regs->reg_0x00a6_byp_ldo_digip2 = (value >> 8) & 0x1;
    4f28:	3005d23a 	srai	r2,r6,8
    4f2c:	1080004c 	andi	r2,r2,1
    4f30:	20812315 	stw	r2,1164(r4)
        regs->reg_0x00a6_byp_ldo_digip1 = (value >> 7) & 0x1;
    4f34:	3005d1fa 	srai	r2,r6,7
    4f38:	1080004c 	andi	r2,r2,1
    4f3c:	20812415 	stw	r2,1168(r4)
        regs->reg_0x00a6_en_loadimp_ldo_spibuf = (value >> 6) & 0x1;
    4f40:	3005d1ba 	srai	r2,r6,6
    4f44:	1080004c 	andi	r2,r2,1
    4f48:	20812515 	stw	r2,1172(r4)
        regs->reg_0x00a6_en_loadimp_ldo_digip2 = (value >> 5) & 0x1;
    4f4c:	3005d17a 	srai	r2,r6,5
    4f50:	1080004c 	andi	r2,r2,1
    4f54:	20812615 	stw	r2,1176(r4)
        regs->reg_0x00a6_en_loadimp_ldo_digip1 = (value >> 4) & 0x1;
    4f58:	3005d13a 	srai	r2,r6,4
    4f5c:	1080004c 	andi	r2,r2,1
    4f60:	20812715 	stw	r2,1180(r4)
        regs->reg_0x00a6_pd_ldo_spibuf = (value >> 3) & 0x1;
    4f64:	3005d0fa 	srai	r2,r6,3
    4f68:	1080004c 	andi	r2,r2,1
    4f6c:	20812815 	stw	r2,1184(r4)
        regs->reg_0x00a6_pd_ldo_digip2 = (value >> 2) & 0x1;
    4f70:	3005d0ba 	srai	r2,r6,2
    4f74:	1080004c 	andi	r2,r2,1
    4f78:	20812915 	stw	r2,1188(r4)
        regs->reg_0x00a6_pd_ldo_digip1 = (value >> 1) & 0x1;
    4f7c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
    4f80:	3180004c 	andi	r6,r6,1
    4f84:	21812b15 	stw	r6,1196(r4)
        regs->reg_0x00a6_en_loadimp_ldo_spibuf = (value >> 6) & 0x1;
        regs->reg_0x00a6_en_loadimp_ldo_digip2 = (value >> 5) & 0x1;
        regs->reg_0x00a6_en_loadimp_ldo_digip1 = (value >> 4) & 0x1;
        regs->reg_0x00a6_pd_ldo_spibuf = (value >> 3) & 0x1;
        regs->reg_0x00a6_pd_ldo_digip2 = (value >> 2) & 0x1;
        regs->reg_0x00a6_pd_ldo_digip1 = (value >> 1) & 0x1;
    4f88:	1080004c 	andi	r2,r2,1
    4f8c:	20812a15 	stw	r2,1192(r4)
    4f90:	f800283a 	ret
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x00A7)
    4f94:	008029c4 	movi	r2,167
    4f98:	2880061e 	bne	r5,r2,4fb4 <LMS7002M_regs_set+0xfb4>
    {
        regs->reg_0x00a7_rdiv_digip2 = (value >> 8) & 0xff;
    4f9c:	3005d23a 	srai	r2,r6,8
        regs->reg_0x00a7_rdiv_digip1 = (value >> 0) & 0xff;
    4fa0:	31803fcc 	andi	r6,r6,255
    4fa4:	21812d15 	stw	r6,1204(r4)
        regs->reg_0x00a6_en_g_ldop = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x00A7)
    {
        regs->reg_0x00a7_rdiv_digip2 = (value >> 8) & 0xff;
    4fa8:	10803fcc 	andi	r2,r2,255
    4fac:	20812c15 	stw	r2,1200(r4)
    4fb0:	f800283a 	ret
        regs->reg_0x00a7_rdiv_digip1 = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x00a8)
    4fb4:	00802a04 	movi	r2,168
    4fb8:	2880031e 	bne	r5,r2,4fc8 <LMS7002M_regs_set+0xfc8>
    {
        regs->reg_0x00a8_value = (value >> 0) & 0xffff;
    4fbc:	31bfffcc 	andi	r6,r6,65535
    4fc0:	21812e15 	stw	r6,1208(r4)
    4fc4:	f800283a 	ret
        return;
    }
    if (addr == 0x00aa)
    4fc8:	00802a84 	movi	r2,170
    4fcc:	2880031e 	bne	r5,r2,4fdc <LMS7002M_regs_set+0xfdc>
    {
        regs->reg_0x00aa_value = (value >> 0) & 0xffff;
    4fd0:	31bfffcc 	andi	r6,r6,65535
    4fd4:	21812f15 	stw	r6,1212(r4)
    4fd8:	f800283a 	ret
        return;
    }
    if (addr == 0x00ab)
    4fdc:	00802ac4 	movi	r2,171
    4fe0:	2880031e 	bne	r5,r2,4ff0 <LMS7002M_regs_set+0xff0>
    {
        regs->reg_0x00ab_value = (value >> 0) & 0xffff;
    4fe4:	31bfffcc 	andi	r6,r6,65535
    4fe8:	21813015 	stw	r6,1216(r4)
    4fec:	f800283a 	ret
        return;
    }
    if (addr == 0x00ad)
    4ff0:	00802b44 	movi	r2,173
    4ff4:	2880031e 	bne	r5,r2,5004 <LMS7002M_regs_set+0x1004>
    {
        regs->reg_0x00ad_value = (value >> 0) & 0xffff;
    4ff8:	31bfffcc 	andi	r6,r6,65535
    4ffc:	21813115 	stw	r6,1220(r4)
    5000:	f800283a 	ret
        return;
    }
    if (addr == 0x00ae)
    5004:	00802b84 	movi	r2,174
    5008:	2880031e 	bne	r5,r2,5018 <LMS7002M_regs_set+0x1018>
    {
        regs->reg_0x00ae_value = (value >> 0) & 0xffff;
    500c:	31bfffcc 	andi	r6,r6,65535
    5010:	21813215 	stw	r6,1224(r4)
    5014:	f800283a 	ret
        return;
    }
    if (addr == 0x0100)
    5018:	00804004 	movi	r2,256
    501c:	2880181e 	bne	r5,r2,5080 <LMS7002M_regs_set+0x1080>
    {
        regs->reg_0x0100_en_lowbwlomx_tmx_trf = (value >> 15) & 0x1;
    5020:	3005d3fa 	srai	r2,r6,15
    5024:	1080004c 	andi	r2,r2,1
    5028:	20813315 	stw	r2,1228(r4)
        regs->reg_0x0100_en_nexttx_trf = (value >> 14) & 0x1;
    502c:	3005d3ba 	srai	r2,r6,14
    5030:	1080004c 	andi	r2,r2,1
    5034:	20813415 	stw	r2,1232(r4)
        regs->reg_0x0100_en_amphf_pdet_trf = (value >> 12) & 0x3;
    5038:	3005d33a 	srai	r2,r6,12
    503c:	108000cc 	andi	r2,r2,3
    5040:	20813515 	stw	r2,1236(r4)
        regs->reg_0x0100_loadr_pdet_trf = (value >> 10) & 0x3;
    5044:	3005d2ba 	srai	r2,r6,10
    5048:	108000cc 	andi	r2,r2,3
    504c:	20813615 	stw	r2,1240(r4)
        regs->reg_0x0100_pd_pdet_trf = (value >> 3) & 0x1;
    5050:	3005d0fa 	srai	r2,r6,3
    5054:	1080004c 	andi	r2,r2,1
    5058:	20813715 	stw	r2,1244(r4)
        regs->reg_0x0100_pd_tlobuf_trf = (value >> 2) & 0x1;
    505c:	3005d0ba 	srai	r2,r6,2
    5060:	1080004c 	andi	r2,r2,1
    5064:	20813815 	stw	r2,1248(r4)
        regs->reg_0x0100_pd_txpad_trf = (value >> 1) & 0x1;
    5068:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0100_en_g_trf = (value >> 0) & 0x1;
    506c:	3180004c 	andi	r6,r6,1
    5070:	21813a15 	stw	r6,1256(r4)
        regs->reg_0x0100_en_nexttx_trf = (value >> 14) & 0x1;
        regs->reg_0x0100_en_amphf_pdet_trf = (value >> 12) & 0x3;
        regs->reg_0x0100_loadr_pdet_trf = (value >> 10) & 0x3;
        regs->reg_0x0100_pd_pdet_trf = (value >> 3) & 0x1;
        regs->reg_0x0100_pd_tlobuf_trf = (value >> 2) & 0x1;
        regs->reg_0x0100_pd_txpad_trf = (value >> 1) & 0x1;
    5074:	1080004c 	andi	r2,r2,1
    5078:	20813915 	stw	r2,1252(r4)
    507c:	f800283a 	ret
        regs->reg_0x0100_en_g_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0101)
    5080:	00804044 	movi	r2,257
    5084:	28800f1e 	bne	r5,r2,50c4 <LMS7002M_regs_set+0x10c4>
    {
        regs->reg_0x0101_f_txpad_trf = (value >> 13) & 0x7;
    5088:	3005d37a 	srai	r2,r6,13
    508c:	108001cc 	andi	r2,r2,7
    5090:	20813b15 	stw	r2,1260(r4)
        regs->reg_0x0101_l_loopb_txpad_trf = (value >> 11) & 0x3;
    5094:	3005d2fa 	srai	r2,r6,11
    5098:	108000cc 	andi	r2,r2,3
    509c:	20813c15 	stw	r2,1264(r4)
        regs->reg_0x0101_loss_lin_txpad_trf = (value >> 6) & 0x1f;
    50a0:	3005d1ba 	srai	r2,r6,6
    50a4:	108007cc 	andi	r2,r2,31
    50a8:	20813d15 	stw	r2,1268(r4)
        regs->reg_0x0101_loss_main_txpad_trf = (value >> 1) & 0x1f;
    50ac:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0101_en_loopb_txpad_trf = (value >> 0) & 0x1;
    50b0:	3180004c 	andi	r6,r6,1
    50b4:	21813f15 	stw	r6,1276(r4)
    if (addr == 0x0101)
    {
        regs->reg_0x0101_f_txpad_trf = (value >> 13) & 0x7;
        regs->reg_0x0101_l_loopb_txpad_trf = (value >> 11) & 0x3;
        regs->reg_0x0101_loss_lin_txpad_trf = (value >> 6) & 0x1f;
        regs->reg_0x0101_loss_main_txpad_trf = (value >> 1) & 0x1f;
    50b8:	108007cc 	andi	r2,r2,31
    50bc:	20813e15 	stw	r2,1272(r4)
    50c0:	f800283a 	ret
        regs->reg_0x0101_en_loopb_txpad_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0102)
    50c4:	00804084 	movi	r2,258
    50c8:	28800c1e 	bne	r5,r2,50fc <LMS7002M_regs_set+0x10fc>
    {
        regs->reg_0x0102_gcas_gndref_txpad_trf = (value >> 15) & 0x1;
    50cc:	3005d3fa 	srai	r2,r6,15
    50d0:	1080004c 	andi	r2,r2,1
    50d4:	20814015 	stw	r2,1280(r4)
        regs->reg_0x0102_ict_lin_txpad_trf = (value >> 10) & 0x1f;
    50d8:	3005d2ba 	srai	r2,r6,10
    50dc:	108007cc 	andi	r2,r2,31
    50e0:	20814115 	stw	r2,1284(r4)
        regs->reg_0x0102_ict_main_txpad_trf = (value >> 5) & 0x1f;
    50e4:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0102_vgcas_txpad_trf = (value >> 0) & 0x1f;
    50e8:	318007cc 	andi	r6,r6,31
    50ec:	21814315 	stw	r6,1292(r4)
    }
    if (addr == 0x0102)
    {
        regs->reg_0x0102_gcas_gndref_txpad_trf = (value >> 15) & 0x1;
        regs->reg_0x0102_ict_lin_txpad_trf = (value >> 10) & 0x1f;
        regs->reg_0x0102_ict_main_txpad_trf = (value >> 5) & 0x1f;
    50f0:	108007cc 	andi	r2,r2,31
    50f4:	20814215 	stw	r2,1288(r4)
    50f8:	f800283a 	ret
        regs->reg_0x0102_vgcas_txpad_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0103)
    50fc:	008040c4 	movi	r2,259
    5100:	28800c1e 	bne	r5,r2,5134 <LMS7002M_regs_set+0x1134>
    {
        regs->reg_0x0103_sel_band1_trf = (value >> 11) & 0x1;
    5104:	3005d2fa 	srai	r2,r6,11
    5108:	1080004c 	andi	r2,r2,1
    510c:	20814415 	stw	r2,1296(r4)
        regs->reg_0x0103_sel_band2_trf = (value >> 10) & 0x1;
    5110:	3005d2ba 	srai	r2,r6,10
    5114:	1080004c 	andi	r2,r2,1
    5118:	20814515 	stw	r2,1300(r4)
        regs->reg_0x0103_lobiasn_txm_trf = (value >> 5) & 0x1f;
    511c:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
    5120:	318007cc 	andi	r6,r6,31
    5124:	21814715 	stw	r6,1308(r4)
    }
    if (addr == 0x0103)
    {
        regs->reg_0x0103_sel_band1_trf = (value >> 11) & 0x1;
        regs->reg_0x0103_sel_band2_trf = (value >> 10) & 0x1;
        regs->reg_0x0103_lobiasn_txm_trf = (value >> 5) & 0x1f;
    5128:	108007cc 	andi	r2,r2,31
    512c:	20814615 	stw	r2,1304(r4)
    5130:	f800283a 	ret
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0104)
    5134:	00804104 	movi	r2,260
    5138:	2880061e 	bne	r5,r2,5154 <LMS7002M_regs_set+0x1154>
    {
        regs->reg_0x0104_cdc_i_trf = (value >> 4) & 0xf;
    513c:	3005d13a 	srai	r2,r6,4
        regs->reg_0x0104_cdc_q_trf = (value >> 0) & 0xf;
    5140:	318003cc 	andi	r6,r6,15
    5144:	21814915 	stw	r6,1316(r4)
        regs->reg_0x0103_lobiasp_txx_trf = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0104)
    {
        regs->reg_0x0104_cdc_i_trf = (value >> 4) & 0xf;
    5148:	108003cc 	andi	r2,r2,15
    514c:	20814815 	stw	r2,1312(r4)
    5150:	f800283a 	ret
        regs->reg_0x0104_cdc_q_trf = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0105)
    5154:	00804144 	movi	r2,261
    5158:	2880151e 	bne	r5,r2,51b0 <LMS7002M_regs_set+0x11b0>
    {
        regs->reg_0x0105_statpulse_tbb = (value >> 15) & 0x1;
    515c:	3005d3fa 	srai	r2,r6,15
    5160:	1080004c 	andi	r2,r2,1
    5164:	20814a15 	stw	r2,1320(r4)
        regs->reg_0x0105_loopb_tbb = (value >> 12) & 0x7;
    5168:	3005d33a 	srai	r2,r6,12
    516c:	108001cc 	andi	r2,r2,7
    5170:	20814b15 	stw	r2,1324(r4)
        regs->reg_0x0105_pd_lpfh_tbb = (value >> 4) & 0x1;
    5174:	3005d13a 	srai	r2,r6,4
    5178:	1080004c 	andi	r2,r2,1
    517c:	20814c15 	stw	r2,1328(r4)
        regs->reg_0x0105_pd_lpfiamp_tbb = (value >> 3) & 0x1;
    5180:	3005d0fa 	srai	r2,r6,3
    5184:	1080004c 	andi	r2,r2,1
    5188:	20814d15 	stw	r2,1332(r4)
        regs->reg_0x0105_pd_lpflad_tbb = (value >> 2) & 0x1;
    518c:	3005d0ba 	srai	r2,r6,2
    5190:	1080004c 	andi	r2,r2,1
    5194:	20814e15 	stw	r2,1336(r4)
        regs->reg_0x0105_pd_lpfs5_tbb = (value >> 1) & 0x1;
    5198:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0105_en_g_tbb = (value >> 0) & 0x1;
    519c:	3180004c 	andi	r6,r6,1
    51a0:	21815015 	stw	r6,1344(r4)
        regs->reg_0x0105_statpulse_tbb = (value >> 15) & 0x1;
        regs->reg_0x0105_loopb_tbb = (value >> 12) & 0x7;
        regs->reg_0x0105_pd_lpfh_tbb = (value >> 4) & 0x1;
        regs->reg_0x0105_pd_lpfiamp_tbb = (value >> 3) & 0x1;
        regs->reg_0x0105_pd_lpflad_tbb = (value >> 2) & 0x1;
        regs->reg_0x0105_pd_lpfs5_tbb = (value >> 1) & 0x1;
    51a4:	1080004c 	andi	r2,r2,1
    51a8:	20814f15 	stw	r2,1340(r4)
    51ac:	f800283a 	ret
        regs->reg_0x0105_en_g_tbb = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0106)
    51b0:	00804184 	movi	r2,262
    51b4:	2880091e 	bne	r5,r2,51dc <LMS7002M_regs_set+0x11dc>
    {
        regs->reg_0x0106_ict_lpfs5_f_tbb = (value >> 10) & 0x1f;
    51b8:	3005d2ba 	srai	r2,r6,10
    51bc:	108007cc 	andi	r2,r2,31
    51c0:	20815115 	stw	r2,1348(r4)
        regs->reg_0x0106_ict_lpfs5_pt_tbb = (value >> 5) & 0x1f;
    51c4:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0106_ict_lpf_h_pt_tbb = (value >> 0) & 0x1f;
    51c8:	318007cc 	andi	r6,r6,31
    51cc:	21815315 	stw	r6,1356(r4)
        return;
    }
    if (addr == 0x0106)
    {
        regs->reg_0x0106_ict_lpfs5_f_tbb = (value >> 10) & 0x1f;
        regs->reg_0x0106_ict_lpfs5_pt_tbb = (value >> 5) & 0x1f;
    51d0:	108007cc 	andi	r2,r2,31
    51d4:	20815215 	stw	r2,1352(r4)
    51d8:	f800283a 	ret
        regs->reg_0x0106_ict_lpf_h_pt_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0107)
    51dc:	008041c4 	movi	r2,263
    51e0:	2880091e 	bne	r5,r2,5208 <LMS7002M_regs_set+0x1208>
    {
        regs->reg_0x0107_ict_lpfh_f_tbb = (value >> 10) & 0x1f;
    51e4:	3005d2ba 	srai	r2,r6,10
    51e8:	108007cc 	andi	r2,r2,31
    51ec:	20815415 	stw	r2,1360(r4)
        regs->reg_0x0107_ict_lpflad_f_tbb = (value >> 5) & 0x1f;
    51f0:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0107_ict_lpflad_pt_tbb = (value >> 0) & 0x1f;
    51f4:	318007cc 	andi	r6,r6,31
    51f8:	21815615 	stw	r6,1368(r4)
        return;
    }
    if (addr == 0x0107)
    {
        regs->reg_0x0107_ict_lpfh_f_tbb = (value >> 10) & 0x1f;
        regs->reg_0x0107_ict_lpflad_f_tbb = (value >> 5) & 0x1f;
    51fc:	108007cc 	andi	r2,r2,31
    5200:	20815515 	stw	r2,1364(r4)
    5204:	f800283a 	ret
        regs->reg_0x0107_ict_lpflad_pt_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0108)
    5208:	00804204 	movi	r2,264
    520c:	2880091e 	bne	r5,r2,5234 <LMS7002M_regs_set+0x1234>
    {
        regs->reg_0x0108_cg_iamp_tbb = (value >> 10) & 0x3f;
    5210:	3005d2ba 	srai	r2,r6,10
    5214:	10800fcc 	andi	r2,r2,63
    5218:	20815715 	stw	r2,1372(r4)
        regs->reg_0x0108_ict_iamp_frp_tbb = (value >> 5) & 0x1f;
    521c:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
    5220:	318007cc 	andi	r6,r6,31
    5224:	21815915 	stw	r6,1380(r4)
        return;
    }
    if (addr == 0x0108)
    {
        regs->reg_0x0108_cg_iamp_tbb = (value >> 10) & 0x3f;
        regs->reg_0x0108_ict_iamp_frp_tbb = (value >> 5) & 0x1f;
    5228:	108007cc 	andi	r2,r2,31
    522c:	20815815 	stw	r2,1376(r4)
    5230:	f800283a 	ret
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0109)
    5234:	00804244 	movi	r2,265
    5238:	2880061e 	bne	r5,r2,5254 <LMS7002M_regs_set+0x1254>
    {
        regs->reg_0x0109_rcal_lpfh_tbb = (value >> 8) & 0xff;
    523c:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0109_rcal_lpflad_tbb = (value >> 0) & 0xff;
    5240:	31803fcc 	andi	r6,r6,255
    5244:	21815b15 	stw	r6,1388(r4)
        regs->reg_0x0108_ict_iamp_gg_frp_tbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0109)
    {
        regs->reg_0x0109_rcal_lpfh_tbb = (value >> 8) & 0xff;
    5248:	10803fcc 	andi	r2,r2,255
    524c:	20815a15 	stw	r2,1384(r4)
    5250:	f800283a 	ret
        regs->reg_0x0109_rcal_lpflad_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x010A)
    5254:	00804284 	movi	r2,266
    5258:	28800c1e 	bne	r5,r2,528c <LMS7002M_regs_set+0x128c>
    {
        regs->reg_0x010a_tstin_tbb = (value >> 14) & 0x3;
    525c:	3005d3ba 	srai	r2,r6,14
    5260:	108000cc 	andi	r2,r2,3
    5264:	20815c15 	stw	r2,1392(r4)
        regs->reg_0x010a_bypladder_tbb = (value >> 13) & 0x1;
    5268:	3005d37a 	srai	r2,r6,13
    526c:	1080004c 	andi	r2,r2,1
    5270:	20815d15 	stw	r2,1396(r4)
        regs->reg_0x010a_ccal_lpflad_tbb = (value >> 8) & 0x1f;
    5274:	3005d23a 	srai	r2,r6,8
        regs->reg_0x010a_rcal_lpfs5_tbb = (value >> 0) & 0xff;
    5278:	31803fcc 	andi	r6,r6,255
    527c:	21815f15 	stw	r6,1404(r4)
    }
    if (addr == 0x010A)
    {
        regs->reg_0x010a_tstin_tbb = (value >> 14) & 0x3;
        regs->reg_0x010a_bypladder_tbb = (value >> 13) & 0x1;
        regs->reg_0x010a_ccal_lpflad_tbb = (value >> 8) & 0x1f;
    5280:	108007cc 	andi	r2,r2,31
    5284:	20815e15 	stw	r2,1400(r4)
    5288:	f800283a 	ret
        regs->reg_0x010a_rcal_lpfs5_tbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x010b)
    528c:	008042c4 	movi	r2,267
    5290:	2880031e 	bne	r5,r2,52a0 <LMS7002M_regs_set+0x12a0>
    {
        regs->reg_0x010b_value = (value >> 0) & 0xffff;
    5294:	31bfffcc 	andi	r6,r6,65535
    5298:	21816015 	stw	r6,1408(r4)
    529c:	f800283a 	ret
        return;
    }
    if (addr == 0x010C)
    52a0:	00804304 	movi	r2,268
    52a4:	28801e1e 	bne	r5,r2,5320 <LMS7002M_regs_set+0x1320>
    {
        regs->reg_0x010c_cdc_i_rfe = (value >> 12) & 0xf;
    52a8:	3005d33a 	srai	r2,r6,12
    52ac:	108003cc 	andi	r2,r2,15
    52b0:	20816115 	stw	r2,1412(r4)
        regs->reg_0x010c_cdc_q_rfe = (value >> 8) & 0xf;
    52b4:	3005d23a 	srai	r2,r6,8
    52b8:	108003cc 	andi	r2,r2,15
    52bc:	20816215 	stw	r2,1416(r4)
        regs->reg_0x010c_pd_lna_rfe = (value >> 7) & 0x1;
    52c0:	3005d1fa 	srai	r2,r6,7
    52c4:	1080004c 	andi	r2,r2,1
    52c8:	20816315 	stw	r2,1420(r4)
        regs->reg_0x010c_pd_rloopb_1_rfe = (value >> 6) & 0x1;
    52cc:	3005d1ba 	srai	r2,r6,6
    52d0:	1080004c 	andi	r2,r2,1
    52d4:	20816415 	stw	r2,1424(r4)
        regs->reg_0x010c_pd_rloopb_2_rfe = (value >> 5) & 0x1;
    52d8:	3005d17a 	srai	r2,r6,5
    52dc:	1080004c 	andi	r2,r2,1
    52e0:	20816515 	stw	r2,1428(r4)
        regs->reg_0x010c_pd_mxlobuf_rfe = (value >> 4) & 0x1;
    52e4:	3005d13a 	srai	r2,r6,4
    52e8:	1080004c 	andi	r2,r2,1
    52ec:	20816615 	stw	r2,1432(r4)
        regs->reg_0x010c_pd_qgen_rfe = (value >> 3) & 0x1;
    52f0:	3005d0fa 	srai	r2,r6,3
    52f4:	1080004c 	andi	r2,r2,1
    52f8:	20816715 	stw	r2,1436(r4)
        regs->reg_0x010c_pd_rssi_rfe = (value >> 2) & 0x1;
    52fc:	3005d0ba 	srai	r2,r6,2
    5300:	1080004c 	andi	r2,r2,1
    5304:	20816815 	stw	r2,1440(r4)
        regs->reg_0x010c_pd_tia_rfe = (value >> 1) & 0x1;
    5308:	3005d07a 	srai	r2,r6,1
        regs->reg_0x010c_en_g_rfe = (value >> 0) & 0x1;
    530c:	3180004c 	andi	r6,r6,1
    5310:	21816a15 	stw	r6,1448(r4)
        regs->reg_0x010c_pd_rloopb_1_rfe = (value >> 6) & 0x1;
        regs->reg_0x010c_pd_rloopb_2_rfe = (value >> 5) & 0x1;
        regs->reg_0x010c_pd_mxlobuf_rfe = (value >> 4) & 0x1;
        regs->reg_0x010c_pd_qgen_rfe = (value >> 3) & 0x1;
        regs->reg_0x010c_pd_rssi_rfe = (value >> 2) & 0x1;
        regs->reg_0x010c_pd_tia_rfe = (value >> 1) & 0x1;
    5314:	1080004c 	andi	r2,r2,1
    5318:	20816915 	stw	r2,1444(r4)
    531c:	f800283a 	ret
        regs->reg_0x010c_en_g_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010D)
    5320:	00804344 	movi	r2,269
    5324:	2880151e 	bne	r5,r2,537c <LMS7002M_regs_set+0x137c>
    {
        regs->reg_0x010d_sel_path_rfe = (value >> 7) & 0x3;
    5328:	3005d1fa 	srai	r2,r6,7
    532c:	108000cc 	andi	r2,r2,3
    5330:	20816b15 	stw	r2,1452(r4)
        regs->reg_0x010d_en_dcoff_rxfe_rfe = (value >> 6) & 0x1;
    5334:	3005d1ba 	srai	r2,r6,6
    5338:	1080004c 	andi	r2,r2,1
    533c:	20816c15 	stw	r2,1456(r4)
        regs->reg_0x010d_en_inshsw_lb1_rfe = (value >> 4) & 0x1;
    5340:	3005d13a 	srai	r2,r6,4
    5344:	1080004c 	andi	r2,r2,1
    5348:	20816d15 	stw	r2,1460(r4)
        regs->reg_0x010d_en_inshsw_lb2_rfe = (value >> 3) & 0x1;
    534c:	3005d0fa 	srai	r2,r6,3
    5350:	1080004c 	andi	r2,r2,1
    5354:	20816e15 	stw	r2,1464(r4)
        regs->reg_0x010d_en_inshsw_l_rfe = (value >> 2) & 0x1;
    5358:	3005d0ba 	srai	r2,r6,2
    535c:	1080004c 	andi	r2,r2,1
    5360:	20816f15 	stw	r2,1468(r4)
        regs->reg_0x010d_en_inshsw_w_rfe = (value >> 1) & 0x1;
    5364:	3005d07a 	srai	r2,r6,1
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
    5368:	3180004c 	andi	r6,r6,1
    536c:	21817115 	stw	r6,1476(r4)
        regs->reg_0x010d_sel_path_rfe = (value >> 7) & 0x3;
        regs->reg_0x010d_en_dcoff_rxfe_rfe = (value >> 6) & 0x1;
        regs->reg_0x010d_en_inshsw_lb1_rfe = (value >> 4) & 0x1;
        regs->reg_0x010d_en_inshsw_lb2_rfe = (value >> 3) & 0x1;
        regs->reg_0x010d_en_inshsw_l_rfe = (value >> 2) & 0x1;
        regs->reg_0x010d_en_inshsw_w_rfe = (value >> 1) & 0x1;
    5370:	1080004c 	andi	r2,r2,1
    5374:	20817015 	stw	r2,1472(r4)
    5378:	f800283a 	ret
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010E)
    537c:	00804384 	movi	r2,270
    5380:	2880061e 	bne	r5,r2,539c <LMS7002M_regs_set+0x139c>
    {
        regs->reg_0x010e_dcoffi_rfe = (value >> 7) & 0x7f;
    5384:	3005d1fa 	srai	r2,r6,7
        regs->reg_0x010e_dcoffq_rfe = (value >> 0) & 0x7f;
    5388:	31801fcc 	andi	r6,r6,127
    538c:	21817315 	stw	r6,1484(r4)
        regs->reg_0x010d_en_nextrx_rfe = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x010E)
    {
        regs->reg_0x010e_dcoffi_rfe = (value >> 7) & 0x7f;
    5390:	10801fcc 	andi	r2,r2,127
    5394:	20817215 	stw	r2,1480(r4)
    5398:	f800283a 	ret
        regs->reg_0x010e_dcoffq_rfe = (value >> 0) & 0x7f;
        return;
    }
    if (addr == 0x010F)
    539c:	008043c4 	movi	r2,271
    53a0:	2880091e 	bne	r5,r2,53c8 <LMS7002M_regs_set+0x13c8>
    {
        regs->reg_0x010f_ict_loopb_rfe = (value >> 10) & 0x1f;
    53a4:	3005d2ba 	srai	r2,r6,10
    53a8:	108007cc 	andi	r2,r2,31
    53ac:	20817415 	stw	r2,1488(r4)
        regs->reg_0x010f_ict_tiamain_rfe = (value >> 5) & 0x1f;
    53b0:	3005d17a 	srai	r2,r6,5
        regs->reg_0x010f_ict_tiaout_rfe = (value >> 0) & 0x1f;
    53b4:	318007cc 	andi	r6,r6,31
    53b8:	21817615 	stw	r6,1496(r4)
        return;
    }
    if (addr == 0x010F)
    {
        regs->reg_0x010f_ict_loopb_rfe = (value >> 10) & 0x1f;
        regs->reg_0x010f_ict_tiamain_rfe = (value >> 5) & 0x1f;
    53bc:	108007cc 	andi	r2,r2,31
    53c0:	20817515 	stw	r2,1492(r4)
    53c4:	f800283a 	ret
        regs->reg_0x010f_ict_tiaout_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0110)
    53c8:	00804404 	movi	r2,272
    53cc:	2880091e 	bne	r5,r2,53f4 <LMS7002M_regs_set+0x13f4>
    {
        regs->reg_0x0110_ict_lnacmo_rfe = (value >> 10) & 0x1f;
    53d0:	3005d2ba 	srai	r2,r6,10
    53d4:	108007cc 	andi	r2,r2,31
    53d8:	20817715 	stw	r2,1500(r4)
        regs->reg_0x0110_ict_lna_rfe = (value >> 5) & 0x1f;
    53dc:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
    53e0:	318007cc 	andi	r6,r6,31
    53e4:	21817915 	stw	r6,1508(r4)
        return;
    }
    if (addr == 0x0110)
    {
        regs->reg_0x0110_ict_lnacmo_rfe = (value >> 10) & 0x1f;
        regs->reg_0x0110_ict_lna_rfe = (value >> 5) & 0x1f;
    53e8:	108007cc 	andi	r2,r2,31
    53ec:	20817815 	stw	r2,1504(r4)
    53f0:	f800283a 	ret
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0111)
    53f4:	00804444 	movi	r2,273
    53f8:	2880061e 	bne	r5,r2,5414 <LMS7002M_regs_set+0x1414>
    {
        regs->reg_0x0111_cap_rxmxo_rfe = (value >> 5) & 0x1f;
    53fc:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
    5400:	318007cc 	andi	r6,r6,31
    5404:	21817b15 	stw	r6,1516(r4)
        regs->reg_0x0110_ict_lodc_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0111)
    {
        regs->reg_0x0111_cap_rxmxo_rfe = (value >> 5) & 0x1f;
    5408:	108007cc 	andi	r2,r2,31
    540c:	20817a15 	stw	r2,1512(r4)
    5410:	f800283a 	ret
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0112)
    5414:	00804484 	movi	r2,274
    5418:	2880061e 	bne	r5,r2,5434 <LMS7002M_regs_set+0x1434>
    {
        regs->reg_0x0112_ccomp_tia_rfe = (value >> 12) & 0xf;
    541c:	3005d33a 	srai	r2,r6,12
        regs->reg_0x0112_cfb_tia_rfe = (value >> 0) & 0xfff;
    5420:	3183ffcc 	andi	r6,r6,4095
    5424:	21817d15 	stw	r6,1524(r4)
        regs->reg_0x0111_cgsin_lna_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0112)
    {
        regs->reg_0x0112_ccomp_tia_rfe = (value >> 12) & 0xf;
    5428:	108003cc 	andi	r2,r2,15
    542c:	20817c15 	stw	r2,1520(r4)
    5430:	f800283a 	ret
        regs->reg_0x0112_cfb_tia_rfe = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0113)
    5434:	008044c4 	movi	r2,275
    5438:	2880091e 	bne	r5,r2,5460 <LMS7002M_regs_set+0x1460>
    {
        regs->reg_0x0113_g_lna_rfe = (value >> 6) & 0xf;
    543c:	3005d1ba 	srai	r2,r6,6
    5440:	108003cc 	andi	r2,r2,15
    5444:	20817e15 	stw	r2,1528(r4)
        regs->reg_0x0113_g_rxloopb_rfe = (value >> 2) & 0xf;
    5448:	3005d0ba 	srai	r2,r6,2
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
    544c:	318000cc 	andi	r6,r6,3
    5450:	21818015 	stw	r6,1536(r4)
        return;
    }
    if (addr == 0x0113)
    {
        regs->reg_0x0113_g_lna_rfe = (value >> 6) & 0xf;
        regs->reg_0x0113_g_rxloopb_rfe = (value >> 2) & 0xf;
    5454:	108003cc 	andi	r2,r2,15
    5458:	20817f15 	stw	r2,1532(r4)
    545c:	f800283a 	ret
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0114)
    5460:	00804504 	movi	r2,276
    5464:	2880061e 	bne	r5,r2,5480 <LMS7002M_regs_set+0x1480>
    {
        regs->reg_0x0114_rcomp_tia_rfe = (value >> 5) & 0xf;
    5468:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0114_rfb_tia_rfe = (value >> 0) & 0x1f;
    546c:	318007cc 	andi	r6,r6,31
    5470:	21818215 	stw	r6,1544(r4)
        regs->reg_0x0113_g_tia_rfe = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x0114)
    {
        regs->reg_0x0114_rcomp_tia_rfe = (value >> 5) & 0xf;
    5474:	108003cc 	andi	r2,r2,15
    5478:	20818115 	stw	r2,1540(r4)
    547c:	f800283a 	ret
        regs->reg_0x0114_rfb_tia_rfe = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0115)
    5480:	00804544 	movi	r2,277
    5484:	2880121e 	bne	r5,r2,54d0 <LMS7002M_regs_set+0x14d0>
    {
        regs->reg_0x0115_en_lb_lpfh_rbb = (value >> 15) & 0x1;
    5488:	3005d3fa 	srai	r2,r6,15
    548c:	1080004c 	andi	r2,r2,1
    5490:	20818315 	stw	r2,1548(r4)
        regs->reg_0x0115_en_lb_lpfl_rbb = (value >> 14) & 0x1;
    5494:	3005d3ba 	srai	r2,r6,14
    5498:	1080004c 	andi	r2,r2,1
    549c:	20818415 	stw	r2,1552(r4)
        regs->reg_0x0115_pd_lpfh_rbb = (value >> 3) & 0x1;
    54a0:	3005d0fa 	srai	r2,r6,3
    54a4:	1080004c 	andi	r2,r2,1
    54a8:	20818515 	stw	r2,1556(r4)
        regs->reg_0x0115_pd_lpfl_rbb = (value >> 2) & 0x1;
    54ac:	3005d0ba 	srai	r2,r6,2
    54b0:	1080004c 	andi	r2,r2,1
    54b4:	20818615 	stw	r2,1560(r4)
        regs->reg_0x0115_pd_pga_rbb = (value >> 1) & 0x1;
    54b8:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0115_en_g_rbb = (value >> 0) & 0x1;
    54bc:	3180004c 	andi	r6,r6,1
    54c0:	21818815 	stw	r6,1568(r4)
    {
        regs->reg_0x0115_en_lb_lpfh_rbb = (value >> 15) & 0x1;
        regs->reg_0x0115_en_lb_lpfl_rbb = (value >> 14) & 0x1;
        regs->reg_0x0115_pd_lpfh_rbb = (value >> 3) & 0x1;
        regs->reg_0x0115_pd_lpfl_rbb = (value >> 2) & 0x1;
        regs->reg_0x0115_pd_pga_rbb = (value >> 1) & 0x1;
    54c4:	1080004c 	andi	r2,r2,1
    54c8:	20818715 	stw	r2,1564(r4)
    54cc:	f800283a 	ret
        regs->reg_0x0115_en_g_rbb = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0116)
    54d0:	00804584 	movi	r2,278
    54d4:	2880091e 	bne	r5,r2,54fc <LMS7002M_regs_set+0x14fc>
    {
        regs->reg_0x0116_r_ctl_lpf_rbb = (value >> 11) & 0x1f;
    54d8:	3005d2fa 	srai	r2,r6,11
    54dc:	108007cc 	andi	r2,r2,31
    54e0:	20818915 	stw	r2,1572(r4)
        regs->reg_0x0116_rcc_ctl_lpfh_rbb = (value >> 8) & 0x7;
    54e4:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
    54e8:	31803fcc 	andi	r6,r6,255
    54ec:	21818b15 	stw	r6,1580(r4)
        return;
    }
    if (addr == 0x0116)
    {
        regs->reg_0x0116_r_ctl_lpf_rbb = (value >> 11) & 0x1f;
        regs->reg_0x0116_rcc_ctl_lpfh_rbb = (value >> 8) & 0x7;
    54f0:	108001cc 	andi	r2,r2,7
    54f4:	20818a15 	stw	r2,1576(r4)
    54f8:	f800283a 	ret
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0117)
    54fc:	008045c4 	movi	r2,279
    5500:	2880061e 	bne	r5,r2,551c <LMS7002M_regs_set+0x151c>
    {
        regs->reg_0x0117_rcc_ctl_lpfl_rbb = (value >> 11) & 0x7;
    5504:	3005d2fa 	srai	r2,r6,11
        regs->reg_0x0117_c_ctl_lpfl_rbb = (value >> 0) & 0x7ff;
    5508:	3181ffcc 	andi	r6,r6,2047
    550c:	21818d15 	stw	r6,1588(r4)
        regs->reg_0x0116_c_ctl_lpfh_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0117)
    {
        regs->reg_0x0117_rcc_ctl_lpfl_rbb = (value >> 11) & 0x7;
    5510:	108001cc 	andi	r2,r2,7
    5514:	20818c15 	stw	r2,1584(r4)
    5518:	f800283a 	ret
        regs->reg_0x0117_c_ctl_lpfl_rbb = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0118)
    551c:	00804604 	movi	r2,280
    5520:	2880091e 	bne	r5,r2,5548 <LMS7002M_regs_set+0x1548>
    {
        regs->reg_0x0118_input_ctl_pga_rbb = (value >> 13) & 0x7;
    5524:	3005d37a 	srai	r2,r6,13
    5528:	108001cc 	andi	r2,r2,7
    552c:	20818e15 	stw	r2,1592(r4)
        regs->reg_0x0118_ict_lpf_in_rbb = (value >> 5) & 0x1f;
    5530:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0118_ict_lpf_out_rbb = (value >> 0) & 0x1f;
    5534:	318007cc 	andi	r6,r6,31
    5538:	21819015 	stw	r6,1600(r4)
        return;
    }
    if (addr == 0x0118)
    {
        regs->reg_0x0118_input_ctl_pga_rbb = (value >> 13) & 0x7;
        regs->reg_0x0118_ict_lpf_in_rbb = (value >> 5) & 0x1f;
    553c:	108007cc 	andi	r2,r2,31
    5540:	20818f15 	stw	r2,1596(r4)
    5544:	f800283a 	ret
        regs->reg_0x0118_ict_lpf_out_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x0119)
    5548:	00804644 	movi	r2,281
    554c:	28800c1e 	bne	r5,r2,5580 <LMS7002M_regs_set+0x1580>
    {
        regs->reg_0x0119_osw_pga_rbb = (value >> 15) & 0x1;
    5550:	3005d3fa 	srai	r2,r6,15
    5554:	1080004c 	andi	r2,r2,1
    5558:	20819115 	stw	r2,1604(r4)
        regs->reg_0x0119_ict_pga_out_rbb = (value >> 10) & 0x1f;
    555c:	3005d2ba 	srai	r2,r6,10
    5560:	108007cc 	andi	r2,r2,31
    5564:	20819215 	stw	r2,1608(r4)
        regs->reg_0x0119_ict_pga_in_rbb = (value >> 5) & 0x1f;
    5568:	3005d17a 	srai	r2,r6,5
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
    556c:	318007cc 	andi	r6,r6,31
    5570:	21819415 	stw	r6,1616(r4)
    }
    if (addr == 0x0119)
    {
        regs->reg_0x0119_osw_pga_rbb = (value >> 15) & 0x1;
        regs->reg_0x0119_ict_pga_out_rbb = (value >> 10) & 0x1f;
        regs->reg_0x0119_ict_pga_in_rbb = (value >> 5) & 0x1f;
    5574:	108007cc 	andi	r2,r2,31
    5578:	20819315 	stw	r2,1612(r4)
    557c:	f800283a 	ret
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x011A)
    5580:	00804684 	movi	r2,282
    5584:	2880061e 	bne	r5,r2,55a0 <LMS7002M_regs_set+0x15a0>
    {
        regs->reg_0x011a_rcc_ctl_pga_rbb = (value >> 9) & 0x1f;
    5588:	3005d27a 	srai	r2,r6,9
        regs->reg_0x011a_c_ctl_pga_rbb = (value >> 0) & 0xff;
    558c:	31803fcc 	andi	r6,r6,255
    5590:	21819615 	stw	r6,1624(r4)
        regs->reg_0x0119_g_pga_rbb = (value >> 0) & 0x1f;
        return;
    }
    if (addr == 0x011A)
    {
        regs->reg_0x011a_rcc_ctl_pga_rbb = (value >> 9) & 0x1f;
    5594:	108007cc 	andi	r2,r2,31
    5598:	20819515 	stw	r2,1620(r4)
    559c:	f800283a 	ret
        regs->reg_0x011a_c_ctl_pga_rbb = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x011B)
    55a0:	008046c4 	movi	r2,283
    55a4:	2880031e 	bne	r5,r2,55b4 <LMS7002M_regs_set+0x15b4>
    {
        regs->reg_0x011b_resrv_rbb = (value >> 0) & 0x7f;
    55a8:	31801fcc 	andi	r6,r6,127
    55ac:	21819715 	stw	r6,1628(r4)
    55b0:	f800283a 	ret
        return;
    }
    if (addr == 0x011C)
    55b4:	00804704 	movi	r2,284
    55b8:	2880301e 	bne	r5,r2,567c <LMS7002M_regs_set+0x167c>
    {
        regs->reg_0x011c_reset_n = (value >> 15) & 0x1;
    55bc:	3005d3fa 	srai	r2,r6,15
    55c0:	1080004c 	andi	r2,r2,1
    55c4:	20819815 	stw	r2,1632(r4)
        regs->reg_0x011c_spdup_vco = (value >> 14) & 0x1;
    55c8:	3005d3ba 	srai	r2,r6,14
    55cc:	1080004c 	andi	r2,r2,1
    55d0:	20819915 	stw	r2,1636(r4)
        regs->reg_0x011c_bypldo_vco = (value >> 13) & 0x1;
    55d4:	3005d37a 	srai	r2,r6,13
    55d8:	1080004c 	andi	r2,r2,1
    55dc:	20819a15 	stw	r2,1640(r4)
        regs->reg_0x011c_en_coarsepll = (value >> 12) & 0x1;
    55e0:	3005d33a 	srai	r2,r6,12
    55e4:	1080004c 	andi	r2,r2,1
    55e8:	20819b15 	stw	r2,1644(r4)
        regs->reg_0x011c_curlim_vco = (value >> 11) & 0x1;
    55ec:	3005d2fa 	srai	r2,r6,11
    55f0:	1080004c 	andi	r2,r2,1
    55f4:	20819c15 	stw	r2,1648(r4)
        regs->reg_0x011c_en_div2_divprog = (value >> 10) & 0x1;
    55f8:	3005d2ba 	srai	r2,r6,10
    55fc:	1080004c 	andi	r2,r2,1
    5600:	20819d15 	stw	r2,1652(r4)
        regs->reg_0x011c_en_intonly_sdm = (value >> 9) & 0x1;
    5604:	3005d27a 	srai	r2,r6,9
    5608:	1080004c 	andi	r2,r2,1
    560c:	20819e15 	stw	r2,1656(r4)
        regs->reg_0x011c_en_sdm_clk = (value >> 8) & 0x1;
    5610:	3005d23a 	srai	r2,r6,8
    5614:	1080004c 	andi	r2,r2,1
    5618:	20819f15 	stw	r2,1660(r4)
        regs->reg_0x011c_pd_fbdiv = (value >> 7) & 0x1;
    561c:	3005d1fa 	srai	r2,r6,7
    5620:	1080004c 	andi	r2,r2,1
    5624:	2081a015 	stw	r2,1664(r4)
        regs->reg_0x011c_pd_loch_t2rbuf = (value >> 6) & 0x1;
    5628:	3005d1ba 	srai	r2,r6,6
    562c:	1080004c 	andi	r2,r2,1
    5630:	2081a115 	stw	r2,1668(r4)
        regs->reg_0x011c_pd_cp = (value >> 5) & 0x1;
    5634:	3005d17a 	srai	r2,r6,5
    5638:	1080004c 	andi	r2,r2,1
    563c:	2081a215 	stw	r2,1672(r4)
        regs->reg_0x011c_pd_fdiv = (value >> 4) & 0x1;
    5640:	3005d13a 	srai	r2,r6,4
    5644:	1080004c 	andi	r2,r2,1
    5648:	2081a315 	stw	r2,1676(r4)
        regs->reg_0x011c_pd_sdm = (value >> 3) & 0x1;
    564c:	3005d0fa 	srai	r2,r6,3
    5650:	1080004c 	andi	r2,r2,1
    5654:	2081a415 	stw	r2,1680(r4)
        regs->reg_0x011c_pd_vco_comp = (value >> 2) & 0x1;
    5658:	3005d0ba 	srai	r2,r6,2
    565c:	1080004c 	andi	r2,r2,1
    5660:	2081a515 	stw	r2,1684(r4)
        regs->reg_0x011c_pd_vco = (value >> 1) & 0x1;
    5664:	3005d07a 	srai	r2,r6,1
        regs->reg_0x011c_en_g = (value >> 0) & 0x1;
    5668:	3180004c 	andi	r6,r6,1
    566c:	2181a715 	stw	r6,1692(r4)
        regs->reg_0x011c_pd_loch_t2rbuf = (value >> 6) & 0x1;
        regs->reg_0x011c_pd_cp = (value >> 5) & 0x1;
        regs->reg_0x011c_pd_fdiv = (value >> 4) & 0x1;
        regs->reg_0x011c_pd_sdm = (value >> 3) & 0x1;
        regs->reg_0x011c_pd_vco_comp = (value >> 2) & 0x1;
        regs->reg_0x011c_pd_vco = (value >> 1) & 0x1;
    5670:	1080004c 	andi	r2,r2,1
    5674:	2081a615 	stw	r2,1688(r4)
    5678:	f800283a 	ret
        regs->reg_0x011c_en_g = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x011D)
    567c:	00804744 	movi	r2,285
    5680:	2880031e 	bne	r5,r2,5690 <LMS7002M_regs_set+0x1690>
    {
        regs->reg_0x011d_frac_sdm = (value >> 0) & 0xffff;
    5684:	31bfffcc 	andi	r6,r6,65535
    5688:	2181a815 	stw	r6,1696(r4)
    568c:	f800283a 	ret
        return;
    }
    if (addr == 0x011E)
    5690:	00804784 	movi	r2,286
    5694:	2880061e 	bne	r5,r2,56b0 <LMS7002M_regs_set+0x16b0>
    {
        regs->reg_0x011e_int_sdm = (value >> 4) & 0x3ff;
    5698:	3005d13a 	srai	r2,r6,4
        regs->reg_0x011e_frac_sdm = (value >> 0) & 0xf;
    569c:	318003cc 	andi	r6,r6,15
    56a0:	2181aa15 	stw	r6,1704(r4)
        regs->reg_0x011d_frac_sdm = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x011E)
    {
        regs->reg_0x011e_int_sdm = (value >> 4) & 0x3ff;
    56a4:	1080ffcc 	andi	r2,r2,1023
    56a8:	2081a915 	stw	r2,1700(r4)
    56ac:	f800283a 	ret
        regs->reg_0x011e_frac_sdm = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x011F)
    56b0:	008047c4 	movi	r2,287
    56b4:	2880151e 	bne	r5,r2,570c <LMS7002M_regs_set+0x170c>
    {
        regs->reg_0x011f_pw_div2_loch = (value >> 12) & 0x7;
    56b8:	3005d33a 	srai	r2,r6,12
    56bc:	108001cc 	andi	r2,r2,7
    56c0:	2081ab15 	stw	r2,1708(r4)
        regs->reg_0x011f_pw_div4_loch = (value >> 9) & 0x7;
    56c4:	3005d27a 	srai	r2,r6,9
    56c8:	108001cc 	andi	r2,r2,7
    56cc:	2081ac15 	stw	r2,1712(r4)
        regs->reg_0x011f_div_loch = (value >> 6) & 0x7;
    56d0:	3005d1ba 	srai	r2,r6,6
    56d4:	108001cc 	andi	r2,r2,7
    56d8:	2081ad15 	stw	r2,1716(r4)
        regs->reg_0x011f_tst_sx = (value >> 3) & 0x7;
    56dc:	3005d0fa 	srai	r2,r6,3
    56e0:	108001cc 	andi	r2,r2,7
    56e4:	2081ae15 	stw	r2,1720(r4)
        regs->reg_0x011f_sel_sdmclk = (value >> 2) & 0x1;
    56e8:	3005d0ba 	srai	r2,r6,2
    56ec:	1080004c 	andi	r2,r2,1
    56f0:	2081af15 	stw	r2,1724(r4)
        regs->reg_0x011f_sx_dither_en = (value >> 1) & 0x1;
    56f4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
    56f8:	3180004c 	andi	r6,r6,1
    56fc:	2181b115 	stw	r6,1732(r4)
        regs->reg_0x011f_pw_div2_loch = (value >> 12) & 0x7;
        regs->reg_0x011f_pw_div4_loch = (value >> 9) & 0x7;
        regs->reg_0x011f_div_loch = (value >> 6) & 0x7;
        regs->reg_0x011f_tst_sx = (value >> 3) & 0x7;
        regs->reg_0x011f_sel_sdmclk = (value >> 2) & 0x1;
        regs->reg_0x011f_sx_dither_en = (value >> 1) & 0x1;
    5700:	1080004c 	andi	r2,r2,1
    5704:	2081b015 	stw	r2,1728(r4)
    5708:	f800283a 	ret
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0120)
    570c:	00804804 	movi	r2,288
    5710:	2880061e 	bne	r5,r2,572c <LMS7002M_regs_set+0x172c>
    {
        regs->reg_0x0120_vdiv_vco = (value >> 8) & 0xff;
    5714:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0120_ict_vco = (value >> 0) & 0xff;
    5718:	31803fcc 	andi	r6,r6,255
    571c:	2181b315 	stw	r6,1740(r4)
        regs->reg_0x011f_rev_sdmclk = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0120)
    {
        regs->reg_0x0120_vdiv_vco = (value >> 8) & 0xff;
    5720:	10803fcc 	andi	r2,r2,255
    5724:	2081b215 	stw	r2,1736(r4)
    5728:	f800283a 	ret
        regs->reg_0x0120_ict_vco = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0121)
    572c:	00804844 	movi	r2,289
    5730:	28800c1e 	bne	r5,r2,5764 <LMS7002M_regs_set+0x1764>
    {
        regs->reg_0x0121_rsel_ldo_vco = (value >> 11) & 0x1f;
    5734:	3005d2fa 	srai	r2,r6,11
    5738:	108007cc 	andi	r2,r2,31
    573c:	2081b415 	stw	r2,1744(r4)
        regs->reg_0x0121_csw_vco = (value >> 3) & 0xff;
    5740:	3005d0fa 	srai	r2,r6,3
    5744:	10803fcc 	andi	r2,r2,255
    5748:	2081b515 	stw	r2,1748(r4)
        regs->reg_0x0121_sel_vco = (value >> 1) & 0x3;
    574c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0121_coarse_start = (value >> 0) & 0x1;
    5750:	3180004c 	andi	r6,r6,1
    5754:	2181b715 	stw	r6,1756(r4)
    }
    if (addr == 0x0121)
    {
        regs->reg_0x0121_rsel_ldo_vco = (value >> 11) & 0x1f;
        regs->reg_0x0121_csw_vco = (value >> 3) & 0xff;
        regs->reg_0x0121_sel_vco = (value >> 1) & 0x3;
    5758:	108000cc 	andi	r2,r2,3
    575c:	2081b615 	stw	r2,1752(r4)
    5760:	f800283a 	ret
        regs->reg_0x0121_coarse_start = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0122)
    5764:	00804884 	movi	r2,290
    5768:	2880091e 	bne	r5,r2,5790 <LMS7002M_regs_set+0x1790>
    {
        regs->reg_0x0122_revph_pfd = (value >> 12) & 0x1;
    576c:	3005d33a 	srai	r2,r6,12
    5770:	1080004c 	andi	r2,r2,1
    5774:	2081b815 	stw	r2,1760(r4)
        regs->reg_0x0122_ioffset_cp = (value >> 6) & 0x3f;
    5778:	3005d1ba 	srai	r2,r6,6
        regs->reg_0x0122_ipulse_cp = (value >> 0) & 0x3f;
    577c:	31800fcc 	andi	r6,r6,63
    5780:	2181ba15 	stw	r6,1768(r4)
        return;
    }
    if (addr == 0x0122)
    {
        regs->reg_0x0122_revph_pfd = (value >> 12) & 0x1;
        regs->reg_0x0122_ioffset_cp = (value >> 6) & 0x3f;
    5784:	10800fcc 	andi	r2,r2,63
    5788:	2081b915 	stw	r2,1764(r4)
    578c:	f800283a 	ret
        regs->reg_0x0122_ipulse_cp = (value >> 0) & 0x3f;
        return;
    }
    if (addr == 0x0123)
    5790:	008048c4 	movi	r2,291
    5794:	2880151e 	bne	r5,r2,57ec <LMS7002M_regs_set+0x17ec>
    {
        regs->reg_0x0123_coarse_stepdone = (value >> 15) & 0x1;
    5798:	3005d3fa 	srai	r2,r6,15
    579c:	1080004c 	andi	r2,r2,1
    57a0:	2081bb15 	stw	r2,1772(r4)
        regs->reg_0x0123_coarsepll_compo = (value >> 14) & 0x1;
    57a4:	3005d3ba 	srai	r2,r6,14
    57a8:	1080004c 	andi	r2,r2,1
    57ac:	2081bc15 	stw	r2,1776(r4)
        regs->reg_0x0123_vco_cmpho = (value >> 13) & 0x1;
    57b0:	3005d37a 	srai	r2,r6,13
    57b4:	1080004c 	andi	r2,r2,1
    57b8:	2081bd15 	stw	r2,1780(r4)
        regs->reg_0x0123_vco_cmplo = (value >> 12) & 0x1;
    57bc:	3005d33a 	srai	r2,r6,12
    57c0:	1080004c 	andi	r2,r2,1
    57c4:	2081be15 	stw	r2,1784(r4)
        regs->reg_0x0123_cp2_pll = (value >> 8) & 0xf;
    57c8:	3005d23a 	srai	r2,r6,8
    57cc:	108003cc 	andi	r2,r2,15
    57d0:	2081bf15 	stw	r2,1788(r4)
        regs->reg_0x0123_cp3_pll = (value >> 4) & 0xf;
    57d4:	3005d13a 	srai	r2,r6,4
        regs->reg_0x0123_cz = (value >> 0) & 0xf;
    57d8:	318003cc 	andi	r6,r6,15
    57dc:	2181c115 	stw	r6,1796(r4)
        regs->reg_0x0123_coarse_stepdone = (value >> 15) & 0x1;
        regs->reg_0x0123_coarsepll_compo = (value >> 14) & 0x1;
        regs->reg_0x0123_vco_cmpho = (value >> 13) & 0x1;
        regs->reg_0x0123_vco_cmplo = (value >> 12) & 0x1;
        regs->reg_0x0123_cp2_pll = (value >> 8) & 0xf;
        regs->reg_0x0123_cp3_pll = (value >> 4) & 0xf;
    57e0:	108003cc 	andi	r2,r2,15
    57e4:	2081c015 	stw	r2,1792(r4)
    57e8:	f800283a 	ret
        regs->reg_0x0123_cz = (value >> 0) & 0xf;
        return;
    }
    if (addr == 0x0124)
    57ec:	00804904 	movi	r2,292
    57f0:	28800f1e 	bne	r5,r2,5830 <LMS7002M_regs_set+0x1830>
    {
        regs->reg_0x0124_en_dir_sxx = (value >> 4) & 0x1;
    57f4:	3005d13a 	srai	r2,r6,4
    57f8:	1080004c 	andi	r2,r2,1
    57fc:	2081c215 	stw	r2,1800(r4)
        regs->reg_0x0124_en_dir_rbb = (value >> 3) & 0x1;
    5800:	3005d0fa 	srai	r2,r6,3
    5804:	1080004c 	andi	r2,r2,1
    5808:	2081c315 	stw	r2,1804(r4)
        regs->reg_0x0124_en_dir_rfe = (value >> 2) & 0x1;
    580c:	3005d0ba 	srai	r2,r6,2
    5810:	1080004c 	andi	r2,r2,1
    5814:	2081c415 	stw	r2,1808(r4)
        regs->reg_0x0124_en_dir_tbb = (value >> 1) & 0x1;
    5818:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0124_en_dir_trf = (value >> 0) & 0x1;
    581c:	3180004c 	andi	r6,r6,1
    5820:	2181c615 	stw	r6,1816(r4)
    if (addr == 0x0124)
    {
        regs->reg_0x0124_en_dir_sxx = (value >> 4) & 0x1;
        regs->reg_0x0124_en_dir_rbb = (value >> 3) & 0x1;
        regs->reg_0x0124_en_dir_rfe = (value >> 2) & 0x1;
        regs->reg_0x0124_en_dir_tbb = (value >> 1) & 0x1;
    5824:	1080004c 	andi	r2,r2,1
    5828:	2081c515 	stw	r2,1812(r4)
    582c:	f800283a 	ret
        regs->reg_0x0124_en_dir_trf = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0125)
    5830:	00804944 	movi	r2,293
    5834:	2880031e 	bne	r5,r2,5844 <LMS7002M_regs_set+0x1844>
    {
        regs->reg_0x0125_value = (value >> 0) & 0xffff;
    5838:	31bfffcc 	andi	r6,r6,65535
    583c:	2181c715 	stw	r6,1820(r4)
    5840:	f800283a 	ret
        return;
    }
    if (addr == 0x0126)
    5844:	00804984 	movi	r2,294
    5848:	2880031e 	bne	r5,r2,5858 <LMS7002M_regs_set+0x1858>
    {
        regs->reg_0x0126_value = (value >> 0) & 0xffff;
    584c:	31bfffcc 	andi	r6,r6,65535
    5850:	2181c815 	stw	r6,1824(r4)
    5854:	f800283a 	ret
        return;
    }
    if (addr == 0x0200)
    5858:	00808004 	movi	r2,512
    585c:	28801b1e 	bne	r5,r2,58cc <LMS7002M_regs_set+0x18cc>
    {
        regs->reg_0x0200_tsgfc = (value >> 9) & 0x1;
    5860:	3005d27a 	srai	r2,r6,9
    5864:	1080004c 	andi	r2,r2,1
    5868:	2081c915 	stw	r2,1828(r4)
        regs->reg_0x0200_tsgfcw = (value >> 7) & 0x3;
    586c:	3005d1fa 	srai	r2,r6,7
    5870:	108000cc 	andi	r2,r2,3
    5874:	2081ca15 	stw	r2,1832(r4)
        regs->reg_0x0200_tsgdcldq = (value >> 6) & 0x1;
    5878:	3005d1ba 	srai	r2,r6,6
    587c:	1080004c 	andi	r2,r2,1
    5880:	2081cb15 	stw	r2,1836(r4)
        regs->reg_0x0200_tsgdcldi = (value >> 5) & 0x1;
    5884:	3005d17a 	srai	r2,r6,5
    5888:	1080004c 	andi	r2,r2,1
    588c:	2081cc15 	stw	r2,1840(r4)
        regs->reg_0x0200_tsgswapiq = (value >> 4) & 0x1;
    5890:	3005d13a 	srai	r2,r6,4
    5894:	1080004c 	andi	r2,r2,1
    5898:	2081cd15 	stw	r2,1844(r4)
        regs->reg_0x0200_tsgmode = (value >> 3) & 0x1;
    589c:	3005d0fa 	srai	r2,r6,3
    58a0:	1080004c 	andi	r2,r2,1
    58a4:	2081ce15 	stw	r2,1848(r4)
        regs->reg_0x0200_insel = (value >> 2) & 0x1;
    58a8:	3005d0ba 	srai	r2,r6,2
    58ac:	1080004c 	andi	r2,r2,1
    58b0:	2081cf15 	stw	r2,1852(r4)
        regs->reg_0x0200_bstart = (value >> 1) & 0x1;
    58b4:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0200_en = (value >> 0) & 0x1;
    58b8:	3180004c 	andi	r6,r6,1
    58bc:	2181d115 	stw	r6,1860(r4)
        regs->reg_0x0200_tsgdcldq = (value >> 6) & 0x1;
        regs->reg_0x0200_tsgdcldi = (value >> 5) & 0x1;
        regs->reg_0x0200_tsgswapiq = (value >> 4) & 0x1;
        regs->reg_0x0200_tsgmode = (value >> 3) & 0x1;
        regs->reg_0x0200_insel = (value >> 2) & 0x1;
        regs->reg_0x0200_bstart = (value >> 1) & 0x1;
    58c0:	1080004c 	andi	r2,r2,1
    58c4:	2081d015 	stw	r2,1856(r4)
    58c8:	f800283a 	ret
        regs->reg_0x0200_en = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0201)
    58cc:	00808044 	movi	r2,513
    58d0:	2880031e 	bne	r5,r2,58e0 <LMS7002M_regs_set+0x18e0>
    {
        regs->reg_0x0201_gcorrq = (value >> 0) & 0x7ff;
    58d4:	3181ffcc 	andi	r6,r6,2047
    58d8:	2181d215 	stw	r6,1864(r4)
    58dc:	f800283a 	ret
        return;
    }
    if (addr == 0x0202)
    58e0:	00808084 	movi	r2,514
    58e4:	2880031e 	bne	r5,r2,58f4 <LMS7002M_regs_set+0x18f4>
    {
        regs->reg_0x0202_gcorri = (value >> 0) & 0x7ff;
    58e8:	3181ffcc 	andi	r6,r6,2047
    58ec:	2181d315 	stw	r6,1868(r4)
    58f0:	f800283a 	ret
        return;
    }
    if (addr == 0x0203)
    58f4:	008080c4 	movi	r2,515
    58f8:	2880061e 	bne	r5,r2,5914 <LMS7002M_regs_set+0x1914>
    {
        regs->reg_0x0203_hbi_ovr = (value >> 12) & 0x7;
    58fc:	3005d33a 	srai	r2,r6,12
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
    5900:	3183ffcc 	andi	r6,r6,4095
    5904:	2181d515 	stw	r6,1876(r4)
        regs->reg_0x0202_gcorri = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0203)
    {
        regs->reg_0x0203_hbi_ovr = (value >> 12) & 0x7;
    5908:	108001cc 	andi	r2,r2,7
    590c:	2081d415 	stw	r2,1872(r4)
    5910:	f800283a 	ret
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0204)
    5914:	00808104 	movi	r2,516
    5918:	2880061e 	bne	r5,r2,5934 <LMS7002M_regs_set+0x1934>
    {
        regs->reg_0x0204_dccorri = (value >> 8) & 0xff;
    591c:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
    5920:	31803fcc 	andi	r6,r6,255
    5924:	2181d715 	stw	r6,1884(r4)
        regs->reg_0x0203_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0204)
    {
        regs->reg_0x0204_dccorri = (value >> 8) & 0xff;
    5928:	10803fcc 	andi	r2,r2,255
    592c:	2081d615 	stw	r2,1880(r4)
    5930:	f800283a 	ret
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0205)
    5934:	00808144 	movi	r2,517
    5938:	2880061e 	bne	r5,r2,5954 <LMS7002M_regs_set+0x1954>
    {
        regs->reg_0x0205_gfir1_l = (value >> 8) & 0x7;
    593c:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
    5940:	31803fcc 	andi	r6,r6,255
    5944:	2181d915 	stw	r6,1892(r4)
        regs->reg_0x0204_dccorrq = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0205)
    {
        regs->reg_0x0205_gfir1_l = (value >> 8) & 0x7;
    5948:	108001cc 	andi	r2,r2,7
    594c:	2081d815 	stw	r2,1888(r4)
    5950:	f800283a 	ret
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0206)
    5954:	00808184 	movi	r2,518
    5958:	2880061e 	bne	r5,r2,5974 <LMS7002M_regs_set+0x1974>
    {
        regs->reg_0x0206_gfir2_l = (value >> 8) & 0x7;
    595c:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
    5960:	31803fcc 	andi	r6,r6,255
    5964:	2181db15 	stw	r6,1900(r4)
        regs->reg_0x0205_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0206)
    {
        regs->reg_0x0206_gfir2_l = (value >> 8) & 0x7;
    5968:	108001cc 	andi	r2,r2,7
    596c:	2081da15 	stw	r2,1896(r4)
    5970:	f800283a 	ret
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0207)
    5974:	008081c4 	movi	r2,519
    5978:	2880061e 	bne	r5,r2,5994 <LMS7002M_regs_set+0x1994>
    {
        regs->reg_0x0207_gfir3_l = (value >> 8) & 0x7;
    597c:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0207_gfir3_n = (value >> 0) & 0xff;
    5980:	31803fcc 	andi	r6,r6,255
    5984:	2181dd15 	stw	r6,1908(r4)
        regs->reg_0x0206_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0207)
    {
        regs->reg_0x0207_gfir3_l = (value >> 8) & 0x7;
    5988:	108001cc 	andi	r2,r2,7
    598c:	2081dc15 	stw	r2,1904(r4)
    5990:	f800283a 	ret
        regs->reg_0x0207_gfir3_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0208)
    5994:	00808204 	movi	r2,520
    5998:	28801e1e 	bne	r5,r2,5a14 <LMS7002M_regs_set+0x1a14>
    {
        regs->reg_0x0208_cmix_gain = (value >> 14) & 0x3;
    599c:	3005d3ba 	srai	r2,r6,14
    59a0:	108000cc 	andi	r2,r2,3
    59a4:	2081de15 	stw	r2,1912(r4)
        regs->reg_0x0208_cmix_sc = (value >> 13) & 0x1;
    59a8:	3005d37a 	srai	r2,r6,13
    59ac:	1080004c 	andi	r2,r2,1
    59b0:	2081df15 	stw	r2,1916(r4)
        regs->reg_0x0208_cmix_byp = (value >> 8) & 0x1;
    59b4:	3005d23a 	srai	r2,r6,8
    59b8:	1080004c 	andi	r2,r2,1
    59bc:	2081e015 	stw	r2,1920(r4)
        regs->reg_0x0208_isinc_byp = (value >> 7) & 0x1;
    59c0:	3005d1fa 	srai	r2,r6,7
    59c4:	1080004c 	andi	r2,r2,1
    59c8:	2081e115 	stw	r2,1924(r4)
        regs->reg_0x0208_gfir3_byp = (value >> 6) & 0x1;
    59cc:	3005d1ba 	srai	r2,r6,6
    59d0:	1080004c 	andi	r2,r2,1
    59d4:	2081e215 	stw	r2,1928(r4)
        regs->reg_0x0208_gfir2_byp = (value >> 5) & 0x1;
    59d8:	3005d17a 	srai	r2,r6,5
    59dc:	1080004c 	andi	r2,r2,1
    59e0:	2081e315 	stw	r2,1932(r4)
        regs->reg_0x0208_gfir1_byp = (value >> 4) & 0x1;
    59e4:	3005d13a 	srai	r2,r6,4
    59e8:	1080004c 	andi	r2,r2,1
    59ec:	2081e415 	stw	r2,1936(r4)
        regs->reg_0x0208_dc_byp = (value >> 3) & 0x1;
    59f0:	3005d0fa 	srai	r2,r6,3
    59f4:	1080004c 	andi	r2,r2,1
    59f8:	2081e515 	stw	r2,1940(r4)
        regs->reg_0x0208_gc_byp = (value >> 1) & 0x1;
    59fc:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0208_ph_byp = (value >> 0) & 0x1;
    5a00:	3180004c 	andi	r6,r6,1
    5a04:	2181e715 	stw	r6,1948(r4)
        regs->reg_0x0208_isinc_byp = (value >> 7) & 0x1;
        regs->reg_0x0208_gfir3_byp = (value >> 6) & 0x1;
        regs->reg_0x0208_gfir2_byp = (value >> 5) & 0x1;
        regs->reg_0x0208_gfir1_byp = (value >> 4) & 0x1;
        regs->reg_0x0208_dc_byp = (value >> 3) & 0x1;
        regs->reg_0x0208_gc_byp = (value >> 1) & 0x1;
    5a08:	1080004c 	andi	r2,r2,1
    5a0c:	2081e615 	stw	r2,1944(r4)
    5a10:	f800283a 	ret
        regs->reg_0x0208_ph_byp = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0209)
    5a14:	00808244 	movi	r2,521
    5a18:	2880031e 	bne	r5,r2,5a28 <LMS7002M_regs_set+0x1a28>
    {
        regs->reg_0x0209_value = (value >> 0) & 0xffff;
    5a1c:	31bfffcc 	andi	r6,r6,65535
    5a20:	2181e815 	stw	r6,1952(r4)
    5a24:	f800283a 	ret
        return;
    }
    if (addr == 0x020a)
    5a28:	00808284 	movi	r2,522
    5a2c:	2880031e 	bne	r5,r2,5a3c <LMS7002M_regs_set+0x1a3c>
    {
        regs->reg_0x020a_value = (value >> 0) & 0xffff;
    5a30:	31bfffcc 	andi	r6,r6,65535
    5a34:	2181e915 	stw	r6,1956(r4)
    5a38:	f800283a 	ret
        return;
    }
    if (addr == 0x020C)
    5a3c:	00808304 	movi	r2,524
    5a40:	2880031e 	bne	r5,r2,5a50 <LMS7002M_regs_set+0x1a50>
    {
        regs->reg_0x020c_dc_reg = (value >> 0) & 0xffff;
    5a44:	31bfffcc 	andi	r6,r6,65535
    5a48:	2181ea15 	stw	r6,1960(r4)
    5a4c:	f800283a 	ret
        return;
    }
    if (addr == 0x0240)
    5a50:	00809004 	movi	r2,576
    5a54:	2880091e 	bne	r5,r2,5a7c <LMS7002M_regs_set+0x1a7c>
    {
        regs->reg_0x0240_dthbit = (value >> 5) & 0xf;
    5a58:	3005d17a 	srai	r2,r6,5
    5a5c:	108003cc 	andi	r2,r2,15
    5a60:	2081eb15 	stw	r2,1964(r4)
        regs->reg_0x0240_sel = (value >> 1) & 0xf;
    5a64:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0240_mode = (value >> 0) & 0x1;
    5a68:	3180004c 	andi	r6,r6,1
    5a6c:	2181ed15 	stw	r6,1972(r4)
        return;
    }
    if (addr == 0x0240)
    {
        regs->reg_0x0240_dthbit = (value >> 5) & 0xf;
        regs->reg_0x0240_sel = (value >> 1) & 0xf;
    5a70:	108003cc 	andi	r2,r2,15
    5a74:	2081ec15 	stw	r2,1968(r4)
    5a78:	f800283a 	ret
        regs->reg_0x0240_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0241)
    5a7c:	00809044 	movi	r2,577
    5a80:	2880031e 	bne	r5,r2,5a90 <LMS7002M_regs_set+0x1a90>
    {
        regs->reg_0x0241_pho = (value >> 0) & 0xffff;
    5a84:	31bfffcc 	andi	r6,r6,65535
    5a88:	2181ee15 	stw	r6,1976(r4)
    5a8c:	f800283a 	ret
        return;
    }
    if (addr == 0x0242)
    5a90:	00809084 	movi	r2,578
    5a94:	2880031e 	bne	r5,r2,5aa4 <LMS7002M_regs_set+0x1aa4>
    {
        regs->reg_0x0242_fcw0_hi = (value >> 0) & 0xffff;
    5a98:	31bfffcc 	andi	r6,r6,65535
    5a9c:	2181ef15 	stw	r6,1980(r4)
    5aa0:	f800283a 	ret
        return;
    }
    if (addr == 0x0243)
    5aa4:	008090c4 	movi	r2,579
    5aa8:	2880031e 	bne	r5,r2,5ab8 <LMS7002M_regs_set+0x1ab8>
    {
        regs->reg_0x0243_fcw0_lo = (value >> 0) & 0xffff;
    5aac:	31bfffcc 	andi	r6,r6,65535
    5ab0:	2181f015 	stw	r6,1984(r4)
    5ab4:	f800283a 	ret
        return;
    }
    if (addr == 0x0400)
    5ab8:	00810004 	movi	r2,1024
    5abc:	2880211e 	bne	r5,r2,5b44 <LMS7002M_regs_set+0x1b44>
    {
        regs->reg_0x0400_capture = (value >> 15) & 0x1;
    5ac0:	3005d3fa 	srai	r2,r6,15
    5ac4:	1080004c 	andi	r2,r2,1
    5ac8:	2081f115 	stw	r2,1988(r4)
        regs->reg_0x0400_capsel = (value >> 13) & 0x3;
    5acc:	3005d37a 	srai	r2,r6,13
    5ad0:	108000cc 	andi	r2,r2,3
    5ad4:	2081f215 	stw	r2,1992(r4)
        regs->reg_0x0400_tsgfc = (value >> 9) & 0x1;
    5ad8:	3005d27a 	srai	r2,r6,9
    5adc:	1080004c 	andi	r2,r2,1
    5ae0:	2081f315 	stw	r2,1996(r4)
        regs->reg_0x0400_tsgfcw = (value >> 7) & 0x3;
    5ae4:	3005d1fa 	srai	r2,r6,7
    5ae8:	108000cc 	andi	r2,r2,3
    5aec:	2081f415 	stw	r2,2000(r4)
        regs->reg_0x0400_tsgdcldq = (value >> 6) & 0x1;
    5af0:	3005d1ba 	srai	r2,r6,6
    5af4:	1080004c 	andi	r2,r2,1
    5af8:	2081f515 	stw	r2,2004(r4)
        regs->reg_0x0400_tsgdcldi = (value >> 5) & 0x1;
    5afc:	3005d17a 	srai	r2,r6,5
    5b00:	1080004c 	andi	r2,r2,1
    5b04:	2081f615 	stw	r2,2008(r4)
        regs->reg_0x0400_tsgswapiq = (value >> 4) & 0x1;
    5b08:	3005d13a 	srai	r2,r6,4
    5b0c:	1080004c 	andi	r2,r2,1
    5b10:	2081f715 	stw	r2,2012(r4)
        regs->reg_0x0400_tsgmode = (value >> 3) & 0x1;
    5b14:	3005d0fa 	srai	r2,r6,3
    5b18:	1080004c 	andi	r2,r2,1
    5b1c:	2081f815 	stw	r2,2016(r4)
        regs->reg_0x0400_insel = (value >> 2) & 0x1;
    5b20:	3005d0ba 	srai	r2,r6,2
    5b24:	1080004c 	andi	r2,r2,1
    5b28:	2081f915 	stw	r2,2020(r4)
        regs->reg_0x0400_bstart = (value >> 1) & 0x1;
    5b2c:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0400_en = (value >> 0) & 0x1;
    5b30:	3180004c 	andi	r6,r6,1
    5b34:	2181fb15 	stw	r6,2028(r4)
        regs->reg_0x0400_tsgdcldq = (value >> 6) & 0x1;
        regs->reg_0x0400_tsgdcldi = (value >> 5) & 0x1;
        regs->reg_0x0400_tsgswapiq = (value >> 4) & 0x1;
        regs->reg_0x0400_tsgmode = (value >> 3) & 0x1;
        regs->reg_0x0400_insel = (value >> 2) & 0x1;
        regs->reg_0x0400_bstart = (value >> 1) & 0x1;
    5b38:	1080004c 	andi	r2,r2,1
    5b3c:	2081fa15 	stw	r2,2024(r4)
    5b40:	f800283a 	ret
        regs->reg_0x0400_en = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0401)
    5b44:	00810044 	movi	r2,1025
    5b48:	2880031e 	bne	r5,r2,5b58 <LMS7002M_regs_set+0x1b58>
    {
        regs->reg_0x0401_gcorrq = (value >> 0) & 0x7ff;
    5b4c:	3181ffcc 	andi	r6,r6,2047
    5b50:	2181fc15 	stw	r6,2032(r4)
    5b54:	f800283a 	ret
        return;
    }
    if (addr == 0x0402)
    5b58:	00810084 	movi	r2,1026
    5b5c:	2880031e 	bne	r5,r2,5b6c <LMS7002M_regs_set+0x1b6c>
    {
        regs->reg_0x0402_gcorri = (value >> 0) & 0x7ff;
    5b60:	3181ffcc 	andi	r6,r6,2047
    5b64:	2181fd15 	stw	r6,2036(r4)
    5b68:	f800283a 	ret
        return;
    }
    if (addr == 0x0403)
    5b6c:	008100c4 	movi	r2,1027
    5b70:	2880061e 	bne	r5,r2,5b8c <LMS7002M_regs_set+0x1b8c>
    {
        regs->reg_0x0403_hbd_ovr = (value >> 12) & 0x7;
    5b74:	3005d33a 	srai	r2,r6,12
        regs->reg_0x0403_iqcorr = (value >> 0) & 0xfff;
    5b78:	3183ffcc 	andi	r6,r6,4095
    5b7c:	2181ff15 	stw	r6,2044(r4)
        regs->reg_0x0402_gcorri = (value >> 0) & 0x7ff;
        return;
    }
    if (addr == 0x0403)
    {
        regs->reg_0x0403_hbd_ovr = (value >> 12) & 0x7;
    5b80:	108001cc 	andi	r2,r2,7
    5b84:	2081fe15 	stw	r2,2040(r4)
    5b88:	f800283a 	ret
        regs->reg_0x0403_iqcorr = (value >> 0) & 0xfff;
        return;
    }
    if (addr == 0x0404)
    5b8c:	00810104 	movi	r2,1028
    5b90:	2880031e 	bne	r5,r2,5ba0 <LMS7002M_regs_set+0x1ba0>
    {
        regs->reg_0x0404_dccorr_avg = (value >> 0) & 0x7;
    5b94:	318001cc 	andi	r6,r6,7
    5b98:	21820015 	stw	r6,2048(r4)
    5b9c:	f800283a 	ret
        return;
    }
    if (addr == 0x0405)
    5ba0:	00810144 	movi	r2,1029
    5ba4:	2880061e 	bne	r5,r2,5bc0 <LMS7002M_regs_set+0x1bc0>
    {
        regs->reg_0x0405_gfir1_l = (value >> 8) & 0x7;
    5ba8:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
    5bac:	31803fcc 	andi	r6,r6,255
    5bb0:	21820215 	stw	r6,2056(r4)
        regs->reg_0x0404_dccorr_avg = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x0405)
    {
        regs->reg_0x0405_gfir1_l = (value >> 8) & 0x7;
    5bb4:	108001cc 	andi	r2,r2,7
    5bb8:	20820115 	stw	r2,2052(r4)
    5bbc:	f800283a 	ret
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0406)
    5bc0:	00810184 	movi	r2,1030
    5bc4:	2880061e 	bne	r5,r2,5be0 <LMS7002M_regs_set+0x1be0>
    {
        regs->reg_0x0406_gfir2_l = (value >> 8) & 0x7;
    5bc8:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
    5bcc:	31803fcc 	andi	r6,r6,255
    5bd0:	21820415 	stw	r6,2064(r4)
        regs->reg_0x0405_gfir1_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0406)
    {
        regs->reg_0x0406_gfir2_l = (value >> 8) & 0x7;
    5bd4:	108001cc 	andi	r2,r2,7
    5bd8:	20820315 	stw	r2,2060(r4)
    5bdc:	f800283a 	ret
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0407)
    5be0:	008101c4 	movi	r2,1031
    5be4:	2880061e 	bne	r5,r2,5c00 <LMS7002M_regs_set+0x1c00>
    {
        regs->reg_0x0407_gfir3_l = (value >> 8) & 0x7;
    5be8:	3005d23a 	srai	r2,r6,8
        regs->reg_0x0407_gfir3_n = (value >> 0) & 0xff;
    5bec:	31803fcc 	andi	r6,r6,255
    5bf0:	21820615 	stw	r6,2072(r4)
        regs->reg_0x0406_gfir2_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0407)
    {
        regs->reg_0x0407_gfir3_l = (value >> 8) & 0x7;
    5bf4:	108001cc 	andi	r2,r2,7
    5bf8:	20820515 	stw	r2,2068(r4)
    5bfc:	f800283a 	ret
        regs->reg_0x0407_gfir3_n = (value >> 0) & 0xff;
        return;
    }
    if (addr == 0x0408)
    5c00:	00810204 	movi	r2,1032
    5c04:	2880031e 	bne	r5,r2,5c14 <LMS7002M_regs_set+0x1c14>
    {
        regs->reg_0x0408_agc_k_lsb = (value >> 0) & 0xffff;
    5c08:	31bfffcc 	andi	r6,r6,65535
    5c0c:	21820715 	stw	r6,2076(r4)
    5c10:	f800283a 	ret
        return;
    }
    if (addr == 0x0409)
    5c14:	00810244 	movi	r2,1033
    5c18:	2880061e 	bne	r5,r2,5c34 <LMS7002M_regs_set+0x1c34>
    {
        regs->reg_0x0409_agc_adesired = (value >> 4) & 0xfff;
    5c1c:	3005d13a 	srai	r2,r6,4
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
    5c20:	318000cc 	andi	r6,r6,3
    5c24:	21820915 	stw	r6,2084(r4)
        regs->reg_0x0408_agc_k_lsb = (value >> 0) & 0xffff;
        return;
    }
    if (addr == 0x0409)
    {
        regs->reg_0x0409_agc_adesired = (value >> 4) & 0xfff;
    5c28:	1083ffcc 	andi	r2,r2,4095
    5c2c:	20820815 	stw	r2,2080(r4)
    5c30:	f800283a 	ret
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x040A)
    5c34:	00810284 	movi	r2,1034
    5c38:	2880061e 	bne	r5,r2,5c54 <LMS7002M_regs_set+0x1c54>
    {
        regs->reg_0x040a_agc_mode = (value >> 12) & 0x3;
    5c3c:	3005d33a 	srai	r2,r6,12
        regs->reg_0x040a_agc_avg = (value >> 0) & 0x7;
    5c40:	318001cc 	andi	r6,r6,7
    5c44:	21820b15 	stw	r6,2092(r4)
        regs->reg_0x0409_agc_k_msb = (value >> 0) & 0x3;
        return;
    }
    if (addr == 0x040A)
    {
        regs->reg_0x040a_agc_mode = (value >> 12) & 0x3;
    5c48:	108000cc 	andi	r2,r2,3
    5c4c:	20820a15 	stw	r2,2088(r4)
    5c50:	f800283a 	ret
        regs->reg_0x040a_agc_avg = (value >> 0) & 0x7;
        return;
    }
    if (addr == 0x040B)
    5c54:	008102c4 	movi	r2,1035
    5c58:	2880031e 	bne	r5,r2,5c68 <LMS7002M_regs_set+0x1c68>
    {
        regs->reg_0x040b_dc_reg = (value >> 0) & 0xffff;
    5c5c:	31bfffcc 	andi	r6,r6,65535
    5c60:	21820c15 	stw	r6,2096(r4)
    5c64:	f800283a 	ret
        return;
    }
    if (addr == 0x040C)
    5c68:	00810304 	movi	r2,1036
    5c6c:	28801e1e 	bne	r5,r2,5ce8 <LMS7002M_regs_set+0x1ce8>
    {
        regs->reg_0x040c_cmix_gain = (value >> 14) & 0x3;
    5c70:	3005d3ba 	srai	r2,r6,14
    5c74:	108000cc 	andi	r2,r2,3
    5c78:	20820d15 	stw	r2,2100(r4)
        regs->reg_0x040c_cmix_sc = (value >> 13) & 0x1;
    5c7c:	3005d37a 	srai	r2,r6,13
    5c80:	1080004c 	andi	r2,r2,1
    5c84:	20820e15 	stw	r2,2104(r4)
        regs->reg_0x040c_cmix_byp = (value >> 7) & 0x1;
    5c88:	3005d1fa 	srai	r2,r6,7
    5c8c:	1080004c 	andi	r2,r2,1
    5c90:	20820f15 	stw	r2,2108(r4)
        regs->reg_0x040c_agc_byp = (value >> 6) & 0x1;
    5c94:	3005d1ba 	srai	r2,r6,6
    5c98:	1080004c 	andi	r2,r2,1
    5c9c:	20821015 	stw	r2,2112(r4)
        regs->reg_0x040c_gfir3_byp = (value >> 5) & 0x1;
    5ca0:	3005d17a 	srai	r2,r6,5
    5ca4:	1080004c 	andi	r2,r2,1
    5ca8:	20821115 	stw	r2,2116(r4)
        regs->reg_0x040c_gfir2_byp = (value >> 4) & 0x1;
    5cac:	3005d13a 	srai	r2,r6,4
    5cb0:	1080004c 	andi	r2,r2,1
    5cb4:	20821215 	stw	r2,2120(r4)
        regs->reg_0x040c_gfir1_byp = (value >> 3) & 0x1;
    5cb8:	3005d0fa 	srai	r2,r6,3
    5cbc:	1080004c 	andi	r2,r2,1
    5cc0:	20821315 	stw	r2,2124(r4)
        regs->reg_0x040c_dc_byp = (value >> 2) & 0x1;
    5cc4:	3005d0ba 	srai	r2,r6,2
    5cc8:	1080004c 	andi	r2,r2,1
    5ccc:	20821415 	stw	r2,2128(r4)
        regs->reg_0x040c_gc_byp = (value >> 1) & 0x1;
    5cd0:	3005d07a 	srai	r2,r6,1
        regs->reg_0x040c_ph_byp = (value >> 0) & 0x1;
    5cd4:	3180004c 	andi	r6,r6,1
    5cd8:	21821615 	stw	r6,2136(r4)
        regs->reg_0x040c_agc_byp = (value >> 6) & 0x1;
        regs->reg_0x040c_gfir3_byp = (value >> 5) & 0x1;
        regs->reg_0x040c_gfir2_byp = (value >> 4) & 0x1;
        regs->reg_0x040c_gfir1_byp = (value >> 3) & 0x1;
        regs->reg_0x040c_dc_byp = (value >> 2) & 0x1;
        regs->reg_0x040c_gc_byp = (value >> 1) & 0x1;
    5cdc:	1080004c 	andi	r2,r2,1
    5ce0:	20821515 	stw	r2,2132(r4)
    5ce4:	f800283a 	ret
        regs->reg_0x040c_ph_byp = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x040e)
    5ce8:	00810384 	movi	r2,1038
    5cec:	2880031e 	bne	r5,r2,5cfc <LMS7002M_regs_set+0x1cfc>
    {
        regs->reg_0x040e_value = (value >> 0) & 0xffff;
    5cf0:	31bfffcc 	andi	r6,r6,65535
    5cf4:	21821715 	stw	r6,2140(r4)
    5cf8:	f800283a 	ret
        return;
    }
    if (addr == 0x0440)
    5cfc:	00811004 	movi	r2,1088
    5d00:	2880091e 	bne	r5,r2,5d28 <LMS7002M_regs_set+0x1d28>
    {
        regs->reg_0x0440_dthbit = (value >> 5) & 0xf;
    5d04:	3005d17a 	srai	r2,r6,5
    5d08:	108003cc 	andi	r2,r2,15
    5d0c:	20821815 	stw	r2,2144(r4)
        regs->reg_0x0440_sel = (value >> 1) & 0xf;
    5d10:	3005d07a 	srai	r2,r6,1
        regs->reg_0x0440_mode = (value >> 0) & 0x1;
    5d14:	3180004c 	andi	r6,r6,1
    5d18:	21821a15 	stw	r6,2152(r4)
        return;
    }
    if (addr == 0x0440)
    {
        regs->reg_0x0440_dthbit = (value >> 5) & 0xf;
        regs->reg_0x0440_sel = (value >> 1) & 0xf;
    5d1c:	108003cc 	andi	r2,r2,15
    5d20:	20821915 	stw	r2,2148(r4)
    5d24:	f800283a 	ret
        regs->reg_0x0440_mode = (value >> 0) & 0x1;
        return;
    }
    if (addr == 0x0441)
    5d28:	00811044 	movi	r2,1089
    5d2c:	2880031e 	bne	r5,r2,5d3c <LMS7002M_regs_set+0x1d3c>
    {
        regs->reg_0x0441_pho = (value >> 0) & 0xffff;
    5d30:	31bfffcc 	andi	r6,r6,65535
    5d34:	21821b15 	stw	r6,2156(r4)
    5d38:	f800283a 	ret
        return;
    }
    if (addr == 0x0442)
    5d3c:	00811084 	movi	r2,1090
    5d40:	2880031e 	bne	r5,r2,5d50 <LMS7002M_regs_set+0x1d50>
    {
        regs->reg_0x0442_fcw0_hi = (value >> 0) & 0xffff;
    5d44:	31bfffcc 	andi	r6,r6,65535
    5d48:	21821c15 	stw	r6,2160(r4)
    5d4c:	f800283a 	ret
        return;
    }
    if (addr == 0x0443)
    5d50:	008110c4 	movi	r2,1091
    5d54:	2880031e 	bne	r5,r2,5d64 <LMS7002M_regs_set+0x1d64>
    {
        regs->reg_0x0443_fcw0_lo = (value >> 0) & 0xffff;
    5d58:	31bfffcc 	andi	r6,r6,65535
    5d5c:	21821d15 	stw	r6,2164(r4)
    5d60:	f800283a 	ret
        return;
    }
    if (addr == 0x05c0)
    5d64:	00817004 	movi	r2,1472
    5d68:	2880031e 	bne	r5,r2,5d78 <LMS7002M_regs_set+0x1d78>
    {
        regs->reg_0x05c0_value = (value >> 0) & 0xffff;
    5d6c:	31bfffcc 	andi	r6,r6,65535
    5d70:	21821e15 	stw	r6,2168(r4)
    5d74:	f800283a 	ret
        return;
    }
    if (addr == 0x05c1)
    5d78:	00817044 	movi	r2,1473
    5d7c:	2880031e 	bne	r5,r2,5d8c <LMS7002M_regs_set+0x1d8c>
    {
        regs->reg_0x05c1_value = (value >> 0) & 0xffff;
    5d80:	31bfffcc 	andi	r6,r6,65535
    5d84:	21821f15 	stw	r6,2172(r4)
    5d88:	f800283a 	ret
        return;
    }
    if (addr == 0x05c2)
    5d8c:	00817084 	movi	r2,1474
    5d90:	2880031e 	bne	r5,r2,5da0 <LMS7002M_regs_set+0x1da0>
    {
        regs->reg_0x05c2_value = (value >> 0) & 0xffff;
    5d94:	31bfffcc 	andi	r6,r6,65535
    5d98:	21822015 	stw	r6,2176(r4)
    5d9c:	f800283a 	ret
        return;
    }
    if (addr == 0x05c3)
    5da0:	008170c4 	movi	r2,1475
    5da4:	2880031e 	bne	r5,r2,5db4 <LMS7002M_regs_set+0x1db4>
    {
        regs->reg_0x05c3_value = (value >> 0) & 0xffff;
    5da8:	31bfffcc 	andi	r6,r6,65535
    5dac:	21822115 	stw	r6,2180(r4)
    5db0:	f800283a 	ret
        return;
    }
    if (addr == 0x05c4)
    5db4:	00817104 	movi	r2,1476
    5db8:	2880031e 	bne	r5,r2,5dc8 <LMS7002M_regs_set+0x1dc8>
    {
        regs->reg_0x05c4_value = (value >> 0) & 0xffff;
    5dbc:	31bfffcc 	andi	r6,r6,65535
    5dc0:	21822215 	stw	r6,2184(r4)
    5dc4:	f800283a 	ret
        return;
    }
    if (addr == 0x05c5)
    5dc8:	00817144 	movi	r2,1477
    5dcc:	2880031e 	bne	r5,r2,5ddc <LMS7002M_regs_set+0x1ddc>
    {
        regs->reg_0x05c5_value = (value >> 0) & 0xffff;
    5dd0:	31bfffcc 	andi	r6,r6,65535
    5dd4:	21822315 	stw	r6,2188(r4)
    5dd8:	f800283a 	ret
        return;
    }
    if (addr == 0x05c6)
    5ddc:	00817184 	movi	r2,1478
    5de0:	2880031e 	bne	r5,r2,5df0 <LMS7002M_regs_set+0x1df0>
    {
        regs->reg_0x05c6_value = (value >> 0) & 0xffff;
    5de4:	31bfffcc 	andi	r6,r6,65535
    5de8:	21822415 	stw	r6,2192(r4)
    5dec:	f800283a 	ret
        return;
    }
    if (addr == 0x05c7)
    5df0:	008171c4 	movi	r2,1479
    5df4:	2880031e 	bne	r5,r2,5e04 <LMS7002M_regs_set+0x1e04>
    {
        regs->reg_0x05c7_value = (value >> 0) & 0xffff;
    5df8:	31bfffcc 	andi	r6,r6,65535
    5dfc:	21822515 	stw	r6,2196(r4)
    5e00:	f800283a 	ret
        return;
    }
    if (addr == 0x05c8)
    5e04:	00817204 	movi	r2,1480
    5e08:	2880031e 	bne	r5,r2,5e18 <LMS7002M_regs_set+0x1e18>
    {
        regs->reg_0x05c8_value = (value >> 0) & 0xffff;
    5e0c:	31bfffcc 	andi	r6,r6,65535
    5e10:	21822615 	stw	r6,2200(r4)
    5e14:	f800283a 	ret
        return;
    }
    if (addr == 0x05c9)
    5e18:	00817244 	movi	r2,1481
    5e1c:	2880031e 	bne	r5,r2,5e2c <LMS7002M_regs_set+0x1e2c>
    {
        regs->reg_0x05c9_value = (value >> 0) & 0xffff;
    5e20:	31bfffcc 	andi	r6,r6,65535
    5e24:	21822715 	stw	r6,2204(r4)
    5e28:	f800283a 	ret
        return;
    }
    if (addr == 0x05ca)
    5e2c:	00817284 	movi	r2,1482
    5e30:	2880031e 	bne	r5,r2,5e40 <LMS7002M_regs_set+0x1e40>
    {
        regs->reg_0x05ca_value = (value >> 0) & 0xffff;
    5e34:	31bfffcc 	andi	r6,r6,65535
    5e38:	21822815 	stw	r6,2208(r4)
    5e3c:	f800283a 	ret
        return;
    }
    if (addr == 0x05cb)
    5e40:	008172c4 	movi	r2,1483
    5e44:	2880031e 	bne	r5,r2,5e54 <LMS7002M_regs_set+0x1e54>
    {
        regs->reg_0x05cb_value = (value >> 0) & 0xffff;
    5e48:	31bfffcc 	andi	r6,r6,65535
    5e4c:	21822915 	stw	r6,2212(r4)
    5e50:	f800283a 	ret
        return;
    }
    if (addr == 0x05cc)
    5e54:	00817304 	movi	r2,1484
    5e58:	2880031e 	bne	r5,r2,5e68 <LMS7002M_regs_set+0x1e68>
    {
        regs->reg_0x05cc_value = (value >> 0) & 0xffff;
    5e5c:	31bfffcc 	andi	r6,r6,65535
    5e60:	21822a15 	stw	r6,2216(r4)
    5e64:	f800283a 	ret
        return;
    }
    if (addr == 0x0600)
    5e68:	00818004 	movi	r2,1536
    5e6c:	2880031e 	bne	r5,r2,5e7c <LMS7002M_regs_set+0x1e7c>
    {
        regs->reg_0x0600_value = (value >> 0) & 0xffff;
    5e70:	31bfffcc 	andi	r6,r6,65535
    5e74:	21822b15 	stw	r6,2220(r4)
    5e78:	f800283a 	ret
        return;
    }
    if (addr == 0x0601)
    5e7c:	00818044 	movi	r2,1537
    5e80:	2880031e 	bne	r5,r2,5e90 <LMS7002M_regs_set+0x1e90>
    {
        regs->reg_0x0601_value = (value >> 0) & 0xffff;
    5e84:	31bfffcc 	andi	r6,r6,65535
    5e88:	21822c15 	stw	r6,2224(r4)
    5e8c:	f800283a 	ret
        return;
    }
    if (addr == 0x0602)
    5e90:	00818084 	movi	r2,1538
    5e94:	2880031e 	bne	r5,r2,5ea4 <LMS7002M_regs_set+0x1ea4>
    {
        regs->reg_0x0602_value = (value >> 0) & 0xffff;
    5e98:	31bfffcc 	andi	r6,r6,65535
    5e9c:	21822d15 	stw	r6,2228(r4)
    5ea0:	f800283a 	ret
        return;
    }
    if (addr == 0x0603)
    5ea4:	008180c4 	movi	r2,1539
    5ea8:	2880031e 	bne	r5,r2,5eb8 <LMS7002M_regs_set+0x1eb8>
    {
        regs->reg_0x0603_value = (value >> 0) & 0xffff;
    5eac:	31bfffcc 	andi	r6,r6,65535
    5eb0:	21822e15 	stw	r6,2232(r4)
    5eb4:	f800283a 	ret
        return;
    }
    if (addr == 0x0604)
    5eb8:	00818104 	movi	r2,1540
    5ebc:	2880031e 	bne	r5,r2,5ecc <LMS7002M_regs_set+0x1ecc>
    {
        regs->reg_0x0604_value = (value >> 0) & 0xffff;
    5ec0:	31bfffcc 	andi	r6,r6,65535
    5ec4:	21822f15 	stw	r6,2236(r4)
    5ec8:	f800283a 	ret
        return;
    }
    if (addr == 0x0605)
    5ecc:	00818144 	movi	r2,1541
    5ed0:	2880031e 	bne	r5,r2,5ee0 <LMS7002M_regs_set+0x1ee0>
    {
        regs->reg_0x0605_value = (value >> 0) & 0xffff;
    5ed4:	31bfffcc 	andi	r6,r6,65535
    5ed8:	21823015 	stw	r6,2240(r4)
    5edc:	f800283a 	ret
        return;
    }
    if (addr == 0x0606)
    5ee0:	00818184 	movi	r2,1542
    5ee4:	2880031e 	bne	r5,r2,5ef4 <LMS7002M_regs_set+0x1ef4>
    {
        regs->reg_0x0606_value = (value >> 0) & 0xffff;
    5ee8:	31bfffcc 	andi	r6,r6,65535
    5eec:	21823115 	stw	r6,2244(r4)
    5ef0:	f800283a 	ret
        return;
    }
    if (addr == 0x0640)
    5ef4:	00819004 	movi	r2,1600
    5ef8:	2880031e 	bne	r5,r2,5f08 <LMS7002M_regs_set+0x1f08>
    {
        regs->reg_0x0640_value = (value >> 0) & 0xffff;
    5efc:	31bfffcc 	andi	r6,r6,65535
    5f00:	21823215 	stw	r6,2248(r4)
    5f04:	f800283a 	ret
        return;
    }
    if (addr == 0x0641)
    5f08:	00819044 	movi	r2,1601
    5f0c:	2880021e 	bne	r5,r2,5f18 <LMS7002M_regs_set+0x1f18>
    {
        regs->reg_0x0641_value = (value >> 0) & 0xffff;
    5f10:	31bfffcc 	andi	r6,r6,65535
    5f14:	21823315 	stw	r6,2252(r4)
    5f18:	f800283a 	ret

00005f1c <LMS7002M_regs_init>:
/***********************************************************************
 * Implementation details below
 **********************************************************************/

static inline void LMS7002M_regs_init(LMS7002M_regs_t *regs)
{
    5f1c:	defff304 	addi	sp,sp,-52
    5f20:	dcc00615 	stw	r19,24(sp)
    5f24:	dc400415 	stw	r17,16(sp)
    LMS7002M_regs_set(regs, 0x0020, 0xffff);
    5f28:	04c00804 	movi	r19,32
    5f2c:	047fffd4 	movui	r17,65535
    5f30:	880d883a 	mov	r6,r17
    5f34:	980b883a 	mov	r5,r19
/***********************************************************************
 * Implementation details below
 **********************************************************************/

static inline void LMS7002M_regs_init(LMS7002M_regs_t *regs)
{
    5f38:	dfc00c15 	stw	ra,48(sp)
    5f3c:	df000b15 	stw	fp,44(sp)
    5f40:	ddc00a15 	stw	r23,40(sp)
    5f44:	dd800915 	stw	r22,36(sp)
    5f48:	dd400815 	stw	r21,32(sp)
    5f4c:	dd000715 	stw	r20,28(sp)
    5f50:	dc800515 	stw	r18,20(sp)
    5f54:	dc000315 	stw	r16,12(sp)
    5f58:	2021883a 	mov	r16,r4
    LMS7002M_regs_set(regs, 0x0020, 0xffff);
    5f5c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0021, 0xe9f);
    5f60:	8009883a 	mov	r4,r16
    5f64:	0183a7c4 	movi	r6,3743
    5f68:	01400844 	movi	r5,33
    5f6c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0022, 0x7df);
    5f70:	8009883a 	mov	r4,r16
    5f74:	0181f7c4 	movi	r6,2015
    5f78:	01400884 	movi	r5,34
    5f7c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0023, 0x5559);
    5f80:	8009883a 	mov	r4,r16
    5f84:	01955644 	movi	r6,21849
    5f88:	014008c4 	movi	r5,35
    5f8c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0024, 0xe4e4);
    5f90:	05393914 	movui	r20,58596
    5f94:	a00d883a 	mov	r6,r20
    5f98:	8009883a 	mov	r4,r16
    5f9c:	01400904 	movi	r5,36
    5fa0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0025, 0x101);
    5fa4:	04804044 	movi	r18,257
    5fa8:	900d883a 	mov	r6,r18
    5fac:	8009883a 	mov	r4,r16
    5fb0:	01400944 	movi	r5,37
    5fb4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0026, 0x101);
    5fb8:	900d883a 	mov	r6,r18
    5fbc:	8009883a 	mov	r4,r16
    5fc0:	01400984 	movi	r5,38
    5fc4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0027, 0xe4e4);
    5fc8:	a00d883a 	mov	r6,r20
    5fcc:	8009883a 	mov	r4,r16
    5fd0:	014009c4 	movi	r5,39
    5fd4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0028, 0x101);
    5fd8:	900d883a 	mov	r6,r18
    5fdc:	8009883a 	mov	r4,r16
    5fe0:	01400a04 	movi	r5,40
    5fe4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0029, 0x101);
    5fe8:	900d883a 	mov	r6,r18
    5fec:	8009883a 	mov	r4,r16
    5ff0:	01400a44 	movi	r5,41
    5ff4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002A, 0x86);
    5ff8:	05402184 	movi	r21,134
    5ffc:	a80d883a 	mov	r6,r21
    6000:	8009883a 	mov	r4,r16
    6004:	01400a84 	movi	r5,42
    6008:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002B, 0x10);
    600c:	8009883a 	mov	r4,r16
    6010:	01800404 	movi	r6,16
    6014:	01400ac4 	movi	r5,43
    6018:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002C, 0xffff);
    601c:	880d883a 	mov	r6,r17
    6020:	8009883a 	mov	r4,r16
    6024:	01400b04 	movi	r5,44
    6028:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002E, 0x0);
    602c:	8009883a 	mov	r4,r16
    6030:	000d883a 	mov	r6,zero
    6034:	01400b84 	movi	r5,46
    6038:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x002F, 0x3840);
    603c:	8009883a 	mov	r4,r16
    6040:	018e1004 	movi	r6,14400
    6044:	01400bc4 	movi	r5,47
    6048:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0081, 0x0);
    604c:	05802044 	movi	r22,129
    6050:	b00b883a 	mov	r5,r22
    6054:	8009883a 	mov	r4,r16
    6058:	000d883a 	mov	r6,zero
    605c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0082, 0x800b);
    6060:	8009883a 	mov	r4,r16
    6064:	01a002d4 	movui	r6,32779
    6068:	01402084 	movi	r5,130
    606c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0084, 0x400);
    6070:	05010004 	movi	r20,1024
    6074:	a00d883a 	mov	r6,r20
    6078:	8009883a 	mov	r4,r16
    607c:	01402104 	movi	r5,132
    6080:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0085, 0x1);
    6084:	04400044 	movi	r17,1
    6088:	880d883a 	mov	r6,r17
    608c:	8009883a 	mov	r4,r16
    6090:	01402144 	movi	r5,133
    6094:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0086, 0x4901);
    6098:	a80b883a 	mov	r5,r21
    609c:	8009883a 	mov	r4,r16
    60a0:	01924044 	movi	r6,18689
    60a4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0087, 0x400);
    60a8:	a00d883a 	mov	r6,r20
    60ac:	8009883a 	mov	r4,r16
    60b0:	014021c4 	movi	r5,135
    60b4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0088, 0x780);
    60b8:	01c02204 	movi	r7,136
    60bc:	0701e004 	movi	fp,1920
    60c0:	380b883a 	mov	r5,r7
    60c4:	e00d883a 	mov	r6,fp
    60c8:	8009883a 	mov	r4,r16
    60cc:	d9c00115 	stw	r7,4(sp)
    60d0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0089, 0x20);
    60d4:	980d883a 	mov	r6,r19
    60d8:	8009883a 	mov	r4,r16
    60dc:	01402244 	movi	r5,137
    60e0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x008A, 0x514);
    60e4:	8009883a 	mov	r4,r16
    60e8:	01814504 	movi	r6,1300
    60ec:	01402284 	movi	r5,138
    60f0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x008B, 0x2100);
    60f4:	8009883a 	mov	r4,r16
    60f8:	01884004 	movi	r6,8448
    60fc:	014022c4 	movi	r5,139
    6100:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x008C, 0x67b);
    6104:	05c19ec4 	movi	r23,1659
    6108:	b80d883a 	mov	r6,r23
    610c:	8009883a 	mov	r4,r16
    6110:	01402304 	movi	r5,140
    6114:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x008D, 0x0);
    6118:	00802344 	movi	r2,141
    611c:	100b883a 	mov	r5,r2
    6120:	8009883a 	mov	r4,r16
    6124:	000d883a 	mov	r6,zero
    6128:	d8800215 	stw	r2,8(sp)
    612c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0092, 0x1);
    6130:	880d883a 	mov	r6,r17
    6134:	8009883a 	mov	r4,r16
    6138:	01402484 	movi	r5,146
    613c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0093, 0x0);
    6140:	8009883a 	mov	r4,r16
    6144:	000d883a 	mov	r6,zero
    6148:	014024c4 	movi	r5,147
    614c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0094, 0x0);
    6150:	8009883a 	mov	r4,r16
    6154:	000d883a 	mov	r6,zero
    6158:	01402504 	movi	r5,148
    615c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0095, 0x0);
    6160:	8009883a 	mov	r4,r16
    6164:	000d883a 	mov	r6,zero
    6168:	01402544 	movi	r5,149
    616c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0096, 0x0);
    6170:	8009883a 	mov	r4,r16
    6174:	000d883a 	mov	r6,zero
    6178:	01402584 	movi	r5,150
    617c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0097, 0x0);
    6180:	8009883a 	mov	r4,r16
    6184:	000d883a 	mov	r6,zero
    6188:	014025c4 	movi	r5,151
    618c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0098, 0x0);
    6190:	8009883a 	mov	r4,r16
    6194:	000d883a 	mov	r6,zero
    6198:	01402604 	movi	r5,152
    LMS7002M_regs_set(regs, 0x0099, 0x6565);
    619c:	04595944 	movi	r17,25957
    LMS7002M_regs_set(regs, 0x0093, 0x0);
    LMS7002M_regs_set(regs, 0x0094, 0x0);
    LMS7002M_regs_set(regs, 0x0095, 0x0);
    LMS7002M_regs_set(regs, 0x0096, 0x0);
    LMS7002M_regs_set(regs, 0x0097, 0x0);
    LMS7002M_regs_set(regs, 0x0098, 0x0);
    61a0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0099, 0x6565);
    61a4:	880d883a 	mov	r6,r17
    61a8:	8009883a 	mov	r4,r16
    61ac:	01402644 	movi	r5,153
    61b0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009A, 0x658c);
    61b4:	05596304 	movi	r21,25996
    61b8:	a80d883a 	mov	r6,r21
    61bc:	8009883a 	mov	r4,r16
    61c0:	01402684 	movi	r5,154
    61c4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009B, 0x6565);
    61c8:	880d883a 	mov	r6,r17
    61cc:	8009883a 	mov	r4,r16
    61d0:	014026c4 	movi	r5,155
    61d4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009C, 0x658c);
    61d8:	a80d883a 	mov	r6,r21
    61dc:	8009883a 	mov	r4,r16
    61e0:	01402704 	movi	r5,156
    61e4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009D, 0x6565);
    61e8:	880d883a 	mov	r6,r17
    61ec:	8009883a 	mov	r4,r16
    61f0:	01402744 	movi	r5,157
    61f4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009E, 0x658c);
    61f8:	00c02784 	movi	r3,158
    61fc:	180b883a 	mov	r5,r3
    6200:	a80d883a 	mov	r6,r21
    6204:	8009883a 	mov	r4,r16
    6208:	d8c00015 	stw	r3,0(sp)
    620c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x009F, 0x658c);
    6210:	a80d883a 	mov	r6,r21
    6214:	8009883a 	mov	r4,r16
    6218:	014027c4 	movi	r5,159
    621c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A0, 0x6565);
    6220:	05402804 	movi	r21,160
    6224:	880d883a 	mov	r6,r17
    6228:	a80b883a 	mov	r5,r21
    622c:	8009883a 	mov	r4,r16
    6230:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A1, 0x6565);
    6234:	880d883a 	mov	r6,r17
    6238:	8009883a 	mov	r4,r16
    623c:	01402844 	movi	r5,161
    6240:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A2, 0x6565);
    6244:	880d883a 	mov	r6,r17
    6248:	8009883a 	mov	r4,r16
    624c:	01402884 	movi	r5,162
    6250:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A3, 0x6565);
    6254:	880d883a 	mov	r6,r17
    6258:	8009883a 	mov	r4,r16
    625c:	014028c4 	movi	r5,163
    6260:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A4, 0x6565);
    6264:	880d883a 	mov	r6,r17
    6268:	8009883a 	mov	r4,r16
    626c:	01402904 	movi	r5,164
    6270:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A5, 0x6565);
    6274:	880d883a 	mov	r6,r17
    6278:	8009883a 	mov	r4,r16
    627c:	01402944 	movi	r5,165
    6280:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A6, 0xf);
    6284:	8009883a 	mov	r4,r16
    6288:	018003c4 	movi	r6,15
    628c:	01402984 	movi	r5,166
    6290:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00A7, 0x6565);
    6294:	880d883a 	mov	r6,r17
    6298:	8009883a 	mov	r4,r16
    629c:	014029c4 	movi	r5,167
    62a0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00a8, 0x0);
    62a4:	8009883a 	mov	r4,r16
    62a8:	000d883a 	mov	r6,zero
    62ac:	01402a04 	movi	r5,168
    62b0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00aa, 0x0);
    62b4:	8009883a 	mov	r4,r16
    62b8:	000d883a 	mov	r6,zero
    62bc:	01402a84 	movi	r5,170
    62c0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00ab, 0x0);
    62c4:	8009883a 	mov	r4,r16
    62c8:	000d883a 	mov	r6,zero
    62cc:	01402ac4 	movi	r5,171
    62d0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00ad, 0x3ff);
    62d4:	8009883a 	mov	r4,r16
    62d8:	0180ffc4 	movi	r6,1023
    62dc:	01402b44 	movi	r5,173
    62e0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x00ae, 0xf000);
    62e4:	8009883a 	mov	r4,r16
    62e8:	01bc0014 	movui	r6,61440
    62ec:	01402b84 	movi	r5,174
    62f0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0100, 0x3409);
    62f4:	8009883a 	mov	r4,r16
    62f8:	018d0244 	movi	r6,13321
    62fc:	01404004 	movi	r5,256
    6300:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0101, 0x7800);
    6304:	900b883a 	mov	r5,r18
    6308:	8009883a 	mov	r4,r16
    630c:	019e0004 	movi	r6,30720
    6310:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0102, 0x3180);
    6314:	8009883a 	mov	r4,r16
    6318:	018c6004 	movi	r6,12672
    631c:	01404084 	movi	r5,258
    6320:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0103, 0xa12);
    6324:	8009883a 	mov	r4,r16
    6328:	01828484 	movi	r6,2578
    632c:	014040c4 	movi	r5,259
    6330:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0104, 0x88);
    6334:	d9c00117 	ldw	r7,4(sp)
    6338:	8009883a 	mov	r4,r16
    633c:	01404104 	movi	r5,260
    6340:	380d883a 	mov	r6,r7
    6344:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0105, 0x7);
    6348:	8009883a 	mov	r4,r16
    634c:	018001c4 	movi	r6,7
    6350:	01404144 	movi	r5,261
    6354:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0106, 0x318c);
    6358:	044c6304 	movi	r17,12684
    635c:	880d883a 	mov	r6,r17
    6360:	8009883a 	mov	r4,r16
    6364:	01404184 	movi	r5,262
    6368:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0107, 0x318c);
    636c:	880d883a 	mov	r6,r17
    6370:	8009883a 	mov	r4,r16
    6374:	014041c4 	movi	r5,263
    6378:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0108, 0x9426);
    637c:	8009883a 	mov	r4,r16
    6380:	01a50994 	movui	r6,37926
    6384:	01404204 	movi	r5,264
    6388:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0109, 0x61c1);
    638c:	8009883a 	mov	r4,r16
    6390:	01987044 	movi	r6,25025
    6394:	01404244 	movi	r5,265
    6398:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010A, 0x104c);
    639c:	8009883a 	mov	r4,r16
    63a0:	01841304 	movi	r6,4172
    63a4:	01404284 	movi	r5,266
    63a8:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010b, 0x0);
    63ac:	8009883a 	mov	r4,r16
    63b0:	000d883a 	mov	r6,zero
    63b4:	014042c4 	movi	r5,267
    63b8:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010C, 0x88fd);
    63bc:	8009883a 	mov	r4,r16
    63c0:	01a23f54 	movui	r6,35069
    63c4:	01404304 	movi	r5,268
    63c8:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010D, 0x9e);
    63cc:	d8c00017 	ldw	r3,0(sp)
    63d0:	8009883a 	mov	r4,r16
    63d4:	01404344 	movi	r5,269
    63d8:	180d883a 	mov	r6,r3
    63dc:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010E, 0x2040);
    63e0:	8009883a 	mov	r4,r16
    63e4:	01881004 	movi	r6,8256
    63e8:	01404384 	movi	r5,270
    63ec:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x010F, 0x3042);
    63f0:	8009883a 	mov	r4,r16
    63f4:	018c1084 	movi	r6,12354
    63f8:	014043c4 	movi	r5,271
    63fc:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0110, 0xbf4);
    6400:	8009883a 	mov	r4,r16
    6404:	0182fd04 	movi	r6,3060
    6408:	01404404 	movi	r5,272
    640c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0111, 0x83);
    6410:	8009883a 	mov	r4,r16
    6414:	018020c4 	movi	r6,131
    6418:	01404444 	movi	r5,273
    641c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0112, 0xc0e6);
    6420:	8009883a 	mov	r4,r16
    6424:	01b03994 	movui	r6,49382
    6428:	01404484 	movi	r5,274
    642c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0113, 0x3c3);
    6430:	8009883a 	mov	r4,r16
    6434:	0180f0c4 	movi	r6,963
    6438:	014044c4 	movi	r5,275
    643c:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0114, 0x8d);
    6440:	d8800217 	ldw	r2,8(sp)
    6444:	8009883a 	mov	r4,r16
    6448:	01404504 	movi	r5,276
    644c:	100d883a 	mov	r6,r2
    6450:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0115, 0x9);
    6454:	8009883a 	mov	r4,r16
    6458:	01800244 	movi	r6,9
    645c:	01404544 	movi	r5,277
    6460:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0116, 0x8180);
    6464:	8009883a 	mov	r4,r16
    6468:	01a06014 	movui	r6,33152
    646c:	01404584 	movi	r5,278
    6470:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0117, 0x280c);
    6474:	8009883a 	mov	r4,r16
    6478:	018a0304 	movi	r6,10252
    647c:	014045c4 	movi	r5,279
    6480:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0118, 0x18c);
    6484:	8009883a 	mov	r4,r16
    6488:	01806304 	movi	r6,396
    648c:	01404604 	movi	r5,280
    6490:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0119, 0x18cb);
    6494:	8009883a 	mov	r4,r16
    6498:	018632c4 	movi	r6,6347
    649c:	01404644 	movi	r5,281
    64a0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011A, 0x2e02);
    64a4:	8009883a 	mov	r4,r16
    64a8:	018b8084 	movi	r6,11778
    64ac:	01404684 	movi	r5,282
    64b0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011B, 0x0);
    64b4:	8009883a 	mov	r4,r16
    64b8:	000d883a 	mov	r6,zero
    64bc:	014046c4 	movi	r5,283
    64c0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011C, 0xad43);
    64c4:	8009883a 	mov	r4,r16
    64c8:	01ab50d4 	movui	r6,44355
    64cc:	01404704 	movi	r5,284
    64d0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011D, 0x400);
    64d4:	a00d883a 	mov	r6,r20
    64d8:	8009883a 	mov	r4,r16
    64dc:	01404744 	movi	r5,285
    64e0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011E, 0x780);
    64e4:	e00d883a 	mov	r6,fp
    64e8:	8009883a 	mov	r4,r16
    64ec:	01404784 	movi	r5,286
    64f0:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x011F, 0x3640);
    64f4:	8009883a 	mov	r4,r16
    64f8:	018d9004 	movi	r6,13888
    64fc:	014047c4 	movi	r5,287
    6500:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0120, 0xb9ff);
    6504:	8009883a 	mov	r4,r16
    6508:	01ae7fd4 	movui	r6,47615
    650c:	01404804 	movi	r5,288
    6510:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0121, 0x3404);
    6514:	8009883a 	mov	r4,r16
    6518:	018d0104 	movi	r6,13316
    651c:	01404844 	movi	r5,289
    6520:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0122, 0x33f);
    6524:	8009883a 	mov	r4,r16
    6528:	0180cfc4 	movi	r6,831
    652c:	01404884 	movi	r5,290
    6530:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0123, 0x67b);
    6534:	b80d883a 	mov	r6,r23
    6538:	8009883a 	mov	r4,r16
    653c:	014048c4 	movi	r5,291
    6540:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0124, 0x0);
    6544:	8009883a 	mov	r4,r16
    6548:	000d883a 	mov	r6,zero
    654c:	01404904 	movi	r5,292
    6550:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0125, 0x9400);
    6554:	8009883a 	mov	r4,r16
    6558:	01a50014 	movui	r6,37888
    655c:	01404944 	movi	r5,293
    6560:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0126, 0x12ff);
    6564:	8009883a 	mov	r4,r16
    6568:	0184bfc4 	movi	r6,4863
    656c:	01404984 	movi	r5,294
    6570:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0200, 0x81);
    6574:	b00d883a 	mov	r6,r22
    6578:	8009883a 	mov	r4,r16
    657c:	01408004 	movi	r5,512
    6580:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0201, 0x7ff);
    6584:	0441ffc4 	movi	r17,2047
    6588:	880d883a 	mov	r6,r17
    658c:	8009883a 	mov	r4,r16
    6590:	01408044 	movi	r5,513
    6594:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0202, 0x7ff);
    6598:	880d883a 	mov	r6,r17
    659c:	8009883a 	mov	r4,r16
    65a0:	01408084 	movi	r5,514
    65a4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0203, 0x0);
    65a8:	8009883a 	mov	r4,r16
    65ac:	000d883a 	mov	r6,zero
    65b0:	014080c4 	movi	r5,515
    65b4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0204, 0x0);
    65b8:	8009883a 	mov	r4,r16
    65bc:	000d883a 	mov	r6,zero
    65c0:	01408104 	movi	r5,516
    65c4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0205, 0x0);
    65c8:	8009883a 	mov	r4,r16
    65cc:	000d883a 	mov	r6,zero
    65d0:	01408144 	movi	r5,517
    65d4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0206, 0x0);
    65d8:	8009883a 	mov	r4,r16
    65dc:	000d883a 	mov	r6,zero
    65e0:	01408184 	movi	r5,518
    65e4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0207, 0x0);
    65e8:	8009883a 	mov	r4,r16
    65ec:	000d883a 	mov	r6,zero
    65f0:	014081c4 	movi	r5,519
    65f4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0208, 0x0);
    65f8:	8009883a 	mov	r4,r16
    65fc:	000d883a 	mov	r6,zero
    6600:	01408204 	movi	r5,520
    6604:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0209, 0x0);
    6608:	8009883a 	mov	r4,r16
    660c:	000d883a 	mov	r6,zero
    6610:	01408244 	movi	r5,521
    6614:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x020a, 0x0);
    6618:	8009883a 	mov	r4,r16
    661c:	000d883a 	mov	r6,zero
    6620:	01408284 	movi	r5,522
    6624:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x020C, 0x0);
    6628:	8009883a 	mov	r4,r16
    662c:	000d883a 	mov	r6,zero
    6630:	01408304 	movi	r5,524
    6634:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0240, 0x20);
    6638:	980d883a 	mov	r6,r19
    663c:	8009883a 	mov	r4,r16
    6640:	01409004 	movi	r5,576
    6644:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0241, 0x0);
    6648:	8009883a 	mov	r4,r16
    664c:	000d883a 	mov	r6,zero
    6650:	01409044 	movi	r5,577
    6654:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0242, 0x0);
    6658:	8009883a 	mov	r4,r16
    665c:	000d883a 	mov	r6,zero
    6660:	01409084 	movi	r5,578
    6664:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0243, 0x0);
    6668:	8009883a 	mov	r4,r16
    666c:	000d883a 	mov	r6,zero
    6670:	014090c4 	movi	r5,579
    6674:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0400, 0x81);
    6678:	b00d883a 	mov	r6,r22
    667c:	a00b883a 	mov	r5,r20
    6680:	8009883a 	mov	r4,r16
    6684:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0401, 0x7ff);
    6688:	880d883a 	mov	r6,r17
    668c:	8009883a 	mov	r4,r16
    6690:	01410044 	movi	r5,1025
    6694:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0402, 0x7ff);
    6698:	880d883a 	mov	r6,r17
    669c:	8009883a 	mov	r4,r16
    66a0:	01410084 	movi	r5,1026
    66a4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0403, 0x0);
    66a8:	8009883a 	mov	r4,r16
    66ac:	000d883a 	mov	r6,zero
    66b0:	014100c4 	movi	r5,1027
    66b4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0404, 0x0);
    66b8:	8009883a 	mov	r4,r16
    66bc:	000d883a 	mov	r6,zero
    66c0:	01410104 	movi	r5,1028
    66c4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0405, 0x0);
    66c8:	8009883a 	mov	r4,r16
    66cc:	000d883a 	mov	r6,zero
    66d0:	01410144 	movi	r5,1029
    66d4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0406, 0x0);
    66d8:	8009883a 	mov	r4,r16
    66dc:	000d883a 	mov	r6,zero
    66e0:	01410184 	movi	r5,1030
    66e4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0407, 0x0);
    66e8:	8009883a 	mov	r4,r16
    66ec:	000d883a 	mov	r6,zero
    66f0:	014101c4 	movi	r5,1031
    66f4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0408, 0x0);
    66f8:	8009883a 	mov	r4,r16
    66fc:	000d883a 	mov	r6,zero
    6700:	01410204 	movi	r5,1032
    6704:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0409, 0x0);
    6708:	8009883a 	mov	r4,r16
    670c:	000d883a 	mov	r6,zero
    6710:	01410244 	movi	r5,1033
    6714:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x040A, 0x0);
    6718:	8009883a 	mov	r4,r16
    671c:	000d883a 	mov	r6,zero
    6720:	01410284 	movi	r5,1034
    6724:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x040B, 0x0);
    6728:	8009883a 	mov	r4,r16
    672c:	000d883a 	mov	r6,zero
    6730:	014102c4 	movi	r5,1035
    6734:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x040C, 0x0);
    6738:	8009883a 	mov	r4,r16
    673c:	000d883a 	mov	r6,zero
    6740:	01410304 	movi	r5,1036
    6744:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x040e, 0x0);
    6748:	8009883a 	mov	r4,r16
    674c:	000d883a 	mov	r6,zero
    6750:	01410384 	movi	r5,1038
    6754:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0440, 0x20);
    6758:	980d883a 	mov	r6,r19
    675c:	8009883a 	mov	r4,r16
    6760:	01411004 	movi	r5,1088
    6764:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0441, 0x0);
    6768:	8009883a 	mov	r4,r16
    676c:	000d883a 	mov	r6,zero
    6770:	01411044 	movi	r5,1089
    6774:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0442, 0x0);
    6778:	8009883a 	mov	r4,r16
    677c:	000d883a 	mov	r6,zero
    6780:	01411084 	movi	r5,1090
    6784:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0443, 0x0);
    6788:	8009883a 	mov	r4,r16
    678c:	000d883a 	mov	r6,zero
    6790:	014110c4 	movi	r5,1091
    6794:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c0, 0x0);
    6798:	8009883a 	mov	r4,r16
    679c:	000d883a 	mov	r6,zero
    67a0:	01417004 	movi	r5,1472
    67a4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c1, 0x0);
    67a8:	8009883a 	mov	r4,r16
    67ac:	000d883a 	mov	r6,zero
    67b0:	01417044 	movi	r5,1473
    67b4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c2, 0x0);
    67b8:	8009883a 	mov	r4,r16
    67bc:	000d883a 	mov	r6,zero
    67c0:	01417084 	movi	r5,1474
    67c4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c3, 0x0);
    67c8:	8009883a 	mov	r4,r16
    67cc:	000d883a 	mov	r6,zero
    67d0:	014170c4 	movi	r5,1475
    67d4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c4, 0x0);
    67d8:	8009883a 	mov	r4,r16
    67dc:	000d883a 	mov	r6,zero
    67e0:	01417104 	movi	r5,1476
    67e4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c5, 0x0);
    67e8:	8009883a 	mov	r4,r16
    67ec:	000d883a 	mov	r6,zero
    67f0:	01417144 	movi	r5,1477
    67f4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c6, 0x0);
    67f8:	8009883a 	mov	r4,r16
    67fc:	000d883a 	mov	r6,zero
    6800:	01417184 	movi	r5,1478
    6804:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c7, 0x0);
    6808:	8009883a 	mov	r4,r16
    680c:	000d883a 	mov	r6,zero
    6810:	014171c4 	movi	r5,1479
    6814:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c8, 0x0);
    6818:	8009883a 	mov	r4,r16
    681c:	000d883a 	mov	r6,zero
    6820:	01417204 	movi	r5,1480
    6824:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05c9, 0x0);
    6828:	8009883a 	mov	r4,r16
    682c:	000d883a 	mov	r6,zero
    6830:	01417244 	movi	r5,1481
    6834:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05ca, 0x0);
    6838:	8009883a 	mov	r4,r16
    683c:	000d883a 	mov	r6,zero
    6840:	01417284 	movi	r5,1482
    6844:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05cb, 0x0);
    6848:	8009883a 	mov	r4,r16
    684c:	000d883a 	mov	r6,zero
    6850:	014172c4 	movi	r5,1483
    6854:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x05cc, 0x0);
    6858:	8009883a 	mov	r4,r16
    685c:	000d883a 	mov	r6,zero
    6860:	01417304 	movi	r5,1484
    6864:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0600, 0xf00);
    6868:	8009883a 	mov	r4,r16
    686c:	0183c004 	movi	r6,3840
    6870:	01418004 	movi	r5,1536
    6874:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0601, 0x0);
    6878:	8009883a 	mov	r4,r16
    687c:	000d883a 	mov	r6,zero
    6880:	01418044 	movi	r5,1537
    6884:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0602, 0x2000);
    6888:	8009883a 	mov	r4,r16
    688c:	01880004 	movi	r6,8192
    6890:	01418084 	movi	r5,1538
    6894:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0603, 0x0);
    6898:	8009883a 	mov	r4,r16
    689c:	000d883a 	mov	r6,zero
    68a0:	014180c4 	movi	r5,1539
    68a4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0604, 0x0);
    68a8:	8009883a 	mov	r4,r16
    68ac:	000d883a 	mov	r6,zero
    68b0:	01418104 	movi	r5,1540
    68b4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0605, 0x0);
    68b8:	8009883a 	mov	r4,r16
    68bc:	000d883a 	mov	r6,zero
    68c0:	01418144 	movi	r5,1541
    68c4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0606, 0x0);
    68c8:	8009883a 	mov	r4,r16
    68cc:	000d883a 	mov	r6,zero
    68d0:	01418184 	movi	r5,1542
    68d4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0640, 0xa0);
    68d8:	a80d883a 	mov	r6,r21
    68dc:	8009883a 	mov	r4,r16
    68e0:	01419004 	movi	r5,1600
    68e4:	00040000 	call	4000 <LMS7002M_regs_set>
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
    68e8:	01840804 	movi	r6,4128
    68ec:	01419044 	movi	r5,1601
    68f0:	8009883a 	mov	r4,r16
}
    68f4:	dfc00c17 	ldw	ra,48(sp)
    68f8:	df000b17 	ldw	fp,44(sp)
    68fc:	ddc00a17 	ldw	r23,40(sp)
    6900:	dd800917 	ldw	r22,36(sp)
    6904:	dd400817 	ldw	r21,32(sp)
    6908:	dd000717 	ldw	r20,28(sp)
    690c:	dcc00617 	ldw	r19,24(sp)
    6910:	dc800517 	ldw	r18,20(sp)
    6914:	dc400417 	ldw	r17,16(sp)
    6918:	dc000317 	ldw	r16,12(sp)
    691c:	dec00d04 	addi	sp,sp,52
    LMS7002M_regs_set(regs, 0x0603, 0x0);
    LMS7002M_regs_set(regs, 0x0604, 0x0);
    LMS7002M_regs_set(regs, 0x0605, 0x0);
    LMS7002M_regs_set(regs, 0x0606, 0x0);
    LMS7002M_regs_set(regs, 0x0640, 0xa0);
    LMS7002M_regs_set(regs, 0x0641, 0x1020);
    6920:	00040001 	jmpi	4000 <LMS7002M_regs_set>

00006924 <LMS7002M_create>:

/***********************************************************************
 * Create/destroy implementations
 **********************************************************************/
LMS7002M_t *LMS7002M_create(LMS7002M_spi_transact_t transact)
{
    6924:	defffd04 	addi	sp,sp,-12
    6928:	dc000015 	stw	r16,0(sp)
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    692c:	040000f4 	movhi	r16,3
    6930:	84302704 	addi	r16,r16,-16228

/***********************************************************************
 * Create/destroy implementations
 **********************************************************************/
LMS7002M_t *LMS7002M_create(LMS7002M_spi_transact_t transact)
{
    6934:	dc400115 	stw	r17,4(sp)
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    LMS7002M_regs_init(&self->_regs[0]);
    6938:	84400104 	addi	r17,r16,4
 **********************************************************************/
LMS7002M_t *LMS7002M_create(LMS7002M_spi_transact_t transact)
{
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    693c:	81000015 	stw	r4,0(r16)
    LMS7002M_regs_init(&self->_regs[0]);
    6940:	8809883a 	mov	r4,r17

/***********************************************************************
 * Create/destroy implementations
 **********************************************************************/
LMS7002M_t *LMS7002M_create(LMS7002M_spi_transact_t transact)
{
    6944:	dfc00215 	stw	ra,8(sp)
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    LMS7002M_regs_init(&self->_regs[0]);
    6948:	0005f1c0 	call	5f1c <LMS7002M_regs_init>
    LMS7002M_regs_init(&self->_regs[1]);
    694c:	81023504 	addi	r4,r16,2260
    6950:	0005f1c0 	call	5f1c <LMS7002M_regs_init>
    self->sxt_freq = 0.0;
    self->cgen_fref = 0.0;
    self->sxr_fref = 0.0;
    self->sxt_fref = 0.0;
    return self;
}
    6954:	8005883a 	mov	r2,r16
    LMS7002M_t *self = &static_self;
    if (self == NULL) return NULL;
    self->spi_transact = transact;
    LMS7002M_regs_init(&self->_regs[0]);
    LMS7002M_regs_init(&self->_regs[1]);
    self->regs = self->_regs;
    6958:	84446915 	stw	r17,4516(r16)
    self->cgen_freq = 0.0;
    695c:	80046a15 	stw	zero,4520(r16)
    6960:	80046b15 	stw	zero,4524(r16)
    self->sxr_freq = 0.0;
    6964:	80046c15 	stw	zero,4528(r16)
    6968:	80046d15 	stw	zero,4532(r16)
    self->sxt_freq = 0.0;
    696c:	80046e15 	stw	zero,4536(r16)
    6970:	80046f15 	stw	zero,4540(r16)
    self->cgen_fref = 0.0;
    6974:	80047015 	stw	zero,4544(r16)
    6978:	80047115 	stw	zero,4548(r16)
    self->sxr_fref = 0.0;
    697c:	80047215 	stw	zero,4552(r16)
    6980:	80047315 	stw	zero,4556(r16)
    self->sxt_fref = 0.0;
    6984:	80047415 	stw	zero,4560(r16)
    6988:	80047515 	stw	zero,4564(r16)
    return self;
}
    698c:	dfc00217 	ldw	ra,8(sp)
    6990:	dc400117 	ldw	r17,4(sp)
    6994:	dc000017 	ldw	r16,0(sp)
    6998:	dec00304 	addi	sp,sp,12
    699c:	f800283a 	ret

000069a0 <LMS7002M_destroy>:

void LMS7002M_destroy(LMS7002M_t *self)
{
    69a0:	f800283a 	ret

000069a4 <LMS7002M_spi_write>:
/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    69a4:	280a943a 	slli	r5,r5,16

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    69a8:	defffd04 	addi	sp,sp,-12
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    69ac:	31bfffcc 	andi	r6,r6,65535

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    69b0:	dc000015 	stw	r16,0(sp)
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    69b4:	34200034 	orhi	r16,r6,32768

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    69b8:	dc400115 	stw	r17,4(sp)
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    69bc:	8160b03a 	or	r16,r16,r5

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    69c0:	2023883a 	mov	r17,r4
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    printf("El datawrite es : 0x%08x \n", data);
    69c4:	010000f4 	movhi	r4,3
    69c8:	800b883a 	mov	r5,r16
    69cc:	21258604 	addi	r4,r4,-27112

/***********************************************************************
 * Helper calls to format SPI transactions
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    69d0:	dfc00215 	stw	ra,8(sp)
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    printf("El datawrite es : 0x%08x \n", data);
    69d4:	00133800 	call	13380 <printf>
    self->spi_transact(data, false/*no readback*/);
    69d8:	88800017 	ldw	r2,0(r17)
    69dc:	000b883a 	mov	r5,zero
    69e0:	8009883a 	mov	r4,r16
}
    69e4:	dfc00217 	ldw	ra,8(sp)
    69e8:	dc400117 	ldw	r17,4(sp)
    69ec:	dc000017 	ldw	r16,0(sp)
    69f0:	dec00304 	addi	sp,sp,12
 **********************************************************************/
void LMS7002M_spi_write(LMS7002M_t *self, const int addr, const int value)
{
    uint32_t data = (((uint32_t)1) << 31) | (((uint32_t)addr) << 16) | (value & 0xffff);
    printf("El datawrite es : 0x%08x \n", data);
    self->spi_transact(data, false/*no readback*/);
    69f4:	1000683a 	jmp	r2

000069f8 <LMS7002M_spi_read>:
}

int LMS7002M_spi_read(LMS7002M_t *self, const int addr)
{
    69f8:	defffd04 	addi	sp,sp,-12
    69fc:	dc000015 	stw	r16,0(sp)
    uint32_t data = (((uint32_t)addr) << 16);
    6a00:	2820943a 	slli	r16,r5,16
    int return_int = self->spi_transact(data, true/*readback*/) & 0xffff;
    6a04:	20800017 	ldw	r2,0(r4)
    printf("El datawrite es : 0x%08x \n", data);
    self->spi_transact(data, false/*no readback*/);
}

int LMS7002M_spi_read(LMS7002M_t *self, const int addr)
{
    6a08:	dfc00215 	stw	ra,8(sp)
    6a0c:	dc400115 	stw	r17,4(sp)
    uint32_t data = (((uint32_t)addr) << 16);
    int return_int = self->spi_transact(data, true/*readback*/) & 0xffff;
    6a10:	8009883a 	mov	r4,r16
    6a14:	01400044 	movi	r5,1
    6a18:	103ee83a 	callr	r2
    printf("El dataread es : 0x%08x \n", data);
    6a1c:	010000f4 	movhi	r4,3
    6a20:	800b883a 	mov	r5,r16
    6a24:	21258d04 	addi	r4,r4,-27084
}

int LMS7002M_spi_read(LMS7002M_t *self, const int addr)
{
    uint32_t data = (((uint32_t)addr) << 16);
    int return_int = self->spi_transact(data, true/*readback*/) & 0xffff;
    6a28:	1023883a 	mov	r17,r2
    printf("El dataread es : 0x%08x \n", data);
    6a2c:	00133800 	call	13380 <printf>
    return return_int;
}
    6a30:	88bfffcc 	andi	r2,r17,65535
    6a34:	dfc00217 	ldw	ra,8(sp)
    6a38:	dc400117 	ldw	r17,4(sp)
    6a3c:	dc000017 	ldw	r16,0(sp)
    6a40:	dec00304 	addi	sp,sp,12
    6a44:	f800283a 	ret

00006a48 <LMS7002M_regs_spi_write>:

void LMS7002M_regs_spi_write(LMS7002M_t *self, const int addr)
{
    6a48:	defffc04 	addi	sp,sp,-16
    6a4c:	dc800215 	stw	r18,8(sp)
    6a50:	dc400115 	stw	r17,4(sp)
    6a54:	dfc00315 	stw	ra,12(sp)
    6a58:	dc000015 	stw	r16,0(sp)
}

static inline int LMS7002M_regs_get(LMS7002M_regs_t *regs, const int addr)
{
    int value = 0;
    if (addr == 0x0020)
    6a5c:	00c00804 	movi	r3,32
    6a60:	2025883a 	mov	r18,r4
    6a64:	2823883a 	mov	r17,r5
    int value = LMS7002M_regs_get(self->regs, addr);
    6a68:	20846917 	ldw	r2,4516(r4)
    6a6c:	28c03b1e 	bne	r5,r3,6b5c <LMS7002M_regs_spi_write+0x114>
        value |= (regs->reg_0x0020_srst_txfifo & 0x1) << 6;
        value |= (regs->reg_0x0020_rxen_b & 0x1) << 5;
        value |= (regs->reg_0x0020_rxen_a & 0x1) << 4;
        value |= (regs->reg_0x0020_txen_b & 0x1) << 3;
        value |= (regs->reg_0x0020_txen_a & 0x1) << 2;
        value |= (regs->reg_0x0020_mac & 0x3) << 0;
    6a70:	10c00017 	ldw	r3,0(r2)
    6a74:	180693fa 	slli	r3,r3,15
    6a78:	1c3fffcc 	andi	r16,r3,65535
    6a7c:	10c00117 	ldw	r3,4(r2)
    6a80:	18c0004c 	andi	r3,r3,1
    6a84:	180693ba 	slli	r3,r3,14
    6a88:	80c6b03a 	or	r3,r16,r3
    6a8c:	14000e17 	ldw	r16,56(r2)
    6a90:	840000cc 	andi	r16,r16,3
    6a94:	1c20b03a 	or	r16,r3,r16
    6a98:	10c00217 	ldw	r3,8(r2)
    6a9c:	18c0004c 	andi	r3,r3,1
    6aa0:	1806937a 	slli	r3,r3,13
    6aa4:	80e0b03a 	or	r16,r16,r3
    6aa8:	10c00317 	ldw	r3,12(r2)
    6aac:	18c0004c 	andi	r3,r3,1
    6ab0:	1806933a 	slli	r3,r3,12
    6ab4:	80e0b03a 	or	r16,r16,r3
    6ab8:	10c00417 	ldw	r3,16(r2)
    6abc:	18c0004c 	andi	r3,r3,1
    6ac0:	180692fa 	slli	r3,r3,11
    6ac4:	80e0b03a 	or	r16,r16,r3
    6ac8:	10c00517 	ldw	r3,20(r2)
    6acc:	18c0004c 	andi	r3,r3,1
    6ad0:	180692ba 	slli	r3,r3,10
    6ad4:	80e0b03a 	or	r16,r16,r3
    6ad8:	10c00617 	ldw	r3,24(r2)
    6adc:	18c0004c 	andi	r3,r3,1
    6ae0:	1806927a 	slli	r3,r3,9
    6ae4:	80e0b03a 	or	r16,r16,r3
    6ae8:	10c00717 	ldw	r3,28(r2)
    6aec:	18c0004c 	andi	r3,r3,1
    6af0:	1806923a 	slli	r3,r3,8
    6af4:	80e0b03a 	or	r16,r16,r3
    6af8:	10c00817 	ldw	r3,32(r2)
    6afc:	180691fa 	slli	r3,r3,7
    6b00:	18c03fcc 	andi	r3,r3,255
    6b04:	80e0b03a 	or	r16,r16,r3
    6b08:	10c00917 	ldw	r3,36(r2)
    6b0c:	18c0004c 	andi	r3,r3,1
    6b10:	180691ba 	slli	r3,r3,6
    6b14:	80e0b03a 	or	r16,r16,r3
    6b18:	10c00a17 	ldw	r3,40(r2)
    6b1c:	18c0004c 	andi	r3,r3,1
    6b20:	1806917a 	slli	r3,r3,5
    6b24:	80e0b03a 	or	r16,r16,r3
    6b28:	10c00b17 	ldw	r3,44(r2)
    6b2c:	18c0004c 	andi	r3,r3,1
    6b30:	1806913a 	slli	r3,r3,4
    6b34:	80e0b03a 	or	r16,r16,r3
    6b38:	10c00c17 	ldw	r3,48(r2)
    6b3c:	18c0004c 	andi	r3,r3,1
    6b40:	180690fa 	slli	r3,r3,3
    6b44:	80e0b03a 	or	r16,r16,r3
    6b48:	10c00d17 	ldw	r3,52(r2)
    6b4c:	18c0004c 	andi	r3,r3,1
    6b50:	18c7883a 	add	r3,r3,r3
    6b54:	18c7883a 	add	r3,r3,r3
    6b58:	00003006 	br	6c1c <LMS7002M_regs_spi_write+0x1d4>
    }
    if (addr == 0x0021)
    6b5c:	00c00844 	movi	r3,33
    6b60:	28c0301e 	bne	r5,r3,6c24 <LMS7002M_regs_spi_write+0x1dc>
    {
        value |= (regs->reg_0x0021_tx_clk_pe & 0x1) << 11;
    6b64:	11000f17 	ldw	r4,60(r2)
        value |= (regs->reg_0x0021_sdio_ds & 0x1) << 5;
        value |= (regs->reg_0x0021_sdio_pe & 0x1) << 4;
        value |= (regs->reg_0x0021_sdo_pe & 0x1) << 3;
        value |= (regs->reg_0x0021_sclk_pe & 0x1) << 2;
        value |= (regs->reg_0x0021_sen_pe & 0x1) << 1;
        value |= (regs->reg_0x0021_spimode & 0x1) << 0;
    6b68:	10c01a17 	ldw	r3,104(r2)
        value |= (regs->reg_0x0020_txen_a & 0x1) << 2;
        value |= (regs->reg_0x0020_mac & 0x3) << 0;
    }
    if (addr == 0x0021)
    {
        value |= (regs->reg_0x0021_tx_clk_pe & 0x1) << 11;
    6b6c:	2100004c 	andi	r4,r4,1
    6b70:	200a92fa 	slli	r5,r4,11
        value |= (regs->reg_0x0021_sdio_ds & 0x1) << 5;
        value |= (regs->reg_0x0021_sdio_pe & 0x1) << 4;
        value |= (regs->reg_0x0021_sdo_pe & 0x1) << 3;
        value |= (regs->reg_0x0021_sclk_pe & 0x1) << 2;
        value |= (regs->reg_0x0021_sen_pe & 0x1) << 1;
        value |= (regs->reg_0x0021_spimode & 0x1) << 0;
    6b74:	11001017 	ldw	r4,64(r2)
    6b78:	18c0004c 	andi	r3,r3,1
    6b7c:	2100004c 	andi	r4,r4,1
    6b80:	200892ba 	slli	r4,r4,10
    6b84:	2148b03a 	or	r4,r4,r5
    6b88:	20c6b03a 	or	r3,r4,r3
    6b8c:	11001117 	ldw	r4,68(r2)
    6b90:	2100004c 	andi	r4,r4,1
    6b94:	2008927a 	slli	r4,r4,9
    6b98:	1906b03a 	or	r3,r3,r4
    6b9c:	11001217 	ldw	r4,72(r2)
    6ba0:	2100004c 	andi	r4,r4,1
    6ba4:	2008923a 	slli	r4,r4,8
    6ba8:	1906b03a 	or	r3,r3,r4
    6bac:	11001317 	ldw	r4,76(r2)
    6bb0:	200891fa 	slli	r4,r4,7
    6bb4:	21003fcc 	andi	r4,r4,255
    6bb8:	1906b03a 	or	r3,r3,r4
    6bbc:	11001417 	ldw	r4,80(r2)
    6bc0:	2100004c 	andi	r4,r4,1
    6bc4:	200891ba 	slli	r4,r4,6
    6bc8:	1906b03a 	or	r3,r3,r4
    6bcc:	11001517 	ldw	r4,84(r2)
    6bd0:	2100004c 	andi	r4,r4,1
    6bd4:	2008917a 	slli	r4,r4,5
    6bd8:	1906b03a 	or	r3,r3,r4
    6bdc:	11001617 	ldw	r4,88(r2)
    6be0:	2100004c 	andi	r4,r4,1
    6be4:	2008913a 	slli	r4,r4,4
    6be8:	1906b03a 	or	r3,r3,r4
    6bec:	11001717 	ldw	r4,92(r2)
    6bf0:	2100004c 	andi	r4,r4,1
    6bf4:	200890fa 	slli	r4,r4,3
    6bf8:	1920b03a 	or	r16,r3,r4
    6bfc:	10c01817 	ldw	r3,96(r2)
    6c00:	18c0004c 	andi	r3,r3,1
    6c04:	18c7883a 	add	r3,r3,r3
    6c08:	18c7883a 	add	r3,r3,r3
    6c0c:	80c6b03a 	or	r3,r16,r3
    6c10:	14001917 	ldw	r16,100(r2)
    6c14:	8400004c 	andi	r16,r16,1
    6c18:	8421883a 	add	r16,r16,r16
    6c1c:	1c20b03a 	or	r16,r3,r16
    6c20:	00009306 	br	6e70 <LMS7002M_regs_spi_write+0x428>
    }
    if (addr == 0x0022)
    6c24:	00c00884 	movi	r3,34
    6c28:	28c0301e 	bne	r5,r3,6cec <LMS7002M_regs_spi_write+0x2a4>
        value |= (regs->reg_0x0022_diq1_ds & 0x1) << 5;
        value |= (regs->reg_0x0022_diq1_pe & 0x1) << 4;
        value |= (regs->reg_0x0022_iq_sel_en_1_pe & 0x1) << 3;
        value |= (regs->reg_0x0022_txnrx1_pe & 0x1) << 2;
        value |= (regs->reg_0x0022_fclk1_pe & 0x1) << 1;
        value |= (regs->reg_0x0022_mclk1_pe & 0x1) << 0;
    6c2c:	11001b17 	ldw	r4,108(r2)
    6c30:	10c01c17 	ldw	r3,112(r2)
    6c34:	2100004c 	andi	r4,r4,1
    6c38:	18c0004c 	andi	r3,r3,1
    6c3c:	180692ba 	slli	r3,r3,10
    6c40:	200892fa 	slli	r4,r4,11
    6c44:	20c8b03a 	or	r4,r4,r3
    6c48:	10c02617 	ldw	r3,152(r2)
    6c4c:	18c0004c 	andi	r3,r3,1
    6c50:	20c6b03a 	or	r3,r4,r3
    6c54:	11001d17 	ldw	r4,116(r2)
    6c58:	2100004c 	andi	r4,r4,1
    6c5c:	2008927a 	slli	r4,r4,9
    6c60:	1906b03a 	or	r3,r3,r4
    6c64:	11001e17 	ldw	r4,120(r2)
    6c68:	2100004c 	andi	r4,r4,1
    6c6c:	2008923a 	slli	r4,r4,8
    6c70:	1906b03a 	or	r3,r3,r4
    6c74:	11001f17 	ldw	r4,124(r2)
    6c78:	200891fa 	slli	r4,r4,7
    6c7c:	21003fcc 	andi	r4,r4,255
    6c80:	1906b03a 	or	r3,r3,r4
    6c84:	11002017 	ldw	r4,128(r2)
    6c88:	2100004c 	andi	r4,r4,1
    6c8c:	200891ba 	slli	r4,r4,6
    6c90:	1906b03a 	or	r3,r3,r4
    6c94:	11002117 	ldw	r4,132(r2)
    6c98:	2100004c 	andi	r4,r4,1
    6c9c:	2008917a 	slli	r4,r4,5
    6ca0:	1906b03a 	or	r3,r3,r4
    6ca4:	11002217 	ldw	r4,136(r2)
    6ca8:	2100004c 	andi	r4,r4,1
    6cac:	2008913a 	slli	r4,r4,4
    6cb0:	1906b03a 	or	r3,r3,r4
    6cb4:	11002317 	ldw	r4,140(r2)
    6cb8:	2100004c 	andi	r4,r4,1
    6cbc:	200890fa 	slli	r4,r4,3
    6cc0:	1920b03a 	or	r16,r3,r4
    6cc4:	10c02417 	ldw	r3,144(r2)
    6cc8:	18c0004c 	andi	r3,r3,1
    6ccc:	18c7883a 	add	r3,r3,r3
    6cd0:	18c7883a 	add	r3,r3,r3
    6cd4:	80c6b03a 	or	r3,r16,r3
    6cd8:	14002517 	ldw	r16,148(r2)
    6cdc:	8400004c 	andi	r16,r16,1
    6ce0:	8421883a 	add	r16,r16,r16
    6ce4:	1c20b03a 	or	r16,r3,r16
    6ce8:	00006606 	br	6e84 <LMS7002M_regs_spi_write+0x43c>
    }
    if (addr == 0x0023)
    6cec:	00c008c4 	movi	r3,35
    6cf0:	28c03c1e 	bne	r5,r3,6de4 <LMS7002M_regs_spi_write+0x39c>
    6cf4:	11002717 	ldw	r4,156(r2)
    6cf8:	10c02817 	ldw	r3,160(r2)
    6cfc:	200893fa 	slli	r4,r4,15
    6d00:	18c0004c 	andi	r3,r3,1
    6d04:	180693ba 	slli	r3,r3,14
    6d08:	213fffcc 	andi	r4,r4,65535
    6d0c:	20c8b03a 	or	r4,r4,r3
    6d10:	10c03517 	ldw	r3,212(r2)
    6d14:	18c0004c 	andi	r3,r3,1
    6d18:	20c6b03a 	or	r3,r4,r3
    6d1c:	11002917 	ldw	r4,164(r2)
    6d20:	2100004c 	andi	r4,r4,1
    6d24:	2008937a 	slli	r4,r4,13
    6d28:	1906b03a 	or	r3,r3,r4
    6d2c:	11002a17 	ldw	r4,168(r2)
    6d30:	2100004c 	andi	r4,r4,1
    6d34:	2008933a 	slli	r4,r4,12
    6d38:	1906b03a 	or	r3,r3,r4
    6d3c:	11002b17 	ldw	r4,172(r2)
    6d40:	2100004c 	andi	r4,r4,1
    6d44:	200892fa 	slli	r4,r4,11
    6d48:	1906b03a 	or	r3,r3,r4
    6d4c:	11002c17 	ldw	r4,176(r2)
    6d50:	2100004c 	andi	r4,r4,1
    6d54:	200892ba 	slli	r4,r4,10
    6d58:	1906b03a 	or	r3,r3,r4
    6d5c:	11002d17 	ldw	r4,180(r2)
    6d60:	2100004c 	andi	r4,r4,1
    6d64:	2008927a 	slli	r4,r4,9
    6d68:	1906b03a 	or	r3,r3,r4
    6d6c:	11002e17 	ldw	r4,184(r2)
    6d70:	2100004c 	andi	r4,r4,1
    6d74:	2008923a 	slli	r4,r4,8
    6d78:	1906b03a 	or	r3,r3,r4
    6d7c:	11002f17 	ldw	r4,188(r2)
    6d80:	2100004c 	andi	r4,r4,1
    6d84:	200891ba 	slli	r4,r4,6
    6d88:	1906b03a 	or	r3,r3,r4
    6d8c:	11003017 	ldw	r4,192(r2)
    6d90:	2100004c 	andi	r4,r4,1
    6d94:	2008917a 	slli	r4,r4,5
    6d98:	1906b03a 	or	r3,r3,r4
    6d9c:	11003117 	ldw	r4,196(r2)
    6da0:	2100004c 	andi	r4,r4,1
    6da4:	2008913a 	slli	r4,r4,4
    6da8:	1906b03a 	or	r3,r3,r4
    6dac:	11003217 	ldw	r4,200(r2)
    6db0:	2100004c 	andi	r4,r4,1
    6db4:	200890fa 	slli	r4,r4,3
    6db8:	1920b03a 	or	r16,r3,r4
    6dbc:	10c03317 	ldw	r3,204(r2)
    6dc0:	18c0004c 	andi	r3,r3,1
    6dc4:	18c7883a 	add	r3,r3,r3
    6dc8:	18c7883a 	add	r3,r3,r3
    6dcc:	80c6b03a 	or	r3,r16,r3
    6dd0:	14003417 	ldw	r16,208(r2)
    6dd4:	8400004c 	andi	r16,r16,1
    6dd8:	8421883a 	add	r16,r16,r16
    6ddc:	1c20b03a 	or	r16,r3,r16
    6de0:	00002d06 	br	6e98 <LMS7002M_regs_spi_write+0x450>
        value |= (regs->reg_0x0023_lml2_mode & 0x1) << 3;
        value |= (regs->reg_0x0023_lml1_fidm & 0x1) << 2;
        value |= (regs->reg_0x0023_lml1_rxntxiq & 0x1) << 1;
        value |= (regs->reg_0x0023_lml1_mode & 0x1) << 0;
    }
    if (addr == 0x0024)
    6de4:	00c00904 	movi	r3,36
    6de8:	28c0201e 	bne	r5,r3,6e6c <LMS7002M_regs_spi_write+0x424>
    6dec:	10c03617 	ldw	r3,216(r2)
    6df0:	180693ba 	slli	r3,r3,14
    6df4:	1c3fffcc 	andi	r16,r3,65535
    6df8:	10c03717 	ldw	r3,220(r2)
    6dfc:	18c000cc 	andi	r3,r3,3
    6e00:	1806933a 	slli	r3,r3,12
    6e04:	80c6b03a 	or	r3,r16,r3
    6e08:	14003d17 	ldw	r16,244(r2)
    6e0c:	840000cc 	andi	r16,r16,3
    6e10:	1c20b03a 	or	r16,r3,r16
    6e14:	10c03817 	ldw	r3,224(r2)
    6e18:	18c000cc 	andi	r3,r3,3
    6e1c:	180692ba 	slli	r3,r3,10
    6e20:	80e0b03a 	or	r16,r16,r3
    6e24:	10c03917 	ldw	r3,228(r2)
    6e28:	18c000cc 	andi	r3,r3,3
    6e2c:	1806923a 	slli	r3,r3,8
    6e30:	80e0b03a 	or	r16,r16,r3
    6e34:	10c03a17 	ldw	r3,232(r2)
    6e38:	180691ba 	slli	r3,r3,6
    6e3c:	18c03fcc 	andi	r3,r3,255
    6e40:	80e0b03a 	or	r16,r16,r3
    6e44:	10c03b17 	ldw	r3,236(r2)
    6e48:	18c000cc 	andi	r3,r3,3
    6e4c:	1806913a 	slli	r3,r3,4
    6e50:	80e0b03a 	or	r16,r16,r3
    6e54:	10c03c17 	ldw	r3,240(r2)
    6e58:	18c000cc 	andi	r3,r3,3
    6e5c:	18c7883a 	add	r3,r3,r3
    6e60:	18c7883a 	add	r3,r3,r3
    6e64:	80e0b03a 	or	r16,r16,r3
    6e68:	00003306 	br	6f38 <LMS7002M_regs_spi_write+0x4f0>
    }
}

static inline int LMS7002M_regs_get(LMS7002M_regs_t *regs, const int addr)
{
    int value = 0;
    6e6c:	0021883a 	mov	r16,zero
        value |= (regs->reg_0x0024_lml1_bqp & 0x3) << 6;
        value |= (regs->reg_0x0024_lml1_bip & 0x3) << 4;
        value |= (regs->reg_0x0024_lml1_aqp & 0x3) << 2;
        value |= (regs->reg_0x0024_lml1_aip & 0x3) << 0;
    }
    if (addr == 0x0025)
    6e70:	00c00944 	movi	r3,37
    6e74:	88c0031e 	bne	r17,r3,6e84 <LMS7002M_regs_spi_write+0x43c>
    {
        value |= (regs->reg_0x0025_value & 0xffff) << 0;
    6e78:	10c03e0b 	ldhu	r3,248(r2)
    6e7c:	80e0b03a 	or	r16,r16,r3
    6e80:	00003206 	br	6f4c <LMS7002M_regs_spi_write+0x504>
    }
    if (addr == 0x0026)
    6e84:	00c00984 	movi	r3,38
    6e88:	88c0031e 	bne	r17,r3,6e98 <LMS7002M_regs_spi_write+0x450>
    {
        value |= (regs->reg_0x0026_value & 0xffff) << 0;
    6e8c:	10c03f0b 	ldhu	r3,252(r2)
    6e90:	80e0b03a 	or	r16,r16,r3
    6e94:	00004806 	br	6fb8 <LMS7002M_regs_spi_write+0x570>
    }
    if (addr == 0x0027)
    6e98:	00c009c4 	movi	r3,39
    6e9c:	88c0211e 	bne	r17,r3,6f24 <LMS7002M_regs_spi_write+0x4dc>
        value |= (regs->reg_0x0027_lml2_s1s & 0x3) << 10;
        value |= (regs->reg_0x0027_lml2_s0s & 0x3) << 8;
        value |= (regs->reg_0x0027_lml2_bqp & 0x3) << 6;
        value |= (regs->reg_0x0027_lml2_bip & 0x3) << 4;
        value |= (regs->reg_0x0027_lml2_aqp & 0x3) << 2;
        value |= (regs->reg_0x0027_lml2_aip & 0x3) << 0;
    6ea0:	11004017 	ldw	r4,256(r2)
    6ea4:	10c04117 	ldw	r3,260(r2)
    6ea8:	11404417 	ldw	r5,272(r2)
    6eac:	200893ba 	slli	r4,r4,14
    6eb0:	18c000cc 	andi	r3,r3,3
    6eb4:	1806933a 	slli	r3,r3,12
    6eb8:	213fffcc 	andi	r4,r4,65535
    6ebc:	280a91ba 	slli	r5,r5,6
    6ec0:	20c8b03a 	or	r4,r4,r3
    6ec4:	10c04717 	ldw	r3,284(r2)
    6ec8:	29403fcc 	andi	r5,r5,255
    6ecc:	18c000cc 	andi	r3,r3,3
    6ed0:	20c6b03a 	or	r3,r4,r3
    6ed4:	11004217 	ldw	r4,264(r2)
    6ed8:	210000cc 	andi	r4,r4,3
    6edc:	200892ba 	slli	r4,r4,10
    6ee0:	1906b03a 	or	r3,r3,r4
    6ee4:	11004317 	ldw	r4,268(r2)
    6ee8:	210000cc 	andi	r4,r4,3
    6eec:	2008923a 	slli	r4,r4,8
    6ef0:	1906b03a 	or	r3,r3,r4
    6ef4:	11004517 	ldw	r4,276(r2)
    6ef8:	1946b03a 	or	r3,r3,r5
    6efc:	210000cc 	andi	r4,r4,3
    6f00:	2008913a 	slli	r4,r4,4
    6f04:	1908b03a 	or	r4,r3,r4
    6f08:	10c04617 	ldw	r3,280(r2)
    6f0c:	18c000cc 	andi	r3,r3,3
    6f10:	18c7883a 	add	r3,r3,r3
    6f14:	18c7883a 	add	r3,r3,r3
    6f18:	20c6b03a 	or	r3,r4,r3
    6f1c:	80e0b03a 	or	r16,r16,r3
    6f20:	00004006 	br	7024 <LMS7002M_regs_spi_write+0x5dc>
    }
    if (addr == 0x0028)
    6f24:	00c00a04 	movi	r3,40
    6f28:	88c0031e 	bne	r17,r3,6f38 <LMS7002M_regs_spi_write+0x4f0>
    {
        value |= (regs->reg_0x0028_value & 0xffff) << 0;
    6f2c:	10c0480b 	ldhu	r3,288(r2)
    6f30:	80e0b03a 	or	r16,r16,r3
    6f34:	00004406 	br	7048 <LMS7002M_regs_spi_write+0x600>
    }
    if (addr == 0x0029)
    6f38:	00c00a44 	movi	r3,41
    6f3c:	88c0031e 	bne	r17,r3,6f4c <LMS7002M_regs_spi_write+0x504>
    {
        value |= (regs->reg_0x0029_value & 0xffff) << 0;
    6f40:	10c0490b 	ldhu	r3,292(r2)
    6f44:	80e0b03a 	or	r16,r16,r3
    6f48:	00004606 	br	7064 <LMS7002M_regs_spi_write+0x61c>
    }
    if (addr == 0x002A)
    6f4c:	00c00a84 	movi	r3,42
    6f50:	88c0191e 	bne	r17,r3,6fb8 <LMS7002M_regs_spi_write+0x570>
        value |= (regs->reg_0x002a_rx_mux & 0x3) << 10;
        value |= (regs->reg_0x002a_tx_mux & 0x3) << 8;
        value |= (regs->reg_0x002a_txrdclk_mux & 0x3) << 6;
        value |= (regs->reg_0x002a_txwrclk_mux & 0x3) << 4;
        value |= (regs->reg_0x002a_rxrdclk_mux & 0x3) << 2;
        value |= (regs->reg_0x002a_rxwrclk_mux & 0x3) << 0;
    6f54:	11404a17 	ldw	r5,296(r2)
    6f58:	10c04b17 	ldw	r3,300(r2)
    6f5c:	11004d17 	ldw	r4,308(r2)
    6f60:	294000cc 	andi	r5,r5,3
    6f64:	18c000cc 	andi	r3,r3,3
    6f68:	1806923a 	slli	r3,r3,8
    6f6c:	280a92ba 	slli	r5,r5,10
    6f70:	210000cc 	andi	r4,r4,3
    6f74:	2008913a 	slli	r4,r4,4
    6f78:	28cab03a 	or	r5,r5,r3
    6f7c:	10c04f17 	ldw	r3,316(r2)
    6f80:	18c000cc 	andi	r3,r3,3
    6f84:	28c6b03a 	or	r3,r5,r3
    6f88:	11404c17 	ldw	r5,304(r2)
    6f8c:	280a91ba 	slli	r5,r5,6
    6f90:	29403fcc 	andi	r5,r5,255
    6f94:	1946b03a 	or	r3,r3,r5
    6f98:	1908b03a 	or	r4,r3,r4
    6f9c:	10c04e17 	ldw	r3,312(r2)
    6fa0:	18c000cc 	andi	r3,r3,3
    6fa4:	18c7883a 	add	r3,r3,r3
    6fa8:	18c7883a 	add	r3,r3,r3
    6fac:	20c6b03a 	or	r3,r4,r3
    6fb0:	80e0b03a 	or	r16,r16,r3
    6fb4:	00003906 	br	709c <LMS7002M_regs_spi_write+0x654>
    }
    if (addr == 0x002B)
    6fb8:	00c00ac4 	movi	r3,43
    6fbc:	88c0191e 	bne	r17,r3,7024 <LMS7002M_regs_spi_write+0x5dc>
        value |= (regs->reg_0x002b_fclk2_inv & 0x1) << 15;
        value |= (regs->reg_0x002b_fclk1_inv & 0x1) << 14;
        value |= (regs->reg_0x002b_mclk2src & 0x3) << 4;
        value |= (regs->reg_0x002b_mclk1src & 0x3) << 2;
        value |= (regs->reg_0x002b_txdiven & 0x1) << 1;
        value |= (regs->reg_0x002b_rxdiven & 0x1) << 0;
    6fc0:	11405017 	ldw	r5,320(r2)
    6fc4:	10c05117 	ldw	r3,324(r2)
    6fc8:	11005217 	ldw	r4,328(r2)
    6fcc:	280a93fa 	slli	r5,r5,15
    6fd0:	18c0004c 	andi	r3,r3,1
    6fd4:	180693ba 	slli	r3,r3,14
    6fd8:	297fffcc 	andi	r5,r5,65535
    6fdc:	210000cc 	andi	r4,r4,3
    6fe0:	28cab03a 	or	r5,r5,r3
    6fe4:	10c05517 	ldw	r3,340(r2)
    6fe8:	2008913a 	slli	r4,r4,4
    6fec:	18c0004c 	andi	r3,r3,1
    6ff0:	28c6b03a 	or	r3,r5,r3
    6ff4:	1908b03a 	or	r4,r3,r4
    6ff8:	10c05317 	ldw	r3,332(r2)
    6ffc:	18c000cc 	andi	r3,r3,3
    7000:	18c7883a 	add	r3,r3,r3
    7004:	18c7883a 	add	r3,r3,r3
    7008:	20c6b03a 	or	r3,r4,r3
    700c:	11005417 	ldw	r4,336(r2)
    7010:	2100004c 	andi	r4,r4,1
    7014:	2109883a 	add	r4,r4,r4
    7018:	1906b03a 	or	r3,r3,r4
    701c:	80e0b03a 	or	r16,r16,r3
    7020:	00003106 	br	70e8 <LMS7002M_regs_spi_write+0x6a0>
    }
    if (addr == 0x002C)
    7024:	00c00b04 	movi	r3,44
    7028:	88c0071e 	bne	r17,r3,7048 <LMS7002M_regs_spi_write+0x600>
    {
        value |= (regs->reg_0x002c_txtspclk_div & 0xff) << 8;
        value |= (regs->reg_0x002c_rxtspclk_div & 0xff) << 0;
    702c:	10c05617 	ldw	r3,344(r2)
    7030:	11005703 	ldbu	r4,348(r2)
    7034:	1806923a 	slli	r3,r3,8
    7038:	18ffffcc 	andi	r3,r3,65535
    703c:	1906b03a 	or	r3,r3,r4
    7040:	80e0b03a 	or	r16,r16,r3
    7044:	00005306 	br	7194 <LMS7002M_regs_spi_write+0x74c>
    }
    if (addr == 0x002E)
    7048:	00c00b84 	movi	r3,46
    704c:	88c0051e 	bne	r17,r3,7064 <LMS7002M_regs_spi_write+0x61c>
    {
        value |= (regs->reg_0x002e_mimo_siso & 0x1) << 15;
    7050:	10c05817 	ldw	r3,352(r2)
    7054:	180693fa 	slli	r3,r3,15
    7058:	18ffffcc 	andi	r3,r3,65535
    705c:	80e0b03a 	or	r16,r16,r3
    7060:	00006b06 	br	7210 <LMS7002M_regs_spi_write+0x7c8>
    }
    if (addr == 0x002F)
    7064:	00c00bc4 	movi	r3,47
    7068:	88c00c1e 	bne	r17,r3,709c <LMS7002M_regs_spi_write+0x654>
    {
        value |= (regs->reg_0x002f_ver & 0x1f) << 11;
        value |= (regs->reg_0x002f_rev & 0x1f) << 6;
        value |= (regs->reg_0x002f_mask & 0x3f) << 0;
    706c:	10c05917 	ldw	r3,356(r2)
    7070:	180692fa 	slli	r3,r3,11
    7074:	193fffcc 	andi	r4,r3,65535
    7078:	10c05a17 	ldw	r3,360(r2)
    707c:	18c007cc 	andi	r3,r3,31
    7080:	180691ba 	slli	r3,r3,6
    7084:	20c6b03a 	or	r3,r4,r3
    7088:	11005b17 	ldw	r4,364(r2)
    708c:	21000fcc 	andi	r4,r4,63
    7090:	1906b03a 	or	r3,r3,r4
    7094:	80e0b03a 	or	r16,r16,r3
    7098:	00008406 	br	72ac <LMS7002M_regs_spi_write+0x864>
    }
    if (addr == 0x0081)
    709c:	00c02044 	movi	r3,129
    70a0:	88c0111e 	bne	r17,r3,70e8 <LMS7002M_regs_spi_write+0x6a0>
    {
        value |= (regs->reg_0x0081_en_dir_ldo & 0x1) << 3;
        value |= (regs->reg_0x0081_en_dir_cgen & 0x1) << 2;
        value |= (regs->reg_0x0081_en_dir_xbuf & 0x1) << 1;
        value |= (regs->reg_0x0081_en_dir_afe & 0x1) << 0;
    70a4:	10c05c17 	ldw	r3,368(r2)
    70a8:	18c0004c 	andi	r3,r3,1
    70ac:	180890fa 	slli	r4,r3,3
    70b0:	10c05d17 	ldw	r3,372(r2)
    70b4:	18c0004c 	andi	r3,r3,1
    70b8:	18c7883a 	add	r3,r3,r3
    70bc:	18c7883a 	add	r3,r3,r3
    70c0:	20c6b03a 	or	r3,r4,r3
    70c4:	11005f17 	ldw	r4,380(r2)
    70c8:	2100004c 	andi	r4,r4,1
    70cc:	1906b03a 	or	r3,r3,r4
    70d0:	11005e17 	ldw	r4,376(r2)
    70d4:	2100004c 	andi	r4,r4,1
    70d8:	2109883a 	add	r4,r4,r4
    70dc:	1906b03a 	or	r3,r3,r4
    70e0:	80e0b03a 	or	r16,r16,r3
    70e4:	0000a806 	br	7388 <LMS7002M_regs_spi_write+0x940>
    }
    if (addr == 0x0082)
    70e8:	00c02084 	movi	r3,130
    70ec:	88c0291e 	bne	r17,r3,7194 <LMS7002M_regs_spi_write+0x74c>
        value |= (regs->reg_0x0082_pd_afe & 0x1) << 5;
        value |= (regs->reg_0x0082_pd_rx_afe1 & 0x1) << 4;
        value |= (regs->reg_0x0082_pd_rx_afe2 & 0x1) << 3;
        value |= (regs->reg_0x0082_pd_tx_afe1 & 0x1) << 2;
        value |= (regs->reg_0x0082_pd_tx_afe2 & 0x1) << 1;
        value |= (regs->reg_0x0082_en_g_afe & 0x1) << 0;
    70f0:	11006017 	ldw	r4,384(r2)
    70f4:	10c06117 	ldw	r3,388(r2)
    70f8:	11406517 	ldw	r5,404(r2)
    70fc:	2008937a 	slli	r4,r4,13
    7100:	18c0004c 	andi	r3,r3,1
    7104:	1806933a 	slli	r3,r3,12
    7108:	213fffcc 	andi	r4,r4,65535
    710c:	2940004c 	andi	r5,r5,1
    7110:	20c8b03a 	or	r4,r4,r3
    7114:	10c06917 	ldw	r3,420(r2)
    7118:	280a913a 	slli	r5,r5,4
    711c:	18c0004c 	andi	r3,r3,1
    7120:	20c6b03a 	or	r3,r4,r3
    7124:	11006217 	ldw	r4,392(r2)
    7128:	210000cc 	andi	r4,r4,3
    712c:	200892ba 	slli	r4,r4,10
    7130:	1906b03a 	or	r3,r3,r4
    7134:	11006317 	ldw	r4,396(r2)
    7138:	210000cc 	andi	r4,r4,3
    713c:	2008923a 	slli	r4,r4,8
    7140:	1906b03a 	or	r3,r3,r4
    7144:	11006417 	ldw	r4,400(r2)
    7148:	2100004c 	andi	r4,r4,1
    714c:	2008917a 	slli	r4,r4,5
    7150:	1906b03a 	or	r3,r3,r4
    7154:	11006617 	ldw	r4,408(r2)
    7158:	1946b03a 	or	r3,r3,r5
    715c:	2100004c 	andi	r4,r4,1
    7160:	200890fa 	slli	r4,r4,3
    7164:	1908b03a 	or	r4,r3,r4
    7168:	10c06717 	ldw	r3,412(r2)
    716c:	18c0004c 	andi	r3,r3,1
    7170:	18c7883a 	add	r3,r3,r3
    7174:	18c7883a 	add	r3,r3,r3
    7178:	20c6b03a 	or	r3,r4,r3
    717c:	11006817 	ldw	r4,416(r2)
    7180:	2100004c 	andi	r4,r4,1
    7184:	2109883a 	add	r4,r4,r4
    7188:	1906b03a 	or	r3,r3,r4
    718c:	80e0b03a 	or	r16,r16,r3
    7190:	00008206 	br	739c <LMS7002M_regs_spi_write+0x954>
    }
    if (addr == 0x0084)
    7194:	00c02104 	movi	r3,132
    7198:	88c01d1e 	bne	r17,r3,7210 <LMS7002M_regs_spi_write+0x7c8>
        value |= (regs->reg_0x0084_rp_calib_bias & 0x1f) << 6;
        value |= (regs->reg_0x0084_pd_frp_bias & 0x1) << 4;
        value |= (regs->reg_0x0084_pd_f_bias & 0x1) << 3;
        value |= (regs->reg_0x0084_pd_ptrp_bias & 0x1) << 2;
        value |= (regs->reg_0x0084_pd_pt_bias & 0x1) << 1;
        value |= (regs->reg_0x0084_pd_bias_master & 0x1) << 0;
    719c:	11406a17 	ldw	r5,424(r2)
    71a0:	10c06b17 	ldw	r3,428(r2)
    71a4:	11006d17 	ldw	r4,436(r2)
    71a8:	294000cc 	andi	r5,r5,3
    71ac:	18c007cc 	andi	r3,r3,31
    71b0:	180691ba 	slli	r3,r3,6
    71b4:	280a92fa 	slli	r5,r5,11
    71b8:	2100004c 	andi	r4,r4,1
    71bc:	200890fa 	slli	r4,r4,3
    71c0:	28cab03a 	or	r5,r5,r3
    71c4:	10c07017 	ldw	r3,448(r2)
    71c8:	18c0004c 	andi	r3,r3,1
    71cc:	28c6b03a 	or	r3,r5,r3
    71d0:	11406c17 	ldw	r5,432(r2)
    71d4:	2940004c 	andi	r5,r5,1
    71d8:	280a913a 	slli	r5,r5,4
    71dc:	1946b03a 	or	r3,r3,r5
    71e0:	1908b03a 	or	r4,r3,r4
    71e4:	10c06e17 	ldw	r3,440(r2)
    71e8:	18c0004c 	andi	r3,r3,1
    71ec:	18c7883a 	add	r3,r3,r3
    71f0:	18c7883a 	add	r3,r3,r3
    71f4:	20c6b03a 	or	r3,r4,r3
    71f8:	11006f17 	ldw	r4,444(r2)
    71fc:	2100004c 	andi	r4,r4,1
    7200:	2109883a 	add	r4,r4,r4
    7204:	1906b03a 	or	r3,r3,r4
    7208:	80e0b03a 	or	r16,r16,r3
    720c:	00006d06 	br	73c4 <LMS7002M_regs_spi_write+0x97c>
    }
    if (addr == 0x0085)
    7210:	00c02144 	movi	r3,133
    7214:	88c0251e 	bne	r17,r3,72ac <LMS7002M_regs_spi_write+0x864>
        value |= (regs->reg_0x0085_byp_xbuf_tx & 0x1) << 5;
        value |= (regs->reg_0x0085_en_out2_xbuf_tx & 0x1) << 4;
        value |= (regs->reg_0x0085_en_tbufin_xbuf_rx & 0x1) << 3;
        value |= (regs->reg_0x0085_pd_xbuf_rx & 0x1) << 2;
        value |= (regs->reg_0x0085_pd_xbuf_tx & 0x1) << 1;
        value |= (regs->reg_0x0085_en_g_xbuf & 0x1) << 0;
    7218:	11007117 	ldw	r4,452(r2)
    721c:	10c07217 	ldw	r3,456(r2)
    7220:	11407517 	ldw	r5,468(r2)
    7224:	2100004c 	andi	r4,r4,1
    7228:	180691fa 	slli	r3,r3,7
    722c:	2008923a 	slli	r4,r4,8
    7230:	2940004c 	andi	r5,r5,1
    7234:	18c03fcc 	andi	r3,r3,255
    7238:	20c8b03a 	or	r4,r4,r3
    723c:	10c07917 	ldw	r3,484(r2)
    7240:	280a913a 	slli	r5,r5,4
    7244:	18c0004c 	andi	r3,r3,1
    7248:	20c6b03a 	or	r3,r4,r3
    724c:	11007317 	ldw	r4,460(r2)
    7250:	2100004c 	andi	r4,r4,1
    7254:	200891ba 	slli	r4,r4,6
    7258:	1906b03a 	or	r3,r3,r4
    725c:	11007417 	ldw	r4,464(r2)
    7260:	2100004c 	andi	r4,r4,1
    7264:	2008917a 	slli	r4,r4,5
    7268:	1906b03a 	or	r3,r3,r4
    726c:	11007617 	ldw	r4,472(r2)
    7270:	1946b03a 	or	r3,r3,r5
    7274:	2100004c 	andi	r4,r4,1
    7278:	200890fa 	slli	r4,r4,3
    727c:	1908b03a 	or	r4,r3,r4
    7280:	10c07717 	ldw	r3,476(r2)
    7284:	18c0004c 	andi	r3,r3,1
    7288:	18c7883a 	add	r3,r3,r3
    728c:	18c7883a 	add	r3,r3,r3
    7290:	20c6b03a 	or	r3,r4,r3
    7294:	11007817 	ldw	r4,480(r2)
    7298:	2100004c 	andi	r4,r4,1
    729c:	2109883a 	add	r4,r4,r4
    72a0:	1906b03a 	or	r3,r3,r4
    72a4:	80e0b03a 	or	r16,r16,r3
    72a8:	00005f06 	br	7428 <LMS7002M_regs_spi_write+0x9e0>
    }
    if (addr == 0x0086)
    72ac:	00c02184 	movi	r3,134
    72b0:	88c0351e 	bne	r17,r3,7388 <LMS7002M_regs_spi_write+0x940>
        value |= (regs->reg_0x0086_pd_fdiv_fb_cgen & 0x1) << 5;
        value |= (regs->reg_0x0086_pd_fdiv_o_cgen & 0x1) << 4;
        value |= (regs->reg_0x0086_pd_sdm_cgen & 0x1) << 3;
        value |= (regs->reg_0x0086_pd_vco_cgen & 0x1) << 2;
        value |= (regs->reg_0x0086_pd_vco_comp_cgen & 0x1) << 1;
        value |= (regs->reg_0x0086_en_g_cgen & 0x1) << 0;
    72b4:	11007a17 	ldw	r4,488(r2)
    72b8:	10c07b17 	ldw	r3,492(r2)
    72bc:	11408217 	ldw	r5,520(r2)
    72c0:	200893fa 	slli	r4,r4,15
    72c4:	18c0004c 	andi	r3,r3,1
    72c8:	180693ba 	slli	r3,r3,14
    72cc:	213fffcc 	andi	r4,r4,65535
    72d0:	2940004c 	andi	r5,r5,1
    72d4:	20c8b03a 	or	r4,r4,r3
    72d8:	10c08617 	ldw	r3,536(r2)
    72dc:	280a913a 	slli	r5,r5,4
    72e0:	18c0004c 	andi	r3,r3,1
    72e4:	20c6b03a 	or	r3,r4,r3
    72e8:	11007c17 	ldw	r4,496(r2)
    72ec:	2100004c 	andi	r4,r4,1
    72f0:	200892fa 	slli	r4,r4,11
    72f4:	1906b03a 	or	r3,r3,r4
    72f8:	11007d17 	ldw	r4,500(r2)
    72fc:	2100004c 	andi	r4,r4,1
    7300:	200892ba 	slli	r4,r4,10
    7304:	1906b03a 	or	r3,r3,r4
    7308:	11007e17 	ldw	r4,504(r2)
    730c:	2100004c 	andi	r4,r4,1
    7310:	2008927a 	slli	r4,r4,9
    7314:	1906b03a 	or	r3,r3,r4
    7318:	11007f17 	ldw	r4,508(r2)
    731c:	2100004c 	andi	r4,r4,1
    7320:	2008923a 	slli	r4,r4,8
    7324:	1906b03a 	or	r3,r3,r4
    7328:	11008017 	ldw	r4,512(r2)
    732c:	2100004c 	andi	r4,r4,1
    7330:	200891ba 	slli	r4,r4,6
    7334:	1906b03a 	or	r3,r3,r4
    7338:	11008117 	ldw	r4,516(r2)
    733c:	2100004c 	andi	r4,r4,1
    7340:	2008917a 	slli	r4,r4,5
    7344:	1906b03a 	or	r3,r3,r4
    7348:	11008317 	ldw	r4,524(r2)
    734c:	1946b03a 	or	r3,r3,r5
    7350:	2100004c 	andi	r4,r4,1
    7354:	200890fa 	slli	r4,r4,3
    7358:	1908b03a 	or	r4,r3,r4
    735c:	10c08417 	ldw	r3,528(r2)
    7360:	18c0004c 	andi	r3,r3,1
    7364:	18c7883a 	add	r3,r3,r3
    7368:	18c7883a 	add	r3,r3,r3
    736c:	20c6b03a 	or	r3,r4,r3
    7370:	11008517 	ldw	r4,532(r2)
    7374:	2100004c 	andi	r4,r4,1
    7378:	2109883a 	add	r4,r4,r4
    737c:	1906b03a 	or	r3,r3,r4
    7380:	80e0b03a 	or	r16,r16,r3
    7384:	00003e06 	br	7480 <LMS7002M_regs_spi_write+0xa38>
    }
    if (addr == 0x0087)
    7388:	00c021c4 	movi	r3,135
    738c:	88c0031e 	bne	r17,r3,739c <LMS7002M_regs_spi_write+0x954>
    {
        value |= (regs->reg_0x0087_frac_sdm_cgen & 0xffff) << 0;
    7390:	10c0870b 	ldhu	r3,540(r2)
    7394:	80e0b03a 	or	r16,r16,r3
    7398:	00004606 	br	74b4 <LMS7002M_regs_spi_write+0xa6c>
    }
    if (addr == 0x0088)
    739c:	00c02204 	movi	r3,136
    73a0:	88c0081e 	bne	r17,r3,73c4 <LMS7002M_regs_spi_write+0x97c>
    {
        value |= (regs->reg_0x0088_int_sdm_cgen & 0x3ff) << 4;
        value |= (regs->reg_0x0088_frac_sdm_cgen & 0xf) << 0;
    73a4:	10c08817 	ldw	r3,544(r2)
    73a8:	18c0ffcc 	andi	r3,r3,1023
    73ac:	1808913a 	slli	r4,r3,4
    73b0:	10c08917 	ldw	r3,548(r2)
    73b4:	18c003cc 	andi	r3,r3,15
    73b8:	20c6b03a 	or	r3,r4,r3
    73bc:	80e0b03a 	or	r16,r16,r3
    73c0:	00005a06 	br	752c <LMS7002M_regs_spi_write+0xae4>
    }
    if (addr == 0x0089)
    73c4:	00c02244 	movi	r3,137
    73c8:	88c0171e 	bne	r17,r3,7428 <LMS7002M_regs_spi_write+0x9e0>
        value |= (regs->reg_0x0089_rev_sdmclk_cgen & 0x1) << 15;
        value |= (regs->reg_0x0089_sel_sdmclk_cgen & 0x1) << 14;
        value |= (regs->reg_0x0089_sx_dither_en_cgen & 0x1) << 13;
        value |= (regs->reg_0x0089_clkh_ov_clkl_cgen & 0x3) << 11;
        value |= (regs->reg_0x0089_div_outch_cgen & 0xff) << 3;
        value |= (regs->reg_0x0089_tst_cgen & 0x7) << 0;
    73cc:	11408a17 	ldw	r5,552(r2)
    73d0:	10c08b17 	ldw	r3,556(r2)
    73d4:	11008c17 	ldw	r4,560(r2)
    73d8:	280a93fa 	slli	r5,r5,15
    73dc:	18c0004c 	andi	r3,r3,1
    73e0:	180693ba 	slli	r3,r3,14
    73e4:	297fffcc 	andi	r5,r5,65535
    73e8:	2100004c 	andi	r4,r4,1
    73ec:	28cab03a 	or	r5,r5,r3
    73f0:	10c08f17 	ldw	r3,572(r2)
    73f4:	2008937a 	slli	r4,r4,13
    73f8:	18c001cc 	andi	r3,r3,7
    73fc:	28c6b03a 	or	r3,r5,r3
    7400:	1908b03a 	or	r4,r3,r4
    7404:	10c08d17 	ldw	r3,564(r2)
    7408:	18c000cc 	andi	r3,r3,3
    740c:	180692fa 	slli	r3,r3,11
    7410:	20c6b03a 	or	r3,r4,r3
    7414:	11008e03 	ldbu	r4,568(r2)
    7418:	200890fa 	slli	r4,r4,3
    741c:	1906b03a 	or	r3,r3,r4
    7420:	80e0b03a 	or	r16,r16,r3
    7424:	00004706 	br	7544 <LMS7002M_regs_spi_write+0xafc>
    }
    if (addr == 0x008A)
    7428:	00c02284 	movi	r3,138
    742c:	88c0141e 	bne	r17,r3,7480 <LMS7002M_regs_spi_write+0xa38>
    {
        value |= (regs->reg_0x008a_rev_clkdac_cgen & 0x1) << 14;
        value |= (regs->reg_0x008a_rev_clkadc_cgen & 0x1) << 13;
        value |= (regs->reg_0x008a_revph_pfd_cgen & 0x1) << 12;
        value |= (regs->reg_0x008a_ioffset_cp_cgen & 0x3f) << 6;
        value |= (regs->reg_0x008a_ipulse_cp_cgen & 0x3f) << 0;
    7430:	11409017 	ldw	r5,576(r2)
    7434:	10c09117 	ldw	r3,580(r2)
    7438:	11009217 	ldw	r4,584(r2)
    743c:	2940004c 	andi	r5,r5,1
    7440:	18c0004c 	andi	r3,r3,1
    7444:	1806937a 	slli	r3,r3,13
    7448:	280a93ba 	slli	r5,r5,14
    744c:	2100004c 	andi	r4,r4,1
    7450:	2008933a 	slli	r4,r4,12
    7454:	28cab03a 	or	r5,r5,r3
    7458:	10c09417 	ldw	r3,592(r2)
    745c:	18c00fcc 	andi	r3,r3,63
    7460:	28c6b03a 	or	r3,r5,r3
    7464:	1908b03a 	or	r4,r3,r4
    7468:	10c09317 	ldw	r3,588(r2)
    746c:	18c00fcc 	andi	r3,r3,63
    7470:	180691ba 	slli	r3,r3,6
    7474:	20c6b03a 	or	r3,r4,r3
    7478:	80e0b03a 	or	r16,r16,r3
    747c:	00007406 	br	7650 <LMS7002M_regs_spi_write+0xc08>
    }
    if (addr == 0x008B)
    7480:	00c022c4 	movi	r3,139
    7484:	88c00b1e 	bne	r17,r3,74b4 <LMS7002M_regs_spi_write+0xa6c>
    {
        value |= (regs->reg_0x008b_ict_vco_cgen & 0x1f) << 9;
        value |= (regs->reg_0x008b_csw_vco_cgen & 0xff) << 1;
        value |= (regs->reg_0x008b_coarse_start_cgen & 0x1) << 0;
    7488:	10c09517 	ldw	r3,596(r2)
    748c:	18c007cc 	andi	r3,r3,31
    7490:	1808927a 	slli	r4,r3,9
    7494:	10c09603 	ldbu	r3,600(r2)
    7498:	18c7883a 	add	r3,r3,r3
    749c:	20c6b03a 	or	r3,r4,r3
    74a0:	11009717 	ldw	r4,604(r2)
    74a4:	2100004c 	andi	r4,r4,1
    74a8:	1906b03a 	or	r3,r3,r4
    74ac:	80e0b03a 	or	r16,r16,r3
    74b0:	0000aa06 	br	775c <LMS7002M_regs_spi_write+0xd14>
    }
    if (addr == 0x008C)
    74b4:	00c02304 	movi	r3,140
    74b8:	88c01c1e 	bne	r17,r3,752c <LMS7002M_regs_spi_write+0xae4>
        value |= (regs->reg_0x008c_coarsepll_compo_cgen & 0x1) << 14;
        value |= (regs->reg_0x008c_vco_cmpho_cgen & 0x1) << 13;
        value |= (regs->reg_0x008c_vco_cmplo_cgen & 0x1) << 12;
        value |= (regs->reg_0x008c_cp2_cgen & 0xf) << 8;
        value |= (regs->reg_0x008c_cp3_cgen & 0xf) << 4;
        value |= (regs->reg_0x008c_cz_cgen & 0xf) << 0;
    74bc:	11409817 	ldw	r5,608(r2)
    74c0:	10c09917 	ldw	r3,612(r2)
    74c4:	11009a17 	ldw	r4,616(r2)
    74c8:	280a93fa 	slli	r5,r5,15
    74cc:	18c0004c 	andi	r3,r3,1
    74d0:	180693ba 	slli	r3,r3,14
    74d4:	297fffcc 	andi	r5,r5,65535
    74d8:	2100004c 	andi	r4,r4,1
    74dc:	28cab03a 	or	r5,r5,r3
    74e0:	10c09e17 	ldw	r3,632(r2)
    74e4:	2008937a 	slli	r4,r4,13
    74e8:	18c003cc 	andi	r3,r3,15
    74ec:	28c6b03a 	or	r3,r5,r3
    74f0:	11409b17 	ldw	r5,620(r2)
    74f4:	1906b03a 	or	r3,r3,r4
    74f8:	11009c17 	ldw	r4,624(r2)
    74fc:	2940004c 	andi	r5,r5,1
    7500:	280a933a 	slli	r5,r5,12
    7504:	210003cc 	andi	r4,r4,15
    7508:	2008923a 	slli	r4,r4,8
    750c:	1946b03a 	or	r3,r3,r5
    7510:	1908b03a 	or	r4,r3,r4
    7514:	10c09d17 	ldw	r3,628(r2)
    7518:	1806913a 	slli	r3,r3,4
    751c:	18c03fcc 	andi	r3,r3,255
    7520:	20c6b03a 	or	r3,r4,r3
    7524:	80e0b03a 	or	r16,r16,r3
    7528:	0000cf06 	br	7868 <LMS7002M_regs_spi_write+0xe20>
    }
    if (addr == 0x008D)
    752c:	00c02344 	movi	r3,141
    7530:	88c0041e 	bne	r17,r3,7544 <LMS7002M_regs_spi_write+0xafc>
    {
        value |= (regs->reg_0x008d_resrv_cgn & 0x7) << 0;
    7534:	10c09f17 	ldw	r3,636(r2)
    7538:	18c001cc 	andi	r3,r3,7
    753c:	80e0b03a 	or	r16,r16,r3
    7540:	0000fc06 	br	7934 <LMS7002M_regs_spi_write+0xeec>
    }
    if (addr == 0x0092)
    7544:	00c02484 	movi	r3,146
    7548:	88c0411e 	bne	r17,r3,7650 <LMS7002M_regs_spi_write+0xc08>
        value |= (regs->reg_0x0092_en_ldo_rbb & 0x1) << 5;
        value |= (regs->reg_0x0092_en_ldo_rxbuf & 0x1) << 4;
        value |= (regs->reg_0x0092_en_ldo_tbb & 0x1) << 3;
        value |= (regs->reg_0x0092_en_ldo_tia12 & 0x1) << 2;
        value |= (regs->reg_0x0092_en_ldo_tia14 & 0x1) << 1;
        value |= (regs->reg_0x0092_en_g_ldo & 0x1) << 0;
    754c:	1100a017 	ldw	r4,640(r2)
    7550:	10c0a117 	ldw	r3,644(r2)
    7554:	1140ab17 	ldw	r5,684(r2)
    7558:	200893fa 	slli	r4,r4,15
    755c:	18c0004c 	andi	r3,r3,1
    7560:	180693ba 	slli	r3,r3,14
    7564:	213fffcc 	andi	r4,r4,65535
    7568:	2940004c 	andi	r5,r5,1
    756c:	20c8b03a 	or	r4,r4,r3
    7570:	10c0af17 	ldw	r3,700(r2)
    7574:	280a913a 	slli	r5,r5,4
    7578:	18c0004c 	andi	r3,r3,1
    757c:	20c6b03a 	or	r3,r4,r3
    7580:	1100a217 	ldw	r4,648(r2)
    7584:	2100004c 	andi	r4,r4,1
    7588:	2008937a 	slli	r4,r4,13
    758c:	1906b03a 	or	r3,r3,r4
    7590:	1100a317 	ldw	r4,652(r2)
    7594:	2100004c 	andi	r4,r4,1
    7598:	2008933a 	slli	r4,r4,12
    759c:	1906b03a 	or	r3,r3,r4
    75a0:	1100a417 	ldw	r4,656(r2)
    75a4:	2100004c 	andi	r4,r4,1
    75a8:	200892fa 	slli	r4,r4,11
    75ac:	1906b03a 	or	r3,r3,r4
    75b0:	1100a517 	ldw	r4,660(r2)
    75b4:	2100004c 	andi	r4,r4,1
    75b8:	200892ba 	slli	r4,r4,10
    75bc:	1906b03a 	or	r3,r3,r4
    75c0:	1100a617 	ldw	r4,664(r2)
    75c4:	2100004c 	andi	r4,r4,1
    75c8:	2008927a 	slli	r4,r4,9
    75cc:	1906b03a 	or	r3,r3,r4
    75d0:	1100a717 	ldw	r4,668(r2)
    75d4:	2100004c 	andi	r4,r4,1
    75d8:	2008923a 	slli	r4,r4,8
    75dc:	1906b03a 	or	r3,r3,r4
    75e0:	1100a817 	ldw	r4,672(r2)
    75e4:	200891fa 	slli	r4,r4,7
    75e8:	21003fcc 	andi	r4,r4,255
    75ec:	1906b03a 	or	r3,r3,r4
    75f0:	1100a917 	ldw	r4,676(r2)
    75f4:	2100004c 	andi	r4,r4,1
    75f8:	200891ba 	slli	r4,r4,6
    75fc:	1906b03a 	or	r3,r3,r4
    7600:	1100aa17 	ldw	r4,680(r2)
    7604:	2100004c 	andi	r4,r4,1
    7608:	2008917a 	slli	r4,r4,5
    760c:	1906b03a 	or	r3,r3,r4
    7610:	1100ac17 	ldw	r4,688(r2)
    7614:	1946b03a 	or	r3,r3,r5
    7618:	2100004c 	andi	r4,r4,1
    761c:	200890fa 	slli	r4,r4,3
    7620:	1908b03a 	or	r4,r3,r4
    7624:	10c0ad17 	ldw	r3,692(r2)
    7628:	18c0004c 	andi	r3,r3,1
    762c:	18c7883a 	add	r3,r3,r3
    7630:	18c7883a 	add	r3,r3,r3
    7634:	20c6b03a 	or	r3,r4,r3
    7638:	1100ae17 	ldw	r4,696(r2)
    763c:	2100004c 	andi	r4,r4,1
    7640:	2109883a 	add	r4,r4,r4
    7644:	1906b03a 	or	r3,r3,r4
    7648:	80e0b03a 	or	r16,r16,r3
    764c:	0000fc06 	br	7a40 <LMS7002M_regs_spi_write+0xff8>
    }
    if (addr == 0x0093)
    7650:	00c024c4 	movi	r3,147
    7654:	88c0411e 	bne	r17,r3,775c <LMS7002M_regs_spi_write+0xd14>
        value |= (regs->reg_0x0093_en_ldo_tpad & 0x1) << 5;
        value |= (regs->reg_0x0093_en_ldo_txbuf & 0x1) << 4;
        value |= (regs->reg_0x0093_en_ldo_vcogn & 0x1) << 3;
        value |= (regs->reg_0x0093_en_ldo_vcosxr & 0x1) << 2;
        value |= (regs->reg_0x0093_en_ldo_vcosxt & 0x1) << 1;
        value |= (regs->reg_0x0093_en_ldo_cpsxt & 0x1) << 0;
    7658:	1100b017 	ldw	r4,704(r2)
    765c:	10c0b117 	ldw	r3,708(r2)
    7660:	1140bb17 	ldw	r5,748(r2)
    7664:	200893fa 	slli	r4,r4,15
    7668:	18c0004c 	andi	r3,r3,1
    766c:	180693ba 	slli	r3,r3,14
    7670:	213fffcc 	andi	r4,r4,65535
    7674:	2940004c 	andi	r5,r5,1
    7678:	20c8b03a 	or	r4,r4,r3
    767c:	10c0bf17 	ldw	r3,764(r2)
    7680:	280a913a 	slli	r5,r5,4
    7684:	18c0004c 	andi	r3,r3,1
    7688:	20c6b03a 	or	r3,r4,r3
    768c:	1100b217 	ldw	r4,712(r2)
    7690:	2100004c 	andi	r4,r4,1
    7694:	2008937a 	slli	r4,r4,13
    7698:	1906b03a 	or	r3,r3,r4
    769c:	1100b317 	ldw	r4,716(r2)
    76a0:	2100004c 	andi	r4,r4,1
    76a4:	2008933a 	slli	r4,r4,12
    76a8:	1906b03a 	or	r3,r3,r4
    76ac:	1100b417 	ldw	r4,720(r2)
    76b0:	2100004c 	andi	r4,r4,1
    76b4:	200892fa 	slli	r4,r4,11
    76b8:	1906b03a 	or	r3,r3,r4
    76bc:	1100b517 	ldw	r4,724(r2)
    76c0:	2100004c 	andi	r4,r4,1
    76c4:	200892ba 	slli	r4,r4,10
    76c8:	1906b03a 	or	r3,r3,r4
    76cc:	1100b617 	ldw	r4,728(r2)
    76d0:	2100004c 	andi	r4,r4,1
    76d4:	2008927a 	slli	r4,r4,9
    76d8:	1906b03a 	or	r3,r3,r4
    76dc:	1100b717 	ldw	r4,732(r2)
    76e0:	2100004c 	andi	r4,r4,1
    76e4:	2008923a 	slli	r4,r4,8
    76e8:	1906b03a 	or	r3,r3,r4
    76ec:	1100b817 	ldw	r4,736(r2)
    76f0:	200891fa 	slli	r4,r4,7
    76f4:	21003fcc 	andi	r4,r4,255
    76f8:	1906b03a 	or	r3,r3,r4
    76fc:	1100b917 	ldw	r4,740(r2)
    7700:	2100004c 	andi	r4,r4,1
    7704:	200891ba 	slli	r4,r4,6
    7708:	1906b03a 	or	r3,r3,r4
    770c:	1100ba17 	ldw	r4,744(r2)
    7710:	2100004c 	andi	r4,r4,1
    7714:	2008917a 	slli	r4,r4,5
    7718:	1906b03a 	or	r3,r3,r4
    771c:	1100bc17 	ldw	r4,752(r2)
    7720:	1946b03a 	or	r3,r3,r5
    7724:	2100004c 	andi	r4,r4,1
    7728:	200890fa 	slli	r4,r4,3
    772c:	1908b03a 	or	r4,r3,r4
    7730:	10c0bd17 	ldw	r3,756(r2)
    7734:	18c0004c 	andi	r3,r3,1
    7738:	18c7883a 	add	r3,r3,r3
    773c:	18c7883a 	add	r3,r3,r3
    7740:	20c6b03a 	or	r3,r4,r3
    7744:	1100be17 	ldw	r4,760(r2)
    7748:	2100004c 	andi	r4,r4,1
    774c:	2109883a 	add	r4,r4,r4
    7750:	1906b03a 	or	r3,r3,r4
    7754:	80e0b03a 	or	r16,r16,r3
    7758:	0000fc06 	br	7b4c <LMS7002M_regs_spi_write+0x1104>
    }
    if (addr == 0x0094)
    775c:	00c02504 	movi	r3,148
    7760:	88c0411e 	bne	r17,r3,7868 <LMS7002M_regs_spi_write+0xe20>
        value |= (regs->reg_0x0094_en_loadimp_ldo_mxrfe & 0x1) << 5;
        value |= (regs->reg_0x0094_en_loadimp_ldo_rbb & 0x1) << 4;
        value |= (regs->reg_0x0094_en_loadimp_ldo_rxbuf & 0x1) << 3;
        value |= (regs->reg_0x0094_en_loadimp_ldo_tbb & 0x1) << 2;
        value |= (regs->reg_0x0094_en_loadimp_ldo_tia12 & 0x1) << 1;
        value |= (regs->reg_0x0094_en_loadimp_ldo_tia14 & 0x1) << 0;
    7764:	1100c017 	ldw	r4,768(r2)
    7768:	10c0c117 	ldw	r3,772(r2)
    776c:	1140cb17 	ldw	r5,812(r2)
    7770:	200893fa 	slli	r4,r4,15
    7774:	18c0004c 	andi	r3,r3,1
    7778:	180693ba 	slli	r3,r3,14
    777c:	213fffcc 	andi	r4,r4,65535
    7780:	2940004c 	andi	r5,r5,1
    7784:	20c8b03a 	or	r4,r4,r3
    7788:	10c0cf17 	ldw	r3,828(r2)
    778c:	280a913a 	slli	r5,r5,4
    7790:	18c0004c 	andi	r3,r3,1
    7794:	20c6b03a 	or	r3,r4,r3
    7798:	1100c217 	ldw	r4,776(r2)
    779c:	2100004c 	andi	r4,r4,1
    77a0:	2008937a 	slli	r4,r4,13
    77a4:	1906b03a 	or	r3,r3,r4
    77a8:	1100c317 	ldw	r4,780(r2)
    77ac:	2100004c 	andi	r4,r4,1
    77b0:	2008933a 	slli	r4,r4,12
    77b4:	1906b03a 	or	r3,r3,r4
    77b8:	1100c417 	ldw	r4,784(r2)
    77bc:	2100004c 	andi	r4,r4,1
    77c0:	200892fa 	slli	r4,r4,11
    77c4:	1906b03a 	or	r3,r3,r4
    77c8:	1100c517 	ldw	r4,788(r2)
    77cc:	2100004c 	andi	r4,r4,1
    77d0:	200892ba 	slli	r4,r4,10
    77d4:	1906b03a 	or	r3,r3,r4
    77d8:	1100c617 	ldw	r4,792(r2)
    77dc:	2100004c 	andi	r4,r4,1
    77e0:	2008927a 	slli	r4,r4,9
    77e4:	1906b03a 	or	r3,r3,r4
    77e8:	1100c717 	ldw	r4,796(r2)
    77ec:	2100004c 	andi	r4,r4,1
    77f0:	2008923a 	slli	r4,r4,8
    77f4:	1906b03a 	or	r3,r3,r4
    77f8:	1100c817 	ldw	r4,800(r2)
    77fc:	200891fa 	slli	r4,r4,7
    7800:	21003fcc 	andi	r4,r4,255
    7804:	1906b03a 	or	r3,r3,r4
    7808:	1100c917 	ldw	r4,804(r2)
    780c:	2100004c 	andi	r4,r4,1
    7810:	200891ba 	slli	r4,r4,6
    7814:	1906b03a 	or	r3,r3,r4
    7818:	1100ca17 	ldw	r4,808(r2)
    781c:	2100004c 	andi	r4,r4,1
    7820:	2008917a 	slli	r4,r4,5
    7824:	1906b03a 	or	r3,r3,r4
    7828:	1100cc17 	ldw	r4,816(r2)
    782c:	1946b03a 	or	r3,r3,r5
    7830:	2100004c 	andi	r4,r4,1
    7834:	200890fa 	slli	r4,r4,3
    7838:	1908b03a 	or	r4,r3,r4
    783c:	10c0cd17 	ldw	r3,820(r2)
    7840:	18c0004c 	andi	r3,r3,1
    7844:	18c7883a 	add	r3,r3,r3
    7848:	18c7883a 	add	r3,r3,r3
    784c:	20c6b03a 	or	r3,r4,r3
    7850:	1100ce17 	ldw	r4,824(r2)
    7854:	2100004c 	andi	r4,r4,1
    7858:	2109883a 	add	r4,r4,r4
    785c:	1906b03a 	or	r3,r3,r4
    7860:	80e0b03a 	or	r16,r16,r3
    7864:	0000e006 	br	7be8 <LMS7002M_regs_spi_write+0x11a0>
    }
    if (addr == 0x0095)
    7868:	00c02544 	movi	r3,149
    786c:	88c0311e 	bne	r17,r3,7934 <LMS7002M_regs_spi_write+0xeec>
        value |= (regs->reg_0x0095_byp_ldo_vcogn & 0x1) << 9;
        value |= (regs->reg_0x0095_byp_ldo_vcosxr & 0x1) << 8;
        value |= (regs->reg_0x0095_byp_ldo_vcosxt & 0x1) << 7;
        value |= (regs->reg_0x0095_en_loadimp_ldo_afe & 0x1) << 2;
        value |= (regs->reg_0x0095_en_loadimp_ldo_cpgn & 0x1) << 1;
        value |= (regs->reg_0x0095_en_loadimp_ldo_cpsxr & 0x1) << 0;
    7870:	1100d017 	ldw	r4,832(r2)
    7874:	10c0d117 	ldw	r3,836(r2)
    7878:	1140d717 	ldw	r5,860(r2)
    787c:	200893fa 	slli	r4,r4,15
    7880:	18c0004c 	andi	r3,r3,1
    7884:	180693ba 	slli	r3,r3,14
    7888:	213fffcc 	andi	r4,r4,65535
    788c:	2940004c 	andi	r5,r5,1
    7890:	20c8b03a 	or	r4,r4,r3
    7894:	10c0db17 	ldw	r3,876(r2)
    7898:	280a923a 	slli	r5,r5,8
    789c:	18c0004c 	andi	r3,r3,1
    78a0:	20c6b03a 	or	r3,r4,r3
    78a4:	1100d217 	ldw	r4,840(r2)
    78a8:	2100004c 	andi	r4,r4,1
    78ac:	2008937a 	slli	r4,r4,13
    78b0:	1906b03a 	or	r3,r3,r4
    78b4:	1100d317 	ldw	r4,844(r2)
    78b8:	2100004c 	andi	r4,r4,1
    78bc:	2008933a 	slli	r4,r4,12
    78c0:	1906b03a 	or	r3,r3,r4
    78c4:	1100d417 	ldw	r4,848(r2)
    78c8:	2100004c 	andi	r4,r4,1
    78cc:	200892fa 	slli	r4,r4,11
    78d0:	1906b03a 	or	r3,r3,r4
    78d4:	1100d517 	ldw	r4,852(r2)
    78d8:	2100004c 	andi	r4,r4,1
    78dc:	200892ba 	slli	r4,r4,10
    78e0:	1906b03a 	or	r3,r3,r4
    78e4:	1100d617 	ldw	r4,856(r2)
    78e8:	2100004c 	andi	r4,r4,1
    78ec:	2008927a 	slli	r4,r4,9
    78f0:	1906b03a 	or	r3,r3,r4
    78f4:	1100d817 	ldw	r4,864(r2)
    78f8:	1946b03a 	or	r3,r3,r5
    78fc:	200891fa 	slli	r4,r4,7
    7900:	21003fcc 	andi	r4,r4,255
    7904:	1908b03a 	or	r4,r3,r4
    7908:	10c0d917 	ldw	r3,868(r2)
    790c:	18c0004c 	andi	r3,r3,1
    7910:	18c7883a 	add	r3,r3,r3
    7914:	18c7883a 	add	r3,r3,r3
    7918:	20c6b03a 	or	r3,r4,r3
    791c:	1100da17 	ldw	r4,872(r2)
    7920:	2100004c 	andi	r4,r4,1
    7924:	2109883a 	add	r4,r4,r4
    7928:	1906b03a 	or	r3,r3,r4
    792c:	80e0b03a 	or	r16,r16,r3
    7930:	0000b606 	br	7c0c <LMS7002M_regs_spi_write+0x11c4>
    }
    if (addr == 0x0096)
    7934:	00c02584 	movi	r3,150
    7938:	88c0411e 	bne	r17,r3,7a40 <LMS7002M_regs_spi_write+0xff8>
        value |= (regs->reg_0x0096_byp_ldo_divsxt & 0x1) << 5;
        value |= (regs->reg_0x0096_byp_ldo_lna12 & 0x1) << 4;
        value |= (regs->reg_0x0096_byp_ldo_lna14 & 0x1) << 3;
        value |= (regs->reg_0x0096_byp_ldo_mxrfe & 0x1) << 2;
        value |= (regs->reg_0x0096_byp_ldo_rbb & 0x1) << 1;
        value |= (regs->reg_0x0096_byp_ldo_rxbuf & 0x1) << 0;
    793c:	1100dc17 	ldw	r4,880(r2)
    7940:	10c0dd17 	ldw	r3,884(r2)
    7944:	1140e717 	ldw	r5,924(r2)
    7948:	200893fa 	slli	r4,r4,15
    794c:	18c0004c 	andi	r3,r3,1
    7950:	180693ba 	slli	r3,r3,14
    7954:	213fffcc 	andi	r4,r4,65535
    7958:	2940004c 	andi	r5,r5,1
    795c:	20c8b03a 	or	r4,r4,r3
    7960:	10c0eb17 	ldw	r3,940(r2)
    7964:	280a913a 	slli	r5,r5,4
    7968:	18c0004c 	andi	r3,r3,1
    796c:	20c6b03a 	or	r3,r4,r3
    7970:	1100de17 	ldw	r4,888(r2)
    7974:	2100004c 	andi	r4,r4,1
    7978:	2008937a 	slli	r4,r4,13
    797c:	1906b03a 	or	r3,r3,r4
    7980:	1100df17 	ldw	r4,892(r2)
    7984:	2100004c 	andi	r4,r4,1
    7988:	2008933a 	slli	r4,r4,12
    798c:	1906b03a 	or	r3,r3,r4
    7990:	1100e017 	ldw	r4,896(r2)
    7994:	2100004c 	andi	r4,r4,1
    7998:	200892fa 	slli	r4,r4,11
    799c:	1906b03a 	or	r3,r3,r4
    79a0:	1100e117 	ldw	r4,900(r2)
    79a4:	2100004c 	andi	r4,r4,1
    79a8:	200892ba 	slli	r4,r4,10
    79ac:	1906b03a 	or	r3,r3,r4
    79b0:	1100e217 	ldw	r4,904(r2)
    79b4:	2100004c 	andi	r4,r4,1
    79b8:	2008927a 	slli	r4,r4,9
    79bc:	1906b03a 	or	r3,r3,r4
    79c0:	1100e317 	ldw	r4,908(r2)
    79c4:	2100004c 	andi	r4,r4,1
    79c8:	2008923a 	slli	r4,r4,8
    79cc:	1906b03a 	or	r3,r3,r4
    79d0:	1100e417 	ldw	r4,912(r2)
    79d4:	200891fa 	slli	r4,r4,7
    79d8:	21003fcc 	andi	r4,r4,255
    79dc:	1906b03a 	or	r3,r3,r4
    79e0:	1100e517 	ldw	r4,916(r2)
    79e4:	2100004c 	andi	r4,r4,1
    79e8:	200891ba 	slli	r4,r4,6
    79ec:	1906b03a 	or	r3,r3,r4
    79f0:	1100e617 	ldw	r4,920(r2)
    79f4:	2100004c 	andi	r4,r4,1
    79f8:	2008917a 	slli	r4,r4,5
    79fc:	1906b03a 	or	r3,r3,r4
    7a00:	1100e817 	ldw	r4,928(r2)
    7a04:	1946b03a 	or	r3,r3,r5
    7a08:	2100004c 	andi	r4,r4,1
    7a0c:	200890fa 	slli	r4,r4,3
    7a10:	1908b03a 	or	r4,r3,r4
    7a14:	10c0e917 	ldw	r3,932(r2)
    7a18:	18c0004c 	andi	r3,r3,1
    7a1c:	18c7883a 	add	r3,r3,r3
    7a20:	18c7883a 	add	r3,r3,r3
    7a24:	20c6b03a 	or	r3,r4,r3
    7a28:	1100ea17 	ldw	r4,936(r2)
    7a2c:	2100004c 	andi	r4,r4,1
    7a30:	2109883a 	add	r4,r4,r4
    7a34:	1906b03a 	or	r3,r3,r4
    7a38:	80e0b03a 	or	r16,r16,r3
    7a3c:	00007c06 	br	7c30 <LMS7002M_regs_spi_write+0x11e8>
    }
    if (addr == 0x0097)
    7a40:	00c025c4 	movi	r3,151
    7a44:	88c0411e 	bne	r17,r3,7b4c <LMS7002M_regs_spi_write+0x1104>
        value |= (regs->reg_0x0097_spdup_ldo_tlob & 0x1) << 5;
        value |= (regs->reg_0x0097_spdup_ldo_tpad & 0x1) << 4;
        value |= (regs->reg_0x0097_spdup_ldo_txbuf & 0x1) << 3;
        value |= (regs->reg_0x0097_spdup_ldo_vcogn & 0x1) << 2;
        value |= (regs->reg_0x0097_spdup_ldo_vcosxr & 0x1) << 1;
        value |= (regs->reg_0x0097_spdup_ldo_vcosxt & 0x1) << 0;
    7a48:	1100ec17 	ldw	r4,944(r2)
    7a4c:	10c0ed17 	ldw	r3,948(r2)
    7a50:	1140f717 	ldw	r5,988(r2)
    7a54:	200893fa 	slli	r4,r4,15
    7a58:	18c0004c 	andi	r3,r3,1
    7a5c:	180693ba 	slli	r3,r3,14
    7a60:	213fffcc 	andi	r4,r4,65535
    7a64:	2940004c 	andi	r5,r5,1
    7a68:	20c8b03a 	or	r4,r4,r3
    7a6c:	10c0fb17 	ldw	r3,1004(r2)
    7a70:	280a913a 	slli	r5,r5,4
    7a74:	18c0004c 	andi	r3,r3,1
    7a78:	20c6b03a 	or	r3,r4,r3
    7a7c:	1100ee17 	ldw	r4,952(r2)
    7a80:	2100004c 	andi	r4,r4,1
    7a84:	2008937a 	slli	r4,r4,13
    7a88:	1906b03a 	or	r3,r3,r4
    7a8c:	1100ef17 	ldw	r4,956(r2)
    7a90:	2100004c 	andi	r4,r4,1
    7a94:	2008933a 	slli	r4,r4,12
    7a98:	1906b03a 	or	r3,r3,r4
    7a9c:	1100f017 	ldw	r4,960(r2)
    7aa0:	2100004c 	andi	r4,r4,1
    7aa4:	200892fa 	slli	r4,r4,11
    7aa8:	1906b03a 	or	r3,r3,r4
    7aac:	1100f117 	ldw	r4,964(r2)
    7ab0:	2100004c 	andi	r4,r4,1
    7ab4:	200892ba 	slli	r4,r4,10
    7ab8:	1906b03a 	or	r3,r3,r4
    7abc:	1100f217 	ldw	r4,968(r2)
    7ac0:	2100004c 	andi	r4,r4,1
    7ac4:	2008927a 	slli	r4,r4,9
    7ac8:	1906b03a 	or	r3,r3,r4
    7acc:	1100f317 	ldw	r4,972(r2)
    7ad0:	2100004c 	andi	r4,r4,1
    7ad4:	2008923a 	slli	r4,r4,8
    7ad8:	1906b03a 	or	r3,r3,r4
    7adc:	1100f417 	ldw	r4,976(r2)
    7ae0:	200891fa 	slli	r4,r4,7
    7ae4:	21003fcc 	andi	r4,r4,255
    7ae8:	1906b03a 	or	r3,r3,r4
    7aec:	1100f517 	ldw	r4,980(r2)
    7af0:	2100004c 	andi	r4,r4,1
    7af4:	200891ba 	slli	r4,r4,6
    7af8:	1906b03a 	or	r3,r3,r4
    7afc:	1100f617 	ldw	r4,984(r2)
    7b00:	2100004c 	andi	r4,r4,1
    7b04:	2008917a 	slli	r4,r4,5
    7b08:	1906b03a 	or	r3,r3,r4
    7b0c:	1100f817 	ldw	r4,992(r2)
    7b10:	1946b03a 	or	r3,r3,r5
    7b14:	2100004c 	andi	r4,r4,1
    7b18:	200890fa 	slli	r4,r4,3
    7b1c:	1908b03a 	or	r4,r3,r4
    7b20:	10c0f917 	ldw	r3,996(r2)
    7b24:	18c0004c 	andi	r3,r3,1
    7b28:	18c7883a 	add	r3,r3,r3
    7b2c:	18c7883a 	add	r3,r3,r3
    7b30:	20c6b03a 	or	r3,r4,r3
    7b34:	1100fa17 	ldw	r4,1000(r2)
    7b38:	2100004c 	andi	r4,r4,1
    7b3c:	2109883a 	add	r4,r4,r4
    7b40:	1906b03a 	or	r3,r3,r4
    7b44:	80e0b03a 	or	r16,r16,r3
    7b48:	00004206 	br	7c54 <LMS7002M_regs_spi_write+0x120c>
    }
    if (addr == 0x0098)
    7b4c:	00c02604 	movi	r3,152
    7b50:	88c0251e 	bne	r17,r3,7be8 <LMS7002M_regs_spi_write+0x11a0>
        value |= (regs->reg_0x0098_spdup_ldo_cpsxt & 0x1) << 5;
        value |= (regs->reg_0x0098_spdup_ldo_dig & 0x1) << 4;
        value |= (regs->reg_0x0098_spdup_ldo_diggn & 0x1) << 3;
        value |= (regs->reg_0x0098_spdup_ldo_digsxr & 0x1) << 2;
        value |= (regs->reg_0x0098_spdup_ldo_digsxt & 0x1) << 1;
        value |= (regs->reg_0x0098_spdup_ldo_divgn & 0x1) << 0;
    7b54:	1100fc17 	ldw	r4,1008(r2)
    7b58:	10c0fd17 	ldw	r3,1012(r2)
    7b5c:	11410017 	ldw	r5,1024(r2)
    7b60:	2100004c 	andi	r4,r4,1
    7b64:	180691fa 	slli	r3,r3,7
    7b68:	2008923a 	slli	r4,r4,8
    7b6c:	2940004c 	andi	r5,r5,1
    7b70:	18c03fcc 	andi	r3,r3,255
    7b74:	20c8b03a 	or	r4,r4,r3
    7b78:	10c10417 	ldw	r3,1040(r2)
    7b7c:	280a913a 	slli	r5,r5,4
    7b80:	18c0004c 	andi	r3,r3,1
    7b84:	20c6b03a 	or	r3,r4,r3
    7b88:	1100fe17 	ldw	r4,1016(r2)
    7b8c:	2100004c 	andi	r4,r4,1
    7b90:	200891ba 	slli	r4,r4,6
    7b94:	1906b03a 	or	r3,r3,r4
    7b98:	1100ff17 	ldw	r4,1020(r2)
    7b9c:	2100004c 	andi	r4,r4,1
    7ba0:	2008917a 	slli	r4,r4,5
    7ba4:	1906b03a 	or	r3,r3,r4
    7ba8:	11010117 	ldw	r4,1028(r2)
    7bac:	1946b03a 	or	r3,r3,r5
    7bb0:	2100004c 	andi	r4,r4,1
    7bb4:	200890fa 	slli	r4,r4,3
    7bb8:	1908b03a 	or	r4,r3,r4
    7bbc:	10c10217 	ldw	r3,1032(r2)
    7bc0:	18c0004c 	andi	r3,r3,1
    7bc4:	18c7883a 	add	r3,r3,r3
    7bc8:	18c7883a 	add	r3,r3,r3
    7bcc:	20c6b03a 	or	r3,r4,r3
    7bd0:	11010317 	ldw	r4,1036(r2)
    7bd4:	2100004c 	andi	r4,r4,1
    7bd8:	2109883a 	add	r4,r4,r4
    7bdc:	1906b03a 	or	r3,r3,r4
    7be0:	80e0b03a 	or	r16,r16,r3
    7be4:	00002406 	br	7c78 <LMS7002M_regs_spi_write+0x1230>
    }
    if (addr == 0x0099)
    7be8:	00c02644 	movi	r3,153
    7bec:	88c0071e 	bne	r17,r3,7c0c <LMS7002M_regs_spi_write+0x11c4>
    {
        value |= (regs->reg_0x0099_rdiv_vcosxr & 0xff) << 8;
        value |= (regs->reg_0x0099_rdiv_vcosxt & 0xff) << 0;
    7bf0:	10c10517 	ldw	r3,1044(r2)
    7bf4:	11010603 	ldbu	r4,1048(r2)
    7bf8:	1806923a 	slli	r3,r3,8
    7bfc:	18ffffcc 	andi	r3,r3,65535
    7c00:	1906b03a 	or	r3,r3,r4
    7c04:	80e0b03a 	or	r16,r16,r3
    7c08:	00002406 	br	7c9c <LMS7002M_regs_spi_write+0x1254>
    }
    if (addr == 0x009A)
    7c0c:	00c02684 	movi	r3,154
    7c10:	88c0071e 	bne	r17,r3,7c30 <LMS7002M_regs_spi_write+0x11e8>
    {
        value |= (regs->reg_0x009a_rdiv_txbuf & 0xff) << 8;
        value |= (regs->reg_0x009a_rdiv_vcogn & 0xff) << 0;
    7c14:	10c10717 	ldw	r3,1052(r2)
    7c18:	11010803 	ldbu	r4,1056(r2)
    7c1c:	1806923a 	slli	r3,r3,8
    7c20:	18ffffcc 	andi	r3,r3,65535
    7c24:	1906b03a 	or	r3,r3,r4
    7c28:	80e0b03a 	or	r16,r16,r3
    7c2c:	00002406 	br	7cc0 <LMS7002M_regs_spi_write+0x1278>
    }
    if (addr == 0x009B)
    7c30:	00c026c4 	movi	r3,155
    7c34:	88c0071e 	bne	r17,r3,7c54 <LMS7002M_regs_spi_write+0x120c>
    {
        value |= (regs->reg_0x009b_rdiv_tlob & 0xff) << 8;
        value |= (regs->reg_0x009b_rdiv_tpad & 0xff) << 0;
    7c38:	10c10917 	ldw	r3,1060(r2)
    7c3c:	11010a03 	ldbu	r4,1064(r2)
    7c40:	1806923a 	slli	r3,r3,8
    7c44:	18ffffcc 	andi	r3,r3,65535
    7c48:	1906b03a 	or	r3,r3,r4
    7c4c:	80e0b03a 	or	r16,r16,r3
    7c50:	00002406 	br	7ce4 <LMS7002M_regs_spi_write+0x129c>
    }
    if (addr == 0x009C)
    7c54:	00c02704 	movi	r3,156
    7c58:	88c0071e 	bne	r17,r3,7c78 <LMS7002M_regs_spi_write+0x1230>
    {
        value |= (regs->reg_0x009c_rdiv_tia12 & 0xff) << 8;
        value |= (regs->reg_0x009c_rdiv_tia14 & 0xff) << 0;
    7c5c:	10c10b17 	ldw	r3,1068(r2)
    7c60:	11010c03 	ldbu	r4,1072(r2)
    7c64:	1806923a 	slli	r3,r3,8
    7c68:	18ffffcc 	andi	r3,r3,65535
    7c6c:	1906b03a 	or	r3,r3,r4
    7c70:	80e0b03a 	or	r16,r16,r3
    7c74:	00002406 	br	7d08 <LMS7002M_regs_spi_write+0x12c0>
    }
    if (addr == 0x009D)
    7c78:	00c02744 	movi	r3,157
    7c7c:	88c0071e 	bne	r17,r3,7c9c <LMS7002M_regs_spi_write+0x1254>
    {
        value |= (regs->reg_0x009d_rdiv_rxbuf & 0xff) << 8;
        value |= (regs->reg_0x009d_rdiv_tbb & 0xff) << 0;
    7c80:	10c10d17 	ldw	r3,1076(r2)
    7c84:	11010e03 	ldbu	r4,1080(r2)
    7c88:	1806923a 	slli	r3,r3,8
    7c8c:	18ffffcc 	andi	r3,r3,65535
    7c90:	1906b03a 	or	r3,r3,r4
    7c94:	80e0b03a 	or	r16,r16,r3
    7c98:	00002406 	br	7d2c <LMS7002M_regs_spi_write+0x12e4>
    }
    if (addr == 0x009E)
    7c9c:	00c02784 	movi	r3,158
    7ca0:	88c0071e 	bne	r17,r3,7cc0 <LMS7002M_regs_spi_write+0x1278>
    {
        value |= (regs->reg_0x009e_rdiv_mxrfe & 0xff) << 8;
        value |= (regs->reg_0x009e_rdiv_rbb & 0xff) << 0;
    7ca4:	10c10f17 	ldw	r3,1084(r2)
    7ca8:	11011003 	ldbu	r4,1088(r2)
    7cac:	1806923a 	slli	r3,r3,8
    7cb0:	18ffffcc 	andi	r3,r3,65535
    7cb4:	1906b03a 	or	r3,r3,r4
    7cb8:	80e0b03a 	or	r16,r16,r3
    7cbc:	00002406 	br	7d50 <LMS7002M_regs_spi_write+0x1308>
    }
    if (addr == 0x009F)
    7cc0:	00c027c4 	movi	r3,159
    7cc4:	88c0071e 	bne	r17,r3,7ce4 <LMS7002M_regs_spi_write+0x129c>
    {
        value |= (regs->reg_0x009f_rdiv_lna12 & 0xff) << 8;
        value |= (regs->reg_0x009f_rdiv_lna14 & 0xff) << 0;
    7cc8:	10c11117 	ldw	r3,1092(r2)
    7ccc:	11011203 	ldbu	r4,1096(r2)
    7cd0:	1806923a 	slli	r3,r3,8
    7cd4:	18ffffcc 	andi	r3,r3,65535
    7cd8:	1906b03a 	or	r3,r3,r4
    7cdc:	80e0b03a 	or	r16,r16,r3
    7ce0:	00002406 	br	7d74 <LMS7002M_regs_spi_write+0x132c>
    }
    if (addr == 0x00A0)
    7ce4:	00c02804 	movi	r3,160
    7ce8:	88c0071e 	bne	r17,r3,7d08 <LMS7002M_regs_spi_write+0x12c0>
    {
        value |= (regs->reg_0x00a0_rdiv_divsxr & 0xff) << 8;
        value |= (regs->reg_0x00a0_rdiv_divsxt & 0xff) << 0;
    7cec:	10c11317 	ldw	r3,1100(r2)
    7cf0:	11011403 	ldbu	r4,1104(r2)
    7cf4:	1806923a 	slli	r3,r3,8
    7cf8:	18ffffcc 	andi	r3,r3,65535
    7cfc:	1906b03a 	or	r3,r3,r4
    7d00:	80e0b03a 	or	r16,r16,r3
    7d04:	00002406 	br	7d98 <LMS7002M_regs_spi_write+0x1350>
    }
    if (addr == 0x00A1)
    7d08:	00c02844 	movi	r3,161
    7d0c:	88c0071e 	bne	r17,r3,7d2c <LMS7002M_regs_spi_write+0x12e4>
    {
        value |= (regs->reg_0x00a1_rdiv_digsxt & 0xff) << 8;
        value |= (regs->reg_0x00a1_rdiv_divgn & 0xff) << 0;
    7d10:	10c11517 	ldw	r3,1108(r2)
    7d14:	11011603 	ldbu	r4,1112(r2)
    7d18:	1806923a 	slli	r3,r3,8
    7d1c:	18ffffcc 	andi	r3,r3,65535
    7d20:	1906b03a 	or	r3,r3,r4
    7d24:	80e0b03a 	or	r16,r16,r3
    7d28:	00002406 	br	7dbc <LMS7002M_regs_spi_write+0x1374>
    }
    if (addr == 0x00A2)
    7d2c:	00c02884 	movi	r3,162
    7d30:	88c0071e 	bne	r17,r3,7d50 <LMS7002M_regs_spi_write+0x1308>
    {
        value |= (regs->reg_0x00a2_rdiv_diggn & 0xff) << 8;
        value |= (regs->reg_0x00a2_rdiv_digsxr & 0xff) << 0;
    7d34:	10c11717 	ldw	r3,1116(r2)
    7d38:	11011803 	ldbu	r4,1120(r2)
    7d3c:	1806923a 	slli	r3,r3,8
    7d40:	18ffffcc 	andi	r3,r3,65535
    7d44:	1906b03a 	or	r3,r3,r4
    7d48:	80e0b03a 	or	r16,r16,r3
    7d4c:	00005206 	br	7e98 <LMS7002M_regs_spi_write+0x1450>
    }
    if (addr == 0x00A3)
    7d50:	00c028c4 	movi	r3,163
    7d54:	88c0071e 	bne	r17,r3,7d74 <LMS7002M_regs_spi_write+0x132c>
    {
        value |= (regs->reg_0x00a3_rdiv_cpsxt & 0xff) << 8;
        value |= (regs->reg_0x00a3_rdiv_dig & 0xff) << 0;
    7d58:	10c11917 	ldw	r3,1124(r2)
    7d5c:	11011a03 	ldbu	r4,1128(r2)
    7d60:	1806923a 	slli	r3,r3,8
    7d64:	18ffffcc 	andi	r3,r3,65535
    7d68:	1906b03a 	or	r3,r3,r4
    7d6c:	80e0b03a 	or	r16,r16,r3
    7d70:	00005206 	br	7ebc <LMS7002M_regs_spi_write+0x1474>
    }
    if (addr == 0x00A4)
    7d74:	00c02904 	movi	r3,164
    7d78:	88c0071e 	bne	r17,r3,7d98 <LMS7002M_regs_spi_write+0x1350>
    {
        value |= (regs->reg_0x00a4_rdiv_cpgn & 0xff) << 8;
        value |= (regs->reg_0x00a4_rdiv_cpsxr & 0xff) << 0;
    7d7c:	10c11b17 	ldw	r3,1132(r2)
    7d80:	11011c03 	ldbu	r4,1136(r2)
    7d84:	1806923a 	slli	r3,r3,8
    7d88:	18ffffcc 	andi	r3,r3,65535
    7d8c:	1906b03a 	or	r3,r3,r4
    7d90:	80e0b03a 	or	r16,r16,r3
    7d94:	00004e06 	br	7ed0 <LMS7002M_regs_spi_write+0x1488>
    }
    if (addr == 0x00A5)
    7d98:	00c02944 	movi	r3,165
    7d9c:	88c0071e 	bne	r17,r3,7dbc <LMS7002M_regs_spi_write+0x1374>
    {
        value |= (regs->reg_0x00a5_rdiv_spibuf & 0xff) << 8;
        value |= (regs->reg_0x00a5_rdiv_afe & 0xff) << 0;
    7da0:	10c11d17 	ldw	r3,1140(r2)
    7da4:	11011e03 	ldbu	r4,1144(r2)
    7da8:	1806923a 	slli	r3,r3,8
    7dac:	18ffffcc 	andi	r3,r3,65535
    7db0:	1906b03a 	or	r3,r3,r4
    7db4:	80e0b03a 	or	r16,r16,r3
    7db8:	00004a06 	br	7ee4 <LMS7002M_regs_spi_write+0x149c>
    }
    if (addr == 0x00A6)
    7dbc:	00c02984 	movi	r3,166
    7dc0:	88c0351e 	bne	r17,r3,7e98 <LMS7002M_regs_spi_write+0x1450>
        value |= (regs->reg_0x00a6_en_loadimp_ldo_digip2 & 0x1) << 5;
        value |= (regs->reg_0x00a6_en_loadimp_ldo_digip1 & 0x1) << 4;
        value |= (regs->reg_0x00a6_pd_ldo_spibuf & 0x1) << 3;
        value |= (regs->reg_0x00a6_pd_ldo_digip2 & 0x1) << 2;
        value |= (regs->reg_0x00a6_pd_ldo_digip1 & 0x1) << 1;
        value |= (regs->reg_0x00a6_en_g_ldop & 0x1) << 0;
    7dc4:	11011f17 	ldw	r4,1148(r2)
    7dc8:	10c12017 	ldw	r3,1152(r2)
    7dcc:	11412717 	ldw	r5,1180(r2)
    7dd0:	2100004c 	andi	r4,r4,1
    7dd4:	18c0004c 	andi	r3,r3,1
    7dd8:	180692fa 	slli	r3,r3,11
    7ddc:	2008933a 	slli	r4,r4,12
    7de0:	2940004c 	andi	r5,r5,1
    7de4:	280a913a 	slli	r5,r5,4
    7de8:	20c8b03a 	or	r4,r4,r3
    7dec:	10c12b17 	ldw	r3,1196(r2)
    7df0:	18c0004c 	andi	r3,r3,1
    7df4:	20c6b03a 	or	r3,r4,r3
    7df8:	11012117 	ldw	r4,1156(r2)
    7dfc:	2100004c 	andi	r4,r4,1
    7e00:	200892ba 	slli	r4,r4,10
    7e04:	1906b03a 	or	r3,r3,r4
    7e08:	11012217 	ldw	r4,1160(r2)
    7e0c:	2100004c 	andi	r4,r4,1
    7e10:	2008927a 	slli	r4,r4,9
    7e14:	1906b03a 	or	r3,r3,r4
    7e18:	11012317 	ldw	r4,1164(r2)
    7e1c:	2100004c 	andi	r4,r4,1
    7e20:	2008923a 	slli	r4,r4,8
    7e24:	1906b03a 	or	r3,r3,r4
    7e28:	11012417 	ldw	r4,1168(r2)
    7e2c:	200891fa 	slli	r4,r4,7
    7e30:	21003fcc 	andi	r4,r4,255
    7e34:	1906b03a 	or	r3,r3,r4
    7e38:	11012517 	ldw	r4,1172(r2)
    7e3c:	2100004c 	andi	r4,r4,1
    7e40:	200891ba 	slli	r4,r4,6
    7e44:	1906b03a 	or	r3,r3,r4
    7e48:	11012617 	ldw	r4,1176(r2)
    7e4c:	2100004c 	andi	r4,r4,1
    7e50:	2008917a 	slli	r4,r4,5
    7e54:	1906b03a 	or	r3,r3,r4
    7e58:	11012817 	ldw	r4,1184(r2)
    7e5c:	1946b03a 	or	r3,r3,r5
    7e60:	2100004c 	andi	r4,r4,1
    7e64:	200890fa 	slli	r4,r4,3
    7e68:	1908b03a 	or	r4,r3,r4
    7e6c:	10c12917 	ldw	r3,1188(r2)
    7e70:	18c0004c 	andi	r3,r3,1
    7e74:	18c7883a 	add	r3,r3,r3
    7e78:	18c7883a 	add	r3,r3,r3
    7e7c:	20c6b03a 	or	r3,r4,r3
    7e80:	11012a17 	ldw	r4,1192(r2)
    7e84:	2100004c 	andi	r4,r4,1
    7e88:	2109883a 	add	r4,r4,r4
    7e8c:	1906b03a 	or	r3,r3,r4
    7e90:	80e0b03a 	or	r16,r16,r3
    7e94:	00001806 	br	7ef8 <LMS7002M_regs_spi_write+0x14b0>
    }
    if (addr == 0x00A7)
    7e98:	00c029c4 	movi	r3,167
    7e9c:	88c0071e 	bne	r17,r3,7ebc <LMS7002M_regs_spi_write+0x1474>
    {
        value |= (regs->reg_0x00a7_rdiv_digip2 & 0xff) << 8;
        value |= (regs->reg_0x00a7_rdiv_digip1 & 0xff) << 0;
    7ea0:	10c12c17 	ldw	r3,1200(r2)
    7ea4:	11012d03 	ldbu	r4,1204(r2)
    7ea8:	1806923a 	slli	r3,r3,8
    7eac:	18ffffcc 	andi	r3,r3,65535
    7eb0:	1906b03a 	or	r3,r3,r4
    7eb4:	80e0b03a 	or	r16,r16,r3
    7eb8:	00001406 	br	7f0c <LMS7002M_regs_spi_write+0x14c4>
    }
    if (addr == 0x00a8)
    7ebc:	00c02a04 	movi	r3,168
    7ec0:	88c0031e 	bne	r17,r3,7ed0 <LMS7002M_regs_spi_write+0x1488>
    {
        value |= (regs->reg_0x00a8_value & 0xffff) << 0;
    7ec4:	10c12e0b 	ldhu	r3,1208(r2)
    7ec8:	80e0b03a 	or	r16,r16,r3
    7ecc:	00001406 	br	7f20 <LMS7002M_regs_spi_write+0x14d8>
    }
    if (addr == 0x00aa)
    7ed0:	00c02a84 	movi	r3,170
    7ed4:	88c0031e 	bne	r17,r3,7ee4 <LMS7002M_regs_spi_write+0x149c>
    {
        value |= (regs->reg_0x00aa_value & 0xffff) << 0;
    7ed8:	10c12f0b 	ldhu	r3,1212(r2)
    7edc:	80e0b03a 	or	r16,r16,r3
    7ee0:	00003206 	br	7fac <LMS7002M_regs_spi_write+0x1564>
    }
    if (addr == 0x00ab)
    7ee4:	00c02ac4 	movi	r3,171
    7ee8:	88c0031e 	bne	r17,r3,7ef8 <LMS7002M_regs_spi_write+0x14b0>
    {
        value |= (regs->reg_0x00ab_value & 0xffff) << 0;
    7eec:	10c1300b 	ldhu	r3,1216(r2)
    7ef0:	80e0b03a 	or	r16,r16,r3
    7ef4:	00004306 	br	8004 <LMS7002M_regs_spi_write+0x15bc>
    }
    if (addr == 0x00ad)
    7ef8:	00c02b44 	movi	r3,173
    7efc:	88c0031e 	bne	r17,r3,7f0c <LMS7002M_regs_spi_write+0x14c4>
    {
        value |= (regs->reg_0x00ad_value & 0xffff) << 0;
    7f00:	10c1310b 	ldhu	r3,1220(r2)
    7f04:	80e0b03a 	or	r16,r16,r3
    7f08:	00005006 	br	804c <LMS7002M_regs_spi_write+0x1604>
    }
    if (addr == 0x00ae)
    7f0c:	00c02b84 	movi	r3,174
    7f10:	88c0031e 	bne	r17,r3,7f20 <LMS7002M_regs_spi_write+0x14d8>
    {
        value |= (regs->reg_0x00ae_value & 0xffff) << 0;
    7f14:	10c1320b 	ldhu	r3,1224(r2)
    7f18:	80e0b03a 	or	r16,r16,r3
    7f1c:	00005d06 	br	8094 <LMS7002M_regs_spi_write+0x164c>
    }
    if (addr == 0x0100)
    7f20:	00c04004 	movi	r3,256
    7f24:	88c0211e 	bne	r17,r3,7fac <LMS7002M_regs_spi_write+0x1564>
        value |= (regs->reg_0x0100_en_amphf_pdet_trf & 0x3) << 12;
        value |= (regs->reg_0x0100_loadr_pdet_trf & 0x3) << 10;
        value |= (regs->reg_0x0100_pd_pdet_trf & 0x1) << 3;
        value |= (regs->reg_0x0100_pd_tlobuf_trf & 0x1) << 2;
        value |= (regs->reg_0x0100_pd_txpad_trf & 0x1) << 1;
        value |= (regs->reg_0x0100_en_g_trf & 0x1) << 0;
    7f28:	11413317 	ldw	r5,1228(r2)
    7f2c:	10c13417 	ldw	r3,1232(r2)
    7f30:	11013517 	ldw	r4,1236(r2)
    7f34:	280a93fa 	slli	r5,r5,15
    7f38:	18c0004c 	andi	r3,r3,1
    7f3c:	180693ba 	slli	r3,r3,14
    7f40:	297fffcc 	andi	r5,r5,65535
    7f44:	210000cc 	andi	r4,r4,3
    7f48:	28cab03a 	or	r5,r5,r3
    7f4c:	10c13a17 	ldw	r3,1256(r2)
    7f50:	2008933a 	slli	r4,r4,12
    7f54:	18c0004c 	andi	r3,r3,1
    7f58:	28c6b03a 	or	r3,r5,r3
    7f5c:	11413617 	ldw	r5,1240(r2)
    7f60:	1906b03a 	or	r3,r3,r4
    7f64:	11013717 	ldw	r4,1244(r2)
    7f68:	294000cc 	andi	r5,r5,3
    7f6c:	280a92ba 	slli	r5,r5,10
    7f70:	2100004c 	andi	r4,r4,1
    7f74:	200890fa 	slli	r4,r4,3
    7f78:	1946b03a 	or	r3,r3,r5
    7f7c:	1908b03a 	or	r4,r3,r4
    7f80:	10c13817 	ldw	r3,1248(r2)
    7f84:	18c0004c 	andi	r3,r3,1
    7f88:	18c7883a 	add	r3,r3,r3
    7f8c:	18c7883a 	add	r3,r3,r3
    7f90:	20c6b03a 	or	r3,r4,r3
    7f94:	11013917 	ldw	r4,1252(r2)
    7f98:	2100004c 	andi	r4,r4,1
    7f9c:	2109883a 	add	r4,r4,r4
    7fa0:	1906b03a 	or	r3,r3,r4
    7fa4:	80e0b03a 	or	r16,r16,r3
    7fa8:	00004406 	br	80bc <LMS7002M_regs_spi_write+0x1674>
    }
    if (addr == 0x0101)
    7fac:	00c04044 	movi	r3,257
    7fb0:	88c0141e 	bne	r17,r3,8004 <LMS7002M_regs_spi_write+0x15bc>
    {
        value |= (regs->reg_0x0101_f_txpad_trf & 0x7) << 13;
        value |= (regs->reg_0x0101_l_loopb_txpad_trf & 0x3) << 11;
        value |= (regs->reg_0x0101_loss_lin_txpad_trf & 0x1f) << 6;
        value |= (regs->reg_0x0101_loss_main_txpad_trf & 0x1f) << 1;
        value |= (regs->reg_0x0101_en_loopb_txpad_trf & 0x1) << 0;
    7fb4:	11013b17 	ldw	r4,1260(r2)
    7fb8:	10c13c17 	ldw	r3,1264(r2)
    7fbc:	2008937a 	slli	r4,r4,13
    7fc0:	18c000cc 	andi	r3,r3,3
    7fc4:	180692fa 	slli	r3,r3,11
    7fc8:	213fffcc 	andi	r4,r4,65535
    7fcc:	20c8b03a 	or	r4,r4,r3
    7fd0:	10c13f17 	ldw	r3,1276(r2)
    7fd4:	18c0004c 	andi	r3,r3,1
    7fd8:	20c6b03a 	or	r3,r4,r3
    7fdc:	11013d17 	ldw	r4,1268(r2)
    7fe0:	210007cc 	andi	r4,r4,31
    7fe4:	200891ba 	slli	r4,r4,6
    7fe8:	190ab03a 	or	r5,r3,r4
    7fec:	11013e17 	ldw	r4,1272(r2)
    7ff0:	20c007cc 	andi	r3,r4,31
    7ff4:	18c7883a 	add	r3,r3,r3
    7ff8:	28c6b03a 	or	r3,r5,r3
    7ffc:	80e0b03a 	or	r16,r16,r3
    8000:	00004d06 	br	8138 <LMS7002M_regs_spi_write+0x16f0>
    }
    if (addr == 0x0102)
    8004:	00c04084 	movi	r3,258
    8008:	88c0101e 	bne	r17,r3,804c <LMS7002M_regs_spi_write+0x1604>
    {
        value |= (regs->reg_0x0102_gcas_gndref_txpad_trf & 0x1) << 15;
        value |= (regs->reg_0x0102_ict_lin_txpad_trf & 0x1f) << 10;
        value |= (regs->reg_0x0102_ict_main_txpad_trf & 0x1f) << 5;
        value |= (regs->reg_0x0102_vgcas_txpad_trf & 0x1f) << 0;
    800c:	11014017 	ldw	r4,1280(r2)
    8010:	10c14117 	ldw	r3,1284(r2)
    8014:	200893fa 	slli	r4,r4,15
    8018:	18c007cc 	andi	r3,r3,31
    801c:	180692ba 	slli	r3,r3,10
    8020:	213fffcc 	andi	r4,r4,65535
    8024:	20c8b03a 	or	r4,r4,r3
    8028:	10c14317 	ldw	r3,1292(r2)
    802c:	18c007cc 	andi	r3,r3,31
    8030:	20c8b03a 	or	r4,r4,r3
    8034:	10c14217 	ldw	r3,1288(r2)
    8038:	18c007cc 	andi	r3,r3,31
    803c:	1806917a 	slli	r3,r3,5
    8040:	20c6b03a 	or	r3,r4,r3
    8044:	80e0b03a 	or	r16,r16,r3
    8048:	00004906 	br	8170 <LMS7002M_regs_spi_write+0x1728>
    }
    if (addr == 0x0103)
    804c:	00c040c4 	movi	r3,259
    8050:	88c0101e 	bne	r17,r3,8094 <LMS7002M_regs_spi_write+0x164c>
    {
        value |= (regs->reg_0x0103_sel_band1_trf & 0x1) << 11;
        value |= (regs->reg_0x0103_sel_band2_trf & 0x1) << 10;
        value |= (regs->reg_0x0103_lobiasn_txm_trf & 0x1f) << 5;
        value |= (regs->reg_0x0103_lobiasp_txx_trf & 0x1f) << 0;
    8054:	11014417 	ldw	r4,1296(r2)
    8058:	10c14517 	ldw	r3,1300(r2)
    805c:	2100004c 	andi	r4,r4,1
    8060:	18c0004c 	andi	r3,r3,1
    8064:	180692ba 	slli	r3,r3,10
    8068:	200892fa 	slli	r4,r4,11
    806c:	20c8b03a 	or	r4,r4,r3
    8070:	10c14717 	ldw	r3,1308(r2)
    8074:	18c007cc 	andi	r3,r3,31
    8078:	20c8b03a 	or	r4,r4,r3
    807c:	10c14617 	ldw	r3,1304(r2)
    8080:	18c007cc 	andi	r3,r3,31
    8084:	1806917a 	slli	r3,r3,5
    8088:	20c6b03a 	or	r3,r4,r3
    808c:	80e0b03a 	or	r16,r16,r3
    8090:	00004506 	br	81a8 <LMS7002M_regs_spi_write+0x1760>
    }
    if (addr == 0x0104)
    8094:	00c04104 	movi	r3,260
    8098:	88c0081e 	bne	r17,r3,80bc <LMS7002M_regs_spi_write+0x1674>
    {
        value |= (regs->reg_0x0104_cdc_i_trf & 0xf) << 4;
        value |= (regs->reg_0x0104_cdc_q_trf & 0xf) << 0;
    809c:	10c14817 	ldw	r3,1312(r2)
    80a0:	1806913a 	slli	r3,r3,4
    80a4:	19003fcc 	andi	r4,r3,255
    80a8:	10c14917 	ldw	r3,1316(r2)
    80ac:	18c003cc 	andi	r3,r3,15
    80b0:	20c6b03a 	or	r3,r4,r3
    80b4:	80e0b03a 	or	r16,r16,r3
    80b8:	00004906 	br	81e0 <LMS7002M_regs_spi_write+0x1798>
    }
    if (addr == 0x0105)
    80bc:	00c04144 	movi	r3,261
    80c0:	88c01d1e 	bne	r17,r3,8138 <LMS7002M_regs_spi_write+0x16f0>
        value |= (regs->reg_0x0105_loopb_tbb & 0x7) << 12;
        value |= (regs->reg_0x0105_pd_lpfh_tbb & 0x1) << 4;
        value |= (regs->reg_0x0105_pd_lpfiamp_tbb & 0x1) << 3;
        value |= (regs->reg_0x0105_pd_lpflad_tbb & 0x1) << 2;
        value |= (regs->reg_0x0105_pd_lpfs5_tbb & 0x1) << 1;
        value |= (regs->reg_0x0105_en_g_tbb & 0x1) << 0;
    80c4:	11414a17 	ldw	r5,1320(r2)
    80c8:	10c14b17 	ldw	r3,1324(r2)
    80cc:	11014d17 	ldw	r4,1332(r2)
    80d0:	280a93fa 	slli	r5,r5,15
    80d4:	18c001cc 	andi	r3,r3,7
    80d8:	1806933a 	slli	r3,r3,12
    80dc:	297fffcc 	andi	r5,r5,65535
    80e0:	2100004c 	andi	r4,r4,1
    80e4:	28cab03a 	or	r5,r5,r3
    80e8:	10c15017 	ldw	r3,1344(r2)
    80ec:	200890fa 	slli	r4,r4,3
    80f0:	18c0004c 	andi	r3,r3,1
    80f4:	28c6b03a 	or	r3,r5,r3
    80f8:	11414c17 	ldw	r5,1328(r2)
    80fc:	2940004c 	andi	r5,r5,1
    8100:	280a913a 	slli	r5,r5,4
    8104:	1946b03a 	or	r3,r3,r5
    8108:	1908b03a 	or	r4,r3,r4
    810c:	10c14e17 	ldw	r3,1336(r2)
    8110:	18c0004c 	andi	r3,r3,1
    8114:	18c7883a 	add	r3,r3,r3
    8118:	18c7883a 	add	r3,r3,r3
    811c:	20c6b03a 	or	r3,r4,r3
    8120:	11014f17 	ldw	r4,1340(r2)
    8124:	2100004c 	andi	r4,r4,1
    8128:	2109883a 	add	r4,r4,r4
    812c:	1906b03a 	or	r3,r3,r4
    8130:	80e0b03a 	or	r16,r16,r3
    8134:	00003306 	br	8204 <LMS7002M_regs_spi_write+0x17bc>
    }
    if (addr == 0x0106)
    8138:	00c04184 	movi	r3,262
    813c:	88c00c1e 	bne	r17,r3,8170 <LMS7002M_regs_spi_write+0x1728>
    {
        value |= (regs->reg_0x0106_ict_lpfs5_f_tbb & 0x1f) << 10;
        value |= (regs->reg_0x0106_ict_lpfs5_pt_tbb & 0x1f) << 5;
        value |= (regs->reg_0x0106_ict_lpf_h_pt_tbb & 0x1f) << 0;
    8140:	10c15117 	ldw	r3,1348(r2)
    8144:	18c007cc 	andi	r3,r3,31
    8148:	180892ba 	slli	r4,r3,10
    814c:	10c15217 	ldw	r3,1352(r2)
    8150:	18c007cc 	andi	r3,r3,31
    8154:	1806917a 	slli	r3,r3,5
    8158:	20c6b03a 	or	r3,r4,r3
    815c:	11015317 	ldw	r4,1356(r2)
    8160:	210007cc 	andi	r4,r4,31
    8164:	1906b03a 	or	r3,r3,r4
    8168:	80e0b03a 	or	r16,r16,r3
    816c:	00003606 	br	8248 <LMS7002M_regs_spi_write+0x1800>
    }
    if (addr == 0x0107)
    8170:	00c041c4 	movi	r3,263
    8174:	88c00c1e 	bne	r17,r3,81a8 <LMS7002M_regs_spi_write+0x1760>
    {
        value |= (regs->reg_0x0107_ict_lpfh_f_tbb & 0x1f) << 10;
        value |= (regs->reg_0x0107_ict_lpflad_f_tbb & 0x1f) << 5;
        value |= (regs->reg_0x0107_ict_lpflad_pt_tbb & 0x1f) << 0;
    8178:	10c15417 	ldw	r3,1360(r2)
    817c:	18c007cc 	andi	r3,r3,31
    8180:	180892ba 	slli	r4,r3,10
    8184:	10c15517 	ldw	r3,1364(r2)
    8188:	18c007cc 	andi	r3,r3,31
    818c:	1806917a 	slli	r3,r3,5
    8190:	20c6b03a 	or	r3,r4,r3
    8194:	11015617 	ldw	r4,1368(r2)
    8198:	210007cc 	andi	r4,r4,31
    819c:	1906b03a 	or	r3,r3,r4
    81a0:	80e0b03a 	or	r16,r16,r3
    81a4:	00002d06 	br	825c <LMS7002M_regs_spi_write+0x1814>
    }
    if (addr == 0x0108)
    81a8:	00c04204 	movi	r3,264
    81ac:	88c00c1e 	bne	r17,r3,81e0 <LMS7002M_regs_spi_write+0x1798>
    {
        value |= (regs->reg_0x0108_cg_iamp_tbb & 0x3f) << 10;
        value |= (regs->reg_0x0108_ict_iamp_frp_tbb & 0x1f) << 5;
        value |= (regs->reg_0x0108_ict_iamp_gg_frp_tbb & 0x1f) << 0;
    81b0:	10c15717 	ldw	r3,1372(r2)
    81b4:	180692ba 	slli	r3,r3,10
    81b8:	193fffcc 	andi	r4,r3,65535
    81bc:	10c15817 	ldw	r3,1376(r2)
    81c0:	18c007cc 	andi	r3,r3,31
    81c4:	1806917a 	slli	r3,r3,5
    81c8:	20c6b03a 	or	r3,r4,r3
    81cc:	11015917 	ldw	r4,1380(r2)
    81d0:	210007cc 	andi	r4,r4,31
    81d4:	1906b03a 	or	r3,r3,r4
    81d8:	80e0b03a 	or	r16,r16,r3
    81dc:	00004a06 	br	8308 <LMS7002M_regs_spi_write+0x18c0>
    }
    if (addr == 0x0109)
    81e0:	00c04244 	movi	r3,265
    81e4:	88c0071e 	bne	r17,r3,8204 <LMS7002M_regs_spi_write+0x17bc>
    {
        value |= (regs->reg_0x0109_rcal_lpfh_tbb & 0xff) << 8;
        value |= (regs->reg_0x0109_rcal_lpflad_tbb & 0xff) << 0;
    81e8:	10c15a17 	ldw	r3,1384(r2)
    81ec:	11015b03 	ldbu	r4,1388(r2)
    81f0:	1806923a 	slli	r3,r3,8
    81f4:	18ffffcc 	andi	r3,r3,65535
    81f8:	1906b03a 	or	r3,r3,r4
    81fc:	80e0b03a 	or	r16,r16,r3
    8200:	00006006 	br	8384 <LMS7002M_regs_spi_write+0x193c>
    }
    if (addr == 0x010A)
    8204:	00c04284 	movi	r3,266
    8208:	88c00f1e 	bne	r17,r3,8248 <LMS7002M_regs_spi_write+0x1800>
    {
        value |= (regs->reg_0x010a_tstin_tbb & 0x3) << 14;
        value |= (regs->reg_0x010a_bypladder_tbb & 0x1) << 13;
        value |= (regs->reg_0x010a_ccal_lpflad_tbb & 0x1f) << 8;
        value |= (regs->reg_0x010a_rcal_lpfs5_tbb & 0xff) << 0;
    820c:	10c15c17 	ldw	r3,1392(r2)
    8210:	180693ba 	slli	r3,r3,14
    8214:	193fffcc 	andi	r4,r3,65535
    8218:	10c15d17 	ldw	r3,1396(r2)
    821c:	18c0004c 	andi	r3,r3,1
    8220:	1806937a 	slli	r3,r3,13
    8224:	20c6b03a 	or	r3,r4,r3
    8228:	11015f03 	ldbu	r4,1404(r2)
    822c:	1908b03a 	or	r4,r3,r4
    8230:	10c15e17 	ldw	r3,1400(r2)
    8234:	18c007cc 	andi	r3,r3,31
    8238:	1806923a 	slli	r3,r3,8
    823c:	20c6b03a 	or	r3,r4,r3
    8240:	80e0b03a 	or	r16,r16,r3
    8244:	00005906 	br	83ac <LMS7002M_regs_spi_write+0x1964>
    }
    if (addr == 0x010b)
    8248:	00c042c4 	movi	r3,267
    824c:	88c0031e 	bne	r17,r3,825c <LMS7002M_regs_spi_write+0x1814>
    {
        value |= (regs->reg_0x010b_value & 0xffff) << 0;
    8250:	10c1600b 	ldhu	r3,1408(r2)
    8254:	80e0b03a 	or	r16,r16,r3
    8258:	00006206 	br	83e4 <LMS7002M_regs_spi_write+0x199c>
    }
    if (addr == 0x010C)
    825c:	00c04304 	movi	r3,268
    8260:	88c0291e 	bne	r17,r3,8308 <LMS7002M_regs_spi_write+0x18c0>
        value |= (regs->reg_0x010c_pd_rloopb_2_rfe & 0x1) << 5;
        value |= (regs->reg_0x010c_pd_mxlobuf_rfe & 0x1) << 4;
        value |= (regs->reg_0x010c_pd_qgen_rfe & 0x1) << 3;
        value |= (regs->reg_0x010c_pd_rssi_rfe & 0x1) << 2;
        value |= (regs->reg_0x010c_pd_tia_rfe & 0x1) << 1;
        value |= (regs->reg_0x010c_en_g_rfe & 0x1) << 0;
    8264:	11016117 	ldw	r4,1412(r2)
    8268:	10c16217 	ldw	r3,1416(r2)
    826c:	11416617 	ldw	r5,1432(r2)
    8270:	2008933a 	slli	r4,r4,12
    8274:	18c003cc 	andi	r3,r3,15
    8278:	1806923a 	slli	r3,r3,8
    827c:	213fffcc 	andi	r4,r4,65535
    8280:	2940004c 	andi	r5,r5,1
    8284:	20c8b03a 	or	r4,r4,r3
    8288:	10c16a17 	ldw	r3,1448(r2)
    828c:	280a913a 	slli	r5,r5,4
    8290:	18c0004c 	andi	r3,r3,1
    8294:	20c6b03a 	or	r3,r4,r3
    8298:	11016317 	ldw	r4,1420(r2)
    829c:	200891fa 	slli	r4,r4,7
    82a0:	21003fcc 	andi	r4,r4,255
    82a4:	1906b03a 	or	r3,r3,r4
    82a8:	11016417 	ldw	r4,1424(r2)
    82ac:	2100004c 	andi	r4,r4,1
    82b0:	200891ba 	slli	r4,r4,6
    82b4:	1906b03a 	or	r3,r3,r4
    82b8:	11016517 	ldw	r4,1428(r2)
    82bc:	2100004c 	andi	r4,r4,1
    82c0:	2008917a 	slli	r4,r4,5
    82c4:	1906b03a 	or	r3,r3,r4
    82c8:	11016717 	ldw	r4,1436(r2)
    82cc:	1946b03a 	or	r3,r3,r5
    82d0:	2100004c 	andi	r4,r4,1
    82d4:	200890fa 	slli	r4,r4,3
    82d8:	1908b03a 	or	r4,r3,r4
    82dc:	10c16817 	ldw	r3,1440(r2)
    82e0:	18c0004c 	andi	r3,r3,1
    82e4:	18c7883a 	add	r3,r3,r3
    82e8:	18c7883a 	add	r3,r3,r3
    82ec:	20c6b03a 	or	r3,r4,r3
    82f0:	11016917 	ldw	r4,1444(r2)
    82f4:	2100004c 	andi	r4,r4,1
    82f8:	2109883a 	add	r4,r4,r4
    82fc:	1906b03a 	or	r3,r3,r4
    8300:	80e0b03a 	or	r16,r16,r3
    8304:	00004506 	br	841c <LMS7002M_regs_spi_write+0x19d4>
    }
    if (addr == 0x010D)
    8308:	00c04344 	movi	r3,269
    830c:	88c01d1e 	bne	r17,r3,8384 <LMS7002M_regs_spi_write+0x193c>
        value |= (regs->reg_0x010d_en_dcoff_rxfe_rfe & 0x1) << 6;
        value |= (regs->reg_0x010d_en_inshsw_lb1_rfe & 0x1) << 4;
        value |= (regs->reg_0x010d_en_inshsw_lb2_rfe & 0x1) << 3;
        value |= (regs->reg_0x010d_en_inshsw_l_rfe & 0x1) << 2;
        value |= (regs->reg_0x010d_en_inshsw_w_rfe & 0x1) << 1;
        value |= (regs->reg_0x010d_en_nextrx_rfe & 0x1) << 0;
    8310:	11416b17 	ldw	r5,1452(r2)
    8314:	10c16c17 	ldw	r3,1456(r2)
    8318:	11016e17 	ldw	r4,1464(r2)
    831c:	294000cc 	andi	r5,r5,3
    8320:	18c0004c 	andi	r3,r3,1
    8324:	180691ba 	slli	r3,r3,6
    8328:	280a91fa 	slli	r5,r5,7
    832c:	2100004c 	andi	r4,r4,1
    8330:	200890fa 	slli	r4,r4,3
    8334:	28cab03a 	or	r5,r5,r3
    8338:	10c17117 	ldw	r3,1476(r2)
    833c:	18c0004c 	andi	r3,r3,1
    8340:	28c6b03a 	or	r3,r5,r3
    8344:	11416d17 	ldw	r5,1460(r2)
    8348:	2940004c 	andi	r5,r5,1
    834c:	280a913a 	slli	r5,r5,4
    8350:	1946b03a 	or	r3,r3,r5
    8354:	1908b03a 	or	r4,r3,r4
    8358:	10c16f17 	ldw	r3,1468(r2)
    835c:	18c0004c 	andi	r3,r3,1
    8360:	18c7883a 	add	r3,r3,r3
    8364:	18c7883a 	add	r3,r3,r3
    8368:	20c6b03a 	or	r3,r4,r3
    836c:	11017017 	ldw	r4,1472(r2)
    8370:	2100004c 	andi	r4,r4,1
    8374:	2109883a 	add	r4,r4,r4
    8378:	1906b03a 	or	r3,r3,r4
    837c:	80e0b03a 	or	r16,r16,r3
    8380:	00003006 	br	8444 <LMS7002M_regs_spi_write+0x19fc>
    }
    if (addr == 0x010E)
    8384:	00c04384 	movi	r3,270
    8388:	88c0081e 	bne	r17,r3,83ac <LMS7002M_regs_spi_write+0x1964>
    {
        value |= (regs->reg_0x010e_dcoffi_rfe & 0x7f) << 7;
        value |= (regs->reg_0x010e_dcoffq_rfe & 0x7f) << 0;
    838c:	10c17217 	ldw	r3,1480(r2)
    8390:	18c01fcc 	andi	r3,r3,127
    8394:	180891fa 	slli	r4,r3,7
    8398:	10c17317 	ldw	r3,1484(r2)
    839c:	18c01fcc 	andi	r3,r3,127
    83a0:	20c6b03a 	or	r3,r4,r3
    83a4:	80e0b03a 	or	r16,r16,r3
    83a8:	00003006 	br	846c <LMS7002M_regs_spi_write+0x1a24>
    }
    if (addr == 0x010F)
    83ac:	00c043c4 	movi	r3,271
    83b0:	88c00c1e 	bne	r17,r3,83e4 <LMS7002M_regs_spi_write+0x199c>
    {
        value |= (regs->reg_0x010f_ict_loopb_rfe & 0x1f) << 10;
        value |= (regs->reg_0x010f_ict_tiamain_rfe & 0x1f) << 5;
        value |= (regs->reg_0x010f_ict_tiaout_rfe & 0x1f) << 0;
    83b4:	10c17417 	ldw	r3,1488(r2)
    83b8:	18c007cc 	andi	r3,r3,31
    83bc:	180892ba 	slli	r4,r3,10
    83c0:	10c17517 	ldw	r3,1492(r2)
    83c4:	18c007cc 	andi	r3,r3,31
    83c8:	1806917a 	slli	r3,r3,5
    83cc:	20c6b03a 	or	r3,r4,r3
    83d0:	11017617 	ldw	r4,1496(r2)
    83d4:	210007cc 	andi	r4,r4,31
    83d8:	1906b03a 	or	r3,r3,r4
    83dc:	80e0b03a 	or	r16,r16,r3
    83e0:	00003106 	br	84a8 <LMS7002M_regs_spi_write+0x1a60>
    }
    if (addr == 0x0110)
    83e4:	00c04404 	movi	r3,272
    83e8:	88c00c1e 	bne	r17,r3,841c <LMS7002M_regs_spi_write+0x19d4>
    {
        value |= (regs->reg_0x0110_ict_lnacmo_rfe & 0x1f) << 10;
        value |= (regs->reg_0x0110_ict_lna_rfe & 0x1f) << 5;
        value |= (regs->reg_0x0110_ict_lodc_rfe & 0x1f) << 0;
    83ec:	10c17717 	ldw	r3,1500(r2)
    83f0:	18c007cc 	andi	r3,r3,31
    83f4:	180892ba 	slli	r4,r3,10
    83f8:	10c17817 	ldw	r3,1504(r2)
    83fc:	18c007cc 	andi	r3,r3,31
    8400:	1806917a 	slli	r3,r3,5
    8404:	20c6b03a 	or	r3,r4,r3
    8408:	11017917 	ldw	r4,1508(r2)
    840c:	210007cc 	andi	r4,r4,31
    8410:	1906b03a 	or	r3,r3,r4
    8414:	80e0b03a 	or	r16,r16,r3
    8418:	00002d06 	br	84d0 <LMS7002M_regs_spi_write+0x1a88>
    }
    if (addr == 0x0111)
    841c:	00c04444 	movi	r3,273
    8420:	88c0081e 	bne	r17,r3,8444 <LMS7002M_regs_spi_write+0x19fc>
    {
        value |= (regs->reg_0x0111_cap_rxmxo_rfe & 0x1f) << 5;
        value |= (regs->reg_0x0111_cgsin_lna_rfe & 0x1f) << 0;
    8424:	10c17a17 	ldw	r3,1512(r2)
    8428:	18c007cc 	andi	r3,r3,31
    842c:	1808917a 	slli	r4,r3,5
    8430:	10c17b17 	ldw	r3,1516(r2)
    8434:	18c007cc 	andi	r3,r3,31
    8438:	20c6b03a 	or	r3,r4,r3
    843c:	80e0b03a 	or	r16,r16,r3
    8440:	00003e06 	br	853c <LMS7002M_regs_spi_write+0x1af4>
    }
    if (addr == 0x0112)
    8444:	00c04484 	movi	r3,274
    8448:	88c0081e 	bne	r17,r3,846c <LMS7002M_regs_spi_write+0x1a24>
    {
        value |= (regs->reg_0x0112_ccomp_tia_rfe & 0xf) << 12;
        value |= (regs->reg_0x0112_cfb_tia_rfe & 0xfff) << 0;
    844c:	10c17c17 	ldw	r3,1520(r2)
    8450:	1806933a 	slli	r3,r3,12
    8454:	193fffcc 	andi	r4,r3,65535
    8458:	10c17d17 	ldw	r3,1524(r2)
    845c:	18c3ffcc 	andi	r3,r3,4095
    8460:	20c6b03a 	or	r3,r4,r3
    8464:	80e0b03a 	or	r16,r16,r3
    8468:	00004106 	br	8570 <LMS7002M_regs_spi_write+0x1b28>
    }
    if (addr == 0x0113)
    846c:	00c044c4 	movi	r3,275
    8470:	88c00d1e 	bne	r17,r3,84a8 <LMS7002M_regs_spi_write+0x1a60>
    {
        value |= (regs->reg_0x0113_g_lna_rfe & 0xf) << 6;
        value |= (regs->reg_0x0113_g_rxloopb_rfe & 0xf) << 2;
        value |= (regs->reg_0x0113_g_tia_rfe & 0x3) << 0;
    8474:	10c17e17 	ldw	r3,1528(r2)
    8478:	18c003cc 	andi	r3,r3,15
    847c:	180891ba 	slli	r4,r3,6
    8480:	10c17f17 	ldw	r3,1532(r2)
    8484:	18c003cc 	andi	r3,r3,15
    8488:	18c7883a 	add	r3,r3,r3
    848c:	18c7883a 	add	r3,r3,r3
    8490:	20c6b03a 	or	r3,r4,r3
    8494:	11018017 	ldw	r4,1536(r2)
    8498:	210000cc 	andi	r4,r4,3
    849c:	1906b03a 	or	r3,r3,r4
    84a0:	80e0b03a 	or	r16,r16,r3
    84a4:	00003c06 	br	8598 <LMS7002M_regs_spi_write+0x1b50>
    }
    if (addr == 0x0114)
    84a8:	00c04504 	movi	r3,276
    84ac:	88c0081e 	bne	r17,r3,84d0 <LMS7002M_regs_spi_write+0x1a88>
    {
        value |= (regs->reg_0x0114_rcomp_tia_rfe & 0xf) << 5;
        value |= (regs->reg_0x0114_rfb_tia_rfe & 0x1f) << 0;
    84b0:	10c18117 	ldw	r3,1540(r2)
    84b4:	18c003cc 	andi	r3,r3,15
    84b8:	1808917a 	slli	r4,r3,5
    84bc:	10c18217 	ldw	r3,1544(r2)
    84c0:	18c007cc 	andi	r3,r3,31
    84c4:	20c6b03a 	or	r3,r4,r3
    84c8:	80e0b03a 	or	r16,r16,r3
    84cc:	00004006 	br	85d0 <LMS7002M_regs_spi_write+0x1b88>
    }
    if (addr == 0x0115)
    84d0:	00c04544 	movi	r3,277
    84d4:	88c0191e 	bne	r17,r3,853c <LMS7002M_regs_spi_write+0x1af4>
        value |= (regs->reg_0x0115_en_lb_lpfh_rbb & 0x1) << 15;
        value |= (regs->reg_0x0115_en_lb_lpfl_rbb & 0x1) << 14;
        value |= (regs->reg_0x0115_pd_lpfh_rbb & 0x1) << 3;
        value |= (regs->reg_0x0115_pd_lpfl_rbb & 0x1) << 2;
        value |= (regs->reg_0x0115_pd_pga_rbb & 0x1) << 1;
        value |= (regs->reg_0x0115_en_g_rbb & 0x1) << 0;
    84d8:	11418317 	ldw	r5,1548(r2)
    84dc:	10c18417 	ldw	r3,1552(r2)
    84e0:	11018517 	ldw	r4,1556(r2)
    84e4:	280a93fa 	slli	r5,r5,15
    84e8:	18c0004c 	andi	r3,r3,1
    84ec:	180693ba 	slli	r3,r3,14
    84f0:	297fffcc 	andi	r5,r5,65535
    84f4:	2100004c 	andi	r4,r4,1
    84f8:	28cab03a 	or	r5,r5,r3
    84fc:	10c18817 	ldw	r3,1568(r2)
    8500:	200890fa 	slli	r4,r4,3
    8504:	18c0004c 	andi	r3,r3,1
    8508:	28c6b03a 	or	r3,r5,r3
    850c:	1908b03a 	or	r4,r3,r4
    8510:	10c18617 	ldw	r3,1560(r2)
    8514:	18c0004c 	andi	r3,r3,1
    8518:	18c7883a 	add	r3,r3,r3
    851c:	18c7883a 	add	r3,r3,r3
    8520:	20c6b03a 	or	r3,r4,r3
    8524:	11018717 	ldw	r4,1564(r2)
    8528:	2100004c 	andi	r4,r4,1
    852c:	2109883a 	add	r4,r4,r4
    8530:	1906b03a 	or	r3,r3,r4
    8534:	80e0b03a 	or	r16,r16,r3
    8538:	00003706 	br	8618 <LMS7002M_regs_spi_write+0x1bd0>
    }
    if (addr == 0x0116)
    853c:	00c04584 	movi	r3,278
    8540:	88c00b1e 	bne	r17,r3,8570 <LMS7002M_regs_spi_write+0x1b28>
    {
        value |= (regs->reg_0x0116_r_ctl_lpf_rbb & 0x1f) << 11;
        value |= (regs->reg_0x0116_rcc_ctl_lpfh_rbb & 0x7) << 8;
        value |= (regs->reg_0x0116_c_ctl_lpfh_rbb & 0xff) << 0;
    8544:	10c18917 	ldw	r3,1572(r2)
    8548:	180692fa 	slli	r3,r3,11
    854c:	193fffcc 	andi	r4,r3,65535
    8550:	10c18a17 	ldw	r3,1576(r2)
    8554:	18c001cc 	andi	r3,r3,7
    8558:	1806923a 	slli	r3,r3,8
    855c:	20c6b03a 	or	r3,r4,r3
    8560:	11018b03 	ldbu	r4,1580(r2)
    8564:	1906b03a 	or	r3,r3,r4
    8568:	80e0b03a 	or	r16,r16,r3
    856c:	00003306 	br	863c <LMS7002M_regs_spi_write+0x1bf4>
    }
    if (addr == 0x0117)
    8570:	00c045c4 	movi	r3,279
    8574:	88c0081e 	bne	r17,r3,8598 <LMS7002M_regs_spi_write+0x1b50>
    {
        value |= (regs->reg_0x0117_rcc_ctl_lpfl_rbb & 0x7) << 11;
        value |= (regs->reg_0x0117_c_ctl_lpfl_rbb & 0x7ff) << 0;
    8578:	10c18c17 	ldw	r3,1584(r2)
    857c:	18c001cc 	andi	r3,r3,7
    8580:	180892fa 	slli	r4,r3,11
    8584:	10c18d17 	ldw	r3,1588(r2)
    8588:	18c1ffcc 	andi	r3,r3,2047
    858c:	20c6b03a 	or	r3,r4,r3
    8590:	80e0b03a 	or	r16,r16,r3
    8594:	00002f06 	br	8654 <LMS7002M_regs_spi_write+0x1c0c>
    }
    if (addr == 0x0118)
    8598:	00c04604 	movi	r3,280
    859c:	88c00c1e 	bne	r17,r3,85d0 <LMS7002M_regs_spi_write+0x1b88>
    {
        value |= (regs->reg_0x0118_input_ctl_pga_rbb & 0x7) << 13;
        value |= (regs->reg_0x0118_ict_lpf_in_rbb & 0x1f) << 5;
        value |= (regs->reg_0x0118_ict_lpf_out_rbb & 0x1f) << 0;
    85a0:	10c18e17 	ldw	r3,1592(r2)
    85a4:	1806937a 	slli	r3,r3,13
    85a8:	193fffcc 	andi	r4,r3,65535
    85ac:	10c18f17 	ldw	r3,1596(r2)
    85b0:	18c007cc 	andi	r3,r3,31
    85b4:	1806917a 	slli	r3,r3,5
    85b8:	20c6b03a 	or	r3,r4,r3
    85bc:	11019017 	ldw	r4,1600(r2)
    85c0:	210007cc 	andi	r4,r4,31
    85c4:	1906b03a 	or	r3,r3,r4
    85c8:	80e0b03a 	or	r16,r16,r3
    85cc:	00006406 	br	8760 <LMS7002M_regs_spi_write+0x1d18>
    }
    if (addr == 0x0119)
    85d0:	00c04644 	movi	r3,281
    85d4:	88c0101e 	bne	r17,r3,8618 <LMS7002M_regs_spi_write+0x1bd0>
    {
        value |= (regs->reg_0x0119_osw_pga_rbb & 0x1) << 15;
        value |= (regs->reg_0x0119_ict_pga_out_rbb & 0x1f) << 10;
        value |= (regs->reg_0x0119_ict_pga_in_rbb & 0x1f) << 5;
        value |= (regs->reg_0x0119_g_pga_rbb & 0x1f) << 0;
    85d8:	11019117 	ldw	r4,1604(r2)
    85dc:	10c19217 	ldw	r3,1608(r2)
    85e0:	200893fa 	slli	r4,r4,15
    85e4:	18c007cc 	andi	r3,r3,31
    85e8:	180692ba 	slli	r3,r3,10
    85ec:	213fffcc 	andi	r4,r4,65535
    85f0:	20c8b03a 	or	r4,r4,r3
    85f4:	10c19417 	ldw	r3,1616(r2)
    85f8:	18c007cc 	andi	r3,r3,31
    85fc:	20c8b03a 	or	r4,r4,r3
    8600:	10c19317 	ldw	r3,1612(r2)
    8604:	18c007cc 	andi	r3,r3,31
    8608:	1806917a 	slli	r3,r3,5
    860c:	20c6b03a 	or	r3,r4,r3
    8610:	80e0b03a 	or	r16,r16,r3
    8614:	00005706 	br	8774 <LMS7002M_regs_spi_write+0x1d2c>
    }
    if (addr == 0x011A)
    8618:	00c04684 	movi	r3,282
    861c:	88c0071e 	bne	r17,r3,863c <LMS7002M_regs_spi_write+0x1bf4>
    {
        value |= (regs->reg_0x011a_rcc_ctl_pga_rbb & 0x1f) << 9;
        value |= (regs->reg_0x011a_c_ctl_pga_rbb & 0xff) << 0;
    8620:	10c19517 	ldw	r3,1620(r2)
    8624:	11019603 	ldbu	r4,1624(r2)
    8628:	18c007cc 	andi	r3,r3,31
    862c:	1806927a 	slli	r3,r3,9
    8630:	1906b03a 	or	r3,r3,r4
    8634:	80e0b03a 	or	r16,r16,r3
    8638:	00005806 	br	879c <LMS7002M_regs_spi_write+0x1d54>
    }
    if (addr == 0x011B)
    863c:	00c046c4 	movi	r3,283
    8640:	88c0041e 	bne	r17,r3,8654 <LMS7002M_regs_spi_write+0x1c0c>
    {
        value |= (regs->reg_0x011b_resrv_rbb & 0x7f) << 0;
    8644:	10c19717 	ldw	r3,1628(r2)
    8648:	18c01fcc 	andi	r3,r3,127
    864c:	80e0b03a 	or	r16,r16,r3
    8650:	00007106 	br	8818 <LMS7002M_regs_spi_write+0x1dd0>
    }
    if (addr == 0x011C)
    8654:	00c04704 	movi	r3,284
    8658:	88c0411e 	bne	r17,r3,8760 <LMS7002M_regs_spi_write+0x1d18>
        value |= (regs->reg_0x011c_pd_cp & 0x1) << 5;
        value |= (regs->reg_0x011c_pd_fdiv & 0x1) << 4;
        value |= (regs->reg_0x011c_pd_sdm & 0x1) << 3;
        value |= (regs->reg_0x011c_pd_vco_comp & 0x1) << 2;
        value |= (regs->reg_0x011c_pd_vco & 0x1) << 1;
        value |= (regs->reg_0x011c_en_g & 0x1) << 0;
    865c:	11019817 	ldw	r4,1632(r2)
    8660:	10c19917 	ldw	r3,1636(r2)
    8664:	1141a317 	ldw	r5,1676(r2)
    8668:	200893fa 	slli	r4,r4,15
    866c:	18c0004c 	andi	r3,r3,1
    8670:	180693ba 	slli	r3,r3,14
    8674:	213fffcc 	andi	r4,r4,65535
    8678:	2940004c 	andi	r5,r5,1
    867c:	20c8b03a 	or	r4,r4,r3
    8680:	10c1a717 	ldw	r3,1692(r2)
    8684:	280a913a 	slli	r5,r5,4
    8688:	18c0004c 	andi	r3,r3,1
    868c:	20c6b03a 	or	r3,r4,r3
    8690:	11019a17 	ldw	r4,1640(r2)
    8694:	2100004c 	andi	r4,r4,1
    8698:	2008937a 	slli	r4,r4,13
    869c:	1906b03a 	or	r3,r3,r4
    86a0:	11019b17 	ldw	r4,1644(r2)
    86a4:	2100004c 	andi	r4,r4,1
    86a8:	2008933a 	slli	r4,r4,12
    86ac:	1906b03a 	or	r3,r3,r4
    86b0:	11019c17 	ldw	r4,1648(r2)
    86b4:	2100004c 	andi	r4,r4,1
    86b8:	200892fa 	slli	r4,r4,11
    86bc:	1906b03a 	or	r3,r3,r4
    86c0:	11019d17 	ldw	r4,1652(r2)
    86c4:	2100004c 	andi	r4,r4,1
    86c8:	200892ba 	slli	r4,r4,10
    86cc:	1906b03a 	or	r3,r3,r4
    86d0:	11019e17 	ldw	r4,1656(r2)
    86d4:	2100004c 	andi	r4,r4,1
    86d8:	2008927a 	slli	r4,r4,9
    86dc:	1906b03a 	or	r3,r3,r4
    86e0:	11019f17 	ldw	r4,1660(r2)
    86e4:	2100004c 	andi	r4,r4,1
    86e8:	2008923a 	slli	r4,r4,8
    86ec:	1906b03a 	or	r3,r3,r4
    86f0:	1101a017 	ldw	r4,1664(r2)
    86f4:	200891fa 	slli	r4,r4,7
    86f8:	21003fcc 	andi	r4,r4,255
    86fc:	1906b03a 	or	r3,r3,r4
    8700:	1101a117 	ldw	r4,1668(r2)
    8704:	2100004c 	andi	r4,r4,1
    8708:	200891ba 	slli	r4,r4,6
    870c:	1906b03a 	or	r3,r3,r4
    8710:	1101a217 	ldw	r4,1672(r2)
    8714:	2100004c 	andi	r4,r4,1
    8718:	2008917a 	slli	r4,r4,5
    871c:	1906b03a 	or	r3,r3,r4
    8720:	1101a417 	ldw	r4,1680(r2)
    8724:	1946b03a 	or	r3,r3,r5
    8728:	2100004c 	andi	r4,r4,1
    872c:	200890fa 	slli	r4,r4,3
    8730:	1908b03a 	or	r4,r3,r4
    8734:	10c1a517 	ldw	r3,1684(r2)
    8738:	18c0004c 	andi	r3,r3,1
    873c:	18c7883a 	add	r3,r3,r3
    8740:	18c7883a 	add	r3,r3,r3
    8744:	20c6b03a 	or	r3,r4,r3
    8748:	1101a617 	ldw	r4,1688(r2)
    874c:	2100004c 	andi	r4,r4,1
    8750:	2109883a 	add	r4,r4,r4
    8754:	1906b03a 	or	r3,r3,r4
    8758:	80e0b03a 	or	r16,r16,r3
    875c:	00003706 	br	883c <LMS7002M_regs_spi_write+0x1df4>
    }
    if (addr == 0x011D)
    8760:	00c04744 	movi	r3,285
    8764:	88c0031e 	bne	r17,r3,8774 <LMS7002M_regs_spi_write+0x1d2c>
    {
        value |= (regs->reg_0x011d_frac_sdm & 0xffff) << 0;
    8768:	10c1a80b 	ldhu	r3,1696(r2)
    876c:	80e0b03a 	or	r16,r16,r3
    8770:	00004306 	br	8880 <LMS7002M_regs_spi_write+0x1e38>
    }
    if (addr == 0x011E)
    8774:	00c04784 	movi	r3,286
    8778:	88c0081e 	bne	r17,r3,879c <LMS7002M_regs_spi_write+0x1d54>
    {
        value |= (regs->reg_0x011e_int_sdm & 0x3ff) << 4;
        value |= (regs->reg_0x011e_frac_sdm & 0xf) << 0;
    877c:	10c1a917 	ldw	r3,1700(r2)
    8780:	18c0ffcc 	andi	r3,r3,1023
    8784:	1808913a 	slli	r4,r3,4
    8788:	10c1aa17 	ldw	r3,1704(r2)
    878c:	18c003cc 	andi	r3,r3,15
    8790:	20c6b03a 	or	r3,r4,r3
    8794:	80e0b03a 	or	r16,r16,r3
    8798:	00004706 	br	88b8 <LMS7002M_regs_spi_write+0x1e70>
    }
    if (addr == 0x011F)
    879c:	00c047c4 	movi	r3,287
    87a0:	88c01d1e 	bne	r17,r3,8818 <LMS7002M_regs_spi_write+0x1dd0>
        value |= (regs->reg_0x011f_pw_div4_loch & 0x7) << 9;
        value |= (regs->reg_0x011f_div_loch & 0x7) << 6;
        value |= (regs->reg_0x011f_tst_sx & 0x7) << 3;
        value |= (regs->reg_0x011f_sel_sdmclk & 0x1) << 2;
        value |= (regs->reg_0x011f_sx_dither_en & 0x1) << 1;
        value |= (regs->reg_0x011f_rev_sdmclk & 0x1) << 0;
    87a4:	1141ab17 	ldw	r5,1708(r2)
    87a8:	10c1ac17 	ldw	r3,1712(r2)
    87ac:	1101ae17 	ldw	r4,1720(r2)
    87b0:	294001cc 	andi	r5,r5,7
    87b4:	18c001cc 	andi	r3,r3,7
    87b8:	1806927a 	slli	r3,r3,9
    87bc:	280a933a 	slli	r5,r5,12
    87c0:	210001cc 	andi	r4,r4,7
    87c4:	200890fa 	slli	r4,r4,3
    87c8:	28cab03a 	or	r5,r5,r3
    87cc:	10c1b117 	ldw	r3,1732(r2)
    87d0:	18c0004c 	andi	r3,r3,1
    87d4:	28c6b03a 	or	r3,r5,r3
    87d8:	1141ad17 	ldw	r5,1716(r2)
    87dc:	294001cc 	andi	r5,r5,7
    87e0:	280a91ba 	slli	r5,r5,6
    87e4:	1946b03a 	or	r3,r3,r5
    87e8:	1908b03a 	or	r4,r3,r4
    87ec:	10c1af17 	ldw	r3,1724(r2)
    87f0:	18c0004c 	andi	r3,r3,1
    87f4:	18c7883a 	add	r3,r3,r3
    87f8:	18c7883a 	add	r3,r3,r3
    87fc:	20c6b03a 	or	r3,r4,r3
    8800:	1101b017 	ldw	r4,1728(r2)
    8804:	2100004c 	andi	r4,r4,1
    8808:	2109883a 	add	r4,r4,r4
    880c:	1906b03a 	or	r3,r3,r4
    8810:	80e0b03a 	or	r16,r16,r3
    8814:	00004606 	br	8930 <LMS7002M_regs_spi_write+0x1ee8>
    }
    if (addr == 0x0120)
    8818:	00c04804 	movi	r3,288
    881c:	88c0071e 	bne	r17,r3,883c <LMS7002M_regs_spi_write+0x1df4>
    {
        value |= (regs->reg_0x0120_vdiv_vco & 0xff) << 8;
        value |= (regs->reg_0x0120_ict_vco & 0xff) << 0;
    8820:	10c1b217 	ldw	r3,1736(r2)
    8824:	1101b303 	ldbu	r4,1740(r2)
    8828:	1806923a 	slli	r3,r3,8
    882c:	18ffffcc 	andi	r3,r3,65535
    8830:	1906b03a 	or	r3,r3,r4
    8834:	80e0b03a 	or	r16,r16,r3
    8838:	00005406 	br	898c <LMS7002M_regs_spi_write+0x1f44>
    }
    if (addr == 0x0121)
    883c:	00c04844 	movi	r3,289
    8840:	88c00f1e 	bne	r17,r3,8880 <LMS7002M_regs_spi_write+0x1e38>
    {
        value |= (regs->reg_0x0121_rsel_ldo_vco & 0x1f) << 11;
        value |= (regs->reg_0x0121_csw_vco & 0xff) << 3;
        value |= (regs->reg_0x0121_sel_vco & 0x3) << 1;
        value |= (regs->reg_0x0121_coarse_start & 0x1) << 0;
    8844:	1141b417 	ldw	r5,1744(r2)
    8848:	10c1b503 	ldbu	r3,1748(r2)
    884c:	1101b717 	ldw	r4,1756(r2)
    8850:	280a92fa 	slli	r5,r5,11
    8854:	180690fa 	slli	r3,r3,3
    8858:	2100004c 	andi	r4,r4,1
    885c:	297fffcc 	andi	r5,r5,65535
    8860:	28c6b03a 	or	r3,r5,r3
    8864:	190ab03a 	or	r5,r3,r4
    8868:	1101b617 	ldw	r4,1752(r2)
    886c:	20c000cc 	andi	r3,r4,3
    8870:	18c7883a 	add	r3,r3,r3
    8874:	28c6b03a 	or	r3,r5,r3
    8878:	80e0b03a 	or	r16,r16,r3
    887c:	00004806 	br	89a0 <LMS7002M_regs_spi_write+0x1f58>
    }
    if (addr == 0x0122)
    8880:	00c04884 	movi	r3,290
    8884:	88c00c1e 	bne	r17,r3,88b8 <LMS7002M_regs_spi_write+0x1e70>
    {
        value |= (regs->reg_0x0122_revph_pfd & 0x1) << 12;
        value |= (regs->reg_0x0122_ioffset_cp & 0x3f) << 6;
        value |= (regs->reg_0x0122_ipulse_cp & 0x3f) << 0;
    8888:	10c1b817 	ldw	r3,1760(r2)
    888c:	18c0004c 	andi	r3,r3,1
    8890:	1808933a 	slli	r4,r3,12
    8894:	10c1b917 	ldw	r3,1764(r2)
    8898:	18c00fcc 	andi	r3,r3,63
    889c:	180691ba 	slli	r3,r3,6
    88a0:	20c6b03a 	or	r3,r4,r3
    88a4:	1101ba17 	ldw	r4,1768(r2)
    88a8:	21000fcc 	andi	r4,r4,63
    88ac:	1906b03a 	or	r3,r3,r4
    88b0:	80e0b03a 	or	r16,r16,r3
    88b4:	00003f06 	br	89b4 <LMS7002M_regs_spi_write+0x1f6c>
    }
    if (addr == 0x0123)
    88b8:	00c048c4 	movi	r3,291
    88bc:	88c01c1e 	bne	r17,r3,8930 <LMS7002M_regs_spi_write+0x1ee8>
        value |= (regs->reg_0x0123_coarsepll_compo & 0x1) << 14;
        value |= (regs->reg_0x0123_vco_cmpho & 0x1) << 13;
        value |= (regs->reg_0x0123_vco_cmplo & 0x1) << 12;
        value |= (regs->reg_0x0123_cp2_pll & 0xf) << 8;
        value |= (regs->reg_0x0123_cp3_pll & 0xf) << 4;
        value |= (regs->reg_0x0123_cz & 0xf) << 0;
    88c0:	1141bb17 	ldw	r5,1772(r2)
    88c4:	10c1bc17 	ldw	r3,1776(r2)
    88c8:	1101bd17 	ldw	r4,1780(r2)
    88cc:	280a93fa 	slli	r5,r5,15
    88d0:	18c0004c 	andi	r3,r3,1
    88d4:	180693ba 	slli	r3,r3,14
    88d8:	297fffcc 	andi	r5,r5,65535
    88dc:	2100004c 	andi	r4,r4,1
    88e0:	28cab03a 	or	r5,r5,r3
    88e4:	10c1c117 	ldw	r3,1796(r2)
    88e8:	2008937a 	slli	r4,r4,13
    88ec:	18c003cc 	andi	r3,r3,15
    88f0:	28c6b03a 	or	r3,r5,r3
    88f4:	1141be17 	ldw	r5,1784(r2)
    88f8:	1906b03a 	or	r3,r3,r4
    88fc:	1101bf17 	ldw	r4,1788(r2)
    8900:	2940004c 	andi	r5,r5,1
    8904:	280a933a 	slli	r5,r5,12
    8908:	210003cc 	andi	r4,r4,15
    890c:	2008923a 	slli	r4,r4,8
    8910:	1946b03a 	or	r3,r3,r5
    8914:	1908b03a 	or	r4,r3,r4
    8918:	10c1c017 	ldw	r3,1792(r2)
    891c:	1806913a 	slli	r3,r3,4
    8920:	18c03fcc 	andi	r3,r3,255
    8924:	20c6b03a 	or	r3,r4,r3
    8928:	80e0b03a 	or	r16,r16,r3
    892c:	00004806 	br	8a50 <LMS7002M_regs_spi_write+0x2008>
    }
    if (addr == 0x0124)
    8930:	00c04904 	movi	r3,292
    8934:	88c0151e 	bne	r17,r3,898c <LMS7002M_regs_spi_write+0x1f44>
    {
        value |= (regs->reg_0x0124_en_dir_sxx & 0x1) << 4;
        value |= (regs->reg_0x0124_en_dir_rbb & 0x1) << 3;
        value |= (regs->reg_0x0124_en_dir_rfe & 0x1) << 2;
        value |= (regs->reg_0x0124_en_dir_tbb & 0x1) << 1;
        value |= (regs->reg_0x0124_en_dir_trf & 0x1) << 0;
    8938:	1101c217 	ldw	r4,1800(r2)
    893c:	10c1c317 	ldw	r3,1804(r2)
    8940:	2100004c 	andi	r4,r4,1
    8944:	18c0004c 	andi	r3,r3,1
    8948:	180690fa 	slli	r3,r3,3
    894c:	2008913a 	slli	r4,r4,4
    8950:	20c8b03a 	or	r4,r4,r3
    8954:	10c1c617 	ldw	r3,1816(r2)
    8958:	18c0004c 	andi	r3,r3,1
    895c:	20c8b03a 	or	r4,r4,r3
    8960:	10c1c417 	ldw	r3,1808(r2)
    8964:	18c0004c 	andi	r3,r3,1
    8968:	18c7883a 	add	r3,r3,r3
    896c:	18c7883a 	add	r3,r3,r3
    8970:	20c6b03a 	or	r3,r4,r3
    8974:	1101c517 	ldw	r4,1812(r2)
    8978:	2100004c 	andi	r4,r4,1
    897c:	2109883a 	add	r4,r4,r4
    8980:	1906b03a 	or	r3,r3,r4
    8984:	80e0b03a 	or	r16,r16,r3
    8988:	00003706 	br	8a68 <LMS7002M_regs_spi_write+0x2020>
    }
    if (addr == 0x0125)
    898c:	00c04944 	movi	r3,293
    8990:	88c0031e 	bne	r17,r3,89a0 <LMS7002M_regs_spi_write+0x1f58>
    {
        value |= (regs->reg_0x0125_value & 0xffff) << 0;
    8994:	10c1c70b 	ldhu	r3,1820(r2)
    8998:	80e0b03a 	or	r16,r16,r3
    899c:	00003806 	br	8a80 <LMS7002M_regs_spi_write+0x2038>
    }
    if (addr == 0x0126)
    89a0:	00c04984 	movi	r3,294
    89a4:	88c0031e 	bne	r17,r3,89b4 <LMS7002M_regs_spi_write+0x1f6c>
    {
        value |= (regs->reg_0x0126_value & 0xffff) << 0;
    89a8:	10c1c80b 	ldhu	r3,1824(r2)
    89ac:	80e0b03a 	or	r16,r16,r3
    89b0:	00003d06 	br	8aa8 <LMS7002M_regs_spi_write+0x2060>
    }
    if (addr == 0x0200)
    89b4:	00c08004 	movi	r3,512
    89b8:	88c0251e 	bne	r17,r3,8a50 <LMS7002M_regs_spi_write+0x2008>
        value |= (regs->reg_0x0200_tsgdcldi & 0x1) << 5;
        value |= (regs->reg_0x0200_tsgswapiq & 0x1) << 4;
        value |= (regs->reg_0x0200_tsgmode & 0x1) << 3;
        value |= (regs->reg_0x0200_insel & 0x1) << 2;
        value |= (regs->reg_0x0200_bstart & 0x1) << 1;
        value |= (regs->reg_0x0200_en & 0x1) << 0;
    89bc:	1101c917 	ldw	r4,1828(r2)
    89c0:	10c1ca17 	ldw	r3,1832(r2)
    89c4:	1141cd17 	ldw	r5,1844(r2)
    89c8:	2100004c 	andi	r4,r4,1
    89cc:	18c000cc 	andi	r3,r3,3
    89d0:	180691fa 	slli	r3,r3,7
    89d4:	2008927a 	slli	r4,r4,9
    89d8:	2940004c 	andi	r5,r5,1
    89dc:	280a913a 	slli	r5,r5,4
    89e0:	20c8b03a 	or	r4,r4,r3
    89e4:	10c1d117 	ldw	r3,1860(r2)
    89e8:	18c0004c 	andi	r3,r3,1
    89ec:	20c6b03a 	or	r3,r4,r3
    89f0:	1101cb17 	ldw	r4,1836(r2)
    89f4:	2100004c 	andi	r4,r4,1
    89f8:	200891ba 	slli	r4,r4,6
    89fc:	1906b03a 	or	r3,r3,r4
    8a00:	1101cc17 	ldw	r4,1840(r2)
    8a04:	2100004c 	andi	r4,r4,1
    8a08:	2008917a 	slli	r4,r4,5
    8a0c:	1906b03a 	or	r3,r3,r4
    8a10:	1101ce17 	ldw	r4,1848(r2)
    8a14:	1946b03a 	or	r3,r3,r5
    8a18:	2100004c 	andi	r4,r4,1
    8a1c:	200890fa 	slli	r4,r4,3
    8a20:	1908b03a 	or	r4,r3,r4
    8a24:	10c1cf17 	ldw	r3,1852(r2)
    8a28:	18c0004c 	andi	r3,r3,1
    8a2c:	18c7883a 	add	r3,r3,r3
    8a30:	18c7883a 	add	r3,r3,r3
    8a34:	20c6b03a 	or	r3,r4,r3
    8a38:	1101d017 	ldw	r4,1856(r2)
    8a3c:	2100004c 	andi	r4,r4,1
    8a40:	2109883a 	add	r4,r4,r4
    8a44:	1906b03a 	or	r3,r3,r4
    8a48:	80e0b03a 	or	r16,r16,r3
    8a4c:	00001f06 	br	8acc <LMS7002M_regs_spi_write+0x2084>
    }
    if (addr == 0x0201)
    8a50:	00c08044 	movi	r3,513
    8a54:	88c0041e 	bne	r17,r3,8a68 <LMS7002M_regs_spi_write+0x2020>
    {
        value |= (regs->reg_0x0201_gcorrq & 0x7ff) << 0;
    8a58:	10c1d217 	ldw	r3,1864(r2)
    8a5c:	18c1ffcc 	andi	r3,r3,2047
    8a60:	80e0b03a 	or	r16,r16,r3
    8a64:	00002206 	br	8af0 <LMS7002M_regs_spi_write+0x20a8>
    }
    if (addr == 0x0202)
    8a68:	00c08084 	movi	r3,514
    8a6c:	88c0041e 	bne	r17,r3,8a80 <LMS7002M_regs_spi_write+0x2038>
    {
        value |= (regs->reg_0x0202_gcorri & 0x7ff) << 0;
    8a70:	10c1d317 	ldw	r3,1868(r2)
    8a74:	18c1ffcc 	andi	r3,r3,2047
    8a78:	80e0b03a 	or	r16,r16,r3
    8a7c:	00002506 	br	8b14 <LMS7002M_regs_spi_write+0x20cc>
    }
    if (addr == 0x0203)
    8a80:	00c080c4 	movi	r3,515
    8a84:	88c0081e 	bne	r17,r3,8aa8 <LMS7002M_regs_spi_write+0x2060>
    {
        value |= (regs->reg_0x0203_hbi_ovr & 0x7) << 12;
        value |= (regs->reg_0x0203_iqcorr & 0xfff) << 0;
    8a88:	10c1d417 	ldw	r3,1872(r2)
    8a8c:	18c001cc 	andi	r3,r3,7
    8a90:	1808933a 	slli	r4,r3,12
    8a94:	10c1d517 	ldw	r3,1876(r2)
    8a98:	18c3ffcc 	andi	r3,r3,4095
    8a9c:	20c6b03a 	or	r3,r4,r3
    8aa0:	80e0b03a 	or	r16,r16,r3
    8aa4:	00002406 	br	8b38 <LMS7002M_regs_spi_write+0x20f0>
    }
    if (addr == 0x0204)
    8aa8:	00c08104 	movi	r3,516
    8aac:	88c0071e 	bne	r17,r3,8acc <LMS7002M_regs_spi_write+0x2084>
    {
        value |= (regs->reg_0x0204_dccorri & 0xff) << 8;
        value |= (regs->reg_0x0204_dccorrq & 0xff) << 0;
    8ab0:	10c1d617 	ldw	r3,1880(r2)
    8ab4:	1101d703 	ldbu	r4,1884(r2)
    8ab8:	1806923a 	slli	r3,r3,8
    8abc:	18ffffcc 	andi	r3,r3,65535
    8ac0:	1906b03a 	or	r3,r3,r4
    8ac4:	80e0b03a 	or	r16,r16,r3
    8ac8:	00004506 	br	8be0 <LMS7002M_regs_spi_write+0x2198>
    }
    if (addr == 0x0205)
    8acc:	00c08144 	movi	r3,517
    8ad0:	88c0071e 	bne	r17,r3,8af0 <LMS7002M_regs_spi_write+0x20a8>
    {
        value |= (regs->reg_0x0205_gfir1_l & 0x7) << 8;
        value |= (regs->reg_0x0205_gfir1_n & 0xff) << 0;
    8ad4:	10c1d817 	ldw	r3,1888(r2)
    8ad8:	1101d903 	ldbu	r4,1892(r2)
    8adc:	18c001cc 	andi	r3,r3,7
    8ae0:	1806923a 	slli	r3,r3,8
    8ae4:	1906b03a 	or	r3,r3,r4
    8ae8:	80e0b03a 	or	r16,r16,r3
    8aec:	00004106 	br	8bf4 <LMS7002M_regs_spi_write+0x21ac>
    }
    if (addr == 0x0206)
    8af0:	00c08184 	movi	r3,518
    8af4:	88c0071e 	bne	r17,r3,8b14 <LMS7002M_regs_spi_write+0x20cc>
    {
        value |= (regs->reg_0x0206_gfir2_l & 0x7) << 8;
        value |= (regs->reg_0x0206_gfir2_n & 0xff) << 0;
    8af8:	10c1da17 	ldw	r3,1896(r2)
    8afc:	1101db03 	ldbu	r4,1900(r2)
    8b00:	18c001cc 	andi	r3,r3,7
    8b04:	1806923a 	slli	r3,r3,8
    8b08:	1906b03a 	or	r3,r3,r4
    8b0c:	80e0b03a 	or	r16,r16,r3
    8b10:	00003d06 	br	8c08 <LMS7002M_regs_spi_write+0x21c0>
    }
    if (addr == 0x0207)
    8b14:	00c081c4 	movi	r3,519
    8b18:	88c0071e 	bne	r17,r3,8b38 <LMS7002M_regs_spi_write+0x20f0>
    {
        value |= (regs->reg_0x0207_gfir3_l & 0x7) << 8;
        value |= (regs->reg_0x0207_gfir3_n & 0xff) << 0;
    8b1c:	10c1dc17 	ldw	r3,1904(r2)
    8b20:	1101dd03 	ldbu	r4,1908(r2)
    8b24:	18c001cc 	andi	r3,r3,7
    8b28:	1806923a 	slli	r3,r3,8
    8b2c:	1906b03a 	or	r3,r3,r4
    8b30:	80e0b03a 	or	r16,r16,r3
    8b34:	00003906 	br	8c1c <LMS7002M_regs_spi_write+0x21d4>
    }
    if (addr == 0x0208)
    8b38:	00c08204 	movi	r3,520
    8b3c:	88c0281e 	bne	r17,r3,8be0 <LMS7002M_regs_spi_write+0x2198>
        value |= (regs->reg_0x0208_gfir3_byp & 0x1) << 6;
        value |= (regs->reg_0x0208_gfir2_byp & 0x1) << 5;
        value |= (regs->reg_0x0208_gfir1_byp & 0x1) << 4;
        value |= (regs->reg_0x0208_dc_byp & 0x1) << 3;
        value |= (regs->reg_0x0208_gc_byp & 0x1) << 1;
        value |= (regs->reg_0x0208_ph_byp & 0x1) << 0;
    8b40:	1101de17 	ldw	r4,1912(r2)
    8b44:	10c1df17 	ldw	r3,1916(r2)
    8b48:	200893ba 	slli	r4,r4,14
    8b4c:	18c0004c 	andi	r3,r3,1
    8b50:	1806937a 	slli	r3,r3,13
    8b54:	213fffcc 	andi	r4,r4,65535
    8b58:	20c8b03a 	or	r4,r4,r3
    8b5c:	10c1e717 	ldw	r3,1948(r2)
    8b60:	18c0004c 	andi	r3,r3,1
    8b64:	20c6b03a 	or	r3,r4,r3
    8b68:	1101e017 	ldw	r4,1920(r2)
    8b6c:	2100004c 	andi	r4,r4,1
    8b70:	2008923a 	slli	r4,r4,8
    8b74:	1906b03a 	or	r3,r3,r4
    8b78:	1101e117 	ldw	r4,1924(r2)
    8b7c:	200891fa 	slli	r4,r4,7
    8b80:	21003fcc 	andi	r4,r4,255
    8b84:	1906b03a 	or	r3,r3,r4
    8b88:	1101e217 	ldw	r4,1928(r2)
    8b8c:	2100004c 	andi	r4,r4,1
    8b90:	200891ba 	slli	r4,r4,6
    8b94:	1906b03a 	or	r3,r3,r4
    8b98:	1101e317 	ldw	r4,1932(r2)
    8b9c:	2100004c 	andi	r4,r4,1
    8ba0:	2008917a 	slli	r4,r4,5
    8ba4:	1906b03a 	or	r3,r3,r4
    8ba8:	1101e417 	ldw	r4,1936(r2)
    8bac:	2100004c 	andi	r4,r4,1
    8bb0:	2008913a 	slli	r4,r4,4
    8bb4:	1906b03a 	or	r3,r3,r4
    8bb8:	1101e517 	ldw	r4,1940(r2)
    8bbc:	2100004c 	andi	r4,r4,1
    8bc0:	200890fa 	slli	r4,r4,3
    8bc4:	190ab03a 	or	r5,r3,r4
    8bc8:	1101e617 	ldw	r4,1944(r2)
    8bcc:	20c0004c 	andi	r3,r4,1
    8bd0:	18c7883a 	add	r3,r3,r3
    8bd4:	28c6b03a 	or	r3,r5,r3
    8bd8:	80e0b03a 	or	r16,r16,r3
    8bdc:	00001d06 	br	8c54 <LMS7002M_regs_spi_write+0x220c>
    }
    if (addr == 0x0209)
    8be0:	00c08244 	movi	r3,521
    8be4:	88c0031e 	bne	r17,r3,8bf4 <LMS7002M_regs_spi_write+0x21ac>
    {
        value |= (regs->reg_0x0209_value & 0xffff) << 0;
    8be8:	10c1e80b 	ldhu	r3,1952(r2)
    8bec:	80e0b03a 	or	r16,r16,r3
    8bf0:	00001d06 	br	8c68 <LMS7002M_regs_spi_write+0x2220>
    }
    if (addr == 0x020a)
    8bf4:	00c08284 	movi	r3,522
    8bf8:	88c0031e 	bne	r17,r3,8c08 <LMS7002M_regs_spi_write+0x21c0>
    {
        value |= (regs->reg_0x020a_value & 0xffff) << 0;
    8bfc:	10c1e90b 	ldhu	r3,1956(r2)
    8c00:	80e0b03a 	or	r16,r16,r3
    8c04:	00001d06 	br	8c7c <LMS7002M_regs_spi_write+0x2234>
    }
    if (addr == 0x020C)
    8c08:	00c08304 	movi	r3,524
    8c0c:	88c0031e 	bne	r17,r3,8c1c <LMS7002M_regs_spi_write+0x21d4>
    {
        value |= (regs->reg_0x020c_dc_reg & 0xffff) << 0;
    8c10:	10c1ea0b 	ldhu	r3,1960(r2)
    8c14:	80e0b03a 	or	r16,r16,r3
    8c18:	00001d06 	br	8c90 <LMS7002M_regs_spi_write+0x2248>
    }
    if (addr == 0x0240)
    8c1c:	00c09004 	movi	r3,576
    8c20:	88c00c1e 	bne	r17,r3,8c54 <LMS7002M_regs_spi_write+0x220c>
    {
        value |= (regs->reg_0x0240_dthbit & 0xf) << 5;
        value |= (regs->reg_0x0240_sel & 0xf) << 1;
        value |= (regs->reg_0x0240_mode & 0x1) << 0;
    8c24:	10c1eb17 	ldw	r3,1964(r2)
    8c28:	1101ec17 	ldw	r4,1968(r2)
    8c2c:	18c003cc 	andi	r3,r3,15
    8c30:	180a917a 	slli	r5,r3,5
    8c34:	20c003cc 	andi	r3,r4,15
    8c38:	1101ed17 	ldw	r4,1972(r2)
    8c3c:	18c7883a 	add	r3,r3,r3
    8c40:	28c6b03a 	or	r3,r5,r3
    8c44:	2100004c 	andi	r4,r4,1
    8c48:	1906b03a 	or	r3,r3,r4
    8c4c:	80e0b03a 	or	r16,r16,r3
    8c50:	00003e06 	br	8d4c <LMS7002M_regs_spi_write+0x2304>
    }
    if (addr == 0x0241)
    8c54:	00c09044 	movi	r3,577
    8c58:	88c0031e 	bne	r17,r3,8c68 <LMS7002M_regs_spi_write+0x2220>
    {
        value |= (regs->reg_0x0241_pho & 0xffff) << 0;
    8c5c:	10c1ee0b 	ldhu	r3,1976(r2)
    8c60:	80e0b03a 	or	r16,r16,r3
    8c64:	00003f06 	br	8d64 <LMS7002M_regs_spi_write+0x231c>
    }
    if (addr == 0x0242)
    8c68:	00c09084 	movi	r3,578
    8c6c:	88c0031e 	bne	r17,r3,8c7c <LMS7002M_regs_spi_write+0x2234>
    {
        value |= (regs->reg_0x0242_fcw0_hi & 0xffff) << 0;
    8c70:	10c1ef0b 	ldhu	r3,1980(r2)
    8c74:	80e0b03a 	or	r16,r16,r3
    8c78:	00004006 	br	8d7c <LMS7002M_regs_spi_write+0x2334>
    }
    if (addr == 0x0243)
    8c7c:	00c090c4 	movi	r3,579
    8c80:	88c0031e 	bne	r17,r3,8c90 <LMS7002M_regs_spi_write+0x2248>
    {
        value |= (regs->reg_0x0243_fcw0_lo & 0xffff) << 0;
    8c84:	10c1f00b 	ldhu	r3,1984(r2)
    8c88:	80e0b03a 	or	r16,r16,r3
    8c8c:	00004506 	br	8da4 <LMS7002M_regs_spi_write+0x235c>
    }
    if (addr == 0x0400)
    8c90:	00c10004 	movi	r3,1024
    8c94:	88c02d1e 	bne	r17,r3,8d4c <LMS7002M_regs_spi_write+0x2304>
        value |= (regs->reg_0x0400_tsgdcldi & 0x1) << 5;
        value |= (regs->reg_0x0400_tsgswapiq & 0x1) << 4;
        value |= (regs->reg_0x0400_tsgmode & 0x1) << 3;
        value |= (regs->reg_0x0400_insel & 0x1) << 2;
        value |= (regs->reg_0x0400_bstart & 0x1) << 1;
        value |= (regs->reg_0x0400_en & 0x1) << 0;
    8c98:	1101f117 	ldw	r4,1988(r2)
    8c9c:	10c1f217 	ldw	r3,1992(r2)
    8ca0:	1141f717 	ldw	r5,2012(r2)
    8ca4:	200893fa 	slli	r4,r4,15
    8ca8:	18c000cc 	andi	r3,r3,3
    8cac:	1806937a 	slli	r3,r3,13
    8cb0:	213fffcc 	andi	r4,r4,65535
    8cb4:	2940004c 	andi	r5,r5,1
    8cb8:	20c8b03a 	or	r4,r4,r3
    8cbc:	10c1fb17 	ldw	r3,2028(r2)
    8cc0:	280a913a 	slli	r5,r5,4
    8cc4:	18c0004c 	andi	r3,r3,1
    8cc8:	20c6b03a 	or	r3,r4,r3
    8ccc:	1101f317 	ldw	r4,1996(r2)
    8cd0:	2100004c 	andi	r4,r4,1
    8cd4:	2008927a 	slli	r4,r4,9
    8cd8:	1906b03a 	or	r3,r3,r4
    8cdc:	1101f417 	ldw	r4,2000(r2)
    8ce0:	210000cc 	andi	r4,r4,3
    8ce4:	200891fa 	slli	r4,r4,7
    8ce8:	1906b03a 	or	r3,r3,r4
    8cec:	1101f517 	ldw	r4,2004(r2)
    8cf0:	2100004c 	andi	r4,r4,1
    8cf4:	200891ba 	slli	r4,r4,6
    8cf8:	1906b03a 	or	r3,r3,r4
    8cfc:	1101f617 	ldw	r4,2008(r2)
    8d00:	2100004c 	andi	r4,r4,1
    8d04:	2008917a 	slli	r4,r4,5
    8d08:	1906b03a 	or	r3,r3,r4
    8d0c:	1101f817 	ldw	r4,2016(r2)
    8d10:	1946b03a 	or	r3,r3,r5
    8d14:	2100004c 	andi	r4,r4,1
    8d18:	200890fa 	slli	r4,r4,3
    8d1c:	1908b03a 	or	r4,r3,r4
    8d20:	10c1f917 	ldw	r3,2020(r2)
    8d24:	18c0004c 	andi	r3,r3,1
    8d28:	18c7883a 	add	r3,r3,r3
    8d2c:	18c7883a 	add	r3,r3,r3
    8d30:	20c6b03a 	or	r3,r4,r3
    8d34:	1101fa17 	ldw	r4,2024(r2)
    8d38:	2100004c 	andi	r4,r4,1
    8d3c:	2109883a 	add	r4,r4,r4
    8d40:	1906b03a 	or	r3,r3,r4
    8d44:	80e0b03a 	or	r16,r16,r3
    8d48:	00001c06 	br	8dbc <LMS7002M_regs_spi_write+0x2374>
    }
    if (addr == 0x0401)
    8d4c:	00c10044 	movi	r3,1025
    8d50:	88c0041e 	bne	r17,r3,8d64 <LMS7002M_regs_spi_write+0x231c>
    {
        value |= (regs->reg_0x0401_gcorrq & 0x7ff) << 0;
    8d54:	10c1fc17 	ldw	r3,2032(r2)
    8d58:	18c1ffcc 	andi	r3,r3,2047
    8d5c:	80e0b03a 	or	r16,r16,r3
    8d60:	00001f06 	br	8de0 <LMS7002M_regs_spi_write+0x2398>
    }
    if (addr == 0x0402)
    8d64:	00c10084 	movi	r3,1026
    8d68:	88c0041e 	bne	r17,r3,8d7c <LMS7002M_regs_spi_write+0x2334>
    {
        value |= (regs->reg_0x0402_gcorri & 0x7ff) << 0;
    8d6c:	10c1fd17 	ldw	r3,2036(r2)
    8d70:	18c1ffcc 	andi	r3,r3,2047
    8d74:	80e0b03a 	or	r16,r16,r3
    8d78:	00002206 	br	8e04 <LMS7002M_regs_spi_write+0x23bc>
    }
    if (addr == 0x0403)
    8d7c:	00c100c4 	movi	r3,1027
    8d80:	88c0081e 	bne	r17,r3,8da4 <LMS7002M_regs_spi_write+0x235c>
    {
        value |= (regs->reg_0x0403_hbd_ovr & 0x7) << 12;
        value |= (regs->reg_0x0403_iqcorr & 0xfff) << 0;
    8d84:	10c1fe17 	ldw	r3,2040(r2)
    8d88:	18c001cc 	andi	r3,r3,7
    8d8c:	1808933a 	slli	r4,r3,12
    8d90:	10c1ff17 	ldw	r3,2044(r2)
    8d94:	18c3ffcc 	andi	r3,r3,4095
    8d98:	20c6b03a 	or	r3,r4,r3
    8d9c:	80e0b03a 	or	r16,r16,r3
    8da0:	00002106 	br	8e28 <LMS7002M_regs_spi_write+0x23e0>
    }
    if (addr == 0x0404)
    8da4:	00c10104 	movi	r3,1028
    8da8:	88c0041e 	bne	r17,r3,8dbc <LMS7002M_regs_spi_write+0x2374>
    {
        value |= (regs->reg_0x0404_dccorr_avg & 0x7) << 0;
    8dac:	10c20017 	ldw	r3,2048(r2)
    8db0:	18c001cc 	andi	r3,r3,7
    8db4:	80e0b03a 	or	r16,r16,r3
    8db8:	00002006 	br	8e3c <LMS7002M_regs_spi_write+0x23f4>
    }
    if (addr == 0x0405)
    8dbc:	00c10144 	movi	r3,1029
    8dc0:	88c0071e 	bne	r17,r3,8de0 <LMS7002M_regs_spi_write+0x2398>
    {
        value |= (regs->reg_0x0405_gfir1_l & 0x7) << 8;
        value |= (regs->reg_0x0405_gfir1_n & 0xff) << 0;
    8dc4:	10c20117 	ldw	r3,2052(r2)
    8dc8:	11020203 	ldbu	r4,2056(r2)
    8dcc:	18c001cc 	andi	r3,r3,7
    8dd0:	1806923a 	slli	r3,r3,8
    8dd4:	1906b03a 	or	r3,r3,r4
    8dd8:	80e0b03a 	or	r16,r16,r3
    8ddc:	00002106 	br	8e64 <LMS7002M_regs_spi_write+0x241c>
    }
    if (addr == 0x0406)
    8de0:	00c10184 	movi	r3,1030
    8de4:	88c0071e 	bne	r17,r3,8e04 <LMS7002M_regs_spi_write+0x23bc>
    {
        value |= (regs->reg_0x0406_gfir2_l & 0x7) << 8;
        value |= (regs->reg_0x0406_gfir2_n & 0xff) << 0;
    8de8:	10c20317 	ldw	r3,2060(r2)
    8dec:	11020403 	ldbu	r4,2064(r2)
    8df0:	18c001cc 	andi	r3,r3,7
    8df4:	1806923a 	slli	r3,r3,8
    8df8:	1906b03a 	or	r3,r3,r4
    8dfc:	80e0b03a 	or	r16,r16,r3
    8e00:	00002206 	br	8e8c <LMS7002M_regs_spi_write+0x2444>
    }
    if (addr == 0x0407)
    8e04:	00c101c4 	movi	r3,1031
    8e08:	88c0071e 	bne	r17,r3,8e28 <LMS7002M_regs_spi_write+0x23e0>
    {
        value |= (regs->reg_0x0407_gfir3_l & 0x7) << 8;
        value |= (regs->reg_0x0407_gfir3_n & 0xff) << 0;
    8e0c:	10c20517 	ldw	r3,2068(r2)
    8e10:	11020603 	ldbu	r4,2072(r2)
    8e14:	18c001cc 	andi	r3,r3,7
    8e18:	1806923a 	slli	r3,r3,8
    8e1c:	1906b03a 	or	r3,r3,r4
    8e20:	80e0b03a 	or	r16,r16,r3
    8e24:	00001e06 	br	8ea0 <LMS7002M_regs_spi_write+0x2458>
    }
    if (addr == 0x0408)
    8e28:	00c10204 	movi	r3,1032
    8e2c:	88c0031e 	bne	r17,r3,8e3c <LMS7002M_regs_spi_write+0x23f4>
    {
        value |= (regs->reg_0x0408_agc_k_lsb & 0xffff) << 0;
    8e30:	10c2070b 	ldhu	r3,2076(r2)
    8e34:	80e0b03a 	or	r16,r16,r3
    8e38:	00004406 	br	8f4c <LMS7002M_regs_spi_write+0x2504>
    }
    if (addr == 0x0409)
    8e3c:	00c10244 	movi	r3,1033
    8e40:	88c0081e 	bne	r17,r3,8e64 <LMS7002M_regs_spi_write+0x241c>
    {
        value |= (regs->reg_0x0409_agc_adesired & 0xfff) << 4;
        value |= (regs->reg_0x0409_agc_k_msb & 0x3) << 0;
    8e44:	10c20817 	ldw	r3,2080(r2)
    8e48:	1806913a 	slli	r3,r3,4
    8e4c:	193fffcc 	andi	r4,r3,65535
    8e50:	10c20917 	ldw	r3,2084(r2)
    8e54:	18c000cc 	andi	r3,r3,3
    8e58:	20c6b03a 	or	r3,r4,r3
    8e5c:	80e0b03a 	or	r16,r16,r3
    8e60:	00003f06 	br	8f60 <LMS7002M_regs_spi_write+0x2518>
    }
    if (addr == 0x040A)
    8e64:	00c10284 	movi	r3,1034
    8e68:	88c0081e 	bne	r17,r3,8e8c <LMS7002M_regs_spi_write+0x2444>
    {
        value |= (regs->reg_0x040a_agc_mode & 0x3) << 12;
        value |= (regs->reg_0x040a_agc_avg & 0x7) << 0;
    8e6c:	10c20a17 	ldw	r3,2088(r2)
    8e70:	18c000cc 	andi	r3,r3,3
    8e74:	1808933a 	slli	r4,r3,12
    8e78:	10c20b17 	ldw	r3,2092(r2)
    8e7c:	18c001cc 	andi	r3,r3,7
    8e80:	20c6b03a 	or	r3,r4,r3
    8e84:	80e0b03a 	or	r16,r16,r3
    8e88:	00004306 	br	8f98 <LMS7002M_regs_spi_write+0x2550>
    }
    if (addr == 0x040B)
    8e8c:	00c102c4 	movi	r3,1035
    8e90:	88c0031e 	bne	r17,r3,8ea0 <LMS7002M_regs_spi_write+0x2458>
    {
        value |= (regs->reg_0x040b_dc_reg & 0xffff) << 0;
    8e94:	10c20c0b 	ldhu	r3,2096(r2)
    8e98:	80e0b03a 	or	r16,r16,r3
    8e9c:	00004306 	br	8fac <LMS7002M_regs_spi_write+0x2564>
    }
    if (addr == 0x040C)
    8ea0:	00c10304 	movi	r3,1036
    8ea4:	88c0291e 	bne	r17,r3,8f4c <LMS7002M_regs_spi_write+0x2504>
        value |= (regs->reg_0x040c_gfir3_byp & 0x1) << 5;
        value |= (regs->reg_0x040c_gfir2_byp & 0x1) << 4;
        value |= (regs->reg_0x040c_gfir1_byp & 0x1) << 3;
        value |= (regs->reg_0x040c_dc_byp & 0x1) << 2;
        value |= (regs->reg_0x040c_gc_byp & 0x1) << 1;
        value |= (regs->reg_0x040c_ph_byp & 0x1) << 0;
    8ea8:	11020d17 	ldw	r4,2100(r2)
    8eac:	10c20e17 	ldw	r3,2104(r2)
    8eb0:	11421217 	ldw	r5,2120(r2)
    8eb4:	200893ba 	slli	r4,r4,14
    8eb8:	18c0004c 	andi	r3,r3,1
    8ebc:	1806937a 	slli	r3,r3,13
    8ec0:	213fffcc 	andi	r4,r4,65535
    8ec4:	2940004c 	andi	r5,r5,1
    8ec8:	20c8b03a 	or	r4,r4,r3
    8ecc:	10c21617 	ldw	r3,2136(r2)
    8ed0:	280a913a 	slli	r5,r5,4
    8ed4:	18c0004c 	andi	r3,r3,1
    8ed8:	20c6b03a 	or	r3,r4,r3
    8edc:	11020f17 	ldw	r4,2108(r2)
    8ee0:	200891fa 	slli	r4,r4,7
    8ee4:	21003fcc 	andi	r4,r4,255
    8ee8:	1906b03a 	or	r3,r3,r4
    8eec:	11021017 	ldw	r4,2112(r2)
    8ef0:	2100004c 	andi	r4,r4,1
    8ef4:	200891ba 	slli	r4,r4,6
    8ef8:	1906b03a 	or	r3,r3,r4
    8efc:	11021117 	ldw	r4,2116(r2)
    8f00:	2100004c 	andi	r4,r4,1
    8f04:	2008917a 	slli	r4,r4,5
    8f08:	1906b03a 	or	r3,r3,r4
    8f0c:	11021317 	ldw	r4,2124(r2)
    8f10:	1946b03a 	or	r3,r3,r5
    8f14:	2100004c 	andi	r4,r4,1
    8f18:	200890fa 	slli	r4,r4,3
    8f1c:	1908b03a 	or	r4,r3,r4
    8f20:	10c21417 	ldw	r3,2128(r2)
    8f24:	18c0004c 	andi	r3,r3,1
    8f28:	18c7883a 	add	r3,r3,r3
    8f2c:	18c7883a 	add	r3,r3,r3
    8f30:	20c6b03a 	or	r3,r4,r3
    8f34:	11021517 	ldw	r4,2132(r2)
    8f38:	2100004c 	andi	r4,r4,1
    8f3c:	2109883a 	add	r4,r4,r4
    8f40:	1906b03a 	or	r3,r3,r4
    8f44:	80e0b03a 	or	r16,r16,r3
    8f48:	00001d06 	br	8fc0 <LMS7002M_regs_spi_write+0x2578>
    }
    if (addr == 0x040e)
    8f4c:	00c10384 	movi	r3,1038
    8f50:	88c0031e 	bne	r17,r3,8f60 <LMS7002M_regs_spi_write+0x2518>
    {
        value |= (regs->reg_0x040e_value & 0xffff) << 0;
    8f54:	10c2170b 	ldhu	r3,2140(r2)
    8f58:	80e0b03a 	or	r16,r16,r3
    8f5c:	00001d06 	br	8fd4 <LMS7002M_regs_spi_write+0x258c>
    }
    if (addr == 0x0440)
    8f60:	00c11004 	movi	r3,1088
    8f64:	88c00c1e 	bne	r17,r3,8f98 <LMS7002M_regs_spi_write+0x2550>
    {
        value |= (regs->reg_0x0440_dthbit & 0xf) << 5;
        value |= (regs->reg_0x0440_sel & 0xf) << 1;
        value |= (regs->reg_0x0440_mode & 0x1) << 0;
    8f68:	10c21817 	ldw	r3,2144(r2)
    8f6c:	11021917 	ldw	r4,2148(r2)
    8f70:	18c003cc 	andi	r3,r3,15
    8f74:	180a917a 	slli	r5,r3,5
    8f78:	20c003cc 	andi	r3,r4,15
    8f7c:	11021a17 	ldw	r4,2152(r2)
    8f80:	18c7883a 	add	r3,r3,r3
    8f84:	28c6b03a 	or	r3,r5,r3
    8f88:	2100004c 	andi	r4,r4,1
    8f8c:	1906b03a 	or	r3,r3,r4
    8f90:	80e0b03a 	or	r16,r16,r3
    8f94:	00001406 	br	8fe8 <LMS7002M_regs_spi_write+0x25a0>
    }
    if (addr == 0x0441)
    8f98:	00c11044 	movi	r3,1089
    8f9c:	88c0031e 	bne	r17,r3,8fac <LMS7002M_regs_spi_write+0x2564>
    {
        value |= (regs->reg_0x0441_pho & 0xffff) << 0;
    8fa0:	10c21b0b 	ldhu	r3,2156(r2)
    8fa4:	80e0b03a 	or	r16,r16,r3
    8fa8:	00001406 	br	8ffc <LMS7002M_regs_spi_write+0x25b4>
    }
    if (addr == 0x0442)
    8fac:	00c11084 	movi	r3,1090
    8fb0:	88c0031e 	bne	r17,r3,8fc0 <LMS7002M_regs_spi_write+0x2578>
    {
        value |= (regs->reg_0x0442_fcw0_hi & 0xffff) << 0;
    8fb4:	10c21c0b 	ldhu	r3,2160(r2)
    8fb8:	80e0b03a 	or	r16,r16,r3
    8fbc:	00001406 	br	9010 <LMS7002M_regs_spi_write+0x25c8>
    }
    if (addr == 0x0443)
    8fc0:	00c110c4 	movi	r3,1091
    8fc4:	88c0031e 	bne	r17,r3,8fd4 <LMS7002M_regs_spi_write+0x258c>
    {
        value |= (regs->reg_0x0443_fcw0_lo & 0xffff) << 0;
    8fc8:	10c21d0b 	ldhu	r3,2164(r2)
    8fcc:	80e0b03a 	or	r16,r16,r3
    8fd0:	00001406 	br	9024 <LMS7002M_regs_spi_write+0x25dc>
    }
    if (addr == 0x05c0)
    8fd4:	00c17004 	movi	r3,1472
    8fd8:	88c0031e 	bne	r17,r3,8fe8 <LMS7002M_regs_spi_write+0x25a0>
    {
        value |= (regs->reg_0x05c0_value & 0xffff) << 0;
    8fdc:	10c21e0b 	ldhu	r3,2168(r2)
    8fe0:	80e0b03a 	or	r16,r16,r3
    8fe4:	00001406 	br	9038 <LMS7002M_regs_spi_write+0x25f0>
    }
    if (addr == 0x05c1)
    8fe8:	00c17044 	movi	r3,1473
    8fec:	88c0031e 	bne	r17,r3,8ffc <LMS7002M_regs_spi_write+0x25b4>
    {
        value |= (regs->reg_0x05c1_value & 0xffff) << 0;
    8ff0:	10c21f0b 	ldhu	r3,2172(r2)
    8ff4:	80e0b03a 	or	r16,r16,r3
    8ff8:	00001406 	br	904c <LMS7002M_regs_spi_write+0x2604>
    }
    if (addr == 0x05c2)
    8ffc:	00c17084 	movi	r3,1474
    9000:	88c0031e 	bne	r17,r3,9010 <LMS7002M_regs_spi_write+0x25c8>
    {
        value |= (regs->reg_0x05c2_value & 0xffff) << 0;
    9004:	10c2200b 	ldhu	r3,2176(r2)
    9008:	80e0b03a 	or	r16,r16,r3
    900c:	00001406 	br	9060 <LMS7002M_regs_spi_write+0x2618>
    }
    if (addr == 0x05c3)
    9010:	00c170c4 	movi	r3,1475
    9014:	88c0031e 	bne	r17,r3,9024 <LMS7002M_regs_spi_write+0x25dc>
    {
        value |= (regs->reg_0x05c3_value & 0xffff) << 0;
    9018:	10c2210b 	ldhu	r3,2180(r2)
    901c:	80e0b03a 	or	r16,r16,r3
    9020:	00001406 	br	9074 <LMS7002M_regs_spi_write+0x262c>
    }
    if (addr == 0x05c4)
    9024:	00c17104 	movi	r3,1476
    9028:	88c0031e 	bne	r17,r3,9038 <LMS7002M_regs_spi_write+0x25f0>
    {
        value |= (regs->reg_0x05c4_value & 0xffff) << 0;
    902c:	10c2220b 	ldhu	r3,2184(r2)
    9030:	80e0b03a 	or	r16,r16,r3
    9034:	00001406 	br	9088 <LMS7002M_regs_spi_write+0x2640>
    }
    if (addr == 0x05c5)
    9038:	00c17144 	movi	r3,1477
    903c:	88c0031e 	bne	r17,r3,904c <LMS7002M_regs_spi_write+0x2604>
    {
        value |= (regs->reg_0x05c5_value & 0xffff) << 0;
    9040:	10c2230b 	ldhu	r3,2188(r2)
    9044:	80e0b03a 	or	r16,r16,r3
    9048:	00001406 	br	909c <LMS7002M_regs_spi_write+0x2654>
    }
    if (addr == 0x05c6)
    904c:	00c17184 	movi	r3,1478
    9050:	88c0031e 	bne	r17,r3,9060 <LMS7002M_regs_spi_write+0x2618>
    {
        value |= (regs->reg_0x05c6_value & 0xffff) << 0;
    9054:	10c2240b 	ldhu	r3,2192(r2)
    9058:	80e0b03a 	or	r16,r16,r3
    905c:	00001406 	br	90b0 <LMS7002M_regs_spi_write+0x2668>
    }
    if (addr == 0x05c7)
    9060:	00c171c4 	movi	r3,1479
    9064:	88c0031e 	bne	r17,r3,9074 <LMS7002M_regs_spi_write+0x262c>
    {
        value |= (regs->reg_0x05c7_value & 0xffff) << 0;
    9068:	10c2250b 	ldhu	r3,2196(r2)
    906c:	80e0b03a 	or	r16,r16,r3
    9070:	00001406 	br	90c4 <LMS7002M_regs_spi_write+0x267c>
    }
    if (addr == 0x05c8)
    9074:	00c17204 	movi	r3,1480
    9078:	88c0031e 	bne	r17,r3,9088 <LMS7002M_regs_spi_write+0x2640>
    {
        value |= (regs->reg_0x05c8_value & 0xffff) << 0;
    907c:	10c2260b 	ldhu	r3,2200(r2)
    9080:	80e0b03a 	or	r16,r16,r3
    9084:	00001406 	br	90d8 <LMS7002M_regs_spi_write+0x2690>
    }
    if (addr == 0x05c9)
    9088:	00c17244 	movi	r3,1481
    908c:	88c0031e 	bne	r17,r3,909c <LMS7002M_regs_spi_write+0x2654>
    {
        value |= (regs->reg_0x05c9_value & 0xffff) << 0;
    9090:	10c2270b 	ldhu	r3,2204(r2)
    9094:	80e0b03a 	or	r16,r16,r3
    9098:	00001406 	br	90ec <LMS7002M_regs_spi_write+0x26a4>
    }
    if (addr == 0x05ca)
    909c:	00c17284 	movi	r3,1482
    90a0:	88c0031e 	bne	r17,r3,90b0 <LMS7002M_regs_spi_write+0x2668>
    {
        value |= (regs->reg_0x05ca_value & 0xffff) << 0;
    90a4:	10c2280b 	ldhu	r3,2208(r2)
    90a8:	80e0b03a 	or	r16,r16,r3
    90ac:	00001406 	br	9100 <LMS7002M_regs_spi_write+0x26b8>
    }
    if (addr == 0x05cb)
    90b0:	00c172c4 	movi	r3,1483
    90b4:	88c0031e 	bne	r17,r3,90c4 <LMS7002M_regs_spi_write+0x267c>
    {
        value |= (regs->reg_0x05cb_value & 0xffff) << 0;
    90b8:	10c2290b 	ldhu	r3,2212(r2)
    90bc:	80e0b03a 	or	r16,r16,r3
    90c0:	00001406 	br	9114 <LMS7002M_regs_spi_write+0x26cc>
    }
    if (addr == 0x05cc)
    90c4:	00c17304 	movi	r3,1484
    90c8:	88c0031e 	bne	r17,r3,90d8 <LMS7002M_regs_spi_write+0x2690>
    {
        value |= (regs->reg_0x05cc_value & 0xffff) << 0;
    90cc:	10c22a0b 	ldhu	r3,2216(r2)
    90d0:	80e0b03a 	or	r16,r16,r3
    90d4:	00001406 	br	9128 <LMS7002M_regs_spi_write+0x26e0>
    }
    if (addr == 0x0600)
    90d8:	00c18004 	movi	r3,1536
    90dc:	88c0031e 	bne	r17,r3,90ec <LMS7002M_regs_spi_write+0x26a4>
    {
        value |= (regs->reg_0x0600_value & 0xffff) << 0;
    90e0:	10c22b0b 	ldhu	r3,2220(r2)
    90e4:	80e0b03a 	or	r16,r16,r3
    90e8:	00001306 	br	9138 <LMS7002M_regs_spi_write+0x26f0>
    }
    if (addr == 0x0601)
    90ec:	00c18044 	movi	r3,1537
    90f0:	88c0031e 	bne	r17,r3,9100 <LMS7002M_regs_spi_write+0x26b8>
    {
        value |= (regs->reg_0x0601_value & 0xffff) << 0;
    90f4:	10c22c0b 	ldhu	r3,2224(r2)
    90f8:	80e0b03a 	or	r16,r16,r3
    90fc:	00001206 	br	9148 <LMS7002M_regs_spi_write+0x2700>
    }
    if (addr == 0x0602)
    9100:	00c18084 	movi	r3,1538
    9104:	88c0031e 	bne	r17,r3,9114 <LMS7002M_regs_spi_write+0x26cc>
    {
        value |= (regs->reg_0x0602_value & 0xffff) << 0;
    9108:	10c22d0b 	ldhu	r3,2228(r2)
    910c:	80e0b03a 	or	r16,r16,r3
    9110:	00001106 	br	9158 <LMS7002M_regs_spi_write+0x2710>
    }
    if (addr == 0x0603)
    9114:	00c180c4 	movi	r3,1539
    9118:	88c0031e 	bne	r17,r3,9128 <LMS7002M_regs_spi_write+0x26e0>
    {
        value |= (regs->reg_0x0603_value & 0xffff) << 0;
    911c:	10c22e0b 	ldhu	r3,2232(r2)
    9120:	80e0b03a 	or	r16,r16,r3
    9124:	00001006 	br	9168 <LMS7002M_regs_spi_write+0x2720>
    }
    if (addr == 0x0604)
    9128:	00c18104 	movi	r3,1540
    912c:	88c0021e 	bne	r17,r3,9138 <LMS7002M_regs_spi_write+0x26f0>
    {
        value |= (regs->reg_0x0604_value & 0xffff) << 0;
    9130:	10822f0b 	ldhu	r2,2236(r2)
    9134:	00000f06 	br	9174 <LMS7002M_regs_spi_write+0x272c>
    }
    if (addr == 0x0605)
    9138:	00c18144 	movi	r3,1541
    913c:	88c0021e 	bne	r17,r3,9148 <LMS7002M_regs_spi_write+0x2700>
    {
        value |= (regs->reg_0x0605_value & 0xffff) << 0;
    9140:	1082300b 	ldhu	r2,2240(r2)
    9144:	00000b06 	br	9174 <LMS7002M_regs_spi_write+0x272c>
    }
    if (addr == 0x0606)
    9148:	00c18184 	movi	r3,1542
    914c:	88c0021e 	bne	r17,r3,9158 <LMS7002M_regs_spi_write+0x2710>
    {
        value |= (regs->reg_0x0606_value & 0xffff) << 0;
    9150:	1082310b 	ldhu	r2,2244(r2)
    9154:	00000706 	br	9174 <LMS7002M_regs_spi_write+0x272c>
    }
    if (addr == 0x0640)
    9158:	00c19004 	movi	r3,1600
    915c:	88c0021e 	bne	r17,r3,9168 <LMS7002M_regs_spi_write+0x2720>
    {
        value |= (regs->reg_0x0640_value & 0xffff) << 0;
    9160:	1082320b 	ldhu	r2,2248(r2)
    9164:	00000306 	br	9174 <LMS7002M_regs_spi_write+0x272c>
    }
    if (addr == 0x0641)
    9168:	00c19044 	movi	r3,1601
    916c:	88c0021e 	bne	r17,r3,9178 <LMS7002M_regs_spi_write+0x2730>
    {
        value |= (regs->reg_0x0641_value & 0xffff) << 0;
    9170:	1082330b 	ldhu	r2,2252(r2)
    9174:	80a0b03a 	or	r16,r16,r2
    LMS7002M_spi_write(self, addr, value);
    9178:	800d883a 	mov	r6,r16
    917c:	880b883a 	mov	r5,r17
    9180:	9009883a 	mov	r4,r18
    9184:	00069a40 	call	69a4 <LMS7002M_spi_write>

    //for CHAB mode: duplicate to the CHB register shadow
    if (self->regs->reg_0x0020_mac == REG_0X0020_MAC_CHAB)
    9188:	90846917 	ldw	r2,4516(r18)
    918c:	10c00e17 	ldw	r3,56(r2)
    9190:	008000c4 	movi	r2,3
    9194:	1880091e 	bne	r3,r2,91bc <LMS7002M_regs_spi_write+0x2774>
    {
        LMS7002M_regs_set(&self->_regs[1], addr, value);
    9198:	800d883a 	mov	r6,r16
    919c:	880b883a 	mov	r5,r17
    91a0:	91023504 	addi	r4,r18,2260
    }
}
    91a4:	dfc00317 	ldw	ra,12(sp)
    91a8:	dc800217 	ldw	r18,8(sp)
    91ac:	dc400117 	ldw	r17,4(sp)
    91b0:	dc000017 	ldw	r16,0(sp)
    91b4:	dec00404 	addi	sp,sp,16
    LMS7002M_spi_write(self, addr, value);

    //for CHAB mode: duplicate to the CHB register shadow
    if (self->regs->reg_0x0020_mac == REG_0X0020_MAC_CHAB)
    {
        LMS7002M_regs_set(&self->_regs[1], addr, value);
    91b8:	00040001 	jmpi	4000 <LMS7002M_regs_set>
    }
}
    91bc:	dfc00317 	ldw	ra,12(sp)
    91c0:	dc800217 	ldw	r18,8(sp)
    91c4:	dc400117 	ldw	r17,4(sp)
    91c8:	dc000017 	ldw	r16,0(sp)
    91cc:	dec00404 	addi	sp,sp,16
    91d0:	f800283a 	ret

000091d4 <LMS7002M_regs_spi_read>:

void LMS7002M_regs_spi_read(LMS7002M_t *self, const int addr)
{
    91d4:	defffd04 	addi	sp,sp,-12
    91d8:	dc000015 	stw	r16,0(sp)
    LMS7002M_regs_set(self->regs, addr, LMS7002M_spi_read(self, addr));
    91dc:	24046917 	ldw	r16,4516(r4)
        LMS7002M_regs_set(&self->_regs[1], addr, value);
    }
}

void LMS7002M_regs_spi_read(LMS7002M_t *self, const int addr)
{
    91e0:	dc400115 	stw	r17,4(sp)
    91e4:	dfc00215 	stw	ra,8(sp)
    91e8:	2823883a 	mov	r17,r5
    LMS7002M_regs_set(self->regs, addr, LMS7002M_spi_read(self, addr));
    91ec:	00069f80 	call	69f8 <LMS7002M_spi_read>
    91f0:	100d883a 	mov	r6,r2
    91f4:	880b883a 	mov	r5,r17
    91f8:	8009883a 	mov	r4,r16
}
    91fc:	dfc00217 	ldw	ra,8(sp)
    9200:	dc400117 	ldw	r17,4(sp)
    9204:	dc000017 	ldw	r16,0(sp)
    9208:	dec00304 	addi	sp,sp,12
    }
}

void LMS7002M_regs_spi_read(LMS7002M_t *self, const int addr)
{
    LMS7002M_regs_set(self->regs, addr, LMS7002M_spi_read(self, addr));
    920c:	00040001 	jmpi	4000 <LMS7002M_regs_set>

00009210 <LMS7002M_regs>:
}

LMS7002M_regs_t *LMS7002M_regs(LMS7002M_t *self)
{
    return self->regs;
}
    9210:	20846917 	ldw	r2,4516(r4)
    9214:	f800283a 	ret

00009218 <LMS7002M_regs_to_rfic>:

void LMS7002M_regs_to_rfic(LMS7002M_t *self)
{
    9218:	defffc04 	addi	sp,sp,-16
    921c:	dc400115 	stw	r17,4(sp)
    LMS7002M_set_mac_ch(self, LMS_CHA);
    9220:	01401044 	movi	r5,65
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9224:	044000f4 	movhi	r17,3
{
    return self->regs;
}

void LMS7002M_regs_to_rfic(LMS7002M_t *self)
{
    9228:	dc000015 	stw	r16,0(sp)
    922c:	dfc00315 	stw	ra,12(sp)
    9230:	dc800215 	stw	r18,8(sp)
    9234:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, LMS_CHA);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9238:	8c65fa04 	addi	r17,r17,-26648
    return self->regs;
}

void LMS7002M_regs_to_rfic(LMS7002M_t *self)
{
    LMS7002M_set_mac_ch(self, LMS_CHA);
    923c:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9240:	89400017 	ldw	r5,0(r17)
    9244:	28000426 	beq	r5,zero,9258 <LMS7002M_regs_to_rfic+0x40>
    {
        LMS7002M_regs_spi_write(self, *addrp);
    9248:	8009883a 	mov	r4,r16
    924c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
}

void LMS7002M_regs_to_rfic(LMS7002M_t *self)
{
    LMS7002M_set_mac_ch(self, LMS_CHA);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9250:	8c400104 	addi	r17,r17,4
    9254:	003ffa06 	br	9240 <__alt_data_end+0xfffcaa40>
    {
        LMS7002M_regs_spi_write(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    9258:	01401084 	movi	r5,66
    925c:	8009883a 	mov	r4,r16
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9260:	044000f4 	movhi	r17,3
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    {
        LMS7002M_regs_spi_write(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    9264:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9268:	8c65fa04 	addi	r17,r17,-26648
    {
        //ignore registers that do not depend on MAC
        if (*addrp < 0x0100) continue;
    926c:	04803fc4 	movi	r18,255
    {
        LMS7002M_regs_spi_write(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9270:	89400017 	ldw	r5,0(r17)
    9274:	28000526 	beq	r5,zero,928c <LMS7002M_regs_to_rfic+0x74>
    {
        //ignore registers that do not depend on MAC
        if (*addrp < 0x0100) continue;
    9278:	9140020e 	bge	r18,r5,9284 <LMS7002M_regs_to_rfic+0x6c>

        LMS7002M_regs_spi_write(self, *addrp);
    927c:	8009883a 	mov	r4,r16
    9280:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    {
        LMS7002M_regs_spi_write(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    9284:	8c400104 	addi	r17,r17,4
    9288:	003ff906 	br	9270 <__alt_data_end+0xfffcaa70>
        LMS7002M_regs_spi_write(self, *addrp);
    }

    //ensure that we cache the chips actual version register
    //used in the codebase to handle hardware rev differences
    LMS7002M_regs_spi_read(self, 0x002f);
    928c:	01400bc4 	movi	r5,47
    9290:	8009883a 	mov	r4,r16
}
    9294:	dfc00317 	ldw	ra,12(sp)
    9298:	dc800217 	ldw	r18,8(sp)
    929c:	dc400117 	ldw	r17,4(sp)
    92a0:	dc000017 	ldw	r16,0(sp)
    92a4:	dec00404 	addi	sp,sp,16
        LMS7002M_regs_spi_write(self, *addrp);
    }

    //ensure that we cache the chips actual version register
    //used in the codebase to handle hardware rev differences
    LMS7002M_regs_spi_read(self, 0x002f);
    92a8:	00091d41 	jmpi	91d4 <LMS7002M_regs_spi_read>

000092ac <LMS7002M_rfic_to_regs>:
}

void LMS7002M_rfic_to_regs(LMS7002M_t *self)
{
    92ac:	defffd04 	addi	sp,sp,-12
    92b0:	dc000015 	stw	r16,0(sp)
    LMS7002M_set_mac_ch(self, LMS_CHA);
    92b4:	01401044 	movi	r5,65
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92b8:	040000f4 	movhi	r16,3
    //used in the codebase to handle hardware rev differences
    LMS7002M_regs_spi_read(self, 0x002f);
}

void LMS7002M_rfic_to_regs(LMS7002M_t *self)
{
    92bc:	dc400115 	stw	r17,4(sp)
    92c0:	dfc00215 	stw	ra,8(sp)
    92c4:	2023883a 	mov	r17,r4
    LMS7002M_set_mac_ch(self, LMS_CHA);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92c8:	8425fa04 	addi	r16,r16,-26648
    LMS7002M_regs_spi_read(self, 0x002f);
}

void LMS7002M_rfic_to_regs(LMS7002M_t *self)
{
    LMS7002M_set_mac_ch(self, LMS_CHA);
    92cc:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92d0:	81400017 	ldw	r5,0(r16)
    92d4:	28000426 	beq	r5,zero,92e8 <LMS7002M_rfic_to_regs+0x3c>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    92d8:	8809883a 	mov	r4,r17
    92dc:	00091d40 	call	91d4 <LMS7002M_regs_spi_read>
}

void LMS7002M_rfic_to_regs(LMS7002M_t *self)
{
    LMS7002M_set_mac_ch(self, LMS_CHA);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92e0:	84000104 	addi	r16,r16,4
    92e4:	003ffa06 	br	92d0 <__alt_data_end+0xfffcaad0>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    92e8:	01401084 	movi	r5,66
    92ec:	8809883a 	mov	r4,r17
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92f0:	040000f4 	movhi	r16,3
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    {
        LMS7002M_regs_spi_read(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    92f4:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    92f8:	8425fa04 	addi	r16,r16,-26648
    92fc:	81400017 	ldw	r5,0(r16)
    9300:	28000426 	beq	r5,zero,9314 <LMS7002M_rfic_to_regs+0x68>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    9304:	8809883a 	mov	r4,r17
    9308:	00091d40 	call	91d4 <LMS7002M_regs_spi_read>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    }

    LMS7002M_set_mac_ch(self, LMS_CHB);
    for (const int *addrp = LMS7002M_regs_addrs(); *addrp != 0; addrp++)
    930c:	84000104 	addi	r16,r16,4
    9310:	003ffa06 	br	92fc <__alt_data_end+0xfffcaafc>
    {
        LMS7002M_regs_spi_read(self, *addrp);
    }
}
    9314:	dfc00217 	ldw	ra,8(sp)
    9318:	dc400117 	ldw	r17,4(sp)
    931c:	dc000017 	ldw	r16,0(sp)
    9320:	dec00304 	addi	sp,sp,12
    9324:	f800283a 	ret

00009328 <LMS7002M_dump_ini>:

int LMS7002M_dump_ini(LMS7002M_t *self, const char *path)
{
    9328:	defff904 	addi	sp,sp,-28
    932c:	dc400115 	stw	r17,4(sp)
    9330:	2023883a 	mov	r17,r4
    9334:	2809883a 	mov	r4,r5
    FILE *p = fopen(path, "w");
    9338:	014000f4 	movhi	r5,3
    933c:	2966e404 	addi	r5,r5,-25712
        LMS7002M_regs_spi_read(self, *addrp);
    }
}

int LMS7002M_dump_ini(LMS7002M_t *self, const char *path)
{
    9340:	dfc00615 	stw	ra,24(sp)
    9344:	dd400515 	stw	r21,20(sp)
    9348:	dd000415 	stw	r20,16(sp)
    934c:	dcc00315 	stw	r19,12(sp)
    9350:	dc800215 	stw	r18,8(sp)
    9354:	dc000015 	stw	r16,0(sp)
    FILE *p = fopen(path, "w");
    9358:	00113d80 	call	113d8 <fopen>
    if (p == NULL) return -1;
    935c:	10009726 	beq	r2,zero,95bc <LMS7002M_dump_ini+0x294>

    fprintf(p, "[FILE INFO]\n");
    9360:	010000f4 	movhi	r4,3
    9364:	100b883a 	mov	r5,r2
    9368:	21259404 	addi	r4,r4,-27056
    936c:	1021883a 	mov	r16,r2
    9370:	00114d80 	call	114d8 <fputs>
    fprintf(p, "type=LMS7002 configuration\n");
    9374:	010000f4 	movhi	r4,3
    9378:	800b883a 	mov	r5,r16
    937c:	21259804 	addi	r4,r4,-27040
    9380:	00114d80 	call	114d8 <fputs>
    fprintf(p, "version=1\n");
    9384:	010000f4 	movhi	r4,3
    9388:	800b883a 	mov	r5,r16
    938c:	21259f04 	addi	r4,r4,-27012
    9390:	00114d80 	call	114d8 <fputs>

    fprintf(p, "[Frequencies]\n");
    9394:	010000f4 	movhi	r4,3
    9398:	800b883a 	mov	r5,r16
    939c:	2125a204 	addi	r4,r4,-27000
    93a0:	00114d80 	call	114d8 <fputs>
    fprintf(p, "CGEN frequency MHz=%f\n", self->cgen_freq/1e6);
    93a4:	89046a17 	ldw	r4,4520(r17)
    93a8:	89446b17 	ldw	r5,4524(r17)
    93ac:	01d04bf4 	movhi	r7,16687
    93b0:	000d883a 	mov	r6,zero
    93b4:	39e12004 	addi	r7,r7,-31616
    93b8:	00269c80 	call	269c8 <__divdf3>
    93bc:	014000f4 	movhi	r5,3
    93c0:	180f883a 	mov	r7,r3
    93c4:	100d883a 	mov	r6,r2
    93c8:	2965a604 	addi	r5,r5,-26984
    93cc:	8009883a 	mov	r4,r16
    93d0:	00114180 	call	11418 <fprintf>
    fprintf(p, "SXR frequency MHz=%f\n", self->sxr_freq/1e6);
    93d4:	89046c17 	ldw	r4,4528(r17)
    93d8:	89446d17 	ldw	r5,4532(r17)
    93dc:	01d04bf4 	movhi	r7,16687
    93e0:	000d883a 	mov	r6,zero
    93e4:	39e12004 	addi	r7,r7,-31616
    93e8:	00269c80 	call	269c8 <__divdf3>
    93ec:	014000f4 	movhi	r5,3
    93f0:	180f883a 	mov	r7,r3
    93f4:	100d883a 	mov	r6,r2
    93f8:	2965ac04 	addi	r5,r5,-26960
    93fc:	8009883a 	mov	r4,r16
    9400:	00114180 	call	11418 <fprintf>
    fprintf(p, "SXT frequency MHz=%f\n", self->sxt_freq/1e6);
    9404:	89046e17 	ldw	r4,4536(r17)
    9408:	89446f17 	ldw	r5,4540(r17)
    940c:	01d04bf4 	movhi	r7,16687
    9410:	000d883a 	mov	r6,zero
    9414:	39e12004 	addi	r7,r7,-31616
    9418:	00269c80 	call	269c8 <__divdf3>
    941c:	014000f4 	movhi	r5,3
    9420:	100d883a 	mov	r6,r2
    9424:	180f883a 	mov	r7,r3
    9428:	2965b204 	addi	r5,r5,-26936
    942c:	8009883a 	mov	r4,r16
    9430:	00114180 	call	11418 <fprintf>

    size_t i = 0;
    const int *addrs = LMS7002M_regs_addrs();

    fprintf(p, "[LMS7002 registers ch.A]\n");
    9434:	010000f4 	movhi	r4,3
    9438:	800b883a 	mov	r5,r16
    943c:	2125b804 	addi	r4,r4,-26912
    9440:	00114d80 	call	114d8 <fputs>
    LMS7002M_set_mac_ch(self, LMS_CHA);
    9444:	01401044 	movi	r5,65
    9448:	8809883a 	mov	r4,r17
    i = 0;
    while (addrs[i] != 0x0000)
    944c:	054000f4 	movhi	r21,3

    size_t i = 0;
    const int *addrs = LMS7002M_regs_addrs();

    fprintf(p, "[LMS7002 registers ch.A]\n");
    LMS7002M_set_mac_ch(self, LMS_CHA);
    9450:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    i = 0;
    while (addrs[i] != 0x0000)
    9454:	0027883a 	mov	r19,zero
    9458:	ad65fa04 	addi	r21,r21,-26648
    945c:	9cc00104 	addi	r19,r19,4
    9460:	9d45883a 	add	r2,r19,r21
    9464:	14bfff17 	ldw	r18,-4(r2)
    9468:	050000f4 	movhi	r20,3
    946c:	a525fa04 	addi	r20,r20,-26648
    9470:	90000a26 	beq	r18,zero,949c <LMS7002M_dump_ini+0x174>
    {
        fprintf(p, "0x%04x=0x%04x\n", addrs[i], LMS7002M_spi_read(self, addrs[i]));
    9474:	900b883a 	mov	r5,r18
    9478:	8809883a 	mov	r4,r17
    947c:	00069f80 	call	69f8 <LMS7002M_spi_read>
    9480:	014000f4 	movhi	r5,3
    9484:	100f883a 	mov	r7,r2
    9488:	900d883a 	mov	r6,r18
    948c:	2965bf04 	addi	r5,r5,-26884
    9490:	8009883a 	mov	r4,r16
    9494:	00114180 	call	11418 <fprintf>
    9498:	003ff006 	br	945c <__alt_data_end+0xfffcac5c>
        i++;
    }

    fprintf(p, "[LMS7002 registers ch.B]\n");
    949c:	010000f4 	movhi	r4,3
    94a0:	800b883a 	mov	r5,r16
    94a4:	2125c304 	addi	r4,r4,-26868
    94a8:	00114d80 	call	114d8 <fputs>
    LMS7002M_set_mac_ch(self, LMS_CHB);
    94ac:	01401084 	movi	r5,66
    94b0:	8809883a 	mov	r4,r17
    94b4:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    i = 0;
    while (addrs[i] != 0x0000)
    94b8:	0027883a 	mov	r19,zero
    94bc:	9cc00104 	addi	r19,r19,4
    94c0:	9d05883a 	add	r2,r19,r20
    94c4:	14bfff17 	ldw	r18,-4(r2)
    94c8:	90000a26 	beq	r18,zero,94f4 <LMS7002M_dump_ini+0x1cc>
    {
        fprintf(p, "0x%04x=0x%04x\n", addrs[i], LMS7002M_spi_read(self, addrs[i]));
    94cc:	900b883a 	mov	r5,r18
    94d0:	8809883a 	mov	r4,r17
    94d4:	00069f80 	call	69f8 <LMS7002M_spi_read>
    94d8:	014000f4 	movhi	r5,3
    94dc:	100f883a 	mov	r7,r2
    94e0:	900d883a 	mov	r6,r18
    94e4:	2965bf04 	addi	r5,r5,-26884
    94e8:	8009883a 	mov	r4,r16
    94ec:	00114180 	call	11418 <fprintf>
    94f0:	003ff206 	br	94bc <__alt_data_end+0xfffcacbc>
        i++;
    }

    fprintf(p, "[Reference clocks]\n");
    94f4:	010000f4 	movhi	r4,3
    94f8:	800b883a 	mov	r5,r16
    94fc:	2125ca04 	addi	r4,r4,-26840
    9500:	00114d80 	call	114d8 <fputs>
    fprintf(p, "CGEN reference frequency MHz=%f\n", self->cgen_fref/1e6);
    9504:	89047017 	ldw	r4,4544(r17)
    9508:	89447117 	ldw	r5,4548(r17)
    950c:	01d04bf4 	movhi	r7,16687
    9510:	000d883a 	mov	r6,zero
    9514:	39e12004 	addi	r7,r7,-31616
    9518:	00269c80 	call	269c8 <__divdf3>
    951c:	014000f4 	movhi	r5,3
    9520:	180f883a 	mov	r7,r3
    9524:	8009883a 	mov	r4,r16
    9528:	100d883a 	mov	r6,r2
    952c:	2965cf04 	addi	r5,r5,-26820
    9530:	00114180 	call	11418 <fprintf>
    fprintf(p, "SXR reference frequency MHz=%f\n", self->sxr_fref/1e6);
    9534:	89047217 	ldw	r4,4552(r17)
    9538:	89447317 	ldw	r5,4556(r17)
    953c:	01d04bf4 	movhi	r7,16687
    9540:	000d883a 	mov	r6,zero
    9544:	39e12004 	addi	r7,r7,-31616
    9548:	00269c80 	call	269c8 <__divdf3>
    954c:	014000f4 	movhi	r5,3
    9550:	180f883a 	mov	r7,r3
    9554:	8009883a 	mov	r4,r16
    9558:	100d883a 	mov	r6,r2
    955c:	2965d804 	addi	r5,r5,-26784
    9560:	00114180 	call	11418 <fprintf>
    fprintf(p, "SXT reference frequency MHz=%f\n", self->sxt_fref/1e6);
    9564:	89047417 	ldw	r4,4560(r17)
    9568:	89447517 	ldw	r5,4564(r17)
    956c:	01d04bf4 	movhi	r7,16687
    9570:	000d883a 	mov	r6,zero
    9574:	39e12004 	addi	r7,r7,-31616
    9578:	00269c80 	call	269c8 <__divdf3>
    957c:	014000f4 	movhi	r5,3
    9580:	8009883a 	mov	r4,r16
    9584:	100d883a 	mov	r6,r2
    9588:	180f883a 	mov	r7,r3
    958c:	2965e004 	addi	r5,r5,-26752
    9590:	00114180 	call	11418 <fprintf>

    return fclose(p);
    9594:	8009883a 	mov	r4,r16
}
    9598:	dfc00617 	ldw	ra,24(sp)
    959c:	dd400517 	ldw	r21,20(sp)
    95a0:	dd000417 	ldw	r20,16(sp)
    95a4:	dcc00317 	ldw	r19,12(sp)
    95a8:	dc800217 	ldw	r18,8(sp)
    95ac:	dc400117 	ldw	r17,4(sp)
    95b0:	dc000017 	ldw	r16,0(sp)
    95b4:	dec00704 	addi	sp,sp,28
    fprintf(p, "[Reference clocks]\n");
    fprintf(p, "CGEN reference frequency MHz=%f\n", self->cgen_fref/1e6);
    fprintf(p, "SXR reference frequency MHz=%f\n", self->sxr_fref/1e6);
    fprintf(p, "SXT reference frequency MHz=%f\n", self->sxt_fref/1e6);

    return fclose(p);
    95b8:	0010c781 	jmpi	10c78 <fclose>
}
    95bc:	00bfffc4 	movi	r2,-1
    95c0:	dfc00617 	ldw	ra,24(sp)
    95c4:	dd400517 	ldw	r21,20(sp)
    95c8:	dd000417 	ldw	r20,16(sp)
    95cc:	dcc00317 	ldw	r19,12(sp)
    95d0:	dc800217 	ldw	r18,8(sp)
    95d4:	dc400117 	ldw	r17,4(sp)
    95d8:	dc000017 	ldw	r16,0(sp)
    95dc:	dec00704 	addi	sp,sp,28
    95e0:	f800283a 	ret

000095e4 <LMS7002M_load_ini>:

int LMS7002M_load_ini(LMS7002M_t *self, const char *path)
{
    95e4:	defffa04 	addi	sp,sp,-24
    95e8:	dc400315 	stw	r17,12(sp)
    95ec:	2023883a 	mov	r17,r4
    95f0:	2809883a 	mov	r4,r5
    FILE *p = fopen(path, "r");
    95f4:	014000f4 	movhi	r5,3
    95f8:	29657504 	addi	r5,r5,-27180

    return fclose(p);
}

int LMS7002M_load_ini(LMS7002M_t *self, const char *path)
{
    95fc:	dfc00515 	stw	ra,20(sp)
    9600:	dc800415 	stw	r18,16(sp)
    9604:	dc000215 	stw	r16,8(sp)
    FILE *p = fopen(path, "r");
    9608:	00113d80 	call	113d8 <fopen>
    if (p == NULL) return -1;
    960c:	10002c26 	beq	r2,zero,96c0 <LMS7002M_load_ini+0xdc>
    9610:	04801044 	movi	r18,65
            {
                //LMS7_logf(LMS7_INFO, "Found section %s", line);
                write_reg_ok = true;
                chan = LMS_CHB;
            }
            else write_reg_ok = false;
    9614:	0021883a 	mov	r16,zero
            line[ret-1] = '\0'; //strip newline
            ret--;
        }

        //parse ini sections
        if (line[0] == '[')
    9618:	0005883a 	mov	r2,zero
    961c:	10c00007 	ldb	r3,0(r2)
    9620:	008016c4 	movi	r2,91
    9624:	18800f1e 	bne	r3,r2,9664 <LMS7002M_load_ini+0x80>
        {
            if (strcmp(line, "[LMS7002 registers ch.A]") == 0)
    9628:	014000f4 	movhi	r5,3
    962c:	2965e804 	addi	r5,r5,-26720
    9630:	0009883a 	mov	r4,zero
    9634:	0013e680 	call	13e68 <strcmp>
    9638:	1000021e 	bne	r2,zero,9644 <LMS7002M_load_ini+0x60>
            {
                //LMS7_logf(LMS7_INFO, "Found section %s", line);
                write_reg_ok = true;
                chan = LMS_CHA;
    963c:	04801044 	movi	r18,65
    9640:	00000606 	br	965c <LMS7002M_load_ini+0x78>
            }
            else if (strcmp(line, "[LMS7002 registers ch.B]") == 0)
    9644:	014000f4 	movhi	r5,3
    9648:	2965ef04 	addi	r5,r5,-26692
    964c:	0009883a 	mov	r4,zero
    9650:	0013e680 	call	13e68 <strcmp>
    9654:	103fef1e 	bne	r2,zero,9614 <__alt_data_end+0xfffcae14>
            {
                //LMS7_logf(LMS7_INFO, "Found section %s", line);
                write_reg_ok = true;
                chan = LMS_CHB;
    9658:	04801084 	movi	r18,66
                chan = LMS_CHA;
            }
            else if (strcmp(line, "[LMS7002 registers ch.B]") == 0)
            {
                //LMS7_logf(LMS7_INFO, "Found section %s", line);
                write_reg_ok = true;
    965c:	04000044 	movi	r16,1
    9660:	003fed06 	br	9618 <__alt_data_end+0xfffcae18>
            }
            else write_reg_ok = false;
        }

        //parse values
        else if (write_reg_ok)
    9664:	80803fcc 	andi	r2,r16,255
    9668:	103feb26 	beq	r2,zero,9618 <__alt_data_end+0xfffcae18>
        {
            unsigned int addr = 0, value = 0;
            ret = sscanf(line, "0x%04x=0x%04x", &addr, &value);
    966c:	014000f4 	movhi	r5,3
    9670:	d80f883a 	mov	r7,sp
    9674:	d9800104 	addi	r6,sp,4
    9678:	2965f604 	addi	r5,r5,-26664
    967c:	0009883a 	mov	r4,zero
        }

        //parse values
        else if (write_reg_ok)
        {
            unsigned int addr = 0, value = 0;
    9680:	d8000115 	stw	zero,4(sp)
    9684:	d8000015 	stw	zero,0(sp)
            ret = sscanf(line, "0x%04x=0x%04x", &addr, &value);
    9688:	0013c380 	call	13c38 <sscanf>
            if (ret > 0)
    968c:	00bfe20e 	bge	zero,r2,9618 <__alt_data_end+0xfffcae18>
            {
                LMS7002M_set_mac_ch(self, chan);
    9690:	900b883a 	mov	r5,r18
    9694:	8809883a 	mov	r4,r17
    9698:	00098080 	call	9808 <LMS7002M_set_mac_ch>
                LMS7002M_spi_write(self, addr, value);
    969c:	d9800017 	ldw	r6,0(sp)
    96a0:	d9400117 	ldw	r5,4(sp)
    96a4:	8809883a 	mov	r4,r17
    96a8:	00069a40 	call	69a4 <LMS7002M_spi_write>
                LMS7002M_regs_set(self->regs, addr, value);
    96ac:	d9800017 	ldw	r6,0(sp)
    96b0:	d9400117 	ldw	r5,4(sp)
    96b4:	89046917 	ldw	r4,4516(r17)
    96b8:	00040000 	call	4000 <LMS7002M_regs_set>
    96bc:	003fd606 	br	9618 <__alt_data_end+0xfffcae18>

        free(line);
    }

    return fclose(p);
}
    96c0:	00bfffc4 	movi	r2,-1
    96c4:	dfc00517 	ldw	ra,20(sp)
    96c8:	dc800417 	ldw	r18,16(sp)
    96cc:	dc400317 	ldw	r17,12(sp)
    96d0:	dc000217 	ldw	r16,8(sp)
    96d4:	dec00604 	addi	sp,sp,24
    96d8:	f800283a 	ret

000096dc <LMS7002M_ldo_enable>:
///

#include "LMS7002M_impl.h"

void LMS7002M_ldo_enable(LMS7002M_t *self, const bool enable, const int group)
{
    96dc:	defffc04 	addi	sp,sp,-16
    96e0:	dc800215 	stw	r18,8(sp)
    96e4:	dc000015 	stw	r16,0(sp)
    96e8:	3025883a 	mov	r18,r6
    96ec:	2821883a 	mov	r16,r5
    //LDO is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    96f0:	014010c4 	movi	r5,67
///

#include "LMS7002M_impl.h"

void LMS7002M_ldo_enable(LMS7002M_t *self, const bool enable, const int group)
{
    96f4:	dc400115 	stw	r17,4(sp)
    96f8:	dfc00315 	stw	ra,12(sp)
    96fc:	2023883a 	mov	r17,r4
    //LDO is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9700:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //TODO, we can implement more groups, for now only 1
    if (group != LMS7002M_LDO_ALL) return;
    9704:	9000311e 	bne	r18,zero,97cc <LMS7002M_ldo_enable+0xf0>

    const int val = enable?1:0;

    self->regs->reg_0x0092_en_ldo_dig= val;
    9708:	88846917 	ldw	r2,4516(r17)
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    //TODO, we can implement more groups, for now only 1
    if (group != LMS7002M_LDO_ALL) return;

    const int val = enable?1:0;
    970c:	80c03fcc 	andi	r3,r16,255
    self->regs->reg_0x00a6_en_g_ldop = 1;
    self->regs->reg_0x00a6_pd_ldo_digip1 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_digip2 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_spibuf = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0092);
    9710:	8809883a 	mov	r4,r17
    //TODO, we can implement more groups, for now only 1
    if (group != LMS7002M_LDO_ALL) return;

    const int val = enable?1:0;

    self->regs->reg_0x0092_en_ldo_dig= val;
    9714:	10c0a015 	stw	r3,640(r2)
    self->regs->reg_0x0092_en_ldo_diggn= val;
    9718:	10c0a115 	stw	r3,644(r2)
    self->regs->reg_0x0092_en_ldo_digsxr= val;
    971c:	10c0a215 	stw	r3,648(r2)
    self->regs->reg_0x0092_en_ldo_digsxt= val;
    9720:	10c0a315 	stw	r3,652(r2)
    self->regs->reg_0x0092_en_ldo_divgn= val;
    9724:	10c0a415 	stw	r3,656(r2)
    self->regs->reg_0x0092_en_ldo_divsxr= val;
    9728:	10c0a515 	stw	r3,660(r2)
    self->regs->reg_0x0092_en_ldo_divsxt= val;
    972c:	10c0a615 	stw	r3,664(r2)
    self->regs->reg_0x0092_en_ldo_lna12= val;
    9730:	10c0a715 	stw	r3,668(r2)
    self->regs->reg_0x0092_en_ldo_lna14= val;
    9734:	10c0a815 	stw	r3,672(r2)
    self->regs->reg_0x0092_en_ldo_mxrfe= val;
    9738:	10c0a915 	stw	r3,676(r2)
    self->regs->reg_0x0092_en_ldo_rbb= val;
    973c:	10c0aa15 	stw	r3,680(r2)
    self->regs->reg_0x0092_en_ldo_rxbuf= val;
    9740:	10c0ab15 	stw	r3,684(r2)
    self->regs->reg_0x0092_en_ldo_tbb= val;
    9744:	10c0ac15 	stw	r3,688(r2)
    self->regs->reg_0x0092_en_ldo_tia12= val;
    9748:	10c0ad15 	stw	r3,692(r2)
    self->regs->reg_0x0092_en_ldo_tia14= val;
    974c:	10c0ae15 	stw	r3,696(r2)
    self->regs->reg_0x0092_en_g_ldo= val;
    9750:	10c0af15 	stw	r3,700(r2)

    self->regs->reg_0x0093_en_ldo_afe= val;
    9754:	10c0b615 	stw	r3,728(r2)
    self->regs->reg_0x0093_en_ldo_cpgn= val;
    9758:	10c0b715 	stw	r3,732(r2)
    self->regs->reg_0x0093_en_ldo_cpsxr= val;
    975c:	10c0b815 	stw	r3,736(r2)
    self->regs->reg_0x0093_en_ldo_tlob= val;
    9760:	10c0b915 	stw	r3,740(r2)
    self->regs->reg_0x0093_en_ldo_tpad= val;
    9764:	10c0ba15 	stw	r3,744(r2)
    self->regs->reg_0x0093_en_ldo_txbuf= val;
    9768:	10c0bb15 	stw	r3,748(r2)
    self->regs->reg_0x0093_en_ldo_vcogn= val;
    976c:	10c0bc15 	stw	r3,752(r2)
    self->regs->reg_0x0093_en_ldo_vcosxr= val;
    9770:	10c0bd15 	stw	r3,756(r2)
    self->regs->reg_0x0093_en_ldo_vcosxt= val;
    9774:	10c0be15 	stw	r3,760(r2)
    self->regs->reg_0x0093_en_ldo_cpsxt= val;
    9778:	10c0bf15 	stw	r3,764(r2)

    self->regs->reg_0x00a6_en_g_ldop = 1;
    977c:	00c00044 	movi	r3,1
    self->regs->reg_0x00a6_pd_ldo_digip1 = enable?0:1;
    9780:	80caf03a 	xor	r5,r16,r3
    9784:	29403fcc 	andi	r5,r5,255
    9788:	11412a15 	stw	r5,1192(r2)
    self->regs->reg_0x00a6_pd_ldo_digip2 = enable?0:1;
    978c:	11412915 	stw	r5,1188(r2)
    self->regs->reg_0x00a6_pd_ldo_spibuf = enable?0:1;
    9790:	11412815 	stw	r5,1184(r2)
    self->regs->reg_0x0093_en_ldo_vcogn= val;
    self->regs->reg_0x0093_en_ldo_vcosxr= val;
    self->regs->reg_0x0093_en_ldo_vcosxt= val;
    self->regs->reg_0x0093_en_ldo_cpsxt= val;

    self->regs->reg_0x00a6_en_g_ldop = 1;
    9794:	10c12b15 	stw	r3,1196(r2)
    self->regs->reg_0x00a6_pd_ldo_digip1 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_digip2 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_spibuf = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0092);
    9798:	01402484 	movi	r5,146
    979c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0093);
    97a0:	8809883a 	mov	r4,r17
    97a4:	014024c4 	movi	r5,147
    97a8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x00a6);
    97ac:	01402984 	movi	r5,166
    97b0:	8809883a 	mov	r4,r17
}
    97b4:	dfc00317 	ldw	ra,12(sp)
    97b8:	dc800217 	ldw	r18,8(sp)
    97bc:	dc400117 	ldw	r17,4(sp)
    97c0:	dc000017 	ldw	r16,0(sp)
    97c4:	dec00404 	addi	sp,sp,16
    self->regs->reg_0x00a6_pd_ldo_digip2 = enable?0:1;
    self->regs->reg_0x00a6_pd_ldo_spibuf = enable?0:1;

    LMS7002M_regs_spi_write(self, 0x0092);
    LMS7002M_regs_spi_write(self, 0x0093);
    LMS7002M_regs_spi_write(self, 0x00a6);
    97c8:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>
}
    97cc:	dfc00317 	ldw	ra,12(sp)
    97d0:	dc800217 	ldw	r18,8(sp)
    97d4:	dc400117 	ldw	r17,4(sp)
    97d8:	dc000017 	ldw	r16,0(sp)
    97dc:	dec00404 	addi	sp,sp,16
    97e0:	f800283a 	ret

000097e4 <__lms7002m_diq_index>:
    }
}

static inline int __lms7002m_diq_index(const int search, const int positions[4])
{
    for (size_t i = 0; i < 4; i++)
    97e4:	0005883a 	mov	r2,zero
    97e8:	00c00104 	movi	r3,4
    {
        if (search == positions[i]) return i;
    97ec:	29800017 	ldw	r6,0(r5)
    97f0:	31000426 	beq	r6,r4,9804 <__lms7002m_diq_index+0x20>
    }
}

static inline int __lms7002m_diq_index(const int search, const int positions[4])
{
    for (size_t i = 0; i < 4; i++)
    97f4:	10800044 	addi	r2,r2,1
    97f8:	29400104 	addi	r5,r5,4
    97fc:	10fffb1e 	bne	r2,r3,97ec <__alt_data_end+0xfffcafec>
    {
        if (search == positions[i]) return i;
    }
    return 0; //dont care
    9800:	0005883a 	mov	r2,zero
}
    9804:	f800283a 	ret

00009808 <LMS7002M_set_mac_ch>:
    }
    LMS7002M_regs_spi_write(self, 0x002A);
}

void LMS7002M_set_mac_ch(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    9808:	defffd04 	addi	sp,sp,-12
    980c:	dc000015 	stw	r16,0(sp)
    9810:	dfc00215 	stw	ra,8(sp)
    9814:	dc400115 	stw	r17,4(sp)
    //pick the register map and setting based on channel
    int newValue = 0;
    LMS7002M_regs_t *regs = NULL;
    switch (channel)
    9818:	00801084 	movi	r2,66
    }
    LMS7002M_regs_spi_write(self, 0x002A);
}

void LMS7002M_set_mac_ch(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    981c:	2021883a 	mov	r16,r4
    9820:	20c00104 	addi	r3,r4,4
    //pick the register map and setting based on channel
    int newValue = 0;
    LMS7002M_regs_t *regs = NULL;
    switch (channel)
    9824:	28800726 	beq	r5,r2,9844 <LMS7002M_set_mac_ch+0x3c>
    9828:	008010c4 	movi	r2,67
    982c:	28800826 	beq	r5,r2,9850 <LMS7002M_set_mac_ch+0x48>
    9830:	00801044 	movi	r2,65
    9834:	2880091e 	bne	r5,r2,985c <LMS7002M_set_mac_ch+0x54>
    {
    case LMS_CHA:
        newValue = REG_0X0020_MAC_CHA;
        regs = &self->_regs[0];
    9838:	1823883a 	mov	r17,r3
    int newValue = 0;
    LMS7002M_regs_t *regs = NULL;
    switch (channel)
    {
    case LMS_CHA:
        newValue = REG_0X0020_MAC_CHA;
    983c:	00800044 	movi	r2,1
        regs = &self->_regs[0];
        break;
    9840:	00000806 	br	9864 <LMS7002M_set_mac_ch+0x5c>

    case LMS_CHB:
        newValue = REG_0X0020_MAC_CHB;
        regs = &self->_regs[1];
    9844:	24423504 	addi	r17,r4,2260
        newValue = REG_0X0020_MAC_CHA;
        regs = &self->_regs[0];
        break;

    case LMS_CHB:
        newValue = REG_0X0020_MAC_CHB;
    9848:	00800084 	movi	r2,2
        regs = &self->_regs[1];
        break;
    984c:	00000506 	br	9864 <LMS7002M_set_mac_ch+0x5c>
    //specifying CHAB is a convenience to set both channels
    //however, we have to pick a single register shadow
    //we recommended to not use CHAB in most cases
    case LMS_CHAB:
        newValue = REG_0X0020_MAC_CHAB;
        regs = &self->_regs[0];
    9850:	1823883a 	mov	r17,r3

    //specifying CHAB is a convenience to set both channels
    //however, we have to pick a single register shadow
    //we recommended to not use CHAB in most cases
    case LMS_CHAB:
        newValue = REG_0X0020_MAC_CHAB;
    9854:	008000c4 	movi	r2,3
        regs = &self->_regs[0];
        break;
    9858:	00000206 	br	9864 <LMS7002M_set_mac_ch+0x5c>

void LMS7002M_set_mac_ch(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    //pick the register map and setting based on channel
    int newValue = 0;
    LMS7002M_regs_t *regs = NULL;
    985c:	0023883a 	mov	r17,zero
}

void LMS7002M_set_mac_ch(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    //pick the register map and setting based on channel
    int newValue = 0;
    9860:	0005883a 	mov	r2,zero
        regs = &self->_regs[0];
        break;
    }

    //manually pick the first shadow bank for this setting
    self->regs = self->_regs;
    9864:	80c46915 	stw	r3,4516(r16)
    if (self->regs->reg_0x0020_mac != newValue)
    9868:	80c00f17 	ldw	r3,60(r16)
    986c:	10c00426 	beq	r2,r3,9880 <LMS7002M_set_mac_ch+0x78>
    {
        self->regs->reg_0x0020_mac = newValue;
    9870:	80800f15 	stw	r2,60(r16)
        LMS7002M_regs_spi_write(self, 0x0020);
    9874:	01400804 	movi	r5,32
    9878:	8009883a 	mov	r4,r16
    987c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    }

    //now select the user's desired shadow bank for further calls
    self->regs = regs;
    9880:	84446915 	stw	r17,4516(r16)
}
    9884:	dfc00217 	ldw	ra,8(sp)
    9888:	dc400117 	ldw	r17,4(sp)
    988c:	dc000017 	ldw	r16,0(sp)
    9890:	dec00304 	addi	sp,sp,12
    9894:	f800283a 	ret

00009898 <LMS7002M_set_spi_mode>:

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_set_spi_mode(LMS7002M_t *self, const int numWires)
{
    9898:	defffd04 	addi	sp,sp,-12
    989c:	dc400115 	stw	r17,4(sp)
    98a0:	2823883a 	mov	r17,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    98a4:	014010c4 	movi	r5,67

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_set_spi_mode(LMS7002M_t *self, const int numWires)
{
    98a8:	dc000015 	stw	r16,0(sp)
    98ac:	dfc00215 	stw	ra,8(sp)
    98b0:	2021883a 	mov	r16,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    98b4:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    if (numWires == 3) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_3WIRE;
    98b8:	008000c4 	movi	r2,3
    98bc:	8880031e 	bne	r17,r2,98cc <LMS7002M_set_spi_mode+0x34>
    98c0:	80846917 	ldw	r2,4516(r16)
    98c4:	10001a15 	stw	zero,104(r2)
    98c8:	00000506 	br	98e0 <LMS7002M_set_spi_mode+0x48>
    if (numWires == 4) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_4WIRE;
    98cc:	00800104 	movi	r2,4
    98d0:	8880031e 	bne	r17,r2,98e0 <LMS7002M_set_spi_mode+0x48>
    98d4:	80846917 	ldw	r2,4516(r16)
    98d8:	00c00044 	movi	r3,1
    98dc:	10c01a15 	stw	r3,104(r2)
    LMS7002M_regs_spi_write(self, 0x0021);
    98e0:	01400844 	movi	r5,33
    98e4:	8009883a 	mov	r4,r16
}
    98e8:	dfc00217 	ldw	ra,8(sp)
    98ec:	dc400117 	ldw	r17,4(sp)
    98f0:	dc000017 	ldw	r16,0(sp)
    98f4:	dec00304 	addi	sp,sp,12
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    if (numWires == 3) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_3WIRE;
    if (numWires == 4) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_4WIRE;
    LMS7002M_regs_spi_write(self, 0x0021);
    98f8:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

000098fc <LMS7002M_reset>:
}

void LMS7002M_reset(LMS7002M_t *self)
{
    98fc:	defffd04 	addi	sp,sp,-12
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9900:	014010c4 	movi	r5,67
    if (numWires == 4) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_4WIRE;
    LMS7002M_regs_spi_write(self, 0x0021);
}

void LMS7002M_reset(LMS7002M_t *self)
{
    9904:	dfc00215 	stw	ra,8(sp)
    9908:	dc400115 	stw	r17,4(sp)
    990c:	dc000015 	stw	r16,0(sp)
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    LMS7002M_spi_write(self, 0x0020, 0x0);
    9910:	04400804 	movi	r17,32
    if (numWires == 4) self->regs->reg_0x0021_spimode = REG_0X0021_SPIMODE_4WIRE;
    LMS7002M_regs_spi_write(self, 0x0021);
}

void LMS7002M_reset(LMS7002M_t *self)
{
    9914:	2021883a 	mov	r16,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9918:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    LMS7002M_spi_write(self, 0x0020, 0x0);
    991c:	000d883a 	mov	r6,zero
    9920:	880b883a 	mov	r5,r17
    9924:	8009883a 	mov	r4,r16
    9928:	00069a40 	call	69a4 <LMS7002M_spi_write>
    LMS7002M_regs_spi_write(self, 0x0020);
    992c:	880b883a 	mov	r5,r17
    9930:	8009883a 	mov	r4,r16
    9934:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x002E);//must write
    9938:	01400b84 	movi	r5,46
    993c:	8009883a 	mov	r4,r16
}
    9940:	dfc00217 	ldw	ra,8(sp)
    9944:	dc400117 	ldw	r17,4(sp)
    9948:	dc000017 	ldw	r16,0(sp)
    994c:	dec00304 	addi	sp,sp,12
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    LMS7002M_spi_write(self, 0x0020, 0x0);
    LMS7002M_regs_spi_write(self, 0x0020);
    LMS7002M_regs_spi_write(self, 0x002E);//must write
    9950:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

00009954 <LMS7002M_reset_lml_fifo>:
}

void LMS7002M_reset_lml_fifo(LMS7002M_t *self, const LMS7002M_dir_t direction)
{
    9954:	defffd04 	addi	sp,sp,-12
    9958:	dc000015 	stw	r16,0(sp)
    995c:	2821883a 	mov	r16,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9960:	014010c4 	movi	r5,67
    LMS7002M_regs_spi_write(self, 0x0020);
    LMS7002M_regs_spi_write(self, 0x002E);//must write
}

void LMS7002M_reset_lml_fifo(LMS7002M_t *self, const LMS7002M_dir_t direction)
{
    9964:	dc400115 	stw	r17,4(sp)
    9968:	dfc00215 	stw	ra,8(sp)
    996c:	2023883a 	mov	r17,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9970:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //put into reset
    if (direction == LMS_RX)
    9974:	00800084 	movi	r2,2
    9978:	8080051e 	bne	r16,r2,9990 <LMS7002M_reset_lml_fifo+0x3c>
    {
        self->regs->reg_0x0020_srst_rxfifo = 0;
    997c:	88846917 	ldw	r2,4516(r17)
    9980:	10000815 	stw	zero,32(r2)
        self->regs->reg_0x0020_lrst_rx_a = 0;
    9984:	10000615 	stw	zero,24(r2)
        self->regs->reg_0x0020_lrst_rx_b = 0;
    9988:	10000415 	stw	zero,16(r2)
    998c:	00000606 	br	99a8 <LMS7002M_reset_lml_fifo+0x54>
    }
    if (direction == LMS_TX)
    9990:	00800044 	movi	r2,1
    9994:	8080041e 	bne	r16,r2,99a8 <LMS7002M_reset_lml_fifo+0x54>
    {
        self->regs->reg_0x0020_srst_txfifo = 0;
    9998:	88846917 	ldw	r2,4516(r17)
    999c:	10000915 	stw	zero,36(r2)
        self->regs->reg_0x0020_lrst_tx_a = 0;
    99a0:	10000215 	stw	zero,8(r2)
        self->regs->reg_0x0020_lrst_tx_b = 0;
    99a4:	10000015 	stw	zero,0(r2)
    }
    LMS7002M_regs_spi_write(self, 0x0020);
    99a8:	01400804 	movi	r5,32
    99ac:	8809883a 	mov	r4,r17
    99b0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //clear resets
    if (direction == LMS_RX)
    99b4:	00c00084 	movi	r3,2
    99b8:	00800044 	movi	r2,1
    99bc:	80c0051e 	bne	r16,r3,99d4 <LMS7002M_reset_lml_fifo+0x80>
    {
        self->regs->reg_0x0020_srst_rxfifo = 1;
    99c0:	88c46917 	ldw	r3,4516(r17)
    99c4:	18800815 	stw	r2,32(r3)
        self->regs->reg_0x0020_lrst_rx_a = 1;
    99c8:	18800615 	stw	r2,24(r3)
        self->regs->reg_0x0020_lrst_rx_b = 1;
    99cc:	18800415 	stw	r2,16(r3)
    99d0:	00000506 	br	99e8 <LMS7002M_reset_lml_fifo+0x94>
    }
    if (direction == LMS_TX)
    99d4:	8080041e 	bne	r16,r2,99e8 <LMS7002M_reset_lml_fifo+0x94>
    {
        self->regs->reg_0x0020_srst_txfifo = 1;
    99d8:	88846917 	ldw	r2,4516(r17)
    99dc:	14000915 	stw	r16,36(r2)
        self->regs->reg_0x0020_lrst_tx_a = 1;
    99e0:	14000215 	stw	r16,8(r2)
        self->regs->reg_0x0020_lrst_tx_b = 1;
    99e4:	14000015 	stw	r16,0(r2)
    }
    LMS7002M_regs_spi_write(self, 0x0020);
    99e8:	01400804 	movi	r5,32
    99ec:	8809883a 	mov	r4,r17
}
    99f0:	dfc00217 	ldw	ra,8(sp)
    99f4:	dc400117 	ldw	r17,4(sp)
    99f8:	dc000017 	ldw	r16,0(sp)
    99fc:	dec00304 	addi	sp,sp,12
    {
        self->regs->reg_0x0020_srst_txfifo = 1;
        self->regs->reg_0x0020_lrst_tx_a = 1;
        self->regs->reg_0x0020_lrst_tx_b = 1;
    }
    LMS7002M_regs_spi_write(self, 0x0020);
    9a00:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

00009a04 <LMS7002M_power_down>:
}

void LMS7002M_power_down(LMS7002M_t *self)
{
    9a04:	defff904 	addi	sp,sp,-28
    9a08:	dc400115 	stw	r17,4(sp)
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9a0c:	044010c4 	movi	r17,67
    9a10:	880b883a 	mov	r5,r17
    }
    LMS7002M_regs_spi_write(self, 0x0020);
}

void LMS7002M_power_down(LMS7002M_t *self)
{
    9a14:	dfc00615 	stw	ra,24(sp)
    9a18:	dd400515 	stw	r21,20(sp)
    9a1c:	dd000415 	stw	r20,16(sp)
    9a20:	dcc00315 	stw	r19,12(sp)
    9a24:	dc800215 	stw	r18,8(sp)
    9a28:	dc000015 	stw	r16,0(sp)
    9a2c:	2021883a 	mov	r16,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9a30:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0020_rxen_a = 0;
    9a34:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0020_rxen_b = 0;
    self->regs->reg_0x0020_txen_a = 0;
    self->regs->reg_0x0020_txen_b = 0;
    LMS7002M_regs_spi_write(self, 0x0020);
    9a38:	8009883a 	mov	r4,r16
    9a3c:	01400804 	movi	r5,32
void LMS7002M_power_down(LMS7002M_t *self)
{
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0020_rxen_a = 0;
    9a40:	10000b15 	stw	zero,44(r2)
    self->regs->reg_0x0020_rxen_b = 0;
    9a44:	10000a15 	stw	zero,40(r2)
    self->regs->reg_0x0020_txen_a = 0;
    9a48:	10000d15 	stw	zero,52(r2)
    self->regs->reg_0x0020_txen_b = 0;
    9a4c:	10000c15 	stw	zero,48(r2)
    LMS7002M_regs_spi_write(self, 0x0020);
    9a50:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    LMS7002M_ldo_enable(self, false, LMS7002M_LDO_ALL);
    9a54:	8009883a 	mov	r4,r16
    9a58:	000d883a 	mov	r6,zero
    9a5c:	000b883a 	mov	r5,zero
    9a60:	00096dc0 	call	96dc <LMS7002M_ldo_enable>
    LMS7002M_afe_enable(self, LMS_TX, LMS_CHA, false);
    9a64:	04800044 	movi	r18,1
    9a68:	05401044 	movi	r21,65
    9a6c:	a80d883a 	mov	r6,r21
    9a70:	900b883a 	mov	r5,r18
    9a74:	8009883a 	mov	r4,r16
    9a78:	000f883a 	mov	r7,zero
    9a7c:	00013440 	call	1344 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_TX, LMS_CHB, false);
    9a80:	05001084 	movi	r20,66
    9a84:	a00d883a 	mov	r6,r20
    9a88:	900b883a 	mov	r5,r18
    9a8c:	8009883a 	mov	r4,r16
    9a90:	000f883a 	mov	r7,zero
    9a94:	00013440 	call	1344 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_RX, LMS_CHA, false);
    9a98:	04c00084 	movi	r19,2
    9a9c:	a80d883a 	mov	r6,r21
    9aa0:	980b883a 	mov	r5,r19
    9aa4:	8009883a 	mov	r4,r16
    9aa8:	000f883a 	mov	r7,zero
    9aac:	00013440 	call	1344 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_RX, LMS_CHB, false);
    9ab0:	000f883a 	mov	r7,zero
    9ab4:	a00d883a 	mov	r6,r20
    9ab8:	980b883a 	mov	r5,r19
    9abc:	8009883a 	mov	r4,r16
    9ac0:	00013440 	call	1344 <LMS7002M_afe_enable>
    LMS7002M_rxtsp_enable(self, LMS_CHAB, false);
    9ac4:	880b883a 	mov	r5,r17
    9ac8:	8009883a 	mov	r4,r16
    9acc:	000d883a 	mov	r6,zero
    9ad0:	000bd6c0 	call	bd6c <LMS7002M_rxtsp_enable>
    LMS7002M_txtsp_enable(self, LMS_CHAB, false);
    9ad4:	880b883a 	mov	r5,r17
    9ad8:	8009883a 	mov	r4,r16
    9adc:	000d883a 	mov	r6,zero
    9ae0:	000e10c0 	call	e10c <LMS7002M_txtsp_enable>
    LMS7002M_rbb_enable(self, LMS_CHAB, false);
    9ae4:	880b883a 	mov	r5,r17
    9ae8:	8009883a 	mov	r4,r16
    9aec:	000d883a 	mov	r6,zero
    9af0:	000a1200 	call	a120 <LMS7002M_rbb_enable>
    LMS7002M_tbb_enable(self, LMS_CHAB, false);
    9af4:	880b883a 	mov	r5,r17
    9af8:	8009883a 	mov	r4,r16
    9afc:	000d883a 	mov	r6,zero
    9b00:	000cce80 	call	cce8 <LMS7002M_tbb_enable>
    LMS7002M_rfe_enable(self, LMS_CHAB, false);
    9b04:	880b883a 	mov	r5,r17
    9b08:	8009883a 	mov	r4,r16
    9b0c:	000d883a 	mov	r6,zero
    9b10:	000a4700 	call	a470 <LMS7002M_rfe_enable>
    LMS7002M_trf_enable(self, LMS_CHAB, false);
    9b14:	880b883a 	mov	r5,r17
    9b18:	8009883a 	mov	r4,r16
    9b1c:	000d883a 	mov	r6,zero
    9b20:	000ce5c0 	call	ce5c <LMS7002M_trf_enable>
    LMS7002M_sxx_enable(self, LMS_RX, false);
    9b24:	980b883a 	mov	r5,r19
    9b28:	8009883a 	mov	r4,r16
    9b2c:	000d883a 	mov	r6,zero
    9b30:	000c4000 	call	c400 <LMS7002M_sxx_enable>
    LMS7002M_sxx_enable(self, LMS_TX, false);
    9b34:	000d883a 	mov	r6,zero
    9b38:	900b883a 	mov	r5,r18
    9b3c:	8009883a 	mov	r4,r16
}
    9b40:	dfc00617 	ldw	ra,24(sp)
    9b44:	dd400517 	ldw	r21,20(sp)
    9b48:	dd000417 	ldw	r20,16(sp)
    9b4c:	dcc00317 	ldw	r19,12(sp)
    9b50:	dc800217 	ldw	r18,8(sp)
    9b54:	dc400117 	ldw	r17,4(sp)
    9b58:	dc000017 	ldw	r16,0(sp)
    9b5c:	dec00704 	addi	sp,sp,28
    LMS7002M_rbb_enable(self, LMS_CHAB, false);
    LMS7002M_tbb_enable(self, LMS_CHAB, false);
    LMS7002M_rfe_enable(self, LMS_CHAB, false);
    LMS7002M_trf_enable(self, LMS_CHAB, false);
    LMS7002M_sxx_enable(self, LMS_RX, false);
    LMS7002M_sxx_enable(self, LMS_TX, false);
    9b60:	000c4001 	jmpi	c400 <LMS7002M_sxx_enable>

00009b64 <LMS7002M_configure_lml_port>:
}

void LMS7002M_configure_lml_port(LMS7002M_t *self, const LMS7002M_port_t portNo, const LMS7002M_dir_t direction, const int mclkDiv)
{
    9b64:	defffb04 	addi	sp,sp,-20
    9b68:	dc800215 	stw	r18,8(sp)
    9b6c:	2825883a 	mov	r18,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9b70:	014010c4 	movi	r5,67
    LMS7002M_sxx_enable(self, LMS_RX, false);
    LMS7002M_sxx_enable(self, LMS_TX, false);
}

void LMS7002M_configure_lml_port(LMS7002M_t *self, const LMS7002M_port_t portNo, const LMS7002M_dir_t direction, const int mclkDiv)
{
    9b74:	dcc00315 	stw	r19,12(sp)
    9b78:	dc400115 	stw	r17,4(sp)
    9b7c:	dc000015 	stw	r16,0(sp)
    9b80:	2023883a 	mov	r17,r4
    9b84:	dfc00415 	stw	ra,16(sp)
    9b88:	3027883a 	mov	r19,r6
    9b8c:	3821883a 	mov	r16,r7
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9b90:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //set TRXIQ on both ports
    if (portNo == LMS_PORT1)
    9b94:	00c00044 	movi	r3,1
    9b98:	88846917 	ldw	r2,4516(r17)
    9b9c:	90c0041e 	bne	r18,r3,9bb0 <LMS7002M_configure_lml_port+0x4c>
    {
        self->regs->reg_0x0023_lml1_mode = REG_0X0023_LML1_MODE_TRXIQ;
        self->regs->reg_0x0023_lml1_rxntxiq = (direction==LMS_TX)?
    9ba0:	98c6c03a 	cmpne	r3,r19,r3
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    //set TRXIQ on both ports
    if (portNo == LMS_PORT1)
    {
        self->regs->reg_0x0023_lml1_mode = REG_0X0023_LML1_MODE_TRXIQ;
    9ba4:	10003515 	stw	zero,212(r2)
        self->regs->reg_0x0023_lml1_rxntxiq = (direction==LMS_TX)?
    9ba8:	10c03415 	stw	r3,208(r2)
    9bac:	00000506 	br	9bc4 <LMS7002M_configure_lml_port+0x60>
            REG_0X0023_LML1_RXNTXIQ_RXIQ:REG_0X0023_LML1_RXNTXIQ_TXIQ; //WARNING: TX/RX perspective swap
    }
    if (portNo == LMS_PORT2)
    9bb0:	00c00084 	movi	r3,2
    9bb4:	90c0031e 	bne	r18,r3,9bc4 <LMS7002M_configure_lml_port+0x60>
    {
        self->regs->reg_0x0023_lml2_mode = REG_0X0023_LML2_MODE_TRXIQ;
        self->regs->reg_0x0023_lml2_rxntxiq = (direction==LMS_TX)?
    9bb8:	98c00058 	cmpnei	r3,r19,1
        self->regs->reg_0x0023_lml1_rxntxiq = (direction==LMS_TX)?
            REG_0X0023_LML1_RXNTXIQ_RXIQ:REG_0X0023_LML1_RXNTXIQ_TXIQ; //WARNING: TX/RX perspective swap
    }
    if (portNo == LMS_PORT2)
    {
        self->regs->reg_0x0023_lml2_mode = REG_0X0023_LML2_MODE_TRXIQ;
    9bbc:	10003215 	stw	zero,200(r2)
        self->regs->reg_0x0023_lml2_rxntxiq = (direction==LMS_TX)?
    9bc0:	10c03115 	stw	r3,196(r2)
            REG_0X0023_LML2_RXNTXIQ_RXIQ:REG_0X0023_LML2_RXNTXIQ_TXIQ; //WARNING: TX/RX perspective swap
    }

    //automatic directions based on mode above
    self->regs->reg_0x0023_enabledirctr1 = 0;
    9bc4:	10002d15 	stw	zero,180(r2)
    self->regs->reg_0x0023_enabledirctr2 = 0;
    9bc8:	10002b15 	stw	zero,172(r2)

    //set the FIFO rd and wr clock muxes based on direction
    if (direction == LMS_TX)
    9bcc:	00c00044 	movi	r3,1
    9bd0:	01000084 	movi	r4,2
    9bd4:	98c0081e 	bne	r19,r3,9bf8 <LMS7002M_configure_lml_port+0x94>
    {
        self->regs->reg_0x002a_txrdclk_mux = REG_0X002A_TXRDCLK_MUX_TXTSPCLK;
        self->regs->reg_0x002a_txwrclk_mux = (portNo==LMS_PORT1)?REG_0X002A_TXWRCLK_MUX_FCLK1:REG_0X002A_TXWRCLK_MUX_FCLK2;
    9bd8:	90c6c03a 	cmpne	r3,r18,r3
    self->regs->reg_0x0023_enabledirctr2 = 0;

    //set the FIFO rd and wr clock muxes based on direction
    if (direction == LMS_TX)
    {
        self->regs->reg_0x002a_txrdclk_mux = REG_0X002A_TXRDCLK_MUX_TXTSPCLK;
    9bdc:	11004c15 	stw	r4,304(r2)
        self->regs->reg_0x002a_txwrclk_mux = (portNo==LMS_PORT1)?REG_0X002A_TXWRCLK_MUX_FCLK1:REG_0X002A_TXWRCLK_MUX_FCLK2;
    9be0:	10c04d15 	stw	r3,308(r2)
    }

    //data stream muxes
    if (direction == LMS_TX)
    {
        self->regs->reg_0x002a_tx_mux = (portNo==LMS_PORT1)?REG_0X002A_TX_MUX_PORT1:REG_0X002A_TX_MUX_PORT2;
    9be4:	10c04b15 	stw	r3,300(r2)
    {
        self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_RXTSP;
    }

    //clock mux (outputs to mclk pin)
    if (portNo == LMS_PORT1)
    9be8:	94c0381e 	bne	r18,r19,9ccc <LMS7002M_configure_lml_port+0x168>
    {
        self->regs->reg_0x002b_mclk1src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
    9bec:	84c7003a 	cmpeq	r3,r16,r19
    9bf0:	1806907a 	slli	r3,r3,1
    9bf4:	00000a06 	br	9c20 <LMS7002M_configure_lml_port+0xbc>
    if (direction == LMS_TX)
    {
        self->regs->reg_0x002a_txrdclk_mux = REG_0X002A_TXRDCLK_MUX_TXTSPCLK;
        self->regs->reg_0x002a_txwrclk_mux = (portNo==LMS_PORT1)?REG_0X002A_TXWRCLK_MUX_FCLK1:REG_0X002A_TXWRCLK_MUX_FCLK2;
    }
    if (direction == LMS_RX)
    9bf8:	9900041e 	bne	r19,r4,9c0c <LMS7002M_configure_lml_port+0xa8>
    {
        self->regs->reg_0x002a_rxrdclk_mux = (portNo==LMS_PORT1)?REG_0X002A_RXRDCLK_MUX_MCLK1:REG_0X002A_RXRDCLK_MUX_MCLK2;
    9bfc:	91400058 	cmpnei	r5,r18,1
    9c00:	11404e15 	stw	r5,312(r2)
        self->regs->reg_0x002a_rxwrclk_mux = REG_0X002A_RXWRCLK_MUX_RXTSPCLK;
    9c04:	14c04f15 	stw	r19,316(r2)
    {
        self->regs->reg_0x002a_tx_mux = (portNo==LMS_PORT1)?REG_0X002A_TX_MUX_PORT1:REG_0X002A_TX_MUX_PORT2;
    }
    if (direction == LMS_RX)
    {
        self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_RXTSP;
    9c08:	10004a15 	stw	zero,296(r2)
    }

    //clock mux (outputs to mclk pin)
    if (portNo == LMS_PORT1)
    9c0c:	90c0061e 	bne	r18,r3,9c28 <LMS7002M_configure_lml_port+0xc4>
    {
        self->regs->reg_0x002b_mclk1src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_RXTSPCLKA:REG_0X002B_MCLK1SRC_RXTSPCLKA_DIV);
    9c10:	80c0021e 	bne	r16,r3,9c1c <LMS7002M_configure_lml_port+0xb8>
    9c14:	00c000c4 	movi	r3,3
    9c18:	00000106 	br	9c20 <LMS7002M_configure_lml_port+0xbc>
    9c1c:	00c00044 	movi	r3,1
    }

    //clock mux (outputs to mclk pin)
    if (portNo == LMS_PORT1)
    {
        self->regs->reg_0x002b_mclk1src = (direction==LMS_TX)?
    9c20:	10c05315 	stw	r3,332(r2)
    9c24:	00000406 	br	9c38 <LMS7002M_configure_lml_port+0xd4>
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_RXTSPCLKA:REG_0X002B_MCLK1SRC_RXTSPCLKA_DIV);
    }
    if (portNo == LMS_PORT2)
    9c28:	91000d1e 	bne	r18,r4,9c60 <LMS7002M_configure_lml_port+0xfc>
    {
        self->regs->reg_0x002b_mclk2src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_TXTSPCLKA:REG_0X002B_MCLK2SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_RXTSPCLKA:REG_0X002B_MCLK2SRC_RXTSPCLKA_DIV);
    9c2c:	80c02b1e 	bne	r16,r3,9cdc <LMS7002M_configure_lml_port+0x178>
    9c30:	048000c4 	movi	r18,3
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_RXTSPCLKA:REG_0X002B_MCLK1SRC_RXTSPCLKA_DIV);
    }
    if (portNo == LMS_PORT2)
    {
        self->regs->reg_0x002b_mclk2src = (direction==LMS_TX)?
    9c34:	14805215 	stw	r18,328(r2)
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_TXTSPCLKA:REG_0X002B_MCLK2SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_RXTSPCLKA:REG_0X002B_MCLK2SRC_RXTSPCLKA_DIV);
    }

    //clock divider (outputs to mclk pin)
    if (direction == LMS_TX)
    9c38:	00c00044 	movi	r3,1
    9c3c:	98c0081e 	bne	r19,r3,9c60 <LMS7002M_configure_lml_port+0xfc>
    {
        self->regs->reg_0x002b_txdiven = (mclkDiv > 1)?1:0;
        self->regs->reg_0x002c_txtspclk_div = (mclkDiv/2)-1;
    9c40:	800ed7fa 	srli	r7,r16,31
    }

    //clock divider (outputs to mclk pin)
    if (direction == LMS_TX)
    {
        self->regs->reg_0x002b_txdiven = (mclkDiv > 1)?1:0;
    9c44:	80c00088 	cmpgei	r3,r16,2
    9c48:	10c05415 	stw	r3,336(r2)
        self->regs->reg_0x002c_txtspclk_div = (mclkDiv/2)-1;
    9c4c:	3c21883a 	add	r16,r7,r16
    9c50:	8021d07a 	srai	r16,r16,1
    9c54:	843fffc4 	addi	r16,r16,-1
    9c58:	14005615 	stw	r16,344(r2)
    9c5c:	00000906 	br	9c84 <LMS7002M_configure_lml_port+0x120>
    }
    if (direction == LMS_RX)
    9c60:	00c00084 	movi	r3,2
    9c64:	98c0071e 	bne	r19,r3,9c84 <LMS7002M_configure_lml_port+0x120>
    {
        self->regs->reg_0x002b_rxdiven = (mclkDiv > 1)?1:0;
        self->regs->reg_0x002c_rxtspclk_div = (mclkDiv/2)-1;
    9c68:	800ed7fa 	srli	r7,r16,31
        self->regs->reg_0x002b_txdiven = (mclkDiv > 1)?1:0;
        self->regs->reg_0x002c_txtspclk_div = (mclkDiv/2)-1;
    }
    if (direction == LMS_RX)
    {
        self->regs->reg_0x002b_rxdiven = (mclkDiv > 1)?1:0;
    9c6c:	80c6403a 	cmpge	r3,r16,r3
    9c70:	10c05515 	stw	r3,340(r2)
        self->regs->reg_0x002c_rxtspclk_div = (mclkDiv/2)-1;
    9c74:	3c21883a 	add	r16,r7,r16
    9c78:	8021d07a 	srai	r16,r16,1
    9c7c:	843fffc4 	addi	r16,r16,-1
    9c80:	14005715 	stw	r16,348(r2)
    }

    LMS7002M_regs_spi_write(self, 0x0023);
    9c84:	8809883a 	mov	r4,r17
    9c88:	014008c4 	movi	r5,35
    9c8c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x002A);
    9c90:	8809883a 	mov	r4,r17
    9c94:	01400a84 	movi	r5,42
    9c98:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x002B);
    9c9c:	8809883a 	mov	r4,r17
    9ca0:	01400ac4 	movi	r5,43
    9ca4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x002C);
    9ca8:	01400b04 	movi	r5,44
    9cac:	8809883a 	mov	r4,r17
}
    9cb0:	dfc00417 	ldw	ra,16(sp)
    9cb4:	dcc00317 	ldw	r19,12(sp)
    9cb8:	dc800217 	ldw	r18,8(sp)
    9cbc:	dc400117 	ldw	r17,4(sp)
    9cc0:	dc000017 	ldw	r16,0(sp)
    9cc4:	dec00504 	addi	sp,sp,20
    }

    LMS7002M_regs_spi_write(self, 0x0023);
    LMS7002M_regs_spi_write(self, 0x002A);
    LMS7002M_regs_spi_write(self, 0x002B);
    LMS7002M_regs_spi_write(self, 0x002C);
    9cc8:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>
    {
        self->regs->reg_0x002b_mclk1src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_TXTSPCLKA:REG_0X002B_MCLK1SRC_TXTSPCLKA_DIV):
            ((mclkDiv==1)?REG_0X002B_MCLK1SRC_RXTSPCLKA:REG_0X002B_MCLK1SRC_RXTSPCLKA_DIV);
    }
    if (portNo == LMS_PORT2)
    9ccc:	913fdc1e 	bne	r18,r4,9c40 <__alt_data_end+0xfffcb440>
    {
        self->regs->reg_0x002b_mclk2src = (direction==LMS_TX)?
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_TXTSPCLKA:REG_0X002B_MCLK2SRC_TXTSPCLKA_DIV):
    9cd0:	84ffd826 	beq	r16,r19,9c34 <__alt_data_end+0xfffcb434>
    9cd4:	0025883a 	mov	r18,zero
    9cd8:	003fd606 	br	9c34 <__alt_data_end+0xfffcb434>
            ((mclkDiv==1)?REG_0X002B_MCLK2SRC_RXTSPCLKA:REG_0X002B_MCLK2SRC_RXTSPCLKA_DIV);
    9cdc:	04800044 	movi	r18,1
    9ce0:	003fd406 	br	9c34 <__alt_data_end+0xfffcb434>

00009ce4 <LMS7002M_invert_fclk>:
    LMS7002M_regs_spi_write(self, 0x002B);
    LMS7002M_regs_spi_write(self, 0x002C);
}

void LMS7002M_invert_fclk(LMS7002M_t *self, const bool invert)
{
    9ce4:	defffd04 	addi	sp,sp,-12
    9ce8:	dc000015 	stw	r16,0(sp)
    9cec:	2821883a 	mov	r16,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9cf0:	014010c4 	movi	r5,67
    LMS7002M_regs_spi_write(self, 0x002B);
    LMS7002M_regs_spi_write(self, 0x002C);
}

void LMS7002M_invert_fclk(LMS7002M_t *self, const bool invert)
{
    9cf4:	dc400115 	stw	r17,4(sp)
    9cf8:	dfc00215 	stw	ra,8(sp)
    9cfc:	2023883a 	mov	r17,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9d00:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x002b_fclk1_inv = invert?1:0;
    9d04:	88846917 	ldw	r2,4516(r17)
    9d08:	81403fcc 	andi	r5,r16,255
    self->regs->reg_0x002b_fclk2_inv = invert?1:0;
    LMS7002M_regs_spi_write(self, 0x002B);
    9d0c:	8809883a 	mov	r4,r17
void LMS7002M_invert_fclk(LMS7002M_t *self, const bool invert)
{
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x002b_fclk1_inv = invert?1:0;
    9d10:	11405115 	stw	r5,324(r2)
    self->regs->reg_0x002b_fclk2_inv = invert?1:0;
    9d14:	11405015 	stw	r5,320(r2)
    LMS7002M_regs_spi_write(self, 0x002B);
    9d18:	01400ac4 	movi	r5,43
}
    9d1c:	dfc00217 	ldw	ra,8(sp)
    9d20:	dc400117 	ldw	r17,4(sp)
    9d24:	dc000017 	ldw	r16,0(sp)
    9d28:	dec00304 	addi	sp,sp,12
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x002b_fclk1_inv = invert?1:0;
    self->regs->reg_0x002b_fclk2_inv = invert?1:0;
    LMS7002M_regs_spi_write(self, 0x002B);
    9d2c:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

00009d30 <LMS7002M_setup_digital_loopback>:
}

void LMS7002M_setup_digital_loopback(LMS7002M_t *self)
{
    9d30:	defffe04 	addi	sp,sp,-8
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9d34:	014010c4 	movi	r5,67
    self->regs->reg_0x002b_fclk2_inv = invert?1:0;
    LMS7002M_regs_spi_write(self, 0x002B);
}

void LMS7002M_setup_digital_loopback(LMS7002M_t *self)
{
    9d38:	dc000015 	stw	r16,0(sp)
    9d3c:	dfc00115 	stw	ra,4(sp)
    9d40:	2021883a 	mov	r16,r4
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9d44:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_TXFIFO;
    9d48:	80846917 	ldw	r2,4516(r16)
    9d4c:	01000044 	movi	r4,1
    //self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_LFSR;
    if (self->regs->reg_0x002a_txwrclk_mux == REG_0X002A_TXWRCLK_MUX_FCLK1)
    9d50:	10c04d17 	ldw	r3,308(r2)
void LMS7002M_setup_digital_loopback(LMS7002M_t *self)
{
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_TXFIFO;
    9d54:	11004a15 	stw	r4,296(r2)
    //self->regs->reg_0x002a_rx_mux = REG_0X002A_RX_MUX_LFSR;
    if (self->regs->reg_0x002a_txwrclk_mux == REG_0X002A_TXWRCLK_MUX_FCLK1)
    9d58:	1800021e 	bne	r3,zero,9d64 <LMS7002M_setup_digital_loopback+0x34>
    {
        self->regs->reg_0x002a_rxwrclk_mux = REG_0X002A_RXWRCLK_MUX_FCLK1;
    9d5c:	10004f15 	stw	zero,316(r2)
    9d60:	00000206 	br	9d6c <LMS7002M_setup_digital_loopback+0x3c>
    }
    if (self->regs->reg_0x002a_txwrclk_mux == REG_0X002A_TXWRCLK_MUX_FCLK2)
    9d64:	1900011e 	bne	r3,r4,9d6c <LMS7002M_setup_digital_loopback+0x3c>
    {
        self->regs->reg_0x002a_rxwrclk_mux = REG_0X002A_RXWRCLK_MUX_FCLK2;
    9d68:	10c04f15 	stw	r3,316(r2)
    }
    LMS7002M_regs_spi_write(self, 0x002A);
    9d6c:	01400a84 	movi	r5,42
    9d70:	8009883a 	mov	r4,r16
}
    9d74:	dfc00117 	ldw	ra,4(sp)
    9d78:	dc000017 	ldw	r16,0(sp)
    9d7c:	dec00204 	addi	sp,sp,8
    }
    if (self->regs->reg_0x002a_txwrclk_mux == REG_0X002A_TXWRCLK_MUX_FCLK2)
    {
        self->regs->reg_0x002a_rxwrclk_mux = REG_0X002A_RXWRCLK_MUX_FCLK2;
    }
    LMS7002M_regs_spi_write(self, 0x002A);
    9d80:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

00009d84 <LMS7002M_set_mac_dir>:
    self->regs = regs;
}

void LMS7002M_set_mac_dir(LMS7002M_t *self, const LMS7002M_dir_t direction)
{
    switch (direction)
    9d84:	00800044 	movi	r2,1
    9d88:	28800426 	beq	r5,r2,9d9c <LMS7002M_set_mac_dir+0x18>
    9d8c:	00800084 	movi	r2,2
    9d90:	2880041e 	bne	r5,r2,9da4 <LMS7002M_set_mac_dir+0x20>
    {
    case LMS_RX: LMS7002M_set_mac_ch(self, LMS_CHA); break;
    9d94:	01401044 	movi	r5,65
    9d98:	00000106 	br	9da0 <LMS7002M_set_mac_dir+0x1c>
    case LMS_TX: LMS7002M_set_mac_ch(self, LMS_CHB); break;
    9d9c:	01401084 	movi	r5,66
    9da0:	00098081 	jmpi	9808 <LMS7002M_set_mac_ch>
    9da4:	f800283a 	ret

00009da8 <LMS7002M_set_diq_mux>:
    }
    return 0; //dont care
}

void LMS7002M_set_diq_mux(LMS7002M_t *self, const LMS7002M_dir_t direction, const int positions[4])
{
    9da8:	defffb04 	addi	sp,sp,-20
    9dac:	dcc00315 	stw	r19,12(sp)
    9db0:	2827883a 	mov	r19,r5
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9db4:	014010c4 	movi	r5,67
    }
    return 0; //dont care
}

void LMS7002M_set_diq_mux(LMS7002M_t *self, const LMS7002M_dir_t direction, const int positions[4])
{
    9db8:	dc800215 	stw	r18,8(sp)
    9dbc:	dc000015 	stw	r16,0(sp)
    9dc0:	dfc00415 	stw	ra,16(sp)
    9dc4:	dc400115 	stw	r17,4(sp)
    9dc8:	2025883a 	mov	r18,r4
    9dcc:	3021883a 	mov	r16,r6
    //LML is in global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    9dd0:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //set the same config on both ports, only one is used as per port config

    if (direction == LMS_TX)
    9dd4:	00800044 	movi	r2,1
    9dd8:	9880221e 	bne	r19,r2,9e64 <LMS7002M_set_diq_mux+0xbc>
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9ddc:	94446917 	ldw	r17,4516(r18)
    9de0:	800b883a 	mov	r5,r16
    9de4:	010000c4 	movi	r4,3
    9de8:	00097e40 	call	97e4 <__lms7002m_diq_index>
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9dec:	800b883a 	mov	r5,r16
    9df0:	01000084 	movi	r4,2

    //set the same config on both ports, only one is used as per port config

    if (direction == LMS_TX)
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9df4:	88803a15 	stw	r2,232(r17)
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9df8:	00097e40 	call	97e4 <__lms7002m_diq_index>
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9dfc:	800b883a 	mov	r5,r16
    9e00:	9809883a 	mov	r4,r19
    //set the same config on both ports, only one is used as per port config

    if (direction == LMS_TX)
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9e04:	88803b15 	stw	r2,236(r17)
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9e08:	00097e40 	call	97e4 <__lms7002m_diq_index>
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
    9e0c:	800b883a 	mov	r5,r16
    9e10:	0009883a 	mov	r4,zero

    if (direction == LMS_TX)
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9e14:	88803c15 	stw	r2,240(r17)
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
    9e18:	00097e40 	call	97e4 <__lms7002m_diq_index>
        self->regs->reg_0x0027_lml2_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9e1c:	800b883a 	mov	r5,r16
    9e20:	010000c4 	movi	r4,3
    if (direction == LMS_TX)
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
    9e24:	88803d15 	stw	r2,244(r17)
        self->regs->reg_0x0027_lml2_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9e28:	00097e40 	call	97e4 <__lms7002m_diq_index>
        self->regs->reg_0x0027_lml2_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9e2c:	800b883a 	mov	r5,r16
    9e30:	01000084 	movi	r4,2
    {
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
        self->regs->reg_0x0027_lml2_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
    9e34:	88804415 	stw	r2,272(r17)
        self->regs->reg_0x0027_lml2_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9e38:	00097e40 	call	97e4 <__lms7002m_diq_index>
        self->regs->reg_0x0027_lml2_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9e3c:	800b883a 	mov	r5,r16
    9e40:	9809883a 	mov	r4,r19
        self->regs->reg_0x0024_lml1_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0024_lml1_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
        self->regs->reg_0x0024_lml1_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
        self->regs->reg_0x0024_lml1_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
        self->regs->reg_0x0027_lml2_bqp = __lms7002m_diq_index(LMS7002M_LML_BQ, positions);
        self->regs->reg_0x0027_lml2_bip = __lms7002m_diq_index(LMS7002M_LML_BI, positions);
    9e44:	88804515 	stw	r2,276(r17)
        self->regs->reg_0x0027_lml2_aqp = __lms7002m_diq_index(LMS7002M_LML_AQ, positions);
    9e48:	00097e40 	call	97e4 <__lms7002m_diq_index>
    9e4c:	88804615 	stw	r2,280(r17)
        self->regs->reg_0x0027_lml2_aip = __lms7002m_diq_index(LMS7002M_LML_AI, positions);
    9e50:	800b883a 	mov	r5,r16
    9e54:	0009883a 	mov	r4,zero
    9e58:	00097e40 	call	97e4 <__lms7002m_diq_index>
    9e5c:	88804715 	stw	r2,284(r17)
    9e60:	00001306 	br	9eb0 <LMS7002M_set_diq_mux+0x108>
    }

    if (direction == LMS_RX)
    9e64:	00800084 	movi	r2,2
    9e68:	9880111e 	bne	r19,r2,9eb0 <LMS7002M_set_diq_mux+0x108>
    {
        self->regs->reg_0x0024_lml1_s3s = positions[3];
    9e6c:	80c00317 	ldw	r3,12(r16)
    9e70:	90846917 	ldw	r2,4516(r18)
    9e74:	10c03615 	stw	r3,216(r2)
        self->regs->reg_0x0024_lml1_s2s = positions[2];
    9e78:	80c00217 	ldw	r3,8(r16)
    9e7c:	10c03715 	stw	r3,220(r2)
        self->regs->reg_0x0024_lml1_s1s = positions[1];
    9e80:	80c00117 	ldw	r3,4(r16)
    9e84:	10c03815 	stw	r3,224(r2)
        self->regs->reg_0x0024_lml1_s0s = positions[0];
    9e88:	80c00017 	ldw	r3,0(r16)
    9e8c:	10c03915 	stw	r3,228(r2)
        self->regs->reg_0x0027_lml2_s3s = positions[3];
    9e90:	80c00317 	ldw	r3,12(r16)
    9e94:	10c04015 	stw	r3,256(r2)
        self->regs->reg_0x0027_lml2_s2s = positions[2];
    9e98:	80c00217 	ldw	r3,8(r16)
    9e9c:	10c04115 	stw	r3,260(r2)
        self->regs->reg_0x0027_lml2_s1s = positions[1];
    9ea0:	80c00117 	ldw	r3,4(r16)
    9ea4:	10c04215 	stw	r3,264(r2)
        self->regs->reg_0x0027_lml2_s0s = positions[0];
    9ea8:	80c00017 	ldw	r3,0(r16)
    9eac:	10c04315 	stw	r3,268(r2)
    }

    LMS7002M_regs_spi_write(self, 0x0024);
    9eb0:	9009883a 	mov	r4,r18
    9eb4:	01400904 	movi	r5,36
    9eb8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0027);
    9ebc:	014009c4 	movi	r5,39
    9ec0:	9009883a 	mov	r4,r18
}
    9ec4:	dfc00417 	ldw	ra,16(sp)
    9ec8:	dcc00317 	ldw	r19,12(sp)
    9ecc:	dc800217 	ldw	r18,8(sp)
    9ed0:	dc400117 	ldw	r17,4(sp)
    9ed4:	dc000017 	ldw	r16,0(sp)
    9ed8:	dec00504 	addi	sp,sp,20
        self->regs->reg_0x0027_lml2_s1s = positions[1];
        self->regs->reg_0x0027_lml2_s0s = positions[0];
    }

    LMS7002M_regs_spi_write(self, 0x0024);
    LMS7002M_regs_spi_write(self, 0x0027);
    9edc:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

00009ee0 <default_handler>:
/***********************************************************************
 * Default log message handler implementation
 **********************************************************************/
void default_handler(const LMS7_log_level_t level, const char *message)
{
    switch (level)
    9ee0:	213fffc4 	addi	r4,r4,-1
    9ee4:	008001c4 	movi	r2,7

/***********************************************************************
 * Default log message handler implementation
 **********************************************************************/
void default_handler(const LMS7_log_level_t level, const char *message)
{
    9ee8:	280d883a 	mov	r6,r5
    switch (level)
    9eec:	11002936 	bltu	r2,r4,9f94 <default_handler+0xb4>
    9ef0:	200890ba 	slli	r4,r4,2
    9ef4:	00800074 	movhi	r2,1
    9ef8:	10a7c304 	addi	r2,r2,-24820
    9efc:	2089883a 	add	r4,r4,r2
    9f00:	20c00017 	ldw	r3,0(r4)
    9f04:	d0a00417 	ldw	r2,-32752(gp)
    9f08:	1800683a 	jmp	r3
    9f0c:	00009f2c 	andhi	zero,zero,636
    9f10:	00009f38 	rdprs	zero,zero,636
    9f14:	00009f48 	cmpgei	zero,zero,637
    9f18:	00009f54 	movui	zero,637
    9f1c:	00009f60 	cmpeqi	zero,zero,637
    9f20:	00009f6c 	andhi	zero,zero,637
    9f24:	00009f78 	rdprs	zero,zero,637
    9f28:	00009f84 	movi	zero,638
    {
    case LMS7_FATAL:    fprintf(stderr, ANSI_COLOR_BOLD ANSI_COLOR_RED "[FATAL] %s" ANSI_COLOR_RESET "\n", message); break;
    9f2c:	014000f4 	movhi	r5,3
    9f30:	29669004 	addi	r5,r5,-26048
    9f34:	00000206 	br	9f40 <default_handler+0x60>
    case LMS7_CRITICAL: fprintf(stderr, ANSI_COLOR_BOLD ANSI_COLOR_RED "[CRITICAL] %s" ANSI_COLOR_RESET "\n", message); break;
    9f38:	014000f4 	movhi	r5,3
    9f3c:	29669704 	addi	r5,r5,-26020
    9f40:	11000317 	ldw	r4,12(r2)
    9f44:	00001206 	br	9f90 <default_handler+0xb0>
    case LMS7_ERROR:    fprintf(stderr, ANSI_COLOR_BOLD ANSI_COLOR_RED "[ERROR] %s" ANSI_COLOR_RESET "\n", message); break;
    9f48:	014000f4 	movhi	r5,3
    9f4c:	29669e04 	addi	r5,r5,-25992
    9f50:	003ffb06 	br	9f40 <__alt_data_end+0xfffcb740>
    case LMS7_WARNING:  fprintf(stderr, ANSI_COLOR_BOLD ANSI_COLOR_YELLOW "[WARNING] %s" ANSI_COLOR_RESET "\n", message); break;
    9f54:	014000f4 	movhi	r5,3
    9f58:	2966a504 	addi	r5,r5,-25964
    9f5c:	003ff806 	br	9f40 <__alt_data_end+0xfffcb740>
    case LMS7_NOTICE:   fprintf(stdout, ANSI_COLOR_GREEN "[NOTICE] %s" ANSI_COLOR_RESET "\n", message); break;
    9f60:	014000f4 	movhi	r5,3
    9f64:	2966ac04 	addi	r5,r5,-25936
    9f68:	00000806 	br	9f8c <default_handler+0xac>
    case LMS7_INFO:     fprintf(stdout, "[INFO] %s\n", message); break;
    9f6c:	014000f4 	movhi	r5,3
    9f70:	2966b204 	addi	r5,r5,-25912
    9f74:	00000506 	br	9f8c <default_handler+0xac>
    case LMS7_DEBUG:    fprintf(stdout, "[DEBUG] %s\n", message); break;
    9f78:	014000f4 	movhi	r5,3
    9f7c:	2966b504 	addi	r5,r5,-25900
    9f80:	00000206 	br	9f8c <default_handler+0xac>
    case LMS7_TRACE:    fprintf(stdout, "[TRACE] %s\n", message); break;
    9f84:	014000f4 	movhi	r5,3
    9f88:	2966b804 	addi	r5,r5,-25888
    9f8c:	11000217 	ldw	r4,8(r2)
    9f90:	00114181 	jmpi	11418 <fprintf>
    9f94:	f800283a 	ret

00009f98 <LMS7_set_log_level>:
static LMS7_log_level_t _log_level = LMS7_NOTICE;
static LMS7_log_handler_t _log_handler = default_handler;

void LMS7_set_log_level(const LMS7_log_level_t level)
{
    _log_level = level;
    9f98:	d1200115 	stw	r4,-32764(gp)
    9f9c:	f800283a 	ret

00009fa0 <LMS7_log>:
}

void LMS7_log(const LMS7_log_level_t level, const char *message)
{
    if (level > _log_level) return;
    9fa0:	d0a00117 	ldw	r2,-32764(gp)
    9fa4:	11000236 	bltu	r2,r4,9fb0 <LMS7_log+0x10>
    _log_handler(level, message);
    9fa8:	d0a00017 	ldw	r2,-32768(gp)
    9fac:	1000683a 	jmp	r2
    9fb0:	f800283a 	ret

00009fb4 <LMS7_vlogf>:
}

void LMS7_vlogf(const LMS7_log_level_t level, const char *format, va_list args)
{
    if (level > _log_level) return;
    9fb4:	d0a00117 	ldw	r2,-32764(gp)
    9fb8:	11000b36 	bltu	r2,r4,9fe8 <LMS7_vlogf+0x34>
    if (level > _log_level) return;
    _log_handler(level, message);
}

void LMS7_vlogf(const LMS7_log_level_t level, const char *format, va_list args)
{
    9fbc:	defffe04 	addi	sp,sp,-8
    9fc0:	dc000015 	stw	r16,0(sp)
    if (level > _log_level) return;
    char *message;
    //if (vasprintf(&message, format, args) < 0) return;
    LMS7_log(level, message);
    9fc4:	0021883a 	mov	r16,zero
    9fc8:	800b883a 	mov	r5,r16
    if (level > _log_level) return;
    _log_handler(level, message);
}

void LMS7_vlogf(const LMS7_log_level_t level, const char *format, va_list args)
{
    9fcc:	dfc00115 	stw	ra,4(sp)
    if (level > _log_level) return;
    char *message;
    //if (vasprintf(&message, format, args) < 0) return;
    LMS7_log(level, message);
    9fd0:	0009fa00 	call	9fa0 <LMS7_log>
    free(message);
    9fd4:	8009883a 	mov	r4,r16
}
    9fd8:	dfc00117 	ldw	ra,4(sp)
    9fdc:	dc000017 	ldw	r16,0(sp)
    9fe0:	dec00204 	addi	sp,sp,8
{
    if (level > _log_level) return;
    char *message;
    //if (vasprintf(&message, format, args) < 0) return;
    LMS7_log(level, message);
    free(message);
    9fe4:	00126201 	jmpi	12620 <free>
    9fe8:	f800283a 	ret

00009fec <LMS7_set_log_handler>:
}

void LMS7_set_log_handler(const LMS7_log_handler_t handler)
{
    _log_handler = handler;
    9fec:	d1200015 	stw	r4,-32768(gp)
    9ff0:	f800283a 	ret

00009ff4 <LMS7002M_set_nco_freq>:

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_set_nco_freq(LMS7002M_t *self, const LMS7002M_dir_t direction, const LMS7002M_chan_t channel, const double freqRel)
{
    9ff4:	defff704 	addi	sp,sp,-36
    9ff8:	dd000515 	stw	r20,20(sp)
    9ffc:	dd000917 	ldw	r20,36(sp)
    a000:	dc400215 	stw	r17,8(sp)
    a004:	2023883a 	mov	r17,r4
    printf("LMS7002M_set_nco_freq: dir=%d chan=%c freqRel=%f\n", direction, channel, freqRel);
    a008:	010000f4 	movhi	r4,3
    a00c:	2126bb04 	addi	r4,r4,-25876
    a010:	dd000015 	stw	r20,0(sp)

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_set_nco_freq(LMS7002M_t *self, const LMS7002M_dir_t direction, const LMS7002M_chan_t channel, const double freqRel)
{
    a014:	dfc00715 	stw	ra,28(sp)
    a018:	dd400615 	stw	r21,24(sp)
    a01c:	dc800315 	stw	r18,12(sp)
    a020:	dc000115 	stw	r16,4(sp)
    a024:	2825883a 	mov	r18,r5
    a028:	3021883a 	mov	r16,r6
    a02c:	d9c00815 	stw	r7,32(sp)
    a030:	382b883a 	mov	r21,r7
    a034:	dcc00415 	stw	r19,16(sp)
    printf("LMS7002M_set_nco_freq: dir=%d chan=%c freqRel=%f\n", direction, channel, freqRel);
    a038:	00133800 	call	13380 <printf>
    LMS7002M_set_mac_ch(self, channel);
    a03c:	800b883a 	mov	r5,r16
    a040:	8809883a 	mov	r4,r17
    a044:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //handle sign flip for RX NCO on newer masks of the RFIC
    int sign = 1;
    if (self->regs->reg_0x002f_mask != 0 && direction == LMS_RX) sign = -1;
    a048:	8c046917 	ldw	r16,4516(r17)
    a04c:	80805b17 	ldw	r2,364(r16)
    a050:	10000226 	beq	r2,zero,a05c <LMS7002M_set_nco_freq+0x68>
    a054:	00800084 	movi	r2,2
    a058:	90800226 	beq	r18,r2,a064 <LMS7002M_set_nco_freq+0x70>
{
    printf("LMS7002M_set_nco_freq: dir=%d chan=%c freqRel=%f\n", direction, channel, freqRel);
    LMS7002M_set_mac_ch(self, channel);

    //handle sign flip for RX NCO on newer masks of the RFIC
    int sign = 1;
    a05c:	04c00044 	movi	r19,1
    a060:	00000106 	br	a068 <LMS7002M_set_nco_freq+0x74>
    if (self->regs->reg_0x002f_mask != 0 && direction == LMS_RX) sign = -1;
    a064:	04ffffc4 	movi	r19,-1

    uint32_t freqWord = sign*(int32_t)(freqRel*4294967296.0);
    a068:	000d883a 	mov	r6,zero
    a06c:	01d07c34 	movhi	r7,16880
    a070:	a809883a 	mov	r4,r21
    a074:	a00b883a 	mov	r5,r20
    a078:	00275f00 	call	275f0 <__muldf3>
    a07c:	180b883a 	mov	r5,r3
    a080:	1009883a 	mov	r4,r2
    a084:	00287580 	call	28758 <__fixdfsi>
    a088:	1009883a 	mov	r4,r2
    a08c:	980b883a 	mov	r5,r19
    a090:	0025ef80 	call	25ef8 <__mulsi3>
    const int freqHi = freqWord >> 16;
    const int freqLo = freqWord & 0xffff;

    if (direction == LMS_TX)
    a094:	01000044 	movi	r4,1
    //handle sign flip for RX NCO on newer masks of the RFIC
    int sign = 1;
    if (self->regs->reg_0x002f_mask != 0 && direction == LMS_RX) sign = -1;

    uint32_t freqWord = sign*(int32_t)(freqRel*4294967296.0);
    const int freqHi = freqWord >> 16;
    a098:	1006d43a 	srli	r3,r2,16
    const int freqLo = freqWord & 0xffff;
    a09c:	10bfffcc 	andi	r2,r2,65535

    if (direction == LMS_TX)
    a0a0:	9100051e 	bne	r18,r4,a0b8 <LMS7002M_set_nco_freq+0xc4>
    {
        self->regs->reg_0x0240_sel = 0; //table entry 0 will be used
    a0a4:	8001ec15 	stw	zero,1968(r16)
        self->regs->reg_0x0240_mode = REG_0X0240_MODE_FCW;
    a0a8:	8001ed15 	stw	zero,1972(r16)

        //load 32-bit frequency word into table entry 0
        self->regs->reg_0x0242_fcw0_hi = freqHi;
    a0ac:	80c1ef15 	stw	r3,1980(r16)
        self->regs->reg_0x0243_fcw0_lo = freqLo;
    a0b0:	8081f015 	stw	r2,1984(r16)
    a0b4:	00001806 	br	a118 <LMS7002M_set_nco_freq+0x124>
    }

    if (direction == LMS_RX)
    a0b8:	01000084 	movi	r4,2
    a0bc:	9100161e 	bne	r18,r4,a118 <LMS7002M_set_nco_freq+0x124>
    {
        self->regs->reg_0x0440_sel = 0; //table entry 0 will be used
    a0c0:	80021915 	stw	zero,2148(r16)
        self->regs->reg_0x0440_mode = REG_0X0440_MODE_FCW;
    a0c4:	80021a15 	stw	zero,2152(r16)

        //load 32-bit frequency word into table entry 0
        self->regs->reg_0x0442_fcw0_hi = freqHi;
    a0c8:	80c21c15 	stw	r3,2160(r16)
        self->regs->reg_0x0443_fcw0_lo = freqLo;
    a0cc:	80821d15 	stw	r2,2164(r16)
    }

    //write the registers
    const int addrTop = (direction==LMS_RX)?0x0400:0x0200;
    a0d0:	04010004 	movi	r16,1024
    LMS7002M_regs_spi_write(self, addrTop | 0x0040);
    a0d4:	81401014 	ori	r5,r16,64
    a0d8:	8809883a 	mov	r4,r17
    a0dc:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, addrTop | 0x0042);
    a0e0:	81401094 	ori	r5,r16,66
    a0e4:	8809883a 	mov	r4,r17
    a0e8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, addrTop | 0x0043);
    a0ec:	814010d4 	ori	r5,r16,67
    a0f0:	8809883a 	mov	r4,r17
}
    a0f4:	dfc00717 	ldw	ra,28(sp)
    a0f8:	dd400617 	ldw	r21,24(sp)
    a0fc:	dd000517 	ldw	r20,20(sp)
    a100:	dcc00417 	ldw	r19,16(sp)
    a104:	dc800317 	ldw	r18,12(sp)
    a108:	dc400217 	ldw	r17,8(sp)
    a10c:	dc000117 	ldw	r16,4(sp)
    a110:	dec00904 	addi	sp,sp,36

    //write the registers
    const int addrTop = (direction==LMS_RX)?0x0400:0x0200;
    LMS7002M_regs_spi_write(self, addrTop | 0x0040);
    LMS7002M_regs_spi_write(self, addrTop | 0x0042);
    LMS7002M_regs_spi_write(self, addrTop | 0x0043);
    a114:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>
        self->regs->reg_0x0442_fcw0_hi = freqHi;
        self->regs->reg_0x0443_fcw0_lo = freqLo;
    }

    //write the registers
    const int addrTop = (direction==LMS_RX)?0x0400:0x0200;
    a118:	04008004 	movi	r16,512
    a11c:	003fed06 	br	a0d4 <__alt_data_end+0xfffcb8d4>

0000a120 <LMS7002M_rbb_enable>:
#include "LMS7002M_impl.h"
#include <math.h> //pow
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_rbb_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    a120:	defffd04 	addi	sp,sp,-12
    a124:	dfc00215 	stw	ra,8(sp)
    a128:	dc400115 	stw	r17,4(sp)
    a12c:	dc000015 	stw	r16,0(sp)
    a130:	3023883a 	mov	r17,r6
    a134:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    a138:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0124_en_dir_rbb = 1;
    a13c:	80846917 	ldw	r2,4516(r16)
    a140:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    a144:	8009883a 	mov	r4,r16
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_rbb_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rbb = 1;
    a148:	10c1c315 	stw	r3,1804(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    a14c:	01404904 	movi	r5,292
    a150:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0115_en_g_rbb = enable?1:0;
    a154:	80846917 	ldw	r2,4516(r16)
    a158:	8c403fcc 	andi	r17,r17,255
    self->regs->reg_0x0115_pd_pga_rbb = 0;

    LMS7002M_regs_spi_write(self, 0x0115);
    a15c:	01404544 	movi	r5,277
    a160:	8009883a 	mov	r4,r16
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rbb = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x0115_en_g_rbb = enable?1:0;
    a164:	14418815 	stw	r17,1568(r2)
    self->regs->reg_0x0115_pd_pga_rbb = 0;
    a168:	10018715 	stw	zero,1564(r2)

    LMS7002M_regs_spi_write(self, 0x0115);
}
    a16c:	dfc00217 	ldw	ra,8(sp)
    a170:	dc400117 	ldw	r17,4(sp)
    a174:	dc000017 	ldw	r16,0(sp)
    a178:	dec00304 	addi	sp,sp,12
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x0115_en_g_rbb = enable?1:0;
    self->regs->reg_0x0115_pd_pga_rbb = 0;

    LMS7002M_regs_spi_write(self, 0x0115);
    a17c:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000a180 <LMS7002M_rbb_set_path>:
}

void LMS7002M_rbb_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    a180:	defffd04 	addi	sp,sp,-12
    a184:	dc400115 	stw	r17,4(sp)
    a188:	dc000015 	stw	r16,0(sp)
    a18c:	2023883a 	mov	r17,r4
    a190:	dfc00215 	stw	ra,8(sp)
    a194:	3021883a 	mov	r16,r6
    LMS7002M_set_mac_ch(self, channel);
    a198:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0115_pd_lpfh_rbb = 1;
    a19c:	88846917 	ldw	r2,4516(r17)
    a1a0:	00c00044 	movi	r3,1
    self->regs->reg_0x0115_pd_lpfl_rbb = 1;
    self->regs->reg_0x0115_en_lb_lpfh_rbb = 0;
    self->regs->reg_0x0115_en_lb_lpfl_rbb = 0;

    switch (path)
    a1a4:	01000084 	movi	r4,2

void LMS7002M_rbb_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0115_pd_lpfh_rbb = 1;
    a1a8:	10c18515 	stw	r3,1556(r2)
    self->regs->reg_0x0115_pd_lpfl_rbb = 1;
    a1ac:	10c18615 	stw	r3,1560(r2)
    self->regs->reg_0x0115_en_lb_lpfh_rbb = 0;
    a1b0:	10018315 	stw	zero,1548(r2)
    self->regs->reg_0x0115_en_lb_lpfl_rbb = 0;
    a1b4:	10018415 	stw	zero,1552(r2)

    switch (path)
    a1b8:	81001626 	beq	r16,r4,a214 <LMS7002M_rbb_set_path+0x94>
    a1bc:	24000516 	blt	r4,r16,a1d4 <LMS7002M_rbb_set_path+0x54>
    a1c0:	80001026 	beq	r16,zero,a204 <LMS7002M_rbb_set_path+0x84>
    a1c4:	80c0161e 	bne	r16,r3,a220 <LMS7002M_rbb_set_path+0xa0>
    case LMS7002M_RBB_LB_BYP:
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_TBB;
        break;

    case LMS7002M_RBB_LB_LBF:
        self->regs->reg_0x0115_pd_lpfl_rbb = 0;
    a1c8:	10018615 	stw	zero,1560(r2)
        self->regs->reg_0x0115_en_lb_lpfl_rbb = 1;
    a1cc:	14018415 	stw	r16,1552(r2)
    a1d0:	00000e06 	br	a20c <LMS7002M_rbb_set_path+0x8c>
    self->regs->reg_0x0115_pd_lpfh_rbb = 1;
    self->regs->reg_0x0115_pd_lpfl_rbb = 1;
    self->regs->reg_0x0115_en_lb_lpfh_rbb = 0;
    self->regs->reg_0x0115_en_lb_lpfl_rbb = 0;

    switch (path)
    a1d4:	01401204 	movi	r5,72
    a1d8:	81400826 	beq	r16,r5,a1fc <LMS7002M_rbb_set_path+0x7c>
    a1dc:	00c01304 	movi	r3,76
    a1e0:	80c00426 	beq	r16,r3,a1f4 <LMS7002M_rbb_set_path+0x74>
    a1e4:	00c01084 	movi	r3,66
    a1e8:	80c00d1e 	bne	r16,r3,a220 <LMS7002M_rbb_set_path+0xa0>
    {
    case LMS7002M_RBB_BYP:
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_BYPASS;
    a1ec:	11018e15 	stw	r4,1592(r2)
        break;
    a1f0:	00000b06 	br	a220 <LMS7002M_rbb_set_path+0xa0>

    case LMS7002M_RBB_LBF:
        self->regs->reg_0x0115_pd_lpfl_rbb = 0;
    a1f4:	10018615 	stw	zero,1560(r2)
    a1f8:	00000406 	br	a20c <LMS7002M_rbb_set_path+0x8c>
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFL;
        break;

    case LMS7002M_RBB_HBF:
        self->regs->reg_0x0115_pd_lpfh_rbb = 0;
    a1fc:	10018515 	stw	zero,1556(r2)
    a200:	00000606 	br	a21c <LMS7002M_rbb_set_path+0x9c>
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFH;
        break;

    case LMS7002M_RBB_LB_BYP:
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_TBB;
    a204:	00c000c4 	movi	r3,3
    a208:	00000406 	br	a21c <LMS7002M_rbb_set_path+0x9c>
        break;

    case LMS7002M_RBB_LB_LBF:
        self->regs->reg_0x0115_pd_lpfl_rbb = 0;
        self->regs->reg_0x0115_en_lb_lpfl_rbb = 1;
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFL;
    a20c:	10018e15 	stw	zero,1592(r2)
        break;
    a210:	00000306 	br	a220 <LMS7002M_rbb_set_path+0xa0>

    case LMS7002M_RBB_LB_HBF:
        self->regs->reg_0x0115_pd_lpfh_rbb = 0;
    a214:	10018515 	stw	zero,1556(r2)
        self->regs->reg_0x0115_en_lb_lpfh_rbb = 1;
    a218:	10c18315 	stw	r3,1548(r2)
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFH;
    a21c:	10c18e15 	stw	r3,1592(r2)
        break;
    }

    LMS7002M_regs_spi_write(self, 0x0115);
    a220:	8809883a 	mov	r4,r17
    a224:	01404544 	movi	r5,277
    a228:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0118);
    a22c:	01404604 	movi	r5,280
    a230:	8809883a 	mov	r4,r17
}
    a234:	dfc00217 	ldw	ra,8(sp)
    a238:	dc400117 	ldw	r17,4(sp)
    a23c:	dc000017 	ldw	r16,0(sp)
    a240:	dec00304 	addi	sp,sp,12
        self->regs->reg_0x0118_input_ctl_pga_rbb = REG_0X0118_INPUT_CTL_PGA_RBB_LPFH;
        break;
    }

    LMS7002M_regs_spi_write(self, 0x0115);
    LMS7002M_regs_spi_write(self, 0x0118);
    a244:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000a248 <LMS7002M_rbb_set_test_out>:
}

void LMS7002M_rbb_set_test_out(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    a248:	defffd04 	addi	sp,sp,-12
    a24c:	dc400115 	stw	r17,4(sp)
    a250:	dc000015 	stw	r16,0(sp)
    a254:	2023883a 	mov	r17,r4
    a258:	3021883a 	mov	r16,r6
    a25c:	dfc00215 	stw	ra,8(sp)
    LMS7002M_set_mac_ch(self, channel);
    a260:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0119_osw_pga_rbb = enable?1:0;
    a264:	88846917 	ldw	r2,4516(r17)
    a268:	84003fcc 	andi	r16,r16,255

    LMS7002M_regs_spi_write(self, 0x0119);
    a26c:	01404644 	movi	r5,281
    a270:	8809883a 	mov	r4,r17

void LMS7002M_rbb_set_test_out(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0119_osw_pga_rbb = enable?1:0;
    a274:	14019115 	stw	r16,1604(r2)

    LMS7002M_regs_spi_write(self, 0x0119);
}
    a278:	dfc00217 	ldw	ra,8(sp)
    a27c:	dc400117 	ldw	r17,4(sp)
    a280:	dc000017 	ldw	r16,0(sp)
    a284:	dec00304 	addi	sp,sp,12
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0119_osw_pga_rbb = enable?1:0;

    LMS7002M_regs_spi_write(self, 0x0119);
    a288:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000a28c <LMS7002M_rbb_set_pga>:
}

double LMS7002M_rbb_set_pga(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a28c:	defffa04 	addi	sp,sp,-24
    a290:	dfc00515 	stw	ra,20(sp)
    a294:	dc800215 	stw	r18,8(sp)
    a298:	dc400115 	stw	r17,4(sp)
    a29c:	3025883a 	mov	r18,r6
    a2a0:	2023883a 	mov	r17,r4
    a2a4:	dc000015 	stw	r16,0(sp)
    a2a8:	dd000415 	stw	r20,16(sp)
    a2ac:	3821883a 	mov	r16,r7
    a2b0:	dcc00315 	stw	r19,12(sp)
    LMS7002M_set_mac_ch(self, channel);
    a2b4:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    int G_PGA_RBB = (int)(gain + 12.5);
    a2b8:	9009883a 	mov	r4,r18
    a2bc:	000d883a 	mov	r6,zero
    a2c0:	01d00a74 	movhi	r7,16425
    a2c4:	800b883a 	mov	r5,r16
    a2c8:	002611c0 	call	2611c <__adddf3>
    a2cc:	180b883a 	mov	r5,r3
    a2d0:	1009883a 	mov	r4,r2
    a2d4:	00287580 	call	28758 <__fixdfsi>
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    a2d8:	00c007c4 	movi	r3,31
    a2dc:	8c846917 	ldw	r18,4516(r17)
    a2e0:	18805b16 	blt	r3,r2,a450 <LMS7002M_rbb_set_pga+0x1c4>
    a2e4:	1021883a 	mov	r16,r2
    a2e8:	1000010e 	bge	r2,zero,a2f0 <LMS7002M_rbb_set_pga+0x64>
    a2ec:	0021883a 	mov	r16,zero
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;
    a2f0:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);

    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;
    a2f4:	94019415 	stw	r16,1616(r18)

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;
    a2f8:	00287d80 	call	287d8 <__floatsidf>
    a2fc:	000d883a 	mov	r6,zero
    a300:	01d00934 	movhi	r7,16420
    a304:	1009883a 	mov	r4,r2
    a308:	180b883a 	mov	r5,r3
    a30c:	1029883a 	mov	r20,r2
    a310:	1827883a 	mov	r19,r3
    a314:	00269c80 	call	269c8 <__divdf3>
    a318:	01333374 	movhi	r4,52429
    a31c:	014ff974 	movhi	r5,16357
    a320:	100d883a 	mov	r6,r2
    a324:	180f883a 	mov	r7,r3
    a328:	21333344 	addi	r4,r4,-13107
    a32c:	29733304 	addi	r5,r5,-13108
    a330:	000ef2c0 	call	ef2c <pow>
    a334:	01d01ef4 	movhi	r7,16507
    a338:	000d883a 	mov	r6,zero
    a33c:	39f80004 	addi	r7,r7,-8192
    a340:	1009883a 	mov	r4,r2
    a344:	180b883a 	mov	r5,r3
    a348:	00275f00 	call	275f0 <__muldf3>
    a34c:	019999b4 	movhi	r6,26214
    a350:	01d01734 	movhi	r7,16476
    a354:	31999984 	addi	r6,r6,26214
    a358:	39e59984 	addi	r7,r7,-27034
    a35c:	1009883a 	mov	r4,r2
    a360:	180b883a 	mov	r5,r3
    a364:	0027e5c0 	call	27e5c <__subdf3>
    a368:	0183aff4 	movhi	r6,3775
    a36c:	01d00d34 	movhi	r7,16436
    a370:	31b7e904 	addi	r6,r6,-8284
    a374:	39dce704 	addi	r7,r7,29596
    a378:	1009883a 	mov	r4,r2
    a37c:	180b883a 	mov	r5,r3
    a380:	00269c80 	call	269c8 <__divdf3>
    a384:	000d883a 	mov	r6,zero
    a388:	01d00c34 	movhi	r7,16432
    a38c:	1009883a 	mov	r4,r2
    a390:	180b883a 	mov	r5,r3
    a394:	002611c0 	call	2611c <__adddf3>
    a398:	180b883a 	mov	r5,r3
    a39c:	1009883a 	mov	r4,r2
    a3a0:	00287580 	call	28758 <__fixdfsi>
    a3a4:	90819515 	stw	r2,1620(r18)

    if (0 <= G_PGA_RBB && G_PGA_RBB < 8) self->regs->reg_0x011a_c_ctl_pga_rbb = 3;
    a3a8:	00c001c4 	movi	r3,7
    a3ac:	8005883a 	mov	r2,r16
    a3b0:	1c000316 	blt	r3,r16,a3c0 <LMS7002M_rbb_set_pga+0x134>
    a3b4:	88c46917 	ldw	r3,4516(r17)
    a3b8:	010000c4 	movi	r4,3
    a3bc:	19019615 	stw	r4,1624(r3)
    if (8 <= G_PGA_RBB && G_PGA_RBB < 13) self->regs->reg_0x011a_c_ctl_pga_rbb = 2;
    a3c0:	10fffe04 	addi	r3,r2,-8
    a3c4:	01000104 	movi	r4,4
    a3c8:	20c00336 	bltu	r4,r3,a3d8 <LMS7002M_rbb_set_pga+0x14c>
    a3cc:	88c46917 	ldw	r3,4516(r17)
    a3d0:	01000084 	movi	r4,2
    a3d4:	19019615 	stw	r4,1624(r3)
    if (13 <= G_PGA_RBB && G_PGA_RBB < 21) self->regs->reg_0x011a_c_ctl_pga_rbb = 1;
    a3d8:	10bffcc4 	addi	r2,r2,-13
    a3dc:	00c001c4 	movi	r3,7
    a3e0:	18800436 	bltu	r3,r2,a3f4 <LMS7002M_rbb_set_pga+0x168>
    a3e4:	88846917 	ldw	r2,4516(r17)
    a3e8:	00c00044 	movi	r3,1
    a3ec:	10c19615 	stw	r3,1624(r2)
    a3f0:	00000406 	br	a404 <LMS7002M_rbb_set_pga+0x178>
    if (21 <= G_PGA_RBB) self->regs->reg_0x011a_c_ctl_pga_rbb = 0;
    a3f4:	00800504 	movi	r2,20
    a3f8:	1400020e 	bge	r2,r16,a404 <LMS7002M_rbb_set_pga+0x178>
    a3fc:	88846917 	ldw	r2,4516(r17)
    a400:	10019615 	stw	zero,1624(r2)

    LMS7002M_regs_spi_write(self, 0x0119);
    a404:	8809883a 	mov	r4,r17
    a408:	01404644 	movi	r5,281
    a40c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x011A);
    a410:	8809883a 	mov	r4,r17
    a414:	01404684 	movi	r5,282
    a418:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    return G_PGA_RBB - 12.0;
    a41c:	000d883a 	mov	r6,zero
    a420:	01d00a34 	movhi	r7,16424
    a424:	a009883a 	mov	r4,r20
    a428:	980b883a 	mov	r5,r19
    a42c:	0027e5c0 	call	27e5c <__subdf3>
}
    a430:	dfc00517 	ldw	ra,20(sp)
    a434:	dd000417 	ldw	r20,16(sp)
    a438:	dcc00317 	ldw	r19,12(sp)
    a43c:	dc800217 	ldw	r18,8(sp)
    a440:	dc400117 	ldw	r17,4(sp)
    a444:	dc000017 	ldw	r16,0(sp)
    a448:	dec00604 	addi	sp,sp,24
    a44c:	f800283a 	ret
    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;
    a450:	00800404 	movi	r2,16
    a454:	90819515 	stw	r2,1620(r18)
    LMS7002M_set_mac_ch(self, channel);

    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;
    a458:	90c19415 	stw	r3,1616(r18)

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;

    if (0 <= G_PGA_RBB && G_PGA_RBB < 8) self->regs->reg_0x011a_c_ctl_pga_rbb = 3;
    a45c:	1805883a 	mov	r2,r3
    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    if (G_PGA_RBB < 0) G_PGA_RBB = 0;
    self->regs->reg_0x0119_g_pga_rbb = G_PGA_RBB;

    self->regs->reg_0x011a_rcc_ctl_pga_rbb = (430.0*pow(0.65, (G_PGA_RBB/10.0))-110.35)/20.4516 + 16;
    a460:	0029883a 	mov	r20,zero
    a464:	04d00ff4 	movhi	r19,16447
double LMS7002M_rbb_set_pga(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    LMS7002M_set_mac_ch(self, channel);

    int G_PGA_RBB = (int)(gain + 12.5);
    if (G_PGA_RBB > 0x1f) G_PGA_RBB = 0x1f;
    a468:	1821883a 	mov	r16,r3
    a46c:	003fd406 	br	a3c0 <__alt_data_end+0xfffcbbc0>

0000a470 <LMS7002M_rfe_enable>:

#include <stdlib.h>
#include "LMS7002M_impl.h"

void LMS7002M_rfe_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    a470:	defffb04 	addi	sp,sp,-20
    a474:	dfc00415 	stw	ra,16(sp)
    a478:	dcc00315 	stw	r19,12(sp)
    a47c:	dc800215 	stw	r18,8(sp)
    a480:	dc400115 	stw	r17,4(sp)
    a484:	dc000015 	stw	r16,0(sp)
    a488:	2023883a 	mov	r17,r4
    a48c:	3021883a 	mov	r16,r6
    a490:	2827883a 	mov	r19,r5
    LMS7002M_set_mac_ch(self, channel);
    a494:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0124_en_dir_rfe = 1;
    a498:	88846917 	ldw	r2,4516(r17)
    a49c:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    a4a0:	01404904 	movi	r5,292
#include "LMS7002M_impl.h"

void LMS7002M_rfe_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rfe = 1;
    a4a4:	10c1c415 	stw	r3,1808(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    a4a8:	8809883a 	mov	r4,r17
    a4ac:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x010c_en_g_rfe = enable?1:0;
    a4b0:	88846917 	ldw	r2,4516(r17)
    self->regs->reg_0x010c_pd_mxlobuf_rfe = enable?0:1;
    a4b4:	8180005c 	xori	r6,r16,1
    a4b8:	31803fcc 	andi	r6,r6,255
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rfe = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x010c_en_g_rfe = enable?1:0;
    a4bc:	84803fcc 	andi	r18,r16,255
    self->regs->reg_0x010c_pd_mxlobuf_rfe = enable?0:1;
    self->regs->reg_0x010c_pd_qgen_rfe = enable?0:1;
    self->regs->reg_0x010c_pd_tia_rfe = enable?0:1;
    self->regs->reg_0x010c_pd_lna_rfe = enable?0:1;
    LMS7002M_regs_spi_write(self, 0x010C);
    a4c0:	01404304 	movi	r5,268
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_rfe = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x010c_en_g_rfe = enable?1:0;
    a4c4:	14816a15 	stw	r18,1448(r2)
    self->regs->reg_0x010c_pd_mxlobuf_rfe = enable?0:1;
    a4c8:	11816615 	stw	r6,1432(r2)
    self->regs->reg_0x010c_pd_qgen_rfe = enable?0:1;
    a4cc:	11816715 	stw	r6,1436(r2)
    self->regs->reg_0x010c_pd_tia_rfe = enable?0:1;
    a4d0:	11816915 	stw	r6,1444(r2)
    self->regs->reg_0x010c_pd_lna_rfe = enable?0:1;
    a4d4:	11816315 	stw	r6,1420(r2)
    LMS7002M_regs_spi_write(self, 0x010C);
    a4d8:	8809883a 	mov	r4,r17
    a4dc:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    a4e0:	01401044 	movi	r5,65
    a4e4:	99400d26 	beq	r19,r5,a51c <LMS7002M_rfe_enable+0xac>
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
    a4e8:	8809883a 	mov	r4,r17
    a4ec:	00098080 	call	9808 <LMS7002M_set_mac_ch>
        self->regs->reg_0x010d_en_nextrx_rfe = enable?1:0;
    a4f0:	88846917 	ldw	r2,4516(r17)
        LMS7002M_regs_spi_write(self, 0x010d);
    a4f4:	01404344 	movi	r5,269
    a4f8:	8809883a 	mov	r4,r17

    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
        self->regs->reg_0x010d_en_nextrx_rfe = enable?1:0;
    a4fc:	14817115 	stw	r18,1476(r2)
        LMS7002M_regs_spi_write(self, 0x010d);
    }
}
    a500:	dfc00417 	ldw	ra,16(sp)
    a504:	dcc00317 	ldw	r19,12(sp)
    a508:	dc800217 	ldw	r18,8(sp)
    a50c:	dc400117 	ldw	r17,4(sp)
    a510:	dc000017 	ldw	r16,0(sp)
    a514:	dec00504 	addi	sp,sp,20
    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
        self->regs->reg_0x010d_en_nextrx_rfe = enable?1:0;
        LMS7002M_regs_spi_write(self, 0x010d);
    a518:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>
    }
}
    a51c:	dfc00417 	ldw	ra,16(sp)
    a520:	dcc00317 	ldw	r19,12(sp)
    a524:	dc800217 	ldw	r18,8(sp)
    a528:	dc400117 	ldw	r17,4(sp)
    a52c:	dc000017 	ldw	r16,0(sp)
    a530:	dec00504 	addi	sp,sp,20
    a534:	f800283a 	ret

0000a538 <LMS7002M_rfe_set_path>:

void LMS7002M_rfe_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    a538:	defffc04 	addi	sp,sp,-16
    a53c:	dc800215 	stw	r18,8(sp)
    a540:	dc400115 	stw	r17,4(sp)
    a544:	dc000015 	stw	r16,0(sp)
    a548:	2023883a 	mov	r17,r4
    a54c:	dfc00315 	stw	ra,12(sp)
    a550:	2825883a 	mov	r18,r5
    a554:	3021883a 	mov	r16,r6
    LMS7002M_set_mac_ch(self, channel);
    a558:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x010c_pd_lna_rfe = 1;
    a55c:	88846917 	ldw	r2,4516(r17)
    a560:	00c00044 	movi	r3,1
    self->regs->reg_0x010d_en_inshsw_lb1_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb2_rfe = 1;
    self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_NONE;
    bool enb_trf_loopback = false;

    switch (path)
    a564:	01001204 	movi	r4,72
}

void LMS7002M_rfe_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x010c_pd_lna_rfe = 1;
    a568:	10c16315 	stw	r3,1420(r2)
    self->regs->reg_0x010c_pd_rloopb_1_rfe = 1;
    a56c:	10c16415 	stw	r3,1424(r2)
    self->regs->reg_0x010c_pd_rloopb_2_rfe = 1;
    a570:	10c16515 	stw	r3,1428(r2)
    self->regs->reg_0x010d_en_inshsw_l_rfe = 1;
    a574:	10c16f15 	stw	r3,1468(r2)
    self->regs->reg_0x010d_en_inshsw_w_rfe = 1;
    a578:	10c17015 	stw	r3,1472(r2)
    self->regs->reg_0x010d_en_inshsw_lb1_rfe = 1;
    a57c:	10c16d15 	stw	r3,1460(r2)
    self->regs->reg_0x010d_en_inshsw_lb2_rfe = 1;
    a580:	10c16e15 	stw	r3,1464(r2)
    self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_NONE;
    bool enb_trf_loopback = false;

    switch (path)
    a584:	81001726 	beq	r16,r4,a5e4 <LMS7002M_rfe_set_path+0xac>
    a588:	24000516 	blt	r4,r16,a5a0 <LMS7002M_rfe_set_path+0x68>
    a58c:	01000c44 	movi	r4,49
    a590:	81000926 	beq	r16,r4,a5b8 <LMS7002M_rfe_set_path+0x80>
    a594:	01000c84 	movi	r4,50
    a598:	81000c26 	beq	r16,r4,a5cc <LMS7002M_rfe_set_path+0x94>
    a59c:	00000406 	br	a5b0 <LMS7002M_rfe_set_path+0x78>
    a5a0:	00c01304 	movi	r3,76
    a5a4:	80c01226 	beq	r16,r3,a5f0 <LMS7002M_rfe_set_path+0xb8>
    a5a8:	00c015c4 	movi	r3,87
    a5ac:	80c01526 	beq	r16,r3,a604 <LMS7002M_rfe_set_path+0xcc>
    self->regs->reg_0x010c_pd_rloopb_2_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_l_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_w_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb1_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb2_rfe = 1;
    self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_NONE;
    a5b0:	10016b15 	stw	zero,1452(r2)
    a5b4:	00001706 	br	a614 <LMS7002M_rfe_set_path+0xdc>
    bool enb_trf_loopback = false;

    switch (path)
    {
    case LMS7002M_RFE_LB1:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAW;
    a5b8:	010000c4 	movi	r4,3
    a5bc:	11016b15 	stw	r4,1452(r2)
        self->regs->reg_0x010c_pd_rloopb_1_rfe = 0;
    a5c0:	10016415 	stw	zero,1424(r2)
        self->regs->reg_0x010d_en_inshsw_lb1_rfe = 0;
    a5c4:	10016d15 	stw	zero,1460(r2)
    a5c8:	00000406 	br	a5dc <LMS7002M_rfe_set_path+0xa4>
        enb_trf_loopback = true;
        break;

    case LMS7002M_RFE_LB2:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAL;
    a5cc:	01000084 	movi	r4,2
    a5d0:	11016b15 	stw	r4,1452(r2)
        self->regs->reg_0x010c_pd_rloopb_2_rfe = 0;
    a5d4:	10016515 	stw	zero,1428(r2)
        self->regs->reg_0x010d_en_inshsw_lb2_rfe = 0;
    a5d8:	10016e15 	stw	zero,1464(r2)
        enb_trf_loopback = true;
    a5dc:	1821883a 	mov	r16,r3
        break;
    a5e0:	00000d06 	br	a618 <LMS7002M_rfe_set_path+0xe0>

    case LMS7002M_RFE_NONE:
        break;

    case LMS7002M_RFE_LNAH:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAH;
    a5e4:	10c16b15 	stw	r3,1452(r2)
        self->regs->reg_0x010c_pd_lna_rfe = 0;
    a5e8:	10016315 	stw	zero,1420(r2)
    a5ec:	00000906 	br	a614 <LMS7002M_rfe_set_path+0xdc>
        break;

    case LMS7002M_RFE_LNAL:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAL;
    a5f0:	00c00084 	movi	r3,2
    a5f4:	10c16b15 	stw	r3,1452(r2)
        self->regs->reg_0x010c_pd_lna_rfe = 0;
    a5f8:	10016315 	stw	zero,1420(r2)
        self->regs->reg_0x010d_en_inshsw_l_rfe = 0;
    a5fc:	10016f15 	stw	zero,1468(r2)
    a600:	00000406 	br	a614 <LMS7002M_rfe_set_path+0xdc>
        break;

    case LMS7002M_RFE_LNAW:
        self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_LNAW;
    a604:	00c000c4 	movi	r3,3
    a608:	10c16b15 	stw	r3,1452(r2)
        self->regs->reg_0x010c_pd_lna_rfe = 0;
    a60c:	10016315 	stw	zero,1420(r2)
        self->regs->reg_0x010d_en_inshsw_w_rfe = 0;
    a610:	10017015 	stw	zero,1472(r2)
    self->regs->reg_0x010d_en_inshsw_l_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_w_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb1_rfe = 1;
    self->regs->reg_0x010d_en_inshsw_lb2_rfe = 1;
    self->regs->reg_0x010d_sel_path_rfe = REG_0X010D_SEL_PATH_RFE_NONE;
    bool enb_trf_loopback = false;
    a614:	0021883a 	mov	r16,zero
        self->regs->reg_0x010c_pd_lna_rfe = 0;
        self->regs->reg_0x010d_en_inshsw_w_rfe = 0;
        break;
    }

    LMS7002M_regs_spi_write(self, 0x010C);
    a618:	8809883a 	mov	r4,r17
    a61c:	01404304 	movi	r5,268
    a620:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010D);
    a624:	8809883a 	mov	r4,r17
    a628:	01404344 	movi	r5,269
    a62c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_trf_enable_loopback(self, channel, enb_trf_loopback);
    a630:	81803fcc 	andi	r6,r16,255
    a634:	900b883a 	mov	r5,r18
    a638:	8809883a 	mov	r4,r17
}
    a63c:	dfc00317 	ldw	ra,12(sp)
    a640:	dc800217 	ldw	r18,8(sp)
    a644:	dc400117 	ldw	r17,4(sp)
    a648:	dc000017 	ldw	r16,0(sp)
    a64c:	dec00404 	addi	sp,sp,16
        break;
    }

    LMS7002M_regs_spi_write(self, 0x010C);
    LMS7002M_regs_spi_write(self, 0x010D);
    LMS7002M_trf_enable_loopback(self, channel, enb_trf_loopback);
    a650:	000cf681 	jmpi	cf68 <LMS7002M_trf_enable_loopback>

0000a654 <LMS7002M_rfe_set_lna>:
}

double LMS7002M_rfe_set_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a654:	defffb04 	addi	sp,sp,-20
    a658:	dcc00315 	stw	r19,12(sp)
    a65c:	dc000015 	stw	r16,0(sp)
    a660:	2027883a 	mov	r19,r4
    a664:	2821883a 	mov	r16,r5
    a668:	3009883a 	mov	r4,r6
    a66c:	380b883a 	mov	r5,r7
    const double gmax = 30;
    double val = gain - gmax;
    a670:	000d883a 	mov	r6,zero
    a674:	01d00fb4 	movhi	r7,16446
    LMS7002M_regs_spi_write(self, 0x010D);
    LMS7002M_trf_enable_loopback(self, channel, enb_trf_loopback);
}

double LMS7002M_rfe_set_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a678:	dfc00415 	stw	ra,16(sp)
    a67c:	dc800215 	stw	r18,8(sp)
    a680:	dc400115 	stw	r17,4(sp)
    const double gmax = 30;
    double val = gain - gmax;
    a684:	0027e5c0 	call	27e5c <__subdf3>

    LMS7002M_set_mac_ch(self, channel);
    a688:	800b883a 	mov	r5,r16
    a68c:	9809883a 	mov	r4,r19
}

double LMS7002M_rfe_set_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    const double gmax = 30;
    double val = gain - gmax;
    a690:	1025883a 	mov	r18,r2
    a694:	1823883a 	mov	r17,r3

    LMS7002M_set_mac_ch(self, channel);
    a698:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    if (val >= 0) self->regs->reg_0x0113_g_lna_rfe = 15, val = 0;
    a69c:	000d883a 	mov	r6,zero
    a6a0:	000f883a 	mov	r7,zero
    a6a4:	9009883a 	mov	r4,r18
    a6a8:	880b883a 	mov	r5,r17
    a6ac:	00274200 	call	27420 <__gedf2>
    a6b0:	9c046917 	ldw	r16,4516(r19)
    a6b4:	10000416 	blt	r2,zero,a6c8 <LMS7002M_rfe_set_lna+0x74>
    a6b8:	008003c4 	movi	r2,15
    a6bc:	80817e15 	stw	r2,1528(r16)
    a6c0:	0021883a 	mov	r16,zero
    a6c4:	00008506 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -1) self->regs->reg_0x0113_g_lna_rfe = 14, val = -1;
    a6c8:	000d883a 	mov	r6,zero
    a6cc:	01effc34 	movhi	r7,49136
    a6d0:	9009883a 	mov	r4,r18
    a6d4:	880b883a 	mov	r5,r17
    a6d8:	00274200 	call	27420 <__gedf2>
    a6dc:	10000416 	blt	r2,zero,a6f0 <LMS7002M_rfe_set_lna+0x9c>
    a6e0:	00800384 	movi	r2,14
    a6e4:	80817e15 	stw	r2,1528(r16)
    a6e8:	042ffc34 	movhi	r16,49136
    a6ec:	00007b06 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -2) self->regs->reg_0x0113_g_lna_rfe = 13, val = -2;
    a6f0:	000d883a 	mov	r6,zero
    a6f4:	01f00034 	movhi	r7,49152
    a6f8:	9009883a 	mov	r4,r18
    a6fc:	880b883a 	mov	r5,r17
    a700:	00274200 	call	27420 <__gedf2>
    a704:	10000416 	blt	r2,zero,a718 <LMS7002M_rfe_set_lna+0xc4>
    a708:	00800344 	movi	r2,13
    a70c:	80817e15 	stw	r2,1528(r16)
    a710:	04300034 	movhi	r16,49152
    a714:	00007106 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -3) self->regs->reg_0x0113_g_lna_rfe = 12, val = -3;
    a718:	000d883a 	mov	r6,zero
    a71c:	01f00234 	movhi	r7,49160
    a720:	9009883a 	mov	r4,r18
    a724:	880b883a 	mov	r5,r17
    a728:	00274200 	call	27420 <__gedf2>
    a72c:	10000416 	blt	r2,zero,a740 <LMS7002M_rfe_set_lna+0xec>
    a730:	00800304 	movi	r2,12
    a734:	80817e15 	stw	r2,1528(r16)
    a738:	04300234 	movhi	r16,49160
    a73c:	00006706 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -4) self->regs->reg_0x0113_g_lna_rfe = 11, val = -4;
    a740:	000d883a 	mov	r6,zero
    a744:	01f00434 	movhi	r7,49168
    a748:	9009883a 	mov	r4,r18
    a74c:	880b883a 	mov	r5,r17
    a750:	00274200 	call	27420 <__gedf2>
    a754:	10000416 	blt	r2,zero,a768 <LMS7002M_rfe_set_lna+0x114>
    a758:	008002c4 	movi	r2,11
    a75c:	80817e15 	stw	r2,1528(r16)
    a760:	04300434 	movhi	r16,49168
    a764:	00005d06 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -5) self->regs->reg_0x0113_g_lna_rfe = 10, val = -5;
    a768:	000d883a 	mov	r6,zero
    a76c:	01f00534 	movhi	r7,49172
    a770:	9009883a 	mov	r4,r18
    a774:	880b883a 	mov	r5,r17
    a778:	00274200 	call	27420 <__gedf2>
    a77c:	10000416 	blt	r2,zero,a790 <LMS7002M_rfe_set_lna+0x13c>
    a780:	00800284 	movi	r2,10
    a784:	80817e15 	stw	r2,1528(r16)
    a788:	04300534 	movhi	r16,49172
    a78c:	00005306 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -6) self->regs->reg_0x0113_g_lna_rfe = 9, val = -6;
    a790:	000d883a 	mov	r6,zero
    a794:	01f00634 	movhi	r7,49176
    a798:	9009883a 	mov	r4,r18
    a79c:	880b883a 	mov	r5,r17
    a7a0:	00274200 	call	27420 <__gedf2>
    a7a4:	10000416 	blt	r2,zero,a7b8 <LMS7002M_rfe_set_lna+0x164>
    a7a8:	00800244 	movi	r2,9
    a7ac:	80817e15 	stw	r2,1528(r16)
    a7b0:	04300634 	movhi	r16,49176
    a7b4:	00004906 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -9) self->regs->reg_0x0113_g_lna_rfe = 8, val = -9;
    a7b8:	000d883a 	mov	r6,zero
    a7bc:	01f008b4 	movhi	r7,49186
    a7c0:	9009883a 	mov	r4,r18
    a7c4:	880b883a 	mov	r5,r17
    a7c8:	00274200 	call	27420 <__gedf2>
    a7cc:	10000416 	blt	r2,zero,a7e0 <LMS7002M_rfe_set_lna+0x18c>
    a7d0:	00800204 	movi	r2,8
    a7d4:	80817e15 	stw	r2,1528(r16)
    a7d8:	043008b4 	movhi	r16,49186
    a7dc:	00003f06 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -12) self->regs->reg_0x0113_g_lna_rfe = 7, val = -12;
    a7e0:	000d883a 	mov	r6,zero
    a7e4:	01f00a34 	movhi	r7,49192
    a7e8:	9009883a 	mov	r4,r18
    a7ec:	880b883a 	mov	r5,r17
    a7f0:	00274200 	call	27420 <__gedf2>
    a7f4:	10000416 	blt	r2,zero,a808 <LMS7002M_rfe_set_lna+0x1b4>
    a7f8:	008001c4 	movi	r2,7
    a7fc:	80817e15 	stw	r2,1528(r16)
    a800:	04300a34 	movhi	r16,49192
    a804:	00003506 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -15) self->regs->reg_0x0113_g_lna_rfe = 6, val = -15;
    a808:	000d883a 	mov	r6,zero
    a80c:	01f00bb4 	movhi	r7,49198
    a810:	9009883a 	mov	r4,r18
    a814:	880b883a 	mov	r5,r17
    a818:	00274200 	call	27420 <__gedf2>
    a81c:	10000416 	blt	r2,zero,a830 <LMS7002M_rfe_set_lna+0x1dc>
    a820:	00800184 	movi	r2,6
    a824:	80817e15 	stw	r2,1528(r16)
    a828:	04300bb4 	movhi	r16,49198
    a82c:	00002b06 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -18) self->regs->reg_0x0113_g_lna_rfe = 5, val = -18;
    a830:	000d883a 	mov	r6,zero
    a834:	01f00cb4 	movhi	r7,49202
    a838:	9009883a 	mov	r4,r18
    a83c:	880b883a 	mov	r5,r17
    a840:	00274200 	call	27420 <__gedf2>
    a844:	10000416 	blt	r2,zero,a858 <LMS7002M_rfe_set_lna+0x204>
    a848:	00800144 	movi	r2,5
    a84c:	80817e15 	stw	r2,1528(r16)
    a850:	04300cb4 	movhi	r16,49202
    a854:	00002106 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -21) self->regs->reg_0x0113_g_lna_rfe = 4, val = -21;
    a858:	000d883a 	mov	r6,zero
    a85c:	01f00d74 	movhi	r7,49205
    a860:	9009883a 	mov	r4,r18
    a864:	880b883a 	mov	r5,r17
    a868:	00274200 	call	27420 <__gedf2>
    a86c:	10000416 	blt	r2,zero,a880 <LMS7002M_rfe_set_lna+0x22c>
    a870:	00800104 	movi	r2,4
    a874:	80817e15 	stw	r2,1528(r16)
    a878:	04300d74 	movhi	r16,49205
    a87c:	00001706 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -24) self->regs->reg_0x0113_g_lna_rfe = 3, val = -24;
    a880:	000d883a 	mov	r6,zero
    a884:	01f00e34 	movhi	r7,49208
    a888:	9009883a 	mov	r4,r18
    a88c:	880b883a 	mov	r5,r17
    a890:	00274200 	call	27420 <__gedf2>
    a894:	10000416 	blt	r2,zero,a8a8 <LMS7002M_rfe_set_lna+0x254>
    a898:	008000c4 	movi	r2,3
    a89c:	80817e15 	stw	r2,1528(r16)
    a8a0:	04300e34 	movhi	r16,49208
    a8a4:	00000d06 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else if (val >= -27) self->regs->reg_0x0113_g_lna_rfe = 2, val = -27;
    a8a8:	000d883a 	mov	r6,zero
    a8ac:	01f00ef4 	movhi	r7,49211
    a8b0:	9009883a 	mov	r4,r18
    a8b4:	880b883a 	mov	r5,r17
    a8b8:	00274200 	call	27420 <__gedf2>
    a8bc:	10000416 	blt	r2,zero,a8d0 <LMS7002M_rfe_set_lna+0x27c>
    a8c0:	00800084 	movi	r2,2
    a8c4:	80817e15 	stw	r2,1528(r16)
    a8c8:	04300ef4 	movhi	r16,49211
    a8cc:	00000306 	br	a8dc <LMS7002M_rfe_set_lna+0x288>
    else self->regs->reg_0x0113_g_lna_rfe = 1, val = -30;
    a8d0:	00800044 	movi	r2,1
    a8d4:	80817e15 	stw	r2,1528(r16)
    a8d8:	04300fb4 	movhi	r16,49214

    LMS7002M_regs_spi_write(self, 0x0113);
    a8dc:	9809883a 	mov	r4,r19
    a8e0:	014044c4 	movi	r5,275
    a8e4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    return val + gmax;
    a8e8:	000d883a 	mov	r6,zero
    a8ec:	01d00fb4 	movhi	r7,16446
    a8f0:	0009883a 	mov	r4,zero
    a8f4:	800b883a 	mov	r5,r16
    a8f8:	002611c0 	call	2611c <__adddf3>
}
    a8fc:	dfc00417 	ldw	ra,16(sp)
    a900:	dcc00317 	ldw	r19,12(sp)
    a904:	dc800217 	ldw	r18,8(sp)
    a908:	dc400117 	ldw	r17,4(sp)
    a90c:	dc000017 	ldw	r16,0(sp)
    a910:	dec00504 	addi	sp,sp,20
    a914:	f800283a 	ret

0000a918 <LMS7002M_rfe_set_loopback_lna>:

double LMS7002M_rfe_set_loopback_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a918:	defffb04 	addi	sp,sp,-20
    a91c:	dcc00315 	stw	r19,12(sp)
    a920:	dc000015 	stw	r16,0(sp)
    a924:	2027883a 	mov	r19,r4
    a928:	2821883a 	mov	r16,r5
    a92c:	3009883a 	mov	r4,r6
    a930:	380b883a 	mov	r5,r7
    const double gmax = 40;
    double val = gain - gmax;
    a934:	000d883a 	mov	r6,zero
    a938:	01d01134 	movhi	r7,16452

    return val + gmax;
}

double LMS7002M_rfe_set_loopback_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    a93c:	dfc00415 	stw	ra,16(sp)
    a940:	dc800215 	stw	r18,8(sp)
    a944:	dc400115 	stw	r17,4(sp)
    const double gmax = 40;
    double val = gain - gmax;
    a948:	0027e5c0 	call	27e5c <__subdf3>

    LMS7002M_set_mac_ch(self, channel);
    a94c:	800b883a 	mov	r5,r16
    a950:	9809883a 	mov	r4,r19
}

double LMS7002M_rfe_set_loopback_lna(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    const double gmax = 40;
    double val = gain - gmax;
    a954:	1025883a 	mov	r18,r2
    a958:	1823883a 	mov	r17,r3

    LMS7002M_set_mac_ch(self, channel);
    a95c:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    if (val >= 0) self->regs->reg_0x0113_g_rxloopb_rfe = 15, val = 0;
    a960:	000d883a 	mov	r6,zero
    a964:	000f883a 	mov	r7,zero
    a968:	9009883a 	mov	r4,r18
    a96c:	880b883a 	mov	r5,r17
    a970:	00274200 	call	27420 <__gedf2>
    a974:	9c046917 	ldw	r16,4516(r19)
    a978:	10000516 	blt	r2,zero,a990 <LMS7002M_rfe_set_loopback_lna+0x78>
    a97c:	008003c4 	movi	r2,15
    a980:	80817f15 	stw	r2,1532(r16)
    a984:	0023883a 	mov	r17,zero
    a988:	0021883a 	mov	r16,zero
    a98c:	0000a906 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -0.5) self->regs->reg_0x0113_g_rxloopb_rfe = 14, val = -0.5;
    a990:	000d883a 	mov	r6,zero
    a994:	01eff834 	movhi	r7,49120
    a998:	9009883a 	mov	r4,r18
    a99c:	880b883a 	mov	r5,r17
    a9a0:	00274200 	call	27420 <__gedf2>
    a9a4:	10000516 	blt	r2,zero,a9bc <LMS7002M_rfe_set_loopback_lna+0xa4>
    a9a8:	00800384 	movi	r2,14
    a9ac:	80817f15 	stw	r2,1532(r16)
    a9b0:	0023883a 	mov	r17,zero
    a9b4:	042ff834 	movhi	r16,49120
    a9b8:	00009e06 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -1) self->regs->reg_0x0113_g_rxloopb_rfe = 13, val = -1;
    a9bc:	000d883a 	mov	r6,zero
    a9c0:	01effc34 	movhi	r7,49136
    a9c4:	9009883a 	mov	r4,r18
    a9c8:	880b883a 	mov	r5,r17
    a9cc:	00274200 	call	27420 <__gedf2>
    a9d0:	10000516 	blt	r2,zero,a9e8 <LMS7002M_rfe_set_loopback_lna+0xd0>
    a9d4:	00800344 	movi	r2,13
    a9d8:	80817f15 	stw	r2,1532(r16)
    a9dc:	0023883a 	mov	r17,zero
    a9e0:	042ffc34 	movhi	r16,49136
    a9e4:	00009306 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -1.6) self->regs->reg_0x0113_g_rxloopb_rfe = 12, val = -1.6;
    a9e8:	01a666b4 	movhi	r6,39322
    a9ec:	01effeb4 	movhi	r7,49146
    a9f0:	31a66684 	addi	r6,r6,-26214
    a9f4:	39e66644 	addi	r7,r7,-26215
    a9f8:	9009883a 	mov	r4,r18
    a9fc:	880b883a 	mov	r5,r17
    aa00:	00274200 	call	27420 <__gedf2>
    aa04:	10000716 	blt	r2,zero,aa24 <LMS7002M_rfe_set_loopback_lna+0x10c>
    aa08:	00800304 	movi	r2,12
    aa0c:	80817f15 	stw	r2,1532(r16)
    aa10:	046666b4 	movhi	r17,39322
    aa14:	042ffeb4 	movhi	r16,49146
    aa18:	8c666684 	addi	r17,r17,-26214
    aa1c:	84266644 	addi	r16,r16,-26215
    aa20:	00008406 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -2.4) self->regs->reg_0x0113_g_rxloopb_rfe = 11, val = -2.4;
    aa24:	018cccf4 	movhi	r6,13107
    aa28:	01f000f4 	movhi	r7,49155
    aa2c:	318cccc4 	addi	r6,r6,13107
    aa30:	39ccccc4 	addi	r7,r7,13107
    aa34:	9009883a 	mov	r4,r18
    aa38:	880b883a 	mov	r5,r17
    aa3c:	00274200 	call	27420 <__gedf2>
    aa40:	10000716 	blt	r2,zero,aa60 <LMS7002M_rfe_set_loopback_lna+0x148>
    aa44:	008002c4 	movi	r2,11
    aa48:	80817f15 	stw	r2,1532(r16)
    aa4c:	044cccf4 	movhi	r17,13107
    aa50:	043000f4 	movhi	r16,49155
    aa54:	8c4cccc4 	addi	r17,r17,13107
    aa58:	840cccc4 	addi	r16,r16,13107
    aa5c:	00007506 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -3) self->regs->reg_0x0113_g_rxloopb_rfe = 10, val = -3;
    aa60:	000d883a 	mov	r6,zero
    aa64:	01f00234 	movhi	r7,49160
    aa68:	9009883a 	mov	r4,r18
    aa6c:	880b883a 	mov	r5,r17
    aa70:	00274200 	call	27420 <__gedf2>
    aa74:	10000516 	blt	r2,zero,aa8c <LMS7002M_rfe_set_loopback_lna+0x174>
    aa78:	00800284 	movi	r2,10
    aa7c:	80817f15 	stw	r2,1532(r16)
    aa80:	0023883a 	mov	r17,zero
    aa84:	04300234 	movhi	r16,49160
    aa88:	00006a06 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -4) self->regs->reg_0x0113_g_rxloopb_rfe = 9, val = -4;
    aa8c:	000d883a 	mov	r6,zero
    aa90:	01f00434 	movhi	r7,49168
    aa94:	9009883a 	mov	r4,r18
    aa98:	880b883a 	mov	r5,r17
    aa9c:	00274200 	call	27420 <__gedf2>
    aaa0:	10000516 	blt	r2,zero,aab8 <LMS7002M_rfe_set_loopback_lna+0x1a0>
    aaa4:	00800244 	movi	r2,9
    aaa8:	80817f15 	stw	r2,1532(r16)
    aaac:	0023883a 	mov	r17,zero
    aab0:	04300434 	movhi	r16,49168
    aab4:	00005f06 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -5) self->regs->reg_0x0113_g_rxloopb_rfe = 8, val = -5;
    aab8:	000d883a 	mov	r6,zero
    aabc:	01f00534 	movhi	r7,49172
    aac0:	9009883a 	mov	r4,r18
    aac4:	880b883a 	mov	r5,r17
    aac8:	00274200 	call	27420 <__gedf2>
    aacc:	10000516 	blt	r2,zero,aae4 <LMS7002M_rfe_set_loopback_lna+0x1cc>
    aad0:	00800204 	movi	r2,8
    aad4:	80817f15 	stw	r2,1532(r16)
    aad8:	0023883a 	mov	r17,zero
    aadc:	04300534 	movhi	r16,49172
    aae0:	00005406 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -6.2) self->regs->reg_0x0113_g_rxloopb_rfe = 7, val = -6.2;
    aae4:	01b33374 	movhi	r6,52429
    aae8:	01f00674 	movhi	r7,49177
    aaec:	31b33344 	addi	r6,r6,-13107
    aaf0:	39f33304 	addi	r7,r7,-13108
    aaf4:	9009883a 	mov	r4,r18
    aaf8:	880b883a 	mov	r5,r17
    aafc:	00274200 	call	27420 <__gedf2>
    ab00:	10000716 	blt	r2,zero,ab20 <LMS7002M_rfe_set_loopback_lna+0x208>
    ab04:	008001c4 	movi	r2,7
    ab08:	80817f15 	stw	r2,1532(r16)
    ab0c:	04733374 	movhi	r17,52429
    ab10:	04300674 	movhi	r16,49177
    ab14:	8c733344 	addi	r17,r17,-13107
    ab18:	84333304 	addi	r16,r16,-13108
    ab1c:	00004506 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -7.5) self->regs->reg_0x0113_g_rxloopb_rfe = 6, val = -7.5;
    ab20:	000d883a 	mov	r6,zero
    ab24:	01f007b4 	movhi	r7,49182
    ab28:	9009883a 	mov	r4,r18
    ab2c:	880b883a 	mov	r5,r17
    ab30:	00274200 	call	27420 <__gedf2>
    ab34:	10000516 	blt	r2,zero,ab4c <LMS7002M_rfe_set_loopback_lna+0x234>
    ab38:	00800184 	movi	r2,6
    ab3c:	80817f15 	stw	r2,1532(r16)
    ab40:	0023883a 	mov	r17,zero
    ab44:	043007b4 	movhi	r16,49182
    ab48:	00003a06 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -9) self->regs->reg_0x0113_g_rxloopb_rfe = 5, val = -9;
    ab4c:	000d883a 	mov	r6,zero
    ab50:	01f008b4 	movhi	r7,49186
    ab54:	9009883a 	mov	r4,r18
    ab58:	880b883a 	mov	r5,r17
    ab5c:	00274200 	call	27420 <__gedf2>
    ab60:	10000516 	blt	r2,zero,ab78 <LMS7002M_rfe_set_loopback_lna+0x260>
    ab64:	00800144 	movi	r2,5
    ab68:	80817f15 	stw	r2,1532(r16)
    ab6c:	0023883a 	mov	r17,zero
    ab70:	043008b4 	movhi	r16,49186
    ab74:	00002f06 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -11) self->regs->reg_0x0113_g_rxloopb_rfe = 4, val = -11;
    ab78:	000d883a 	mov	r6,zero
    ab7c:	01f009b4 	movhi	r7,49190
    ab80:	9009883a 	mov	r4,r18
    ab84:	880b883a 	mov	r5,r17
    ab88:	00274200 	call	27420 <__gedf2>
    ab8c:	10000516 	blt	r2,zero,aba4 <LMS7002M_rfe_set_loopback_lna+0x28c>
    ab90:	00800104 	movi	r2,4
    ab94:	80817f15 	stw	r2,1532(r16)
    ab98:	0023883a 	mov	r17,zero
    ab9c:	043009b4 	movhi	r16,49190
    aba0:	00002406 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -14) self->regs->reg_0x0113_g_rxloopb_rfe = 3, val = -14;
    aba4:	000d883a 	mov	r6,zero
    aba8:	01f00b34 	movhi	r7,49196
    abac:	9009883a 	mov	r4,r18
    abb0:	880b883a 	mov	r5,r17
    abb4:	00274200 	call	27420 <__gedf2>
    abb8:	10000516 	blt	r2,zero,abd0 <LMS7002M_rfe_set_loopback_lna+0x2b8>
    abbc:	008000c4 	movi	r2,3
    abc0:	80817f15 	stw	r2,1532(r16)
    abc4:	0023883a 	mov	r17,zero
    abc8:	04300b34 	movhi	r16,49196
    abcc:	00001906 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -17) self->regs->reg_0x0113_g_rxloopb_rfe = 2, val = -17;
    abd0:	000d883a 	mov	r6,zero
    abd4:	01f00c74 	movhi	r7,49201
    abd8:	9009883a 	mov	r4,r18
    abdc:	880b883a 	mov	r5,r17
    abe0:	00274200 	call	27420 <__gedf2>
    abe4:	10000516 	blt	r2,zero,abfc <LMS7002M_rfe_set_loopback_lna+0x2e4>
    abe8:	00800084 	movi	r2,2
    abec:	80817f15 	stw	r2,1532(r16)
    abf0:	0023883a 	mov	r17,zero
    abf4:	04300c74 	movhi	r16,49201
    abf8:	00000e06 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else if (val >= -24) self->regs->reg_0x0113_g_rxloopb_rfe = 1, val = -24;
    abfc:	000d883a 	mov	r6,zero
    ac00:	01f00e34 	movhi	r7,49208
    ac04:	9009883a 	mov	r4,r18
    ac08:	880b883a 	mov	r5,r17
    ac0c:	00274200 	call	27420 <__gedf2>
    ac10:	10000516 	blt	r2,zero,ac28 <LMS7002M_rfe_set_loopback_lna+0x310>
    ac14:	00800044 	movi	r2,1
    ac18:	80817f15 	stw	r2,1532(r16)
    ac1c:	0023883a 	mov	r17,zero
    ac20:	04300e34 	movhi	r16,49208
    ac24:	00000306 	br	ac34 <LMS7002M_rfe_set_loopback_lna+0x31c>
    else self->regs->reg_0x0113_g_rxloopb_rfe = 0, val = -40;
    ac28:	80017f15 	stw	zero,1532(r16)
    ac2c:	0023883a 	mov	r17,zero
    ac30:	04301134 	movhi	r16,49220

    LMS7002M_regs_spi_write(self, 0x0113);
    ac34:	9809883a 	mov	r4,r19
    ac38:	014044c4 	movi	r5,275
    ac3c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    return val + gmax;
    ac40:	000d883a 	mov	r6,zero
    ac44:	01d01134 	movhi	r7,16452
    ac48:	8809883a 	mov	r4,r17
    ac4c:	800b883a 	mov	r5,r16
    ac50:	002611c0 	call	2611c <__adddf3>
}
    ac54:	dfc00417 	ldw	ra,16(sp)
    ac58:	dcc00317 	ldw	r19,12(sp)
    ac5c:	dc800217 	ldw	r18,8(sp)
    ac60:	dc400117 	ldw	r17,4(sp)
    ac64:	dc000017 	ldw	r16,0(sp)
    ac68:	dec00504 	addi	sp,sp,20
    ac6c:	f800283a 	ret

0000ac70 <LMS7002M_rfe_set_tia>:

double LMS7002M_rfe_set_tia(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    ac70:	defffb04 	addi	sp,sp,-20
    ac74:	dc400115 	stw	r17,4(sp)
    ac78:	dc000015 	stw	r16,0(sp)
    ac7c:	2023883a 	mov	r17,r4
    ac80:	2821883a 	mov	r16,r5
    ac84:	3009883a 	mov	r4,r6
    ac88:	380b883a 	mov	r5,r7
    const double gmax = 12;
    double val = gain - gmax;
    ac8c:	000d883a 	mov	r6,zero
    ac90:	01d00a34 	movhi	r7,16424

    return val + gmax;
}

double LMS7002M_rfe_set_tia(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    ac94:	dfc00415 	stw	ra,16(sp)
    ac98:	dcc00315 	stw	r19,12(sp)
    ac9c:	dc800215 	stw	r18,8(sp)
    const double gmax = 12;
    double val = gain - gmax;
    aca0:	0027e5c0 	call	27e5c <__subdf3>

    LMS7002M_set_mac_ch(self, channel);
    aca4:	800b883a 	mov	r5,r16
    aca8:	8809883a 	mov	r4,r17
}

double LMS7002M_rfe_set_tia(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    const double gmax = 12;
    double val = gain - gmax;
    acac:	1027883a 	mov	r19,r2
    acb0:	1825883a 	mov	r18,r3

    LMS7002M_set_mac_ch(self, channel);
    acb4:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    if (val >= 0) self->regs->reg_0x0113_g_tia_rfe = 3, val = 0;
    acb8:	000d883a 	mov	r6,zero
    acbc:	000f883a 	mov	r7,zero
    acc0:	9809883a 	mov	r4,r19
    acc4:	900b883a 	mov	r5,r18
    acc8:	00274200 	call	27420 <__gedf2>
    accc:	8c046917 	ldw	r16,4516(r17)
    acd0:	10000416 	blt	r2,zero,ace4 <LMS7002M_rfe_set_tia+0x74>
    acd4:	008000c4 	movi	r2,3
    acd8:	80818015 	stw	r2,1536(r16)
    acdc:	0021883a 	mov	r16,zero
    ace0:	00000d06 	br	ad18 <LMS7002M_rfe_set_tia+0xa8>
    else if (val >= -3) self->regs->reg_0x0113_g_tia_rfe = 2, val = -3;
    ace4:	000d883a 	mov	r6,zero
    ace8:	01f00234 	movhi	r7,49160
    acec:	9809883a 	mov	r4,r19
    acf0:	900b883a 	mov	r5,r18
    acf4:	00274200 	call	27420 <__gedf2>
    acf8:	10000416 	blt	r2,zero,ad0c <LMS7002M_rfe_set_tia+0x9c>
    acfc:	00800084 	movi	r2,2
    ad00:	80818015 	stw	r2,1536(r16)
    ad04:	04300234 	movhi	r16,49160
    ad08:	00000306 	br	ad18 <LMS7002M_rfe_set_tia+0xa8>
    else self->regs->reg_0x0113_g_tia_rfe = 1, val = -12;
    ad0c:	00800044 	movi	r2,1
    ad10:	80818015 	stw	r2,1536(r16)
    ad14:	04300a34 	movhi	r16,49192

    LMS7002M_regs_spi_write(self, 0x0113);
    ad18:	8809883a 	mov	r4,r17
    ad1c:	014044c4 	movi	r5,275
    ad20:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    return val + gmax;
    ad24:	000d883a 	mov	r6,zero
    ad28:	01d00a34 	movhi	r7,16424
    ad2c:	0009883a 	mov	r4,zero
    ad30:	800b883a 	mov	r5,r16
    ad34:	002611c0 	call	2611c <__adddf3>
}
    ad38:	dfc00417 	ldw	ra,16(sp)
    ad3c:	dcc00317 	ldw	r19,12(sp)
    ad40:	dc800217 	ldw	r18,8(sp)
    ad44:	dc400117 	ldw	r17,4(sp)
    ad48:	dc000017 	ldw	r16,0(sp)
    ad4c:	dec00504 	addi	sp,sp,20
    ad50:	f800283a 	ret

0000ad54 <setup_rx_cal_tone>:

/***********************************************************************
 * Re-tune the RX LO based on the bandwidth
 **********************************************************************/
static int setup_rx_cal_tone(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    ad54:	defff404 	addi	sp,sp,-48
    ad58:	dc800815 	stw	r18,32(sp)
    ad5c:	dc400715 	stw	r17,28(sp)
    ad60:	3025883a 	mov	r18,r6
    ad64:	2823883a 	mov	r17,r5
    LMS7002M_sxx_enable(self, LMS_RX, true);
    ad68:	01800044 	movi	r6,1
    ad6c:	01400084 	movi	r5,2

/***********************************************************************
 * Re-tune the RX LO based on the bandwidth
 **********************************************************************/
static int setup_rx_cal_tone(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    ad70:	dfc00b15 	stw	ra,44(sp)
    LMS7002M_sxx_enable(self, LMS_RX, true);
    ad74:	d9c00515 	stw	r7,20(sp)

/***********************************************************************
 * Re-tune the RX LO based on the bandwidth
 **********************************************************************/
static int setup_rx_cal_tone(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    ad78:	dc000615 	stw	r16,24(sp)
    ad7c:	dd000a15 	stw	r20,40(sp)
    ad80:	2021883a 	mov	r16,r4
    ad84:	dcc00915 	stw	r19,36(sp)
    LMS7002M_sxx_enable(self, LMS_RX, true);
    ad88:	000c4000 	call	c400 <LMS7002M_sxx_enable>
    LMS7002M_sxt_to_sxr(self, false);
    ad8c:	000b883a 	mov	r5,zero
    ad90:	8009883a 	mov	r4,r16
    ad94:	000cb5c0 	call	cb5c <LMS7002M_sxt_to_sxr>
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    ad98:	880b883a 	mov	r5,r17
    ad9c:	8009883a 	mov	r4,r16
    ada0:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    const double sxr_freq = self->sxt_freq-bw;
    ada4:	d9c00517 	ldw	r7,20(sp)
    ada8:	81046e17 	ldw	r4,4536(r16)
    adac:	81446f17 	ldw	r5,4540(r16)
    adb0:	900d883a 	mov	r6,r18
    adb4:	0027e5c0 	call	27e5c <__subdf3>
    double sxr_freq_actual = 0;
    status = LMS7002M_set_lo_freq(self, LMS_RX, self->sxr_fref, sxr_freq, &sxr_freq_actual);
    adb8:	81847217 	ldw	r6,4552(r16)
    adbc:	81c47317 	ldw	r7,4556(r16)
    adc0:	d9000304 	addi	r4,sp,12
    adc4:	d9000215 	stw	r4,8(sp)
    adc8:	01400084 	movi	r5,2
    adcc:	8009883a 	mov	r4,r16
    add0:	d8800015 	stw	r2,0(sp)
    add4:	d8c00115 	stw	r3,4(sp)
    LMS7002M_sxx_enable(self, LMS_RX, true);
    LMS7002M_sxt_to_sxr(self, false);
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    const double sxr_freq = self->sxt_freq-bw;
    double sxr_freq_actual = 0;
    add8:	d8000315 	stw	zero,12(sp)
    addc:	d8000415 	stw	zero,16(sp)
    status = LMS7002M_set_lo_freq(self, LMS_RX, self->sxr_fref, sxr_freq, &sxr_freq_actual);
    ade0:	000c7980 	call	c798 <LMS7002M_set_lo_freq>
    ade4:	1025883a 	mov	r18,r2
    LMS7002M_set_mac_ch(self, channel);
    ade8:	880b883a 	mov	r5,r17
    adec:	8009883a 	mov	r4,r16
    adf0:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    if (status != 0)
    adf4:	90001c1e 	bne	r18,zero,ae68 <setup_rx_cal_tone+0x114>
        //LMS7_logf(LMS7_ERROR, "LMS7002M_set_lo_freq(LMS_RX, %f MHz)", sxr_freq/1e6);
        goto done;
    }
    double rxtsp_rate = self->cgen_freq/4;
    const double rx_nco_freq = (self->sxt_freq-sxr_freq_actual)-1e6;
    LMS7002M_rxtsp_set_freq(self, channel, rx_nco_freq/rxtsp_rate);
    adf8:	d9800317 	ldw	r6,12(sp)
    adfc:	d9c00417 	ldw	r7,16(sp)
    ae00:	81046e17 	ldw	r4,4536(r16)
    ae04:	81446f17 	ldw	r5,4540(r16)
    ae08:	0027e5c0 	call	27e5c <__subdf3>
    ae0c:	01d04bf4 	movhi	r7,16687
    ae10:	000d883a 	mov	r6,zero
    ae14:	39e12004 	addi	r7,r7,-31616
    ae18:	1009883a 	mov	r4,r2
    ae1c:	180b883a 	mov	r5,r3
    ae20:	0027e5c0 	call	27e5c <__subdf3>
    ae24:	81046a17 	ldw	r4,4520(r16)
    ae28:	81446b17 	ldw	r5,4524(r16)
    ae2c:	000d883a 	mov	r6,zero
    ae30:	01cff434 	movhi	r7,16336
    ae34:	1029883a 	mov	r20,r2
    ae38:	1827883a 	mov	r19,r3
    ae3c:	00275f00 	call	275f0 <__muldf3>
    ae40:	100d883a 	mov	r6,r2
    ae44:	180f883a 	mov	r7,r3
    ae48:	a009883a 	mov	r4,r20
    ae4c:	980b883a 	mov	r5,r19
    ae50:	00269c80 	call	269c8 <__divdf3>
    ae54:	100d883a 	mov	r6,r2
    ae58:	180f883a 	mov	r7,r3
    ae5c:	880b883a 	mov	r5,r17
    ae60:	8009883a 	mov	r4,r16
    ae64:	000bed40 	call	bed4 <LMS7002M_rxtsp_set_freq>

    done:
    return status;
}
    ae68:	9005883a 	mov	r2,r18
    ae6c:	dfc00b17 	ldw	ra,44(sp)
    ae70:	dd000a17 	ldw	r20,40(sp)
    ae74:	dcc00917 	ldw	r19,36(sp)
    ae78:	dc800817 	ldw	r18,32(sp)
    ae7c:	dc400717 	ldw	r17,28(sp)
    ae80:	dc000617 	ldw	r16,24(sp)
    ae84:	dec00c04 	addi	sp,sp,48
    ae88:	f800283a 	ret

0000ae8c <rx_cal_loop.isra.0>:

/***********************************************************************
 * Rx calibration loop
 **********************************************************************/
static int rx_cal_loop(
    ae8c:	defff404 	addi	sp,sp,-48
    ae90:	dfc00b15 	stw	ra,44(sp)
    ae94:	dd000615 	stw	r20,24(sp)
    ae98:	dcc00515 	stw	r19,20(sp)
    ae9c:	dc800415 	stw	r18,16(sp)
    aea0:	dc000215 	stw	r16,8(sp)
    aea4:	2825883a 	mov	r18,r5
    aea8:	2021883a 	mov	r16,r4
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    aeac:	d9800015 	stw	r6,0(sp)
    aeb0:	d9c00115 	stw	r7,4(sp)
}

/***********************************************************************
 * Rx calibration loop
 **********************************************************************/
static int rx_cal_loop(
    aeb4:	df000a15 	stw	fp,40(sp)
    aeb8:	ddc00915 	stw	r23,36(sp)
    aebc:	dd800815 	stw	r22,32(sp)
    aec0:	dd400715 	stw	r21,28(sp)
    aec4:	dc400315 	stw	r17,12(sp)
    aec8:	dcc00c17 	ldw	r19,48(sp)
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    aecc:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- cgen already set prior ---//

    //--- gain selection ---//
    const int rssi_value_50k = cal_gain_selection(self, channel);
    aed0:	900b883a 	mov	r5,r18
    aed4:	8009883a 	mov	r4,r16
    aed8:	0003b3c0 	call	3b3c <cal_gain_selection>

    //--- setup calibration tone ---//
    int status = setup_rx_cal_tone(self, channel, bw);
    aedc:	d9800017 	ldw	r6,0(sp)
    aee0:	d9c00117 	ldw	r7,4(sp)
    aee4:	900b883a 	mov	r5,r18
    aee8:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);

    //--- cgen already set prior ---//

    //--- gain selection ---//
    const int rssi_value_50k = cal_gain_selection(self, channel);
    aeec:	1029883a 	mov	r20,r2

    //--- setup calibration tone ---//
    int status = setup_rx_cal_tone(self, channel, bw);
    aef0:	000ad540 	call	ad54 <setup_rx_cal_tone>
    if (status != 0) return status;
    aef4:	1000441e 	bne	r2,zero,b008 <rx_cal_loop.isra.0+0x17c>

    //--- calibration loop ---//
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    aef8:	900b883a 	mov	r5,r18
    aefc:	8009883a 	mov	r4,r16
    af00:	00017d40 	call	17d4 <cal_read_rssi>
    const int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    af04:	a009883a 	mov	r4,r20
    int status = setup_rx_cal_tone(self, channel, bw);
    if (status != 0) return status;

    //--- calibration loop ---//
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    af08:	1023883a 	mov	r17,r2
    const int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    af0c:	00287d80 	call	287d8 <__floatsidf>
    af10:	018b7834 	movhi	r6,11744
    af14:	01cff9f4 	movhi	r7,16359
    af18:	318346c4 	addi	r6,r6,3355
    af1c:	39e82404 	addi	r7,r7,-24432
    af20:	180b883a 	mov	r5,r3
    af24:	1009883a 	mov	r4,r2
    af28:	00275f00 	call	275f0 <__muldf3>
    af2c:	893fffcc 	andi	r4,r17,65535
    af30:	1029883a 	mov	r20,r2
    af34:	182b883a 	mov	r21,r3
    af38:	00287d80 	call	287d8 <__floatsidf>
    af3c:	a00d883a 	mov	r6,r20
    af40:	a80f883a 	mov	r7,r21
    af44:	1009883a 	mov	r4,r2
    af48:	180b883a 	mov	r5,r3
    af4c:	00274fc0 	call	274fc <__ledf2>
    af50:	10000216 	blt	r2,zero,af5c <rx_cal_loop.isra.0+0xd0>
    af54:	04400044 	movi	r17,1
    af58:	00000106 	br	af60 <rx_cal_loop.isra.0+0xd4>
    af5c:	047fffc4 	movi	r17,-1
    af60:	07008044 	movi	fp,513
        }

        *reg_ptr += adjust;
        LMS7002M_regs_spi_write(self, reg_addr);
        rssi_value = cal_read_rssi(self, channel);
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
    af64:	05bfffc4 	movi	r22,-1
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
    af68:	05c00044 	movi	r23,1
    af6c:	e73fffc4 	addi	fp,fp,-1
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    const int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    while (true)
    {
        if (iter++ == MAX_CAL_LOOP_ITERS)
    af70:	e000021e 	bne	fp,zero,af7c <rx_cal_loop.isra.0+0xf0>
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
    af74:	00bfffc4 	movi	r2,-1
    af78:	00002306 	br	b008 <rx_cal_loop.isra.0+0x17c>
        }

        *reg_ptr += adjust;
    af7c:	98800017 	ldw	r2,0(r19)
        LMS7002M_regs_spi_write(self, reg_addr);
    af80:	d9400d17 	ldw	r5,52(sp)
    af84:	8009883a 	mov	r4,r16
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
        }

        *reg_ptr += adjust;
    af88:	1445883a 	add	r2,r2,r17
    af8c:	98800015 	stw	r2,0(r19)
        LMS7002M_regs_spi_write(self, reg_addr);
    af90:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
        rssi_value = cal_read_rssi(self, channel);
    af94:	900b883a 	mov	r5,r18
    af98:	8009883a 	mov	r4,r16
    af9c:	00017d40 	call	17d4 <cal_read_rssi>
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
    afa0:	113fffcc 	andi	r4,r2,65535
    afa4:	00287d80 	call	287d8 <__floatsidf>
    afa8:	180f883a 	mov	r7,r3
    afac:	100d883a 	mov	r6,r2
    afb0:	a009883a 	mov	r4,r20
    afb4:	a80b883a 	mov	r5,r21
    afb8:	d8c00115 	stw	r3,4(sp)
    afbc:	d8800015 	stw	r2,0(sp)
    afc0:	00274fc0 	call	274fc <__ledf2>
    afc4:	d8c00117 	ldw	r3,4(sp)
    afc8:	da000017 	ldw	r8,0(sp)
    afcc:	1000010e 	bge	r2,zero,afd4 <rx_cal_loop.isra.0+0x148>
    afd0:	8d800c26 	beq	r17,r22,b004 <rx_cal_loop.isra.0+0x178>
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
    afd4:	400d883a 	mov	r6,r8
    afd8:	180f883a 	mov	r7,r3
    afdc:	a009883a 	mov	r4,r20
    afe0:	a80b883a 	mov	r5,r21
    afe4:	00274200 	call	27420 <__gedf2>
    afe8:	0080010e 	bge	zero,r2,aff0 <rx_cal_loop.isra.0+0x164>
    afec:	8dc00526 	beq	r17,r23,b004 <rx_cal_loop.isra.0+0x178>
        if (*reg_ptr == 0 || *reg_ptr == reg_max)
    aff0:	98800017 	ldw	r2,0(r19)
    aff4:	103fdf26 	beq	r2,zero,af74 <__alt_data_end+0xfffcc774>
    aff8:	d8c00e17 	ldw	r3,56(sp)
    affc:	10ffdb1e 	bne	r2,r3,af6c <__alt_data_end+0xfffcc76c>
    b000:	003fdc06 	br	af74 <__alt_data_end+0xfffcc774>
            //LMS7_logf(LMS7_ERROR, "failed to cal %s -> %d", reg_name, *reg_ptr);
            return -1;
        }
    }
    //LMS7_logf(LMS7_DEBUG, "%s = %d", reg_name, *reg_ptr);
    return 0;
    b004:	0005883a 	mov	r2,zero
}
    b008:	dfc00b17 	ldw	ra,44(sp)
    b00c:	df000a17 	ldw	fp,40(sp)
    b010:	ddc00917 	ldw	r23,36(sp)
    b014:	dd800817 	ldw	r22,32(sp)
    b018:	dd400717 	ldw	r21,28(sp)
    b01c:	dd000617 	ldw	r20,24(sp)
    b020:	dcc00517 	ldw	r19,20(sp)
    b024:	dc800417 	ldw	r18,16(sp)
    b028:	dc400317 	ldw	r17,12(sp)
    b02c:	dc000217 	ldw	r16,8(sp)
    b030:	dec00c04 	addi	sp,sp,48
    b034:	f800283a 	ret

0000b038 <rx_cal_init>:

/***********************************************************************
 * Prepare for RX filter self-calibration
 **********************************************************************/
int rx_cal_init(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    b038:	defff604 	addi	sp,sp,-40
    b03c:	dfc00915 	stw	ra,36(sp)
    b040:	dd000815 	stw	r20,32(sp)
    b044:	dcc00715 	stw	r19,28(sp)
    b048:	dc800615 	stw	r18,24(sp)
    b04c:	dc400515 	stw	r17,20(sp)
    b050:	2825883a 	mov	r18,r5
    b054:	dc000415 	stw	r16,16(sp)
    b058:	2021883a 	mov	r16,r4
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    b05c:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    const int g_tia_rfe_user = LMS7002M_regs(self)->reg_0x0113_g_tia_rfe;
    b060:	8009883a 	mov	r4,r16
    b064:	00092100 	call	9210 <LMS7002M_regs>

    //--- rfe ---
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    b068:	01c04504 	movi	r7,276
    b06c:	01804304 	movi	r6,268
    b070:	900b883a 	mov	r5,r18
    b074:	8009883a 	mov	r4,r16
 **********************************************************************/
int rx_cal_init(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    const int g_tia_rfe_user = LMS7002M_regs(self)->reg_0x0113_g_tia_rfe;
    b078:	14418017 	ldw	r17,1536(r2)

    //--- rfe ---
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    b07c:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    b080:	8009883a 	mov	r4,r16
    b084:	00092100 	call	9210 <LMS7002M_regs>
    b088:	04c00084 	movi	r19,2
    b08c:	14c16b15 	stw	r19,1452(r2)
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    b090:	8009883a 	mov	r4,r16
    b094:	00092100 	call	9210 <LMS7002M_regs>
    b098:	00c00204 	movi	r3,8
    b09c:	10c17f15 	stw	r3,1532(r2)
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    b0a0:	8009883a 	mov	r4,r16
    b0a4:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    b0a8:	8009883a 	mov	r4,r16

    //--- rfe ---
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    b0ac:	10016515 	stw	zero,1428(r2)
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    b0b0:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x010c_pd_mxlobuf_rfe = 0;
    b0b4:	8009883a 	mov	r4,r16
    //--- rfe ---
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    b0b8:	10016e15 	stw	zero,1464(r2)
    LMS7002M_regs(self)->reg_0x010c_pd_mxlobuf_rfe = 0;
    b0bc:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x010c_pd_qgen_rfe = 0;
    b0c0:	8009883a 	mov	r4,r16
    set_addrs_to_default(self, channel, 0x010C, 0x0114);
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010c_pd_mxlobuf_rfe = 0;
    b0c4:	10016615 	stw	zero,1432(r2)
    LMS7002M_regs(self)->reg_0x010c_pd_qgen_rfe = 0;
    b0c8:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    b0cc:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x010d_sel_path_rfe = 2;
    LMS7002M_regs(self)->reg_0x0113_g_rxloopb_rfe = 8;
    LMS7002M_regs(self)->reg_0x010c_pd_rloopb_2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010d_en_inshsw_lb2_rfe = 0;
    LMS7002M_regs(self)->reg_0x010c_pd_mxlobuf_rfe = 0;
    LMS7002M_regs(self)->reg_0x010c_pd_qgen_rfe = 0;
    b0d0:	10016715 	stw	zero,1436(r2)
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    b0d4:	00092100 	call	9210 <LMS7002M_regs>
    b0d8:	14c17515 	stw	r19,1492(r2)
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    b0dc:	8009883a 	mov	r4,r16
    b0e0:	00092100 	call	9210 <LMS7002M_regs>
    b0e4:	14c17615 	stw	r19,1496(r2)
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    b0e8:	8009883a 	mov	r4,r16
    b0ec:	00092100 	call	9210 <LMS7002M_regs>
    b0f0:	00c00404 	movi	r3,16
    b0f4:	10c18215 	stw	r3,1544(r2)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = g_tia_rfe_user;
    b0f8:	8009883a 	mov	r4,r16
    b0fc:	00092100 	call	9210 <LMS7002M_regs>
    b100:	14418015 	stw	r17,1536(r2)
    LMS7002M_regs_spi_write(self, 0x0113);
    b104:	014044c4 	movi	r5,275
    b108:	8009883a 	mov	r4,r16
    b10c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0114);
    b110:	01404504 	movi	r5,276
    b114:	8009883a 	mov	r4,r16
    b118:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010c);
    b11c:	01404304 	movi	r5,268
    b120:	8009883a 	mov	r4,r16
    b124:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010d);
    b128:	01404344 	movi	r5,269
    b12c:	8009883a 	mov	r4,r16
    b130:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010f);
    b134:	014043c4 	movi	r5,271
    b138:	8009883a 	mov	r4,r16
    b13c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    b140:	01c046c4 	movi	r7,283
    b144:	01804544 	movi	r6,277
    b148:	900b883a 	mov	r5,r18
    b14c:	8009883a 	mov	r4,r16
    b150:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    b154:	8009883a 	mov	r4,r16
    b158:	00092100 	call	9210 <LMS7002M_regs>
    b15c:	04400504 	movi	r17,20
    b160:	14419215 	stw	r17,1608(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    b164:	8009883a 	mov	r4,r16
    b168:	00092100 	call	9210 <LMS7002M_regs>
    b16c:	14419315 	stw	r17,1612(r2)
    LMS7002M_regs(self)->reg_0x011a_c_ctl_pga_rbb = 3;
    b170:	8009883a 	mov	r4,r16
    b174:	00092100 	call	9210 <LMS7002M_regs>
    b178:	00c000c4 	movi	r3,3
    b17c:	10c19615 	stw	r3,1624(r2)
    LMS7002M_regs_spi_write(self, 0x0119);
    b180:	01404644 	movi	r5,281
    b184:	8009883a 	mov	r4,r16
    b188:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x011a);
    b18c:	01404684 	movi	r5,282
    b190:	8009883a 	mov	r4,r16
    b194:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- trf ---
    set_addrs_to_default(self, channel, 0x0100, 0x0104);
    b198:	01c04104 	movi	r7,260
    b19c:	01804004 	movi	r6,256
    b1a0:	900b883a 	mov	r5,r18
    b1a4:	8009883a 	mov	r4,r16
    b1a8:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0101_l_loopb_txpad_trf = 0;
    b1ac:	8009883a 	mov	r4,r16
    b1b0:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0101_en_loopb_txpad_trf = 1;
    b1b4:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0119);
    LMS7002M_regs_spi_write(self, 0x011a);

    //--- trf ---
    set_addrs_to_default(self, channel, 0x0100, 0x0104);
    LMS7002M_regs(self)->reg_0x0101_l_loopb_txpad_trf = 0;
    b1b8:	10013c15 	stw	zero,1264(r2)
    LMS7002M_regs(self)->reg_0x0101_en_loopb_txpad_trf = 1;
    b1bc:	00092100 	call	9210 <LMS7002M_regs>
    b1c0:	04400044 	movi	r17,1
    LMS7002M_regs(self)->reg_0x0103_sel_band1_trf = 0;
    b1c4:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x011a);

    //--- trf ---
    set_addrs_to_default(self, channel, 0x0100, 0x0104);
    LMS7002M_regs(self)->reg_0x0101_l_loopb_txpad_trf = 0;
    LMS7002M_regs(self)->reg_0x0101_en_loopb_txpad_trf = 1;
    b1c8:	14413f15 	stw	r17,1276(r2)
    LMS7002M_regs(self)->reg_0x0103_sel_band1_trf = 0;
    b1cc:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0103_sel_band2_trf = 1;
    b1d0:	8009883a 	mov	r4,r16

    //--- trf ---
    set_addrs_to_default(self, channel, 0x0100, 0x0104);
    LMS7002M_regs(self)->reg_0x0101_l_loopb_txpad_trf = 0;
    LMS7002M_regs(self)->reg_0x0101_en_loopb_txpad_trf = 1;
    LMS7002M_regs(self)->reg_0x0103_sel_band1_trf = 0;
    b1d4:	10014415 	stw	zero,1296(r2)
    LMS7002M_regs(self)->reg_0x0103_sel_band2_trf = 1;
    b1d8:	00092100 	call	9210 <LMS7002M_regs>
    b1dc:	14414515 	stw	r17,1300(r2)
    LMS7002M_regs_spi_write(self, 0x0100);
    b1e0:	01404004 	movi	r5,256
    b1e4:	8009883a 	mov	r4,r16
    b1e8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0101);
    b1ec:	01404044 	movi	r5,257
    b1f0:	8009883a 	mov	r4,r16
    b1f4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0103);
    b1f8:	014040c4 	movi	r5,259
    b1fc:	8009883a 	mov	r4,r16
    b200:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    b204:	01c042c4 	movi	r7,267
    b208:	01804144 	movi	r6,261
    b20c:	900b883a 	mov	r5,r18
    b210:	8009883a 	mov	r4,r16
    b214:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    b218:	8009883a 	mov	r4,r16
    b21c:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    b220:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0101);
    LMS7002M_regs_spi_write(self, 0x0103);

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    b224:	14415715 	stw	r17,1372(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    b228:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    b22c:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0103);

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    b230:	14415815 	stw	r17,1376(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    b234:	00092100 	call	9210 <LMS7002M_regs>
    b238:	00c00184 	movi	r3,6
    b23c:	10c15915 	stw	r3,1380(r2)
    LMS7002M_regs_spi_write(self, 0x0108);
    b240:	01404204 	movi	r5,264
    b244:	8009883a 	mov	r4,r16
    b248:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- rfe and trf nextrx -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    b24c:	01401044 	movi	r5,65
    b250:	8009883a 	mov	r4,r16
    b254:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    LMS7002M_regs(self)->reg_0x010d_en_nextrx_rfe = (channel == LMS_CHA)?0:1;
    b258:	8009883a 	mov	r4,r16
    b25c:	00092100 	call	9210 <LMS7002M_regs>
    b260:	95001058 	cmpnei	r20,r18,65
    LMS7002M_regs(self)->reg_0x0100_en_nexttx_trf = (channel == LMS_CHA)?0:1;
    b264:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    LMS7002M_regs_spi_write(self, 0x0108);

    //--- rfe and trf nextrx -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    LMS7002M_regs(self)->reg_0x010d_en_nextrx_rfe = (channel == LMS_CHA)?0:1;
    b268:	15017115 	stw	r20,1476(r2)
    LMS7002M_regs(self)->reg_0x0100_en_nexttx_trf = (channel == LMS_CHA)?0:1;
    b26c:	00092100 	call	9210 <LMS7002M_regs>
    b270:	15013415 	stw	r20,1232(r2)
    LMS7002M_regs_spi_write(self, 0x010d);
    b274:	01404344 	movi	r5,269
    b278:	8009883a 	mov	r4,r16
    b27c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0100);
    b280:	01404004 	movi	r5,256
    b284:	8009883a 	mov	r4,r16
    b288:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_set_mac_ch(self, channel);
    b28c:	900b883a 	mov	r5,r18
    b290:	8009883a 	mov	r4,r16
    b294:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- afe ---
    LMS7002M_afe_enable(self, LMS_RX, channel, true);
    b298:	980b883a 	mov	r5,r19
    b29c:	880f883a 	mov	r7,r17
    b2a0:	900d883a 	mov	r6,r18
    b2a4:	8009883a 	mov	r4,r16
    b2a8:	00013440 	call	1344 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_TX, channel, true);
    b2ac:	880f883a 	mov	r7,r17
    b2b0:	900d883a 	mov	r6,r18
    b2b4:	880b883a 	mov	r5,r17
    b2b8:	8009883a 	mov	r4,r16
    b2bc:	00013440 	call	1344 <LMS7002M_afe_enable>
    LMS7002M_set_mac_ch(self, channel);
    b2c0:	900b883a 	mov	r5,r18
    b2c4:	8009883a 	mov	r4,r16
    b2c8:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- bias -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    b2cc:	01401044 	movi	r5,65
    b2d0:	8009883a 	mov	r4,r16
    b2d4:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    const int rp_calib_bias = LMS7002M_regs(self)->reg_0x0084_rp_calib_bias;
    b2d8:	8009883a 	mov	r4,r16
    b2dc:	00092100 	call	9210 <LMS7002M_regs>
    set_addrs_to_default(self, channel, 0x0083, 0x0084);
    b2e0:	01c02104 	movi	r7,132
    b2e4:	018020c4 	movi	r6,131
    b2e8:	900b883a 	mov	r5,r18
    b2ec:	8009883a 	mov	r4,r16
    LMS7002M_afe_enable(self, LMS_TX, channel, true);
    LMS7002M_set_mac_ch(self, channel);

    //--- bias -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    const int rp_calib_bias = LMS7002M_regs(self)->reg_0x0084_rp_calib_bias;
    b2f0:	14c06b17 	ldw	r19,428(r2)
    set_addrs_to_default(self, channel, 0x0083, 0x0084);
    b2f4:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0084_rp_calib_bias = rp_calib_bias;
    b2f8:	8009883a 	mov	r4,r16
    b2fc:	00092100 	call	9210 <LMS7002M_regs>
    b300:	14c06b15 	stw	r19,428(r2)
    LMS7002M_set_mac_ch(self, channel);
    b304:	900b883a 	mov	r5,r18
    b308:	8009883a 	mov	r4,r16
    b30c:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- sxt ---
    const double sxt_freq = 500e6;
    status = LMS7002M_set_lo_freq(self, LMS_TX, self->sxt_fref, sxt_freq, NULL);
    b310:	81847417 	ldw	r6,4560(r16)
    b314:	81c47517 	ldw	r7,4564(r16)
    b318:	00906fb4 	movhi	r2,16830
    b31c:	10b35944 	addi	r2,r2,-12955
    b320:	880b883a 	mov	r5,r17
    b324:	8009883a 	mov	r4,r16
    b328:	d8000215 	stw	zero,8(sp)
    b32c:	d8000015 	stw	zero,0(sp)
    b330:	d8800115 	stw	r2,4(sp)
    b334:	000c7980 	call	c798 <LMS7002M_set_lo_freq>
    LMS7002M_set_mac_ch(self, channel);
    b338:	900b883a 	mov	r5,r18
    b33c:	8009883a 	mov	r4,r16
    b340:	d8800315 	stw	r2,12(sp)
    b344:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    if (status != 0)
    b348:	d8800317 	ldw	r2,12(sp)
    b34c:	10004d1e 	bne	r2,zero,b484 <rx_cal_init+0x44c>
        //LMS7_logf(LMS7_ERROR, "LMS7002M_set_lo_freq(LMS_TX, %f MHz)", sxt_freq/1e6);
        goto done;
    }

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    b350:	01c08304 	movi	r7,524
    b354:	01808004 	movi	r6,512
    b358:	900b883a 	mov	r5,r18
    b35c:	8009883a 	mov	r4,r16
    b360:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    b364:	8009883a 	mov	r4,r16
    b368:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    b36c:	8009883a 	mov	r4,r16
        goto done;
    }

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    b370:	1441ce15 	stw	r17,1848(r2)
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    b374:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    b378:	8009883a 	mov	r4,r16
    }

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    b37c:	1441cf15 	stw	r17,1852(r2)
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    b380:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    b384:	8009883a 	mov	r4,r16

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    b388:	1441e015 	stw	r17,1920(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    b38c:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    b390:	8009883a 	mov	r4,r16
    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    b394:	1441e215 	stw	r17,1928(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    b398:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir1_byp = 1;
    b39c:	8009883a 	mov	r4,r16
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_cmix_byp = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    b3a0:	1441e315 	stw	r17,1932(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir1_byp = 1;
    b3a4:	00092100 	call	9210 <LMS7002M_regs>
    b3a8:	1441e415 	stw	r17,1936(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    b3ac:	8009883a 	mov	r4,r16
    b3b0:	01408004 	movi	r5,512
    b3b4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0208);
    b3b8:	8009883a 	mov	r4,r16
    b3bc:	01408204 	movi	r5,520
    b3c0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);
    b3c4:	900b883a 	mov	r5,r18
    b3c8:	8009883a 	mov	r4,r16
    b3cc:	01e00014 	movui	r7,32768
    b3d0:	019fffc4 	movi	r6,32767
    b3d4:	000e3080 	call	e308 <LMS7002M_txtsp_tsg_const>

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    b3d8:	01c103c4 	movi	r7,1039
    b3dc:	01810004 	movi	r6,1024
    b3e0:	900b883a 	mov	r5,r18
    b3e4:	8009883a 	mov	r4,r16
    b3e8:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    b3ec:	8009883a 	mov	r4,r16
    b3f0:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    b3f4:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0208);
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    b3f8:	14420a15 	stw	r17,2088(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    b3fc:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    b400:	8009883a 	mov	r4,r16
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    b404:	14421115 	stw	r17,2116(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    b408:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    b40c:	8009883a 	mov	r4,r16

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    b410:	14421215 	stw	r17,2120(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    b414:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040a_agc_avg = 7;
    b418:	8009883a 	mov	r4,r16
    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    b41c:	14421315 	stw	r17,2124(r2)
    LMS7002M_regs(self)->reg_0x040a_agc_avg = 7;
    b420:	00092100 	call	9210 <LMS7002M_regs>
    b424:	00c001c4 	movi	r3,7
    b428:	10c20b15 	stw	r3,2092(r2)
    LMS7002M_regs(self)->reg_0x040c_cmix_gain = 1;
    b42c:	8009883a 	mov	r4,r16
    b430:	00092100 	call	9210 <LMS7002M_regs>
    b434:	14420d15 	stw	r17,2100(r2)
    LMS7002M_regs_spi_write(self, 0x040a);
    b438:	8009883a 	mov	r4,r16
    b43c:	01410284 	movi	r5,1034
    b440:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x040c);
    b444:	8009883a 	mov	r4,r16
    b448:	01410304 	movi	r5,1036
    b44c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- initial cal tone ---//
    status = setup_rx_cal_tone(self, channel, 50e3);
    b450:	01d03a34 	movhi	r7,16616
    b454:	000d883a 	mov	r6,zero
    b458:	39da8004 	addi	r7,r7,27136
    b45c:	900b883a 	mov	r5,r18
    b460:	8009883a 	mov	r4,r16
    if (status != 0) goto done;

    done:
    return status;
}
    b464:	dfc00917 	ldw	ra,36(sp)
    b468:	dd000817 	ldw	r20,32(sp)
    b46c:	dcc00717 	ldw	r19,28(sp)
    b470:	dc800617 	ldw	r18,24(sp)
    b474:	dc400517 	ldw	r17,20(sp)
    b478:	dc000417 	ldw	r16,16(sp)
    b47c:	dec00a04 	addi	sp,sp,40
    LMS7002M_regs(self)->reg_0x040c_cmix_gain = 1;
    LMS7002M_regs_spi_write(self, 0x040a);
    LMS7002M_regs_spi_write(self, 0x040c);

    //--- initial cal tone ---//
    status = setup_rx_cal_tone(self, channel, 50e3);
    b480:	000ad541 	jmpi	ad54 <setup_rx_cal_tone>
    if (status != 0) goto done;

    done:
    return status;
}
    b484:	dfc00917 	ldw	ra,36(sp)
    b488:	dd000817 	ldw	r20,32(sp)
    b48c:	dcc00717 	ldw	r19,28(sp)
    b490:	dc800617 	ldw	r18,24(sp)
    b494:	dc400517 	ldw	r17,20(sp)
    b498:	dc000417 	ldw	r16,16(sp)
    b49c:	dec00a04 	addi	sp,sp,40
    b4a0:	f800283a 	ret

0000b4a4 <LMS7002M_rbb_set_filter_bw>:

/***********************************************************************
 * Rx calibration dispatcher
 **********************************************************************/
int LMS7002M_rbb_set_filter_bw(LMS7002M_t *self, const LMS7002M_chan_t channel, double bw, double *bwactual)
{
    b4a4:	defb8504 	addi	sp,sp,-4588
    b4a8:	dd847715 	stw	r22,4572(sp)
    b4ac:	dd047515 	stw	r20,4564(sp)
    b4b0:	dc847315 	stw	r18,4556(sp)
    b4b4:	dc447215 	stw	r17,4552(sp)
    b4b8:	dc047115 	stw	r16,4548(sp)
    b4bc:	3023883a 	mov	r17,r6
    b4c0:	3825883a 	mov	r18,r7
    b4c4:	dfc47a15 	stw	ra,4584(sp)
    b4c8:	df047915 	stw	fp,4580(sp)
    b4cc:	ddc47815 	stw	r23,4576(sp)
    b4d0:	dd447615 	stw	r21,4568(sp)
    b4d4:	dcc47415 	stw	r19,4560(sp)
    b4d8:	2021883a 	mov	r16,r4
    b4dc:	2829883a 	mov	r20,r5
    b4e0:	dd847b17 	ldw	r22,4588(sp)
    LMS7002M_set_mac_ch(self, channel);
    b4e4:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    int status = 0;
    if (bw < 0.5) bw = 0.5; //low-band starts at 0.5
    b4e8:	000d883a 	mov	r6,zero
    b4ec:	01cff834 	movhi	r7,16352
    b4f0:	8809883a 	mov	r4,r17
    b4f4:	900b883a 	mov	r5,r18
    b4f8:	00274fc0 	call	274fc <__ledf2>
    b4fc:	10000916 	blt	r2,zero,b524 <LMS7002M_rbb_set_filter_bw+0x80>
    const int path = (bw < 20e6)?LMS7002M_RBB_LBF:LMS7002M_RBB_HBF;
    b500:	01d05cf4 	movhi	r7,16755
    b504:	000d883a 	mov	r6,zero
    b508:	39c4b404 	addi	r7,r7,4816
    b50c:	8809883a 	mov	r4,r17
    b510:	900b883a 	mov	r5,r18
    b514:	00274fc0 	call	274fc <__ledf2>
    b518:	10000416 	blt	r2,zero,b52c <LMS7002M_rbb_set_filter_bw+0x88>
    b51c:	05401204 	movi	r21,72
    b520:	00000306 	br	b530 <LMS7002M_rbb_set_filter_bw+0x8c>
 **********************************************************************/
int LMS7002M_rbb_set_filter_bw(LMS7002M_t *self, const LMS7002M_chan_t channel, double bw, double *bwactual)
{
    LMS7002M_set_mac_ch(self, channel);
    int status = 0;
    if (bw < 0.5) bw = 0.5; //low-band starts at 0.5
    b524:	0023883a 	mov	r17,zero
    b528:	048ff834 	movhi	r18,16352
    const int path = (bw < 20e6)?LMS7002M_RBB_LBF:LMS7002M_RBB_HBF;
    b52c:	05401304 	movi	r21,76

    //check for initialized reference frequencies
    if (self->cgen_fref == 0.0)
    b530:	81047017 	ldw	r4,4544(r16)
    b534:	81447117 	ldw	r5,4548(r16)
    b538:	000d883a 	mov	r6,zero
    b53c:	000f883a 	mov	r7,zero
    b540:	00273980 	call	27398 <__eqdf2>
    b544:	1001f726 	beq	r2,zero,bd24 <LMS7002M_rbb_set_filter_bw+0x880>
    {
        //LMS7_logf(LMS7_ERROR, "cgen_fref not initialized");
        return -1;
    }
    if (self->sxr_fref == 0.0)
    b548:	81047217 	ldw	r4,4552(r16)
    b54c:	81447317 	ldw	r5,4556(r16)
    b550:	000d883a 	mov	r6,zero
    b554:	000f883a 	mov	r7,zero
    b558:	00273980 	call	27398 <__eqdf2>
    b55c:	1001f126 	beq	r2,zero,bd24 <LMS7002M_rbb_set_filter_bw+0x880>
    {
        //LMS7_logf(LMS7_ERROR, "sxr_fref not initialized");
        return -1;
    }
    if (self->sxt_fref == 0.0)
    b560:	81047417 	ldw	r4,4560(r16)
    b564:	81447517 	ldw	r5,4564(r16)
    b568:	000d883a 	mov	r6,zero
    b56c:	000f883a 	mov	r7,zero
    b570:	00273980 	call	27398 <__eqdf2>
    b574:	1001eb26 	beq	r2,zero,bd24 <LMS7002M_rbb_set_filter_bw+0x880>

    ////////////////////////////////////////////////////////////////////
    // Save register map
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs_t saved_map[2];
    memcpy(saved_map, self->_regs, sizeof(saved_map));
    b578:	85c00104 	addi	r23,r16,4
    b57c:	01846804 	movi	r6,4512
    b580:	b80b883a 	mov	r5,r23
    b584:	d9000304 	addi	r4,sp,12
    b588:	0012f240 	call	12f24 <memcpy>

    ////////////////////////////////////////////////////////////////////
    // Clocking configuration
    ////////////////////////////////////////////////////////////////////
    status = cal_setup_cgen(self, bw);
    b58c:	880b883a 	mov	r5,r17
    b590:	900d883a 	mov	r6,r18
    b594:	8009883a 	mov	r4,r16
    b598:	0003c2c0 	call	3c2c <cal_setup_cgen>
    b59c:	1027883a 	mov	r19,r2
    if (status != 0)
    b5a0:	10016c1e 	bne	r2,zero,bb54 <LMS7002M_rbb_set_filter_bw+0x6b0>
    }

    ////////////////////////////////////////////////////////////////////
    // Load initial calibration state
    ////////////////////////////////////////////////////////////////////
    status = rx_cal_init(self, channel);
    b5a4:	a00b883a 	mov	r5,r20
    b5a8:	8009883a 	mov	r4,r16
    b5ac:	000b0380 	call	b038 <rx_cal_init>
    b5b0:	1027883a 	mov	r19,r2
    if (status != 0)
    b5b4:	1001671e 	bne	r2,zero,bb54 <LMS7002M_rbb_set_filter_bw+0x6b0>
 * Perform RFE TIA filter calibration
 **********************************************************************/
static int rx_cal_tia_rfe(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    b5b8:	a00b883a 	mov	r5,r20
    b5bc:	8009883a 	mov	r4,r16
    b5c0:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    const int g_tia_rfe_user = LMS7002M_regs(self)->reg_0x0113_g_tia_rfe;
    b5c4:	8009883a 	mov	r4,r16
    b5c8:	00092100 	call	9210 <LMS7002M_regs>

    //--- check filter bounds ---//
    if (bw < 0.5e6 || bw > 60e6)
    b5cc:	01d047f4 	movhi	r7,16671
    b5d0:	000d883a 	mov	r6,zero
    b5d4:	39e12004 	addi	r7,r7,-31616
    b5d8:	8809883a 	mov	r4,r17
    b5dc:	900b883a 	mov	r5,r18
 **********************************************************************/
static int rx_cal_tia_rfe(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    const int g_tia_rfe_user = LMS7002M_regs(self)->reg_0x0113_g_tia_rfe;
    b5e0:	14c18017 	ldw	r19,1536(r2)

    //--- check filter bounds ---//
    if (bw < 0.5e6 || bw > 60e6)
    b5e4:	00274fc0 	call	274fc <__ledf2>
    b5e8:	1001d216 	blt	r2,zero,bd34 <LMS7002M_rbb_set_filter_bw+0x890>
    b5ec:	01d06374 	movhi	r7,16781
    b5f0:	000d883a 	mov	r6,zero
    b5f4:	39e70e04 	addi	r7,r7,-25544
    b5f8:	8809883a 	mov	r4,r17
    b5fc:	900b883a 	mov	r5,r18
    b600:	00274200 	call	27420 <__gedf2>
    b604:	0081cb16 	blt	zero,r2,bd34 <LMS7002M_rbb_set_filter_bw+0x890>
    }

    //--- cfb_tia_rfe, ccomp_tia_rfe ---//
    int cfb_tia_rfe = 0;
    int ccomp_tia_rfe = 0;
    if (g_tia_rfe_user == 3 || g_tia_rfe_user == 2)
    b608:	98bfff84 	addi	r2,r19,-2
    b60c:	00c00044 	movi	r3,1
    b610:	18801436 	bltu	r3,r2,b664 <LMS7002M_rbb_set_filter_bw+0x1c0>
    {
        cfb_tia_rfe = (int)(1680e6/bw - 10);
    b614:	01507674 	movhi	r5,16857
    b618:	880d883a 	mov	r6,r17
    b61c:	900f883a 	mov	r7,r18
    b620:	0009883a 	mov	r4,zero
    b624:	29422c44 	addi	r5,r5,2225
    b628:	00269c80 	call	269c8 <__divdf3>
    b62c:	000d883a 	mov	r6,zero
    b630:	01d00934 	movhi	r7,16420
    b634:	1009883a 	mov	r4,r2
    b638:	180b883a 	mov	r5,r3
    b63c:	0027e5c0 	call	27e5c <__subdf3>
    b640:	180b883a 	mov	r5,r3
    b644:	1009883a 	mov	r4,r2
    b648:	00287580 	call	28758 <__fixdfsi>
        ccomp_tia_rfe = cfb_tia_rfe/100;
    b64c:	01401904 	movi	r5,100
    b650:	1009883a 	mov	r4,r2
    //--- cfb_tia_rfe, ccomp_tia_rfe ---//
    int cfb_tia_rfe = 0;
    int ccomp_tia_rfe = 0;
    if (g_tia_rfe_user == 3 || g_tia_rfe_user == 2)
    {
        cfb_tia_rfe = (int)(1680e6/bw - 10);
    b654:	1027883a 	mov	r19,r2
        ccomp_tia_rfe = cfb_tia_rfe/100;
    b658:	0025d440 	call	25d44 <__divsi3>
    b65c:	1039883a 	mov	fp,r2
    b660:	00001406 	br	b6b4 <LMS7002M_rbb_set_filter_bw+0x210>
    }
    else if (g_tia_rfe_user == 1)
    b664:	98c1b31e 	bne	r19,r3,bd34 <LMS7002M_rbb_set_filter_bw+0x890>
    {
        cfb_tia_rfe = (int)(5400e6/bw - 10);
    b668:	01507d34 	movhi	r5,16884
    b66c:	880d883a 	mov	r6,r17
    b670:	900f883a 	mov	r7,r18
    b674:	01180034 	movhi	r4,24576
    b678:	294775c4 	addi	r5,r5,7639
    b67c:	00269c80 	call	269c8 <__divdf3>
    b680:	000d883a 	mov	r6,zero
    b684:	01d00934 	movhi	r7,16420
    b688:	1009883a 	mov	r4,r2
    b68c:	180b883a 	mov	r5,r3
    b690:	0027e5c0 	call	27e5c <__subdf3>
    b694:	180b883a 	mov	r5,r3
    b698:	1009883a 	mov	r4,r2
    b69c:	00287580 	call	28758 <__fixdfsi>
        ccomp_tia_rfe = (int)(cfb_tia_rfe/100 + 1);
    b6a0:	01401904 	movi	r5,100
    b6a4:	1009883a 	mov	r4,r2
        cfb_tia_rfe = (int)(1680e6/bw - 10);
        ccomp_tia_rfe = cfb_tia_rfe/100;
    }
    else if (g_tia_rfe_user == 1)
    {
        cfb_tia_rfe = (int)(5400e6/bw - 10);
    b6a8:	1027883a 	mov	r19,r2
        ccomp_tia_rfe = (int)(cfb_tia_rfe/100 + 1);
    b6ac:	0025d440 	call	25d44 <__divsi3>
    b6b0:	17000044 	addi	fp,r2,1
        //LMS7_logf(LMS7_ERROR, "g_tia_rfe must be [1, 2, or 3], got %d", g_tia_rfe_user);
        status = -1;
        goto done;
    }
    if (ccomp_tia_rfe > 15) ccomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    b6b4:	8009883a 	mov	r4,r16
    b6b8:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    b6bc:	8009883a 	mov	r4,r16
        //LMS7_logf(LMS7_ERROR, "g_tia_rfe must be [1, 2, or 3], got %d", g_tia_rfe_user);
        status = -1;
        goto done;
    }
    if (ccomp_tia_rfe > 15) ccomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    b6c0:	14c17d15 	stw	r19,1524(r2)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    b6c4:	00092100 	call	9210 <LMS7002M_regs>
    b6c8:	010003c4 	movi	r4,15
    b6cc:	e007883a 	mov	r3,fp
    b6d0:	2700010e 	bge	r4,fp,b6d8 <LMS7002M_rbb_set_filter_bw+0x234>
    b6d4:	2007883a 	mov	r3,r4
    b6d8:	10c17c15 	stw	r3,1520(r2)
    LMS7002M_regs_spi_write(self, 0x0112);
    b6dc:	01404484 	movi	r5,274
    b6e0:	8009883a 	mov	r4,r16
    b6e4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- rcomp_tia_rfe ---//
    int rcomp_tia_rfe = (int)(15-2*cfb_tia_rfe/100);
    b6e8:	9809883a 	mov	r4,r19
    b6ec:	017ff384 	movi	r5,-50
    b6f0:	0025d440 	call	25d44 <__divsi3>
    if (rcomp_tia_rfe < 0) rcomp_tia_rfe = 0;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    b6f4:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    LMS7002M_regs_spi_write(self, 0x0112);

    //--- rcomp_tia_rfe ---//
    int rcomp_tia_rfe = (int)(15-2*cfb_tia_rfe/100);
    b6f8:	14c003c4 	addi	r19,r2,15
    if (rcomp_tia_rfe < 0) rcomp_tia_rfe = 0;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    b6fc:	00092100 	call	9210 <LMS7002M_regs>
    b700:	9807883a 	mov	r3,r19
    b704:	9800010e 	bge	r19,zero,b70c <LMS7002M_rbb_set_filter_bw+0x268>
    b708:	0007883a 	mov	r3,zero
    b70c:	10c18115 	stw	r3,1540(r2)
    LMS7002M_regs_spi_write(self, 0x0114);
    b710:	01404504 	movi	r5,276
    b714:	8009883a 	mov	r4,r16
    b718:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- rbb path ---//
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 2;
    b71c:	8009883a 	mov	r4,r16
    b720:	00092100 	call	9210 <LMS7002M_regs>
    b724:	07000084 	movi	fp,2
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 0;
    b728:	8009883a 	mov	r4,r16
    if (rcomp_tia_rfe < 0) rcomp_tia_rfe = 0;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    LMS7002M_regs_spi_write(self, 0x0114);

    //--- rbb path ---//
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 2;
    b72c:	17018e15 	stw	fp,1592(r2)
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 0;
    b730:	00092100 	call	9210 <LMS7002M_regs>
    b734:	10018615 	stw	zero,1560(r2)
    LMS7002M_regs_spi_write(self, 0x0118);
    b738:	01404604 	movi	r5,280
    b73c:	8009883a 	mov	r4,r16
    b740:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0115);
    b744:	01404544 	movi	r5,277
    b748:	8009883a 	mov	r4,r16
    b74c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    status = rx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe,
    b750:	8009883a 	mov	r4,r16
    b754:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 0;
    LMS7002M_regs_spi_write(self, 0x0118);
    LMS7002M_regs_spi_write(self, 0x0115);

    //--- calibration ---//
    status = rx_cal_loop(self, channel, bw,
    b758:	00c3ffc4 	movi	r3,4095
    b75c:	d8c00215 	stw	r3,8(sp)
    b760:	10817d04 	addi	r2,r2,1524
    b764:	00c04484 	movi	r3,274
    b768:	d8c00115 	stw	r3,4(sp)
    b76c:	d8800015 	stw	r2,0(sp)
    b770:	880d883a 	mov	r6,r17
    b774:	900f883a 	mov	r7,r18
    b778:	a00b883a 	mov	r5,r20
    b77c:	8009883a 	mov	r4,r16
    b780:	000ae8c0 	call	ae8c <rx_cal_loop.isra.0>
    b784:	1027883a 	mov	r19,r2

    ////////////////////////////////////////////////////////////////////
    // RFE TIA calibration
    ////////////////////////////////////////////////////////////////////
    status = rx_cal_tia_rfe(self, channel, bw);
    if (status != 0)
    b788:	1000f21e 	bne	r2,zero,bb54 <LMS7002M_rbb_set_filter_bw+0x6b0>
    }

    ////////////////////////////////////////////////////////////////////
    // Initialize calibration again for LPF
    ////////////////////////////////////////////////////////////////////
    status = rx_cal_init(self, channel);
    b78c:	a00b883a 	mov	r5,r20
    b790:	8009883a 	mov	r4,r16
    b794:	000b0380 	call	b038 <rx_cal_init>
    b798:	1027883a 	mov	r19,r2
    if (status != 0)
    b79c:	1000ed1e 	bne	r2,zero,bb54 <LMS7002M_rbb_set_filter_bw+0x6b0>
    }

    ////////////////////////////////////////////////////////////////////
    // RBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_RBB_LBF) status = rx_cal_rbb_lpfl(self, channel, bw);
    b7a0:	00801304 	movi	r2,76
    b7a4:	a880781e 	bne	r21,r2,b988 <LMS7002M_rbb_set_filter_bw+0x4e4>
 * Perform RBB LPFL filter calibration
 **********************************************************************/
static int rx_cal_rbb_lpfl(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    b7a8:	a00b883a 	mov	r5,r20
    b7ac:	8009883a 	mov	r4,r16
    b7b0:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 0.5e6 || bw > 20e6)
    b7b4:	01d047f4 	movhi	r7,16671
    b7b8:	000d883a 	mov	r6,zero
    b7bc:	39e12004 	addi	r7,r7,-31616
    b7c0:	8809883a 	mov	r4,r17
    b7c4:	900b883a 	mov	r5,r18
    b7c8:	00274fc0 	call	274fc <__ledf2>
    b7cc:	10015916 	blt	r2,zero,bd34 <LMS7002M_rbb_set_filter_bw+0x890>
    b7d0:	01d05cf4 	movhi	r7,16755
    b7d4:	000d883a 	mov	r6,zero
    b7d8:	39c4b404 	addi	r7,r7,4816
    b7dc:	8809883a 	mov	r4,r17
    b7e0:	900b883a 	mov	r5,r18
    b7e4:	00274200 	call	27420 <__gedf2>
    b7e8:	00815216 	blt	zero,r2,bd34 <LMS7002M_rbb_set_filter_bw+0x890>
        status = -1;
        goto done;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = (int)(2160e6/bw - 103);
    b7ec:	8009883a 	mov	r4,r16
    b7f0:	00092100 	call	9210 <LMS7002M_regs>
    b7f4:	01507834 	movhi	r5,16864
    b7f8:	880d883a 	mov	r6,r17
    b7fc:	900f883a 	mov	r7,r18
    b800:	01200034 	movhi	r4,32768
    b804:	2945f7c4 	addi	r5,r5,6111
    b808:	1027883a 	mov	r19,r2
    b80c:	00269c80 	call	269c8 <__divdf3>
    b810:	01d016b4 	movhi	r7,16474
    b814:	000d883a 	mov	r6,zero
    b818:	39f00004 	addi	r7,r7,-16384
    b81c:	1009883a 	mov	r4,r2
    b820:	180b883a 	mov	r5,r3
    b824:	0027e5c0 	call	27e5c <__subdf3>
    b828:	1009883a 	mov	r4,r2
    b82c:	180b883a 	mov	r5,r3
    b830:	00287580 	call	28758 <__fixdfsi>
    int rcc_ctl_lpfl_rbb = 0;
    if      (bw > 15e6)  rcc_ctl_lpfl_rbb = 5;
    b834:	01d05b74 	movhi	r7,16749
        status = -1;
        goto done;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = (int)(2160e6/bw - 103);
    b838:	98818d15 	stw	r2,1588(r19)
    int rcc_ctl_lpfl_rbb = 0;
    if      (bw > 15e6)  rcc_ctl_lpfl_rbb = 5;
    b83c:	000d883a 	mov	r6,zero
    b840:	39e70e04 	addi	r7,r7,-25544
    b844:	8809883a 	mov	r4,r17
    b848:	900b883a 	mov	r5,r18
    b84c:	00274200 	call	27420 <__gedf2>
    b850:	00801f16 	blt	zero,r2,b8d0 <LMS7002M_rbb_set_filter_bw+0x42c>
    else if (bw > 10e6)  rcc_ctl_lpfl_rbb = 4;
    b854:	01d058f4 	movhi	r7,16739
    b858:	000d883a 	mov	r6,zero
    b85c:	39c4b404 	addi	r7,r7,4816
    b860:	8809883a 	mov	r4,r17
    b864:	900b883a 	mov	r5,r18
    b868:	00274200 	call	27420 <__gedf2>
    b86c:	00801a16 	blt	zero,r2,b8d8 <LMS7002M_rbb_set_filter_bw+0x434>
    else if (bw > 5e6)   rcc_ctl_lpfl_rbb = 3;
    b870:	01d054f4 	movhi	r7,16723
    b874:	000d883a 	mov	r6,zero
    b878:	39c4b404 	addi	r7,r7,4816
    b87c:	8809883a 	mov	r4,r17
    b880:	900b883a 	mov	r5,r18
    b884:	00274200 	call	27420 <__gedf2>
    b888:	00801516 	blt	zero,r2,b8e0 <LMS7002M_rbb_set_filter_bw+0x43c>
    else if (bw > 3e6)   rcc_ctl_lpfl_rbb = 2;
    b88c:	01d051f4 	movhi	r7,16711
    b890:	000d883a 	mov	r6,zero
    b894:	39f8d804 	addi	r7,r7,-7328
    b898:	8809883a 	mov	r4,r17
    b89c:	900b883a 	mov	r5,r18
    b8a0:	00274200 	call	27420 <__gedf2>
    b8a4:	00801016 	blt	zero,r2,b8e8 <LMS7002M_rbb_set_filter_bw+0x444>
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = (int)(2160e6/bw - 103);
    int rcc_ctl_lpfl_rbb = 0;
    if      (bw > 15e6)  rcc_ctl_lpfl_rbb = 5;
    b8a8:	01d04d74 	movhi	r7,16693
    b8ac:	000d883a 	mov	r6,zero
    b8b0:	39d73004 	addi	r7,r7,23744
    b8b4:	8809883a 	mov	r4,r17
    b8b8:	900b883a 	mov	r5,r18
    b8bc:	04c00044 	movi	r19,1
    b8c0:	00274200 	call	27420 <__gedf2>
    b8c4:	00800916 	blt	zero,r2,b8ec <LMS7002M_rbb_set_filter_bw+0x448>
    b8c8:	0027883a 	mov	r19,zero
    b8cc:	00000706 	br	b8ec <LMS7002M_rbb_set_filter_bw+0x448>
    b8d0:	04c00144 	movi	r19,5
    b8d4:	00000506 	br	b8ec <LMS7002M_rbb_set_filter_bw+0x448>
    else if (bw > 10e6)  rcc_ctl_lpfl_rbb = 4;
    b8d8:	04c00104 	movi	r19,4
    b8dc:	00000306 	br	b8ec <LMS7002M_rbb_set_filter_bw+0x448>
    else if (bw > 5e6)   rcc_ctl_lpfl_rbb = 3;
    b8e0:	04c000c4 	movi	r19,3
    b8e4:	00000106 	br	b8ec <LMS7002M_rbb_set_filter_bw+0x448>
    else if (bw > 3e6)   rcc_ctl_lpfl_rbb = 2;
    b8e8:	e027883a 	mov	r19,fp
    else if (bw > 1.4e6) rcc_ctl_lpfl_rbb = 1;
    else                 rcc_ctl_lpfl_rbb = 0;
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    b8ec:	8009883a 	mov	r4,r16
    b8f0:	00092100 	call	9210 <LMS7002M_regs>
    b8f4:	14c18c15 	stw	r19,1584(r2)
    LMS7002M_regs_spi_write(self, 0x0117);
    b8f8:	04c045c4 	movi	r19,279
    b8fc:	980b883a 	mov	r5,r19
    b900:	8009883a 	mov	r4,r16
    b904:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- tia rfe registers ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    b908:	8009883a 	mov	r4,r16
    b90c:	00092100 	call	9210 <LMS7002M_regs>
    b910:	00c003c4 	movi	r3,15
    b914:	10c17d15 	stw	r3,1524(r2)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    b918:	8009883a 	mov	r4,r16
    b91c:	d8c47015 	stw	r3,4544(sp)
    b920:	07000044 	movi	fp,1
    b924:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    b928:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs_spi_write(self, 0x0117);

    //--- tia rfe registers ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    b92c:	17017c15 	stw	fp,1520(r2)
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    b930:	00092100 	call	9210 <LMS7002M_regs>
    b934:	d8c47017 	ldw	r3,4544(sp)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    b938:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0117);

    //--- tia rfe registers ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    b93c:	10c18115 	stw	r3,1540(r2)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    b940:	00092100 	call	9210 <LMS7002M_regs>
    b944:	17018015 	stw	fp,1536(r2)
    LMS7002M_regs_spi_write(self, 0x0112);
    b948:	01404484 	movi	r5,274
    b94c:	8009883a 	mov	r4,r16
    b950:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0113);
    b954:	014044c4 	movi	r5,275
    b958:	8009883a 	mov	r4,r16
    b95c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0114);
    b960:	01404504 	movi	r5,276
    b964:	8009883a 	mov	r4,r16
    b968:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    status = rx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb,
    b96c:	8009883a 	mov	r4,r16
    b970:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs_spi_write(self, 0x0112);
    LMS7002M_regs_spi_write(self, 0x0113);
    LMS7002M_regs_spi_write(self, 0x0114);

    //--- calibration ---//
    status = rx_cal_loop(self, channel, bw,
    b974:	00c1ffc4 	movi	r3,2047
    b978:	d8c00215 	stw	r3,8(sp)
    b97c:	dcc00115 	stw	r19,4(sp)
    b980:	10818d04 	addi	r2,r2,1588
    b984:	00006c06 	br	bb38 <LMS7002M_rbb_set_filter_bw+0x694>

    ////////////////////////////////////////////////////////////////////
    // RBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_RBB_LBF) status = rx_cal_rbb_lpfl(self, channel, bw);
    if (path == LMS7002M_RBB_HBF) status = rx_cal_rbb_lpfh(self, channel, bw);
    b988:	00801204 	movi	r2,72
    b98c:	a880711e 	bne	r21,r2,bb54 <LMS7002M_rbb_set_filter_bw+0x6b0>
/***********************************************************************
 * Perform RBB LPFH filter calibration
 **********************************************************************/
static int rx_cal_rbb_lpfh(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    LMS7002M_set_mac_ch(self, channel);
    b990:	a00b883a 	mov	r5,r20
    b994:	8009883a 	mov	r4,r16
    b998:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 20e6 || bw > 60e6)
    b99c:	01d05cf4 	movhi	r7,16755
    b9a0:	000d883a 	mov	r6,zero
    b9a4:	39c4b404 	addi	r7,r7,4816
    b9a8:	8809883a 	mov	r4,r17
    b9ac:	900b883a 	mov	r5,r18
    b9b0:	00274fc0 	call	274fc <__ledf2>
    b9b4:	1000df16 	blt	r2,zero,bd34 <LMS7002M_rbb_set_filter_bw+0x890>
    b9b8:	01d06374 	movhi	r7,16781
    b9bc:	000d883a 	mov	r6,zero
    b9c0:	39e70e04 	addi	r7,r7,-25544
    b9c4:	8809883a 	mov	r4,r17
    b9c8:	900b883a 	mov	r5,r18
    b9cc:	00274200 	call	27420 <__gedf2>
    b9d0:	0080d816 	blt	zero,r2,bd34 <LMS7002M_rbb_set_filter_bw+0x890>
        //LMS7_logf(LMS7_ERROR, "LPFH bandwidth not in range[0.5 to 60 MHz]");
        return -1;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = (int)(6000e6/bw - 50);
    b9d4:	8009883a 	mov	r4,r16
    b9d8:	00092100 	call	9210 <LMS7002M_regs>
    b9dc:	01507db4 	movhi	r5,16886
    b9e0:	880d883a 	mov	r6,r17
    b9e4:	900f883a 	mov	r7,r18
    b9e8:	01300034 	movhi	r4,49152
    b9ec:	295682c4 	addi	r5,r5,23051
    b9f0:	1027883a 	mov	r19,r2
    b9f4:	00269c80 	call	269c8 <__divdf3>
    b9f8:	000d883a 	mov	r6,zero
    b9fc:	01d01274 	movhi	r7,16457
    ba00:	1009883a 	mov	r4,r2
    ba04:	180b883a 	mov	r5,r3
    ba08:	0027e5c0 	call	27e5c <__subdf3>
    ba0c:	180b883a 	mov	r5,r3
    ba10:	1009883a 	mov	r4,r2
    ba14:	00287580 	call	28758 <__fixdfsi>
    int rcc_ctl_lpfh_rbb = (int)(bw/10e6 - 3);
    ba18:	01d058f4 	movhi	r7,16739
        //LMS7_logf(LMS7_ERROR, "LPFH bandwidth not in range[0.5 to 60 MHz]");
        return -1;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = (int)(6000e6/bw - 50);
    ba1c:	98818b15 	stw	r2,1580(r19)
    int rcc_ctl_lpfh_rbb = (int)(bw/10e6 - 3);
    ba20:	000d883a 	mov	r6,zero
    ba24:	39c4b404 	addi	r7,r7,4816
    ba28:	8809883a 	mov	r4,r17
    ba2c:	900b883a 	mov	r5,r18
    ba30:	00269c80 	call	269c8 <__divdf3>
    ba34:	000d883a 	mov	r6,zero
    ba38:	01d00234 	movhi	r7,16392
    ba3c:	1009883a 	mov	r4,r2
    ba40:	180b883a 	mov	r5,r3
    ba44:	0027e5c0 	call	27e5c <__subdf3>
    ba48:	180b883a 	mov	r5,r3
    ba4c:	1009883a 	mov	r4,r2
    ba50:	00287580 	call	28758 <__fixdfsi>
    if (rcc_ctl_lpfh_rbb < 0) rcc_ctl_lpfh_rbb = 0;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    ba54:	8009883a 	mov	r4,r16
        return -1;
    }

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = (int)(6000e6/bw - 50);
    int rcc_ctl_lpfh_rbb = (int)(bw/10e6 - 3);
    ba58:	1027883a 	mov	r19,r2
    if (rcc_ctl_lpfh_rbb < 0) rcc_ctl_lpfh_rbb = 0;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    ba5c:	00092100 	call	9210 <LMS7002M_regs>
    ba60:	9807883a 	mov	r3,r19
    ba64:	9800010e 	bge	r19,zero,ba6c <LMS7002M_rbb_set_filter_bw+0x5c8>
    ba68:	0007883a 	mov	r3,zero
    LMS7002M_regs_spi_write(self, 0x0116);
    ba6c:	07004584 	movi	fp,278
    ba70:	e00b883a 	mov	r5,fp

    //--- c_ctl_lpfl_rbb, rcc_ctl_lpfl_rbb ---//
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = (int)(6000e6/bw - 50);
    int rcc_ctl_lpfh_rbb = (int)(bw/10e6 - 3);
    if (rcc_ctl_lpfh_rbb < 0) rcc_ctl_lpfh_rbb = 0;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    ba74:	10c18a15 	stw	r3,1576(r2)
    LMS7002M_regs_spi_write(self, 0x0116);
    ba78:	8009883a 	mov	r4,r16
    ba7c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    ba80:	8009883a 	mov	r4,r16
    ba84:	00092100 	call	9210 <LMS7002M_regs>
    ba88:	00c003c4 	movi	r3,15
    ba8c:	10c17d15 	stw	r3,1524(r2)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    ba90:	8009883a 	mov	r4,r16
    ba94:	04c00044 	movi	r19,1
    ba98:	d8c47015 	stw	r3,4544(sp)
    ba9c:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    baa0:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    LMS7002M_regs_spi_write(self, 0x0116);

    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    baa4:	14c17c15 	stw	r19,1520(r2)
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    baa8:	00092100 	call	9210 <LMS7002M_regs>
    baac:	d8c47017 	ldw	r3,4544(sp)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    bab0:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0116);

    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    bab4:	10c18115 	stw	r3,1540(r2)
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    bab8:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0115_pd_lpfh_rbb = 0;
    babc:	8009883a 	mov	r4,r16

    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    bac0:	14c18015 	stw	r19,1536(r2)
    LMS7002M_regs(self)->reg_0x0115_pd_lpfh_rbb = 0;
    bac4:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    bac8:	8009883a 	mov	r4,r16
    //--- tia rfe registers and rbb ---//
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0115_pd_lpfh_rbb = 0;
    bacc:	10018515 	stw	zero,1556(r2)
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    bad0:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 1;
    bad4:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = 15;
    LMS7002M_regs(self)->reg_0x0113_g_tia_rfe = 1;
    LMS7002M_regs(self)->reg_0x0115_pd_lpfh_rbb = 0;
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    bad8:	14c18615 	stw	r19,1560(r2)
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 1;
    badc:	00092100 	call	9210 <LMS7002M_regs>
    bae0:	14c18e15 	stw	r19,1592(r2)
    LMS7002M_regs_spi_write(self, 0x0112);
    bae4:	01404484 	movi	r5,274
    bae8:	8009883a 	mov	r4,r16
    baec:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0113);
    baf0:	014044c4 	movi	r5,275
    baf4:	8009883a 	mov	r4,r16
    baf8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0114);
    bafc:	01404504 	movi	r5,276
    bb00:	8009883a 	mov	r4,r16
    bb04:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0115);
    bb08:	01404544 	movi	r5,277
    bb0c:	8009883a 	mov	r4,r16
    bb10:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0118);
    bb14:	01404604 	movi	r5,280
    bb18:	8009883a 	mov	r4,r16
    bb1c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    return rx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb,
    bb20:	8009883a 	mov	r4,r16
    bb24:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs_spi_write(self, 0x0114);
    LMS7002M_regs_spi_write(self, 0x0115);
    LMS7002M_regs_spi_write(self, 0x0118);

    //--- calibration ---//
    return rx_cal_loop(self, channel, bw,
    bb28:	00c03fc4 	movi	r3,255
    bb2c:	d8c00215 	stw	r3,8(sp)
    bb30:	df000115 	stw	fp,4(sp)
    bb34:	10818b04 	addi	r2,r2,1580
    bb38:	d8800015 	stw	r2,0(sp)
    bb3c:	880d883a 	mov	r6,r17
    bb40:	900f883a 	mov	r7,r18
    bb44:	a00b883a 	mov	r5,r20
    bb48:	8009883a 	mov	r4,r16
    bb4c:	000ae8c0 	call	ae8c <rx_cal_loop.isra.0>
    bb50:	1027883a 	mov	r19,r2
    done:

    ////////////////////////////////////////////////////////////////////
    // stash tia + rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    bb54:	a00b883a 	mov	r5,r20
    bb58:	8009883a 	mov	r4,r16
    bb5c:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    const int cfb_tia_rfe = LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe;
    bb60:	8009883a 	mov	r4,r16
    bb64:	00092100 	call	9210 <LMS7002M_regs>
    bb68:	12c17d17 	ldw	r11,1524(r2)
    const int ccomp_tia_rfe = LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe;
    bb6c:	8009883a 	mov	r4,r16
    bb70:	dac46b15 	stw	r11,4524(sp)
    bb74:	00092100 	call	9210 <LMS7002M_regs>
    bb78:	12817c17 	ldw	r10,1520(r2)
    const int rcomp_tia_rfe = LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe;
    bb7c:	8009883a 	mov	r4,r16
    bb80:	da846c15 	stw	r10,4528(sp)
    bb84:	00092100 	call	9210 <LMS7002M_regs>
    bb88:	12418117 	ldw	r9,1540(r2)
    const int rcc_ctl_lpfl_rbb = LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb;
    bb8c:	8009883a 	mov	r4,r16
    bb90:	da446d15 	stw	r9,4532(sp)
    bb94:	00092100 	call	9210 <LMS7002M_regs>
    bb98:	12018c17 	ldw	r8,1584(r2)
    const int c_ctl_lpfl_rbb = LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb;
    bb9c:	8009883a 	mov	r4,r16
    bba0:	da046e15 	stw	r8,4536(sp)
    bba4:	00092100 	call	9210 <LMS7002M_regs>
    bba8:	11c18d17 	ldw	r7,1588(r2)
    const int rcc_ctl_lpfh_rbb = LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb;
    bbac:	8009883a 	mov	r4,r16
    bbb0:	d9c46f15 	stw	r7,4540(sp)
    bbb4:	00092100 	call	9210 <LMS7002M_regs>
    bbb8:	10c18a17 	ldw	r3,1576(r2)
    const int c_ctl_lpfh_rbb = LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb;
    bbbc:	8009883a 	mov	r4,r16
    bbc0:	d8c47015 	stw	r3,4544(sp)
    bbc4:	00092100 	call	9210 <LMS7002M_regs>

    ////////////////////////////////////////////////////////////////////
    // restore original register values
    ////////////////////////////////////////////////////////////////////
    memcpy(self->_regs, saved_map, sizeof(saved_map));
    bbc8:	01846804 	movi	r6,4512
    bbcc:	d9400304 	addi	r5,sp,12
    bbd0:	b809883a 	mov	r4,r23
    const int ccomp_tia_rfe = LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe;
    const int rcomp_tia_rfe = LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe;
    const int rcc_ctl_lpfl_rbb = LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb;
    const int c_ctl_lpfl_rbb = LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb;
    const int rcc_ctl_lpfh_rbb = LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb;
    const int c_ctl_lpfh_rbb = LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb;
    bbd4:	17018b17 	ldw	fp,1580(r2)

    ////////////////////////////////////////////////////////////////////
    // restore original register values
    ////////////////////////////////////////////////////////////////////
    memcpy(self->_regs, saved_map, sizeof(saved_map));
    bbd8:	0012f240 	call	12f24 <memcpy>
    LMS7002M_regs_to_rfic(self);
    bbdc:	8009883a 	mov	r4,r16
    bbe0:	00092180 	call	9218 <LMS7002M_regs_to_rfic>
    LMS7002M_set_mac_ch(self, channel);
    bbe4:	a00b883a 	mov	r5,r20
    bbe8:	8009883a 	mov	r4,r16
    bbec:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    ////////////////////////////////////////////////////////////////////
    // apply tia calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    bbf0:	a00b883a 	mov	r5,r20
    bbf4:	8009883a 	mov	r4,r16
    bbf8:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    bbfc:	8009883a 	mov	r4,r16
    bc00:	00092100 	call	9210 <LMS7002M_regs>
    bc04:	05c00084 	movi	r23,2
    bc08:	15c17515 	stw	r23,1492(r2)
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    bc0c:	8009883a 	mov	r4,r16
    bc10:	00092100 	call	9210 <LMS7002M_regs>
    bc14:	15c17615 	stw	r23,1496(r2)
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    bc18:	8009883a 	mov	r4,r16
    bc1c:	00092100 	call	9210 <LMS7002M_regs>
    bc20:	05c00404 	movi	r23,16
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    bc24:	8009883a 	mov	r4,r16
    // apply tia calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    bc28:	15c18215 	stw	r23,1544(r2)
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    bc2c:	00092100 	call	9210 <LMS7002M_regs>
    bc30:	dac46b17 	ldw	r11,4524(sp)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    bc34:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    bc38:	12c17d15 	stw	r11,1524(r2)
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    bc3c:	00092100 	call	9210 <LMS7002M_regs>
    bc40:	da846c17 	ldw	r10,4528(sp)
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    bc44:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    bc48:	12817c15 	stw	r10,1520(r2)
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    bc4c:	00092100 	call	9210 <LMS7002M_regs>
    bc50:	da446d17 	ldw	r9,4532(sp)
    LMS7002M_regs_spi_write(self, 0x010f);
    bc54:	014043c4 	movi	r5,271
    bc58:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x010f_ict_tiamain_rfe = 2;
    LMS7002M_regs(self)->reg_0x010f_ict_tiaout_rfe = 2;
    LMS7002M_regs(self)->reg_0x0114_rfb_tia_rfe = 16;
    LMS7002M_regs(self)->reg_0x0112_cfb_tia_rfe = cfb_tia_rfe;
    LMS7002M_regs(self)->reg_0x0112_ccomp_tia_rfe = ccomp_tia_rfe;
    LMS7002M_regs(self)->reg_0x0114_rcomp_tia_rfe = rcomp_tia_rfe;
    bc5c:	12418115 	stw	r9,1540(r2)
    LMS7002M_regs_spi_write(self, 0x010f);
    bc60:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0114);
    bc64:	01404504 	movi	r5,276
    bc68:	8009883a 	mov	r4,r16
    bc6c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0112);
    bc70:	01404484 	movi	r5,274
    bc74:	8009883a 	mov	r4,r16
    bc78:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    ////////////////////////////////////////////////////////////////////
    // apply rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    bc7c:	8009883a 	mov	r4,r16
    bc80:	00092100 	call	9210 <LMS7002M_regs>
    bc84:	da046e17 	ldw	r8,4536(sp)
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    bc88:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0112);

    ////////////////////////////////////////////////////////////////////
    // apply rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    bc8c:	12018c15 	stw	r8,1584(r2)
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    bc90:	00092100 	call	9210 <LMS7002M_regs>
    bc94:	d9c46f17 	ldw	r7,4540(sp)
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    bc98:	8009883a 	mov	r4,r16

    ////////////////////////////////////////////////////////////////////
    // apply rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    bc9c:	11c18d15 	stw	r7,1588(r2)
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    bca0:	00092100 	call	9210 <LMS7002M_regs>
    bca4:	d8c47017 	ldw	r3,4544(sp)
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = c_ctl_lpfh_rbb;
    bca8:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    // apply rbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    bcac:	10c18a15 	stw	r3,1576(r2)
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = c_ctl_lpfh_rbb;
    bcb0:	00092100 	call	9210 <LMS7002M_regs>
    bcb4:	17018b15 	stw	fp,1580(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    bcb8:	8009883a 	mov	r4,r16
    bcbc:	00092100 	call	9210 <LMS7002M_regs>
    bcc0:	07000504 	movi	fp,20
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    bcc4:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = c_ctl_lpfh_rbb;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    bcc8:	17019215 	stw	fp,1608(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    bccc:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0116_r_ctl_lpf_rbb = 16;
    bcd0:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0117_rcc_ctl_lpfl_rbb = rcc_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0117_c_ctl_lpfl_rbb = c_ctl_lpfl_rbb;
    LMS7002M_regs(self)->reg_0x0116_rcc_ctl_lpfh_rbb = rcc_ctl_lpfh_rbb;
    LMS7002M_regs(self)->reg_0x0116_c_ctl_lpfh_rbb = c_ctl_lpfh_rbb;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    bcd4:	17019315 	stw	fp,1612(r2)
    LMS7002M_regs(self)->reg_0x0116_r_ctl_lpf_rbb = 16;
    bcd8:	00092100 	call	9210 <LMS7002M_regs>
    bcdc:	15c18915 	stw	r23,1572(r2)
    LMS7002M_regs_spi_write(self, 0x0117);
    bce0:	014045c4 	movi	r5,279
    bce4:	8009883a 	mov	r4,r16
    bce8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0119);
    bcec:	01404644 	movi	r5,281
    bcf0:	8009883a 	mov	r4,r16
    bcf4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0116);
    bcf8:	01404584 	movi	r5,278
    bcfc:	8009883a 	mov	r4,r16
    bd00:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    ////////////////////////////////////////////////////////////////////
    // set the filter selection
    ////////////////////////////////////////////////////////////////////
    LMS7002M_rbb_set_path(self, channel, path);
    bd04:	a80d883a 	mov	r6,r21
    bd08:	a00b883a 	mov	r5,r20
    bd0c:	8009883a 	mov	r4,r16
    bd10:	000a1800 	call	a180 <LMS7002M_rbb_set_path>

    if (bwactual != NULL) *bwactual = bw;
    bd14:	b0000526 	beq	r22,zero,bd2c <LMS7002M_rbb_set_filter_bw+0x888>
    bd18:	b4400015 	stw	r17,0(r22)
    bd1c:	b4800115 	stw	r18,4(r22)
    bd20:	00000206 	br	bd2c <LMS7002M_rbb_set_filter_bw+0x888>

    //check for initialized reference frequencies
    if (self->cgen_fref == 0.0)
    {
        //LMS7_logf(LMS7_ERROR, "cgen_fref not initialized");
        return -1;
    bd24:	00bfffc4 	movi	r2,-1
    bd28:	00000406 	br	bd3c <LMS7002M_rbb_set_filter_bw+0x898>
    // set the filter selection
    ////////////////////////////////////////////////////////////////////
    LMS7002M_rbb_set_path(self, channel, path);

    if (bwactual != NULL) *bwactual = bw;
    return status;
    bd2c:	9805883a 	mov	r2,r19
    bd30:	00000206 	br	bd3c <LMS7002M_rbb_set_filter_bw+0x898>

    //--- check filter bounds ---//
    if (bw < 0.5e6 || bw > 20e6)
    {
        //LMS7_logf(LMS7_ERROR, "LPFL bandwidth not in range[0.5 to 20 MHz]");
        status = -1;
    bd34:	04ffffc4 	movi	r19,-1
    bd38:	003f8606 	br	bb54 <__alt_data_end+0xfffcd354>
    ////////////////////////////////////////////////////////////////////
    LMS7002M_rbb_set_path(self, channel, path);

    if (bwactual != NULL) *bwactual = bw;
    return status;
}
    bd3c:	dfc47a17 	ldw	ra,4584(sp)
    bd40:	df047917 	ldw	fp,4580(sp)
    bd44:	ddc47817 	ldw	r23,4576(sp)
    bd48:	dd847717 	ldw	r22,4572(sp)
    bd4c:	dd447617 	ldw	r21,4568(sp)
    bd50:	dd047517 	ldw	r20,4564(sp)
    bd54:	dcc47417 	ldw	r19,4560(sp)
    bd58:	dc847317 	ldw	r18,4556(sp)
    bd5c:	dc447217 	ldw	r17,4552(sp)
    bd60:	dc047117 	ldw	r16,4548(sp)
    bd64:	dec47b04 	addi	sp,sp,4588
    bd68:	f800283a 	ret

0000bd6c <LMS7002M_rxtsp_enable>:
#include <stdlib.h>
#include <math.h> //M_PI
#include "LMS7002M_impl.h"

void LMS7002M_rxtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    bd6c:	defffd04 	addi	sp,sp,-12
    bd70:	dfc00215 	stw	ra,8(sp)
    bd74:	dc400115 	stw	r17,4(sp)
    bd78:	dc000015 	stw	r16,0(sp)
    bd7c:	3023883a 	mov	r17,r6
    bd80:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    bd84:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0400_en = enable?1:0;
    bd88:	80846917 	ldw	r2,4516(r16)
    bd8c:	8c403fcc 	andi	r17,r17,255
    self->regs->reg_0x0400_bstart = 0;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_LML; //r19 regs - probably means baseband input
    LMS7002M_regs_spi_write(self, 0x0400);
    bd90:	8009883a 	mov	r4,r16

void LMS7002M_rxtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0400_en = enable?1:0;
    bd94:	1441fb15 	stw	r17,2028(r2)
    self->regs->reg_0x0400_bstart = 0;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_LML; //r19 regs - probably means baseband input
    LMS7002M_regs_spi_write(self, 0x0400);
    bd98:	04410004 	movi	r17,1024
    bd9c:	880b883a 	mov	r5,r17
void LMS7002M_rxtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0400_en = enable?1:0;
    self->regs->reg_0x0400_bstart = 0;
    bda0:	1001fa15 	stw	zero,2024(r2)
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_LML; //r19 regs - probably means baseband input
    bda4:	1001f915 	stw	zero,2020(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    bda8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0403_hbd_ovr = REG_0X0403_HBD_OVR_BYPASS;
    bdac:	80846917 	ldw	r2,4516(r16)
    bdb0:	00c001c4 	movi	r3,7
    self->regs->reg_0x040c_gfir1_byp = 1;
    self->regs->reg_0x040c_dc_byp = 1;
    self->regs->reg_0x040c_gc_byp = 1;
    self->regs->reg_0x040c_ph_byp = 1;

    LMS7002M_regs_spi_write(self, 0x0400);
    bdb4:	880b883a 	mov	r5,r17
    self->regs->reg_0x0400_en = enable?1:0;
    self->regs->reg_0x0400_bstart = 0;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_LML; //r19 regs - probably means baseband input
    LMS7002M_regs_spi_write(self, 0x0400);

    self->regs->reg_0x0403_hbd_ovr = REG_0X0403_HBD_OVR_BYPASS;
    bdb8:	10c1fe15 	stw	r3,2040(r2)

    self->regs->reg_0x040a_agc_mode = REG_0X040A_AGC_MODE_BYPASS;
    bdbc:	00c00084 	movi	r3,2
    bdc0:	10c20a15 	stw	r3,2088(r2)

    self->regs->reg_0x040c_cmix_byp = 1;
    bdc4:	00c00044 	movi	r3,1
    bdc8:	10c20f15 	stw	r3,2108(r2)
    self->regs->reg_0x040c_agc_byp = 1;
    bdcc:	10c21015 	stw	r3,2112(r2)
    self->regs->reg_0x040c_gfir3_byp = 1;
    bdd0:	10c21115 	stw	r3,2116(r2)
    self->regs->reg_0x040c_gfir2_byp = 1;
    bdd4:	10c21215 	stw	r3,2120(r2)
    self->regs->reg_0x040c_gfir1_byp = 1;
    bdd8:	10c21315 	stw	r3,2124(r2)
    self->regs->reg_0x040c_dc_byp = 1;
    bddc:	10c21415 	stw	r3,2128(r2)
    self->regs->reg_0x040c_gc_byp = 1;
    bde0:	10c21515 	stw	r3,2132(r2)
    self->regs->reg_0x040c_ph_byp = 1;
    bde4:	10c21615 	stw	r3,2136(r2)

    LMS7002M_regs_spi_write(self, 0x0400);
    bde8:	8009883a 	mov	r4,r16
    bdec:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0403);
    bdf0:	8009883a 	mov	r4,r16
    bdf4:	014100c4 	movi	r5,1027
    bdf8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x040a);
    bdfc:	8009883a 	mov	r4,r16
    be00:	01410284 	movi	r5,1034
    be04:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x040c);
    be08:	01410304 	movi	r5,1036
    be0c:	8009883a 	mov	r4,r16
}
    be10:	dfc00217 	ldw	ra,8(sp)
    be14:	dc400117 	ldw	r17,4(sp)
    be18:	dc000017 	ldw	r16,0(sp)
    be1c:	dec00304 	addi	sp,sp,12
    self->regs->reg_0x040c_ph_byp = 1;

    LMS7002M_regs_spi_write(self, 0x0400);
    LMS7002M_regs_spi_write(self, 0x0403);
    LMS7002M_regs_spi_write(self, 0x040a);
    LMS7002M_regs_spi_write(self, 0x040c);
    be20:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000be24 <LMS7002M_rxtsp_set_decim>:
}

void LMS7002M_rxtsp_set_decim(LMS7002M_t *self, const LMS7002M_chan_t channel, const size_t decim)
{
    be24:	defffd04 	addi	sp,sp,-12
    be28:	dc400115 	stw	r17,4(sp)
    be2c:	dc000015 	stw	r16,0(sp)
    be30:	dfc00215 	stw	ra,8(sp)
    be34:	2021883a 	mov	r16,r4
    be38:	3023883a 	mov	r17,r6
    LMS7002M_set_mac_ch(self, channel);
    be3c:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    if (decim == 1) self->regs->reg_0x0403_hbd_ovr = REG_0X0403_HBD_OVR_BYPASS;
    be40:	00c00044 	movi	r3,1
    be44:	88c0041e 	bne	r17,r3,be58 <LMS7002M_rxtsp_set_decim+0x34>
    be48:	80846917 	ldw	r2,4516(r16)
    be4c:	00c001c4 	movi	r3,7
    be50:	10c1fe15 	stw	r3,2040(r2)
    be54:	00001306 	br	bea4 <LMS7002M_rxtsp_set_decim+0x80>
    if (decim == 2) self->regs->reg_0x0403_hbd_ovr = 0;
    be58:	00800084 	movi	r2,2
    be5c:	8880031e 	bne	r17,r2,be6c <LMS7002M_rxtsp_set_decim+0x48>
    be60:	80846917 	ldw	r2,4516(r16)
    be64:	1001fe15 	stw	zero,2040(r2)
    be68:	00000e06 	br	bea4 <LMS7002M_rxtsp_set_decim+0x80>
    if (decim == 4) self->regs->reg_0x0403_hbd_ovr = 1;
    be6c:	01000104 	movi	r4,4
    be70:	8900021e 	bne	r17,r4,be7c <LMS7002M_rxtsp_set_decim+0x58>
    be74:	80846917 	ldw	r2,4516(r16)
    be78:	00000e06 	br	beb4 <LMS7002M_rxtsp_set_decim+0x90>
    if (decim == 8) self->regs->reg_0x0403_hbd_ovr = 2;
    be7c:	00c00204 	movi	r3,8
    be80:	88c0031e 	bne	r17,r3,be90 <LMS7002M_rxtsp_set_decim+0x6c>
    be84:	80c46917 	ldw	r3,4516(r16)
    be88:	1881fe15 	stw	r2,2040(r3)
    be8c:	00000a06 	br	beb8 <LMS7002M_rxtsp_set_decim+0x94>
    if (decim == 16) self->regs->reg_0x0403_hbd_ovr = 3;
    be90:	00800404 	movi	r2,16
    be94:	8880031e 	bne	r17,r2,bea4 <LMS7002M_rxtsp_set_decim+0x80>
    be98:	80846917 	ldw	r2,4516(r16)
    be9c:	00c000c4 	movi	r3,3
    bea0:	00000406 	br	beb4 <LMS7002M_rxtsp_set_decim+0x90>
    if (decim == 32) self->regs->reg_0x0403_hbd_ovr = 4;
    bea4:	00800804 	movi	r2,32
    bea8:	8880031e 	bne	r17,r2,beb8 <LMS7002M_rxtsp_set_decim+0x94>
    beac:	80846917 	ldw	r2,4516(r16)
    beb0:	00c00104 	movi	r3,4
    beb4:	10c1fe15 	stw	r3,2040(r2)

    LMS7002M_regs_spi_write(self, 0x0403);
    beb8:	014100c4 	movi	r5,1027
    bebc:	8009883a 	mov	r4,r16
}
    bec0:	dfc00217 	ldw	ra,8(sp)
    bec4:	dc400117 	ldw	r17,4(sp)
    bec8:	dc000017 	ldw	r16,0(sp)
    becc:	dec00304 	addi	sp,sp,12
    if (decim == 4) self->regs->reg_0x0403_hbd_ovr = 1;
    if (decim == 8) self->regs->reg_0x0403_hbd_ovr = 2;
    if (decim == 16) self->regs->reg_0x0403_hbd_ovr = 3;
    if (decim == 32) self->regs->reg_0x0403_hbd_ovr = 4;

    LMS7002M_regs_spi_write(self, 0x0403);
    bed0:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000bed4 <LMS7002M_rxtsp_set_freq>:
}

void LMS7002M_rxtsp_set_freq(LMS7002M_t *self, const LMS7002M_chan_t channel, const double freqRel)
{
    bed4:	defff804 	addi	sp,sp,-32
    bed8:	dd400615 	stw	r21,24(sp)
    bedc:	dd000515 	stw	r20,20(sp)
    bee0:	dc800315 	stw	r18,12(sp)
    bee4:	dc400215 	stw	r17,8(sp)
    bee8:	dc000115 	stw	r16,4(sp)
    beec:	3023883a 	mov	r17,r6
    bef0:	2021883a 	mov	r16,r4
    bef4:	3825883a 	mov	r18,r7
    bef8:	dfc00715 	stw	ra,28(sp)
    befc:	dcc00415 	stw	r19,16(sp)
    bf00:	2829883a 	mov	r20,r5
    LMS7002M_set_mac_ch(self, channel);
    bf04:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x040c_cmix_byp = (freqRel==0.0)?1:0;
    bf08:	000d883a 	mov	r6,zero
    bf0c:	000f883a 	mov	r7,zero
    bf10:	8809883a 	mov	r4,r17
    bf14:	900b883a 	mov	r5,r18
    bf18:	85446917 	ldw	r21,4516(r16)
    bf1c:	00273980 	call	27398 <__eqdf2>
    bf20:	10000226 	beq	r2,zero,bf2c <LMS7002M_rxtsp_set_freq+0x58>
    bf24:	0027883a 	mov	r19,zero
    bf28:	00000106 	br	bf30 <LMS7002M_rxtsp_set_freq+0x5c>
    bf2c:	04c00044 	movi	r19,1
    LMS7002M_regs_spi_write(self, 0x040c);
    bf30:	8009883a 	mov	r4,r16
}

void LMS7002M_rxtsp_set_freq(LMS7002M_t *self, const LMS7002M_chan_t channel, const double freqRel)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x040c_cmix_byp = (freqRel==0.0)?1:0;
    bf34:	acc20f15 	stw	r19,2108(r21)
    LMS7002M_regs_spi_write(self, 0x040c);
    bf38:	01410304 	movi	r5,1036
    bf3c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_set_nco_freq(self, LMS_RX, channel, freqRel);
    bf40:	880f883a 	mov	r7,r17
    bf44:	dc800015 	stw	r18,0(sp)
    bf48:	a00d883a 	mov	r6,r20
    bf4c:	01400084 	movi	r5,2
    bf50:	8009883a 	mov	r4,r16
    bf54:	0009ff40 	call	9ff4 <LMS7002M_set_nco_freq>
}
    bf58:	dfc00717 	ldw	ra,28(sp)
    bf5c:	dd400617 	ldw	r21,24(sp)
    bf60:	dd000517 	ldw	r20,20(sp)
    bf64:	dcc00417 	ldw	r19,16(sp)
    bf68:	dc800317 	ldw	r18,12(sp)
    bf6c:	dc400217 	ldw	r17,8(sp)
    bf70:	dc000117 	ldw	r16,4(sp)
    bf74:	dec00804 	addi	sp,sp,32
    bf78:	f800283a 	ret

0000bf7c <LMS7002M_rxtsp_tsg_const>:

void LMS7002M_rxtsp_tsg_const(LMS7002M_t *self, const LMS7002M_chan_t channel, const int valI, const int valQ)
{
    bf7c:	defffa04 	addi	sp,sp,-24
    bf80:	dfc00515 	stw	ra,20(sp)
    bf84:	dd000415 	stw	r20,16(sp)
    bf88:	dcc00315 	stw	r19,12(sp)
    bf8c:	3829883a 	mov	r20,r7
    bf90:	3027883a 	mov	r19,r6
    bf94:	dc800215 	stw	r18,8(sp)
    bf98:	dc400115 	stw	r17,4(sp)
    bf9c:	dc000015 	stw	r16,0(sp)
    bfa0:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    bfa4:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //muxes
    self->regs->reg_0x0400_tsgfc = REG_0X0400_TSGFC_FS;
    bfa8:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_DC;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);
    bfac:	04410004 	movi	r17,1024
void LMS7002M_rxtsp_tsg_const(LMS7002M_t *self, const LMS7002M_chan_t channel, const int valI, const int valQ)
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0400_tsgfc = REG_0X0400_TSGFC_FS;
    bfb0:	04800044 	movi	r18,1
    bfb4:	1481f315 	stw	r18,1996(r2)
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_DC;
    bfb8:	1481f815 	stw	r18,2016(r2)
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    bfbc:	1481f915 	stw	r18,2020(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    bfc0:	880b883a 	mov	r5,r17
    bfc4:	8009883a 	mov	r4,r16
    bfc8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //load I
    self->regs->reg_0x040b_dc_reg = valI;
    bfcc:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x040b);
    bfd0:	8009883a 	mov	r4,r16
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_DC;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);

    //load I
    self->regs->reg_0x040b_dc_reg = valI;
    bfd4:	14c20c15 	stw	r19,2096(r2)
    LMS7002M_regs_spi_write(self, 0x040b);
    bfd8:	04c102c4 	movi	r19,1035
    bfdc:	980b883a 	mov	r5,r19
    bfe0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldi = 0;
    bfe4:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    bfe8:	880b883a 	mov	r5,r17
    bfec:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0400);

    //load I
    self->regs->reg_0x040b_dc_reg = valI;
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldi = 0;
    bff0:	1001f615 	stw	zero,2008(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    bff4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldi = 1;
    bff8:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    bffc:	880b883a 	mov	r5,r17
    c000:	8009883a 	mov	r4,r16
    //load I
    self->regs->reg_0x040b_dc_reg = valI;
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldi = 1;
    c004:	1481f615 	stw	r18,2008(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c008:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldi = 0;
    c00c:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    c010:	880b883a 	mov	r5,r17
    c014:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldi = 1;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldi = 0;
    c018:	1001f615 	stw	zero,2008(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c01c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //load Q
    self->regs->reg_0x040b_dc_reg = valQ;
    c020:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x040b);
    c024:	980b883a 	mov	r5,r19
    c028:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0400);

    //load Q
    self->regs->reg_0x040b_dc_reg = valQ;
    c02c:	15020c15 	stw	r20,2096(r2)
    LMS7002M_regs_spi_write(self, 0x040b);
    c030:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldq = 0;
    c034:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    c038:	880b883a 	mov	r5,r17
    c03c:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0400);

    //load Q
    self->regs->reg_0x040b_dc_reg = valQ;
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldq = 0;
    c040:	1001f515 	stw	zero,2004(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c044:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldq = 1;
    c048:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    c04c:	880b883a 	mov	r5,r17
    c050:	8009883a 	mov	r4,r16
    //load Q
    self->regs->reg_0x040b_dc_reg = valQ;
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 1;
    c054:	1481f515 	stw	r18,2004(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c058:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0400_tsgdcldq = 0;
    c05c:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    c060:	880b883a 	mov	r5,r17
    c064:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x040b);
    self->regs->reg_0x0400_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 1;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 0;
    c068:	1001f515 	stw	zero,2004(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
}
    c06c:	dfc00517 	ldw	ra,20(sp)
    c070:	dd000417 	ldw	r20,16(sp)
    c074:	dcc00317 	ldw	r19,12(sp)
    c078:	dc800217 	ldw	r18,8(sp)
    c07c:	dc400117 	ldw	r17,4(sp)
    c080:	dc000017 	ldw	r16,0(sp)
    c084:	dec00604 	addi	sp,sp,24
    self->regs->reg_0x0400_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 1;
    LMS7002M_regs_spi_write(self, 0x0400);
    self->regs->reg_0x0400_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    c088:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000c08c <LMS7002M_rxtsp_tsg_tone>:
}

void LMS7002M_rxtsp_tsg_tone(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    c08c:	defffc04 	addi	sp,sp,-16
    c090:	dfc00315 	stw	ra,12(sp)
    c094:	dc800215 	stw	r18,8(sp)
    c098:	dc400115 	stw	r17,4(sp)
    c09c:	dc000015 	stw	r16,0(sp)
    c0a0:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    c0a4:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //muxes
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    c0a8:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    c0ac:	04800044 	movi	r18,1
    LMS7002M_regs_spi_write(self, 0x0400);
    c0b0:	04410004 	movi	r17,1024
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    c0b4:	1481f915 	stw	r18,2020(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c0b8:	880b883a 	mov	r5,r17
    c0bc:	8009883a 	mov	r4,r16
void LMS7002M_rxtsp_tsg_tone(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    c0c0:	1001f815 	stw	zero,2016(r2)
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);
    c0c4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0400_tsgfcw = REG_0X0400_TSGFCW_DIV8;
    c0c8:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0400);
    c0cc:	880b883a 	mov	r5,r17
    c0d0:	8009883a 	mov	r4,r16
    //muxes
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);

    self->regs->reg_0x0400_tsgfcw = REG_0X0400_TSGFCW_DIV8;
    c0d4:	1481f415 	stw	r18,2000(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
}
    c0d8:	dfc00317 	ldw	ra,12(sp)
    c0dc:	dc800217 	ldw	r18,8(sp)
    c0e0:	dc400117 	ldw	r17,4(sp)
    c0e4:	dc000017 	ldw	r16,0(sp)
    c0e8:	dec00404 	addi	sp,sp,16
    self->regs->reg_0x0400_tsgmode = REG_0X0400_TSGMODE_NCO;
    self->regs->reg_0x0400_insel = REG_0X0400_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0400);

    self->regs->reg_0x0400_tsgfcw = REG_0X0400_TSGFCW_DIV8;
    LMS7002M_regs_spi_write(self, 0x0400);
    c0ec:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000c0f0 <LMS7002M_rxtsp_read_rssi>:
}

uint16_t LMS7002M_rxtsp_read_rssi(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    c0f0:	defffd04 	addi	sp,sp,-12
    c0f4:	dc000015 	stw	r16,0(sp)
    c0f8:	dfc00215 	stw	ra,8(sp)
    c0fc:	2021883a 	mov	r16,r4
    c100:	dc400115 	stw	r17,4(sp)
    LMS7002M_set_mac_ch(self, channel);
    c104:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    if (self->regs->reg_0x040c_agc_byp != 0)
    c108:	80846917 	ldw	r2,4516(r16)
    c10c:	10c21017 	ldw	r3,2112(r2)
    c110:	18000426 	beq	r3,zero,c124 <LMS7002M_rxtsp_read_rssi+0x34>
    {
        self->regs->reg_0x040c_agc_byp = 0;
    c114:	10021015 	stw	zero,2112(r2)
        LMS7002M_regs_spi_write(self, 0x040c);
    c118:	01410304 	movi	r5,1036
    c11c:	8009883a 	mov	r4,r16
    c120:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    }

    if (self->regs->reg_0x040a_agc_mode != REG_0X040A_AGC_MODE_RSSI)
    c124:	80846917 	ldw	r2,4516(r16)
    c128:	00c00044 	movi	r3,1
    c12c:	11020a17 	ldw	r4,2088(r2)
    c130:	20c00426 	beq	r4,r3,c144 <LMS7002M_rxtsp_read_rssi+0x54>
    {
        self->regs->reg_0x040a_agc_mode = REG_0X040A_AGC_MODE_RSSI;
    c134:	10c20a15 	stw	r3,2088(r2)
        LMS7002M_regs_spi_write(self, 0x040a);
    c138:	01410284 	movi	r5,1034
    c13c:	8009883a 	mov	r4,r16
    c140:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    }

    self->regs->reg_0x0400_capsel = REG_0X0400_CAPSEL_RSSI;
    c144:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0400_capture = 0;
    LMS7002M_regs_spi_write(self, 0x0400);
    c148:	8009883a 	mov	r4,r16
    c14c:	01410004 	movi	r5,1024
    {
        self->regs->reg_0x040a_agc_mode = REG_0X040A_AGC_MODE_RSSI;
        LMS7002M_regs_spi_write(self, 0x040a);
    }

    self->regs->reg_0x0400_capsel = REG_0X0400_CAPSEL_RSSI;
    c150:	1001f215 	stw	zero,1992(r2)
    self->regs->reg_0x0400_capture = 0;
    c154:	1001f115 	stw	zero,1988(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c158:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //trigger capture to capd readback regs
    self->regs->reg_0x0400_capture = 1;
    c15c:	80846917 	ldw	r2,4516(r16)
    c160:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0400);
    c164:	8009883a 	mov	r4,r16
    self->regs->reg_0x0400_capsel = REG_0X0400_CAPSEL_RSSI;
    self->regs->reg_0x0400_capture = 0;
    LMS7002M_regs_spi_write(self, 0x0400);

    //trigger capture to capd readback regs
    self->regs->reg_0x0400_capture = 1;
    c168:	10c1f115 	stw	r3,1988(r2)
    LMS7002M_regs_spi_write(self, 0x0400);
    c16c:	01410004 	movi	r5,1024
    c170:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    const int rssi_lo = LMS7002M_spi_read(self, 0x040E);
    c174:	8009883a 	mov	r4,r16
    c178:	01410384 	movi	r5,1038
    c17c:	00069f80 	call	69f8 <LMS7002M_spi_read>
    const int rssi_hi = LMS7002M_spi_read(self, 0x040F);
    c180:	014103c4 	movi	r5,1039
    c184:	8009883a 	mov	r4,r16

    //trigger capture to capd readback regs
    self->regs->reg_0x0400_capture = 1;
    LMS7002M_regs_spi_write(self, 0x0400);

    const int rssi_lo = LMS7002M_spi_read(self, 0x040E);
    c188:	1023883a 	mov	r17,r2
    const int rssi_hi = LMS7002M_spi_read(self, 0x040F);
    c18c:	00069f80 	call	69f8 <LMS7002M_spi_read>
    const int rssi_int = (rssi_hi << 2) | rssi_lo;

    return (uint16_t)rssi_int;
    c190:	1085883a 	add	r2,r2,r2
    c194:	1085883a 	add	r2,r2,r2
}
    c198:	1444b03a 	or	r2,r2,r17
    c19c:	dfc00217 	ldw	ra,8(sp)
    c1a0:	dc400117 	ldw	r17,4(sp)
    c1a4:	dc000017 	ldw	r16,0(sp)
    c1a8:	dec00304 	addi	sp,sp,12
    c1ac:	f800283a 	ret

0000c1b0 <LMS7002M_rxtsp_set_dc_correction>:
void LMS7002M_rxtsp_set_dc_correction(
    LMS7002M_t *self,
    const LMS7002M_chan_t channel,
    const bool enabled,
    const int window)
{
    c1b0:	defffc04 	addi	sp,sp,-16
    c1b4:	dfc00315 	stw	ra,12(sp)
    c1b8:	dc800215 	stw	r18,8(sp)
    c1bc:	dc400115 	stw	r17,4(sp)
    c1c0:	3825883a 	mov	r18,r7
    c1c4:	2023883a 	mov	r17,r4
    c1c8:	dc000015 	stw	r16,0(sp)
    c1cc:	3021883a 	mov	r16,r6
    LMS7002M_set_mac_ch(self, channel);
    c1d0:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x040c_dc_byp = (enabled)?0:1;
    c1d4:	88846917 	ldw	r2,4516(r17)
    c1d8:	8400005c 	xori	r16,r16,1
    c1dc:	84003fcc 	andi	r16,r16,255
    c1e0:	14021415 	stw	r16,2128(r2)
    LMS7002M_regs_spi_write(self, 0x040c);
    c1e4:	8809883a 	mov	r4,r17
    c1e8:	01410304 	movi	r5,1036
    c1ec:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0404_dccorr_avg = window;
    c1f0:	88846917 	ldw	r2,4516(r17)
    LMS7002M_regs_spi_write(self, 0x0404);
    c1f4:	01410104 	movi	r5,1028
    c1f8:	8809883a 	mov	r4,r17
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x040c_dc_byp = (enabled)?0:1;
    LMS7002M_regs_spi_write(self, 0x040c);

    self->regs->reg_0x0404_dccorr_avg = window;
    c1fc:	14820015 	stw	r18,2048(r2)
    LMS7002M_regs_spi_write(self, 0x0404);
}
    c200:	dfc00317 	ldw	ra,12(sp)
    c204:	dc800217 	ldw	r18,8(sp)
    c208:	dc400117 	ldw	r17,4(sp)
    c20c:	dc000017 	ldw	r16,0(sp)
    c210:	dec00404 	addi	sp,sp,16

    self->regs->reg_0x040c_dc_byp = (enabled)?0:1;
    LMS7002M_regs_spi_write(self, 0x040c);

    self->regs->reg_0x0404_dccorr_avg = window;
    LMS7002M_regs_spi_write(self, 0x0404);
    c214:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000c218 <LMS7002M_rxtsp_set_iq_correction>:
void LMS7002M_rxtsp_set_iq_correction(
    LMS7002M_t *self,
    const LMS7002M_chan_t channel,
    const double phase,
    const double gain)
{
    c218:	defff804 	addi	sp,sp,-32
    c21c:	dd800615 	stw	r22,24(sp)
    c220:	dd400515 	stw	r21,20(sp)
    c224:	dc800215 	stw	r18,8(sp)
    c228:	dc400115 	stw	r17,4(sp)
    c22c:	dc000015 	stw	r16,0(sp)
    c230:	302d883a 	mov	r22,r6
    c234:	382b883a 	mov	r21,r7
    c238:	dfc00715 	stw	ra,28(sp)
    c23c:	dd000415 	stw	r20,16(sp)
    c240:	dcc00315 	stw	r19,12(sp)
    c244:	2021883a 	mov	r16,r4
    c248:	dc800817 	ldw	r18,32(sp)
    c24c:	dc400917 	ldw	r17,36(sp)
    LMS7002M_set_mac_ch(self, channel);
    c250:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    const bool bypassPhase = (phase == 0.0);
    c254:	000d883a 	mov	r6,zero
    c258:	000f883a 	mov	r7,zero
    c25c:	b009883a 	mov	r4,r22
    c260:	a80b883a 	mov	r5,r21
    c264:	00273980 	call	27398 <__eqdf2>
    c268:	10000226 	beq	r2,zero,c274 <LMS7002M_rxtsp_set_iq_correction+0x5c>
    c26c:	0029883a 	mov	r20,zero
    c270:	00000106 	br	c278 <LMS7002M_rxtsp_set_iq_correction+0x60>
    c274:	05000044 	movi	r20,1
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    c278:	000d883a 	mov	r6,zero
    c27c:	01cffc34 	movhi	r7,16368
    c280:	9009883a 	mov	r4,r18
    c284:	880b883a 	mov	r5,r17
    c288:	00273980 	call	27398 <__eqdf2>
    c28c:	04c00044 	movi	r19,1
    c290:	10000726 	beq	r2,zero,c2b0 <LMS7002M_rxtsp_set_iq_correction+0x98>
    c294:	000d883a 	mov	r6,zero
    c298:	000f883a 	mov	r7,zero
    c29c:	9009883a 	mov	r4,r18
    c2a0:	880b883a 	mov	r5,r17
    c2a4:	00273980 	call	27398 <__eqdf2>
    c2a8:	10000126 	beq	r2,zero,c2b0 <LMS7002M_rxtsp_set_iq_correction+0x98>
    c2ac:	0027883a 	mov	r19,zero
    self->regs->reg_0x040c_ph_byp = bypassPhase?1:0;
    c2b0:	80846917 	ldw	r2,4516(r16)
    c2b4:	a5003fcc 	andi	r20,r20,255
    self->regs->reg_0x040c_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x040c);
    c2b8:	01410304 	movi	r5,1036
{
    LMS7002M_set_mac_ch(self, channel);

    const bool bypassPhase = (phase == 0.0);
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    self->regs->reg_0x040c_ph_byp = bypassPhase?1:0;
    c2bc:	15021615 	stw	r20,2136(r2)
    self->regs->reg_0x040c_gc_byp = bypassGain?1:0;
    c2c0:	14c21515 	stw	r19,2132(r2)
    LMS7002M_regs_spi_write(self, 0x040c);
    c2c4:	8009883a 	mov	r4,r16
    c2c8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0403_iqcorr = (int)(2047*(phase/(M_PI/2)));
    c2cc:	01951134 	movhi	r6,21572
    c2d0:	01cffe74 	movhi	r7,16377
    c2d4:	318b4604 	addi	r6,r6,11544
    c2d8:	39c87ec4 	addi	r7,r7,8699
    c2dc:	b009883a 	mov	r4,r22
    c2e0:	a80b883a 	mov	r5,r21
    c2e4:	00269c80 	call	269c8 <__divdf3>
    c2e8:	01d02834 	movhi	r7,16544
    c2ec:	000d883a 	mov	r6,zero
    c2f0:	39ff0004 	addi	r7,r7,-1024
    c2f4:	1009883a 	mov	r4,r2
    c2f8:	180b883a 	mov	r5,r3
    c2fc:	00275f00 	call	275f0 <__muldf3>
    c300:	84c46917 	ldw	r19,4516(r16)
    c304:	1009883a 	mov	r4,r2
    c308:	180b883a 	mov	r5,r3
    c30c:	00287580 	call	28758 <__fixdfsi>
    self->regs->reg_0x0402_gcorri = 2047;
    c310:	0501ffc4 	movi	r20,2047
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    self->regs->reg_0x040c_ph_byp = bypassPhase?1:0;
    self->regs->reg_0x040c_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x040c);

    self->regs->reg_0x0403_iqcorr = (int)(2047*(phase/(M_PI/2)));
    c314:	9881ff15 	stw	r2,2044(r19)
    self->regs->reg_0x0402_gcorri = 2047;
    c318:	9d01fd15 	stw	r20,2036(r19)
    self->regs->reg_0x0401_gcorrq = 2047;
    if (gain > 1.0) self->regs->reg_0x0401_gcorrq = (int)((1.0/gain)*2047);
    c31c:	000d883a 	mov	r6,zero
    c320:	01cffc34 	movhi	r7,16368
    c324:	9009883a 	mov	r4,r18
    c328:	880b883a 	mov	r5,r17
    c32c:	00274200 	call	27420 <__gedf2>
    c330:	00800216 	blt	zero,r2,c33c <LMS7002M_rxtsp_set_iq_correction+0x124>
    self->regs->reg_0x040c_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x040c);

    self->regs->reg_0x0403_iqcorr = (int)(2047*(phase/(M_PI/2)));
    self->regs->reg_0x0402_gcorri = 2047;
    self->regs->reg_0x0401_gcorrq = 2047;
    c334:	9d01fc15 	stw	r20,2032(r19)
    c338:	00000f06 	br	c378 <LMS7002M_rxtsp_set_iq_correction+0x160>
    if (gain > 1.0) self->regs->reg_0x0401_gcorrq = (int)((1.0/gain)*2047);
    c33c:	900d883a 	mov	r6,r18
    c340:	880f883a 	mov	r7,r17
    c344:	0009883a 	mov	r4,zero
    c348:	014ffc34 	movhi	r5,16368
    c34c:	00269c80 	call	269c8 <__divdf3>
    c350:	01d02834 	movhi	r7,16544
    c354:	000d883a 	mov	r6,zero
    c358:	39ff0004 	addi	r7,r7,-1024
    c35c:	1009883a 	mov	r4,r2
    c360:	180b883a 	mov	r5,r3
    c364:	00275f00 	call	275f0 <__muldf3>
    c368:	1009883a 	mov	r4,r2
    c36c:	180b883a 	mov	r5,r3
    c370:	00287580 	call	28758 <__fixdfsi>
    c374:	9881fc15 	stw	r2,2032(r19)
    if (gain < 1.0) self->regs->reg_0x0402_gcorri = (int)((gain/1.0)*2047);
    c378:	000d883a 	mov	r6,zero
    c37c:	01cffc34 	movhi	r7,16368
    c380:	9009883a 	mov	r4,r18
    c384:	880b883a 	mov	r5,r17
    c388:	00274fc0 	call	274fc <__ledf2>
    c38c:	10000a0e 	bge	r2,zero,c3b8 <LMS7002M_rxtsp_set_iq_correction+0x1a0>
    c390:	01d02834 	movhi	r7,16544
    c394:	000d883a 	mov	r6,zero
    c398:	39ff0004 	addi	r7,r7,-1024
    c39c:	9009883a 	mov	r4,r18
    c3a0:	880b883a 	mov	r5,r17
    c3a4:	00275f00 	call	275f0 <__muldf3>
    c3a8:	1009883a 	mov	r4,r2
    c3ac:	180b883a 	mov	r5,r3
    c3b0:	00287580 	call	28758 <__fixdfsi>
    c3b4:	9881fd15 	stw	r2,2036(r19)

    LMS7002M_regs_spi_write(self, 0x0403);
    c3b8:	8009883a 	mov	r4,r16
    c3bc:	014100c4 	movi	r5,1027
    c3c0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0402);
    c3c4:	8009883a 	mov	r4,r16
    c3c8:	01410084 	movi	r5,1026
    c3cc:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0401);
    c3d0:	01410044 	movi	r5,1025
    c3d4:	8009883a 	mov	r4,r16
}
    c3d8:	dfc00717 	ldw	ra,28(sp)
    c3dc:	dd800617 	ldw	r22,24(sp)
    c3e0:	dd400517 	ldw	r21,20(sp)
    c3e4:	dd000417 	ldw	r20,16(sp)
    c3e8:	dcc00317 	ldw	r19,12(sp)
    c3ec:	dc800217 	ldw	r18,8(sp)
    c3f0:	dc400117 	ldw	r17,4(sp)
    c3f4:	dc000017 	ldw	r16,0(sp)
    c3f8:	dec00804 	addi	sp,sp,32
    if (gain > 1.0) self->regs->reg_0x0401_gcorrq = (int)((1.0/gain)*2047);
    if (gain < 1.0) self->regs->reg_0x0402_gcorri = (int)((gain/1.0)*2047);

    LMS7002M_regs_spi_write(self, 0x0403);
    LMS7002M_regs_spi_write(self, 0x0402);
    LMS7002M_regs_spi_write(self, 0x0401);
    c3fc:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000c400 <LMS7002M_sxx_enable>:
#include "LMS7002M_impl.h"
#include "LMS7002M_vco.h"
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_sxx_enable(LMS7002M_t *self, const LMS7002M_dir_t direction, const bool enable)
{
    c400:	defffd04 	addi	sp,sp,-12
    c404:	dfc00215 	stw	ra,8(sp)
    c408:	dc400115 	stw	r17,4(sp)
    c40c:	dc000015 	stw	r16,0(sp)
    c410:	3023883a 	mov	r17,r6
    c414:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_dir(self, direction);
    c418:	0009d840 	call	9d84 <LMS7002M_set_mac_dir>
    self->regs->reg_0x0124_en_dir_sxx = 1;
    c41c:	80846917 	ldw	r2,4516(r16)
    c420:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    c424:	8009883a 	mov	r4,r16
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_sxx_enable(LMS7002M_t *self, const LMS7002M_dir_t direction, const bool enable)
{
    LMS7002M_set_mac_dir(self, direction);
    self->regs->reg_0x0124_en_dir_sxx = 1;
    c428:	10c1c215 	stw	r3,1800(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    c42c:	01404904 	movi	r5,292
    c430:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x011c_en_g = enable?1:0;
    c434:	80846917 	ldw	r2,4516(r16)
    c438:	8c403fcc 	andi	r17,r17,255
    LMS7002M_regs_spi_write(self, 0x011c);
    c43c:	01404704 	movi	r5,284
    c440:	8009883a 	mov	r4,r16
{
    LMS7002M_set_mac_dir(self, direction);
    self->regs->reg_0x0124_en_dir_sxx = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x011c_en_g = enable?1:0;
    c444:	1441a715 	stw	r17,1692(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
}
    c448:	dfc00217 	ldw	ra,8(sp)
    c44c:	dc400117 	ldw	r17,4(sp)
    c450:	dc000017 	ldw	r16,0(sp)
    c454:	dec00304 	addi	sp,sp,12
    LMS7002M_set_mac_dir(self, direction);
    self->regs->reg_0x0124_en_dir_sxx = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x011c_en_g = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x011c);
    c458:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000c45c <LMS7002M_sxx_calc_tune_state>:

int LMS7002M_sxx_calc_tune_state(
    const double fref, const double fout,
    const double VCO_LO, const double VCO_HI,
    LMS7002M_sxx_tune_state *s)
{
    c45c:	deffef04 	addi	sp,sp,-68
    c460:	d8801117 	ldw	r2,68(sp)
    c464:	dcc00a15 	stw	r19,40(sp)
    c468:	dcc01517 	ldw	r19,84(sp)
    c46c:	d8800115 	stw	r2,4(sp)
    c470:	d8801217 	ldw	r2,72(sp)
    c474:	df000f15 	stw	fp,60(sp)
    c478:	ddc00e15 	stw	r23,56(sp)
    c47c:	d8800215 	stw	r2,8(sp)
    c480:	d8801317 	ldw	r2,76(sp)
    c484:	dd800d15 	stw	r22,52(sp)
    c488:	dd400c15 	stw	r21,48(sp)
    c48c:	d8800315 	stw	r2,12(sp)
    c490:	d8801417 	ldw	r2,80(sp)
    c494:	dd000b15 	stw	r20,44(sp)
    c498:	dfc01015 	stw	ra,64(sp)
    c49c:	dc800915 	stw	r18,36(sp)
    c4a0:	dc400815 	stw	r17,32(sp)
    c4a4:	dc000715 	stw	r16,28(sp)
    c4a8:	d8800415 	stw	r2,16(sp)
    s->fvco = 0;
    s->fdiv = 0;
    s->good = false;

    //calculation loop to find dividers that are possible
    for (s->DIV_LOCH_SX = 6; s->DIV_LOCH_SX >= 0; --(s->DIV_LOCH_SX))
    c4ac:	00800184 	movi	r2,6

int LMS7002M_sxx_calc_tune_state(
    const double fref, const double fout,
    const double VCO_LO, const double VCO_HI,
    LMS7002M_sxx_tune_state *s)
{
    c4b0:	d9000015 	stw	r4,0(sp)
    c4b4:	2829883a 	mov	r20,r5
    c4b8:	302b883a 	mov	r21,r6
    c4bc:	382d883a 	mov	r22,r7
    //The equations:
    // fref * N = fvco
    // fout = Fvco / divRatio_LOCH / 2
    s->DIV_LOCH_SX = -1;
    int divRatio_LOCH = 0;
    s->Ndiv = 0;
    c4c0:	98000115 	stw	zero,4(r19)
    c4c4:	98000215 	stw	zero,8(r19)
    s->fvco = 0;
    c4c8:	98000515 	stw	zero,20(r19)
    c4cc:	98000615 	stw	zero,24(r19)
    s->fdiv = 0;
    c4d0:	98000715 	stw	zero,28(r19)
    s->good = false;
    c4d4:	98000905 	stb	zero,36(r19)

    //calculation loop to find dividers that are possible
    for (s->DIV_LOCH_SX = 6; s->DIV_LOCH_SX >= 0; --(s->DIV_LOCH_SX))
    c4d8:	98800015 	stw	r2,0(r19)
    {
        //try the next divider power
        divRatio_LOCH = 1 << s->DIV_LOCH_SX;
        s->fdiv = divRatio_LOCH*2;
    c4dc:	05c00044 	movi	r23,1
        s->Ndiv = fout*s->fdiv/fref;
        s->fvco = fout*s->fdiv;
        //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

        //check dividers and vco in range...
        if (s->fdiv > 128) return -1;
    c4e0:	07002004 	movi	fp,128
    s->fvco = 0;
    s->fdiv = 0;
    s->good = false;

    //calculation loop to find dividers that are possible
    for (s->DIV_LOCH_SX = 6; s->DIV_LOCH_SX >= 0; --(s->DIV_LOCH_SX))
    c4e4:	9c000017 	ldw	r16,0(r19)
    c4e8:	80003416 	blt	r16,zero,c5bc <LMS7002M_sxx_calc_tune_state+0x160>
    {
        //try the next divider power
        divRatio_LOCH = 1 << s->DIV_LOCH_SX;
        s->fdiv = divRatio_LOCH*2;
    c4ec:	bc12983a 	sll	r9,r23,r16
    c4f0:	4a53883a 	add	r9,r9,r9
    c4f4:	9a400715 	stw	r9,28(r19)

        s->Ndiv = fout*s->fdiv/fref;
    c4f8:	4809883a 	mov	r4,r9
    c4fc:	da400515 	stw	r9,20(sp)
    c500:	00287d80 	call	287d8 <__floatsidf>
    c504:	a80d883a 	mov	r6,r21
    c508:	b00f883a 	mov	r7,r22
    c50c:	1009883a 	mov	r4,r2
    c510:	180b883a 	mov	r5,r3
    c514:	00275f00 	call	275f0 <__muldf3>
    c518:	d9800017 	ldw	r6,0(sp)
    c51c:	a00f883a 	mov	r7,r20
    c520:	1009883a 	mov	r4,r2
    c524:	180b883a 	mov	r5,r3
    c528:	1025883a 	mov	r18,r2
    c52c:	1823883a 	mov	r17,r3
    c530:	00269c80 	call	269c8 <__divdf3>
        s->fvco = fout*s->fdiv;
        //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

        //check dividers and vco in range...
        if (s->fdiv > 128) return -1;
    c534:	da400517 	ldw	r9,20(sp)
    {
        //try the next divider power
        divRatio_LOCH = 1 << s->DIV_LOCH_SX;
        s->fdiv = divRatio_LOCH*2;

        s->Ndiv = fout*s->fdiv/fref;
    c538:	98800115 	stw	r2,4(r19)
    c53c:	98c00215 	stw	r3,8(r19)
        s->fvco = fout*s->fdiv;
    c540:	9c800515 	stw	r18,20(r19)
    c544:	9c400615 	stw	r17,24(r19)
        //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

        //check dividers and vco in range...
        if (s->fdiv > 128) return -1;
    c548:	e2405516 	blt	fp,r9,c6a0 <LMS7002M_sxx_calc_tune_state+0x244>
        if (s->Ndiv < 4) return -1;
    c54c:	180b883a 	mov	r5,r3
    c550:	000d883a 	mov	r6,zero
    c554:	01d00434 	movhi	r7,16400
    c558:	1009883a 	mov	r4,r2
    c55c:	d8c00615 	stw	r3,24(sp)
    c560:	d8800515 	stw	r2,20(sp)
    c564:	00274fc0 	call	274fc <__ledf2>
    c568:	d8c00617 	ldw	r3,24(sp)
    c56c:	da800517 	ldw	r10,20(sp)
    c570:	10004b16 	blt	r2,zero,c6a0 <LMS7002M_sxx_calc_tune_state+0x244>
        if (s->Ndiv > 512) continue;
    c574:	000d883a 	mov	r6,zero
    c578:	01d02034 	movhi	r7,16512
    c57c:	5009883a 	mov	r4,r10
    c580:	180b883a 	mov	r5,r3
    c584:	00274200 	call	27420 <__gedf2>
    c588:	00802716 	blt	zero,r2,c628 <LMS7002M_sxx_calc_tune_state+0x1cc>

        //check vco boundaries
        if (s->fvco < VCO_LO) continue;
    c58c:	d9800117 	ldw	r6,4(sp)
    c590:	d9c00217 	ldw	r7,8(sp)
    c594:	9009883a 	mov	r4,r18
    c598:	880b883a 	mov	r5,r17
    c59c:	00274fc0 	call	274fc <__ledf2>
    c5a0:	10002116 	blt	r2,zero,c628 <LMS7002M_sxx_calc_tune_state+0x1cc>
        if (s->fvco > VCO_HI) continue;
    c5a4:	d9800317 	ldw	r6,12(sp)
    c5a8:	d9c00417 	ldw	r7,16(sp)
    c5ac:	9009883a 	mov	r4,r18
    c5b0:	880b883a 	mov	r5,r17
    c5b4:	00274200 	call	27420 <__gedf2>
    c5b8:	00801b16 	blt	zero,r2,c628 <LMS7002M_sxx_calc_tune_state+0x1cc>
        break; //its good
    }
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

    //deal with VCO divider
    s->EN_DIV2 = (s->fvco > 5.5e9)?1:0;
    c5bc:	9c400517 	ldw	r17,20(r19)
    c5c0:	9c000617 	ldw	r16,24(r19)
    c5c4:	01d07d34 	movhi	r7,16884
    c5c8:	019c0034 	movhi	r6,28672
    c5cc:	39df4d44 	addi	r7,r7,32053
    c5d0:	8809883a 	mov	r4,r17
    c5d4:	800b883a 	mov	r5,r16
    c5d8:	04800044 	movi	r18,1
    c5dc:	00274200 	call	27420 <__gedf2>
    c5e0:	00800116 	blt	zero,r2,c5e8 <LMS7002M_sxx_calc_tune_state+0x18c>
    c5e4:	0025883a 	mov	r18,zero

    //compensate for the lack of doubling when disabled
    if (s->EN_DIV2 != 0) s->Ndiv /= 2;
    c5e8:	01d07d34 	movhi	r7,16884
        break; //its good
    }
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

    //deal with VCO divider
    s->EN_DIV2 = (s->fvco > 5.5e9)?1:0;
    c5ec:	9c800815 	stw	r18,32(r19)

    //compensate for the lack of doubling when disabled
    if (s->EN_DIV2 != 0) s->Ndiv /= 2;
    c5f0:	019c0034 	movhi	r6,28672
    c5f4:	39df4d44 	addi	r7,r7,32053
    c5f8:	8809883a 	mov	r4,r17
    c5fc:	800b883a 	mov	r5,r16
    c600:	00274200 	call	27420 <__gedf2>
    c604:	00800b0e 	bge	zero,r2,c634 <LMS7002M_sxx_calc_tune_state+0x1d8>
    c608:	99000117 	ldw	r4,4(r19)
    c60c:	99400217 	ldw	r5,8(r19)
    c610:	000d883a 	mov	r6,zero
    c614:	01cff834 	movhi	r7,16352
    c618:	00275f00 	call	275f0 <__muldf3>
    c61c:	98800115 	stw	r2,4(r19)
    c620:	98c00215 	stw	r3,8(r19)
    c624:	00000306 	br	c634 <LMS7002M_sxx_calc_tune_state+0x1d8>
    s->fvco = 0;
    s->fdiv = 0;
    s->good = false;

    //calculation loop to find dividers that are possible
    for (s->DIV_LOCH_SX = 6; s->DIV_LOCH_SX >= 0; --(s->DIV_LOCH_SX))
    c628:	843fffc4 	addi	r16,r16,-1
    c62c:	9c000015 	stw	r16,0(r19)
    c630:	003fac06 	br	c4e4 <__alt_data_end+0xfffcdce4>

    //compensate for the lack of doubling when disabled
    if (s->EN_DIV2 != 0) s->Ndiv /= 2;

    //split N into fractional and integer parts
    s->Nint = (int)s->Ndiv - 4;
    c634:	9c400117 	ldw	r17,4(r19)
    c638:	9c000217 	ldw	r16,8(r19)
    c63c:	8809883a 	mov	r4,r17
    c640:	800b883a 	mov	r5,r16
    c644:	00287580 	call	28758 <__fixdfsi>
    c648:	10ffff04 	addi	r3,r2,-4
    s->Nfrac = (int)((s->Ndiv-((int)(s->Ndiv)))*(1 << 20));
    c64c:	1009883a 	mov	r4,r2

    //compensate for the lack of doubling when disabled
    if (s->EN_DIV2 != 0) s->Ndiv /= 2;

    //split N into fractional and integer parts
    s->Nint = (int)s->Ndiv - 4;
    c650:	98c00315 	stw	r3,12(r19)
    s->Nfrac = (int)((s->Ndiv-((int)(s->Ndiv)))*(1 << 20));
    c654:	00287d80 	call	287d8 <__floatsidf>
    c658:	100d883a 	mov	r6,r2
    c65c:	180f883a 	mov	r7,r3
    c660:	8809883a 	mov	r4,r17
    c664:	800b883a 	mov	r5,r16
    c668:	0027e5c0 	call	27e5c <__subdf3>
    c66c:	000d883a 	mov	r6,zero
    c670:	01d04c34 	movhi	r7,16688
    c674:	1009883a 	mov	r4,r2
    c678:	180b883a 	mov	r5,r3
    c67c:	00275f00 	call	275f0 <__muldf3>
    c680:	1009883a 	mov	r4,r2
    c684:	180b883a 	mov	r5,r3
    c688:	00287580 	call	28758 <__fixdfsi>
    c68c:	98800415 	stw	r2,16(r19)

    s->good = true;
    c690:	00800044 	movi	r2,1
    c694:	98800905 	stb	r2,36(r19)
    return 0;
    c698:	0005883a 	mov	r2,zero
    c69c:	00000106 	br	c6a4 <LMS7002M_sxx_calc_tune_state+0x248>
        s->Ndiv = fout*s->fdiv/fref;
        s->fvco = fout*s->fdiv;
        //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, fvco = %f MHz", s->fdiv, s->Ndiv, s->fvco/1e6);

        //check dividers and vco in range...
        if (s->fdiv > 128) return -1;
    c6a0:	00bfffc4 	movi	r2,-1
    s->Nint = (int)s->Ndiv - 4;
    s->Nfrac = (int)((s->Ndiv-((int)(s->Ndiv)))*(1 << 20));

    s->good = true;
    return 0;
}
    c6a4:	dfc01017 	ldw	ra,64(sp)
    c6a8:	df000f17 	ldw	fp,60(sp)
    c6ac:	ddc00e17 	ldw	r23,56(sp)
    c6b0:	dd800d17 	ldw	r22,52(sp)
    c6b4:	dd400c17 	ldw	r21,48(sp)
    c6b8:	dd000b17 	ldw	r20,44(sp)
    c6bc:	dcc00a17 	ldw	r19,40(sp)
    c6c0:	dc800917 	ldw	r18,36(sp)
    c6c4:	dc400817 	ldw	r17,32(sp)
    c6c8:	dc000717 	ldw	r16,28(sp)
    c6cc:	dec01104 	addi	sp,sp,68
    c6d0:	f800283a 	ret

0000c6d4 <LMS7002M_sxx_apply_tune_state>:

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    c6d4:	defffd04 	addi	sp,sp,-12
    c6d8:	dc400115 	stw	r17,4(sp)
    //configure and enable synthesizer
    self->regs->reg_0x011c_en_intonly_sdm = 0; //support frac-N
    c6dc:	20846917 	ldw	r2,4516(r4)
    s->good = true;
    return 0;
}

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    c6e0:	2823883a 	mov	r17,r5
    self->regs->reg_0x011c_pd_vco = 0; //enable
    self->regs->reg_0x011c_pd_vco_comp = 0; //enable
    self->regs->reg_0x011c_en_g = 1;
    self->regs->reg_0x011c_en_coarsepll = 0;
    self->regs->reg_0x0121_coarse_start = 0;
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    c6e4:	29400817 	ldw	r5,32(r5)
    s->good = true;
    return 0;
}

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    c6e8:	dfc00215 	stw	ra,8(sp)
    c6ec:	dc000015 	stw	r16,0(sp)
    //configure and enable synthesizer
    self->regs->reg_0x011c_en_intonly_sdm = 0; //support frac-N
    self->regs->reg_0x011c_en_sdm_clk = 1; //enable
    c6f0:	00c00044 	movi	r3,1
    c6f4:	10c19f15 	stw	r3,1660(r2)
    self->regs->reg_0x011c_pd_fbdiv = 0; //enable
    self->regs->reg_0x011c_pd_fdiv = 0; //enable
    self->regs->reg_0x011c_pd_sdm = 0; //enable
    self->regs->reg_0x011c_pd_vco = 0; //enable
    self->regs->reg_0x011c_pd_vco_comp = 0; //enable
    self->regs->reg_0x011c_en_g = 1;
    c6f8:	10c1a715 	stw	r3,1692(r2)
    self->regs->reg_0x011c_en_coarsepll = 0;
    self->regs->reg_0x0121_coarse_start = 0;
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    c6fc:	11419d15 	stw	r5,1652(r2)
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    c700:	10c19915 	stw	r3,1636(r2)
}

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    //configure and enable synthesizer
    self->regs->reg_0x011c_en_intonly_sdm = 0; //support frac-N
    c704:	10019e15 	stw	zero,1656(r2)
    self->regs->reg_0x011c_en_sdm_clk = 1; //enable
    self->regs->reg_0x011c_pd_cp = 0; //enable
    c708:	1001a215 	stw	zero,1672(r2)
    self->regs->reg_0x011c_pd_fbdiv = 0; //enable
    c70c:	1001a015 	stw	zero,1664(r2)
    self->regs->reg_0x011c_pd_fdiv = 0; //enable
    c710:	1001a315 	stw	zero,1676(r2)
    self->regs->reg_0x011c_pd_sdm = 0; //enable
    c714:	1001a415 	stw	zero,1680(r2)
    self->regs->reg_0x011c_pd_vco = 0; //enable
    c718:	1001a615 	stw	zero,1688(r2)
    self->regs->reg_0x011c_pd_vco_comp = 0; //enable
    c71c:	1001a515 	stw	zero,1684(r2)
    self->regs->reg_0x011c_en_g = 1;
    self->regs->reg_0x011c_en_coarsepll = 0;
    c720:	10019b15 	stw	zero,1644(r2)
    self->regs->reg_0x0121_coarse_start = 0;
    c724:	1001b715 	stw	zero,1756(r2)
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);
    c728:	01404704 	movi	r5,284
    s->good = true;
    return 0;
}

void LMS7002M_sxx_apply_tune_state(LMS7002M_t *self, const LMS7002M_sxx_tune_state *s)
{
    c72c:	2021883a 	mov	r16,r4
    self->regs->reg_0x011c_en_g = 1;
    self->regs->reg_0x011c_en_coarsepll = 0;
    self->regs->reg_0x0121_coarse_start = 0;
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);
    c730:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //program the N divider
    self->regs->reg_0x011d_frac_sdm = (s->Nfrac) & 0xffff; //lower 16 bits
    c734:	88800417 	ldw	r2,16(r17)
    c738:	80c46917 	ldw	r3,4516(r16)
    self->regs->reg_0x011e_frac_sdm = (s->Nfrac) >> 16; //upper 4 bits
    self->regs->reg_0x011e_int_sdm = s->Nint;
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, DIV_LOCH_SX = %d, fvco = %f MHz", s->fdiv, s->Ndiv, s->Nint, s->Nfrac, s->DIV_LOCH_SX, s->fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x011d);
    c73c:	01404744 	movi	r5,285
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);

    //program the N divider
    self->regs->reg_0x011d_frac_sdm = (s->Nfrac) & 0xffff; //lower 16 bits
    c740:	113fffcc 	andi	r4,r2,65535
    self->regs->reg_0x011e_frac_sdm = (s->Nfrac) >> 16; //upper 4 bits
    c744:	1005d43a 	srai	r2,r2,16
    self->regs->reg_0x011c_en_div2_divprog = s->EN_DIV2;
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);

    //program the N divider
    self->regs->reg_0x011d_frac_sdm = (s->Nfrac) & 0xffff; //lower 16 bits
    c748:	1901a815 	stw	r4,1696(r3)
    self->regs->reg_0x011e_frac_sdm = (s->Nfrac) >> 16; //upper 4 bits
    self->regs->reg_0x011e_int_sdm = s->Nint;
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, DIV_LOCH_SX = %d, fvco = %f MHz", s->fdiv, s->Ndiv, s->Nint, s->Nfrac, s->DIV_LOCH_SX, s->fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x011d);
    c74c:	8009883a 	mov	r4,r16
    self->regs->reg_0x011c_spdup_vco = 1; //fast settling
    LMS7002M_regs_spi_write(self, 0x011c);

    //program the N divider
    self->regs->reg_0x011d_frac_sdm = (s->Nfrac) & 0xffff; //lower 16 bits
    self->regs->reg_0x011e_frac_sdm = (s->Nfrac) >> 16; //upper 4 bits
    c750:	1881aa15 	stw	r2,1704(r3)
    self->regs->reg_0x011e_int_sdm = s->Nint;
    c754:	88800317 	ldw	r2,12(r17)
    c758:	1881a915 	stw	r2,1700(r3)
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, DIV_LOCH_SX = %d, fvco = %f MHz", s->fdiv, s->Ndiv, s->Nint, s->Nfrac, s->DIV_LOCH_SX, s->fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x011d);
    c75c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x011e);
    c760:	8009883a 	mov	r4,r16
    c764:	01404784 	movi	r5,286
    c768:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //program the feedback divider
    self->regs->reg_0x011f_sel_sdmclk = REG_0X011F_SEL_SDMCLK_CLK_DIV;
    c76c:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x011f_div_loch = s->DIV_LOCH_SX;
    c770:	88c00017 	ldw	r3,0(r17)
    LMS7002M_regs_spi_write(self, 0x011f);
    c774:	014047c4 	movi	r5,287
    c778:	8009883a 	mov	r4,r16
    //LMS7_logf(LMS7_DEBUG, "fdiv = %d, Ndiv = %f, Nint = %d, Nfrac = %d, DIV_LOCH_SX = %d, fvco = %f MHz", s->fdiv, s->Ndiv, s->Nint, s->Nfrac, s->DIV_LOCH_SX, s->fvco/1e6);
    LMS7002M_regs_spi_write(self, 0x011d);
    LMS7002M_regs_spi_write(self, 0x011e);

    //program the feedback divider
    self->regs->reg_0x011f_sel_sdmclk = REG_0X011F_SEL_SDMCLK_CLK_DIV;
    c77c:	1001af15 	stw	zero,1724(r2)
    self->regs->reg_0x011f_div_loch = s->DIV_LOCH_SX;
    c780:	10c1ad15 	stw	r3,1716(r2)
    LMS7002M_regs_spi_write(self, 0x011f);
}
    c784:	dfc00217 	ldw	ra,8(sp)
    c788:	dc400117 	ldw	r17,4(sp)
    c78c:	dc000017 	ldw	r16,0(sp)
    c790:	dec00304 	addi	sp,sp,12
    LMS7002M_regs_spi_write(self, 0x011e);

    //program the feedback divider
    self->regs->reg_0x011f_sel_sdmclk = REG_0X011F_SEL_SDMCLK_CLK_DIV;
    self->regs->reg_0x011f_div_loch = s->DIV_LOCH_SX;
    LMS7002M_regs_spi_write(self, 0x011f);
    c794:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000c798 <LMS7002M_set_lo_freq>:
}

int LMS7002M_set_lo_freq(LMS7002M_t *self, const LMS7002M_dir_t direction, const double fref, const double fout, double *factual)
{
    c798:	deffd004 	addi	sp,sp,-192
    c79c:	dc002615 	stw	r16,152(sp)
    c7a0:	2021883a 	mov	r16,r4
    //LMS7_logf(LMS7_INFO, "SXX tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);
    printf("SXX tune %f Hz begin\n", fref);
    c7a4:	010000f4 	movhi	r4,3
    self->regs->reg_0x011f_div_loch = s->DIV_LOCH_SX;
    LMS7002M_regs_spi_write(self, 0x011f);
}

int LMS7002M_set_lo_freq(LMS7002M_t *self, const LMS7002M_dir_t direction, const double fref, const double fout, double *factual)
{
    c7a8:	dd802c15 	stw	r22,176(sp)
    c7ac:	dc802815 	stw	r18,160(sp)
    c7b0:	282d883a 	mov	r22,r5
    c7b4:	3025883a 	mov	r18,r6
    //LMS7_logf(LMS7_INFO, "SXX tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);
    printf("SXX tune %f Hz begin\n", fref);
    c7b8:	300b883a 	mov	r5,r6
    c7bc:	2126c804 	addi	r4,r4,-25824
    c7c0:	380d883a 	mov	r6,r7
    self->regs->reg_0x011f_div_loch = s->DIV_LOCH_SX;
    LMS7002M_regs_spi_write(self, 0x011f);
}

int LMS7002M_set_lo_freq(LMS7002M_t *self, const LMS7002M_dir_t direction, const double fref, const double fout, double *factual)
{
    c7c4:	dfc02f15 	stw	ra,188(sp)
    c7c8:	df002e15 	stw	fp,184(sp)
    c7cc:	ddc02d15 	stw	r23,180(sp)
    c7d0:	dd402b15 	stw	r21,172(sp)
    c7d4:	dd002a15 	stw	r20,168(sp)
    c7d8:	dd403017 	ldw	r21,192(sp)
    c7dc:	dd003117 	ldw	r20,196(sp)
    c7e0:	dcc02915 	stw	r19,164(sp)
    c7e4:	dc402715 	stw	r17,156(sp)
    c7e8:	3823883a 	mov	r17,r7
    //LMS7_logf(LMS7_INFO, "SXX tune %f MHz (fref=%f MHz) begin", fout/1e6, fref/1e6);
    printf("SXX tune %f Hz begin\n", fref);
    c7ec:	00133800 	call	13380 <printf>
    printf("Direction: %d\n", direction);
    c7f0:	010000f4 	movhi	r4,3
    c7f4:	b00b883a 	mov	r5,r22
    c7f8:	2126ce04 	addi	r4,r4,-25800
    c7fc:	00133800 	call	13380 <printf>

    LMS7002M_set_mac_dir(self, direction);
    c800:	b00b883a 	mov	r5,r22
    c804:	8009883a 	mov	r4,r16
    c808:	0009d840 	call	9d84 <LMS7002M_set_mac_dir>

    //reset
    self->regs->reg_0x011c_reset_n = 0;
    c80c:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x011c);
    c810:	01404704 	movi	r5,284
    c814:	8009883a 	mov	r4,r16
    printf("Direction: %d\n", direction);

    LMS7002M_set_mac_dir(self, direction);

    //reset
    self->regs->reg_0x011c_reset_n = 0;
    c818:	10019815 	stw	zero,1632(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
    c81c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x011c_reset_n = 1;
    c820:	80846917 	ldw	r2,4516(r16)
    c824:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x011c);
    c828:	01404704 	movi	r5,284
    LMS7002M_set_mac_dir(self, direction);

    //reset
    self->regs->reg_0x011c_reset_n = 0;
    LMS7002M_regs_spi_write(self, 0x011c);
    self->regs->reg_0x011c_reset_n = 1;
    c82c:	10c19815 	stw	r3,1632(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
    c830:	8009883a 	mov	r4,r16
    c834:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //state for each VCO
    LMS7002M_sxx_tune_state states[3];
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOL_LO, LMS7002M_SXX_VCOL_HI, states+0);
    c838:	d8800504 	addi	r2,sp,20
    c83c:	d8800415 	stw	r2,16(sp)
    c840:	00960034 	movhi	r2,22528
    c844:	d8800215 	stw	r2,8(sp)
    c848:	00907cf4 	movhi	r2,16883
    c84c:	109d0584 	addi	r2,r2,29718
    c850:	d8800315 	stw	r2,12(sp)
    c854:	00b00034 	movhi	r2,49152
    c858:	d8800015 	stw	r2,0(sp)
    c85c:	00907b34 	movhi	r2,16876
    c860:	1093fb04 	addi	r2,r2,20460
    c864:	a80d883a 	mov	r6,r21
    c868:	a00f883a 	mov	r7,r20
    c86c:	9009883a 	mov	r4,r18
    c870:	880b883a 	mov	r5,r17
    c874:	d8800115 	stw	r2,4(sp)
    c878:	000c45c0 	call	c45c <LMS7002M_sxx_calc_tune_state>
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOM_LO, LMS7002M_SXX_VCOM_HI, states+1);
    c87c:	d8800f04 	addi	r2,sp,60
    c880:	d8800415 	stw	r2,16(sp)
    c884:	00907e74 	movhi	r2,16889
    c888:	108a4744 	addi	r2,r2,10525
    c88c:	d8800315 	stw	r2,12(sp)
    c890:	00a90034 	movhi	r2,41984
    c894:	d8800015 	stw	r2,0(sp)
    c898:	00907cb4 	movhi	r2,16882
    c89c:	04f20034 	movhi	r19,51200
    c8a0:	109ecb44 	addi	r2,r2,31533
    c8a4:	dcc00215 	stw	r19,8(sp)
    c8a8:	a80d883a 	mov	r6,r21
    c8ac:	a00f883a 	mov	r7,r20
    c8b0:	9009883a 	mov	r4,r18
    c8b4:	880b883a 	mov	r5,r17
    c8b8:	d8800115 	stw	r2,4(sp)
    c8bc:	000c45c0 	call	c45c <LMS7002M_sxx_calc_tune_state>
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOH_LO, LMS7002M_SXX_VCOH_HI, states+2);
    c8c0:	d8801904 	addi	r2,sp,100
    c8c4:	d8800415 	stw	r2,16(sp)
    c8c8:	00907f74 	movhi	r2,16893
    c8cc:	10af2904 	addi	r2,r2,-17244
    c8d0:	d8800315 	stw	r2,12(sp)
    c8d4:	00907df4 	movhi	r2,16887
    c8d8:	109f7784 	addi	r2,r2,32222
    c8dc:	dcc00215 	stw	r19,8(sp)
    c8e0:	dcc00015 	stw	r19,0(sp)
    c8e4:	d8800115 	stw	r2,4(sp)
    c8e8:	a80d883a 	mov	r6,r21
    c8ec:	a00f883a 	mov	r7,r20
    c8f0:	9009883a 	mov	r4,r18
    c8f4:	880b883a 	mov	r5,r17
    c8f8:	000c45c0 	call	c45c <LMS7002M_sxx_calc_tune_state>

    //try several VCO settings to establish the best one
    int SEL_VCO_best = -1;
    int CSW_VCO_best = -1;
    c8fc:	04ffffc4 	movi	r19,-1
    c900:	da400e04 	addi	r9,sp,56

    for (int SEL_VCO_i = 0; SEL_VCO_i < 3; SEL_VCO_i++)
    c904:	0039883a 	mov	fp,zero
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOL_LO, LMS7002M_SXX_VCOL_HI, states+0);
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOM_LO, LMS7002M_SXX_VCOM_HI, states+1);
    LMS7002M_sxx_calc_tune_state(fref, fout, LMS7002M_SXX_VCOH_LO, LMS7002M_SXX_VCOH_HI, states+2);

    //try several VCO settings to establish the best one
    int SEL_VCO_best = -1;
    c908:	982f883a 	mov	r23,r19
        if (LMS7002M_tune_vco(self,
            &self->regs->reg_0x0121_csw_vco, 0x0121,
            &self->regs->reg_0x0123_vco_cmpho,
            &self->regs->reg_0x0123_vco_cmplo, 0x0123) != 0) continue;

        if (CSW_VCO_best == -1 || abs(self->regs->reg_0x0121_csw_vco-128) < abs(CSW_VCO_best-128))
    c90c:	9817883a 	mov	r11,r19

    //try several VCO settings to establish the best one
    int SEL_VCO_best = -1;
    int CSW_VCO_best = -1;

    for (int SEL_VCO_i = 0; SEL_VCO_i < 3; SEL_VCO_i++)
    c910:	028000c4 	movi	r10,3
    {
        LMS7002M_sxx_tune_state *s = states+SEL_VCO_i;

        //filter out states without reasonable tune values
        if (!s->good) continue;
    c914:	48800003 	ldbu	r2,0(r9)
    c918:	497ff704 	addi	r5,r9,-36
    c91c:	10002426 	beq	r2,zero,c9b0 <LMS7002M_set_lo_freq+0x218>

        //apply the configuration
        LMS7002M_sxx_apply_tune_state(self, s);
    c920:	8009883a 	mov	r4,r16
    c924:	da402315 	stw	r9,140(sp)
    c928:	da802515 	stw	r10,148(sp)
    c92c:	dac02415 	stw	r11,144(sp)
    c930:	000c6d40 	call	c6d4 <LMS7002M_sxx_apply_tune_state>

        //select vco based on freq
        //LMS7_logf(LMS7_DEBUG, "Testing for SEL_VCO = %d", SEL_VCO_i);
        self->regs->reg_0x0121_sel_vco = SEL_VCO_i;
    c934:	80846917 	ldw	r2,4516(r16)
        LMS7002M_regs_spi_write(self, 0x0121);
    c938:	01404844 	movi	r5,289
    c93c:	8009883a 	mov	r4,r16
        //apply the configuration
        LMS7002M_sxx_apply_tune_state(self, s);

        //select vco based on freq
        //LMS7_logf(LMS7_DEBUG, "Testing for SEL_VCO = %d", SEL_VCO_i);
        self->regs->reg_0x0121_sel_vco = SEL_VCO_i;
    c940:	1701b615 	stw	fp,1752(r2)
        LMS7002M_regs_spi_write(self, 0x0121);
    c944:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

        //select the correct CSW for this VCO frequency
        if (LMS7002M_tune_vco(self,
            &self->regs->reg_0x0121_csw_vco, 0x0121,
    c948:	81446917 	ldw	r5,4516(r16)
        //LMS7_logf(LMS7_DEBUG, "Testing for SEL_VCO = %d", SEL_VCO_i);
        self->regs->reg_0x0121_sel_vco = SEL_VCO_i;
        LMS7002M_regs_spi_write(self, 0x0121);

        //select the correct CSW for this VCO frequency
        if (LMS7002M_tune_vco(self,
    c94c:	00c048c4 	movi	r3,291
    c950:	d8c00115 	stw	r3,4(sp)
    c954:	2881be04 	addi	r2,r5,1784
    c958:	29c1bd04 	addi	r7,r5,1780
    c95c:	d8800015 	stw	r2,0(sp)
    c960:	01804844 	movi	r6,289
    c964:	2941b504 	addi	r5,r5,1748
    c968:	8009883a 	mov	r4,r16
    c96c:	000e8f40 	call	e8f4 <LMS7002M_tune_vco>
    c970:	da402317 	ldw	r9,140(sp)
    c974:	da802517 	ldw	r10,148(sp)
    c978:	dac02417 	ldw	r11,144(sp)
    c97c:	10000c1e 	bne	r2,zero,c9b0 <LMS7002M_set_lo_freq+0x218>
    c980:	81446917 	ldw	r5,4516(r16)
            &self->regs->reg_0x0121_csw_vco, 0x0121,
            &self->regs->reg_0x0123_vco_cmpho,
            &self->regs->reg_0x0123_vco_cmplo, 0x0123) != 0) continue;

        if (CSW_VCO_best == -1 || abs(self->regs->reg_0x0121_csw_vco-128) < abs(CSW_VCO_best-128))
    c984:	9ac00826 	beq	r19,r11,c9a8 <LMS7002M_set_lo_freq+0x210>
    c988:	2881b517 	ldw	r2,1748(r5)
    c98c:	10bfe004 	addi	r2,r2,-128
    c990:	1000010e 	bge	r2,zero,c998 <LMS7002M_set_lo_freq+0x200>
    c994:	0085c83a 	sub	r2,zero,r2
    c998:	993fe004 	addi	r4,r19,-128
    c99c:	2000010e 	bge	r4,zero,c9a4 <LMS7002M_set_lo_freq+0x20c>
    c9a0:	0109c83a 	sub	r4,zero,r4
    c9a4:	1100020e 	bge	r2,r4,c9b0 <LMS7002M_set_lo_freq+0x218>
        {
            SEL_VCO_best = SEL_VCO_i;
            CSW_VCO_best = self->regs->reg_0x0121_csw_vco;
    c9a8:	2cc1b517 	ldw	r19,1748(r5)
    c9ac:	e02f883a 	mov	r23,fp

    //try several VCO settings to establish the best one
    int SEL_VCO_best = -1;
    int CSW_VCO_best = -1;

    for (int SEL_VCO_i = 0; SEL_VCO_i < 3; SEL_VCO_i++)
    c9b0:	e7000044 	addi	fp,fp,1
    c9b4:	4a400a04 	addi	r9,r9,40
    c9b8:	e2bfd61e 	bne	fp,r10,c914 <__alt_data_end+0xfffce114>
        {
            SEL_VCO_best = SEL_VCO_i;
            CSW_VCO_best = self->regs->reg_0x0121_csw_vco;
        }
    }
    printf("El vco es : %d \n", SEL_VCO_best);
    c9bc:	010000f4 	movhi	r4,3
    c9c0:	b80b883a 	mov	r5,r23
    c9c4:	2126d204 	addi	r4,r4,-25784
    c9c8:	00133800 	call	13380 <printf>
    //failed to tune any VCO
    if (SEL_VCO_best == -1)
    c9cc:	00bfffc4 	movi	r2,-1
    c9d0:	b880061e 	bne	r23,r2,c9ec <LMS7002M_set_lo_freq+0x254>
    {
        LMS7_log(LMS7_ERROR, "VCO select FAIL");
    c9d4:	014000f4 	movhi	r5,3
    c9d8:	29658204 	addi	r5,r5,-27128
    c9dc:	e009883a 	mov	r4,fp
    c9e0:	0009fa00 	call	9fa0 <LMS7_log>
        return -3;
    c9e4:	00bfff44 	movi	r2,-3
    c9e8:	00005006 	br	cb2c <LMS7002M_set_lo_freq+0x394>
    }
    //LMS7_logf(LMS7_DEBUG, "Choosing SEL_VCO = %d", SEL_VCO_best);

    //select the best VCO now
    self->regs->reg_0x0121_csw_vco = CSW_VCO_best;
    c9ec:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0121_sel_vco = SEL_VCO_best;
    LMS7002M_regs_spi_write(self, 0x0121);
    c9f0:	01404844 	movi	r5,289
    c9f4:	8009883a 	mov	r4,r16
        return -3;
    }
    //LMS7_logf(LMS7_DEBUG, "Choosing SEL_VCO = %d", SEL_VCO_best);

    //select the best VCO now
    self->regs->reg_0x0121_csw_vco = CSW_VCO_best;
    c9f8:	14c1b515 	stw	r19,1748(r2)
    self->regs->reg_0x0121_sel_vco = SEL_VCO_best;
    c9fc:	15c1b615 	stw	r23,1752(r2)
    LMS7002M_regs_spi_write(self, 0x0121);
    ca00:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x011c_spdup_vco = 0; //done with fast settling
    ca04:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x011c);
    ca08:	01404704 	movi	r5,284
    ca0c:	8009883a 	mov	r4,r16
    //select the best VCO now
    self->regs->reg_0x0121_csw_vco = CSW_VCO_best;
    self->regs->reg_0x0121_sel_vco = SEL_VCO_best;
    LMS7002M_regs_spi_write(self, 0x0121);

    self->regs->reg_0x011c_spdup_vco = 0; //done with fast settling
    ca10:	10019915 	stw	zero,1636(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
    ca14:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //apply the best configuration
    LMS7002M_sxx_tune_state *s = states+SEL_VCO_best;
    ca18:	01400a04 	movi	r5,40
    ca1c:	b809883a 	mov	r4,r23
    ca20:	0025ef80 	call	25ef8 <__mulsi3>
    ca24:	d9000504 	addi	r4,sp,20
    ca28:	20a7883a 	add	r19,r4,r2
    LMS7002M_sxx_apply_tune_state(self, s);
    ca2c:	980b883a 	mov	r5,r19
    ca30:	8009883a 	mov	r4,r16
    ca34:	000c6d40 	call	c6d4 <LMS7002M_sxx_apply_tune_state>

    //after a successful tune, stash the frequency
    if (direction == LMS_RX) self->sxr_freq = fout;
    ca38:	00800084 	movi	r2,2
    ca3c:	b080051e 	bne	r22,r2,ca54 <LMS7002M_set_lo_freq+0x2bc>
    ca40:	85446c15 	stw	r21,4528(r16)
    ca44:	85046d15 	stw	r20,4532(r16)
    if (direction == LMS_TX) self->sxt_freq = fout;
    if (direction == LMS_RX) self->sxr_fref = fref;
    ca48:	84847215 	stw	r18,4552(r16)
    ca4c:	84447315 	stw	r17,4556(r16)
    ca50:	00000606 	br	ca6c <LMS7002M_set_lo_freq+0x2d4>
    LMS7002M_sxx_tune_state *s = states+SEL_VCO_best;
    LMS7002M_sxx_apply_tune_state(self, s);

    //after a successful tune, stash the frequency
    if (direction == LMS_RX) self->sxr_freq = fout;
    if (direction == LMS_TX) self->sxt_freq = fout;
    ca54:	00800044 	movi	r2,1
    ca58:	b080041e 	bne	r22,r2,ca6c <LMS7002M_set_lo_freq+0x2d4>
    ca5c:	85446e15 	stw	r21,4536(r16)
    ca60:	85046f15 	stw	r20,4540(r16)
    if (direction == LMS_RX) self->sxr_fref = fref;
    if (direction == LMS_TX) self->sxt_fref = fref;
    ca64:	84847415 	stw	r18,4560(r16)
    ca68:	84447515 	stw	r17,4564(r16)

    //calculate the actual rate
    if (factual != NULL) *factual = (1 << s->EN_DIV2) * fref * ((s->Nint+4) + (s->Nfrac/((double)(1 << 20)))) / s->fdiv;
    ca6c:	d8803217 	ldw	r2,200(sp)
    ca70:	10002d26 	beq	r2,zero,cb28 <LMS7002M_set_lo_freq+0x390>
    ca74:	99000317 	ldw	r4,12(r19)
    ca78:	21000104 	addi	r4,r4,4
    ca7c:	00287d80 	call	287d8 <__floatsidf>
    ca80:	99000417 	ldw	r4,16(r19)
    ca84:	1029883a 	mov	r20,r2
    ca88:	1821883a 	mov	r16,r3
    ca8c:	00287d80 	call	287d8 <__floatsidf>
    ca90:	000d883a 	mov	r6,zero
    ca94:	01cfac34 	movhi	r7,16048
    ca98:	1009883a 	mov	r4,r2
    ca9c:	180b883a 	mov	r5,r3
    caa0:	00275f00 	call	275f0 <__muldf3>
    caa4:	800b883a 	mov	r5,r16
    caa8:	100d883a 	mov	r6,r2
    caac:	180f883a 	mov	r7,r3
    cab0:	a009883a 	mov	r4,r20
    cab4:	002611c0 	call	2611c <__adddf3>
    cab8:	1029883a 	mov	r20,r2
    cabc:	98800817 	ldw	r2,32(r19)
    cac0:	01000044 	movi	r4,1
    cac4:	1821883a 	mov	r16,r3
    cac8:	2088983a 	sll	r4,r4,r2
    cacc:	00287d80 	call	287d8 <__floatsidf>
    cad0:	880f883a 	mov	r7,r17
    cad4:	900d883a 	mov	r6,r18
    cad8:	1009883a 	mov	r4,r2
    cadc:	180b883a 	mov	r5,r3
    cae0:	00275f00 	call	275f0 <__muldf3>
    cae4:	800b883a 	mov	r5,r16
    cae8:	100d883a 	mov	r6,r2
    caec:	180f883a 	mov	r7,r3
    caf0:	a009883a 	mov	r4,r20
    caf4:	00275f00 	call	275f0 <__muldf3>
    caf8:	99000717 	ldw	r4,28(r19)
    cafc:	1023883a 	mov	r17,r2
    cb00:	1821883a 	mov	r16,r3
    cb04:	00287d80 	call	287d8 <__floatsidf>
    cb08:	8809883a 	mov	r4,r17
    cb0c:	100d883a 	mov	r6,r2
    cb10:	180f883a 	mov	r7,r3
    cb14:	800b883a 	mov	r5,r16
    cb18:	00269c80 	call	269c8 <__divdf3>
    cb1c:	d9003217 	ldw	r4,200(sp)
    cb20:	20800015 	stw	r2,0(r4)
    cb24:	20c00115 	stw	r3,4(r4)

    return 0; //OK
    cb28:	0005883a 	mov	r2,zero
}
    cb2c:	dfc02f17 	ldw	ra,188(sp)
    cb30:	df002e17 	ldw	fp,184(sp)
    cb34:	ddc02d17 	ldw	r23,180(sp)
    cb38:	dd802c17 	ldw	r22,176(sp)
    cb3c:	dd402b17 	ldw	r21,172(sp)
    cb40:	dd002a17 	ldw	r20,168(sp)
    cb44:	dcc02917 	ldw	r19,164(sp)
    cb48:	dc802817 	ldw	r18,160(sp)
    cb4c:	dc402717 	ldw	r17,156(sp)
    cb50:	dc002617 	ldw	r16,152(sp)
    cb54:	dec03004 	addi	sp,sp,192
    cb58:	f800283a 	ret

0000cb5c <LMS7002M_sxt_to_sxr>:

void LMS7002M_sxt_to_sxr(LMS7002M_t *self, const bool enable)
{
    cb5c:	defffd04 	addi	sp,sp,-12
    cb60:	dc000015 	stw	r16,0(sp)
    cb64:	2821883a 	mov	r16,r5
    LMS7002M_set_mac_dir(self, LMS_TX);
    cb68:	01400044 	movi	r5,1

    return 0; //OK
}

void LMS7002M_sxt_to_sxr(LMS7002M_t *self, const bool enable)
{
    cb6c:	dc400115 	stw	r17,4(sp)
    cb70:	dfc00215 	stw	ra,8(sp)
    cb74:	2023883a 	mov	r17,r4
    LMS7002M_set_mac_dir(self, LMS_TX);
    cb78:	0009d840 	call	9d84 <LMS7002M_set_mac_dir>
    self->regs->reg_0x011c_pd_loch_t2rbuf = enable?0:1;
    cb7c:	88846917 	ldw	r2,4516(r17)
    cb80:	8400005c 	xori	r16,r16,1
    cb84:	84003fcc 	andi	r16,r16,255
    LMS7002M_regs_spi_write(self, 0x011c);
    cb88:	01404704 	movi	r5,284
    cb8c:	8809883a 	mov	r4,r17
}

void LMS7002M_sxt_to_sxr(LMS7002M_t *self, const bool enable)
{
    LMS7002M_set_mac_dir(self, LMS_TX);
    self->regs->reg_0x011c_pd_loch_t2rbuf = enable?0:1;
    cb90:	1401a115 	stw	r16,1668(r2)
    LMS7002M_regs_spi_write(self, 0x011c);
}
    cb94:	dfc00217 	ldw	ra,8(sp)
    cb98:	dc400117 	ldw	r17,4(sp)
    cb9c:	dc000017 	ldw	r16,0(sp)
    cba0:	dec00304 	addi	sp,sp,12

void LMS7002M_sxt_to_sxr(LMS7002M_t *self, const bool enable)
{
    LMS7002M_set_mac_dir(self, LMS_TX);
    self->regs->reg_0x011c_pd_loch_t2rbuf = enable?0:1;
    LMS7002M_regs_spi_write(self, 0x011c);
    cba4:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000cba8 <LMS7002M_tbb_set_path>:

    LMS7002M_regs_spi_write(self, 0x0105);
}

void LMS7002M_tbb_set_path(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    cba8:	defffd04 	addi	sp,sp,-12
    cbac:	dc400115 	stw	r17,4(sp)
    cbb0:	dc000015 	stw	r16,0(sp)
    cbb4:	2023883a 	mov	r17,r4
    cbb8:	dfc00215 	stw	ra,8(sp)
    cbbc:	3021883a 	mov	r16,r6
    LMS7002M_set_mac_ch(self, channel);
    cbc0:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0105_pd_lpfh_tbb = 1;
    cbc4:	88846917 	ldw	r2,4516(r17)
    cbc8:	00c00044 	movi	r3,1
    cbcc:	10c14c15 	stw	r3,1328(r2)
    self->regs->reg_0x0105_pd_lpflad_tbb = 1;
    cbd0:	10c14e15 	stw	r3,1336(r2)
    self->regs->reg_0x0105_pd_lpfs5_tbb = 1;
    cbd4:	10c14f15 	stw	r3,1340(r2)
    self->regs->reg_0x010a_bypladder_tbb = 1;
    cbd8:	10c15d15 	stw	r3,1396(r2)

    switch (path)
    cbdc:	00c01204 	movi	r3,72
    cbe0:	80c00f26 	beq	r16,r3,cc20 <LMS7002M_tbb_set_path+0x78>
    cbe4:	1c000516 	blt	r3,r16,cbfc <LMS7002M_tbb_set_path+0x54>
    cbe8:	00c01044 	movi	r3,65
    cbec:	80c00d1e 	bne	r16,r3,cc24 <LMS7002M_tbb_set_path+0x7c>
    case LMS7002M_TBB_S5:
        self->regs->reg_0x0105_pd_lpfs5_tbb = 0;
        break;

    case LMS7002M_TBB_LAD:
        self->regs->reg_0x010a_bypladder_tbb = 0;
    cbf0:	10015d15 	stw	zero,1396(r2)
        self->regs->reg_0x0105_pd_lpflad_tbb = 0;
    cbf4:	10014e15 	stw	zero,1336(r2)
        break;
    cbf8:	00000a06 	br	cc24 <LMS7002M_tbb_set_path+0x7c>
    self->regs->reg_0x0105_pd_lpfh_tbb = 1;
    self->regs->reg_0x0105_pd_lpflad_tbb = 1;
    self->regs->reg_0x0105_pd_lpfs5_tbb = 1;
    self->regs->reg_0x010a_bypladder_tbb = 1;

    switch (path)
    cbfc:	00c01304 	movi	r3,76
    cc00:	80c00326 	beq	r16,r3,cc10 <LMS7002M_tbb_set_path+0x68>
    cc04:	00c014c4 	movi	r3,83
    cc08:	80c00326 	beq	r16,r3,cc18 <LMS7002M_tbb_set_path+0x70>
    cc0c:	00000506 	br	cc24 <LMS7002M_tbb_set_path+0x7c>
        self->regs->reg_0x010a_bypladder_tbb = 0;
        self->regs->reg_0x0105_pd_lpflad_tbb = 0;
        break;

    case LMS7002M_TBB_LBF:
        self->regs->reg_0x010a_bypladder_tbb = 0;
    cc10:	10015d15 	stw	zero,1396(r2)
        self->regs->reg_0x0105_pd_lpflad_tbb = 0;
    cc14:	10014e15 	stw	zero,1336(r2)
        self->regs->reg_0x0105_pd_lpfs5_tbb = 0;
    cc18:	10014f15 	stw	zero,1340(r2)
        break;
    cc1c:	00000106 	br	cc24 <LMS7002M_tbb_set_path+0x7c>

    case LMS7002M_TBB_HBF:
        self->regs->reg_0x0105_pd_lpfh_tbb = 0;
    cc20:	10014c15 	stw	zero,1328(r2)
        break;
    }

    LMS7002M_regs_spi_write(self, 0x0105);
    cc24:	8809883a 	mov	r4,r17
    cc28:	01404144 	movi	r5,261
    cc2c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010A);
    cc30:	01404284 	movi	r5,266
    cc34:	8809883a 	mov	r4,r17
}
    cc38:	dfc00217 	ldw	ra,8(sp)
    cc3c:	dc400117 	ldw	r17,4(sp)
    cc40:	dc000017 	ldw	r16,0(sp)
    cc44:	dec00304 	addi	sp,sp,12
        self->regs->reg_0x0105_pd_lpfh_tbb = 0;
        break;
    }

    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x010A);
    cc48:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000cc4c <LMS7002M_tbb_set_test_in>:
}

void LMS7002M_tbb_set_test_in(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    cc4c:	defffd04 	addi	sp,sp,-12
    cc50:	dc400115 	stw	r17,4(sp)
    cc54:	dc000015 	stw	r16,0(sp)
    cc58:	3023883a 	mov	r17,r6
    cc5c:	2021883a 	mov	r16,r4
    cc60:	dfc00215 	stw	ra,8(sp)
    LMS7002M_set_mac_ch(self, channel);
    cc64:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x010a_tstin_tbb = path;
    cc68:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x010a);
    cc6c:	01404284 	movi	r5,266
    cc70:	8009883a 	mov	r4,r16
}

void LMS7002M_tbb_set_test_in(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x010a_tstin_tbb = path;
    cc74:	14415c15 	stw	r17,1392(r2)
    LMS7002M_regs_spi_write(self, 0x010a);
}
    cc78:	dfc00217 	ldw	ra,8(sp)
    cc7c:	dc400117 	ldw	r17,4(sp)
    cc80:	dc000017 	ldw	r16,0(sp)
    cc84:	dec00304 	addi	sp,sp,12

void LMS7002M_tbb_set_test_in(LMS7002M_t *self, const LMS7002M_chan_t channel, const int path)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x010a_tstin_tbb = path;
    LMS7002M_regs_spi_write(self, 0x010a);
    cc88:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000cc8c <LMS7002M_tbb_enable_loopback>:
}

void LMS7002M_tbb_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const int mode, const bool swap)
{
    cc8c:	defffc04 	addi	sp,sp,-16
    cc90:	dc800215 	stw	r18,8(sp)
    cc94:	dc400115 	stw	r17,4(sp)
    cc98:	2025883a 	mov	r18,r4
    cc9c:	dc000015 	stw	r16,0(sp)
    cca0:	3023883a 	mov	r17,r6
    cca4:	3821883a 	mov	r16,r7
    cca8:	dfc00315 	stw	ra,12(sp)
    LMS7002M_set_mac_ch(self, channel);
    ccac:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0105_loopb_tbb = mode;
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;
    ccb0:	81c03fcc 	andi	r7,r16,255
    ccb4:	380ec03a 	cmpne	r7,r7,zero
    ccb8:	380e90ba 	slli	r7,r7,2

void LMS7002M_tbb_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const int mode, const bool swap)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0105_loopb_tbb = mode;
    ccbc:	90846917 	ldw	r2,4516(r18)
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;

    LMS7002M_regs_spi_write(self, 0x0105);
    ccc0:	01404144 	movi	r5,261
void LMS7002M_tbb_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const int mode, const bool swap)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0105_loopb_tbb = mode;
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;
    ccc4:	3c4eb03a 	or	r7,r7,r17

    LMS7002M_regs_spi_write(self, 0x0105);
    ccc8:	9009883a 	mov	r4,r18
void LMS7002M_tbb_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const int mode, const bool swap)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0105_loopb_tbb = mode;
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;
    cccc:	11c14b15 	stw	r7,1324(r2)

    LMS7002M_regs_spi_write(self, 0x0105);
}
    ccd0:	dfc00317 	ldw	ra,12(sp)
    ccd4:	dc800217 	ldw	r18,8(sp)
    ccd8:	dc400117 	ldw	r17,4(sp)
    ccdc:	dc000017 	ldw	r16,0(sp)
    cce0:	dec00404 	addi	sp,sp,16
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0105_loopb_tbb = mode;
    self->regs->reg_0x0105_loopb_tbb |= swap?(1 << 2):0;

    LMS7002M_regs_spi_write(self, 0x0105);
    cce4:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000cce8 <LMS7002M_tbb_enable>:
#include <stdlib.h>
#include "LMS7002M_impl.h"
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_tbb_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    cce8:	defffc04 	addi	sp,sp,-16
    ccec:	dfc00315 	stw	ra,12(sp)
    ccf0:	dc800215 	stw	r18,8(sp)
    ccf4:	dc400115 	stw	r17,4(sp)
    ccf8:	2825883a 	mov	r18,r5
    ccfc:	3023883a 	mov	r17,r6
    cd00:	dc000015 	stw	r16,0(sp)
    cd04:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    cd08:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0124_en_dir_tbb = 1;
    cd0c:	80846917 	ldw	r2,4516(r16)
    cd10:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    cd14:	8009883a 	mov	r4,r16
#include <LMS7002M/LMS7002M_logger.h>

void LMS7002M_tbb_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_tbb = 1;
    cd18:	10c1c515 	stw	r3,1812(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    cd1c:	01404904 	movi	r5,292
    cd20:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0105_en_g_tbb = enable?1:0;
    cd24:	80846917 	ldw	r2,4516(r16)
    cd28:	8c403fcc 	andi	r17,r17,255
    LMS7002M_tbb_set_test_in(self, channel, LMS7002M_TBB_TSTIN_OFF);
    cd2c:	900b883a 	mov	r5,r18
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_tbb = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x0105_en_g_tbb = enable?1:0;
    cd30:	14415015 	stw	r17,1344(r2)
    LMS7002M_tbb_set_test_in(self, channel, LMS7002M_TBB_TSTIN_OFF);
    cd34:	8009883a 	mov	r4,r16
    cd38:	000d883a 	mov	r6,zero
    cd3c:	000cc4c0 	call	cc4c <LMS7002M_tbb_set_test_in>
    LMS7002M_tbb_enable_loopback(self, channel, LMS7002M_TBB_LB_DISCONNECTED, false);
    cd40:	900b883a 	mov	r5,r18
    cd44:	8009883a 	mov	r4,r16
    cd48:	000f883a 	mov	r7,zero
    cd4c:	000d883a 	mov	r6,zero
    cd50:	000cc8c0 	call	cc8c <LMS7002M_tbb_enable_loopback>

    LMS7002M_regs_spi_write(self, 0x0105);
    cd54:	01404144 	movi	r5,261
    cd58:	8009883a 	mov	r4,r16
}
    cd5c:	dfc00317 	ldw	ra,12(sp)
    cd60:	dc800217 	ldw	r18,8(sp)
    cd64:	dc400117 	ldw	r17,4(sp)
    cd68:	dc000017 	ldw	r16,0(sp)
    cd6c:	dec00404 	addi	sp,sp,16

    self->regs->reg_0x0105_en_g_tbb = enable?1:0;
    LMS7002M_tbb_set_test_in(self, channel, LMS7002M_TBB_TSTIN_OFF);
    LMS7002M_tbb_enable_loopback(self, channel, LMS7002M_TBB_LB_DISCONNECTED, false);

    LMS7002M_regs_spi_write(self, 0x0105);
    cd70:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000cd74 <LMS7_time_tps>:
#include <unistd.h>

long long LMS7_time_tps(void)
{
    return 1000000;
}
    cd74:	008003f4 	movhi	r2,15
    cd78:	10909004 	addi	r2,r2,16960
    cd7c:	0007883a 	mov	r3,zero
    cd80:	f800283a 	ret

0000cd84 <LMS7_time_now>:

long long LMS7_time_now(void)
{
    cd84:	defffd04 	addi	sp,sp,-12
    struct timeval now_tv;
    gettimeofday(&now_tv, NULL);
    cd88:	d809883a 	mov	r4,sp
    cd8c:	000b883a 	mov	r5,zero
{
    return 1000000;
}

long long LMS7_time_now(void)
{
    cd90:	dfc00215 	stw	ra,8(sp)
    struct timeval now_tv;
    gettimeofday(&now_tv, NULL);
    cd94:	0028bc80 	call	28bc8 <gettimeofday>
    return (LMS7_time_tps()*now_tv.tv_sec) + now_tv.tv_usec;
    cd98:	d9000017 	ldw	r4,0(sp)
    cd9c:	018003f4 	movhi	r6,15
    cda0:	31909004 	addi	r6,r6,16960
    cda4:	200bd7fa 	srai	r5,r4,31
    cda8:	000f883a 	mov	r7,zero
    cdac:	00249ac0 	call	249ac <__muldi3>
    cdb0:	d9000117 	ldw	r4,4(sp)
    cdb4:	200dd7fa 	srai	r6,r4,31
    cdb8:	1109883a 	add	r4,r2,r4
    cdbc:	208b803a 	cmpltu	r5,r4,r2
    cdc0:	1987883a 	add	r3,r3,r6
}
    cdc4:	2005883a 	mov	r2,r4
    cdc8:	28c7883a 	add	r3,r5,r3
    cdcc:	dfc00217 	ldw	ra,8(sp)
    cdd0:	dec00304 	addi	sp,sp,12
    cdd4:	f800283a 	ret

0000cdd8 <LMS7_sleep_until>:
{
    LMS7_sleep_until(LMS7_time_now() + ticks);
}

void LMS7_sleep_until(const long long ticks)
{
    cdd8:	defffd04 	addi	sp,sp,-12
    cddc:	dc400115 	stw	r17,4(sp)
    cde0:	dc000015 	stw	r16,0(sp)
    cde4:	dfc00215 	stw	ra,8(sp)
    cde8:	2021883a 	mov	r16,r4
    cdec:	2823883a 	mov	r17,r5
    //we must loop in case of spurious wake-ups
    while (true)
    {
        const long long left = ticks - LMS7_time_now();
    cdf0:	000cd840 	call	cd84 <LMS7_time_now>
        if (left < 0) break; //time expired -> done here
    cdf4:	8085c83a 	sub	r2,r16,r2
    cdf8:	8085803a 	cmpltu	r2,r16,r2
    cdfc:	88c7c83a 	sub	r3,r17,r3
    ce00:	1887c83a 	sub	r3,r3,r2
    ce04:	183ffa0e 	bge	r3,zero,cdf0 <__alt_data_end+0xfffce5f0>
        //struct timeval tv;
        //tv.tv_sec = left/LMS7_time_tps();
        //tv.tv_usec = left%LMS7_time_tps();
        //select(1, NULL, NULL, NULL, &tv);
    }
}
    ce08:	dfc00217 	ldw	ra,8(sp)
    ce0c:	dc400117 	ldw	r17,4(sp)
    ce10:	dc000017 	ldw	r16,0(sp)
    ce14:	dec00304 	addi	sp,sp,12
    ce18:	f800283a 	ret

0000ce1c <LMS7_sleep_for>:
    gettimeofday(&now_tv, NULL);
    return (LMS7_time_tps()*now_tv.tv_sec) + now_tv.tv_usec;
}

void LMS7_sleep_for(const long long ticks)
{
    ce1c:	defffd04 	addi	sp,sp,-12
    ce20:	dc400115 	stw	r17,4(sp)
    ce24:	dc000015 	stw	r16,0(sp)
    ce28:	2823883a 	mov	r17,r5
    ce2c:	2021883a 	mov	r16,r4
    ce30:	dfc00215 	stw	ra,8(sp)
    LMS7_sleep_until(LMS7_time_now() + ticks);
    ce34:	000cd840 	call	cd84 <LMS7_time_now>
    ce38:	1409883a 	add	r4,r2,r16
    ce3c:	2085803a 	cmpltu	r2,r4,r2
    ce40:	1c4b883a 	add	r5,r3,r17
    ce44:	114b883a 	add	r5,r2,r5
}
    ce48:	dfc00217 	ldw	ra,8(sp)
    ce4c:	dc400117 	ldw	r17,4(sp)
    ce50:	dc000017 	ldw	r16,0(sp)
    ce54:	dec00304 	addi	sp,sp,12
    return (LMS7_time_tps()*now_tv.tv_sec) + now_tv.tv_usec;
}

void LMS7_sleep_for(const long long ticks)
{
    LMS7_sleep_until(LMS7_time_now() + ticks);
    ce58:	000cdd81 	jmpi	cdd8 <LMS7_sleep_until>

0000ce5c <LMS7002M_trf_enable>:
#include <stdlib.h>
#include <math.h> //exp
#include "LMS7002M_impl.h"

void LMS7002M_trf_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    ce5c:	defffb04 	addi	sp,sp,-20
    ce60:	dfc00415 	stw	ra,16(sp)
    ce64:	dcc00315 	stw	r19,12(sp)
    ce68:	dc800215 	stw	r18,8(sp)
    ce6c:	dc400115 	stw	r17,4(sp)
    ce70:	dc000015 	stw	r16,0(sp)
    ce74:	3023883a 	mov	r17,r6
    ce78:	2021883a 	mov	r16,r4
    ce7c:	2827883a 	mov	r19,r5
    LMS7002M_set_mac_ch(self, channel);
    ce80:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0124_en_dir_trf = 1;
    ce84:	80846917 	ldw	r2,4516(r16)
    ce88:	00c00044 	movi	r3,1
    LMS7002M_regs_spi_write(self, 0x0124);
    ce8c:	01404904 	movi	r5,292
#include "LMS7002M_impl.h"

void LMS7002M_trf_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_trf = 1;
    ce90:	10c1c615 	stw	r3,1816(r2)
    LMS7002M_regs_spi_write(self, 0x0124);
    ce94:	8009883a 	mov	r4,r16
    ce98:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0100_en_g_trf = enable?1:0;
    ce9c:	80846917 	ldw	r2,4516(r16)
    cea0:	8c803fcc 	andi	r18,r17,255
    self->regs->reg_0x0100_pd_tlobuf_trf = enable?0:1;
    cea4:	8c40005c 	xori	r17,r17,1
    cea8:	8c403fcc 	andi	r17,r17,255
    self->regs->reg_0x0100_pd_txpad_trf = enable?0:1;
    LMS7002M_regs_spi_write(self, 0x0100);
    ceac:	01404004 	movi	r5,256
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0124_en_dir_trf = 1;
    LMS7002M_regs_spi_write(self, 0x0124);

    self->regs->reg_0x0100_en_g_trf = enable?1:0;
    ceb0:	14813a15 	stw	r18,1256(r2)
    self->regs->reg_0x0100_pd_tlobuf_trf = enable?0:1;
    ceb4:	14413815 	stw	r17,1248(r2)
    self->regs->reg_0x0100_pd_txpad_trf = enable?0:1;
    ceb8:	14413915 	stw	r17,1252(r2)
    LMS7002M_regs_spi_write(self, 0x0100);
    cebc:	8009883a 	mov	r4,r16
    cec0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    cec4:	01401044 	movi	r5,65
    cec8:	99400d26 	beq	r19,r5,cf00 <LMS7002M_trf_enable+0xa4>
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
    cecc:	8009883a 	mov	r4,r16
    ced0:	00098080 	call	9808 <LMS7002M_set_mac_ch>
        self->regs->reg_0x0100_en_nexttx_trf = enable?1:0;
    ced4:	80846917 	ldw	r2,4516(r16)
        LMS7002M_regs_spi_write(self, 0x0100);
    ced8:	01404004 	movi	r5,256
    cedc:	8009883a 	mov	r4,r16

    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
        self->regs->reg_0x0100_en_nexttx_trf = enable?1:0;
    cee0:	14813415 	stw	r18,1232(r2)
        LMS7002M_regs_spi_write(self, 0x0100);
    }
}
    cee4:	dfc00417 	ldw	ra,16(sp)
    cee8:	dcc00317 	ldw	r19,12(sp)
    ceec:	dc800217 	ldw	r18,8(sp)
    cef0:	dc400117 	ldw	r17,4(sp)
    cef4:	dc000017 	ldw	r16,0(sp)
    cef8:	dec00504 	addi	sp,sp,20
    //the chB LO enable register is a chA register
    if (channel != LMS_CHA)
    {
        LMS7002M_set_mac_ch(self, LMS_CHA);
        self->regs->reg_0x0100_en_nexttx_trf = enable?1:0;
        LMS7002M_regs_spi_write(self, 0x0100);
    cefc:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>
    }
}
    cf00:	dfc00417 	ldw	ra,16(sp)
    cf04:	dcc00317 	ldw	r19,12(sp)
    cf08:	dc800217 	ldw	r18,8(sp)
    cf0c:	dc400117 	ldw	r17,4(sp)
    cf10:	dc000017 	ldw	r16,0(sp)
    cf14:	dec00504 	addi	sp,sp,20
    cf18:	f800283a 	ret

0000cf1c <LMS7002M_trf_select_band>:

void LMS7002M_trf_select_band(LMS7002M_t *self, const LMS7002M_chan_t channel, const int band)
{
    cf1c:	defffd04 	addi	sp,sp,-12
    cf20:	dc400115 	stw	r17,4(sp)
    cf24:	dc000015 	stw	r16,0(sp)
    cf28:	2023883a 	mov	r17,r4
    cf2c:	3021883a 	mov	r16,r6
    cf30:	dfc00215 	stw	ra,8(sp)
    LMS7002M_set_mac_ch(self, channel);
    cf34:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0103_sel_band1_trf = (band == 1)?1:0;
    cf38:	88846917 	ldw	r2,4516(r17)
    cf3c:	80c00060 	cmpeqi	r3,r16,1
    self->regs->reg_0x0103_sel_band2_trf = (band == 2)?1:0;
    LMS7002M_regs_spi_write(self, 0x0103);
    cf40:	014040c4 	movi	r5,259

void LMS7002M_trf_select_band(LMS7002M_t *self, const LMS7002M_chan_t channel, const int band)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0103_sel_band1_trf = (band == 1)?1:0;
    self->regs->reg_0x0103_sel_band2_trf = (band == 2)?1:0;
    cf44:	840000a0 	cmpeqi	r16,r16,2
    LMS7002M_regs_spi_write(self, 0x0103);
    cf48:	8809883a 	mov	r4,r17
}

void LMS7002M_trf_select_band(LMS7002M_t *self, const LMS7002M_chan_t channel, const int band)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0103_sel_band1_trf = (band == 1)?1:0;
    cf4c:	10c14415 	stw	r3,1296(r2)
    self->regs->reg_0x0103_sel_band2_trf = (band == 2)?1:0;
    cf50:	14014515 	stw	r16,1300(r2)
    LMS7002M_regs_spi_write(self, 0x0103);
}
    cf54:	dfc00217 	ldw	ra,8(sp)
    cf58:	dc400117 	ldw	r17,4(sp)
    cf5c:	dc000017 	ldw	r16,0(sp)
    cf60:	dec00304 	addi	sp,sp,12
void LMS7002M_trf_select_band(LMS7002M_t *self, const LMS7002M_chan_t channel, const int band)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0103_sel_band1_trf = (band == 1)?1:0;
    self->regs->reg_0x0103_sel_band2_trf = (band == 2)?1:0;
    LMS7002M_regs_spi_write(self, 0x0103);
    cf64:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000cf68 <LMS7002M_trf_enable_loopback>:
}

void LMS7002M_trf_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    cf68:	defffd04 	addi	sp,sp,-12
    cf6c:	dc400115 	stw	r17,4(sp)
    cf70:	dc000015 	stw	r16,0(sp)
    cf74:	2023883a 	mov	r17,r4
    cf78:	3021883a 	mov	r16,r6
    cf7c:	dfc00215 	stw	ra,8(sp)
    LMS7002M_set_mac_ch(self, channel);
    cf80:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0101_en_loopb_txpad_trf = enable?1:0;
    cf84:	88846917 	ldw	r2,4516(r17)
    cf88:	84003fcc 	andi	r16,r16,255
    LMS7002M_regs_spi_write(self, 0x0101);
    cf8c:	01404044 	movi	r5,257
    cf90:	8809883a 	mov	r4,r17
}

void LMS7002M_trf_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0101_en_loopb_txpad_trf = enable?1:0;
    cf94:	14013f15 	stw	r16,1276(r2)
    LMS7002M_regs_spi_write(self, 0x0101);
}
    cf98:	dfc00217 	ldw	ra,8(sp)
    cf9c:	dc400117 	ldw	r17,4(sp)
    cfa0:	dc000017 	ldw	r16,0(sp)
    cfa4:	dec00304 	addi	sp,sp,12

void LMS7002M_trf_enable_loopback(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0101_en_loopb_txpad_trf = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0101);
    cfa8:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000cfac <LMS7002M_trf_set_pad>:
}

double LMS7002M_trf_set_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    cfac:	defffb04 	addi	sp,sp,-20
    cfb0:	dcc00315 	stw	r19,12(sp)
    cfb4:	dc800215 	stw	r18,8(sp)
    cfb8:	2827883a 	mov	r19,r5
    cfbc:	2025883a 	mov	r18,r4
    const double pmax = 0;
    double loss = pmax-gain;
    cfc0:	000b883a 	mov	r5,zero
    cfc4:	0009883a 	mov	r4,zero
    self->regs->reg_0x0101_en_loopb_txpad_trf = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0101);
}

double LMS7002M_trf_set_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    cfc8:	dc400115 	stw	r17,4(sp)
    cfcc:	dc000015 	stw	r16,0(sp)
    cfd0:	dfc00415 	stw	ra,16(sp)
    const double pmax = 0;
    double loss = pmax-gain;
    cfd4:	0027e5c0 	call	27e5c <__subdf3>

    //different scaling realm
    if (loss > 10) loss = (loss+10)/2;
    cfd8:	000d883a 	mov	r6,zero
    cfdc:	01d00934 	movhi	r7,16420
    cfe0:	1009883a 	mov	r4,r2
    cfe4:	180b883a 	mov	r5,r3
}

double LMS7002M_trf_set_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    const double pmax = 0;
    double loss = pmax-gain;
    cfe8:	1023883a 	mov	r17,r2
    cfec:	1821883a 	mov	r16,r3

    //different scaling realm
    if (loss > 10) loss = (loss+10)/2;
    cff0:	00274200 	call	27420 <__gedf2>
    cff4:	00800c0e 	bge	zero,r2,d028 <LMS7002M_trf_set_pad+0x7c>
    cff8:	8809883a 	mov	r4,r17
    cffc:	800b883a 	mov	r5,r16
    d000:	000d883a 	mov	r6,zero
    d004:	01d00934 	movhi	r7,16420
    d008:	002611c0 	call	2611c <__adddf3>
    d00c:	000d883a 	mov	r6,zero
    d010:	01cff834 	movhi	r7,16352
    d014:	1009883a 	mov	r4,r2
    d018:	180b883a 	mov	r5,r3
    d01c:	00275f00 	call	275f0 <__muldf3>
    d020:	1023883a 	mov	r17,r2
    d024:	1821883a 	mov	r16,r3

    //clip
    if (loss > 31) loss = 31;
    d028:	000d883a 	mov	r6,zero
    d02c:	01d00ff4 	movhi	r7,16447
    d030:	8809883a 	mov	r4,r17
    d034:	800b883a 	mov	r5,r16
    d038:	00274200 	call	27420 <__gedf2>
    d03c:	00800916 	blt	zero,r2,d064 <LMS7002M_trf_set_pad+0xb8>
    if (loss < 0) loss = 0;
    d040:	000d883a 	mov	r6,zero
    d044:	000f883a 	mov	r7,zero
    d048:	8809883a 	mov	r4,r17
    d04c:	800b883a 	mov	r5,r16
    d050:	00274fc0 	call	274fc <__ledf2>
    d054:	1000050e 	bge	r2,zero,d06c <LMS7002M_trf_set_pad+0xc0>
    d058:	0023883a 	mov	r17,zero
    d05c:	0021883a 	mov	r16,zero
    d060:	00000206 	br	d06c <LMS7002M_trf_set_pad+0xc0>

    //different scaling realm
    if (loss > 10) loss = (loss+10)/2;

    //clip
    if (loss > 31) loss = 31;
    d064:	0023883a 	mov	r17,zero
    d068:	04100ff4 	movhi	r16,16447
    if (loss < 0) loss = 0;

    //integer round
    int loss_int = (int)(loss + 0.5);
    d06c:	000d883a 	mov	r6,zero
    d070:	01cff834 	movhi	r7,16352
    d074:	800b883a 	mov	r5,r16
    d078:	8809883a 	mov	r4,r17
    d07c:	002611c0 	call	2611c <__adddf3>
    d080:	180b883a 	mov	r5,r3
    d084:	1009883a 	mov	r4,r2
    d088:	00287580 	call	28758 <__fixdfsi>

    LMS7002M_set_mac_ch(self, channel);
    d08c:	980b883a 	mov	r5,r19
    d090:	9009883a 	mov	r4,r18
    //clip
    if (loss > 31) loss = 31;
    if (loss < 0) loss = 0;

    //integer round
    int loss_int = (int)(loss + 0.5);
    d094:	1021883a 	mov	r16,r2

    LMS7002M_set_mac_ch(self, channel);
    d098:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0101_loss_lin_txpad_trf = loss_int;
    d09c:	90846917 	ldw	r2,4516(r18)
    self->regs->reg_0x0101_loss_main_txpad_trf = loss_int;
    LMS7002M_regs_spi_write(self, 0x0101);
    d0a0:	01404044 	movi	r5,257
    d0a4:	9009883a 	mov	r4,r18

    //integer round
    int loss_int = (int)(loss + 0.5);

    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0101_loss_lin_txpad_trf = loss_int;
    d0a8:	14013d15 	stw	r16,1268(r2)
    self->regs->reg_0x0101_loss_main_txpad_trf = loss_int;
    d0ac:	14013e15 	stw	r16,1272(r2)
    LMS7002M_regs_spi_write(self, 0x0101);
    d0b0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    if (loss_int > 10) return pmax-10-2*(loss_int-10);
    d0b4:	00800284 	movi	r2,10
    d0b8:	1400080e 	bge	r2,r16,d0dc <LMS7002M_trf_set_pad+0x130>
    d0bc:	813ffd84 	addi	r4,r16,-10
    d0c0:	2109883a 	add	r4,r4,r4
    d0c4:	00287d80 	call	287d8 <__floatsidf>
    d0c8:	100d883a 	mov	r6,r2
    d0cc:	180f883a 	mov	r7,r3
    d0d0:	0009883a 	mov	r4,zero
    d0d4:	01700934 	movhi	r5,49188
    d0d8:	00000606 	br	d0f4 <LMS7002M_trf_set_pad+0x148>
    return pmax-loss_int;
    d0dc:	8009883a 	mov	r4,r16
    d0e0:	00287d80 	call	287d8 <__floatsidf>
    d0e4:	100d883a 	mov	r6,r2
    d0e8:	180f883a 	mov	r7,r3
    d0ec:	0009883a 	mov	r4,zero
    d0f0:	000b883a 	mov	r5,zero
    d0f4:	0027e5c0 	call	27e5c <__subdf3>
}
    d0f8:	dfc00417 	ldw	ra,16(sp)
    d0fc:	dcc00317 	ldw	r19,12(sp)
    d100:	dc800217 	ldw	r18,8(sp)
    d104:	dc400117 	ldw	r17,4(sp)
    d108:	dc000017 	ldw	r16,0(sp)
    d10c:	dec00504 	addi	sp,sp,20
    d110:	f800283a 	ret

0000d114 <LMS7002M_trf_set_loopback_pad>:

double LMS7002M_trf_set_loopback_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    d114:	defffa04 	addi	sp,sp,-24
    d118:	dc400115 	stw	r17,4(sp)
    d11c:	dc000015 	stw	r16,0(sp)
    d120:	3023883a 	mov	r17,r6
    d124:	3821883a 	mov	r16,r7
    //there are 4 discrete gain values, use the midpoints
    double actual = 0.0;
    int val = 0;
    if      (gain >= (-1.4-0)/2)   val = 0, actual = 0.0;
    d128:	019999b4 	movhi	r6,26214
    d12c:	01eff9b4 	movhi	r7,49126
    if (loss_int > 10) return pmax-10-2*(loss_int-10);
    return pmax-loss_int;
}

double LMS7002M_trf_set_loopback_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    d130:	dd000415 	stw	r20,16(sp)
    d134:	dcc00315 	stw	r19,12(sp)
    d138:	2829883a 	mov	r20,r5
    d13c:	2027883a 	mov	r19,r4
    //there are 4 discrete gain values, use the midpoints
    double actual = 0.0;
    int val = 0;
    if      (gain >= (-1.4-0)/2)   val = 0, actual = 0.0;
    d140:	31999984 	addi	r6,r6,26214
    d144:	39d99984 	addi	r7,r7,26214
    d148:	8809883a 	mov	r4,r17
    d14c:	800b883a 	mov	r5,r16
    if (loss_int > 10) return pmax-10-2*(loss_int-10);
    return pmax-loss_int;
}

double LMS7002M_trf_set_loopback_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    d150:	dfc00515 	stw	ra,20(sp)
    d154:	dc800215 	stw	r18,8(sp)
    //there are 4 discrete gain values, use the midpoints
    double actual = 0.0;
    int val = 0;
    if      (gain >= (-1.4-0)/2)   val = 0, actual = 0.0;
    d158:	00274200 	call	27420 <__gedf2>
    d15c:	1000160e 	bge	r2,zero,d1b8 <LMS7002M_trf_set_loopback_pad+0xa4>
    else if (gain >= (-1.4-3.3)/2) val = 1, actual = -1.4;
    d160:	01b33374 	movhi	r6,52429
    d164:	01f000f4 	movhi	r7,49155
    d168:	31b33304 	addi	r6,r6,-13108
    d16c:	39f33304 	addi	r7,r7,-13108
    d170:	8809883a 	mov	r4,r17
    d174:	800b883a 	mov	r5,r16
    d178:	00274200 	call	27420 <__gedf2>
    d17c:	1000120e 	bge	r2,zero,d1c8 <LMS7002M_trf_set_loopback_pad+0xb4>
    else if (gain >= (-3.3-4.3)/2) val = 2, actual = -3.3;
    d180:	019999b4 	movhi	r6,26214
    d184:	01f003b4 	movhi	r7,49166
    d188:	31999984 	addi	r6,r6,26214
    d18c:	39d99984 	addi	r7,r7,26214
    d190:	8809883a 	mov	r4,r17
    d194:	800b883a 	mov	r5,r16
    d198:	00274200 	call	27420 <__gedf2>
    d19c:	10000f0e 	bge	r2,zero,d1dc <LMS7002M_trf_set_loopback_pad+0xc8>
    else                           val = 3, actual = -4.3;
    d1a0:	044cccf4 	movhi	r17,13107
    d1a4:	04300474 	movhi	r16,49169
    d1a8:	048000c4 	movi	r18,3
    d1ac:	8c4cccc4 	addi	r17,r17,13107
    d1b0:	840cccc4 	addi	r16,r16,13107
    d1b4:	00000e06 	br	d1f0 <LMS7002M_trf_set_loopback_pad+0xdc>
double LMS7002M_trf_set_loopback_pad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double gain)
{
    //there are 4 discrete gain values, use the midpoints
    double actual = 0.0;
    int val = 0;
    if      (gain >= (-1.4-0)/2)   val = 0, actual = 0.0;
    d1b8:	0025883a 	mov	r18,zero
    d1bc:	0023883a 	mov	r17,zero
    d1c0:	0021883a 	mov	r16,zero
    d1c4:	00000a06 	br	d1f0 <LMS7002M_trf_set_loopback_pad+0xdc>
    else if (gain >= (-1.4-3.3)/2) val = 1, actual = -1.4;
    d1c8:	045999b4 	movhi	r17,26214
    d1cc:	04800044 	movi	r18,1
    d1d0:	8c599984 	addi	r17,r17,26214
    d1d4:	042ffdb4 	movhi	r16,49142
    d1d8:	00000406 	br	d1ec <LMS7002M_trf_set_loopback_pad+0xd8>
    else if (gain >= (-3.3-4.3)/2) val = 2, actual = -3.3;
    d1dc:	045999b4 	movhi	r17,26214
    d1e0:	04800084 	movi	r18,2
    d1e4:	8c599984 	addi	r17,r17,26214
    d1e8:	043002b4 	movhi	r16,49162
    d1ec:	84199984 	addi	r16,r16,26214
    else                           val = 3, actual = -4.3;

    LMS7002M_set_mac_ch(self, channel);
    d1f0:	a00b883a 	mov	r5,r20
    d1f4:	9809883a 	mov	r4,r19
    d1f8:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0101_l_loopb_txpad_trf = val;
    d1fc:	98846917 	ldw	r2,4516(r19)
    LMS7002M_regs_spi_write(self, 0x0101);
    d200:	01404044 	movi	r5,257
    d204:	9809883a 	mov	r4,r19
    else if (gain >= (-1.4-3.3)/2) val = 1, actual = -1.4;
    else if (gain >= (-3.3-4.3)/2) val = 2, actual = -3.3;
    else                           val = 3, actual = -4.3;

    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0101_l_loopb_txpad_trf = val;
    d208:	14813c15 	stw	r18,1264(r2)
    LMS7002M_regs_spi_write(self, 0x0101);
    d20c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    return actual;
}
    d210:	8805883a 	mov	r2,r17
    d214:	8007883a 	mov	r3,r16
    d218:	dfc00517 	ldw	ra,20(sp)
    d21c:	dd000417 	ldw	r20,16(sp)
    d220:	dcc00317 	ldw	r19,12(sp)
    d224:	dc800217 	ldw	r18,8(sp)
    d228:	dc400117 	ldw	r17,4(sp)
    d22c:	dc000017 	ldw	r16,0(sp)
    d230:	dec00604 	addi	sp,sp,24
    d234:	f800283a 	ret

0000d238 <setup_tx_cal_tone>:

/***********************************************************************
 * Re-tune the CORDICs based on the bandwidth
 **********************************************************************/
static void setup_tx_cal_tone(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    d238:	defffb04 	addi	sp,sp,-20
    d23c:	dfc00415 	stw	ra,16(sp)
    d240:	dcc00315 	stw	r19,12(sp)
    d244:	dc800215 	stw	r18,8(sp)
    d248:	3027883a 	mov	r19,r6
    d24c:	3825883a 	mov	r18,r7
    d250:	dc400115 	stw	r17,4(sp)
    d254:	dc000015 	stw	r16,0(sp)
    d258:	2823883a 	mov	r17,r5
    d25c:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    d260:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    const double txtsp_rate = self->cgen_freq;
    const double tx_nco_freq = bw;
    LMS7002M_txtsp_set_freq(self, channel, tx_nco_freq/txtsp_rate);
    d264:	81846a17 	ldw	r6,4520(r16)
    d268:	81c46b17 	ldw	r7,4524(r16)
    d26c:	9809883a 	mov	r4,r19
    d270:	900b883a 	mov	r5,r18
    d274:	00269c80 	call	269c8 <__divdf3>
    d278:	100d883a 	mov	r6,r2
    d27c:	180f883a 	mov	r7,r3
    d280:	880b883a 	mov	r5,r17
    d284:	8009883a 	mov	r4,r16
    d288:	000e2600 	call	e260 <LMS7002M_txtsp_set_freq>

    const double rxtsp_rate = self->cgen_freq/4;
    const double rx_nco_freq = tx_nco_freq-1e6;
    LMS7002M_rxtsp_set_freq(self, channel, rx_nco_freq/rxtsp_rate);
    d28c:	01d04bf4 	movhi	r7,16687
    d290:	9809883a 	mov	r4,r19
    d294:	900b883a 	mov	r5,r18
    d298:	000d883a 	mov	r6,zero
    d29c:	39e12004 	addi	r7,r7,-31616
    d2a0:	0027e5c0 	call	27e5c <__subdf3>
    d2a4:	81046a17 	ldw	r4,4520(r16)
    d2a8:	81446b17 	ldw	r5,4524(r16)
    d2ac:	000d883a 	mov	r6,zero
    d2b0:	01cff434 	movhi	r7,16336
    d2b4:	1027883a 	mov	r19,r2
    d2b8:	1825883a 	mov	r18,r3
    d2bc:	00275f00 	call	275f0 <__muldf3>
    d2c0:	9809883a 	mov	r4,r19
    d2c4:	900b883a 	mov	r5,r18
    d2c8:	100d883a 	mov	r6,r2
    d2cc:	180f883a 	mov	r7,r3
    d2d0:	00269c80 	call	269c8 <__divdf3>
    d2d4:	100d883a 	mov	r6,r2
    d2d8:	180f883a 	mov	r7,r3
    d2dc:	880b883a 	mov	r5,r17
    d2e0:	8009883a 	mov	r4,r16
}
    d2e4:	dfc00417 	ldw	ra,16(sp)
    d2e8:	dcc00317 	ldw	r19,12(sp)
    d2ec:	dc800217 	ldw	r18,8(sp)
    d2f0:	dc400117 	ldw	r17,4(sp)
    d2f4:	dc000017 	ldw	r16,0(sp)
    d2f8:	dec00504 	addi	sp,sp,20
    const double tx_nco_freq = bw;
    LMS7002M_txtsp_set_freq(self, channel, tx_nco_freq/txtsp_rate);

    const double rxtsp_rate = self->cgen_freq/4;
    const double rx_nco_freq = tx_nco_freq-1e6;
    LMS7002M_rxtsp_set_freq(self, channel, rx_nco_freq/rxtsp_rate);
    d2fc:	000bed41 	jmpi	bed4 <LMS7002M_rxtsp_set_freq>

0000d300 <tx_cal_loop.isra.0.constprop.1>:
}

/***********************************************************************
 * Tx calibration loop
 **********************************************************************/
static int tx_cal_loop(
    d300:	defff404 	addi	sp,sp,-48
    d304:	dfc00b15 	stw	ra,44(sp)
    d308:	dd800815 	stw	r22,32(sp)
    d30c:	dd000615 	stw	r20,24(sp)
    d310:	dcc00515 	stw	r19,20(sp)
    d314:	dc800415 	stw	r18,16(sp)
    d318:	dc400315 	stw	r17,12(sp)
    d31c:	2825883a 	mov	r18,r5
    d320:	dc000215 	stw	r16,8(sp)
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    d324:	d9800015 	stw	r6,0(sp)
}

/***********************************************************************
 * Tx calibration loop
 **********************************************************************/
static int tx_cal_loop(
    d328:	2021883a 	mov	r16,r4
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    d32c:	d9c00115 	stw	r7,4(sp)
}

/***********************************************************************
 * Tx calibration loop
 **********************************************************************/
static int tx_cal_loop(
    d330:	df000a15 	stw	fp,40(sp)
    d334:	ddc00915 	stw	r23,36(sp)
    d338:	dd400715 	stw	r21,28(sp)
    d33c:	dd800c17 	ldw	r22,48(sp)
    LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw,
    int *reg_ptr, const int reg_addr, const int reg_max, const char *reg_name)
{
    LMS7002M_set_mac_ch(self, channel);
    d340:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- cgen already set prior ---//

    //--- gain selection ---//
    const int rssi_value_50k = cal_gain_selection(self, channel);
    d344:	900b883a 	mov	r5,r18
    d348:	8009883a 	mov	r4,r16
    d34c:	0003b3c0 	call	3b3c <cal_gain_selection>

    //--- setup calibration tone ---//
    setup_tx_cal_tone(self, channel, bw);
    d350:	d9800017 	ldw	r6,0(sp)
    d354:	d9c00117 	ldw	r7,4(sp)
    d358:	900b883a 	mov	r5,r18
    d35c:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);

    //--- cgen already set prior ---//

    //--- gain selection ---//
    const int rssi_value_50k = cal_gain_selection(self, channel);
    d360:	1027883a 	mov	r19,r2

    //--- setup calibration tone ---//
    setup_tx_cal_tone(self, channel, bw);
    d364:	000d2380 	call	d238 <setup_tx_cal_tone>

    //--- calibration loop ---//
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    d368:	900b883a 	mov	r5,r18
    d36c:	8009883a 	mov	r4,r16
    d370:	00017d40 	call	17d4 <cal_read_rssi>
    int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    d374:	9809883a 	mov	r4,r19
    //--- setup calibration tone ---//
    setup_tx_cal_tone(self, channel, bw);

    //--- calibration loop ---//
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    d378:	1023883a 	mov	r17,r2
    int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    d37c:	00287d80 	call	287d8 <__floatsidf>
    d380:	018b7834 	movhi	r6,11744
    d384:	01cff9f4 	movhi	r7,16359
    d388:	318346c4 	addi	r6,r6,3355
    d38c:	39e82404 	addi	r7,r7,-24432
    d390:	180b883a 	mov	r5,r3
    d394:	1009883a 	mov	r4,r2
    d398:	00275f00 	call	275f0 <__muldf3>
    d39c:	893fffcc 	andi	r4,r17,65535
    d3a0:	1027883a 	mov	r19,r2
    d3a4:	1829883a 	mov	r20,r3
    d3a8:	00287d80 	call	287d8 <__floatsidf>
    d3ac:	980d883a 	mov	r6,r19
    d3b0:	a00f883a 	mov	r7,r20
    d3b4:	1009883a 	mov	r4,r2
    d3b8:	180b883a 	mov	r5,r3
    d3bc:	00274fc0 	call	274fc <__ledf2>
    d3c0:	10000216 	blt	r2,zero,d3cc <tx_cal_loop.isra.0.constprop.1+0xcc>
    d3c4:	04400044 	movi	r17,1
    d3c8:	00000106 	br	d3d0 <tx_cal_loop.isra.0.constprop.1+0xd0>
    d3cc:	047fffc4 	movi	r17,-1
            //LMS7_logf(LMS7_ERROR, "failed to cal %s -> %d", reg_name, *reg_ptr);
            return -1;
        }

        rssi_value = cal_read_rssi(self, channel);
        adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    d3d0:	05408044 	movi	r21,513
        LMS7002M_regs_spi_write(self, 0x010a);

        rssi_value = cal_read_rssi(self, channel);
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
    d3d4:	05c007c4 	movi	r23,31
            LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 31) continue;

        *reg_ptr -= adjust*5;
        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = 16;
    d3d8:	07000404 	movi	fp,16
    d3dc:	ad7fffc4 	addi	r21,r21,-1
    size_t iter = 0;
    uint16_t rssi_value = cal_read_rssi(self, channel);
    int adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    while (true)
    {
        if (iter++ == MAX_CAL_LOOP_ITERS)
    d3e0:	a8004c26 	beq	r21,zero,d514 <tx_cal_loop.isra.0.constprop.1+0x214>
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
        }

        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb += adjust;
    d3e4:	8009883a 	mov	r4,r16
    d3e8:	00092100 	call	9210 <LMS7002M_regs>
    d3ec:	10c15e17 	ldw	r3,1400(r2)
        LMS7002M_regs_spi_write(self, 0x010a);
    d3f0:	01404284 	movi	r5,266
    d3f4:	8009883a 	mov	r4,r16
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
        }

        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb += adjust;
    d3f8:	1c47883a 	add	r3,r3,r17
    d3fc:	10c15e15 	stw	r3,1400(r2)
        LMS7002M_regs_spi_write(self, 0x010a);
    d400:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

        rssi_value = cal_read_rssi(self, channel);
    d404:	900b883a 	mov	r5,r18
    d408:	8009883a 	mov	r4,r16
    d40c:	00017d40 	call	17d4 <cal_read_rssi>
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
    d410:	113fffcc 	andi	r4,r2,65535
    d414:	00287d80 	call	287d8 <__floatsidf>
    d418:	180f883a 	mov	r7,r3
    d41c:	100d883a 	mov	r6,r2
    d420:	9809883a 	mov	r4,r19
    d424:	a00b883a 	mov	r5,r20
    d428:	d8c00115 	stw	r3,4(sp)
    d42c:	d8800015 	stw	r2,0(sp)
    d430:	00274fc0 	call	274fc <__ledf2>
    d434:	d8c00117 	ldw	r3,4(sp)
    d438:	da000017 	ldw	r8,0(sp)
    d43c:	1000020e 	bge	r2,zero,d448 <tx_cal_loop.isra.0.constprop.1+0x148>
    d440:	00bfffc4 	movi	r2,-1
    d444:	88803526 	beq	r17,r2,d51c <tx_cal_loop.isra.0.constprop.1+0x21c>
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
    d448:	400d883a 	mov	r6,r8
    d44c:	180f883a 	mov	r7,r3
    d450:	9809883a 	mov	r4,r19
    d454:	a00b883a 	mov	r5,r20
    d458:	00274200 	call	27420 <__gedf2>
    d45c:	0080020e 	bge	zero,r2,d468 <tx_cal_loop.isra.0.constprop.1+0x168>
    d460:	00800044 	movi	r2,1
    d464:	88802d26 	beq	r17,r2,d51c <tx_cal_loop.isra.0.constprop.1+0x21c>
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
    d468:	8009883a 	mov	r4,r16
    d46c:	00092100 	call	9210 <LMS7002M_regs>
    d470:	10815e17 	ldw	r2,1400(r2)
    d474:	1000131e 	bne	r2,zero,d4c4 <tx_cal_loop.isra.0.constprop.1+0x1c4>
            LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 31) continue;

        *reg_ptr -= adjust*5;
    d478:	017ffec4 	movi	r5,-5
    d47c:	8809883a 	mov	r4,r17
    d480:	0025ef80 	call	25ef8 <__mulsi3>
    d484:	b0c00017 	ldw	r3,0(r22)
        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = 16;
    d488:	8009883a 	mov	r4,r16
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
            LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 31) continue;

        *reg_ptr -= adjust*5;
    d48c:	1885883a 	add	r2,r3,r2
    d490:	b0800015 	stw	r2,0(r22)
        LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = 16;
    d494:	00092100 	call	9210 <LMS7002M_regs>
    d498:	17015e15 	stw	fp,1400(r2)
        LMS7002M_regs_spi_write(self, 0x010a);
    d49c:	01404284 	movi	r5,266
    d4a0:	8009883a 	mov	r4,r16
    d4a4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
        LMS7002M_regs_spi_write(self, reg_addr);
    d4a8:	d9400d17 	ldw	r5,52(sp)
    d4ac:	8009883a 	mov	r4,r16
    d4b0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

        if (*reg_ptr < 0 || *reg_ptr > reg_max)
    d4b4:	b0800017 	ldw	r2,0(r22)
    d4b8:	00c03fc4 	movi	r3,255
    d4bc:	1880062e 	bgeu	r3,r2,d4d8 <tx_cal_loop.isra.0.constprop.1+0x1d8>
    d4c0:	00001406 	br	d514 <tx_cal_loop.isra.0.constprop.1+0x214>

        rssi_value = cal_read_rssi(self, channel);
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
            LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 31) continue;
    d4c4:	8009883a 	mov	r4,r16
    d4c8:	00092100 	call	9210 <LMS7002M_regs>
        LMS7002M_regs_spi_write(self, 0x010a);

        rssi_value = cal_read_rssi(self, channel);
        if (rssi_value > rssi_value_50k*0.7071 && adjust < 0) break;
        if (rssi_value < rssi_value_50k*0.7071 && adjust > 0) break;
        if (LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb != 0 &&
    d4cc:	10815e17 	ldw	r2,1400(r2)
    d4d0:	15ffc21e 	bne	r2,r23,d3dc <__alt_data_end+0xfffcebdc>
    d4d4:	003fe806 	br	d478 <__alt_data_end+0xfffcec78>
        {
            //LMS7_logf(LMS7_ERROR, "failed to cal %s -> %d", reg_name, *reg_ptr);
            return -1;
        }

        rssi_value = cal_read_rssi(self, channel);
    d4d8:	900b883a 	mov	r5,r18
    d4dc:	8009883a 	mov	r4,r16
    d4e0:	00017d40 	call	17d4 <cal_read_rssi>
        adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    d4e4:	113fffcc 	andi	r4,r2,65535
    d4e8:	00287d80 	call	287d8 <__floatsidf>
    d4ec:	100d883a 	mov	r6,r2
    d4f0:	180f883a 	mov	r7,r3
    d4f4:	9809883a 	mov	r4,r19
    d4f8:	a00b883a 	mov	r5,r20
    d4fc:	00274200 	call	27420 <__gedf2>
    d500:	0080020e 	bge	zero,r2,d50c <tx_cal_loop.isra.0.constprop.1+0x20c>
    d504:	047fffc4 	movi	r17,-1
    d508:	003fb406 	br	d3dc <__alt_data_end+0xfffcebdc>
    d50c:	04400044 	movi	r17,1
    d510:	003fb206 	br	d3dc <__alt_data_end+0xfffcebdc>
    while (true)
    {
        if (iter++ == MAX_CAL_LOOP_ITERS)
        {
            //LMS7_logf(LMS7_ERROR, "failed to converge when calibrating %s", reg_name);
            return -1;
    d514:	00bfffc4 	movi	r2,-1
    d518:	00000106 	br	d520 <tx_cal_loop.isra.0.constprop.1+0x220>
        rssi_value = cal_read_rssi(self, channel);
        adjust = (rssi_value < rssi_value_50k*0.7071)?-1:+1;
    }
    //LMS7_logf(LMS7_DEBUG, "%s = %d", reg_name, *reg_ptr);
    //LMS7_logf(LMS7_DEBUG, "ccal_lpflad_tbb = %d", LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb);
    return 0;
    d51c:	0005883a 	mov	r2,zero
}
    d520:	dfc00b17 	ldw	ra,44(sp)
    d524:	df000a17 	ldw	fp,40(sp)
    d528:	ddc00917 	ldw	r23,36(sp)
    d52c:	dd800817 	ldw	r22,32(sp)
    d530:	dd400717 	ldw	r21,28(sp)
    d534:	dd000617 	ldw	r20,24(sp)
    d538:	dcc00517 	ldw	r19,20(sp)
    d53c:	dc800417 	ldw	r18,16(sp)
    d540:	dc400317 	ldw	r17,12(sp)
    d544:	dc000217 	ldw	r16,8(sp)
    d548:	dec00c04 	addi	sp,sp,48
    d54c:	f800283a 	ret

0000d550 <tx_cal_init>:

/***********************************************************************
 * Prepare for TX filter self-calibration
 **********************************************************************/
int tx_cal_init(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    d550:	defff904 	addi	sp,sp,-28
    d554:	dfc00615 	stw	ra,24(sp)
    d558:	dd400515 	stw	r21,20(sp)
    d55c:	dd000415 	stw	r20,16(sp)
    d560:	dcc00315 	stw	r19,12(sp)
    d564:	dc800215 	stw	r18,8(sp)
    d568:	dc400115 	stw	r17,4(sp)
    d56c:	2825883a 	mov	r18,r5
    d570:	dc000015 	stw	r16,0(sp)
    d574:	2021883a 	mov	r16,r4
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    d578:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- rfe ---
    LMS7002M_regs(self)->reg_0x010c_en_g_rfe = 0;
    d57c:	8009883a 	mov	r4,r16
    d580:	00092100 	call	9210 <LMS7002M_regs>
    d584:	10016a15 	stw	zero,1448(r2)
    LMS7002M_regs_spi_write(self, 0x010c);
    d588:	8009883a 	mov	r4,r16
    d58c:	01404304 	movi	r5,268
    d590:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    d594:	04c04544 	movi	r19,277
    d598:	980d883a 	mov	r6,r19
    d59c:	01c046c4 	movi	r7,283
    d5a0:	900b883a 	mov	r5,r18
    d5a4:	8009883a 	mov	r4,r16
    d5a8:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    d5ac:	8009883a 	mov	r4,r16
    d5b0:	04400044 	movi	r17,1
    d5b4:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    d5b8:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x010c_en_g_rfe = 0;
    LMS7002M_regs_spi_write(self, 0x010c);

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    d5bc:	14418615 	stw	r17,1560(r2)
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    d5c0:	00092100 	call	9210 <LMS7002M_regs>
    d5c4:	050000c4 	movi	r20,3
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    d5c8:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x010c);

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    d5cc:	15018e15 	stw	r20,1592(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    d5d0:	00092100 	call	9210 <LMS7002M_regs>
    d5d4:	05400504 	movi	r21,20
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    d5d8:	8009883a 	mov	r4,r16

    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    d5dc:	15419215 	stw	r21,1608(r2)
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    d5e0:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x011a_c_ctl_pga_rbb = 3;
    d5e4:	8009883a 	mov	r4,r16
    //--- rbb ---
    set_addrs_to_default(self, channel, 0x0115, 0x011B);
    LMS7002M_regs(self)->reg_0x0115_pd_lpfl_rbb = 1;
    LMS7002M_regs(self)->reg_0x0118_input_ctl_pga_rbb = 3;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_out_rbb = 20;
    LMS7002M_regs(self)->reg_0x0119_ict_pga_in_rbb = 20;
    d5e8:	15419315 	stw	r21,1612(r2)
    LMS7002M_regs(self)->reg_0x011a_c_ctl_pga_rbb = 3;
    d5ec:	00092100 	call	9210 <LMS7002M_regs>
    d5f0:	15019615 	stw	r20,1624(r2)
    LMS7002M_regs_spi_write(self, 0x0115);
    d5f4:	980b883a 	mov	r5,r19
    d5f8:	8009883a 	mov	r4,r16
    d5fc:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0118);
    d600:	8009883a 	mov	r4,r16
    d604:	01404604 	movi	r5,280
    d608:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0119);
    d60c:	8009883a 	mov	r4,r16
    d610:	01404644 	movi	r5,281
    d614:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x011a);
    d618:	01404684 	movi	r5,282
    d61c:	8009883a 	mov	r4,r16
    d620:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- trf ---
    LMS7002M_regs(self)->reg_0x0100_en_g_trf = 0;
    d624:	8009883a 	mov	r4,r16
    d628:	00092100 	call	9210 <LMS7002M_regs>
    d62c:	10013a15 	stw	zero,1256(r2)
    LMS7002M_regs_spi_write(self, 0x0100);
    d630:	8009883a 	mov	r4,r16
    d634:	01404004 	movi	r5,256
    d638:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    d63c:	01c042c4 	movi	r7,267
    d640:	01804144 	movi	r6,261
    d644:	900b883a 	mov	r5,r18
    d648:	8009883a 	mov	r4,r16
    d64c:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    d650:	8009883a 	mov	r4,r16
    d654:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    d658:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0100_en_g_trf = 0;
    LMS7002M_regs_spi_write(self, 0x0100);

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    d65c:	14415715 	stw	r17,1372(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    d660:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    d664:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0100);

    //--- tbb ---
    set_addrs_to_default(self, channel, 0x0105, 0x010B);
    LMS7002M_regs(self)->reg_0x0108_cg_iamp_tbb = 1;
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    d668:	14415815 	stw	r17,1376(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    d66c:	00092100 	call	9210 <LMS7002M_regs>
    d670:	00c00184 	movi	r3,6
    d674:	10c15915 	stw	r3,1380(r2)
    LMS7002M_regs_spi_write(self, 0x0108);
    d678:	8009883a 	mov	r4,r16
    d67c:	01404204 	movi	r5,264
    d680:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- afe ---
    LMS7002M_afe_enable(self, LMS_RX, channel, true);
    d684:	880f883a 	mov	r7,r17
    d688:	900d883a 	mov	r6,r18
    d68c:	8009883a 	mov	r4,r16
    d690:	01400084 	movi	r5,2
    d694:	00013440 	call	1344 <LMS7002M_afe_enable>
    LMS7002M_afe_enable(self, LMS_TX, channel, true);
    d698:	880f883a 	mov	r7,r17
    d69c:	900d883a 	mov	r6,r18
    d6a0:	880b883a 	mov	r5,r17
    d6a4:	8009883a 	mov	r4,r16
    d6a8:	00013440 	call	1344 <LMS7002M_afe_enable>
    LMS7002M_set_mac_ch(self, channel);
    d6ac:	900b883a 	mov	r5,r18
    d6b0:	8009883a 	mov	r4,r16
    d6b4:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- bias -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    d6b8:	01401044 	movi	r5,65
    d6bc:	8009883a 	mov	r4,r16
    d6c0:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    const int rp_calib_bias = LMS7002M_regs(self)->reg_0x0084_rp_calib_bias;
    d6c4:	8009883a 	mov	r4,r16
    d6c8:	00092100 	call	9210 <LMS7002M_regs>
    set_addrs_to_default(self, channel, 0x0083, 0x0084);
    d6cc:	01c02104 	movi	r7,132
    d6d0:	018020c4 	movi	r6,131
    d6d4:	900b883a 	mov	r5,r18
    d6d8:	8009883a 	mov	r4,r16
    LMS7002M_afe_enable(self, LMS_TX, channel, true);
    LMS7002M_set_mac_ch(self, channel);

    //--- bias -- must write to chA ---//
    LMS7002M_set_mac_ch(self, LMS_CHA);
    const int rp_calib_bias = LMS7002M_regs(self)->reg_0x0084_rp_calib_bias;
    d6dc:	14c06b17 	ldw	r19,428(r2)
    set_addrs_to_default(self, channel, 0x0083, 0x0084);
    d6e0:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0084_rp_calib_bias = rp_calib_bias;
    d6e4:	8009883a 	mov	r4,r16
    d6e8:	00092100 	call	9210 <LMS7002M_regs>
    d6ec:	14c06b15 	stw	r19,428(r2)
    LMS7002M_set_mac_ch(self, channel);
    d6f0:	900b883a 	mov	r5,r18
    d6f4:	8009883a 	mov	r4,r16
    d6f8:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    d6fc:	04c08004 	movi	r19,512
    d700:	980d883a 	mov	r6,r19
    d704:	01c08304 	movi	r7,524
    d708:	900b883a 	mov	r5,r18
    d70c:	8009883a 	mov	r4,r16
    d710:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    d714:	8009883a 	mov	r4,r16
    d718:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    d71c:	8009883a 	mov	r4,r16
    LMS7002M_regs(self)->reg_0x0084_rp_calib_bias = rp_calib_bias;
    LMS7002M_set_mac_ch(self, channel);

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    d720:	1441ce15 	stw	r17,1848(r2)
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    d724:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    d728:	8009883a 	mov	r4,r16
    LMS7002M_set_mac_ch(self, channel);

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    d72c:	1441cf15 	stw	r17,1852(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    d730:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    d734:	8009883a 	mov	r4,r16

    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    d738:	1441e215 	stw	r17,1928(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    d73c:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0208_gfir1_byp = 1;
    d740:	8009883a 	mov	r4,r16
    //--- TxTSP ---
    set_addrs_to_default(self, channel, 0x0200, 0x020c);
    LMS7002M_regs(self)->reg_0x0200_tsgmode = 1;
    LMS7002M_regs(self)->reg_0x0200_insel = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x0208_gfir2_byp = 1;
    d744:	1441e315 	stw	r17,1932(r2)
    LMS7002M_regs(self)->reg_0x0208_gfir1_byp = 1;
    d748:	00092100 	call	9210 <LMS7002M_regs>
    d74c:	1441e415 	stw	r17,1936(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    d750:	980b883a 	mov	r5,r19
    d754:	8009883a 	mov	r4,r16
    d758:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0208);
    d75c:	8009883a 	mov	r4,r16
    d760:	01408204 	movi	r5,520
    d764:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);
    d768:	900b883a 	mov	r5,r18
    d76c:	8009883a 	mov	r4,r16
    d770:	01e00014 	movui	r7,32768
    d774:	019fffc4 	movi	r6,32767
    d778:	000e3080 	call	e308 <LMS7002M_txtsp_tsg_const>

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    d77c:	01c103c4 	movi	r7,1039
    d780:	01810004 	movi	r6,1024
    d784:	900b883a 	mov	r5,r18
    d788:	8009883a 	mov	r4,r16
    d78c:	000182c0 	call	182c <set_addrs_to_default>
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    d790:	8009883a 	mov	r4,r16
    d794:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    d798:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0208);
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    d79c:	14420a15 	stw	r17,2088(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    d7a0:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    d7a4:	8009883a 	mov	r4,r16
    LMS7002M_txtsp_tsg_const(self, channel, 0x7fff, 0x8000);

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    d7a8:	14421115 	stw	r17,2116(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    d7ac:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    d7b0:	8009883a 	mov	r4,r16

    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    d7b4:	14421215 	stw	r17,2120(r2)
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    d7b8:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x040a_agc_avg = 7;
    d7bc:	8009883a 	mov	r4,r16
    //--- RxTSP ---
    set_addrs_to_default(self, channel, 0x0400, 0x040f);
    LMS7002M_regs(self)->reg_0x040a_agc_mode = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir3_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir2_byp = 1;
    LMS7002M_regs(self)->reg_0x040c_gfir1_byp = 1;
    d7c0:	14421315 	stw	r17,2124(r2)
    LMS7002M_regs(self)->reg_0x040a_agc_avg = 7;
    d7c4:	00092100 	call	9210 <LMS7002M_regs>
    d7c8:	00c001c4 	movi	r3,7
    d7cc:	10c20b15 	stw	r3,2092(r2)
    LMS7002M_regs(self)->reg_0x040c_cmix_gain = 1;
    d7d0:	8009883a 	mov	r4,r16
    d7d4:	00092100 	call	9210 <LMS7002M_regs>
    d7d8:	14420d15 	stw	r17,2100(r2)
    LMS7002M_regs_spi_write(self, 0x040a);
    d7dc:	8009883a 	mov	r4,r16
    d7e0:	01410284 	movi	r5,1034
    d7e4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x040c);
    d7e8:	8009883a 	mov	r4,r16
    d7ec:	01410304 	movi	r5,1036
    d7f0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- initial cal tone ---//
    setup_tx_cal_tone(self, channel, 50e3);
    d7f4:	01d03a34 	movhi	r7,16616
    d7f8:	000d883a 	mov	r6,zero
    d7fc:	39da8004 	addi	r7,r7,27136
    d800:	900b883a 	mov	r5,r18
    d804:	8009883a 	mov	r4,r16
    d808:	000d2380 	call	d238 <setup_tx_cal_tone>

    return status;
}
    d80c:	0005883a 	mov	r2,zero
    d810:	dfc00617 	ldw	ra,24(sp)
    d814:	dd400517 	ldw	r21,20(sp)
    d818:	dd000417 	ldw	r20,16(sp)
    d81c:	dcc00317 	ldw	r19,12(sp)
    d820:	dc800217 	ldw	r18,8(sp)
    d824:	dc400117 	ldw	r17,4(sp)
    d828:	dc000017 	ldw	r16,0(sp)
    d82c:	dec00704 	addi	sp,sp,28
    d830:	f800283a 	ret

0000d834 <LMS7002M_tbb_set_filter_bw>:

/***********************************************************************
 * Tx calibration dispatcher
 **********************************************************************/
int LMS7002M_tbb_set_filter_bw(LMS7002M_t *self, const LMS7002M_chan_t channel, double bw, double *bwactual)
{
    d834:	defb8604 	addi	sp,sp,-4584
    d838:	dd047415 	stw	r20,4560(sp)
    d83c:	dc847215 	stw	r18,4552(sp)
    d840:	dc447115 	stw	r17,4548(sp)
    d844:	dc047015 	stw	r16,4544(sp)
    d848:	3023883a 	mov	r17,r6
    d84c:	3825883a 	mov	r18,r7
    d850:	dfc47915 	stw	ra,4580(sp)
    d854:	df047815 	stw	fp,4576(sp)
    d858:	ddc47715 	stw	r23,4572(sp)
    d85c:	dd847615 	stw	r22,4568(sp)
    d860:	dd447515 	stw	r21,4564(sp)
    d864:	dcc47315 	stw	r19,4556(sp)
    d868:	2021883a 	mov	r16,r4
    d86c:	2829883a 	mov	r20,r5
    LMS7002M_set_mac_ch(self, channel);
    d870:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    const double lpflad_start = 3e6;
    const double lpflad_stop = 13e6;
    const double lpfh_start = 28e6;
    const double lpf5_start = lpflad_start; //FIXME -> 0.8e6

    if (bw < lpf5_start) bw = lpf5_start;
    d874:	01d051f4 	movhi	r7,16711
    d878:	000d883a 	mov	r6,zero
    d87c:	39f8d804 	addi	r7,r7,-7328
    d880:	8809883a 	mov	r4,r17
    d884:	900b883a 	mov	r5,r18
    d888:	00274fc0 	call	274fc <__ledf2>
    d88c:	10001d16 	blt	r2,zero,d904 <LMS7002M_tbb_set_filter_bw+0xd0>
    if (bw > lpflad_stop && bw < lpfh_start) bw = lpfh_start; //clip up to high-band
    d890:	01d05a74 	movhi	r7,16745
    d894:	000d883a 	mov	r6,zero
    d898:	39f2ea04 	addi	r7,r7,-13400
    d89c:	8809883a 	mov	r4,r17
    d8a0:	900b883a 	mov	r5,r18
    d8a4:	00274200 	call	27420 <__gedf2>
    d8a8:	0080070e 	bge	zero,r2,d8c8 <LMS7002M_tbb_set_filter_bw+0x94>
    d8ac:	01d05ef4 	movhi	r7,16763
    d8b0:	000d883a 	mov	r6,zero
    d8b4:	39ecfc04 	addi	r7,r7,-19472
    d8b8:	8809883a 	mov	r4,r17
    d8bc:	900b883a 	mov	r5,r18
    d8c0:	00274fc0 	call	274fc <__ledf2>
    d8c4:	10001316 	blt	r2,zero,d914 <LMS7002M_tbb_set_filter_bw+0xe0>
    const int path = (bw < lpflad_start)?LMS7002M_TBB_S5:(bw <= lpflad_stop)?LMS7002M_TBB_LAD:LMS7002M_RBB_HBF;
    d8c8:	01d051f4 	movhi	r7,16711
    d8cc:	000d883a 	mov	r6,zero
    d8d0:	39f8d804 	addi	r7,r7,-7328
    d8d4:	8809883a 	mov	r4,r17
    d8d8:	900b883a 	mov	r5,r18
    d8dc:	00274fc0 	call	274fc <__ledf2>
    d8e0:	10001116 	blt	r2,zero,d928 <LMS7002M_tbb_set_filter_bw+0xf4>
    d8e4:	01d05a74 	movhi	r7,16745
    d8e8:	000d883a 	mov	r6,zero
    d8ec:	39f2ea04 	addi	r7,r7,-13400
    d8f0:	8809883a 	mov	r4,r17
    d8f4:	900b883a 	mov	r5,r18
    d8f8:	00274fc0 	call	274fc <__ledf2>
    d8fc:	00800c0e 	bge	zero,r2,d930 <LMS7002M_tbb_set_filter_bw+0xfc>
    d900:	00000706 	br	d920 <LMS7002M_tbb_set_filter_bw+0xec>
    const double lpflad_start = 3e6;
    const double lpflad_stop = 13e6;
    const double lpfh_start = 28e6;
    const double lpf5_start = lpflad_start; //FIXME -> 0.8e6

    if (bw < lpf5_start) bw = lpf5_start;
    d904:	049051f4 	movhi	r18,16711
    d908:	0023883a 	mov	r17,zero
    d90c:	94b8d804 	addi	r18,r18,-7328
    d910:	00000706 	br	d930 <LMS7002M_tbb_set_filter_bw+0xfc>
    if (bw > lpflad_stop && bw < lpfh_start) bw = lpfh_start; //clip up to high-band
    d914:	04905ef4 	movhi	r18,16763
    d918:	0023883a 	mov	r17,zero
    d91c:	94acfc04 	addi	r18,r18,-19472
    const int path = (bw < lpflad_start)?LMS7002M_TBB_S5:(bw <= lpflad_stop)?LMS7002M_TBB_LAD:LMS7002M_RBB_HBF;
    d920:	05401204 	movi	r21,72
    d924:	00000306 	br	d934 <LMS7002M_tbb_set_filter_bw+0x100>
    d928:	054014c4 	movi	r21,83
    d92c:	00000106 	br	d934 <LMS7002M_tbb_set_filter_bw+0x100>
    d930:	05401044 	movi	r21,65

    ////////////////////////////////////////////////////////////////////
    // Save register map
    ////////////////////////////////////////////////////////////////////
    LMS7002M_regs_t saved_map[2];
    memcpy(saved_map, self->_regs, sizeof(saved_map));
    d934:	80800104 	addi	r2,r16,4
    d938:	01846804 	movi	r6,4512
    d93c:	100b883a 	mov	r5,r2
    d940:	d9000204 	addi	r4,sp,8
    d944:	d8846a15 	stw	r2,4520(sp)
    d948:	0012f240 	call	12f24 <memcpy>

    ////////////////////////////////////////////////////////////////////
    // Clocking configuration
    ////////////////////////////////////////////////////////////////////
    status = cal_setup_cgen(self, bw);
    d94c:	880b883a 	mov	r5,r17
    d950:	900d883a 	mov	r6,r18
    d954:	8009883a 	mov	r4,r16
    d958:	0003c2c0 	call	3c2c <cal_setup_cgen>
    d95c:	1027883a 	mov	r19,r2
    if (status != 0)
    d960:	1001971e 	bne	r2,zero,dfc0 <LMS7002M_tbb_set_filter_bw+0x78c>
    }

    ////////////////////////////////////////////////////////////////////
    // Load initial calibration state
    ////////////////////////////////////////////////////////////////////
    status = tx_cal_init(self, channel);
    d964:	a00b883a 	mov	r5,r20
    d968:	8009883a 	mov	r4,r16
    d96c:	000d5500 	call	d550 <tx_cal_init>
    d970:	1027883a 	mov	r19,r2
    if (status != 0)
    d974:	1001921e 	bne	r2,zero,dfc0 <LMS7002M_tbb_set_filter_bw+0x78c>
    {
        //LMS7_logf(LMS7_ERROR, "tx_cal_init() failed");
        goto done;
    }
    LMS7002M_tbb_set_path(self, channel, path);
    d978:	a80d883a 	mov	r6,r21
    d97c:	a00b883a 	mov	r5,r20
    d980:	8009883a 	mov	r4,r16
    d984:	000cba80 	call	cba8 <LMS7002M_tbb_set_path>

    ////////////////////////////////////////////////////////////////////
    // TBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_TBB_S5)  status = tx_cal_tbb_lpfs5(self, channel, bw);
    d988:	008014c4 	movi	r2,83
    d98c:	a880801e 	bne	r21,r2,db90 <LMS7002M_tbb_set_filter_bw+0x35c>
/***********************************************************************
 * Perform TBB LPFS5 filter calibration
 **********************************************************************/
static int tx_cal_tbb_lpfs5(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    LMS7002M_set_mac_ch(self, channel);
    d990:	a00b883a 	mov	r5,r20
    d994:	8009883a 	mov	r4,r16
    d998:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 0.8e6 || bw > 3.2e6)
    d99c:	01d04a34 	movhi	r7,16680
    d9a0:	000d883a 	mov	r6,zero
    d9a4:	39da8004 	addi	r7,r7,27136
    d9a8:	8809883a 	mov	r4,r17
    d9ac:	900b883a 	mov	r5,r18
    d9b0:	00274fc0 	call	274fc <__ledf2>
    d9b4:	10018116 	blt	r2,zero,dfbc <LMS7002M_tbb_set_filter_bw+0x788>
    d9b8:	01d05234 	movhi	r7,16712
    d9bc:	000d883a 	mov	r6,zero
    d9c0:	39da8004 	addi	r7,r7,27136
    d9c4:	8809883a 	mov	r4,r17
    d9c8:	900b883a 	mov	r5,r18
    d9cc:	00274200 	call	27420 <__gedf2>
    d9d0:	00817a16 	blt	zero,r2,dfbc <LMS7002M_tbb_set_filter_bw+0x788>
        //LMS7_logf(LMS7_ERROR, "LPFS5 bandwidth not in range[0.8 to 3.2 MHz]");
        return -1;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    d9d4:	01d04bf4 	movhi	r7,16687
    d9d8:	000d883a 	mov	r6,zero
    d9dc:	39e12004 	addi	r7,r7,-31616
    d9e0:	8809883a 	mov	r4,r17
    d9e4:	900b883a 	mov	r5,r18
    d9e8:	00269c80 	call	269c8 <__divdf3>
    const double p1 = 1.93821841029921E-15;
    const double p2 = -0.0429694461214244;
    const double p3 = 0.253501254059498;
    const double p4 = 88.9545445989649;
    const double p5 = -48.0847491316861;
    const int rcal_lpfs5_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    d9ec:	100d883a 	mov	r6,r2
    d9f0:	180f883a 	mov	r7,r3
    d9f4:	1009883a 	mov	r4,r2
    d9f8:	180b883a 	mov	r5,r3
        //LMS7_logf(LMS7_ERROR, "LPFS5 bandwidth not in range[0.8 to 3.2 MHz]");
        return -1;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    d9fc:	102d883a 	mov	r22,r2
    da00:	182f883a 	mov	r23,r3
    const double p1 = 1.93821841029921E-15;
    const double p2 = -0.0429694461214244;
    const double p3 = 0.253501254059498;
    const double p4 = 88.9545445989649;
    const double p5 = -48.0847491316861;
    const int rcal_lpfs5_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    da04:	00275f00 	call	275f0 <__muldf3>
    da08:	100d883a 	mov	r6,r2
    da0c:	180f883a 	mov	r7,r3
    da10:	b80b883a 	mov	r5,r23
    da14:	b009883a 	mov	r4,r22
    da18:	d8c46f15 	stw	r3,4540(sp)
    da1c:	d8846e15 	stw	r2,4536(sp)
    da20:	00275f00 	call	275f0 <__muldf3>
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    da24:	8009883a 	mov	r4,r16
    const double p1 = 1.93821841029921E-15;
    const double p2 = -0.0429694461214244;
    const double p3 = 0.253501254059498;
    const double p4 = 88.9545445989649;
    const double p5 = -48.0847491316861;
    const int rcal_lpfs5_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    da28:	1827883a 	mov	r19,r3
    da2c:	1039883a 	mov	fp,r2
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    da30:	00092100 	call	9210 <LMS7002M_regs>
    da34:	e00d883a 	mov	r6,fp
    da38:	980f883a 	mov	r7,r19
    da3c:	b009883a 	mov	r4,r22
    da40:	b80b883a 	mov	r5,r23
    da44:	d8846d15 	stw	r2,4532(sp)
    da48:	00275f00 	call	275f0 <__muldf3>
    da4c:	018d4234 	movhi	r6,13576
    da50:	01cf3874 	movhi	r7,15585
    da54:	319ae704 	addi	r6,r6,27548
    da58:	39dd4e84 	addi	r7,r7,30010
    da5c:	1009883a 	mov	r4,r2
    da60:	180b883a 	mov	r5,r3
    da64:	00275f00 	call	275f0 <__muldf3>
    da68:	0196e8f4 	movhi	r6,23459
    da6c:	01efe9b4 	movhi	r7,49062
    da70:	e009883a 	mov	r4,fp
    da74:	980b883a 	mov	r5,r19
    da78:	318cdc44 	addi	r6,r6,13169
    da7c:	39c005c4 	addi	r7,r7,23
    da80:	d8c46c15 	stw	r3,4528(sp)
    da84:	d8846b15 	stw	r2,4524(sp)
    da88:	00275f00 	call	275f0 <__muldf3>
    da8c:	db846b17 	ldw	r14,4524(sp)
    da90:	db446c17 	ldw	r13,4528(sp)
    da94:	100d883a 	mov	r6,r2
    da98:	7009883a 	mov	r4,r14
    da9c:	680b883a 	mov	r5,r13
    daa0:	180f883a 	mov	r7,r3
    daa4:	002611c0 	call	2611c <__adddf3>
    daa8:	dac46e17 	ldw	r11,4536(sp)
    daac:	da846f17 	ldw	r10,4540(sp)
    dab0:	0194bb34 	movhi	r6,21228
    dab4:	01cff434 	movhi	r7,16336
    dab8:	5809883a 	mov	r4,r11
    dabc:	500b883a 	mov	r5,r10
    dac0:	31a374c4 	addi	r6,r6,-29229
    dac4:	39ce5744 	addi	r7,r7,14685
    dac8:	1039883a 	mov	fp,r2
    dacc:	1827883a 	mov	r19,r3
    dad0:	00275f00 	call	275f0 <__muldf3>
    dad4:	e009883a 	mov	r4,fp
    dad8:	980b883a 	mov	r5,r19
    dadc:	100d883a 	mov	r6,r2
    dae0:	180f883a 	mov	r7,r3
    dae4:	002611c0 	call	2611c <__adddf3>
    dae8:	01908ef4 	movhi	r6,16955
    daec:	01d015b4 	movhi	r7,16470
    daf0:	31b20b04 	addi	r6,r6,-14292
    daf4:	39cf45c4 	addi	r7,r7,15639
    daf8:	b009883a 	mov	r4,r22
    dafc:	b80b883a 	mov	r5,r23
    db00:	1827883a 	mov	r19,r3
    db04:	1039883a 	mov	fp,r2
    db08:	00275f00 	call	275f0 <__muldf3>
    db0c:	980b883a 	mov	r5,r19
    db10:	100d883a 	mov	r6,r2
    db14:	180f883a 	mov	r7,r3
    db18:	e009883a 	mov	r4,fp
    db1c:	002611c0 	call	2611c <__adddf3>
    db20:	0183cfb4 	movhi	r6,3902
    db24:	01d01234 	movhi	r7,16456
    db28:	319e9944 	addi	r6,r6,31333
    db2c:	39c2b644 	addi	r7,r7,2777
    db30:	1009883a 	mov	r4,r2
    db34:	180b883a 	mov	r5,r3
    db38:	0027e5c0 	call	27e5c <__subdf3>
    db3c:	180b883a 	mov	r5,r3
    db40:	1009883a 	mov	r4,r2
    db44:	00287580 	call	28758 <__fixdfsi>
    db48:	da046d17 	ldw	r8,4532(sp)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    db4c:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x010a);
    db50:	04c04284 	movi	r19,266
    const double p2 = -0.0429694461214244;
    const double p3 = 0.253501254059498;
    const double p4 = 88.9545445989649;
    const double p5 = -48.0847491316861;
    const int rcal_lpfs5_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    db54:	40815f15 	stw	r2,1404(r8)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    db58:	00092100 	call	9210 <LMS7002M_regs>
    db5c:	00c000c4 	movi	r3,3
    db60:	10c14b15 	stw	r3,1324(r2)
    LMS7002M_regs_spi_write(self, 0x0105);
    db64:	01404144 	movi	r5,261
    db68:	8009883a 	mov	r4,r16
    db6c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010a);
    db70:	980b883a 	mov	r5,r19
    db74:	8009883a 	mov	r4,r16
    db78:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    return tx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb,
    db7c:	8009883a 	mov	r4,r16
    db80:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x010a);

    //--- calibration ---//
    return tx_cal_loop(self, channel, bw,
    db84:	10815f04 	addi	r2,r2,1404
    db88:	dcc00115 	stw	r19,4(sp)
    db8c:	00008106 	br	dd94 <LMS7002M_tbb_set_filter_bw+0x560>

    ////////////////////////////////////////////////////////////////////
    // TBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_TBB_S5)  status = tx_cal_tbb_lpfs5(self, channel, bw);
    if (path == LMS7002M_TBB_LAD) status = tx_cal_tbb_lpflad(self, channel, bw);
    db90:	00801044 	movi	r2,65
    db94:	a880871e 	bne	r21,r2,ddb4 <LMS7002M_tbb_set_filter_bw+0x580>
 * Perform TBB LPFLAD filter calibration
 **********************************************************************/
static int tx_cal_tbb_lpflad(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    db98:	a00b883a 	mov	r5,r20
    db9c:	8009883a 	mov	r4,r16
    dba0:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 2e6 || bw > 16e6)
    dba4:	01d04ff4 	movhi	r7,16703
    dba8:	000d883a 	mov	r6,zero
    dbac:	39e12004 	addi	r7,r7,-31616
    dbb0:	8809883a 	mov	r4,r17
    dbb4:	900b883a 	mov	r5,r18
    dbb8:	00274fc0 	call	274fc <__ledf2>
    dbbc:	1000ff16 	blt	r2,zero,dfbc <LMS7002M_tbb_set_filter_bw+0x788>
    dbc0:	01d05bf4 	movhi	r7,16751
    dbc4:	000d883a 	mov	r6,zero
    dbc8:	39e12004 	addi	r7,r7,-31616
    dbcc:	8809883a 	mov	r4,r17
    dbd0:	900b883a 	mov	r5,r18
    dbd4:	00274200 	call	27420 <__gedf2>
    dbd8:	0080f816 	blt	zero,r2,dfbc <LMS7002M_tbb_set_filter_bw+0x788>
        status = -1;
        goto done;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    dbdc:	01d04bf4 	movhi	r7,16687
    dbe0:	000d883a 	mov	r6,zero
    dbe4:	39e12004 	addi	r7,r7,-31616
    dbe8:	8809883a 	mov	r4,r17
    dbec:	900b883a 	mov	r5,r18
    dbf0:	00269c80 	call	269c8 <__divdf3>
    const double p1 = 1.29858903647958E-16;
    const double p2 = -0.000110746929967704;
    const double p3 = 0.00277593485991029;
    const double p4 = 21.0384293169607;
    const double p5 = -48.4092606238297;
    const int rcal_lpflad_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    dbf4:	100d883a 	mov	r6,r2
    dbf8:	180f883a 	mov	r7,r3
    dbfc:	1009883a 	mov	r4,r2
    dc00:	180b883a 	mov	r5,r3
        status = -1;
        goto done;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    dc04:	102d883a 	mov	r22,r2
    dc08:	182f883a 	mov	r23,r3
    const double p1 = 1.29858903647958E-16;
    const double p2 = -0.000110746929967704;
    const double p3 = 0.00277593485991029;
    const double p4 = 21.0384293169607;
    const double p5 = -48.4092606238297;
    const int rcal_lpflad_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    dc0c:	00275f00 	call	275f0 <__muldf3>
    dc10:	100d883a 	mov	r6,r2
    dc14:	180f883a 	mov	r7,r3
    dc18:	b80b883a 	mov	r5,r23
    dc1c:	b009883a 	mov	r4,r22
    dc20:	d8c46f15 	stw	r3,4540(sp)
    dc24:	d8846e15 	stw	r2,4536(sp)
    dc28:	00275f00 	call	275f0 <__muldf3>
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    dc2c:	8009883a 	mov	r4,r16
    const double p1 = 1.29858903647958E-16;
    const double p2 = -0.000110746929967704;
    const double p3 = 0.00277593485991029;
    const double p4 = 21.0384293169607;
    const double p5 = -48.4092606238297;
    const int rcal_lpflad_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    dc30:	1827883a 	mov	r19,r3
    dc34:	1039883a 	mov	fp,r2
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    dc38:	00092100 	call	9210 <LMS7002M_regs>
    dc3c:	e00d883a 	mov	r6,fp
    dc40:	980f883a 	mov	r7,r19
    dc44:	b009883a 	mov	r4,r22
    dc48:	b80b883a 	mov	r5,r23
    dc4c:	d8846d15 	stw	r2,4532(sp)
    dc50:	00275f00 	call	275f0 <__muldf3>
    dc54:	01aac3b4 	movhi	r6,43790
    dc58:	01cf28f4 	movhi	r7,15523
    dc5c:	31b04e44 	addi	r6,r6,-16071
    dc60:	39edbc84 	addi	r7,r7,-18702
    dc64:	1009883a 	mov	r4,r2
    dc68:	180b883a 	mov	r5,r3
    dc6c:	00275f00 	call	275f0 <__muldf3>
    dc70:	01b13db4 	movhi	r6,50422
    dc74:	01efc774 	movhi	r7,48925
    dc78:	e009883a 	mov	r4,fp
    dc7c:	980b883a 	mov	r5,r19
    dc80:	31afa684 	addi	r6,r6,-16742
    dc84:	39c20644 	addi	r7,r7,2073
    dc88:	d8c46c15 	stw	r3,4528(sp)
    dc8c:	d8846b15 	stw	r2,4524(sp)
    dc90:	00275f00 	call	275f0 <__muldf3>
    dc94:	db846b17 	ldw	r14,4524(sp)
    dc98:	db446c17 	ldw	r13,4528(sp)
    dc9c:	100d883a 	mov	r6,r2
    dca0:	7009883a 	mov	r4,r14
    dca4:	680b883a 	mov	r5,r13
    dca8:	180f883a 	mov	r7,r3
    dcac:	002611c0 	call	2611c <__adddf3>
    dcb0:	dac46e17 	ldw	r11,4536(sp)
    dcb4:	da846f17 	ldw	r10,4540(sp)
    dcb8:	01ab8374 	movhi	r6,44557
    dcbc:	01cfd9f4 	movhi	r7,16231
    dcc0:	5809883a 	mov	r4,r11
    dcc4:	500b883a 	mov	r5,r10
    dcc8:	319c6044 	addi	r6,r6,29057
    dccc:	39ef6384 	addi	r7,r7,-17010
    dcd0:	1039883a 	mov	fp,r2
    dcd4:	1827883a 	mov	r19,r3
    dcd8:	00275f00 	call	275f0 <__muldf3>
    dcdc:	e009883a 	mov	r4,fp
    dce0:	980b883a 	mov	r5,r19
    dce4:	100d883a 	mov	r6,r2
    dce8:	180f883a 	mov	r7,r3
    dcec:	002611c0 	call	2611c <__adddf3>
    dcf0:	01a03d34 	movhi	r6,33012
    dcf4:	01d00d74 	movhi	r7,16437
    dcf8:	31a371c4 	addi	r6,r6,-29241
    dcfc:	39c27584 	addi	r7,r7,2518
    dd00:	b009883a 	mov	r4,r22
    dd04:	b80b883a 	mov	r5,r23
    dd08:	1827883a 	mov	r19,r3
    dd0c:	1039883a 	mov	fp,r2
    dd10:	00275f00 	call	275f0 <__muldf3>
    dd14:	980b883a 	mov	r5,r19
    dd18:	100d883a 	mov	r6,r2
    dd1c:	180f883a 	mov	r7,r3
    dd20:	e009883a 	mov	r4,fp
    dd24:	002611c0 	call	2611c <__adddf3>
    dd28:	01a9bc74 	movhi	r6,42737
    dd2c:	01d01234 	movhi	r7,16456
    dd30:	319c73c4 	addi	r6,r6,29135
    dd34:	39cd1884 	addi	r7,r7,13410
    dd38:	1009883a 	mov	r4,r2
    dd3c:	180b883a 	mov	r5,r3
    dd40:	0027e5c0 	call	27e5c <__subdf3>
    dd44:	180b883a 	mov	r5,r3
    dd48:	1009883a 	mov	r4,r2
    dd4c:	00287580 	call	28758 <__fixdfsi>
    dd50:	da046d17 	ldw	r8,4532(sp)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 2;
    dd54:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x0109);
    dd58:	04c04244 	movi	r19,265
    const double p2 = -0.000110746929967704;
    const double p3 = 0.00277593485991029;
    const double p4 = 21.0384293169607;
    const double p5 = -48.4092606238297;
    const int rcal_lpflad_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    dd5c:	40815b15 	stw	r2,1388(r8)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 2;
    dd60:	00092100 	call	9210 <LMS7002M_regs>
    dd64:	00c00084 	movi	r3,2
    dd68:	10c14b15 	stw	r3,1324(r2)
    LMS7002M_regs_spi_write(self, 0x0105);
    dd6c:	01404144 	movi	r5,261
    dd70:	8009883a 	mov	r4,r16
    dd74:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0109);
    dd78:	980b883a 	mov	r5,r19
    dd7c:	8009883a 	mov	r4,r16
    dd80:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    status = tx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb,
    dd84:	8009883a 	mov	r4,r16
    dd88:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 2;
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x0109);

    //--- calibration ---//
    status = tx_cal_loop(self, channel, bw,
    dd8c:	10815b04 	addi	r2,r2,1388
    dd90:	dcc00115 	stw	r19,4(sp)
    dd94:	d8800015 	stw	r2,0(sp)
    dd98:	880d883a 	mov	r6,r17
    dd9c:	900f883a 	mov	r7,r18
    dda0:	a00b883a 	mov	r5,r20
    dda4:	8009883a 	mov	r4,r16
    dda8:	000d3000 	call	d300 <tx_cal_loop.isra.0.constprop.1>
    ddac:	1027883a 	mov	r19,r2
    ddb0:	00008306 	br	dfc0 <LMS7002M_tbb_set_filter_bw+0x78c>
    ////////////////////////////////////////////////////////////////////
    // TBB LPF calibration
    ////////////////////////////////////////////////////////////////////
    if (path == LMS7002M_TBB_S5)  status = tx_cal_tbb_lpfs5(self, channel, bw);
    if (path == LMS7002M_TBB_LAD) status = tx_cal_tbb_lpflad(self, channel, bw);
    if (path == LMS7002M_RBB_HBF) status = tx_cal_tbb_lpfh(self, channel, bw);
    ddb4:	00801204 	movi	r2,72
    ddb8:	a880811e 	bne	r21,r2,dfc0 <LMS7002M_tbb_set_filter_bw+0x78c>
 * Perform TBB LPFH filter calibration
 **********************************************************************/
static int tx_cal_tbb_lpfh(LMS7002M_t *self, const LMS7002M_chan_t channel, const double bw)
{
    int status = 0;
    LMS7002M_set_mac_ch(self, channel);
    ddbc:	a00b883a 	mov	r5,r20
    ddc0:	8009883a 	mov	r4,r16
    ddc4:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //--- check filter bounds ---//
    if (bw < 28e6 || bw > 60e6)
    ddc8:	01d05ef4 	movhi	r7,16763
    ddcc:	000d883a 	mov	r6,zero
    ddd0:	39ecfc04 	addi	r7,r7,-19472
    ddd4:	8809883a 	mov	r4,r17
    ddd8:	900b883a 	mov	r5,r18
    dddc:	00274fc0 	call	274fc <__ledf2>
    dde0:	10007616 	blt	r2,zero,dfbc <LMS7002M_tbb_set_filter_bw+0x788>
    dde4:	01d06374 	movhi	r7,16781
    dde8:	000d883a 	mov	r6,zero
    ddec:	39e70e04 	addi	r7,r7,-25544
    ddf0:	8809883a 	mov	r4,r17
    ddf4:	900b883a 	mov	r5,r18
    ddf8:	00274200 	call	27420 <__gedf2>
    ddfc:	00806f16 	blt	zero,r2,dfbc <LMS7002M_tbb_set_filter_bw+0x788>
        status = -1;
        goto done;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    de00:	01d04bf4 	movhi	r7,16687
    de04:	000d883a 	mov	r6,zero
    de08:	39e12004 	addi	r7,r7,-31616
    de0c:	8809883a 	mov	r4,r17
    de10:	900b883a 	mov	r5,r18
    de14:	00269c80 	call	269c8 <__divdf3>
    const double p1 = 1.10383261611112E-06;
    const double p2 = -0.000210800032517545;
    const double p3 = 0.0190494874803309;
    const double p4 = 1.43317445923528;
    const double p5 = -47.6950779298333;
    const int rcal_lpfh_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    de18:	100d883a 	mov	r6,r2
    de1c:	180f883a 	mov	r7,r3
    de20:	1009883a 	mov	r4,r2
    de24:	180b883a 	mov	r5,r3
        status = -1;
        goto done;
    }

    //--- setup rcal, path ---//
    const double f = bw/1e6;
    de28:	102f883a 	mov	r23,r2
    de2c:	182d883a 	mov	r22,r3
    const double p1 = 1.10383261611112E-06;
    const double p2 = -0.000210800032517545;
    const double p3 = 0.0190494874803309;
    const double p4 = 1.43317445923528;
    const double p5 = -47.6950779298333;
    const int rcal_lpfh_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    de30:	00275f00 	call	275f0 <__muldf3>
    de34:	100d883a 	mov	r6,r2
    de38:	180f883a 	mov	r7,r3
    de3c:	b00b883a 	mov	r5,r22
    de40:	b809883a 	mov	r4,r23
    de44:	d8c46f15 	stw	r3,4540(sp)
    de48:	d8846e15 	stw	r2,4536(sp)
    de4c:	00275f00 	call	275f0 <__muldf3>
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    de50:	8009883a 	mov	r4,r16
    const double p1 = 1.10383261611112E-06;
    const double p2 = -0.000210800032517545;
    const double p3 = 0.0190494874803309;
    const double p4 = 1.43317445923528;
    const double p5 = -47.6950779298333;
    const int rcal_lpfh_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    de54:	1827883a 	mov	r19,r3
    de58:	1039883a 	mov	fp,r2
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    de5c:	00092100 	call	9210 <LMS7002M_regs>
    de60:	e00d883a 	mov	r6,fp
    de64:	980f883a 	mov	r7,r19
    de68:	b809883a 	mov	r4,r23
    de6c:	b00b883a 	mov	r5,r22
    de70:	d8846d15 	stw	r2,4532(sp)
    de74:	00275f00 	call	275f0 <__muldf3>
    de78:	01b2fab4 	movhi	r6,52202
    de7c:	01cfacf4 	movhi	r7,16051
    de80:	31a3c744 	addi	r6,r6,-28899
    de84:	39e13b04 	addi	r7,r7,-31508
    de88:	1009883a 	mov	r4,r2
    de8c:	180b883a 	mov	r5,r3
    de90:	00275f00 	call	275f0 <__muldf3>
    de94:	019f71f4 	movhi	r6,32199
    de98:	01efcb34 	movhi	r7,48940
    de9c:	e009883a 	mov	r4,fp
    dea0:	980b883a 	mov	r5,r19
    dea4:	31bda204 	addi	r6,r6,-2424
    dea8:	39e85184 	addi	r7,r7,-24250
    deac:	d8c46c15 	stw	r3,4528(sp)
    deb0:	d8846b15 	stw	r2,4524(sp)
    deb4:	00275f00 	call	275f0 <__muldf3>
    deb8:	db846b17 	ldw	r14,4524(sp)
    debc:	db446c17 	ldw	r13,4528(sp)
    dec0:	100d883a 	mov	r6,r2
    dec4:	7009883a 	mov	r4,r14
    dec8:	680b883a 	mov	r5,r13
    decc:	180f883a 	mov	r7,r3
    ded0:	002611c0 	call	2611c <__adddf3>
    ded4:	dac46e17 	ldw	r11,4536(sp)
    ded8:	da846f17 	ldw	r10,4540(sp)
    dedc:	019dbbf4 	movhi	r6,30447
    dee0:	01cfe534 	movhi	r7,16276
    dee4:	5809883a 	mov	r4,r11
    dee8:	500b883a 	mov	r5,r10
    deec:	318c12c4 	addi	r6,r6,12363
    def0:	39e06d44 	addi	r7,r7,-32331
    def4:	1039883a 	mov	fp,r2
    def8:	1827883a 	mov	r19,r3
    defc:	00275f00 	call	275f0 <__muldf3>
    df00:	e009883a 	mov	r4,fp
    df04:	980b883a 	mov	r5,r19
    df08:	100d883a 	mov	r6,r2
    df0c:	180f883a 	mov	r7,r3
    df10:	002611c0 	call	2611c <__adddf3>
    df14:	0195dfb4 	movhi	r6,22398
    df18:	01cffdf4 	movhi	r7,16375
    df1c:	318315c4 	addi	r6,r6,3159
    df20:	39fb9204 	addi	r7,r7,-4536
    df24:	b809883a 	mov	r4,r23
    df28:	b00b883a 	mov	r5,r22
    df2c:	1827883a 	mov	r19,r3
    df30:	1039883a 	mov	fp,r2
    df34:	00275f00 	call	275f0 <__muldf3>
    df38:	980b883a 	mov	r5,r19
    df3c:	100d883a 	mov	r6,r2
    df40:	180f883a 	mov	r7,r3
    df44:	e009883a 	mov	r4,fp
    df48:	002611c0 	call	2611c <__adddf3>
    df4c:	01941234 	movhi	r6,20552
    df50:	01d01234 	movhi	r7,16456
    df54:	3199c604 	addi	r6,r6,26392
    df58:	39f63e04 	addi	r7,r7,-9992
    df5c:	1009883a 	mov	r4,r2
    df60:	180b883a 	mov	r5,r3
    df64:	0027e5c0 	call	27e5c <__subdf3>
    df68:	180b883a 	mov	r5,r3
    df6c:	1009883a 	mov	r4,r2
    df70:	00287580 	call	28758 <__fixdfsi>
    df74:	db046d17 	ldw	r12,4532(sp)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    df78:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x0109);
    df7c:	04c04244 	movi	r19,265
    const double p2 = -0.000210800032517545;
    const double p3 = 0.0190494874803309;
    const double p4 = 1.43317445923528;
    const double p5 = -47.6950779298333;
    const int rcal_lpfh_tbb = (int)(f*f*f*f*p1 + f*f*f*p2 + f*f*p3 + f*p4 + p5);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    df80:	60815a15 	stw	r2,1384(r12)
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    df84:	00092100 	call	9210 <LMS7002M_regs>
    df88:	00c000c4 	movi	r3,3
    df8c:	10c14b15 	stw	r3,1324(r2)
    LMS7002M_regs_spi_write(self, 0x0105);
    df90:	01404144 	movi	r5,261
    df94:	8009883a 	mov	r4,r16
    df98:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0109);
    df9c:	980b883a 	mov	r5,r19
    dfa0:	8009883a 	mov	r4,r16
    dfa4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //--- calibration ---//
    status = tx_cal_loop(self, channel, bw,
        &LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb,
    dfa8:	8009883a 	mov	r4,r16
    dfac:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0105_loopb_tbb = 3;
    LMS7002M_regs_spi_write(self, 0x0105);
    LMS7002M_regs_spi_write(self, 0x0109);

    //--- calibration ---//
    status = tx_cal_loop(self, channel, bw,
    dfb0:	10815a04 	addi	r2,r2,1384
    dfb4:	dcc00115 	stw	r19,4(sp)
    dfb8:	003f7606 	br	dd94 <__alt_data_end+0xfffcf594>

    //--- check filter bounds ---//
    if (bw < 28e6 || bw > 60e6)
    {
        //LMS7_logf(LMS7_ERROR, "LPFH bandwidth not in range[28 to 60 MHz]");
        status = -1;
    dfbc:	04ffffc4 	movi	r19,-1
    done:

    ////////////////////////////////////////////////////////////////////
    // stash tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    dfc0:	a00b883a 	mov	r5,r20
    dfc4:	8009883a 	mov	r4,r16
    dfc8:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    const int rcal_lpflad_tbb = LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb;
    dfcc:	8009883a 	mov	r4,r16
    dfd0:	00092100 	call	9210 <LMS7002M_regs>
    dfd4:	12015b17 	ldw	r8,1388(r2)
    const int ccal_lpflad_tbb = LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb;
    dfd8:	8009883a 	mov	r4,r16
    dfdc:	da046d15 	stw	r8,4532(sp)
    dfe0:	00092100 	call	9210 <LMS7002M_regs>
    dfe4:	11c15e17 	ldw	r7,1400(r2)
    const int rcal_lpfs5_tbb = LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb;
    dfe8:	8009883a 	mov	r4,r16
    dfec:	d9c46b15 	stw	r7,4524(sp)
    dff0:	00092100 	call	9210 <LMS7002M_regs>
    dff4:	10c15f17 	ldw	r3,1404(r2)
    const int rcal_lpfh_tbb = LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb;
    dff8:	8009883a 	mov	r4,r16
    dffc:	d8c46c15 	stw	r3,4528(sp)
    e000:	00092100 	call	9210 <LMS7002M_regs>

    ////////////////////////////////////////////////////////////////////
    // restore original register values
    ////////////////////////////////////////////////////////////////////
    memcpy(self->_regs, saved_map, sizeof(saved_map));
    e004:	d9046a17 	ldw	r4,4520(sp)
    e008:	01846804 	movi	r6,4512
    e00c:	d9400204 	addi	r5,sp,8
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    const int rcal_lpflad_tbb = LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb;
    const int ccal_lpflad_tbb = LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb;
    const int rcal_lpfs5_tbb = LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb;
    const int rcal_lpfh_tbb = LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb;
    e010:	17015a17 	ldw	fp,1384(r2)

    ////////////////////////////////////////////////////////////////////
    // restore original register values
    ////////////////////////////////////////////////////////////////////
    memcpy(self->_regs, saved_map, sizeof(saved_map));
    e014:	0012f240 	call	12f24 <memcpy>
    LMS7002M_regs_to_rfic(self);
    e018:	8009883a 	mov	r4,r16
    e01c:	00092180 	call	9218 <LMS7002M_regs_to_rfic>
    LMS7002M_set_mac_ch(self, channel);
    e020:	a00b883a 	mov	r5,r20
    e024:	8009883a 	mov	r4,r16
    e028:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    ////////////////////////////////////////////////////////////////////
    // apply tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    e02c:	a00b883a 	mov	r5,r20
    e030:	8009883a 	mov	r4,r16
    e034:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    e038:	8009883a 	mov	r4,r16
    e03c:	00092100 	call	9210 <LMS7002M_regs>
    e040:	da046d17 	ldw	r8,4532(sp)
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    e044:	8009883a 	mov	r4,r16

    ////////////////////////////////////////////////////////////////////
    // apply tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    e048:	12015b15 	stw	r8,1388(r2)
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    e04c:	00092100 	call	9210 <LMS7002M_regs>
    e050:	d9c46b17 	ldw	r7,4524(sp)
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    e054:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    // apply tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    e058:	11c15e15 	stw	r7,1400(r2)
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    e05c:	00092100 	call	9210 <LMS7002M_regs>
    e060:	d8c46c17 	ldw	r3,4528(sp)
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    e064:	8009883a 	mov	r4,r16
    // apply tbb calibration results
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    e068:	10c15f15 	stw	r3,1404(r2)
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    e06c:	00092100 	call	9210 <LMS7002M_regs>
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    e070:	8009883a 	mov	r4,r16
    ////////////////////////////////////////////////////////////////////
    LMS7002M_set_mac_ch(self, channel);
    LMS7002M_regs(self)->reg_0x0109_rcal_lpflad_tbb = rcal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_ccal_lpflad_tbb = ccal_lpflad_tbb;
    LMS7002M_regs(self)->reg_0x010a_rcal_lpfs5_tbb = rcal_lpfs5_tbb;
    LMS7002M_regs(self)->reg_0x0109_rcal_lpfh_tbb = rcal_lpfh_tbb;
    e074:	17015a15 	stw	fp,1384(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_frp_tbb = 1;
    e078:	00092100 	call	9210 <LMS7002M_regs>
    e07c:	00c00044 	movi	r3,1
    e080:	10c15815 	stw	r3,1376(r2)
    LMS7002M_regs(self)->reg_0x0108_ict_iamp_gg_frp_tbb = 6;
    e084:	8009883a 	mov	r4,r16
    e088:	00092100 	call	9210 <LMS7002M_regs>
    e08c:	00c00184 	movi	r3,6
    e090:	10c15915 	stw	r3,1380(r2)
    LMS7002M_regs_spi_write(self, 0x0108);
    e094:	01404204 	movi	r5,264
    e098:	8009883a 	mov	r4,r16
    e09c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0109);
    e0a0:	01404244 	movi	r5,265
    e0a4:	8009883a 	mov	r4,r16
    e0a8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x010a);
    e0ac:	01404284 	movi	r5,266
    e0b0:	8009883a 	mov	r4,r16
    e0b4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    ////////////////////////////////////////////////////////////////////
    // set the filter selection
    ////////////////////////////////////////////////////////////////////
    LMS7002M_tbb_set_path(self, channel, path);
    e0b8:	a80d883a 	mov	r6,r21
    e0bc:	a00b883a 	mov	r5,r20
    e0c0:	8009883a 	mov	r4,r16
    e0c4:	000cba80 	call	cba8 <LMS7002M_tbb_set_path>

    if (bwactual != NULL) *bwactual = bw;
    e0c8:	d8847a17 	ldw	r2,4584(sp)
    e0cc:	10000226 	beq	r2,zero,e0d8 <LMS7002M_tbb_set_filter_bw+0x8a4>
    e0d0:	14400015 	stw	r17,0(r2)
    e0d4:	14800115 	stw	r18,4(r2)
    return status;
}
    e0d8:	9805883a 	mov	r2,r19
    e0dc:	dfc47917 	ldw	ra,4580(sp)
    e0e0:	df047817 	ldw	fp,4576(sp)
    e0e4:	ddc47717 	ldw	r23,4572(sp)
    e0e8:	dd847617 	ldw	r22,4568(sp)
    e0ec:	dd447517 	ldw	r21,4564(sp)
    e0f0:	dd047417 	ldw	r20,4560(sp)
    e0f4:	dcc47317 	ldw	r19,4556(sp)
    e0f8:	dc847217 	ldw	r18,4552(sp)
    e0fc:	dc447117 	ldw	r17,4548(sp)
    e100:	dc047017 	ldw	r16,4544(sp)
    e104:	dec47a04 	addi	sp,sp,4584
    e108:	f800283a 	ret

0000e10c <LMS7002M_txtsp_enable>:
#include <stdlib.h>
#include <math.h> //M_PI
#include "LMS7002M_impl.h"

void LMS7002M_txtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    e10c:	defffd04 	addi	sp,sp,-12
    e110:	dfc00215 	stw	ra,8(sp)
    e114:	dc400115 	stw	r17,4(sp)
    e118:	dc000015 	stw	r16,0(sp)
    e11c:	3023883a 	mov	r17,r6
    e120:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    e124:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0200_en = enable?1:0;
    e128:	80846917 	ldw	r2,4516(r16)
    e12c:	8c403fcc 	andi	r17,r17,255
    self->regs->reg_0x0200_bstart = 0;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_LML;
    LMS7002M_regs_spi_write(self, 0x0200);
    e130:	8009883a 	mov	r4,r16

void LMS7002M_txtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0200_en = enable?1:0;
    e134:	1441d115 	stw	r17,1860(r2)
    self->regs->reg_0x0200_bstart = 0;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_LML;
    LMS7002M_regs_spi_write(self, 0x0200);
    e138:	04408004 	movi	r17,512
    e13c:	880b883a 	mov	r5,r17
void LMS7002M_txtsp_enable(LMS7002M_t *self, const LMS7002M_chan_t channel, const bool enable)
{
    LMS7002M_set_mac_ch(self, channel);

    self->regs->reg_0x0200_en = enable?1:0;
    self->regs->reg_0x0200_bstart = 0;
    e140:	1001d015 	stw	zero,1856(r2)
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_LML;
    e144:	1001cf15 	stw	zero,1852(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e148:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0203_hbi_ovr = REG_0X0203_HBI_OVR_BYPASS;
    e14c:	80846917 	ldw	r2,4516(r16)
    e150:	00c001c4 	movi	r3,7
    self->regs->reg_0x0208_gfir1_byp = 1;
    self->regs->reg_0x0208_dc_byp = 1;
    self->regs->reg_0x0208_gc_byp = 1;
    self->regs->reg_0x0208_ph_byp = 1;

    LMS7002M_regs_spi_write(self, 0x0200);
    e154:	880b883a 	mov	r5,r17
    self->regs->reg_0x0200_en = enable?1:0;
    self->regs->reg_0x0200_bstart = 0;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_LML;
    LMS7002M_regs_spi_write(self, 0x0200);

    self->regs->reg_0x0203_hbi_ovr = REG_0X0203_HBI_OVR_BYPASS;
    e158:	10c1d415 	stw	r3,1872(r2)

    self->regs->reg_0x0208_cmix_byp = 1;
    e15c:	00c00044 	movi	r3,1
    e160:	10c1e015 	stw	r3,1920(r2)
    self->regs->reg_0x0208_isinc_byp = 1;
    e164:	10c1e115 	stw	r3,1924(r2)
    self->regs->reg_0x0208_gfir3_byp = 1;
    e168:	10c1e215 	stw	r3,1928(r2)
    self->regs->reg_0x0208_gfir2_byp = 1;
    e16c:	10c1e315 	stw	r3,1932(r2)
    self->regs->reg_0x0208_gfir1_byp = 1;
    e170:	10c1e415 	stw	r3,1936(r2)
    self->regs->reg_0x0208_dc_byp = 1;
    e174:	10c1e515 	stw	r3,1940(r2)
    self->regs->reg_0x0208_gc_byp = 1;
    e178:	10c1e615 	stw	r3,1944(r2)
    self->regs->reg_0x0208_ph_byp = 1;
    e17c:	10c1e715 	stw	r3,1948(r2)

    LMS7002M_regs_spi_write(self, 0x0200);
    e180:	8009883a 	mov	r4,r16
    e184:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0203);
    e188:	8009883a 	mov	r4,r16
    e18c:	014080c4 	movi	r5,515
    e190:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0208);
    e194:	01408204 	movi	r5,520
    e198:	8009883a 	mov	r4,r16
}
    e19c:	dfc00217 	ldw	ra,8(sp)
    e1a0:	dc400117 	ldw	r17,4(sp)
    e1a4:	dc000017 	ldw	r16,0(sp)
    e1a8:	dec00304 	addi	sp,sp,12
    self->regs->reg_0x0208_gc_byp = 1;
    self->regs->reg_0x0208_ph_byp = 1;

    LMS7002M_regs_spi_write(self, 0x0200);
    LMS7002M_regs_spi_write(self, 0x0203);
    LMS7002M_regs_spi_write(self, 0x0208);
    e1ac:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000e1b0 <LMS7002M_txtsp_set_interp>:
}

void LMS7002M_txtsp_set_interp(LMS7002M_t *self, const LMS7002M_chan_t channel, const size_t interp)
{
    e1b0:	defffd04 	addi	sp,sp,-12
    e1b4:	dc400115 	stw	r17,4(sp)
    e1b8:	dc000015 	stw	r16,0(sp)
    e1bc:	dfc00215 	stw	ra,8(sp)
    e1c0:	2021883a 	mov	r16,r4
    e1c4:	3023883a 	mov	r17,r6
    LMS7002M_set_mac_ch(self, channel);
    e1c8:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    if (interp == 1) self->regs->reg_0x0203_hbi_ovr = REG_0X0203_HBI_OVR_BYPASS;
    e1cc:	00c00044 	movi	r3,1
    e1d0:	88c0041e 	bne	r17,r3,e1e4 <LMS7002M_txtsp_set_interp+0x34>
    e1d4:	80846917 	ldw	r2,4516(r16)
    e1d8:	00c001c4 	movi	r3,7
    e1dc:	10c1d415 	stw	r3,1872(r2)
    e1e0:	00001306 	br	e230 <LMS7002M_txtsp_set_interp+0x80>
    if (interp == 2) self->regs->reg_0x0203_hbi_ovr = 0;
    e1e4:	00800084 	movi	r2,2
    e1e8:	8880031e 	bne	r17,r2,e1f8 <LMS7002M_txtsp_set_interp+0x48>
    e1ec:	80846917 	ldw	r2,4516(r16)
    e1f0:	1001d415 	stw	zero,1872(r2)
    e1f4:	00000e06 	br	e230 <LMS7002M_txtsp_set_interp+0x80>
    if (interp == 4) self->regs->reg_0x0203_hbi_ovr = 1;
    e1f8:	01000104 	movi	r4,4
    e1fc:	8900021e 	bne	r17,r4,e208 <LMS7002M_txtsp_set_interp+0x58>
    e200:	80846917 	ldw	r2,4516(r16)
    e204:	00000e06 	br	e240 <LMS7002M_txtsp_set_interp+0x90>
    if (interp == 8) self->regs->reg_0x0203_hbi_ovr = 2;
    e208:	00c00204 	movi	r3,8
    e20c:	88c0031e 	bne	r17,r3,e21c <LMS7002M_txtsp_set_interp+0x6c>
    e210:	80c46917 	ldw	r3,4516(r16)
    e214:	1881d415 	stw	r2,1872(r3)
    e218:	00000a06 	br	e244 <LMS7002M_txtsp_set_interp+0x94>
    if (interp == 16) self->regs->reg_0x0203_hbi_ovr = 3;
    e21c:	00800404 	movi	r2,16
    e220:	8880031e 	bne	r17,r2,e230 <LMS7002M_txtsp_set_interp+0x80>
    e224:	80846917 	ldw	r2,4516(r16)
    e228:	00c000c4 	movi	r3,3
    e22c:	00000406 	br	e240 <LMS7002M_txtsp_set_interp+0x90>
    if (interp == 32) self->regs->reg_0x0203_hbi_ovr = 4;
    e230:	00800804 	movi	r2,32
    e234:	8880031e 	bne	r17,r2,e244 <LMS7002M_txtsp_set_interp+0x94>
    e238:	80846917 	ldw	r2,4516(r16)
    e23c:	00c00104 	movi	r3,4
    e240:	10c1d415 	stw	r3,1872(r2)

    LMS7002M_regs_spi_write(self, 0x0203);
    e244:	014080c4 	movi	r5,515
    e248:	8009883a 	mov	r4,r16
}
    e24c:	dfc00217 	ldw	ra,8(sp)
    e250:	dc400117 	ldw	r17,4(sp)
    e254:	dc000017 	ldw	r16,0(sp)
    e258:	dec00304 	addi	sp,sp,12
    if (interp == 4) self->regs->reg_0x0203_hbi_ovr = 1;
    if (interp == 8) self->regs->reg_0x0203_hbi_ovr = 2;
    if (interp == 16) self->regs->reg_0x0203_hbi_ovr = 3;
    if (interp == 32) self->regs->reg_0x0203_hbi_ovr = 4;

    LMS7002M_regs_spi_write(self, 0x0203);
    e25c:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000e260 <LMS7002M_txtsp_set_freq>:
}

void LMS7002M_txtsp_set_freq(LMS7002M_t *self, const LMS7002M_chan_t channel, const double freqRel)
{
    e260:	defff804 	addi	sp,sp,-32
    e264:	dd400615 	stw	r21,24(sp)
    e268:	dd000515 	stw	r20,20(sp)
    e26c:	dc800315 	stw	r18,12(sp)
    e270:	dc400215 	stw	r17,8(sp)
    e274:	dc000115 	stw	r16,4(sp)
    e278:	3023883a 	mov	r17,r6
    e27c:	2021883a 	mov	r16,r4
    e280:	3825883a 	mov	r18,r7
    e284:	dfc00715 	stw	ra,28(sp)
    e288:	dcc00415 	stw	r19,16(sp)
    e28c:	2829883a 	mov	r20,r5
    LMS7002M_set_mac_ch(self, channel);
    e290:	00098080 	call	9808 <LMS7002M_set_mac_ch>
    self->regs->reg_0x0208_cmix_byp = (freqRel==0.0)?1:0;
    e294:	000d883a 	mov	r6,zero
    e298:	000f883a 	mov	r7,zero
    e29c:	8809883a 	mov	r4,r17
    e2a0:	900b883a 	mov	r5,r18
    e2a4:	85446917 	ldw	r21,4516(r16)
    e2a8:	00273980 	call	27398 <__eqdf2>
    e2ac:	10000226 	beq	r2,zero,e2b8 <LMS7002M_txtsp_set_freq+0x58>
    e2b0:	0027883a 	mov	r19,zero
    e2b4:	00000106 	br	e2bc <LMS7002M_txtsp_set_freq+0x5c>
    e2b8:	04c00044 	movi	r19,1
    LMS7002M_regs_spi_write(self, 0x0208);
    e2bc:	8009883a 	mov	r4,r16
}

void LMS7002M_txtsp_set_freq(LMS7002M_t *self, const LMS7002M_chan_t channel, const double freqRel)
{
    LMS7002M_set_mac_ch(self, channel);
    self->regs->reg_0x0208_cmix_byp = (freqRel==0.0)?1:0;
    e2c0:	acc1e015 	stw	r19,1920(r21)
    LMS7002M_regs_spi_write(self, 0x0208);
    e2c4:	01408204 	movi	r5,520
    e2c8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_set_nco_freq(self, LMS_TX, channel, freqRel);
    e2cc:	880f883a 	mov	r7,r17
    e2d0:	dc800015 	stw	r18,0(sp)
    e2d4:	a00d883a 	mov	r6,r20
    e2d8:	01400044 	movi	r5,1
    e2dc:	8009883a 	mov	r4,r16
    e2e0:	0009ff40 	call	9ff4 <LMS7002M_set_nco_freq>
}
    e2e4:	dfc00717 	ldw	ra,28(sp)
    e2e8:	dd400617 	ldw	r21,24(sp)
    e2ec:	dd000517 	ldw	r20,20(sp)
    e2f0:	dcc00417 	ldw	r19,16(sp)
    e2f4:	dc800317 	ldw	r18,12(sp)
    e2f8:	dc400217 	ldw	r17,8(sp)
    e2fc:	dc000117 	ldw	r16,4(sp)
    e300:	dec00804 	addi	sp,sp,32
    e304:	f800283a 	ret

0000e308 <LMS7002M_txtsp_tsg_const>:

void LMS7002M_txtsp_tsg_const(LMS7002M_t *self, const LMS7002M_chan_t channel, const int valI, const int valQ)
{
    e308:	defffa04 	addi	sp,sp,-24
    e30c:	dfc00515 	stw	ra,20(sp)
    e310:	dd000415 	stw	r20,16(sp)
    e314:	dcc00315 	stw	r19,12(sp)
    e318:	3829883a 	mov	r20,r7
    e31c:	3027883a 	mov	r19,r6
    e320:	dc800215 	stw	r18,8(sp)
    e324:	dc400115 	stw	r17,4(sp)
    e328:	dc000015 	stw	r16,0(sp)
    e32c:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    e330:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //muxes
    self->regs->reg_0x0200_tsgfc = REG_0X0200_TSGFC_FS;
    e334:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_DC;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);
    e338:	04408004 	movi	r17,512
void LMS7002M_txtsp_tsg_const(LMS7002M_t *self, const LMS7002M_chan_t channel, const int valI, const int valQ)
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0200_tsgfc = REG_0X0200_TSGFC_FS;
    e33c:	04800044 	movi	r18,1
    e340:	1481c915 	stw	r18,1828(r2)
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_DC;
    e344:	1481ce15 	stw	r18,1848(r2)
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    e348:	1481cf15 	stw	r18,1852(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e34c:	880b883a 	mov	r5,r17
    e350:	8009883a 	mov	r4,r16
    e354:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //load I
    self->regs->reg_0x020c_dc_reg = valI;
    e358:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x020c);
    e35c:	8009883a 	mov	r4,r16
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_DC;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);

    //load I
    self->regs->reg_0x020c_dc_reg = valI;
    e360:	14c1ea15 	stw	r19,1960(r2)
    LMS7002M_regs_spi_write(self, 0x020c);
    e364:	04c08304 	movi	r19,524
    e368:	980b883a 	mov	r5,r19
    e36c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldi = 0;
    e370:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e374:	880b883a 	mov	r5,r17
    e378:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0200);

    //load I
    self->regs->reg_0x020c_dc_reg = valI;
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldi = 0;
    e37c:	1001cc15 	stw	zero,1840(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e380:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldi = 1;
    e384:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e388:	880b883a 	mov	r5,r17
    e38c:	8009883a 	mov	r4,r16
    //load I
    self->regs->reg_0x020c_dc_reg = valI;
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldi = 1;
    e390:	1481cc15 	stw	r18,1840(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e394:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldi = 0;
    e398:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e39c:	880b883a 	mov	r5,r17
    e3a0:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldi = 1;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldi = 0;
    e3a4:	1001cc15 	stw	zero,1840(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e3a8:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    //load Q
    self->regs->reg_0x020c_dc_reg = valQ;
    e3ac:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x020c);
    e3b0:	980b883a 	mov	r5,r19
    e3b4:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldi = 0;
    LMS7002M_regs_spi_write(self, 0x0200);

    //load Q
    self->regs->reg_0x020c_dc_reg = valQ;
    e3b8:	1501ea15 	stw	r20,1960(r2)
    LMS7002M_regs_spi_write(self, 0x020c);
    e3bc:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldq = 0;
    e3c0:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e3c4:	880b883a 	mov	r5,r17
    e3c8:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x0200);

    //load Q
    self->regs->reg_0x020c_dc_reg = valQ;
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldq = 0;
    e3cc:	1001cb15 	stw	zero,1836(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e3d0:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldq = 1;
    e3d4:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e3d8:	880b883a 	mov	r5,r17
    e3dc:	8009883a 	mov	r4,r16
    //load Q
    self->regs->reg_0x020c_dc_reg = valQ;
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 1;
    e3e0:	1481cb15 	stw	r18,1836(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e3e4:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    self->regs->reg_0x0200_tsgdcldq = 0;
    e3e8:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e3ec:	880b883a 	mov	r5,r17
    e3f0:	8009883a 	mov	r4,r16
    LMS7002M_regs_spi_write(self, 0x020c);
    self->regs->reg_0x0200_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 1;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 0;
    e3f4:	1001cb15 	stw	zero,1836(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
}
    e3f8:	dfc00517 	ldw	ra,20(sp)
    e3fc:	dd000417 	ldw	r20,16(sp)
    e400:	dcc00317 	ldw	r19,12(sp)
    e404:	dc800217 	ldw	r18,8(sp)
    e408:	dc400117 	ldw	r17,4(sp)
    e40c:	dc000017 	ldw	r16,0(sp)
    e410:	dec00604 	addi	sp,sp,24
    self->regs->reg_0x0200_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 1;
    LMS7002M_regs_spi_write(self, 0x0200);
    self->regs->reg_0x0200_tsgdcldq = 0;
    LMS7002M_regs_spi_write(self, 0x0200);
    e414:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000e418 <LMS7002M_txtsp_tsg_tone>:
}

void LMS7002M_txtsp_tsg_tone(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    e418:	defffc04 	addi	sp,sp,-16
    e41c:	dfc00315 	stw	ra,12(sp)
    e420:	dc800215 	stw	r18,8(sp)
    e424:	dc400115 	stw	r17,4(sp)
    e428:	dc000015 	stw	r16,0(sp)
    e42c:	2021883a 	mov	r16,r4
    LMS7002M_set_mac_ch(self, channel);
    e430:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    //muxes
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    e434:	80846917 	ldw	r2,4516(r16)
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    e438:	04800044 	movi	r18,1
    LMS7002M_regs_spi_write(self, 0x0200);
    e43c:	04408004 	movi	r17,512
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    e440:	1481cf15 	stw	r18,1852(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
    e444:	880b883a 	mov	r5,r17
    e448:	8009883a 	mov	r4,r16
void LMS7002M_txtsp_tsg_tone(LMS7002M_t *self, const LMS7002M_chan_t channel)
{
    LMS7002M_set_mac_ch(self, channel);

    //muxes
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    e44c:	1001ce15 	stw	zero,1848(r2)
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);
    e450:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0200_tsgfcw = REG_0X0200_TSGFCW_DIV8;
    e454:	80846917 	ldw	r2,4516(r16)
    LMS7002M_regs_spi_write(self, 0x0200);
    e458:	880b883a 	mov	r5,r17
    e45c:	8009883a 	mov	r4,r16
    //muxes
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);

    self->regs->reg_0x0200_tsgfcw = REG_0X0200_TSGFCW_DIV8;
    e460:	1481ca15 	stw	r18,1832(r2)
    LMS7002M_regs_spi_write(self, 0x0200);
}
    e464:	dfc00317 	ldw	ra,12(sp)
    e468:	dc800217 	ldw	r18,8(sp)
    e46c:	dc400117 	ldw	r17,4(sp)
    e470:	dc000017 	ldw	r16,0(sp)
    e474:	dec00404 	addi	sp,sp,16
    self->regs->reg_0x0200_tsgmode = REG_0X0200_TSGMODE_NCO;
    self->regs->reg_0x0200_insel = REG_0X0200_INSEL_TEST;
    LMS7002M_regs_spi_write(self, 0x0200);

    self->regs->reg_0x0200_tsgfcw = REG_0X0200_TSGFCW_DIV8;
    LMS7002M_regs_spi_write(self, 0x0200);
    e478:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000e47c <LMS7002M_txtsp_set_dc_correction>:
void LMS7002M_txtsp_set_dc_correction(
    LMS7002M_t *self,
    const LMS7002M_chan_t channel,
    const double valI,
    const double valQ)
{
    e47c:	defff904 	addi	sp,sp,-28
    e480:	dd400515 	stw	r21,20(sp)
    e484:	dd000415 	stw	r20,16(sp)
    e488:	dcc00315 	stw	r19,12(sp)
    e48c:	dc800215 	stw	r18,8(sp)
    e490:	dc400115 	stw	r17,4(sp)
    e494:	302b883a 	mov	r21,r6
    e498:	3829883a 	mov	r20,r7
    e49c:	dfc00615 	stw	ra,24(sp)
    e4a0:	dc000015 	stw	r16,0(sp)
    e4a4:	2023883a 	mov	r17,r4
    e4a8:	dcc00717 	ldw	r19,28(sp)
    e4ac:	dc800817 	ldw	r18,32(sp)
    LMS7002M_set_mac_ch(self, channel);
    e4b0:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    const bool bypass = (valI == 0.0) && (valQ == 0.0);
    e4b4:	000d883a 	mov	r6,zero
    e4b8:	000f883a 	mov	r7,zero
    e4bc:	a809883a 	mov	r4,r21
    e4c0:	a00b883a 	mov	r5,r20
    e4c4:	00273980 	call	27398 <__eqdf2>
    e4c8:	1000071e 	bne	r2,zero,e4e8 <LMS7002M_txtsp_set_dc_correction+0x6c>
    e4cc:	000d883a 	mov	r6,zero
    e4d0:	000f883a 	mov	r7,zero
    e4d4:	9809883a 	mov	r4,r19
    e4d8:	900b883a 	mov	r5,r18
    e4dc:	04000044 	movi	r16,1
    e4e0:	00273980 	call	27398 <__eqdf2>
    e4e4:	10000126 	beq	r2,zero,e4ec <LMS7002M_txtsp_set_dc_correction+0x70>
    e4e8:	0021883a 	mov	r16,zero
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    e4ec:	88846917 	ldw	r2,4516(r17)
    LMS7002M_regs_spi_write(self, 0x0208);
    e4f0:	8809883a 	mov	r4,r17
    e4f4:	01408204 	movi	r5,520
    const double valQ)
{
    LMS7002M_set_mac_ch(self, channel);

    const bool bypass = (valI == 0.0) && (valQ == 0.0);
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    e4f8:	1401e515 	stw	r16,1940(r2)
    LMS7002M_regs_spi_write(self, 0x0208);
    e4fc:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0204_dccorri = (int)(valI*128);
    e500:	000d883a 	mov	r6,zero
    e504:	01d01834 	movhi	r7,16480
    e508:	a809883a 	mov	r4,r21
    e50c:	a00b883a 	mov	r5,r20
    e510:	00275f00 	call	275f0 <__muldf3>
    e514:	8c046917 	ldw	r16,4516(r17)
    e518:	180b883a 	mov	r5,r3
    e51c:	1009883a 	mov	r4,r2
    e520:	00287580 	call	28758 <__fixdfsi>
    self->regs->reg_0x0204_dccorrq = (int)(valQ*128);
    e524:	000d883a 	mov	r6,zero
    e528:	01d01834 	movhi	r7,16480
    e52c:	9809883a 	mov	r4,r19
    e530:	900b883a 	mov	r5,r18

    const bool bypass = (valI == 0.0) && (valQ == 0.0);
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0204_dccorri = (int)(valI*128);
    e534:	8081d615 	stw	r2,1880(r16)
    self->regs->reg_0x0204_dccorrq = (int)(valQ*128);
    e538:	00275f00 	call	275f0 <__muldf3>
    e53c:	180b883a 	mov	r5,r3
    e540:	1009883a 	mov	r4,r2
    e544:	00287580 	call	28758 <__fixdfsi>
    LMS7002M_regs_spi_write(self, 0x0204);
    e548:	01408104 	movi	r5,516
    e54c:	8809883a 	mov	r4,r17
    const bool bypass = (valI == 0.0) && (valQ == 0.0);
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0204_dccorri = (int)(valI*128);
    self->regs->reg_0x0204_dccorrq = (int)(valQ*128);
    e550:	8081d715 	stw	r2,1884(r16)
    LMS7002M_regs_spi_write(self, 0x0204);
}
    e554:	dfc00617 	ldw	ra,24(sp)
    e558:	dd400517 	ldw	r21,20(sp)
    e55c:	dd000417 	ldw	r20,16(sp)
    e560:	dcc00317 	ldw	r19,12(sp)
    e564:	dc800217 	ldw	r18,8(sp)
    e568:	dc400117 	ldw	r17,4(sp)
    e56c:	dc000017 	ldw	r16,0(sp)
    e570:	dec00704 	addi	sp,sp,28
    self->regs->reg_0x0208_dc_byp = bypass?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0204_dccorri = (int)(valI*128);
    self->regs->reg_0x0204_dccorrq = (int)(valQ*128);
    LMS7002M_regs_spi_write(self, 0x0204);
    e574:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000e578 <LMS7002M_txtsp_set_iq_correction>:
void LMS7002M_txtsp_set_iq_correction(
    LMS7002M_t *self,
    const LMS7002M_chan_t channel,
    const double phase,
    const double gain)
{
    e578:	defff804 	addi	sp,sp,-32
    e57c:	dd800615 	stw	r22,24(sp)
    e580:	dd400515 	stw	r21,20(sp)
    e584:	dc800215 	stw	r18,8(sp)
    e588:	dc400115 	stw	r17,4(sp)
    e58c:	dc000015 	stw	r16,0(sp)
    e590:	302d883a 	mov	r22,r6
    e594:	382b883a 	mov	r21,r7
    e598:	dfc00715 	stw	ra,28(sp)
    e59c:	dd000415 	stw	r20,16(sp)
    e5a0:	dcc00315 	stw	r19,12(sp)
    e5a4:	2021883a 	mov	r16,r4
    e5a8:	dc800817 	ldw	r18,32(sp)
    e5ac:	dc400917 	ldw	r17,36(sp)
    LMS7002M_set_mac_ch(self, channel);
    e5b0:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    const bool bypassPhase = (phase == 0.0);
    e5b4:	000d883a 	mov	r6,zero
    e5b8:	000f883a 	mov	r7,zero
    e5bc:	b009883a 	mov	r4,r22
    e5c0:	a80b883a 	mov	r5,r21
    e5c4:	00273980 	call	27398 <__eqdf2>
    e5c8:	10000226 	beq	r2,zero,e5d4 <LMS7002M_txtsp_set_iq_correction+0x5c>
    e5cc:	0029883a 	mov	r20,zero
    e5d0:	00000106 	br	e5d8 <LMS7002M_txtsp_set_iq_correction+0x60>
    e5d4:	05000044 	movi	r20,1
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    e5d8:	000d883a 	mov	r6,zero
    e5dc:	01cffc34 	movhi	r7,16368
    e5e0:	9009883a 	mov	r4,r18
    e5e4:	880b883a 	mov	r5,r17
    e5e8:	00273980 	call	27398 <__eqdf2>
    e5ec:	04c00044 	movi	r19,1
    e5f0:	10000726 	beq	r2,zero,e610 <LMS7002M_txtsp_set_iq_correction+0x98>
    e5f4:	000d883a 	mov	r6,zero
    e5f8:	000f883a 	mov	r7,zero
    e5fc:	9009883a 	mov	r4,r18
    e600:	880b883a 	mov	r5,r17
    e604:	00273980 	call	27398 <__eqdf2>
    e608:	10000126 	beq	r2,zero,e610 <LMS7002M_txtsp_set_iq_correction+0x98>
    e60c:	0027883a 	mov	r19,zero
    self->regs->reg_0x0208_ph_byp = bypassPhase?1:0;
    e610:	80846917 	ldw	r2,4516(r16)
    e614:	a5003fcc 	andi	r20,r20,255
    self->regs->reg_0x0208_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);
    e618:	01408204 	movi	r5,520
{
    LMS7002M_set_mac_ch(self, channel);

    const bool bypassPhase = (phase == 0.0);
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    self->regs->reg_0x0208_ph_byp = bypassPhase?1:0;
    e61c:	1501e715 	stw	r20,1948(r2)
    self->regs->reg_0x0208_gc_byp = bypassGain?1:0;
    e620:	14c1e615 	stw	r19,1944(r2)
    LMS7002M_regs_spi_write(self, 0x0208);
    e624:	8009883a 	mov	r4,r16
    e628:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>

    self->regs->reg_0x0203_iqcorr = (int)(2047*(phase/(M_PI/2)));
    e62c:	01951134 	movhi	r6,21572
    e630:	01cffe74 	movhi	r7,16377
    e634:	318b4604 	addi	r6,r6,11544
    e638:	39c87ec4 	addi	r7,r7,8699
    e63c:	b009883a 	mov	r4,r22
    e640:	a80b883a 	mov	r5,r21
    e644:	00269c80 	call	269c8 <__divdf3>
    e648:	01d02834 	movhi	r7,16544
    e64c:	000d883a 	mov	r6,zero
    e650:	39ff0004 	addi	r7,r7,-1024
    e654:	1009883a 	mov	r4,r2
    e658:	180b883a 	mov	r5,r3
    e65c:	00275f00 	call	275f0 <__muldf3>
    e660:	84c46917 	ldw	r19,4516(r16)
    e664:	1009883a 	mov	r4,r2
    e668:	180b883a 	mov	r5,r3
    e66c:	00287580 	call	28758 <__fixdfsi>
    self->regs->reg_0x0202_gcorri = 2047;
    e670:	0501ffc4 	movi	r20,2047
    const bool bypassGain = (gain == 1.0) || (gain == 0.0);
    self->regs->reg_0x0208_ph_byp = bypassPhase?1:0;
    self->regs->reg_0x0208_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0203_iqcorr = (int)(2047*(phase/(M_PI/2)));
    e674:	9881d515 	stw	r2,1876(r19)
    self->regs->reg_0x0202_gcorri = 2047;
    e678:	9d01d315 	stw	r20,1868(r19)
    self->regs->reg_0x0201_gcorrq = 2047;
    if (gain > 1.0) self->regs->reg_0x0201_gcorrq = (int)((1.0/gain)*2047);
    e67c:	000d883a 	mov	r6,zero
    e680:	01cffc34 	movhi	r7,16368
    e684:	9009883a 	mov	r4,r18
    e688:	880b883a 	mov	r5,r17
    e68c:	00274200 	call	27420 <__gedf2>
    e690:	00800216 	blt	zero,r2,e69c <LMS7002M_txtsp_set_iq_correction+0x124>
    self->regs->reg_0x0208_gc_byp = bypassGain?1:0;
    LMS7002M_regs_spi_write(self, 0x0208);

    self->regs->reg_0x0203_iqcorr = (int)(2047*(phase/(M_PI/2)));
    self->regs->reg_0x0202_gcorri = 2047;
    self->regs->reg_0x0201_gcorrq = 2047;
    e694:	9d01d215 	stw	r20,1864(r19)
    e698:	00000f06 	br	e6d8 <LMS7002M_txtsp_set_iq_correction+0x160>
    if (gain > 1.0) self->regs->reg_0x0201_gcorrq = (int)((1.0/gain)*2047);
    e69c:	900d883a 	mov	r6,r18
    e6a0:	880f883a 	mov	r7,r17
    e6a4:	0009883a 	mov	r4,zero
    e6a8:	014ffc34 	movhi	r5,16368
    e6ac:	00269c80 	call	269c8 <__divdf3>
    e6b0:	01d02834 	movhi	r7,16544
    e6b4:	000d883a 	mov	r6,zero
    e6b8:	39ff0004 	addi	r7,r7,-1024
    e6bc:	1009883a 	mov	r4,r2
    e6c0:	180b883a 	mov	r5,r3
    e6c4:	00275f00 	call	275f0 <__muldf3>
    e6c8:	1009883a 	mov	r4,r2
    e6cc:	180b883a 	mov	r5,r3
    e6d0:	00287580 	call	28758 <__fixdfsi>
    e6d4:	9881d215 	stw	r2,1864(r19)
    if (gain < 1.0) self->regs->reg_0x0202_gcorri = (int)((gain/1.0)*2047);
    e6d8:	000d883a 	mov	r6,zero
    e6dc:	01cffc34 	movhi	r7,16368
    e6e0:	9009883a 	mov	r4,r18
    e6e4:	880b883a 	mov	r5,r17
    e6e8:	00274fc0 	call	274fc <__ledf2>
    e6ec:	10000a0e 	bge	r2,zero,e718 <LMS7002M_txtsp_set_iq_correction+0x1a0>
    e6f0:	01d02834 	movhi	r7,16544
    e6f4:	000d883a 	mov	r6,zero
    e6f8:	39ff0004 	addi	r7,r7,-1024
    e6fc:	9009883a 	mov	r4,r18
    e700:	880b883a 	mov	r5,r17
    e704:	00275f00 	call	275f0 <__muldf3>
    e708:	1009883a 	mov	r4,r2
    e70c:	180b883a 	mov	r5,r3
    e710:	00287580 	call	28758 <__fixdfsi>
    e714:	9881d315 	stw	r2,1868(r19)

    LMS7002M_regs_spi_write(self, 0x0203);
    e718:	8009883a 	mov	r4,r16
    e71c:	014080c4 	movi	r5,515
    e720:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0202);
    e724:	8009883a 	mov	r4,r16
    e728:	01408084 	movi	r5,514
    e72c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_regs_spi_write(self, 0x0201);
    e730:	01408044 	movi	r5,513
    e734:	8009883a 	mov	r4,r16
}
    e738:	dfc00717 	ldw	ra,28(sp)
    e73c:	dd800617 	ldw	r22,24(sp)
    e740:	dd400517 	ldw	r21,20(sp)
    e744:	dd000417 	ldw	r20,16(sp)
    e748:	dcc00317 	ldw	r19,12(sp)
    e74c:	dc800217 	ldw	r18,8(sp)
    e750:	dc400117 	ldw	r17,4(sp)
    e754:	dc000017 	ldw	r16,0(sp)
    e758:	dec00804 	addi	sp,sp,32
    if (gain > 1.0) self->regs->reg_0x0201_gcorrq = (int)((1.0/gain)*2047);
    if (gain < 1.0) self->regs->reg_0x0202_gcorri = (int)((gain/1.0)*2047);

    LMS7002M_regs_spi_write(self, 0x0203);
    LMS7002M_regs_spi_write(self, 0x0202);
    LMS7002M_regs_spi_write(self, 0x0201);
    e75c:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000e760 <LMS7002M_read_vco_cmp>:
#include "platform.h"
#include <LMS7002M/LMS7002M_time.h>
#include <LMS7002M/LMS7002M_logger.h>

static void LMS7002M_read_vco_cmp(LMS7002M_t *self, const int vco_cmp_addr)
{
    e760:	defffd04 	addi	sp,sp,-12
    e764:	dfc00215 	stw	ra,8(sp)
    e768:	dc400115 	stw	r17,4(sp)
    e76c:	dc000015 	stw	r16,0(sp)
    e770:	2823883a 	mov	r17,r5
    e774:	2021883a 	mov	r16,r4
    //an initial read forces spi writes to be flushed
    //any read will do, the address does not matter
    LMS7002M_regs_spi_read(self, vco_cmp_addr);
    e778:	00091d40 	call	91d4 <LMS7002M_regs_spi_read>

    //sleep while the comparator value settles
    mdelay(1);// supervise that time actualy longs 1ms
    e77c:	01000044 	movi	r4,1
    e780:	000ec9c0 	call	ec9c <mdelay>
    //LMS7_sleep_for(LMS7_time_tps()/1000); //1 ms -> ticks

    //final read of the comparator after settling
    LMS7002M_regs_spi_read(self, vco_cmp_addr);
    e784:	880b883a 	mov	r5,r17
    e788:	8009883a 	mov	r4,r16
}
    e78c:	dfc00217 	ldw	ra,8(sp)
    e790:	dc400117 	ldw	r17,4(sp)
    e794:	dc000017 	ldw	r16,0(sp)
    e798:	dec00304 	addi	sp,sp,12
    //sleep while the comparator value settles
    mdelay(1);// supervise that time actualy longs 1ms
    //LMS7_sleep_for(LMS7_time_tps()/1000); //1 ms -> ticks

    //final read of the comparator after settling
    LMS7002M_regs_spi_read(self, vco_cmp_addr);
    e79c:	00091d41 	jmpi	91d4 <LMS7002M_regs_spi_read>

0000e7a0 <LMS7002M_tune_vco_sweep>:
    int *vco_cmplo_reg,
    const int vco_cmp_addr,
    const int start_point,
    int *lo, int *hi
)
{
    e7a0:	defff604 	addi	sp,sp,-40
    int csw_lowest = start_point+128;
    e7a4:	d8800c17 	ldw	r2,48(sp)
    int *vco_cmplo_reg,
    const int vco_cmp_addr,
    const int start_point,
    int *lo, int *hi
)
{
    e7a8:	dd800615 	stw	r22,24(sp)
    e7ac:	dd800a17 	ldw	r22,40(sp)
    e7b0:	df000815 	stw	fp,32(sp)
    e7b4:	ddc00715 	stw	r23,28(sp)
    e7b8:	dd400515 	stw	r21,20(sp)
    e7bc:	dd000415 	stw	r20,16(sp)
    e7c0:	dcc00315 	stw	r19,12(sp)
    e7c4:	dc400115 	stw	r17,4(sp)
    e7c8:	dc000015 	stw	r16,0(sp)
    e7cc:	dfc00915 	stw	ra,36(sp)
    e7d0:	dc800215 	stw	r18,8(sp)
    e7d4:	2027883a 	mov	r19,r4
    e7d8:	2821883a 	mov	r16,r5
    e7dc:	302b883a 	mov	r21,r6
    e7e0:	3829883a 	mov	r20,r7
    int csw_lowest = start_point+128;
    e7e4:	14402004 	addi	r17,r2,128
    *vco_csw_reg = start_point;
    e7e8:	28800015 	stw	r2,0(r5)
    for (int i = 6; i >= 0; i--)
    e7ec:	05c00184 	movi	r23,6
    {
        *vco_csw_reg |= 1 << i;
    e7f0:	07000044 	movi	fp,1
    e7f4:	80c00017 	ldw	r3,0(r16)
    e7f8:	e5e4983a 	sll	r18,fp,r23
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e7fc:	a80b883a 	mov	r5,r21
    e800:	9809883a 	mov	r4,r19
{
    int csw_lowest = start_point+128;
    *vco_csw_reg = start_point;
    for (int i = 6; i >= 0; i--)
    {
        *vco_csw_reg |= 1 << i;
    e804:	1c86b03a 	or	r3,r3,r18
    e808:	80c00015 	stw	r3,0(r16)
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e80c:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
        LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    e810:	d9400b17 	ldw	r5,44(sp)
    e814:	9809883a 	mov	r4,r19
    e818:	000e7600 	call	e760 <LMS7002M_read_vco_cmp>

        //LMS7_logf(LMS7_DEBUG, "i=%d, hi=%d, lo=%d", i, *vco_cmpho_reg, *vco_cmplo_reg);
        if (*vco_cmplo_reg != 0)
    e81c:	b0c00017 	ldw	r3,0(r22)
    e820:	18000426 	beq	r3,zero,e834 <LMS7002M_tune_vco_sweep+0x94>
        {
            *vco_csw_reg &= ~(1 << i); //clear bit i
    e824:	80c00017 	ldw	r3,0(r16)
    e828:	04a4303a 	nor	r18,zero,r18
    e82c:	1ca4703a 	and	r18,r3,r18
    e830:	84800015 	stw	r18,0(r16)
        }
        if (*vco_cmpho_reg != 0 && *vco_cmplo_reg == 0 && *vco_csw_reg < csw_lowest)
    e834:	a0c00017 	ldw	r3,0(r20)
    e838:	18000526 	beq	r3,zero,e850 <LMS7002M_tune_vco_sweep+0xb0>
    e83c:	b0c00017 	ldw	r3,0(r22)
    e840:	1800031e 	bne	r3,zero,e850 <LMS7002M_tune_vco_sweep+0xb0>
    e844:	80c00017 	ldw	r3,0(r16)
    e848:	1c40010e 	bge	r3,r17,e850 <LMS7002M_tune_vco_sweep+0xb0>
    e84c:	1823883a 	mov	r17,r3
        {
            csw_lowest = *vco_csw_reg;
        }
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e850:	a80b883a 	mov	r5,r21
    e854:	9809883a 	mov	r4,r19
    e858:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    int *lo, int *hi
)
{
    int csw_lowest = start_point+128;
    *vco_csw_reg = start_point;
    for (int i = 6; i >= 0; i--)
    e85c:	bdffffc4 	addi	r23,r23,-1
    e860:	00bfffc4 	movi	r2,-1
    e864:	b8bfe31e 	bne	r23,r2,e7f4 <__alt_data_end+0xfffcfff4>
        }
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    }

    //find the midpoint for the high and low bounds
    int csw_highest = *vco_csw_reg;
    e868:	84800017 	ldw	r18,0(r16)
    while (csw_lowest <= csw_highest && csw_lowest > start_point)
    e86c:	94401016 	blt	r18,r17,e8b0 <LMS7002M_tune_vco_sweep+0x110>
    e870:	d8800c17 	ldw	r2,48(sp)
    e874:	14400e0e 	bge	r2,r17,e8b0 <LMS7002M_tune_vco_sweep+0x110>
    {
        csw_lowest--;
    e878:	8dffffc4 	addi	r23,r17,-1
        *vco_csw_reg = csw_lowest;
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e87c:	a80b883a 	mov	r5,r21
    e880:	9809883a 	mov	r4,r19
    //find the midpoint for the high and low bounds
    int csw_highest = *vco_csw_reg;
    while (csw_lowest <= csw_highest && csw_lowest > start_point)
    {
        csw_lowest--;
        *vco_csw_reg = csw_lowest;
    e884:	85c00015 	stw	r23,0(r16)
        LMS7002M_regs_spi_write(self, vco_csw_addr);
    e888:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
        LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    e88c:	d9400b17 	ldw	r5,44(sp)
    e890:	9809883a 	mov	r4,r19
    e894:	000e7600 	call	e760 <LMS7002M_read_vco_cmp>

        if (*vco_cmpho_reg != 0 && *vco_cmplo_reg == 0) continue;
    e898:	a0800017 	ldw	r2,0(r20)
    e89c:	10000426 	beq	r2,zero,e8b0 <LMS7002M_tune_vco_sweep+0x110>
    e8a0:	b0800017 	ldw	r2,0(r22)
    e8a4:	1000021e 	bne	r2,zero,e8b0 <LMS7002M_tune_vco_sweep+0x110>

    //find the midpoint for the high and low bounds
    int csw_highest = *vco_csw_reg;
    while (csw_lowest <= csw_highest && csw_lowest > start_point)
    {
        csw_lowest--;
    e8a8:	b823883a 	mov	r17,r23
    e8ac:	003fef06 	br	e86c <__alt_data_end+0xfffd006c>
        if (*vco_cmpho_reg != 0 && *vco_cmplo_reg == 0) continue;
        csw_lowest++;
        break;
    }

    *lo = csw_lowest;
    e8b0:	d8800d17 	ldw	r2,52(sp)
    e8b4:	14400015 	stw	r17,0(r2)
    *hi = csw_highest;
    e8b8:	d8800e17 	ldw	r2,56(sp)
    e8bc:	14800015 	stw	r18,0(r2)
    //LMS7_logf(LMS7_DEBUG, "lowest CSW_VCO %i, highest CSW_VCO %i", csw_lowest, csw_highest);
    return 0;
}
    e8c0:	0005883a 	mov	r2,zero
    e8c4:	dfc00917 	ldw	ra,36(sp)
    e8c8:	df000817 	ldw	fp,32(sp)
    e8cc:	ddc00717 	ldw	r23,28(sp)
    e8d0:	dd800617 	ldw	r22,24(sp)
    e8d4:	dd400517 	ldw	r21,20(sp)
    e8d8:	dd000417 	ldw	r20,16(sp)
    e8dc:	dcc00317 	ldw	r19,12(sp)
    e8e0:	dc800217 	ldw	r18,8(sp)
    e8e4:	dc400117 	ldw	r17,4(sp)
    e8e8:	dc000017 	ldw	r16,0(sp)
    e8ec:	dec00a04 	addi	sp,sp,40
    e8f0:	f800283a 	ret

0000e8f4 <LMS7002M_tune_vco>:
    const int vco_csw_addr,
    int *vco_cmpho_reg,
    int *vco_cmplo_reg,
    const int vco_cmp_addr
)
{
    e8f4:	defff004 	addi	sp,sp,-64
    e8f8:	dfc00f15 	stw	ra,60(sp)
    e8fc:	dd400e15 	stw	r21,56(sp)
    e900:	dd000d15 	stw	r20,52(sp)
    e904:	dcc00c15 	stw	r19,48(sp)
    e908:	dc800b15 	stw	r18,44(sp)
    e90c:	dc400a15 	stw	r17,40(sp)
    e910:	dc000915 	stw	r16,36(sp)
    e914:	dcc01117 	ldw	r19,68(sp)
   
    //check comparator under minimum setting
    *vco_csw_reg = 0;
    e918:	28000015 	stw	zero,0(r5)
    const int vco_csw_addr,
    int *vco_cmpho_reg,
    int *vco_cmplo_reg,
    const int vco_cmp_addr
)
{
    e91c:	282b883a 	mov	r21,r5
   
    //check comparator under minimum setting
    *vco_csw_reg = 0;
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    e920:	300b883a 	mov	r5,r6
    const int vco_csw_addr,
    int *vco_cmpho_reg,
    int *vco_cmplo_reg,
    const int vco_cmp_addr
)
{
    e924:	3825883a 	mov	r18,r7
    e928:	2021883a 	mov	r16,r4
    e92c:	3029883a 	mov	r20,r6
    e930:	dc401017 	ldw	r17,64(sp)
   
    //check comparator under minimum setting
    *vco_csw_reg = 0;
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    e934:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
     
    LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    e938:	980b883a 	mov	r5,r19
    e93c:	8009883a 	mov	r4,r16
    e940:	000e7600 	call	e760 <LMS7002M_read_vco_cmp>
    if (*vco_cmpho_reg == 1 && *vco_cmplo_reg == 1)
    e944:	90800017 	ldw	r2,0(r18)
    e948:	00c00044 	movi	r3,1
    e94c:	10c0051e 	bne	r2,r3,e964 <LMS7002M_tune_vco+0x70>
    e950:	88c00017 	ldw	r3,0(r17)
    e954:	1880031e 	bne	r3,r2,e964 <LMS7002M_tune_vco+0x70>
    {
        LMS7_log(LMS7_DEBUG, "VCO select FAIL - too high");
    e958:	014000f4 	movhi	r5,3
    e95c:	2966d704 	addi	r5,r5,-25764
    e960:	00004b06 	br	ea90 <LMS7002M_tune_vco+0x19c>
        return -1;
    }

    //check comparator under maximum setting
    *vco_csw_reg = 255;
    e964:	00803fc4 	movi	r2,255
    e968:	a8800015 	stw	r2,0(r21)
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    e96c:	a00b883a 	mov	r5,r20
    e970:	8009883a 	mov	r4,r16
    e974:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    e978:	980b883a 	mov	r5,r19
    e97c:	8009883a 	mov	r4,r16
    e980:	000e7600 	call	e760 <LMS7002M_read_vco_cmp>
    if (*vco_cmpho_reg == 0 && *vco_cmplo_reg == 0)
    e984:	90800017 	ldw	r2,0(r18)
    e988:	1000051e 	bne	r2,zero,e9a0 <LMS7002M_tune_vco+0xac>
    e98c:	88800017 	ldw	r2,0(r17)
    e990:	1000031e 	bne	r2,zero,e9a0 <LMS7002M_tune_vco+0xac>
    {
        LMS7_log(LMS7_DEBUG, "VCO select FAIL - too low");
    e994:	014000f4 	movhi	r5,3
    e998:	2966de04 	addi	r5,r5,-25736
    e99c:	00003c06 	br	ea90 <LMS7002M_tune_vco+0x19c>
        return -1;
    }
   
    //search both segments of the 8-bit space
    int lo0, hi0, lo1, hi1;
    LMS7002M_tune_vco_sweep(self, vco_csw_reg, vco_csw_addr, vco_cmpho_reg, vco_cmplo_reg, vco_cmp_addr, 0, &lo0, &hi0);
    e9a0:	d8800704 	addi	r2,sp,28
    e9a4:	d8800415 	stw	r2,16(sp)
    e9a8:	d8800804 	addi	r2,sp,32
    e9ac:	900f883a 	mov	r7,r18
    e9b0:	a00d883a 	mov	r6,r20
    e9b4:	a80b883a 	mov	r5,r21
    e9b8:	8009883a 	mov	r4,r16
    e9bc:	d8800315 	stw	r2,12(sp)
    e9c0:	d8000215 	stw	zero,8(sp)
    e9c4:	dcc00115 	stw	r19,4(sp)
    e9c8:	dc400015 	stw	r17,0(sp)
    e9cc:	000e7a00 	call	e7a0 <LMS7002M_tune_vco_sweep>
    LMS7002M_tune_vco_sweep(self, vco_csw_reg, vco_csw_addr, vco_cmpho_reg, vco_cmplo_reg, vco_cmp_addr, 128, &lo1, &hi1);
    e9d0:	d8800504 	addi	r2,sp,20
    e9d4:	d8800415 	stw	r2,16(sp)
    e9d8:	d8800604 	addi	r2,sp,24
    e9dc:	d8800315 	stw	r2,12(sp)
    e9e0:	00802004 	movi	r2,128
    e9e4:	a00d883a 	mov	r6,r20
    e9e8:	a80b883a 	mov	r5,r21
    e9ec:	8009883a 	mov	r4,r16
    e9f0:	d8800215 	stw	r2,8(sp)
    e9f4:	dcc00115 	stw	r19,4(sp)
    e9f8:	dc400015 	stw	r17,0(sp)
    e9fc:	900f883a 	mov	r7,r18
    ea00:	000e7a00 	call	e7a0 <LMS7002M_tune_vco_sweep>

    //determine overall high-low with overlap
    int csw_lowest, csw_highest;
    if (hi0 == lo1-1)
    ea04:	d9000617 	ldw	r4,24(sp)
    ea08:	d8800717 	ldw	r2,28(sp)
    ea0c:	d8c00817 	ldw	r3,32(sp)
    ea10:	21bfffc4 	addi	r6,r4,-1
    ea14:	d9400517 	ldw	r5,20(sp)
    ea18:	3080021e 	bne	r6,r2,ea24 <LMS7002M_tune_vco+0x130>
    {
        csw_lowest = lo0;
        csw_highest = hi1;
    ea1c:	2805883a 	mov	r2,r5
    ea20:	00000506 	br	ea38 <LMS7002M_tune_vco+0x144>
    }

    //otherwise use bigger range
    else if ((hi0-lo0) > (hi1-lo1))
    ea24:	10cdc83a 	sub	r6,r2,r3
    ea28:	290fc83a 	sub	r7,r5,r4
    ea2c:	39800216 	blt	r7,r6,ea38 <LMS7002M_tune_vco+0x144>
        csw_highest = hi0;
    }
    else
    {
        csw_lowest = lo1;
        csw_highest = hi1;
    ea30:	2805883a 	mov	r2,r5
        csw_lowest = lo0;
        csw_highest = hi0;
    }
    else
    {
        csw_lowest = lo1;
    ea34:	2007883a 	mov	r3,r4
        csw_highest = hi1;
    }

    //set the midpoint of the search
    *vco_csw_reg = (csw_highest+csw_lowest)/2;
    ea38:	1885883a 	add	r2,r3,r2
    ea3c:	1006d7fa 	srli	r3,r2,31
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    ea40:	a00b883a 	mov	r5,r20
    ea44:	8009883a 	mov	r4,r16
        csw_lowest = lo1;
        csw_highest = hi1;
    }

    //set the midpoint of the search
    *vco_csw_reg = (csw_highest+csw_lowest)/2;
    ea48:	1885883a 	add	r2,r3,r2
    ea4c:	1005d07a 	srai	r2,r2,1
    ea50:	a8800015 	stw	r2,0(r21)
    LMS7002M_regs_spi_write(self, vco_csw_addr);
    ea54:	0006a480 	call	6a48 <LMS7002M_regs_spi_write>
    //LMS7_logf(LMS7_DEBUG, "lowest CSW_VCO %i, highest CSW_VCO %i, CSW_VCO %i", csw_lowest, csw_highest, *vco_csw_reg);

    //check that the vco selection was successful
    LMS7002M_read_vco_cmp(self, vco_cmp_addr);
    ea58:	980b883a 	mov	r5,r19
    ea5c:	8009883a 	mov	r4,r16
    ea60:	000e7600 	call	e760 <LMS7002M_read_vco_cmp>
    if (*vco_cmpho_reg != 0 && *vco_cmplo_reg == 0)
    ea64:	90800017 	ldw	r2,0(r18)
    ea68:	10000726 	beq	r2,zero,ea88 <LMS7002M_tune_vco+0x194>
    ea6c:	8c000017 	ldw	r16,0(r17)
    ea70:	8000051e 	bne	r16,zero,ea88 <LMS7002M_tune_vco+0x194>
    {
        LMS7_log(LMS7_DEBUG, "VCO OK");
    ea74:	014000f4 	movhi	r5,3
    ea78:	2966e504 	addi	r5,r5,-25708
    ea7c:	010001c4 	movi	r4,7
    ea80:	0009fa00 	call	9fa0 <LMS7_log>
    {
        LMS7_log(LMS7_DEBUG, "VCO select FAIL");
        return -1;
    }
    
    return 0;
    ea84:	00000506 	br	ea9c <LMS7002M_tune_vco+0x1a8>
    {
        LMS7_log(LMS7_DEBUG, "VCO OK");
    }
    else
    {
        LMS7_log(LMS7_DEBUG, "VCO select FAIL");
    ea88:	014000f4 	movhi	r5,3
    ea8c:	29658204 	addi	r5,r5,-27128
    ea90:	010001c4 	movi	r4,7
    ea94:	0009fa00 	call	9fa0 <LMS7_log>
        return -1;
    ea98:	043fffc4 	movi	r16,-1
    }
    
    return 0;
}
    ea9c:	8005883a 	mov	r2,r16
    eaa0:	dfc00f17 	ldw	ra,60(sp)
    eaa4:	dd400e17 	ldw	r21,56(sp)
    eaa8:	dd000d17 	ldw	r20,52(sp)
    eaac:	dcc00c17 	ldw	r19,48(sp)
    eab0:	dc800b17 	ldw	r18,44(sp)
    eab4:	dc400a17 	ldw	r17,40(sp)
    eab8:	dc000917 	ldw	r16,36(sp)
    eabc:	dec01004 	addi	sp,sp,64
    eac0:	f800283a 	ret

0000eac4 <LMS7002M_xbuf_share_tx>:
///

#include "LMS7002M_impl.h"

void LMS7002M_xbuf_share_tx(LMS7002M_t *self, const bool enable)
{
    eac4:	defffd04 	addi	sp,sp,-12
    eac8:	dc000015 	stw	r16,0(sp)
    eacc:	2821883a 	mov	r16,r5
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    ead0:	014010c4 	movi	r5,67
///

#include "LMS7002M_impl.h"

void LMS7002M_xbuf_share_tx(LMS7002M_t *self, const bool enable)
{
    ead4:	dc400115 	stw	r17,4(sp)
    ead8:	dfc00215 	stw	ra,8(sp)
    eadc:	2023883a 	mov	r17,r4
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    eae0:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0085_en_out2_xbuf_tx = enable?1:0;
    eae4:	88846917 	ldw	r2,4516(r17)
    eae8:	81403fcc 	andi	r5,r16,255
    self->regs->reg_0x0085_en_tbufin_xbuf_rx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
    eaec:	8809883a 	mov	r4,r17
void LMS7002M_xbuf_share_tx(LMS7002M_t *self, const bool enable)
{
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0085_en_out2_xbuf_tx = enable?1:0;
    eaf0:	11407515 	stw	r5,468(r2)
    self->regs->reg_0x0085_en_tbufin_xbuf_rx = enable?1:0;
    eaf4:	11407615 	stw	r5,472(r2)
    LMS7002M_regs_spi_write(self, 0x0085);
    eaf8:	01402144 	movi	r5,133
}
    eafc:	dfc00217 	ldw	ra,8(sp)
    eb00:	dc400117 	ldw	r17,4(sp)
    eb04:	dc000017 	ldw	r16,0(sp)
    eb08:	dec00304 	addi	sp,sp,12
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0085_en_out2_xbuf_tx = enable?1:0;
    self->regs->reg_0x0085_en_tbufin_xbuf_rx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
    eb0c:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000eb10 <LMS7002M_xbuf_enable_bias>:
}

LMS7002M_API void LMS7002M_xbuf_enable_bias(LMS7002M_t *self, const bool enable)
{
    eb10:	defffd04 	addi	sp,sp,-12
    eb14:	dc000015 	stw	r16,0(sp)
    eb18:	2821883a 	mov	r16,r5
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    eb1c:	014010c4 	movi	r5,67
    self->regs->reg_0x0085_en_tbufin_xbuf_rx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
}

LMS7002M_API void LMS7002M_xbuf_enable_bias(LMS7002M_t *self, const bool enable)
{
    eb20:	dc400115 	stw	r17,4(sp)
    eb24:	dfc00215 	stw	ra,8(sp)
    eb28:	2023883a 	mov	r17,r4
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);
    eb2c:	00098080 	call	9808 <LMS7002M_set_mac_ch>

    self->regs->reg_0x0085_slfb_xbuf_rx = enable?1:0;
    eb30:	88846917 	ldw	r2,4516(r17)
    eb34:	81403fcc 	andi	r5,r16,255
    self->regs->reg_0x0085_slfb_xbuf_tx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
    eb38:	8809883a 	mov	r4,r17
LMS7002M_API void LMS7002M_xbuf_enable_bias(LMS7002M_t *self, const bool enable)
{
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0085_slfb_xbuf_rx = enable?1:0;
    eb3c:	11407115 	stw	r5,452(r2)
    self->regs->reg_0x0085_slfb_xbuf_tx = enable?1:0;
    eb40:	11407215 	stw	r5,456(r2)
    LMS7002M_regs_spi_write(self, 0x0085);
    eb44:	01402144 	movi	r5,133
}
    eb48:	dfc00217 	ldw	ra,8(sp)
    eb4c:	dc400117 	ldw	r17,4(sp)
    eb50:	dc000017 	ldw	r16,0(sp)
    eb54:	dec00304 	addi	sp,sp,12
    //XBUF is a global register space
    LMS7002M_set_mac_ch(self, LMS_CHAB);

    self->regs->reg_0x0085_slfb_xbuf_rx = enable?1:0;
    self->regs->reg_0x0085_slfb_xbuf_tx = enable?1:0;
    LMS7002M_regs_spi_write(self, 0x0085);
    eb58:	0006a481 	jmpi	6a48 <LMS7002M_regs_spi_write>

0000eb5c <spi_init>:
    spiConfig.ssSetup = 2;
    spiConfig.ssHold = 2;
    spiConfig.ssDisable = 2;
	spi_configure (SPI0_BASE, &spiConfig);*/
	return 0;
}
    eb5c:	0005883a 	mov	r2,zero
    eb60:	f800283a 	ret

0000eb64 <spi_read_API>:
/***************************************************************************//**
 * @brief spi_read_API
*******************************************************************************/
int32_t spi_read_API(uint8_t *data,
				 uint8_t bytes_number)
{
    eb64:	defffd04 	addi	sp,sp,-12
    eb68:	dfc00215 	stw	ra,8(sp)
	{
		spi_select_device(SPI0_BASE, 0);
		*rx = spi_rxdat(SPI0_BASE);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    unsigned char tx[2] = {rx[0], rx[1]};
    eb6c:	20800003 	ldbu	r2,0(r4)
    spi_write_then_read(NULL, tx, 2, rx, bytes_number);
    eb70:	29403fcc 	andi	r5,r5,255
    eb74:	200f883a 	mov	r7,r4
	{
		spi_select_device(SPI0_BASE, 0);
		*rx = spi_rxdat(SPI0_BASE);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    unsigned char tx[2] = {rx[0], rx[1]};
    eb78:	d8800105 	stb	r2,4(sp)
    eb7c:	20800043 	ldbu	r2,1(r4)
    spi_write_then_read(NULL, tx, 2, rx, bytes_number);
    eb80:	01800084 	movi	r6,2
    eb84:	d9400015 	stw	r5,0(sp)
    eb88:	0009883a 	mov	r4,zero
    eb8c:	d9400104 	addi	r5,sp,4
	{
		spi_select_device(SPI0_BASE, 0);
		*rx = spi_rxdat(SPI0_BASE);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    unsigned char tx[2] = {rx[0], rx[1]};
    eb90:	d8800145 	stb	r2,5(sp)
    spi_write_then_read(NULL, tx, 2, rx, bytes_number);
    eb94:	0000cf80 	call	cf8 <spi_write_then_read>

   // printf("Hola, estas en la funcion de spi_read_API\n");
	return 0;
}
    eb98:	0005883a 	mov	r2,zero
    eb9c:	dfc00217 	ldw	ra,8(sp)
    eba0:	dec00304 	addi	sp,sp,12
    eba4:	f800283a 	ret

0000eba8 <spi_write_API>:

int spi_write_API(const unsigned char *txbuf, unsigned n_tx)
{
    eba8:	defffe04 	addi	sp,sp,-8
		usleep(10);
		spi_select_device(SPI0_BASE, 0);
		spi_txbyte(SPI0_BASE, *tx);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    spi_write_then_read(NULL, tx, n_tx, NULL, 0);
    ebac:	280d883a 	mov	r6,r5
    ebb0:	d8000015 	stw	zero,0(sp)
    ebb4:	200b883a 	mov	r5,r4
    ebb8:	000f883a 	mov	r7,zero
    ebbc:	0009883a 	mov	r4,zero
   // printf("Hola, estas en la funcion de spi_read_API\n");
	return 0;
}

int spi_write_API(const unsigned char *txbuf, unsigned n_tx)
{
    ebc0:	dfc00115 	stw	ra,4(sp)
		usleep(10);
		spi_select_device(SPI0_BASE, 0);
		spi_txbyte(SPI0_BASE, *tx);
		spi_deselect_device(SPI0_BASE, 0);
	}*/
    spi_write_then_read(NULL, tx, n_tx, NULL, 0);
    ebc4:	0000cf80 	call	cf8 <spi_write_then_read>

	//printf("Hola, estas en la funcion de spi_write_API\n");
	return 0;
}
    ebc8:	0005883a 	mov	r2,zero
    ebcc:	dfc00117 	ldw	ra,4(sp)
    ebd0:	dec00204 	addi	sp,sp,8
    ebd4:	f800283a 	ret

0000ebd8 <spidev_interface_transact>:
{
	for(uint32_t idx = 0;idx < (usleep * MICRO_DELAY_FACTOR); idx++) asm volatile("");
}

uint32_t spidev_interface_transact(const uint32_t data, const bool readback)
{
    ebd8:	2006d63a 	srli	r3,r4,24
    ebdc:	2004d43a 	srli	r2,r4,16
    ebe0:	defffe04 	addi	sp,sp,-8
    ebe4:	dfc00115 	stw	ra,4(sp)
	
	unsigned char txbuf[4];
    unsigned char rxbuf[4];
	if(readback) // read
    ebe8:	29403fcc 	andi	r5,r5,255
	{	
		rxbuf[0] = (data >> 24) & 0xFF; 
    ebec:	d8c00005 	stb	r3,0(sp)
		rxbuf[1] = (data >> 16) & 0xFF;
    ebf0:	d8800045 	stb	r2,1(sp)
uint32_t spidev_interface_transact(const uint32_t data, const bool readback)
{
	
	unsigned char txbuf[4];
    unsigned char rxbuf[4];
	if(readback) // read
    ebf4:	28000e26 	beq	r5,zero,ec30 <spidev_interface_transact+0x58>
	{	
		rxbuf[0] = (data >> 24) & 0xFF; 
		rxbuf[1] = (data >> 16) & 0xFF;
	
		spi_read_API(rxbuf,2);
    ebf8:	01400084 	movi	r5,2
    ebfc:	d809883a 	mov	r4,sp
    ec00:	000eb640 	call	eb64 <spi_read_API>
		return \
        (((uint32_t)rxbuf[0]) << 24) |
    ec04:	d8800003 	ldbu	r2,0(sp)
    ec08:	1006963a 	slli	r3,r2,24
    ec0c:	d8800043 	ldbu	r2,1(sp)
    ec10:	1004943a 	slli	r2,r2,16
    ec14:	1884b03a 	or	r2,r3,r2
    ec18:	d8c000c3 	ldbu	r3,3(sp)
    ec1c:	10c4b03a 	or	r2,r2,r3
    ec20:	d8c00083 	ldbu	r3,2(sp)
    ec24:	1806923a 	slli	r3,r3,8
    ec28:	10c4b03a 	or	r2,r2,r3
    ec2c:	00000706 	br	ec4c <spidev_interface_transact+0x74>
        (((uint32_t)rxbuf[3]) << 0);
	}else // write
	{
		txbuf[0] = (data >> 24);
		txbuf[1] = (data >> 16);
		txbuf[2] = (data >> 8);
    ec30:	2004d23a 	srli	r2,r4,8
		txbuf[3] = (data >> 0);
    ec34:	d90000c5 	stb	r4,3(sp)
		spi_write_API(txbuf,4);
    ec38:	01400104 	movi	r5,4
    ec3c:	d809883a 	mov	r4,sp
        (((uint32_t)rxbuf[3]) << 0);
	}else // write
	{
		txbuf[0] = (data >> 24);
		txbuf[1] = (data >> 16);
		txbuf[2] = (data >> 8);
    ec40:	d8800085 	stb	r2,2(sp)
		txbuf[3] = (data >> 0);
		spi_write_API(txbuf,4);
    ec44:	000eba80 	call	eba8 <spi_write_API>
	}
	
    return 0;
    ec48:	0005883a 	mov	r2,zero
}
    ec4c:	dfc00117 	ldw	ra,4(sp)
    ec50:	dec00204 	addi	sp,sp,8
    ec54:	f800283a 	ret

0000ec58 <gpio_init>:
*/
/***************************************************************************//**
 * @brief gpio_init
*******************************************************************************/
void gpio_init(uint32_t device_id)
{
    ec58:	f800283a 	ret

0000ec5c <gpio_direction>:

/***************************************************************************//**
 * @brief gpio_direction
*******************************************************************************/
void gpio_direction(uint8_t pin, uint8_t direction)
{/*
    ec5c:	f800283a 	ret

0000ec60 <gpio_is_valid>:

/***************************************************************************//**
 * @brief gpio_is_valid
*******************************************************************************/
bool gpio_is_valid(int number)
{
    ec60:	20800810 	cmplti	r2,r4,32
	else
	{
		return false;
	}
	return 0;
}
    ec64:	f800283a 	ret

0000ec68 <gpio_data>:

/***************************************************************************//**
 * @brief gpio_data
*******************************************************************************/
void gpio_data(uint8_t pin, uint8_t* data)
{
    ec68:	f800283a 	ret

0000ec6c <gpio_set_value>:

/***************************************************************************//**
 * @brief gpio_set_value
*******************************************************************************/
void gpio_set_value(unsigned gpio, int value)
{/*
    ec6c:	f800283a 	ret

0000ec70 <udelay>:

/***************************************************************************//**
 * @brief udelay
*******************************************************************************/
void udelay(unsigned long usecs)
{
    ec70:	deffff04 	addi	sp,sp,-4
	for(uint32_t idx = 0;idx < (usecs * MICRO_DELAY_FACTOR); idx++) asm volatile("");
    ec74:	01400144 	movi	r5,5

/***************************************************************************//**
 * @brief udelay
*******************************************************************************/
void udelay(unsigned long usecs)
{
    ec78:	dfc00015 	stw	ra,0(sp)
	for(uint32_t idx = 0;idx < (usecs * MICRO_DELAY_FACTOR); idx++) asm volatile("");
    ec7c:	0025ef80 	call	25ef8 <__mulsi3>
    ec80:	0007883a 	mov	r3,zero
    ec84:	18800226 	beq	r3,r2,ec90 <udelay+0x20>
    ec88:	18c00044 	addi	r3,r3,1
    ec8c:	003ffd06 	br	ec84 <__alt_data_end+0xfffd0484>
}
    ec90:	dfc00017 	ldw	ra,0(sp)
    ec94:	dec00104 	addi	sp,sp,4
    ec98:	f800283a 	ret

0000ec9c <mdelay>:

/***************************************************************************//**
 * @brief mdelay
*******************************************************************************/
void mdelay(unsigned long msecs)
{
    ec9c:	deffff04 	addi	sp,sp,-4
	for(uint32_t idx = 0;idx < (msecs * MILLI_DELAY_FACTOR) ;idx++) asm volatile("");
    eca0:	0144e204 	movi	r5,5000

/***************************************************************************//**
 * @brief mdelay
*******************************************************************************/
void mdelay(unsigned long msecs)
{
    eca4:	dfc00015 	stw	ra,0(sp)
	for(uint32_t idx = 0;idx < (msecs * MILLI_DELAY_FACTOR) ;idx++) asm volatile("");
    eca8:	0025ef80 	call	25ef8 <__mulsi3>
    ecac:	0007883a 	mov	r3,zero
    ecb0:	18800226 	beq	r3,r2,ecbc <mdelay+0x20>
    ecb4:	18c00044 	addi	r3,r3,1
    ecb8:	003ffd06 	br	ecb0 <__alt_data_end+0xfffd04b0>
}
    ecbc:	dfc00017 	ldw	ra,0(sp)
    ecc0:	dec00104 	addi	sp,sp,4
    ecc4:	f800283a 	ret

0000ecc8 <msleep_interruptible>:
*******************************************************************************/
unsigned long msleep_interruptible(unsigned int msecs)
{

	return 0;
}
    ecc8:	0005883a 	mov	r2,zero
    eccc:	f800283a 	ret

0000ecd0 <clk_prepare_enable>:
	if (clk) {
		// Unused variable - fix compiler warning
	}

	return 0;
}
    ecd0:	0005883a 	mov	r2,zero
    ecd4:	f800283a 	ret

0000ecd8 <int_sqrt>:
*******************************************************************************/
uint32_t int_sqrt(uint32_t x)
{
	uint32_t b, m, y = 0;

	if (x <= 1)
    ecd8:	00800044 	movi	r2,1
    ecdc:	11000c2e 	bgeu	r2,r4,ed10 <int_sqrt+0x38>
    ece0:	01400404 	movi	r5,16
    ece4:	0005883a 	mov	r2,zero
    ece8:	00d00034 	movhi	r3,16384
		return x;

	m = 1UL << (BITS_PER_LONG - 2);
	while (m != 0) {
		b = y + m;
    ecec:	10cd883a 	add	r6,r2,r3
		y >>= 1;
    ecf0:	1004d07a 	srli	r2,r2,1

		if (x >= b) {
    ecf4:	21800236 	bltu	r4,r6,ed00 <int_sqrt+0x28>
			x -= b;
    ecf8:	2189c83a 	sub	r4,r4,r6
			y += m;
    ecfc:	10c5883a 	add	r2,r2,r3
    ed00:	297fffc4 	addi	r5,r5,-1
		}
		m >>= 2;
    ed04:	1806d0ba 	srli	r3,r3,2

	if (x <= 1)
		return x;

	m = 1UL << (BITS_PER_LONG - 2);
	while (m != 0) {
    ed08:	283ff81e 	bne	r5,zero,ecec <__alt_data_end+0xfffd04ec>
    ed0c:	f800283a 	ret
    ed10:	2005883a 	mov	r2,r4
		}
		m >>= 2;
	}

	return y;
}
    ed14:	f800283a 	ret

0000ed18 <ilog2>:
/***************************************************************************//**
 * @brief ilog2
*******************************************************************************/
int32_t ilog2(int32_t x)
{
	int32_t A = !(!(x >> 16));
    ed18:	2007d43a 	srai	r3,r4,16
	int32_t count = 0;
	int32_t x_copy = x;

	count = count + (A << 4);

	x_copy = (((~A + 1) & (x >> 16)) + (~(~A + 1) & x));
    ed1c:	1804c03a 	cmpne	r2,r3,zero
    ed20:	117fffc4 	addi	r5,r2,-1
    ed24:	2908703a 	and	r4,r5,r4
    ed28:	190b883a 	add	r5,r3,r4

	A = !(!(x_copy >> 8));
    ed2c:	2811d23a 	srai	r8,r5,8
	count = count + (A << 3);
    ed30:	100c913a 	slli	r6,r2,4

	count = count + (A << 4);

	x_copy = (((~A + 1) & (x >> 16)) + (~(~A + 1) & x));

	A = !(!(x_copy >> 8));
    ed34:	400ec03a 	cmpne	r7,r8,zero
	count = count + (A << 3);
    ed38:	380490fa 	slli	r2,r7,3
	x_copy = (((~A + 1) & (x_copy >> 8)) + (~(~A + 1) & x_copy));
    ed3c:	393fffc4 	addi	r4,r7,-1
    ed40:	01cfc83a 	sub	r7,zero,r7
    ed44:	3a0e703a 	and	r7,r7,r8
    ed48:	214a703a 	and	r5,r4,r5
    ed4c:	3949883a 	add	r4,r7,r5

	A = !(!(x_copy >> 4));
    ed50:	200fd13a 	srai	r7,r4,4
	count = count + (A << 4);

	x_copy = (((~A + 1) & (x >> 16)) + (~(~A + 1) & x));

	A = !(!(x_copy >> 8));
	count = count + (A << 3);
    ed54:	308d883a 	add	r6,r6,r2
	x_copy = (((~A + 1) & (x_copy >> 8)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 4));
    ed58:	380ac03a 	cmpne	r5,r7,zero
	count = count + (A << 2);
	x_copy = (((~A + 1) & (x_copy >> 4)) + (~(~A + 1) & x_copy));
    ed5c:	28ffffc4 	addi	r3,r5,-1
	A = !(!(x_copy >> 8));
	count = count + (A << 3);
	x_copy = (((~A + 1) & (x_copy >> 8)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 4));
	count = count + (A << 2);
    ed60:	2945883a 	add	r2,r5,r5
	x_copy = (((~A + 1) & (x_copy >> 4)) + (~(~A + 1) & x_copy));
    ed64:	014bc83a 	sub	r5,zero,r5
    ed68:	29ca703a 	and	r5,r5,r7
    ed6c:	1908703a 	and	r4,r3,r4
    ed70:	2907883a 	add	r3,r5,r4
	A = !(!(x_copy >> 8));
	count = count + (A << 3);
	x_copy = (((~A + 1) & (x_copy >> 8)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 4));
	count = count + (A << 2);
    ed74:	1085883a 	add	r2,r2,r2
    ed78:	1185883a 	add	r2,r2,r6
	x_copy = (((~A + 1) & (x_copy >> 4)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 2));
    ed7c:	180dd0ba 	srai	r6,r3,2
    ed80:	300ac03a 	cmpne	r5,r6,zero
	count = count + (A << 1);
    ed84:	2949883a 	add	r4,r5,r5
    ed88:	2085883a 	add	r2,r4,r2
	x_copy = (((~A + 1) & (x_copy >> 2)) + (~(~A + 1) & x_copy));
    ed8c:	293fffc4 	addi	r4,r5,-1

	A = !(!(x_copy >> 1));
    ed90:	014bc83a 	sub	r5,zero,r5
	count = count + (A << 2);
	x_copy = (((~A + 1) & (x_copy >> 4)) + (~(~A + 1) & x_copy));

	A = !(!(x_copy >> 2));
	count = count + (A << 1);
	x_copy = (((~A + 1) & (x_copy >> 2)) + (~(~A + 1) & x_copy));
    ed94:	20c8703a 	and	r4,r4,r3

	A = !(!(x_copy >> 1));
    ed98:	2986703a 	and	r3,r5,r6
    ed9c:	1907883a 	add	r3,r3,r4
    eda0:	1807d07a 	srai	r3,r3,1
	count = count + A;

	return count;
    eda4:	1806c03a 	cmpne	r3,r3,zero
}
    eda8:	1885883a 	add	r2,r3,r2
    edac:	f800283a 	ret

0000edb0 <do_div>:

/***************************************************************************//**
 * @brief do_div
*******************************************************************************/
uint64_t do_div(uint64_t* n, uint64_t base)
{
    edb0:	defffa04 	addi	sp,sp,-24
    edb4:	dc800215 	stw	r18,8(sp)
    edb8:	dc400115 	stw	r17,4(sp)
	uint64_t mod = 0;

	mod = *n % base;
    edbc:	24800017 	ldw	r18,0(r4)
    edc0:	24400117 	ldw	r17,4(r4)

/***************************************************************************//**
 * @brief do_div
*******************************************************************************/
uint64_t do_div(uint64_t* n, uint64_t base)
{
    edc4:	dcc00315 	stw	r19,12(sp)
    edc8:	3027883a 	mov	r19,r6
    edcc:	dd000415 	stw	r20,16(sp)
    edd0:	dc000015 	stw	r16,0(sp)
    edd4:	2829883a 	mov	r20,r5
    edd8:	2021883a 	mov	r16,r4
	uint64_t mod = 0;

	mod = *n % base;
	*n = *n / base;
    eddc:	280d883a 	mov	r6,r5
    ede0:	980f883a 	mov	r7,r19
    ede4:	9009883a 	mov	r4,r18
    ede8:	880b883a 	mov	r5,r17

/***************************************************************************//**
 * @brief do_div
*******************************************************************************/
uint64_t do_div(uint64_t* n, uint64_t base)
{
    edec:	dfc00515 	stw	ra,20(sp)
	uint64_t mod = 0;

	mod = *n % base;
	*n = *n / base;
    edf0:	00251840 	call	25184 <__udivdi3>
    edf4:	80800015 	stw	r2,0(r16)
    edf8:	80c00115 	stw	r3,4(r16)

	return mod;
    edfc:	a00d883a 	mov	r6,r20
    ee00:	980f883a 	mov	r7,r19
    ee04:	9009883a 	mov	r4,r18
    ee08:	880b883a 	mov	r5,r17
    ee0c:	00257800 	call	25780 <__umoddi3>
}
    ee10:	dfc00517 	ldw	ra,20(sp)
    ee14:	dd000417 	ldw	r20,16(sp)
    ee18:	dcc00317 	ldw	r19,12(sp)
    ee1c:	dc800217 	ldw	r18,8(sp)
    ee20:	dc400117 	ldw	r17,4(sp)
    ee24:	dc000017 	ldw	r16,0(sp)
    ee28:	dec00604 	addi	sp,sp,24
    ee2c:	f800283a 	ret

0000ee30 <find_first_bit>:
*******************************************************************************/
uint32_t find_first_bit(uint32_t word)
{
	int32_t num = 0;

	if ((word & 0xffff) == 0) {
    ee30:	20bfffcc 	andi	r2,r4,65535
    ee34:	1000031e 	bne	r2,zero,ee44 <find_first_bit+0x14>
			num += 16;
			word >>= 16;
    ee38:	2008d43a 	srli	r4,r4,16
uint32_t find_first_bit(uint32_t word)
{
	int32_t num = 0;

	if ((word & 0xffff) == 0) {
			num += 16;
    ee3c:	00800404 	movi	r2,16
    ee40:	00000106 	br	ee48 <find_first_bit+0x18>
/***************************************************************************//**
 * @brief find_first_bit
*******************************************************************************/
uint32_t find_first_bit(uint32_t word)
{
	int32_t num = 0;
    ee44:	0005883a 	mov	r2,zero

	if ((word & 0xffff) == 0) {
			num += 16;
			word >>= 16;
	}
	if ((word & 0xff) == 0) {
    ee48:	20c03fcc 	andi	r3,r4,255
    ee4c:	1800021e 	bne	r3,zero,ee58 <find_first_bit+0x28>
			num += 8;
			word >>= 8;
    ee50:	2008d23a 	srli	r4,r4,8
	if ((word & 0xffff) == 0) {
			num += 16;
			word >>= 16;
	}
	if ((word & 0xff) == 0) {
			num += 8;
    ee54:	10800204 	addi	r2,r2,8
			word >>= 8;
	}
	if ((word & 0xf) == 0) {
    ee58:	20c003cc 	andi	r3,r4,15
    ee5c:	1800021e 	bne	r3,zero,ee68 <find_first_bit+0x38>
			num += 4;
			word >>= 4;
    ee60:	2008d13a 	srli	r4,r4,4
	if ((word & 0xff) == 0) {
			num += 8;
			word >>= 8;
	}
	if ((word & 0xf) == 0) {
			num += 4;
    ee64:	10800104 	addi	r2,r2,4
			word >>= 4;
	}
	if ((word & 0x3) == 0) {
    ee68:	20c000cc 	andi	r3,r4,3
    ee6c:	1800021e 	bne	r3,zero,ee78 <find_first_bit+0x48>
			num += 2;
			word >>= 2;
    ee70:	2008d0ba 	srli	r4,r4,2
	if ((word & 0xf) == 0) {
			num += 4;
			word >>= 4;
	}
	if ((word & 0x3) == 0) {
			num += 2;
    ee74:	10800084 	addi	r2,r2,2
			word >>= 2;
	}
	if ((word & 0x1) == 0)
    ee78:	2100004c 	andi	r4,r4,1
    ee7c:	2000011e 	bne	r4,zero,ee84 <find_first_bit+0x54>
			num += 1;
    ee80:	10800044 	addi	r2,r2,1
	return num;
}
    ee84:	f800283a 	ret

0000ee88 <ERR_PTR>:
 * @brief ERR_PTR
*******************************************************************************/
void * ERR_PTR(long error)
{
	return (void *) error;
}
    ee88:	2005883a 	mov	r2,r4
    ee8c:	f800283a 	ret

0000ee90 <zmalloc>:
	//if (ptr)
	//	memset(ptr, 0, size);
	//mdelay(1);

	return NULL;
}
    ee90:	0005883a 	mov	r2,zero
    ee94:	f800283a 	ret

0000ee98 <u32_to_double>:
#include "reinterpret.h" 

double u32_to_double(uint32_t w_high, uint32_t w_low) {
    ee98:	defffd04 	addi	sp,sp,-12
    ee9c:	dc000015 	stw	r16,0(sp)
    uint64_t u = w_high;
    u = (((u) << 32) & 0xFFFFFFFF00000000) | (w_low & 0x00000000FFFFFFFF);
    double d;
    memcpy(&d, &u, sizeof(double)); 
    printf(" el valor double es: %.10f\n", d);
    eea0:	200d883a 	mov	r6,r4
#include "reinterpret.h" 

double u32_to_double(uint32_t w_high, uint32_t w_low) {
    eea4:	2021883a 	mov	r16,r4
    uint64_t u = w_high;
    u = (((u) << 32) & 0xFFFFFFFF00000000) | (w_low & 0x00000000FFFFFFFF);
    double d;
    memcpy(&d, &u, sizeof(double)); 
    printf(" el valor double es: %.10f\n", d);
    eea8:	010000f4 	movhi	r4,3
    eeac:	2124f804 	addi	r4,r4,-27680
#include "reinterpret.h" 

double u32_to_double(uint32_t w_high, uint32_t w_low) {
    eeb0:	dc400115 	stw	r17,4(sp)
    eeb4:	dfc00215 	stw	ra,8(sp)
    eeb8:	2823883a 	mov	r17,r5
    uint64_t u = w_high;
    u = (((u) << 32) & 0xFFFFFFFF00000000) | (w_low & 0x00000000FFFFFFFF);
    double d;
    memcpy(&d, &u, sizeof(double)); 
    printf(" el valor double es: %.10f\n", d);
    eebc:	00133800 	call	13380 <printf>
    return d;
}
    eec0:	8805883a 	mov	r2,r17
    eec4:	8007883a 	mov	r3,r16
    eec8:	dfc00217 	ldw	ra,8(sp)
    eecc:	dc400117 	ldw	r17,4(sp)
    eed0:	dc000017 	ldw	r16,0(sp)
    eed4:	dec00304 	addi	sp,sp,12
    eed8:	f800283a 	ret

0000eedc <u32_to_double_ptr>:


void u32_to_double_ptr(uint32_t w_high, uint32_t w_low, double* out) {
    eedc:	defffd04 	addi	sp,sp,-12
    eee0:	3005883a 	mov	r2,r6
    uint64_t u = w_high;
    u = (((u) << 32) & 0xFFFFFFFF00000000) | (w_low & 0x00000000FFFFFFFF);
    eee4:	d9400015 	stw	r5,0(sp)
    eee8:	d9000115 	stw	r4,4(sp)
    memcpy(out, &u, sizeof(double));
    eeec:	01800204 	movi	r6,8
    eef0:	d80b883a 	mov	r5,sp
    eef4:	1009883a 	mov	r4,r2
    printf(" el valor double es: %.10f\n", d);
    return d;
}


void u32_to_double_ptr(uint32_t w_high, uint32_t w_low, double* out) {
    eef8:	dfc00215 	stw	ra,8(sp)
    uint64_t u = w_high;
    u = (((u) << 32) & 0xFFFFFFFF00000000) | (w_low & 0x00000000FFFFFFFF);
    memcpy(out, &u, sizeof(double));
    eefc:	0012f240 	call	12f24 <memcpy>
}
    ef00:	dfc00217 	ldw	ra,8(sp)
    ef04:	dec00304 	addi	sp,sp,12
    ef08:	f800283a 	ret

0000ef0c <u32_to_float>:

float u32_to_float(uint32_t w){
    float f;
    memcpy(&f, &w, sizeof(float));
    return f;
}
    ef0c:	2005883a 	mov	r2,r4
    ef10:	f800283a 	ret

0000ef14 <u32_to_int32>:

int32_t u32_to_int32 (uint32_t w){
    int32_t i;
    memcpy(&i, &w, sizeof(int32_t));
    return i;
}
    ef14:	2005883a 	mov	r2,r4
    ef18:	f800283a 	ret

0000ef1c <u32_to_char>:

char u32_to_char(uint32_t w){
    char c;
    memcpy(&c, &w, sizeof(char));
    return c;
}
    ef1c:	2005883a 	mov	r2,r4
    int32_t i;
    memcpy(&i, &w, sizeof(int32_t));
    return i;
}

char u32_to_char(uint32_t w){
    ef20:	deffff04 	addi	sp,sp,-4
    char c;
    memcpy(&c, &w, sizeof(char));
    return c;
}
    ef24:	dec00104 	addi	sp,sp,4
    ef28:	f800283a 	ret

0000ef2c <pow>:
    ef2c:	deffee04 	addi	sp,sp,-72
    ef30:	dc800b15 	stw	r18,44(sp)
    ef34:	048000f4 	movhi	r18,3
    ef38:	ddc01015 	stw	r23,64(sp)
    ef3c:	dd800f15 	stw	r22,60(sp)
    ef40:	dd400e15 	stw	r21,56(sp)
    ef44:	dd000d15 	stw	r20,52(sp)
    ef48:	dcc00c15 	stw	r19,48(sp)
    ef4c:	dc400a15 	stw	r17,40(sp)
    ef50:	dc000915 	stw	r16,36(sp)
    ef54:	dfc01115 	stw	ra,68(sp)
    ef58:	94ac5104 	addi	r18,r18,-20156
    ef5c:	202f883a 	mov	r23,r4
    ef60:	282d883a 	mov	r22,r5
    ef64:	302b883a 	mov	r21,r6
    ef68:	3829883a 	mov	r20,r7
    ef6c:	000f3f00 	call	f3f0 <__ieee754_pow>
    ef70:	1023883a 	mov	r17,r2
    ef74:	90800017 	ldw	r2,0(r18)
    ef78:	04ffffc4 	movi	r19,-1
    ef7c:	1821883a 	mov	r16,r3
    ef80:	14c00426 	beq	r2,r19,ef94 <pow+0x68>
    ef84:	a809883a 	mov	r4,r21
    ef88:	a00b883a 	mov	r5,r20
    ef8c:	001074c0 	call	1074c <__fpclassifyd>
    ef90:	10000d1e 	bne	r2,zero,efc8 <pow+0x9c>
    ef94:	8805883a 	mov	r2,r17
    ef98:	8007883a 	mov	r3,r16
    ef9c:	dfc01117 	ldw	ra,68(sp)
    efa0:	ddc01017 	ldw	r23,64(sp)
    efa4:	dd800f17 	ldw	r22,60(sp)
    efa8:	dd400e17 	ldw	r21,56(sp)
    efac:	dd000d17 	ldw	r20,52(sp)
    efb0:	dcc00c17 	ldw	r19,48(sp)
    efb4:	dc800b17 	ldw	r18,44(sp)
    efb8:	dc400a17 	ldw	r17,40(sp)
    efbc:	dc000917 	ldw	r16,36(sp)
    efc0:	dec01204 	addi	sp,sp,72
    efc4:	f800283a 	ret
    efc8:	b809883a 	mov	r4,r23
    efcc:	b00b883a 	mov	r5,r22
    efd0:	001074c0 	call	1074c <__fpclassifyd>
    efd4:	000d883a 	mov	r6,zero
    efd8:	000f883a 	mov	r7,zero
    efdc:	1000201e 	bne	r2,zero,f060 <pow+0x134>
    efe0:	a809883a 	mov	r4,r21
    efe4:	a00b883a 	mov	r5,r20
    efe8:	00273980 	call	27398 <__eqdf2>
    efec:	103fe91e 	bne	r2,zero,ef94 <__alt_data_end+0xfffd0794>
    eff0:	01000044 	movi	r4,1
    eff4:	d9000015 	stw	r4,0(sp)
    eff8:	90800017 	ldw	r2,0(r18)
    effc:	010000f4 	movhi	r4,3
    f000:	00cffc34 	movhi	r3,16368
    f004:	2126e704 	addi	r4,r4,-25700
    f008:	d9000115 	stw	r4,4(sp)
    f00c:	d8000815 	stw	zero,32(sp)
    f010:	ddc00215 	stw	r23,8(sp)
    f014:	dd800315 	stw	r22,12(sp)
    f018:	dd400415 	stw	r21,16(sp)
    f01c:	dd000515 	stw	r20,20(sp)
    f020:	d8000615 	stw	zero,24(sp)
    f024:	d8c00715 	stw	r3,28(sp)
    f028:	14c02826 	beq	r2,r19,f0cc <pow+0x1a0>
    f02c:	01000084 	movi	r4,2
    f030:	11002626 	beq	r2,r4,f0cc <pow+0x1a0>
    f034:	d809883a 	mov	r4,sp
    f038:	00107c00 	call	107c0 <matherr>
    f03c:	10006b26 	beq	r2,zero,f1ec <pow+0x2c0>
    f040:	d8800817 	ldw	r2,32(sp)
    f044:	10000326 	beq	r2,zero,f054 <pow+0x128>
    f048:	0010b780 	call	10b78 <__errno>
    f04c:	d8c00817 	ldw	r3,32(sp)
    f050:	10c00015 	stw	r3,0(r2)
    f054:	d8800617 	ldw	r2,24(sp)
    f058:	d8c00717 	ldw	r3,28(sp)
    f05c:	003fcf06 	br	ef9c <__alt_data_end+0xfffd079c>
    f060:	b809883a 	mov	r4,r23
    f064:	b00b883a 	mov	r5,r22
    f068:	00273980 	call	27398 <__eqdf2>
    f06c:	1000191e 	bne	r2,zero,f0d4 <pow+0x1a8>
    f070:	000d883a 	mov	r6,zero
    f074:	000f883a 	mov	r7,zero
    f078:	a809883a 	mov	r4,r21
    f07c:	a00b883a 	mov	r5,r20
    f080:	00273980 	call	27398 <__eqdf2>
    f084:	10003a1e 	bne	r2,zero,f170 <pow+0x244>
    f088:	00c00044 	movi	r3,1
    f08c:	d8c00015 	stw	r3,0(sp)
    f090:	90800017 	ldw	r2,0(r18)
    f094:	00c000f4 	movhi	r3,3
    f098:	18e6e704 	addi	r3,r3,-25700
    f09c:	d8c00115 	stw	r3,4(sp)
    f0a0:	d8000815 	stw	zero,32(sp)
    f0a4:	ddc00215 	stw	r23,8(sp)
    f0a8:	dd800315 	stw	r22,12(sp)
    f0ac:	dd400415 	stw	r21,16(sp)
    f0b0:	dd000515 	stw	r20,20(sp)
    f0b4:	d8000615 	stw	zero,24(sp)
    f0b8:	d8000715 	stw	zero,28(sp)
    f0bc:	103fdd26 	beq	r2,zero,f034 <__alt_data_end+0xfffd0834>
    f0c0:	0005883a 	mov	r2,zero
    f0c4:	00cffc34 	movhi	r3,16368
    f0c8:	003fb406 	br	ef9c <__alt_data_end+0xfffd079c>
    f0cc:	0005883a 	mov	r2,zero
    f0d0:	003fb206 	br	ef9c <__alt_data_end+0xfffd079c>
    f0d4:	8809883a 	mov	r4,r17
    f0d8:	800b883a 	mov	r5,r16
    f0dc:	00107300 	call	10730 <finite>
    f0e0:	10004626 	beq	r2,zero,f1fc <pow+0x2d0>
    f0e4:	000d883a 	mov	r6,zero
    f0e8:	000f883a 	mov	r7,zero
    f0ec:	8809883a 	mov	r4,r17
    f0f0:	800b883a 	mov	r5,r16
    f0f4:	00273980 	call	27398 <__eqdf2>
    f0f8:	103fa61e 	bne	r2,zero,ef94 <__alt_data_end+0xfffd0794>
    f0fc:	b809883a 	mov	r4,r23
    f100:	b00b883a 	mov	r5,r22
    f104:	00107300 	call	10730 <finite>
    f108:	103fa226 	beq	r2,zero,ef94 <__alt_data_end+0xfffd0794>
    f10c:	a809883a 	mov	r4,r21
    f110:	a00b883a 	mov	r5,r20
    f114:	00107300 	call	10730 <finite>
    f118:	103f9e26 	beq	r2,zero,ef94 <__alt_data_end+0xfffd0794>
    f11c:	00800104 	movi	r2,4
    f120:	d8800015 	stw	r2,0(sp)
    f124:	90c00017 	ldw	r3,0(r18)
    f128:	008000f4 	movhi	r2,3
    f12c:	10a6e704 	addi	r2,r2,-25700
    f130:	d8800115 	stw	r2,4(sp)
    f134:	d8000815 	stw	zero,32(sp)
    f138:	ddc00215 	stw	r23,8(sp)
    f13c:	dd800315 	stw	r22,12(sp)
    f140:	dd400415 	stw	r21,16(sp)
    f144:	dd000515 	stw	r20,20(sp)
    f148:	d8000615 	stw	zero,24(sp)
    f14c:	d8000715 	stw	zero,28(sp)
    f150:	00800084 	movi	r2,2
    f154:	18804726 	beq	r3,r2,f274 <pow+0x348>
    f158:	d809883a 	mov	r4,sp
    f15c:	00107c00 	call	107c0 <matherr>
    f160:	10004426 	beq	r2,zero,f274 <pow+0x348>
    f164:	d8800817 	ldw	r2,32(sp)
    f168:	103fba26 	beq	r2,zero,f054 <__alt_data_end+0xfffd0854>
    f16c:	003fb606 	br	f048 <__alt_data_end+0xfffd0848>
    f170:	a809883a 	mov	r4,r21
    f174:	a00b883a 	mov	r5,r20
    f178:	00107300 	call	10730 <finite>
    f17c:	103f8526 	beq	r2,zero,ef94 <__alt_data_end+0xfffd0794>
    f180:	000d883a 	mov	r6,zero
    f184:	000f883a 	mov	r7,zero
    f188:	a809883a 	mov	r4,r21
    f18c:	a00b883a 	mov	r5,r20
    f190:	00274fc0 	call	274fc <__ledf2>
    f194:	103f7f0e 	bge	r2,zero,ef94 <__alt_data_end+0xfffd0794>
    f198:	00c00044 	movi	r3,1
    f19c:	d8c00015 	stw	r3,0(sp)
    f1a0:	90800017 	ldw	r2,0(r18)
    f1a4:	00c000f4 	movhi	r3,3
    f1a8:	18e6e704 	addi	r3,r3,-25700
    f1ac:	d8c00115 	stw	r3,4(sp)
    f1b0:	d8000815 	stw	zero,32(sp)
    f1b4:	ddc00215 	stw	r23,8(sp)
    f1b8:	dd800315 	stw	r22,12(sp)
    f1bc:	dd400415 	stw	r21,16(sp)
    f1c0:	dd000515 	stw	r20,20(sp)
    f1c4:	d8000615 	stw	zero,24(sp)
    f1c8:	10002526 	beq	r2,zero,f260 <pow+0x334>
    f1cc:	00fffc34 	movhi	r3,65520
    f1d0:	d8c00715 	stw	r3,28(sp)
    f1d4:	00c00084 	movi	r3,2
    f1d8:	10c0221e 	bne	r2,r3,f264 <pow+0x338>
    f1dc:	0010b780 	call	10b78 <__errno>
    f1e0:	00c00844 	movi	r3,33
    f1e4:	10c00015 	stw	r3,0(r2)
    f1e8:	003fde06 	br	f164 <__alt_data_end+0xfffd0964>
    f1ec:	0010b780 	call	10b78 <__errno>
    f1f0:	00c00844 	movi	r3,33
    f1f4:	10c00015 	stw	r3,0(r2)
    f1f8:	003f9106 	br	f040 <__alt_data_end+0xfffd0840>
    f1fc:	b809883a 	mov	r4,r23
    f200:	b00b883a 	mov	r5,r22
    f204:	00107300 	call	10730 <finite>
    f208:	103fb626 	beq	r2,zero,f0e4 <__alt_data_end+0xfffd08e4>
    f20c:	a809883a 	mov	r4,r21
    f210:	a00b883a 	mov	r5,r20
    f214:	00107300 	call	10730 <finite>
    f218:	103fb226 	beq	r2,zero,f0e4 <__alt_data_end+0xfffd08e4>
    f21c:	8809883a 	mov	r4,r17
    f220:	800b883a 	mov	r5,r16
    f224:	001074c0 	call	1074c <__fpclassifyd>
    f228:	1000161e 	bne	r2,zero,f284 <pow+0x358>
    f22c:	00800044 	movi	r2,1
    f230:	d8800015 	stw	r2,0(sp)
    f234:	94000017 	ldw	r16,0(r18)
    f238:	008000f4 	movhi	r2,3
    f23c:	10a6e704 	addi	r2,r2,-25700
    f240:	d8800115 	stw	r2,4(sp)
    f244:	d8000815 	stw	zero,32(sp)
    f248:	ddc00215 	stw	r23,8(sp)
    f24c:	dd800315 	stw	r22,12(sp)
    f250:	dd400415 	stw	r21,16(sp)
    f254:	dd000515 	stw	r20,20(sp)
    f258:	8000281e 	bne	r16,zero,f2fc <pow+0x3d0>
    f25c:	d8000615 	stw	zero,24(sp)
    f260:	d8000715 	stw	zero,28(sp)
    f264:	d809883a 	mov	r4,sp
    f268:	00107c00 	call	107c0 <matherr>
    f26c:	103fbd1e 	bne	r2,zero,f164 <__alt_data_end+0xfffd0964>
    f270:	003fda06 	br	f1dc <__alt_data_end+0xfffd09dc>
    f274:	0010b780 	call	10b78 <__errno>
    f278:	00c00884 	movi	r3,34
    f27c:	10c00015 	stw	r3,0(r2)
    f280:	003fb806 	br	f164 <__alt_data_end+0xfffd0964>
    f284:	00c000c4 	movi	r3,3
    f288:	d8c00015 	stw	r3,0(sp)
    f28c:	90800017 	ldw	r2,0(r18)
    f290:	00c000f4 	movhi	r3,3
    f294:	18e6e704 	addi	r3,r3,-25700
    f298:	d8c00115 	stw	r3,4(sp)
    f29c:	d8000815 	stw	zero,32(sp)
    f2a0:	ddc00215 	stw	r23,8(sp)
    f2a4:	dd800315 	stw	r22,12(sp)
    f2a8:	dd400415 	stw	r21,16(sp)
    f2ac:	dd000515 	stw	r20,20(sp)
    f2b0:	000d883a 	mov	r6,zero
    f2b4:	000f883a 	mov	r7,zero
    f2b8:	b809883a 	mov	r4,r23
    f2bc:	b00b883a 	mov	r5,r22
    f2c0:	1000181e 	bne	r2,zero,f324 <pow+0x3f8>
    f2c4:	00b80034 	movhi	r2,57344
    f2c8:	d8800615 	stw	r2,24(sp)
    f2cc:	0091fc34 	movhi	r2,18416
    f2d0:	10bfffc4 	addi	r2,r2,-1
    f2d4:	d8800715 	stw	r2,28(sp)
    f2d8:	00274fc0 	call	274fc <__ledf2>
    f2dc:	10001a16 	blt	r2,zero,f348 <pow+0x41c>
    f2e0:	d809883a 	mov	r4,sp
    f2e4:	00107c00 	call	107c0 <matherr>
    f2e8:	103f551e 	bne	r2,zero,f040 <__alt_data_end+0xfffd0840>
    f2ec:	0010b780 	call	10b78 <__errno>
    f2f0:	00c00884 	movi	r3,34
    f2f4:	10c00015 	stw	r3,0(r2)
    f2f8:	003f5106 	br	f040 <__alt_data_end+0xfffd0840>
    f2fc:	000d883a 	mov	r6,zero
    f300:	000f883a 	mov	r7,zero
    f304:	0009883a 	mov	r4,zero
    f308:	000b883a 	mov	r5,zero
    f30c:	00269c80 	call	269c8 <__divdf3>
    f310:	d8800615 	stw	r2,24(sp)
    f314:	d8c00715 	stw	r3,28(sp)
    f318:	00800084 	movi	r2,2
    f31c:	80bfaf26 	beq	r16,r2,f1dc <__alt_data_end+0xfffd09dc>
    f320:	003fd006 	br	f264 <__alt_data_end+0xfffd0a64>
    f324:	009ffc34 	movhi	r2,32752
    f328:	d8000615 	stw	zero,24(sp)
    f32c:	d8800715 	stw	r2,28(sp)
    f330:	00274fc0 	call	274fc <__ledf2>
    f334:	10001a16 	blt	r2,zero,f3a0 <pow+0x474>
    f338:	90c00017 	ldw	r3,0(r18)
    f33c:	00800084 	movi	r2,2
    f340:	18bfe71e 	bne	r3,r2,f2e0 <__alt_data_end+0xfffd0ae0>
    f344:	003fe906 	br	f2ec <__alt_data_end+0xfffd0aec>
    f348:	000d883a 	mov	r6,zero
    f34c:	01cff834 	movhi	r7,16352
    f350:	a809883a 	mov	r4,r21
    f354:	a00b883a 	mov	r5,r20
    f358:	00275f00 	call	275f0 <__muldf3>
    f35c:	1009883a 	mov	r4,r2
    f360:	180b883a 	mov	r5,r3
    f364:	1023883a 	mov	r17,r2
    f368:	1821883a 	mov	r16,r3
    f36c:	00107d40 	call	107d4 <rint>
    f370:	100d883a 	mov	r6,r2
    f374:	180f883a 	mov	r7,r3
    f378:	8809883a 	mov	r4,r17
    f37c:	800b883a 	mov	r5,r16
    f380:	00273980 	call	27398 <__eqdf2>
    f384:	103fec26 	beq	r2,zero,f338 <__alt_data_end+0xfffd0b38>
    f388:	00b80034 	movhi	r2,57344
    f38c:	d8800615 	stw	r2,24(sp)
    f390:	00b1fc34 	movhi	r2,51184
    f394:	10bfffc4 	addi	r2,r2,-1
    f398:	d8800715 	stw	r2,28(sp)
    f39c:	003fe606 	br	f338 <__alt_data_end+0xfffd0b38>
    f3a0:	000d883a 	mov	r6,zero
    f3a4:	01cff834 	movhi	r7,16352
    f3a8:	a809883a 	mov	r4,r21
    f3ac:	a00b883a 	mov	r5,r20
    f3b0:	00275f00 	call	275f0 <__muldf3>
    f3b4:	1009883a 	mov	r4,r2
    f3b8:	180b883a 	mov	r5,r3
    f3bc:	1023883a 	mov	r17,r2
    f3c0:	1821883a 	mov	r16,r3
    f3c4:	00107d40 	call	107d4 <rint>
    f3c8:	100d883a 	mov	r6,r2
    f3cc:	180f883a 	mov	r7,r3
    f3d0:	8809883a 	mov	r4,r17
    f3d4:	800b883a 	mov	r5,r16
    f3d8:	00273980 	call	27398 <__eqdf2>
    f3dc:	103fd626 	beq	r2,zero,f338 <__alt_data_end+0xfffd0b38>
    f3e0:	00bffc34 	movhi	r2,65520
    f3e4:	d8000615 	stw	zero,24(sp)
    f3e8:	d8800715 	stw	r2,28(sp)
    f3ec:	003fd206 	br	f338 <__alt_data_end+0xfffd0b38>

0000f3f0 <__ieee754_pow>:
    f3f0:	00a00034 	movhi	r2,32768
    f3f4:	deffea04 	addi	sp,sp,-88
    f3f8:	10bfffc4 	addi	r2,r2,-1
    f3fc:	dc800e15 	stw	r18,56(sp)
    f400:	38a4703a 	and	r18,r7,r2
    f404:	dfc01515 	stw	ra,84(sp)
    f408:	df001415 	stw	fp,80(sp)
    f40c:	ddc01315 	stw	r23,76(sp)
    f410:	dd801215 	stw	r22,72(sp)
    f414:	dd401115 	stw	r21,68(sp)
    f418:	dd001015 	stw	r20,64(sp)
    f41c:	dcc00f15 	stw	r19,60(sp)
    f420:	dc400d15 	stw	r17,52(sp)
    f424:	dc000c15 	stw	r16,48(sp)
    f428:	9186b03a 	or	r3,r18,r6
    f42c:	18002a26 	beq	r3,zero,f4d8 <__ieee754_pow+0xe8>
    f430:	28a2703a 	and	r17,r5,r2
    f434:	009ffc34 	movhi	r2,32752
    f438:	14402316 	blt	r2,r17,f4c8 <__ieee754_pow+0xd8>
    f43c:	88802126 	beq	r17,r2,f4c4 <__ieee754_pow+0xd4>
    f440:	14802116 	blt	r2,r18,f4c8 <__ieee754_pow+0xd8>
    f444:	009ffc34 	movhi	r2,32752
    f448:	90807326 	beq	r18,r2,f618 <__ieee754_pow+0x228>
    f44c:	2827883a 	mov	r19,r5
    f450:	2021883a 	mov	r16,r4
    f454:	302d883a 	mov	r22,r6
    f458:	3839883a 	mov	fp,r7
    f45c:	28007016 	blt	r5,zero,f620 <__ieee754_pow+0x230>
    f460:	002b883a 	mov	r21,zero
    f464:	b0003a1e 	bne	r22,zero,f550 <__ieee754_pow+0x160>
    f468:	009ffc34 	movhi	r2,32752
    f46c:	90807f26 	beq	r18,r2,f66c <__ieee754_pow+0x27c>
    f470:	008ffc34 	movhi	r2,16368
    f474:	90805426 	beq	r18,r2,f5c8 <__ieee754_pow+0x1d8>
    f478:	00900034 	movhi	r2,16384
    f47c:	e0833b26 	beq	fp,r2,1016c <__ieee754_pow+0xd7c>
    f480:	008ff834 	movhi	r2,16352
    f484:	e080321e 	bne	fp,r2,f550 <__ieee754_pow+0x160>
    f488:	98003116 	blt	r19,zero,f550 <__ieee754_pow+0x160>
    f48c:	8009883a 	mov	r4,r16
    f490:	980b883a 	mov	r5,r19
    f494:	dfc01517 	ldw	ra,84(sp)
    f498:	df001417 	ldw	fp,80(sp)
    f49c:	ddc01317 	ldw	r23,76(sp)
    f4a0:	dd801217 	ldw	r22,72(sp)
    f4a4:	dd401117 	ldw	r21,68(sp)
    f4a8:	dd001017 	ldw	r20,64(sp)
    f4ac:	dcc00f17 	ldw	r19,60(sp)
    f4b0:	dc800e17 	ldw	r18,56(sp)
    f4b4:	dc400d17 	ldw	r17,52(sp)
    f4b8:	dc000c17 	ldw	r16,48(sp)
    f4bc:	dec01604 	addi	sp,sp,88
    f4c0:	00104941 	jmpi	10494 <__ieee754_sqrt>
    f4c4:	20001226 	beq	r4,zero,f510 <__ieee754_pow+0x120>
    f4c8:	00b00434 	movhi	r2,49168
    f4cc:	8885883a 	add	r2,r17,r2
    f4d0:	1108b03a 	or	r4,r2,r4
    f4d4:	20000f1e 	bne	r4,zero,f514 <__ieee754_pow+0x124>
    f4d8:	0005883a 	mov	r2,zero
    f4dc:	00cffc34 	movhi	r3,16368
    f4e0:	dfc01517 	ldw	ra,84(sp)
    f4e4:	df001417 	ldw	fp,80(sp)
    f4e8:	ddc01317 	ldw	r23,76(sp)
    f4ec:	dd801217 	ldw	r22,72(sp)
    f4f0:	dd401117 	ldw	r21,68(sp)
    f4f4:	dd001017 	ldw	r20,64(sp)
    f4f8:	dcc00f17 	ldw	r19,60(sp)
    f4fc:	dc800e17 	ldw	r18,56(sp)
    f500:	dc400d17 	ldw	r17,52(sp)
    f504:	dc000c17 	ldw	r16,48(sp)
    f508:	dec01604 	addi	sp,sp,88
    f50c:	f800283a 	ret
    f510:	8cbfcc0e 	bge	r17,r18,f444 <__alt_data_end+0xfffd0c44>
    f514:	010000f4 	movhi	r4,3
    f518:	2126d604 	addi	r4,r4,-25768
    f51c:	dfc01517 	ldw	ra,84(sp)
    f520:	df001417 	ldw	fp,80(sp)
    f524:	ddc01317 	ldw	r23,76(sp)
    f528:	dd801217 	ldw	r22,72(sp)
    f52c:	dd401117 	ldw	r21,68(sp)
    f530:	dd001017 	ldw	r20,64(sp)
    f534:	dcc00f17 	ldw	r19,60(sp)
    f538:	dc800e17 	ldw	r18,56(sp)
    f53c:	dc400d17 	ldw	r17,52(sp)
    f540:	dc000c17 	ldw	r16,48(sp)
    f544:	dec01604 	addi	sp,sp,88
    f548:	00107c81 	jmpi	107c8 <nan>
    f54c:	002b883a 	mov	r21,zero
    f550:	8009883a 	mov	r4,r16
    f554:	980b883a 	mov	r5,r19
    f558:	001071c0 	call	1071c <fabs>
    f55c:	102f883a 	mov	r23,r2
    f560:	80000f26 	beq	r16,zero,f5a0 <__ieee754_pow+0x1b0>
    f564:	9816d7fa 	srli	r11,r19,31
    f568:	5affffc4 	addi	r11,r11,-1
    f56c:	aac4b03a 	or	r2,r21,r11
    f570:	10004b26 	beq	r2,zero,f6a0 <__ieee754_pow+0x2b0>
    f574:	00907834 	movhi	r2,16864
    f578:	1480540e 	bge	r2,r18,f6cc <__ieee754_pow+0x2dc>
    f57c:	0090fc34 	movhi	r2,17392
    f580:	14832d0e 	bge	r2,r18,10238 <__ieee754_pow+0xe48>
    f584:	008ffc34 	movhi	r2,16368
    f588:	10bfffc4 	addi	r2,r2,-1
    f58c:	14401916 	blt	r2,r17,f5f4 <__ieee754_pow+0x204>
    f590:	e0001916 	blt	fp,zero,f5f8 <__ieee754_pow+0x208>
    f594:	0005883a 	mov	r2,zero
    f598:	0007883a 	mov	r3,zero
    f59c:	003fd006 	br	f4e0 <__alt_data_end+0xfffd0ce0>
    f5a0:	88000526 	beq	r17,zero,f5b8 <__ieee754_pow+0x1c8>
    f5a4:	00900034 	movhi	r2,16384
    f5a8:	10bfffc4 	addi	r2,r2,-1
    f5ac:	9884703a 	and	r2,r19,r2
    f5b0:	010ffc34 	movhi	r4,16368
    f5b4:	113feb1e 	bne	r2,r4,f564 <__alt_data_end+0xfffd0d64>
    f5b8:	e0000716 	blt	fp,zero,f5d8 <__ieee754_pow+0x1e8>
    f5bc:	9802e216 	blt	r19,zero,10148 <__ieee754_pow+0xd58>
    f5c0:	b805883a 	mov	r2,r23
    f5c4:	003fc606 	br	f4e0 <__alt_data_end+0xfffd0ce0>
    f5c8:	e0037516 	blt	fp,zero,103a0 <__ieee754_pow+0xfb0>
    f5cc:	8005883a 	mov	r2,r16
    f5d0:	9807883a 	mov	r3,r19
    f5d4:	003fc206 	br	f4e0 <__alt_data_end+0xfffd0ce0>
    f5d8:	b80d883a 	mov	r6,r23
    f5dc:	180f883a 	mov	r7,r3
    f5e0:	0009883a 	mov	r4,zero
    f5e4:	014ffc34 	movhi	r5,16368
    f5e8:	00269c80 	call	269c8 <__divdf3>
    f5ec:	102f883a 	mov	r23,r2
    f5f0:	003ff206 	br	f5bc <__alt_data_end+0xfffd0dbc>
    f5f4:	073fe70e 	bge	zero,fp,f594 <__alt_data_end+0xfffd0d94>
    f5f8:	01a20034 	movhi	r6,34816
    f5fc:	01df8e34 	movhi	r7,32312
    f600:	319d6704 	addi	r6,r6,30108
    f604:	39f90f04 	addi	r7,r7,-7108
    f608:	3009883a 	mov	r4,r6
    f60c:	380b883a 	mov	r5,r7
    f610:	00275f00 	call	275f0 <__muldf3>
    f614:	003fb206 	br	f4e0 <__alt_data_end+0xfffd0ce0>
    f618:	303f8c26 	beq	r6,zero,f44c <__alt_data_end+0xfffd0c4c>
    f61c:	003faa06 	br	f4c8 <__alt_data_end+0xfffd0cc8>
    f620:	0090d034 	movhi	r2,17216
    f624:	10bfffc4 	addi	r2,r2,-1
    f628:	14801b16 	blt	r2,r18,f698 <__ieee754_pow+0x2a8>
    f62c:	008ffc34 	movhi	r2,16368
    f630:	10bfffc4 	addi	r2,r2,-1
    f634:	14bf8a0e 	bge	r2,r18,f460 <__alt_data_end+0xfffd0c60>
    f638:	9005d53a 	srai	r2,r18,20
    f63c:	00c00504 	movi	r3,20
    f640:	10bf0044 	addi	r2,r2,-1023
    f644:	18836b0e 	bge	r3,r2,103f4 <__ieee754_pow+0x1004>
    f648:	00c00d04 	movi	r3,52
    f64c:	1885c83a 	sub	r2,r3,r2
    f650:	3086d83a 	srl	r3,r6,r2
    f654:	1884983a 	sll	r2,r3,r2
    f658:	30bf811e 	bne	r6,r2,f460 <__alt_data_end+0xfffd0c60>
    f65c:	18c0004c 	andi	r3,r3,1
    f660:	02800084 	movi	r10,2
    f664:	50ebc83a 	sub	r21,r10,r3
    f668:	003f7e06 	br	f464 <__alt_data_end+0xfffd0c64>
    f66c:	01300434 	movhi	r4,49168
    f670:	8909883a 	add	r4,r17,r4
    f674:	2408b03a 	or	r4,r4,r16
    f678:	203f9726 	beq	r4,zero,f4d8 <__alt_data_end+0xfffd0cd8>
    f67c:	008ffc34 	movhi	r2,16368
    f680:	10bfffc4 	addi	r2,r2,-1
    f684:	1442e60e 	bge	r2,r17,10220 <__ieee754_pow+0xe30>
    f688:	e03fc216 	blt	fp,zero,f594 <__alt_data_end+0xfffd0d94>
    f68c:	0005883a 	mov	r2,zero
    f690:	e007883a 	mov	r3,fp
    f694:	003f9206 	br	f4e0 <__alt_data_end+0xfffd0ce0>
    f698:	05400084 	movi	r21,2
    f69c:	003f7106 	br	f464 <__alt_data_end+0xfffd0c64>
    f6a0:	800d883a 	mov	r6,r16
    f6a4:	980f883a 	mov	r7,r19
    f6a8:	3009883a 	mov	r4,r6
    f6ac:	380b883a 	mov	r5,r7
    f6b0:	0027e5c0 	call	27e5c <__subdf3>
    f6b4:	100d883a 	mov	r6,r2
    f6b8:	180f883a 	mov	r7,r3
    f6bc:	1009883a 	mov	r4,r2
    f6c0:	180b883a 	mov	r5,r3
    f6c4:	00269c80 	call	269c8 <__divdf3>
    f6c8:	003f8506 	br	f4e0 <__alt_data_end+0xfffd0ce0>
    f6cc:	00800434 	movhi	r2,16
    f6d0:	10bfffc4 	addi	r2,r2,-1
    f6d4:	1442d616 	blt	r2,r17,10230 <__ieee754_pow+0xe40>
    f6d8:	b809883a 	mov	r4,r23
    f6dc:	000d883a 	mov	r6,zero
    f6e0:	01d0d034 	movhi	r7,17216
    f6e4:	180b883a 	mov	r5,r3
    f6e8:	dac00b15 	stw	r11,44(sp)
    f6ec:	00275f00 	call	275f0 <__muldf3>
    f6f0:	dac00b17 	ldw	r11,44(sp)
    f6f4:	102f883a 	mov	r23,r2
    f6f8:	1823883a 	mov	r17,r3
    f6fc:	033ff2c4 	movi	r12,-53
    f700:	8807d53a 	srai	r3,r17,20
    f704:	00800434 	movhi	r2,16
    f708:	10bfffc4 	addi	r2,r2,-1
    f70c:	18ff0044 	addi	r3,r3,-1023
    f710:	1b19883a 	add	r12,r3,r12
    f714:	00c00134 	movhi	r3,4
    f718:	8884703a 	and	r2,r17,r2
    f71c:	18e62384 	addi	r3,r3,-26482
    f720:	150ffc34 	orhi	r20,r2,16368
    f724:	1880060e 	bge	r3,r2,f740 <__ieee754_pow+0x350>
    f728:	00c00334 	movhi	r3,12
    f72c:	18ed9e44 	addi	r3,r3,-18823
    f730:	18833f0e 	bge	r3,r2,10430 <__ieee754_pow+0x1040>
    f734:	00bffc34 	movhi	r2,65520
    f738:	63000044 	addi	r12,r12,1
    f73c:	a0a9883a 	add	r20,r20,r2
    f740:	0027883a 	mov	r19,zero
    f744:	d8000215 	stw	zero,8(sp)
    f748:	0013883a 	mov	r9,zero
    f74c:	0011883a 	mov	r8,zero
    f750:	0015883a 	mov	r10,zero
    f754:	048ffc34 	movhi	r18,16368
    f758:	900f883a 	mov	r7,r18
    f75c:	b809883a 	mov	r4,r23
    f760:	a00b883a 	mov	r5,r20
    f764:	000d883a 	mov	r6,zero
    f768:	da000a15 	stw	r8,40(sp)
    f76c:	da400815 	stw	r9,32(sp)
    f770:	dac00b15 	stw	r11,44(sp)
    f774:	db000915 	stw	r12,36(sp)
    f778:	da800515 	stw	r10,20(sp)
    f77c:	0027e5c0 	call	27e5c <__subdf3>
    f780:	b809883a 	mov	r4,r23
    f784:	a00b883a 	mov	r5,r20
    f788:	900f883a 	mov	r7,r18
    f78c:	000d883a 	mov	r6,zero
    f790:	d8800015 	stw	r2,0(sp)
    f794:	d8c00115 	stw	r3,4(sp)
    f798:	002611c0 	call	2611c <__adddf3>
    f79c:	100d883a 	mov	r6,r2
    f7a0:	180f883a 	mov	r7,r3
    f7a4:	0009883a 	mov	r4,zero
    f7a8:	014ffc34 	movhi	r5,16368
    f7ac:	00269c80 	call	269c8 <__divdf3>
    f7b0:	d9000017 	ldw	r4,0(sp)
    f7b4:	d9400117 	ldw	r5,4(sp)
    f7b8:	100d883a 	mov	r6,r2
    f7bc:	180f883a 	mov	r7,r3
    f7c0:	d8c00715 	stw	r3,28(sp)
    f7c4:	d8800615 	stw	r2,24(sp)
    f7c8:	00275f00 	call	275f0 <__muldf3>
    f7cc:	1023883a 	mov	r17,r2
    f7d0:	a005d07a 	srai	r2,r20,1
    f7d4:	da800517 	ldw	r10,20(sp)
    f7d8:	1821883a 	mov	r16,r3
    f7dc:	10c80034 	orhi	r3,r2,8192
    f7e0:	00800234 	movhi	r2,8
    f7e4:	1885883a 	add	r2,r3,r2
    f7e8:	1295883a 	add	r10,r2,r10
    f7ec:	500f883a 	mov	r7,r10
    f7f0:	800b883a 	mov	r5,r16
    f7f4:	000d883a 	mov	r6,zero
    f7f8:	0009883a 	mov	r4,zero
    f7fc:	da800515 	stw	r10,20(sp)
    f800:	00275f00 	call	275f0 <__muldf3>
    f804:	d9000017 	ldw	r4,0(sp)
    f808:	d9400117 	ldw	r5,4(sp)
    f80c:	100d883a 	mov	r6,r2
    f810:	180f883a 	mov	r7,r3
    f814:	0027e5c0 	call	27e5c <__subdf3>
    f818:	da800517 	ldw	r10,20(sp)
    f81c:	900f883a 	mov	r7,r18
    f820:	000d883a 	mov	r6,zero
    f824:	500b883a 	mov	r5,r10
    f828:	0009883a 	mov	r4,zero
    f82c:	d8800015 	stw	r2,0(sp)
    f830:	d8c00515 	stw	r3,20(sp)
    f834:	0027e5c0 	call	27e5c <__subdf3>
    f838:	b809883a 	mov	r4,r23
    f83c:	a00b883a 	mov	r5,r20
    f840:	100d883a 	mov	r6,r2
    f844:	180f883a 	mov	r7,r3
    f848:	0027e5c0 	call	27e5c <__subdf3>
    f84c:	800f883a 	mov	r7,r16
    f850:	000d883a 	mov	r6,zero
    f854:	1009883a 	mov	r4,r2
    f858:	180b883a 	mov	r5,r3
    f85c:	00275f00 	call	275f0 <__muldf3>
    f860:	db400517 	ldw	r13,20(sp)
    f864:	d9000017 	ldw	r4,0(sp)
    f868:	100d883a 	mov	r6,r2
    f86c:	680b883a 	mov	r5,r13
    f870:	180f883a 	mov	r7,r3
    f874:	0027e5c0 	call	27e5c <__subdf3>
    f878:	dbc00617 	ldw	r15,24(sp)
    f87c:	db800717 	ldw	r14,28(sp)
    f880:	1009883a 	mov	r4,r2
    f884:	780d883a 	mov	r6,r15
    f888:	700f883a 	mov	r7,r14
    f88c:	180b883a 	mov	r5,r3
    f890:	00275f00 	call	275f0 <__muldf3>
    f894:	880d883a 	mov	r6,r17
    f898:	800f883a 	mov	r7,r16
    f89c:	8809883a 	mov	r4,r17
    f8a0:	800b883a 	mov	r5,r16
    f8a4:	d8800015 	stw	r2,0(sp)
    f8a8:	d8c00115 	stw	r3,4(sp)
    f8ac:	00275f00 	call	275f0 <__muldf3>
    f8b0:	01929174 	movhi	r6,19013
    f8b4:	01cff2b4 	movhi	r7,16330
    f8b8:	3193bbc4 	addi	r6,r6,20207
    f8bc:	39df8a04 	addi	r7,r7,32296
    f8c0:	1009883a 	mov	r4,r2
    f8c4:	180b883a 	mov	r5,r3
    f8c8:	102f883a 	mov	r23,r2
    f8cc:	1829883a 	mov	r20,r3
    f8d0:	00275f00 	call	275f0 <__muldf3>
    f8d4:	01a4f2b4 	movhi	r6,37834
    f8d8:	01cff3b4 	movhi	r7,16334
    f8dc:	31b6d944 	addi	r6,r6,-9371
    f8e0:	39e19284 	addi	r7,r7,-31158
    f8e4:	1009883a 	mov	r4,r2
    f8e8:	180b883a 	mov	r5,r3
    f8ec:	002611c0 	call	2611c <__adddf3>
    f8f0:	b80d883a 	mov	r6,r23
    f8f4:	a00f883a 	mov	r7,r20
    f8f8:	1009883a 	mov	r4,r2
    f8fc:	180b883a 	mov	r5,r3
    f900:	00275f00 	call	275f0 <__muldf3>
    f904:	01aa4774 	movhi	r6,43293
    f908:	01cff474 	movhi	r7,16337
    f90c:	31904044 	addi	r6,r6,16641
    f910:	39dd1804 	addi	r7,r7,29792
    f914:	1009883a 	mov	r4,r2
    f918:	180b883a 	mov	r5,r3
    f91c:	002611c0 	call	2611c <__adddf3>
    f920:	b80d883a 	mov	r6,r23
    f924:	a00f883a 	mov	r7,r20
    f928:	1009883a 	mov	r4,r2
    f92c:	180b883a 	mov	r5,r3
    f930:	00275f00 	call	275f0 <__muldf3>
    f934:	019463f4 	movhi	r6,20879
    f938:	01cff574 	movhi	r7,16341
    f93c:	31899344 	addi	r6,r6,9805
    f940:	39d55544 	addi	r7,r7,21845
    f944:	1009883a 	mov	r4,r2
    f948:	180b883a 	mov	r5,r3
    f94c:	002611c0 	call	2611c <__adddf3>
    f950:	b80d883a 	mov	r6,r23
    f954:	a00f883a 	mov	r7,r20
    f958:	1009883a 	mov	r4,r2
    f95c:	180b883a 	mov	r5,r3
    f960:	00275f00 	call	275f0 <__muldf3>
    f964:	01b6dc34 	movhi	r6,56176
    f968:	01cff6f4 	movhi	r7,16347
    f96c:	31aaffc4 	addi	r6,r6,-21505
    f970:	39db6d84 	addi	r7,r7,28086
    f974:	1009883a 	mov	r4,r2
    f978:	180b883a 	mov	r5,r3
    f97c:	002611c0 	call	2611c <__adddf3>
    f980:	b80d883a 	mov	r6,r23
    f984:	a00f883a 	mov	r7,r20
    f988:	1009883a 	mov	r4,r2
    f98c:	180b883a 	mov	r5,r3
    f990:	00275f00 	call	275f0 <__muldf3>
    f994:	018cccf4 	movhi	r6,13107
    f998:	01cff8f4 	movhi	r7,16355
    f99c:	318cc0c4 	addi	r6,r6,13059
    f9a0:	39ccccc4 	addi	r7,r7,13107
    f9a4:	1009883a 	mov	r4,r2
    f9a8:	180b883a 	mov	r5,r3
    f9ac:	002611c0 	call	2611c <__adddf3>
    f9b0:	b80d883a 	mov	r6,r23
    f9b4:	a00f883a 	mov	r7,r20
    f9b8:	b809883a 	mov	r4,r23
    f9bc:	a00b883a 	mov	r5,r20
    f9c0:	1825883a 	mov	r18,r3
    f9c4:	d8800515 	stw	r2,20(sp)
    f9c8:	00275f00 	call	275f0 <__muldf3>
    f9cc:	db400517 	ldw	r13,20(sp)
    f9d0:	900b883a 	mov	r5,r18
    f9d4:	100d883a 	mov	r6,r2
    f9d8:	6809883a 	mov	r4,r13
    f9dc:	180f883a 	mov	r7,r3
    f9e0:	00275f00 	call	275f0 <__muldf3>
    f9e4:	800f883a 	mov	r7,r16
    f9e8:	8809883a 	mov	r4,r17
    f9ec:	800b883a 	mov	r5,r16
    f9f0:	000d883a 	mov	r6,zero
    f9f4:	102f883a 	mov	r23,r2
    f9f8:	1829883a 	mov	r20,r3
    f9fc:	002611c0 	call	2611c <__adddf3>
    fa00:	d9800017 	ldw	r6,0(sp)
    fa04:	d9c00117 	ldw	r7,4(sp)
    fa08:	1009883a 	mov	r4,r2
    fa0c:	180b883a 	mov	r5,r3
    fa10:	00275f00 	call	275f0 <__muldf3>
    fa14:	b80d883a 	mov	r6,r23
    fa18:	a00f883a 	mov	r7,r20
    fa1c:	1009883a 	mov	r4,r2
    fa20:	180b883a 	mov	r5,r3
    fa24:	002611c0 	call	2611c <__adddf3>
    fa28:	800f883a 	mov	r7,r16
    fa2c:	800b883a 	mov	r5,r16
    fa30:	000d883a 	mov	r6,zero
    fa34:	0009883a 	mov	r4,zero
    fa38:	1025883a 	mov	r18,r2
    fa3c:	182f883a 	mov	r23,r3
    fa40:	00275f00 	call	275f0 <__muldf3>
    fa44:	000d883a 	mov	r6,zero
    fa48:	01d00234 	movhi	r7,16392
    fa4c:	1009883a 	mov	r4,r2
    fa50:	180b883a 	mov	r5,r3
    fa54:	d8c00715 	stw	r3,28(sp)
    fa58:	d8800615 	stw	r2,24(sp)
    fa5c:	002611c0 	call	2611c <__adddf3>
    fa60:	900d883a 	mov	r6,r18
    fa64:	b80f883a 	mov	r7,r23
    fa68:	1009883a 	mov	r4,r2
    fa6c:	180b883a 	mov	r5,r3
    fa70:	002611c0 	call	2611c <__adddf3>
    fa74:	800b883a 	mov	r5,r16
    fa78:	000d883a 	mov	r6,zero
    fa7c:	180f883a 	mov	r7,r3
    fa80:	0009883a 	mov	r4,zero
    fa84:	1829883a 	mov	r20,r3
    fa88:	00275f00 	call	275f0 <__muldf3>
    fa8c:	a00b883a 	mov	r5,r20
    fa90:	000d883a 	mov	r6,zero
    fa94:	01d00234 	movhi	r7,16392
    fa98:	0009883a 	mov	r4,zero
    fa9c:	d8800315 	stw	r2,12(sp)
    faa0:	d8c00415 	stw	r3,16(sp)
    faa4:	0027e5c0 	call	27e5c <__subdf3>
    faa8:	dbc00617 	ldw	r15,24(sp)
    faac:	db800717 	ldw	r14,28(sp)
    fab0:	1009883a 	mov	r4,r2
    fab4:	780d883a 	mov	r6,r15
    fab8:	700f883a 	mov	r7,r14
    fabc:	180b883a 	mov	r5,r3
    fac0:	0027e5c0 	call	27e5c <__subdf3>
    fac4:	9009883a 	mov	r4,r18
    fac8:	b80b883a 	mov	r5,r23
    facc:	100d883a 	mov	r6,r2
    fad0:	180f883a 	mov	r7,r3
    fad4:	0027e5c0 	call	27e5c <__subdf3>
    fad8:	880d883a 	mov	r6,r17
    fadc:	800f883a 	mov	r7,r16
    fae0:	1009883a 	mov	r4,r2
    fae4:	180b883a 	mov	r5,r3
    fae8:	00275f00 	call	275f0 <__muldf3>
    faec:	d9000017 	ldw	r4,0(sp)
    faf0:	d9400117 	ldw	r5,4(sp)
    faf4:	a00f883a 	mov	r7,r20
    faf8:	000d883a 	mov	r6,zero
    fafc:	1023883a 	mov	r17,r2
    fb00:	1821883a 	mov	r16,r3
    fb04:	00275f00 	call	275f0 <__muldf3>
    fb08:	8809883a 	mov	r4,r17
    fb0c:	800b883a 	mov	r5,r16
    fb10:	100d883a 	mov	r6,r2
    fb14:	180f883a 	mov	r7,r3
    fb18:	002611c0 	call	2611c <__adddf3>
    fb1c:	d9000317 	ldw	r4,12(sp)
    fb20:	d9400417 	ldw	r5,16(sp)
    fb24:	100d883a 	mov	r6,r2
    fb28:	180f883a 	mov	r7,r3
    fb2c:	102f883a 	mov	r23,r2
    fb30:	1823883a 	mov	r17,r3
    fb34:	002611c0 	call	2611c <__adddf3>
    fb38:	01cffbf4 	movhi	r7,16367
    fb3c:	39f1c244 	addi	r7,r7,-14583
    fb40:	0009883a 	mov	r4,zero
    fb44:	180b883a 	mov	r5,r3
    fb48:	01b80034 	movhi	r6,57344
    fb4c:	1821883a 	mov	r16,r3
    fb50:	00275f00 	call	275f0 <__muldf3>
    fb54:	d9800317 	ldw	r6,12(sp)
    fb58:	d9c00417 	ldw	r7,16(sp)
    fb5c:	800b883a 	mov	r5,r16
    fb60:	0009883a 	mov	r4,zero
    fb64:	1825883a 	mov	r18,r3
    fb68:	d8800015 	stw	r2,0(sp)
    fb6c:	0027e5c0 	call	27e5c <__subdf3>
    fb70:	b809883a 	mov	r4,r23
    fb74:	880b883a 	mov	r5,r17
    fb78:	100d883a 	mov	r6,r2
    fb7c:	180f883a 	mov	r7,r3
    fb80:	0027e5c0 	call	27e5c <__subdf3>
    fb84:	01b70eb4 	movhi	r6,56378
    fb88:	01cffbf4 	movhi	r7,16367
    fb8c:	3180ff44 	addi	r6,r6,1021
    fb90:	39f1c244 	addi	r7,r7,-14583
    fb94:	1009883a 	mov	r4,r2
    fb98:	180b883a 	mov	r5,r3
    fb9c:	00275f00 	call	275f0 <__muldf3>
    fba0:	018516f4 	movhi	r6,5211
    fba4:	01ef8fb4 	movhi	r7,48702
    fba8:	800b883a 	mov	r5,r16
    fbac:	31807d44 	addi	r6,r6,501
    fbb0:	39cbf804 	addi	r7,r7,12256
    fbb4:	0009883a 	mov	r4,zero
    fbb8:	1029883a 	mov	r20,r2
    fbbc:	1823883a 	mov	r17,r3
    fbc0:	00275f00 	call	275f0 <__muldf3>
    fbc4:	a009883a 	mov	r4,r20
    fbc8:	880b883a 	mov	r5,r17
    fbcc:	100d883a 	mov	r6,r2
    fbd0:	180f883a 	mov	r7,r3
    fbd4:	002611c0 	call	2611c <__adddf3>
    fbd8:	da400817 	ldw	r9,32(sp)
    fbdc:	da000a17 	ldw	r8,40(sp)
    fbe0:	180b883a 	mov	r5,r3
    fbe4:	480d883a 	mov	r6,r9
    fbe8:	400f883a 	mov	r7,r8
    fbec:	1009883a 	mov	r4,r2
    fbf0:	002611c0 	call	2611c <__adddf3>
    fbf4:	db000917 	ldw	r12,36(sp)
    fbf8:	1029883a 	mov	r20,r2
    fbfc:	1823883a 	mov	r17,r3
    fc00:	6009883a 	mov	r4,r12
    fc04:	00287d80 	call	287d8 <__floatsidf>
    fc08:	d9000017 	ldw	r4,0(sp)
    fc0c:	a00d883a 	mov	r6,r20
    fc10:	880f883a 	mov	r7,r17
    fc14:	900b883a 	mov	r5,r18
    fc18:	182f883a 	mov	r23,r3
    fc1c:	d8800115 	stw	r2,4(sp)
    fc20:	002611c0 	call	2611c <__adddf3>
    fc24:	d9c00217 	ldw	r7,8(sp)
    fc28:	980d883a 	mov	r6,r19
    fc2c:	1009883a 	mov	r4,r2
    fc30:	180b883a 	mov	r5,r3
    fc34:	002611c0 	call	2611c <__adddf3>
    fc38:	d9800117 	ldw	r6,4(sp)
    fc3c:	b80f883a 	mov	r7,r23
    fc40:	1009883a 	mov	r4,r2
    fc44:	180b883a 	mov	r5,r3
    fc48:	002611c0 	call	2611c <__adddf3>
    fc4c:	d9800117 	ldw	r6,4(sp)
    fc50:	b80f883a 	mov	r7,r23
    fc54:	0009883a 	mov	r4,zero
    fc58:	180b883a 	mov	r5,r3
    fc5c:	1821883a 	mov	r16,r3
    fc60:	0027e5c0 	call	27e5c <__subdf3>
    fc64:	d9c00217 	ldw	r7,8(sp)
    fc68:	980d883a 	mov	r6,r19
    fc6c:	1009883a 	mov	r4,r2
    fc70:	180b883a 	mov	r5,r3
    fc74:	0027e5c0 	call	27e5c <__subdf3>
    fc78:	d9800017 	ldw	r6,0(sp)
    fc7c:	900f883a 	mov	r7,r18
    fc80:	1009883a 	mov	r4,r2
    fc84:	180b883a 	mov	r5,r3
    fc88:	0027e5c0 	call	27e5c <__subdf3>
    fc8c:	880b883a 	mov	r5,r17
    fc90:	100d883a 	mov	r6,r2
    fc94:	180f883a 	mov	r7,r3
    fc98:	a009883a 	mov	r4,r20
    fc9c:	0027e5c0 	call	27e5c <__subdf3>
    fca0:	dac00b17 	ldw	r11,44(sp)
    fca4:	aabfffc4 	addi	r10,r21,-1
    fca8:	1025883a 	mov	r18,r2
    fcac:	52d6b03a 	or	r11,r10,r11
    fcb0:	1823883a 	mov	r17,r3
    fcb4:	58015826 	beq	r11,zero,10218 <__ieee754_pow+0xe28>
    fcb8:	04cffc34 	movhi	r19,16368
    fcbc:	b009883a 	mov	r4,r22
    fcc0:	000d883a 	mov	r6,zero
    fcc4:	e00f883a 	mov	r7,fp
    fcc8:	e00b883a 	mov	r5,fp
    fccc:	0027e5c0 	call	27e5c <__subdf3>
    fcd0:	800f883a 	mov	r7,r16
    fcd4:	000d883a 	mov	r6,zero
    fcd8:	1009883a 	mov	r4,r2
    fcdc:	180b883a 	mov	r5,r3
    fce0:	00275f00 	call	275f0 <__muldf3>
    fce4:	b00d883a 	mov	r6,r22
    fce8:	9009883a 	mov	r4,r18
    fcec:	880b883a 	mov	r5,r17
    fcf0:	e00f883a 	mov	r7,fp
    fcf4:	1829883a 	mov	r20,r3
    fcf8:	102b883a 	mov	r21,r2
    fcfc:	00275f00 	call	275f0 <__muldf3>
    fd00:	a00b883a 	mov	r5,r20
    fd04:	100d883a 	mov	r6,r2
    fd08:	180f883a 	mov	r7,r3
    fd0c:	a809883a 	mov	r4,r21
    fd10:	002611c0 	call	2611c <__adddf3>
    fd14:	800b883a 	mov	r5,r16
    fd18:	000d883a 	mov	r6,zero
    fd1c:	e00f883a 	mov	r7,fp
    fd20:	0009883a 	mov	r4,zero
    fd24:	102d883a 	mov	r22,r2
    fd28:	1829883a 	mov	r20,r3
    fd2c:	00275f00 	call	275f0 <__muldf3>
    fd30:	100d883a 	mov	r6,r2
    fd34:	180f883a 	mov	r7,r3
    fd38:	b009883a 	mov	r4,r22
    fd3c:	a00b883a 	mov	r5,r20
    fd40:	1025883a 	mov	r18,r2
    fd44:	1823883a 	mov	r17,r3
    fd48:	002611c0 	call	2611c <__adddf3>
    fd4c:	102f883a 	mov	r23,r2
    fd50:	00902434 	movhi	r2,16528
    fd54:	10bfffc4 	addi	r2,r2,-1
    fd58:	1821883a 	mov	r16,r3
    fd5c:	9013883a 	mov	r9,r18
    fd60:	8811883a 	mov	r8,r17
    fd64:	10c1070e 	bge	r2,r3,10184 <__ieee754_pow+0xd94>
    fd68:	00afdc34 	movhi	r2,49008
    fd6c:	1885883a 	add	r2,r3,r2
    fd70:	15c4b03a 	or	r2,r2,r23
    fd74:	1001901e 	bne	r2,zero,103b8 <__ieee754_pow+0xfc8>
    fd78:	01994b34 	movhi	r6,25900
    fd7c:	01cf25f4 	movhi	r7,15511
    fd80:	31a0bf84 	addi	r6,r6,-32002
    fd84:	39c551c4 	addi	r7,r7,5447
    fd88:	b009883a 	mov	r4,r22
    fd8c:	a00b883a 	mov	r5,r20
    fd90:	002611c0 	call	2611c <__adddf3>
    fd94:	900d883a 	mov	r6,r18
    fd98:	880f883a 	mov	r7,r17
    fd9c:	b809883a 	mov	r4,r23
    fda0:	800b883a 	mov	r5,r16
    fda4:	1039883a 	mov	fp,r2
    fda8:	182b883a 	mov	r21,r3
    fdac:	0027e5c0 	call	27e5c <__subdf3>
    fdb0:	100d883a 	mov	r6,r2
    fdb4:	180f883a 	mov	r7,r3
    fdb8:	e009883a 	mov	r4,fp
    fdbc:	a80b883a 	mov	r5,r21
    fdc0:	00274200 	call	27420 <__gedf2>
    fdc4:	00817c16 	blt	zero,r2,103b8 <__ieee754_pow+0xfc8>
    fdc8:	802b883a 	mov	r21,r16
    fdcc:	a805d53a 	srai	r2,r21,20
    fdd0:	00c00434 	movhi	r3,16
    fdd4:	01000434 	movhi	r4,16
    fdd8:	10bf0084 	addi	r2,r2,-1022
    fddc:	1885d83a 	sra	r2,r3,r2
    fde0:	213fffc4 	addi	r4,r4,-1
    fde4:	1405883a 	add	r2,r2,r16
    fde8:	1006907a 	slli	r3,r2,1
    fdec:	112a703a 	and	r21,r2,r4
    fdf0:	ad400434 	orhi	r21,r21,16
    fdf4:	1806d57a 	srli	r3,r3,21
    fdf8:	18ff0044 	addi	r3,r3,-1023
    fdfc:	20cfd83a 	sra	r7,r4,r3
    fe00:	01000504 	movi	r4,20
    fe04:	20c7c83a 	sub	r3,r4,r3
    fe08:	a8c7d83a 	sra	r3,r21,r3
    fe0c:	01ce303a 	nor	r7,zero,r7
    fe10:	388e703a 	and	r7,r7,r2
    fe14:	d8c00015 	stw	r3,0(sp)
    fe18:	80019016 	blt	r16,zero,1045c <__ieee754_pow+0x106c>
    fe1c:	000d883a 	mov	r6,zero
    fe20:	9009883a 	mov	r4,r18
    fe24:	880b883a 	mov	r5,r17
    fe28:	0027e5c0 	call	27e5c <__subdf3>
    fe2c:	100d883a 	mov	r6,r2
    fe30:	180f883a 	mov	r7,r3
    fe34:	b009883a 	mov	r4,r22
    fe38:	a00b883a 	mov	r5,r20
    fe3c:	d8c00a15 	stw	r3,40(sp)
    fe40:	d8800815 	stw	r2,32(sp)
    fe44:	002611c0 	call	2611c <__adddf3>
    fe48:	d8800017 	ldw	r2,0(sp)
    fe4c:	da000a17 	ldw	r8,40(sp)
    fe50:	da400817 	ldw	r9,32(sp)
    fe54:	1004953a 	slli	r2,r2,20
    fe58:	1821883a 	mov	r16,r3
    fe5c:	d8800215 	stw	r2,8(sp)
    fe60:	01cff9b4 	movhi	r7,16358
    fe64:	800b883a 	mov	r5,r16
    fe68:	39cb90c4 	addi	r7,r7,11843
    fe6c:	0009883a 	mov	r4,zero
    fe70:	000d883a 	mov	r6,zero
    fe74:	da000a15 	stw	r8,40(sp)
    fe78:	da400815 	stw	r9,32(sp)
    fe7c:	00275f00 	call	275f0 <__muldf3>
    fe80:	da400817 	ldw	r9,32(sp)
    fe84:	da000a17 	ldw	r8,40(sp)
    fe88:	800b883a 	mov	r5,r16
    fe8c:	480d883a 	mov	r6,r9
    fe90:	400f883a 	mov	r7,r8
    fe94:	0009883a 	mov	r4,zero
    fe98:	1039883a 	mov	fp,r2
    fe9c:	182f883a 	mov	r23,r3
    fea0:	0027e5c0 	call	27e5c <__subdf3>
    fea4:	b009883a 	mov	r4,r22
    fea8:	a00b883a 	mov	r5,r20
    feac:	100d883a 	mov	r6,r2
    feb0:	180f883a 	mov	r7,r3
    feb4:	0027e5c0 	call	27e5c <__subdf3>
    feb8:	01bfbeb4 	movhi	r6,65274
    febc:	01cff9b4 	movhi	r7,16358
    fec0:	318e7bc4 	addi	r6,r6,14831
    fec4:	39cb9084 	addi	r7,r7,11842
    fec8:	1009883a 	mov	r4,r2
    fecc:	180b883a 	mov	r5,r3
    fed0:	00275f00 	call	275f0 <__muldf3>
    fed4:	01832a34 	movhi	r6,3240
    fed8:	01ef8834 	movhi	r7,48672
    fedc:	800b883a 	mov	r5,r16
    fee0:	319b0e44 	addi	r6,r6,27705
    fee4:	39d71844 	addi	r7,r7,23649
    fee8:	0009883a 	mov	r4,zero
    feec:	1029883a 	mov	r20,r2
    fef0:	1823883a 	mov	r17,r3
    fef4:	00275f00 	call	275f0 <__muldf3>
    fef8:	a009883a 	mov	r4,r20
    fefc:	880b883a 	mov	r5,r17
    ff00:	100d883a 	mov	r6,r2
    ff04:	180f883a 	mov	r7,r3
    ff08:	002611c0 	call	2611c <__adddf3>
    ff0c:	e009883a 	mov	r4,fp
    ff10:	b80b883a 	mov	r5,r23
    ff14:	100d883a 	mov	r6,r2
    ff18:	180f883a 	mov	r7,r3
    ff1c:	102d883a 	mov	r22,r2
    ff20:	1829883a 	mov	r20,r3
    ff24:	002611c0 	call	2611c <__adddf3>
    ff28:	e00d883a 	mov	r6,fp
    ff2c:	b80f883a 	mov	r7,r23
    ff30:	1009883a 	mov	r4,r2
    ff34:	180b883a 	mov	r5,r3
    ff38:	1023883a 	mov	r17,r2
    ff3c:	1821883a 	mov	r16,r3
    ff40:	0027e5c0 	call	27e5c <__subdf3>
    ff44:	b009883a 	mov	r4,r22
    ff48:	a00b883a 	mov	r5,r20
    ff4c:	100d883a 	mov	r6,r2
    ff50:	180f883a 	mov	r7,r3
    ff54:	0027e5c0 	call	27e5c <__subdf3>
    ff58:	880d883a 	mov	r6,r17
    ff5c:	800f883a 	mov	r7,r16
    ff60:	8809883a 	mov	r4,r17
    ff64:	800b883a 	mov	r5,r16
    ff68:	1039883a 	mov	fp,r2
    ff6c:	182f883a 	mov	r23,r3
    ff70:	00275f00 	call	275f0 <__muldf3>
    ff74:	019caff4 	movhi	r6,29375
    ff78:	01cf99b4 	movhi	r7,15974
    ff7c:	31a93404 	addi	r6,r6,-23344
    ff80:	39cdda44 	addi	r7,r7,14185
    ff84:	1009883a 	mov	r4,r2
    ff88:	180b883a 	mov	r5,r3
    ff8c:	102d883a 	mov	r22,r2
    ff90:	1829883a 	mov	r20,r3
    ff94:	00275f00 	call	275f0 <__muldf3>
    ff98:	01b174b4 	movhi	r6,50642
    ff9c:	01cfaf34 	movhi	r7,16060
    ffa0:	319afc44 	addi	r6,r6,27633
    ffa4:	39ef5044 	addi	r7,r7,-17087
    ffa8:	1009883a 	mov	r4,r2
    ffac:	180b883a 	mov	r5,r3
    ffb0:	0027e5c0 	call	27e5c <__subdf3>
    ffb4:	b00d883a 	mov	r6,r22
    ffb8:	a00f883a 	mov	r7,r20
    ffbc:	1009883a 	mov	r4,r2
    ffc0:	180b883a 	mov	r5,r3
    ffc4:	00275f00 	call	275f0 <__muldf3>
    ffc8:	01abc9b4 	movhi	r6,44838
    ffcc:	01cfc474 	movhi	r7,16145
    ffd0:	31b78b04 	addi	r6,r6,-8660
    ffd4:	39d59a84 	addi	r7,r7,22122
    ffd8:	1009883a 	mov	r4,r2
    ffdc:	180b883a 	mov	r5,r3
    ffe0:	002611c0 	call	2611c <__adddf3>
    ffe4:	b00d883a 	mov	r6,r22
    ffe8:	a00f883a 	mov	r7,r20
    ffec:	1009883a 	mov	r4,r2
    fff0:	180b883a 	mov	r5,r3
    fff4:	00275f00 	call	275f0 <__muldf3>
    fff8:	0185aff4 	movhi	r6,5823
    fffc:	01cfd9f4 	movhi	r7,16231
   10000:	31af64c4 	addi	r6,r6,-17005
   10004:	39f05b04 	addi	r7,r7,-16020
   10008:	1009883a 	mov	r4,r2
   1000c:	180b883a 	mov	r5,r3
   10010:	0027e5c0 	call	27e5c <__subdf3>
   10014:	b00d883a 	mov	r6,r22
   10018:	a00f883a 	mov	r7,r20
   1001c:	1009883a 	mov	r4,r2
   10020:	180b883a 	mov	r5,r3
   10024:	00275f00 	call	275f0 <__muldf3>
   10028:	01955574 	movhi	r6,21845
   1002c:	01cff174 	movhi	r7,16325
   10030:	31954f84 	addi	r6,r6,21822
   10034:	39d55544 	addi	r7,r7,21845
   10038:	1009883a 	mov	r4,r2
   1003c:	180b883a 	mov	r5,r3
   10040:	002611c0 	call	2611c <__adddf3>
   10044:	b00d883a 	mov	r6,r22
   10048:	a00f883a 	mov	r7,r20
   1004c:	1009883a 	mov	r4,r2
   10050:	180b883a 	mov	r5,r3
   10054:	00275f00 	call	275f0 <__muldf3>
   10058:	100d883a 	mov	r6,r2
   1005c:	180f883a 	mov	r7,r3
   10060:	8809883a 	mov	r4,r17
   10064:	800b883a 	mov	r5,r16
   10068:	0027e5c0 	call	27e5c <__subdf3>
   1006c:	100d883a 	mov	r6,r2
   10070:	180f883a 	mov	r7,r3
   10074:	8809883a 	mov	r4,r17
   10078:	800b883a 	mov	r5,r16
   1007c:	102d883a 	mov	r22,r2
   10080:	1829883a 	mov	r20,r3
   10084:	00275f00 	call	275f0 <__muldf3>
   10088:	b009883a 	mov	r4,r22
   1008c:	a00b883a 	mov	r5,r20
   10090:	000d883a 	mov	r6,zero
   10094:	01d00034 	movhi	r7,16384
   10098:	1025883a 	mov	r18,r2
   1009c:	182b883a 	mov	r21,r3
   100a0:	0027e5c0 	call	27e5c <__subdf3>
   100a4:	100d883a 	mov	r6,r2
   100a8:	180f883a 	mov	r7,r3
   100ac:	9009883a 	mov	r4,r18
   100b0:	a80b883a 	mov	r5,r21
   100b4:	00269c80 	call	269c8 <__divdf3>
   100b8:	e00d883a 	mov	r6,fp
   100bc:	b80f883a 	mov	r7,r23
   100c0:	8809883a 	mov	r4,r17
   100c4:	800b883a 	mov	r5,r16
   100c8:	102d883a 	mov	r22,r2
   100cc:	1829883a 	mov	r20,r3
   100d0:	00275f00 	call	275f0 <__muldf3>
   100d4:	e00d883a 	mov	r6,fp
   100d8:	b80f883a 	mov	r7,r23
   100dc:	1009883a 	mov	r4,r2
   100e0:	180b883a 	mov	r5,r3
   100e4:	002611c0 	call	2611c <__adddf3>
   100e8:	100d883a 	mov	r6,r2
   100ec:	180f883a 	mov	r7,r3
   100f0:	b009883a 	mov	r4,r22
   100f4:	a00b883a 	mov	r5,r20
   100f8:	0027e5c0 	call	27e5c <__subdf3>
   100fc:	880d883a 	mov	r6,r17
   10100:	800f883a 	mov	r7,r16
   10104:	1009883a 	mov	r4,r2
   10108:	180b883a 	mov	r5,r3
   1010c:	0027e5c0 	call	27e5c <__subdf3>
   10110:	0009883a 	mov	r4,zero
   10114:	014ffc34 	movhi	r5,16368
   10118:	100d883a 	mov	r6,r2
   1011c:	180f883a 	mov	r7,r3
   10120:	0027e5c0 	call	27e5c <__subdf3>
   10124:	d9000217 	ldw	r4,8(sp)
   10128:	190b883a 	add	r5,r3,r4
   1012c:	2809d53a 	srai	r4,r5,20
   10130:	0100cd0e 	bge	zero,r4,10468 <__ieee754_pow+0x1078>
   10134:	1009883a 	mov	r4,r2
   10138:	000d883a 	mov	r6,zero
   1013c:	980f883a 	mov	r7,r19
   10140:	00275f00 	call	275f0 <__muldf3>
   10144:	003ce606 	br	f4e0 <__alt_data_end+0xfffd0ce0>
   10148:	00b00434 	movhi	r2,49168
   1014c:	8885883a 	add	r2,r17,r2
   10150:	1544b03a 	or	r2,r2,r21
   10154:	1000b326 	beq	r2,zero,10424 <__ieee754_pow+0x1034>
   10158:	00800044 	movi	r2,1
   1015c:	a8bd181e 	bne	r21,r2,f5c0 <__alt_data_end+0xfffd0dc0>
   10160:	18e0003c 	xorhi	r3,r3,32768
   10164:	b805883a 	mov	r2,r23
   10168:	003cdd06 	br	f4e0 <__alt_data_end+0xfffd0ce0>
   1016c:	800d883a 	mov	r6,r16
   10170:	980f883a 	mov	r7,r19
   10174:	8009883a 	mov	r4,r16
   10178:	980b883a 	mov	r5,r19
   1017c:	00275f00 	call	275f0 <__muldf3>
   10180:	003cd706 	br	f4e0 <__alt_data_end+0xfffd0ce0>
   10184:	05600034 	movhi	r21,32768
   10188:	ad7fffc4 	addi	r21,r21,-1
   1018c:	00902474 	movhi	r2,16529
   10190:	1d6a703a 	and	r21,r3,r21
   10194:	10b2ffc4 	addi	r2,r2,-13313
   10198:	15409d0e 	bge	r2,r21,10410 <__ieee754_pow+0x1020>
   1019c:	008fdbf4 	movhi	r2,16239
   101a0:	108d0004 	addi	r2,r2,13312
   101a4:	1885883a 	add	r2,r3,r2
   101a8:	15c4b03a 	or	r2,r2,r23
   101ac:	10000b1e 	bne	r2,zero,101dc <__ieee754_pow+0xdec>
   101b0:	900d883a 	mov	r6,r18
   101b4:	880f883a 	mov	r7,r17
   101b8:	b809883a 	mov	r4,r23
   101bc:	180b883a 	mov	r5,r3
   101c0:	0027e5c0 	call	27e5c <__subdf3>
   101c4:	100d883a 	mov	r6,r2
   101c8:	180f883a 	mov	r7,r3
   101cc:	b009883a 	mov	r4,r22
   101d0:	a00b883a 	mov	r5,r20
   101d4:	00274fc0 	call	274fc <__ledf2>
   101d8:	00befc16 	blt	zero,r2,fdcc <__alt_data_end+0xfffd15cc>
   101dc:	01b0be74 	movhi	r6,49913
   101e0:	01c06974 	movhi	r7,421
   101e4:	980b883a 	mov	r5,r19
   101e8:	31bcd644 	addi	r6,r6,-3239
   101ec:	39db87c4 	addi	r7,r7,28191
   101f0:	0009883a 	mov	r4,zero
   101f4:	00275f00 	call	275f0 <__muldf3>
   101f8:	01b0be74 	movhi	r6,49913
   101fc:	01c06974 	movhi	r7,421
   10200:	31bcd644 	addi	r6,r6,-3239
   10204:	39db87c4 	addi	r7,r7,28191
   10208:	1009883a 	mov	r4,r2
   1020c:	180b883a 	mov	r5,r3
   10210:	00275f00 	call	275f0 <__muldf3>
   10214:	003cb206 	br	f4e0 <__alt_data_end+0xfffd0ce0>
   10218:	04effc34 	movhi	r19,49136
   1021c:	003ea706 	br	fcbc <__alt_data_end+0xfffd14bc>
   10220:	e03cdc0e 	bge	fp,zero,f594 <__alt_data_end+0xfffd0d94>
   10224:	0005883a 	mov	r2,zero
   10228:	e0e0003c 	xorhi	r3,fp,32768
   1022c:	003cac06 	br	f4e0 <__alt_data_end+0xfffd0ce0>
   10230:	0019883a 	mov	r12,zero
   10234:	003d3206 	br	f700 <__alt_data_end+0xfffd0f00>
   10238:	008ffc34 	movhi	r2,16368
   1023c:	10bfff84 	addi	r2,r2,-2
   10240:	147cd30e 	bge	r2,r17,f590 <__alt_data_end+0xfffd0d90>
   10244:	01cffc34 	movhi	r7,16368
   10248:	3c7cea16 	blt	r7,r17,f5f4 <__alt_data_end+0xfffd0df4>
   1024c:	b809883a 	mov	r4,r23
   10250:	000d883a 	mov	r6,zero
   10254:	180b883a 	mov	r5,r3
   10258:	dac00b15 	stw	r11,44(sp)
   1025c:	0027e5c0 	call	27e5c <__subdf3>
   10260:	01cffdf4 	movhi	r7,16375
   10264:	39c551c4 	addi	r7,r7,5447
   10268:	01980034 	movhi	r6,24576
   1026c:	1009883a 	mov	r4,r2
   10270:	180b883a 	mov	r5,r3
   10274:	1023883a 	mov	r17,r2
   10278:	1821883a 	mov	r16,r3
   1027c:	00275f00 	call	275f0 <__muldf3>
   10280:	01be17b4 	movhi	r6,63582
   10284:	01cf9574 	movhi	r7,15957
   10288:	8809883a 	mov	r4,r17
   1028c:	800b883a 	mov	r5,r16
   10290:	31b7d104 	addi	r6,r6,-8380
   10294:	39eb82c4 	addi	r7,r7,-20981
   10298:	1027883a 	mov	r19,r2
   1029c:	1825883a 	mov	r18,r3
   102a0:	00275f00 	call	275f0 <__muldf3>
   102a4:	8809883a 	mov	r4,r17
   102a8:	800b883a 	mov	r5,r16
   102ac:	000d883a 	mov	r6,zero
   102b0:	01cff434 	movhi	r7,16336
   102b4:	1829883a 	mov	r20,r3
   102b8:	d8800a15 	stw	r2,40(sp)
   102bc:	00275f00 	call	275f0 <__muldf3>
   102c0:	01155574 	movhi	r4,21845
   102c4:	014ff574 	movhi	r5,16341
   102c8:	100d883a 	mov	r6,r2
   102cc:	180f883a 	mov	r7,r3
   102d0:	21155544 	addi	r4,r4,21845
   102d4:	29555544 	addi	r5,r5,21845
   102d8:	0027e5c0 	call	27e5c <__subdf3>
   102dc:	880d883a 	mov	r6,r17
   102e0:	800f883a 	mov	r7,r16
   102e4:	1009883a 	mov	r4,r2
   102e8:	180b883a 	mov	r5,r3
   102ec:	00275f00 	call	275f0 <__muldf3>
   102f0:	100d883a 	mov	r6,r2
   102f4:	180f883a 	mov	r7,r3
   102f8:	0009883a 	mov	r4,zero
   102fc:	014ff834 	movhi	r5,16352
   10300:	0027e5c0 	call	27e5c <__subdf3>
   10304:	880d883a 	mov	r6,r17
   10308:	800f883a 	mov	r7,r16
   1030c:	8809883a 	mov	r4,r17
   10310:	800b883a 	mov	r5,r16
   10314:	102f883a 	mov	r23,r2
   10318:	d8c00815 	stw	r3,32(sp)
   1031c:	00275f00 	call	275f0 <__muldf3>
   10320:	da400817 	ldw	r9,32(sp)
   10324:	100d883a 	mov	r6,r2
   10328:	180f883a 	mov	r7,r3
   1032c:	480b883a 	mov	r5,r9
   10330:	b809883a 	mov	r4,r23
   10334:	00275f00 	call	275f0 <__muldf3>
   10338:	01994b34 	movhi	r6,25900
   1033c:	01cffdf4 	movhi	r7,16375
   10340:	31a0bf84 	addi	r6,r6,-32002
   10344:	39c551c4 	addi	r7,r7,5447
   10348:	1009883a 	mov	r4,r2
   1034c:	180b883a 	mov	r5,r3
   10350:	00275f00 	call	275f0 <__muldf3>
   10354:	da000a17 	ldw	r8,40(sp)
   10358:	a00b883a 	mov	r5,r20
   1035c:	100d883a 	mov	r6,r2
   10360:	4009883a 	mov	r4,r8
   10364:	180f883a 	mov	r7,r3
   10368:	0027e5c0 	call	27e5c <__subdf3>
   1036c:	100d883a 	mov	r6,r2
   10370:	180f883a 	mov	r7,r3
   10374:	9809883a 	mov	r4,r19
   10378:	900b883a 	mov	r5,r18
   1037c:	1029883a 	mov	r20,r2
   10380:	1823883a 	mov	r17,r3
   10384:	002611c0 	call	2611c <__adddf3>
   10388:	1821883a 	mov	r16,r3
   1038c:	980d883a 	mov	r6,r19
   10390:	900f883a 	mov	r7,r18
   10394:	0009883a 	mov	r4,zero
   10398:	180b883a 	mov	r5,r3
   1039c:	003e3a06 	br	fc88 <__alt_data_end+0xfffd1488>
   103a0:	800d883a 	mov	r6,r16
   103a4:	980f883a 	mov	r7,r19
   103a8:	0009883a 	mov	r4,zero
   103ac:	900b883a 	mov	r5,r18
   103b0:	00269c80 	call	269c8 <__divdf3>
   103b4:	003c4a06 	br	f4e0 <__alt_data_end+0xfffd0ce0>
   103b8:	01a20034 	movhi	r6,34816
   103bc:	01df8e34 	movhi	r7,32312
   103c0:	980b883a 	mov	r5,r19
   103c4:	319d6704 	addi	r6,r6,30108
   103c8:	39f90f04 	addi	r7,r7,-7108
   103cc:	0009883a 	mov	r4,zero
   103d0:	00275f00 	call	275f0 <__muldf3>
   103d4:	01a20034 	movhi	r6,34816
   103d8:	01df8e34 	movhi	r7,32312
   103dc:	319d6704 	addi	r6,r6,30108
   103e0:	39f90f04 	addi	r7,r7,-7108
   103e4:	1009883a 	mov	r4,r2
   103e8:	180b883a 	mov	r5,r3
   103ec:	00275f00 	call	275f0 <__muldf3>
   103f0:	003c3b06 	br	f4e0 <__alt_data_end+0xfffd0ce0>
   103f4:	303c551e 	bne	r6,zero,f54c <__alt_data_end+0xfffd0d4c>
   103f8:	1885c83a 	sub	r2,r3,r2
   103fc:	9087d83a 	sra	r3,r18,r2
   10400:	1884983a 	sll	r2,r3,r2
   10404:	90801f26 	beq	r18,r2,10484 <__ieee754_pow+0x1094>
   10408:	002b883a 	mov	r21,zero
   1040c:	003c1806 	br	f470 <__alt_data_end+0xfffd0c70>
   10410:	008ff834 	movhi	r2,16352
   10414:	157e6d16 	blt	r2,r21,fdcc <__alt_data_end+0xfffd15cc>
   10418:	d8000215 	stw	zero,8(sp)
   1041c:	d8000015 	stw	zero,0(sp)
   10420:	003e8f06 	br	fe60 <__alt_data_end+0xfffd1660>
   10424:	b80d883a 	mov	r6,r23
   10428:	180f883a 	mov	r7,r3
   1042c:	003c9e06 	br	f6a8 <__alt_data_end+0xfffd0ea8>
   10430:	008ff8f4 	movhi	r2,16355
   10434:	10ae00c4 	addi	r2,r2,-18429
   10438:	0250f434 	movhi	r9,17360
   1043c:	020f9374 	movhi	r8,15949
   10440:	d8800215 	stw	r2,8(sp)
   10444:	4a740184 	addi	r9,r9,-12282
   10448:	423f7ac4 	addi	r8,r8,-533
   1044c:	04d00034 	movhi	r19,16384
   10450:	02800134 	movhi	r10,4
   10454:	048ffe34 	movhi	r18,16376
   10458:	003cbf06 	br	f758 <__alt_data_end+0xfffd0f58>
   1045c:	00c9c83a 	sub	r4,zero,r3
   10460:	d9000015 	stw	r4,0(sp)
   10464:	003e6d06 	br	fe1c <__alt_data_end+0xfffd161c>
   10468:	d9800017 	ldw	r6,0(sp)
   1046c:	1009883a 	mov	r4,r2
   10470:	180b883a 	mov	r5,r3
   10474:	00109c00 	call	109c0 <scalbn>
   10478:	1009883a 	mov	r4,r2
   1047c:	180b883a 	mov	r5,r3
   10480:	003f2d06 	br	10138 <__alt_data_end+0xfffd1938>
   10484:	18c0004c 	andi	r3,r3,1
   10488:	02800084 	movi	r10,2
   1048c:	50ebc83a 	sub	r21,r10,r3
   10490:	003bf706 	br	f470 <__alt_data_end+0xfffd0c70>

00010494 <__ieee754_sqrt>:
   10494:	defffd04 	addi	sp,sp,-12
   10498:	dc400115 	stw	r17,4(sp)
   1049c:	dc000015 	stw	r16,0(sp)
   104a0:	dfc00215 	stw	ra,8(sp)
   104a4:	28dffc2c 	andhi	r3,r5,32752
   104a8:	009ffc34 	movhi	r2,32752
   104ac:	2821883a 	mov	r16,r5
   104b0:	2023883a 	mov	r17,r4
   104b4:	200d883a 	mov	r6,r4
   104b8:	18807b26 	beq	r3,r2,106a8 <__ieee754_sqrt+0x214>
   104bc:	01405f0e 	bge	zero,r5,1063c <__ieee754_sqrt+0x1a8>
   104c0:	2815d53a 	srai	r10,r5,20
   104c4:	50006a26 	beq	r10,zero,10670 <__ieee754_sqrt+0x1dc>
   104c8:	00c00434 	movhi	r3,16
   104cc:	52bf0044 	addi	r10,r10,-1023
   104d0:	18ffffc4 	addi	r3,r3,-1
   104d4:	80c6703a 	and	r3,r16,r3
   104d8:	5080004c 	andi	r2,r10,1
   104dc:	18c00434 	orhi	r3,r3,16
   104e0:	1000511e 	bne	r2,zero,10628 <__ieee754_sqrt+0x194>
   104e4:	3004d7fa 	srli	r2,r6,31
   104e8:	5015d07a 	srai	r10,r10,1
   104ec:	18c7883a 	add	r3,r3,r3
   104f0:	10c5883a 	add	r2,r2,r3
   104f4:	01400584 	movi	r5,22
   104f8:	3187883a 	add	r3,r6,r6
   104fc:	0013883a 	mov	r9,zero
   10500:	000f883a 	mov	r7,zero
   10504:	01000834 	movhi	r4,32
   10508:	390d883a 	add	r6,r7,r4
   1050c:	1810d7fa 	srli	r8,r3,31
   10510:	297fffc4 	addi	r5,r5,-1
   10514:	11800316 	blt	r2,r6,10524 <__ieee754_sqrt+0x90>
   10518:	1185c83a 	sub	r2,r2,r6
   1051c:	310f883a 	add	r7,r6,r4
   10520:	4913883a 	add	r9,r9,r4
   10524:	1085883a 	add	r2,r2,r2
   10528:	4085883a 	add	r2,r8,r2
   1052c:	18c7883a 	add	r3,r3,r3
   10530:	2008d07a 	srli	r4,r4,1
   10534:	283ff41e 	bne	r5,zero,10508 <__alt_data_end+0xfffd1d08>
   10538:	01200034 	movhi	r4,32768
   1053c:	01800804 	movi	r6,32
   10540:	0011883a 	mov	r8,zero
   10544:	0019883a 	mov	r12,zero
   10548:	201b883a 	mov	r13,r4
   1054c:	00000806 	br	10570 <__ieee754_sqrt+0xdc>
   10550:	38801726 	beq	r7,r2,105b0 <__ieee754_sqrt+0x11c>
   10554:	180ad7fa 	srli	r5,r3,31
   10558:	1085883a 	add	r2,r2,r2
   1055c:	31bfffc4 	addi	r6,r6,-1
   10560:	2885883a 	add	r2,r5,r2
   10564:	18c7883a 	add	r3,r3,r3
   10568:	2008d07a 	srli	r4,r4,1
   1056c:	30001726 	beq	r6,zero,105cc <__ieee754_sqrt+0x138>
   10570:	230b883a 	add	r5,r4,r12
   10574:	38bff60e 	bge	r7,r2,10550 <__alt_data_end+0xfffd1d50>
   10578:	2ae0002c 	andhi	r11,r5,32768
   1057c:	2919883a 	add	r12,r5,r4
   10580:	5b400826 	beq	r11,r13,105a4 <__ieee754_sqrt+0x110>
   10584:	3817883a 	mov	r11,r7
   10588:	11c5c83a 	sub	r2,r2,r7
   1058c:	1940012e 	bgeu	r3,r5,10594 <__ieee754_sqrt+0x100>
   10590:	10bfffc4 	addi	r2,r2,-1
   10594:	1947c83a 	sub	r3,r3,r5
   10598:	4111883a 	add	r8,r8,r4
   1059c:	580f883a 	mov	r7,r11
   105a0:	003fec06 	br	10554 <__alt_data_end+0xfffd1d54>
   105a4:	603ff716 	blt	r12,zero,10584 <__alt_data_end+0xfffd1d84>
   105a8:	3ac00044 	addi	r11,r7,1
   105ac:	003ff606 	br	10588 <__alt_data_end+0xfffd1d88>
   105b0:	19401936 	bltu	r3,r5,10618 <__ieee754_sqrt+0x184>
   105b4:	2ae0002c 	andhi	r11,r5,32768
   105b8:	2919883a 	add	r12,r5,r4
   105bc:	5b404526 	beq	r11,r13,106d4 <__ieee754_sqrt+0x240>
   105c0:	1017883a 	mov	r11,r2
   105c4:	0005883a 	mov	r2,zero
   105c8:	003ff206 	br	10594 <__alt_data_end+0xfffd1d94>
   105cc:	10c4b03a 	or	r2,r2,r3
   105d0:	10000426 	beq	r2,zero,105e4 <__ieee754_sqrt+0x150>
   105d4:	00bfffc4 	movi	r2,-1
   105d8:	40804026 	beq	r8,r2,106dc <__ieee754_sqrt+0x248>
   105dc:	4080004c 	andi	r2,r8,1
   105e0:	4091883a 	add	r8,r8,r2
   105e4:	4004d07a 	srli	r2,r8,1
   105e8:	4807d07a 	srai	r3,r9,1
   105ec:	010ff834 	movhi	r4,16352
   105f0:	4a40004c 	andi	r9,r9,1
   105f4:	1909883a 	add	r4,r3,r4
   105f8:	4800091e 	bne	r9,zero,10620 <__ieee754_sqrt+0x18c>
   105fc:	5006953a 	slli	r3,r10,20
   10600:	1907883a 	add	r3,r3,r4
   10604:	dfc00217 	ldw	ra,8(sp)
   10608:	dc400117 	ldw	r17,4(sp)
   1060c:	dc000017 	ldw	r16,0(sp)
   10610:	dec00304 	addi	sp,sp,12
   10614:	f800283a 	ret
   10618:	3805883a 	mov	r2,r7
   1061c:	003fcd06 	br	10554 <__alt_data_end+0xfffd1d54>
   10620:	10a00034 	orhi	r2,r2,32768
   10624:	003ff506 	br	105fc <__alt_data_end+0xfffd1dfc>
   10628:	3004d7fa 	srli	r2,r6,31
   1062c:	18c7883a 	add	r3,r3,r3
   10630:	318d883a 	add	r6,r6,r6
   10634:	10c7883a 	add	r3,r2,r3
   10638:	003faa06 	br	104e4 <__alt_data_end+0xfffd1ce4>
   1063c:	00a00034 	movhi	r2,32768
   10640:	10bfffc4 	addi	r2,r2,-1
   10644:	2884703a 	and	r2,r5,r2
   10648:	1104b03a 	or	r2,r2,r4
   1064c:	10001e26 	beq	r2,zero,106c8 <__ieee754_sqrt+0x234>
   10650:	2800291e 	bne	r5,zero,106f8 <__ieee754_sqrt+0x264>
   10654:	0015883a 	mov	r10,zero
   10658:	3020d2fa 	srli	r16,r6,11
   1065c:	52bffac4 	addi	r10,r10,-21
   10660:	300c957a 	slli	r6,r6,21
   10664:	803ffc26 	beq	r16,zero,10658 <__alt_data_end+0xfffd1e58>
   10668:	8080042c 	andhi	r2,r16,16
   1066c:	10001e1e 	bne	r2,zero,106e8 <__ieee754_sqrt+0x254>
   10670:	0005883a 	mov	r2,zero
   10674:	00000106 	br	1067c <__ieee754_sqrt+0x1e8>
   10678:	1805883a 	mov	r2,r3
   1067c:	8421883a 	add	r16,r16,r16
   10680:	8100042c 	andhi	r4,r16,16
   10684:	10c00044 	addi	r3,r2,1
   10688:	203ffb26 	beq	r4,zero,10678 <__alt_data_end+0xfffd1e78>
   1068c:	01000804 	movi	r4,32
   10690:	20c9c83a 	sub	r4,r4,r3
   10694:	3108d83a 	srl	r4,r6,r4
   10698:	5095c83a 	sub	r10,r10,r2
   1069c:	30cc983a 	sll	r6,r6,r3
   106a0:	2420b03a 	or	r16,r4,r16
   106a4:	003f8806 	br	104c8 <__alt_data_end+0xfffd1cc8>
   106a8:	280f883a 	mov	r7,r5
   106ac:	00275f00 	call	275f0 <__muldf3>
   106b0:	880d883a 	mov	r6,r17
   106b4:	800f883a 	mov	r7,r16
   106b8:	1009883a 	mov	r4,r2
   106bc:	180b883a 	mov	r5,r3
   106c0:	002611c0 	call	2611c <__adddf3>
   106c4:	003fcf06 	br	10604 <__alt_data_end+0xfffd1e04>
   106c8:	2005883a 	mov	r2,r4
   106cc:	2807883a 	mov	r3,r5
   106d0:	003fcc06 	br	10604 <__alt_data_end+0xfffd1e04>
   106d4:	603fba16 	blt	r12,zero,105c0 <__alt_data_end+0xfffd1dc0>
   106d8:	003fb306 	br	105a8 <__alt_data_end+0xfffd1da8>
   106dc:	4a400044 	addi	r9,r9,1
   106e0:	0005883a 	mov	r2,zero
   106e4:	003fc006 	br	105e8 <__alt_data_end+0xfffd1de8>
   106e8:	01000804 	movi	r4,32
   106ec:	00bfffc4 	movi	r2,-1
   106f0:	0007883a 	mov	r3,zero
   106f4:	003fe706 	br	10694 <__alt_data_end+0xfffd1e94>
   106f8:	200d883a 	mov	r6,r4
   106fc:	280f883a 	mov	r7,r5
   10700:	0027e5c0 	call	27e5c <__subdf3>
   10704:	100d883a 	mov	r6,r2
   10708:	180f883a 	mov	r7,r3
   1070c:	1009883a 	mov	r4,r2
   10710:	180b883a 	mov	r5,r3
   10714:	00269c80 	call	269c8 <__divdf3>
   10718:	003fba06 	br	10604 <__alt_data_end+0xfffd1e04>

0001071c <fabs>:
   1071c:	00e00034 	movhi	r3,32768
   10720:	18ffffc4 	addi	r3,r3,-1
   10724:	2005883a 	mov	r2,r4
   10728:	28c6703a 	and	r3,r5,r3
   1072c:	f800283a 	ret

00010730 <finite>:
   10730:	00a00034 	movhi	r2,32768
   10734:	10bfffc4 	addi	r2,r2,-1
   10738:	288a703a 	and	r5,r5,r2
   1073c:	00e00434 	movhi	r3,32784
   10740:	28c5883a 	add	r2,r5,r3
   10744:	1004d7fa 	srli	r2,r2,31
   10748:	f800283a 	ret

0001074c <__fpclassifyd>:
   1074c:	00a00034 	movhi	r2,32768
   10750:	10bfffc4 	addi	r2,r2,-1
   10754:	2884703a 	and	r2,r5,r2
   10758:	10000726 	beq	r2,zero,10778 <__fpclassifyd+0x2c>
   1075c:	00fffc34 	movhi	r3,65520
   10760:	019ff834 	movhi	r6,32736
   10764:	28c7883a 	add	r3,r5,r3
   10768:	31bfffc4 	addi	r6,r6,-1
   1076c:	30c00536 	bltu	r6,r3,10784 <__fpclassifyd+0x38>
   10770:	00800104 	movi	r2,4
   10774:	f800283a 	ret
   10778:	2000021e 	bne	r4,zero,10784 <__fpclassifyd+0x38>
   1077c:	00800084 	movi	r2,2
   10780:	f800283a 	ret
   10784:	00dffc34 	movhi	r3,32752
   10788:	019ff834 	movhi	r6,32736
   1078c:	28cb883a 	add	r5,r5,r3
   10790:	31bfffc4 	addi	r6,r6,-1
   10794:	317ff62e 	bgeu	r6,r5,10770 <__alt_data_end+0xfffd1f70>
   10798:	01400434 	movhi	r5,16
   1079c:	297fffc4 	addi	r5,r5,-1
   107a0:	28800236 	bltu	r5,r2,107ac <__fpclassifyd+0x60>
   107a4:	008000c4 	movi	r2,3
   107a8:	f800283a 	ret
   107ac:	10c00226 	beq	r2,r3,107b8 <__fpclassifyd+0x6c>
   107b0:	0005883a 	mov	r2,zero
   107b4:	f800283a 	ret
   107b8:	2005003a 	cmpeq	r2,r4,zero
   107bc:	f800283a 	ret

000107c0 <matherr>:
   107c0:	0005883a 	mov	r2,zero
   107c4:	f800283a 	ret

000107c8 <nan>:
   107c8:	0005883a 	mov	r2,zero
   107cc:	00dffe34 	movhi	r3,32760
   107d0:	f800283a 	ret

000107d4 <rint>:
   107d4:	2813d53a 	srai	r9,r5,20
   107d8:	defff904 	addi	sp,sp,-28
   107dc:	dc000215 	stw	r16,8(sp)
   107e0:	4a41ffcc 	andi	r9,r9,2047
   107e4:	dfc00615 	stw	ra,24(sp)
   107e8:	dcc00515 	stw	r19,20(sp)
   107ec:	dc800415 	stw	r18,16(sp)
   107f0:	dc400315 	stw	r17,12(sp)
   107f4:	01c004c4 	movi	r7,19
   107f8:	49bf0044 	addi	r6,r9,-1023
   107fc:	2811883a 	mov	r8,r5
   10800:	2005883a 	mov	r2,r4
   10804:	2807883a 	mov	r3,r5
   10808:	2015883a 	mov	r10,r4
   1080c:	2820d7fa 	srli	r16,r5,31
   10810:	39801316 	blt	r7,r6,10860 <rint+0x8c>
   10814:	30003d16 	blt	r6,zero,1090c <rint+0x138>
   10818:	01000434 	movhi	r4,16
   1081c:	213fffc4 	addi	r4,r4,-1
   10820:	2189d83a 	sra	r4,r4,r6
   10824:	290a703a 	and	r5,r5,r4
   10828:	288ab03a 	or	r5,r5,r2
   1082c:	28001026 	beq	r5,zero,10870 <rint+0x9c>
   10830:	2008d07a 	srli	r4,r4,1
   10834:	4104703a 	and	r2,r8,r4
   10838:	1294b03a 	or	r10,r2,r10
   1083c:	50005626 	beq	r10,zero,10998 <rint+0x1c4>
   10840:	31c05d26 	beq	r6,r7,109b8 <rint+0x1e4>
   10844:	0015883a 	mov	r10,zero
   10848:	00c00134 	movhi	r3,4
   1084c:	1987d83a 	sra	r3,r3,r6
   10850:	0108303a 	nor	r4,zero,r4
   10854:	2210703a 	and	r8,r4,r8
   10858:	40c6b03a 	or	r3,r8,r3
   1085c:	00001806 	br	108c0 <rint+0xec>
   10860:	01c00cc4 	movi	r7,51
   10864:	3980090e 	bge	r7,r6,1088c <rint+0xb8>
   10868:	01c10004 	movi	r7,1024
   1086c:	31c04e26 	beq	r6,r7,109a8 <rint+0x1d4>
   10870:	dfc00617 	ldw	ra,24(sp)
   10874:	dcc00517 	ldw	r19,20(sp)
   10878:	dc800417 	ldw	r18,16(sp)
   1087c:	dc400317 	ldw	r17,12(sp)
   10880:	dc000217 	ldw	r16,8(sp)
   10884:	dec00704 	addi	sp,sp,28
   10888:	f800283a 	ret
   1088c:	4a7efb44 	addi	r9,r9,-1043
   10890:	013fffc4 	movi	r4,-1
   10894:	2248d83a 	srl	r4,r4,r9
   10898:	110a703a 	and	r5,r2,r4
   1089c:	28004026 	beq	r5,zero,109a0 <rint+0x1cc>
   108a0:	2008d07a 	srli	r4,r4,1
   108a4:	1104703a 	and	r2,r2,r4
   108a8:	10000526 	beq	r2,zero,108c0 <rint+0xec>
   108ac:	00900034 	movhi	r2,16384
   108b0:	1253d83a 	sra	r9,r2,r9
   108b4:	0108303a 	nor	r4,zero,r4
   108b8:	2294703a 	and	r10,r4,r10
   108bc:	4a94b03a 	or	r10,r9,r10
   108c0:	802090fa 	slli	r16,r16,3
   108c4:	180b883a 	mov	r5,r3
   108c8:	00c000f4 	movhi	r3,3
   108cc:	18e6e804 	addi	r3,r3,-25696
   108d0:	1c21883a 	add	r16,r3,r16
   108d4:	84400017 	ldw	r17,0(r16)
   108d8:	84000117 	ldw	r16,4(r16)
   108dc:	5009883a 	mov	r4,r10
   108e0:	880d883a 	mov	r6,r17
   108e4:	800f883a 	mov	r7,r16
   108e8:	002611c0 	call	2611c <__adddf3>
   108ec:	d8800015 	stw	r2,0(sp)
   108f0:	d8c00115 	stw	r3,4(sp)
   108f4:	d9000017 	ldw	r4,0(sp)
   108f8:	d9400117 	ldw	r5,4(sp)
   108fc:	880d883a 	mov	r6,r17
   10900:	800f883a 	mov	r7,r16
   10904:	0027e5c0 	call	27e5c <__subdf3>
   10908:	003fd906 	br	10870 <__alt_data_end+0xfffd2070>
   1090c:	04600034 	movhi	r17,32768
   10910:	8c7fffc4 	addi	r17,r17,-1
   10914:	2c46703a 	and	r3,r5,r17
   10918:	1906b03a 	or	r3,r3,r4
   1091c:	18002026 	beq	r3,zero,109a0 <rint+0x1cc>
   10920:	01800434 	movhi	r6,16
   10924:	31bfffc4 	addi	r6,r6,-1
   10928:	298c703a 	and	r6,r5,r6
   1092c:	3104b03a 	or	r2,r6,r4
   10930:	008bc83a 	sub	r5,zero,r2
   10934:	800690fa 	slli	r3,r16,3
   10938:	2884b03a 	or	r2,r5,r2
   1093c:	014000f4 	movhi	r5,3
   10940:	2966e804 	addi	r5,r5,-25696
   10944:	28c7883a 	add	r3,r5,r3
   10948:	1004d33a 	srli	r2,r2,12
   1094c:	1cc00017 	ldw	r19,0(r3)
   10950:	1c800117 	ldw	r18,4(r3)
   10954:	417fffac 	andhi	r5,r8,65534
   10958:	1080022c 	andhi	r2,r2,8
   1095c:	980d883a 	mov	r6,r19
   10960:	900f883a 	mov	r7,r18
   10964:	114ab03a 	or	r5,r2,r5
   10968:	002611c0 	call	2611c <__adddf3>
   1096c:	d8800015 	stw	r2,0(sp)
   10970:	d8c00115 	stw	r3,4(sp)
   10974:	d9000017 	ldw	r4,0(sp)
   10978:	d9400117 	ldw	r5,4(sp)
   1097c:	980d883a 	mov	r6,r19
   10980:	900f883a 	mov	r7,r18
   10984:	0027e5c0 	call	27e5c <__subdf3>
   10988:	800897fa 	slli	r4,r16,31
   1098c:	1c46703a 	and	r3,r3,r17
   10990:	1906b03a 	or	r3,r3,r4
   10994:	003fb606 	br	10870 <__alt_data_end+0xfffd2070>
   10998:	0015883a 	mov	r10,zero
   1099c:	003fc806 	br	108c0 <__alt_data_end+0xfffd20c0>
   109a0:	4007883a 	mov	r3,r8
   109a4:	003fb206 	br	10870 <__alt_data_end+0xfffd2070>
   109a8:	200d883a 	mov	r6,r4
   109ac:	280f883a 	mov	r7,r5
   109b0:	002611c0 	call	2611c <__adddf3>
   109b4:	003fae06 	br	10870 <__alt_data_end+0xfffd2070>
   109b8:	02a00034 	movhi	r10,32768
   109bc:	003fa206 	br	10848 <__alt_data_end+0xfffd2048>

000109c0 <scalbn>:
   109c0:	2a1ffc2c 	andhi	r8,r5,32752
   109c4:	4011d53a 	srai	r8,r8,20
   109c8:	defffe04 	addi	sp,sp,-8
   109cc:	dc000015 	stw	r16,0(sp)
   109d0:	dfc00115 	stw	ra,4(sp)
   109d4:	280f883a 	mov	r7,r5
   109d8:	2015883a 	mov	r10,r4
   109dc:	3021883a 	mov	r16,r6
   109e0:	40001e1e 	bne	r8,zero,10a5c <scalbn+0x9c>
   109e4:	00a00034 	movhi	r2,32768
   109e8:	10bfffc4 	addi	r2,r2,-1
   109ec:	2884703a 	and	r2,r5,r2
   109f0:	1104b03a 	or	r2,r2,r4
   109f4:	10002226 	beq	r2,zero,10a80 <scalbn+0xc0>
   109f8:	01d0d434 	movhi	r7,17232
   109fc:	000d883a 	mov	r6,zero
   10a00:	00275f00 	call	275f0 <__muldf3>
   10a04:	013ffff4 	movhi	r4,65535
   10a08:	210f2c04 	addi	r4,r4,15536
   10a0c:	1015883a 	mov	r10,r2
   10a10:	180f883a 	mov	r7,r3
   10a14:	81002a16 	blt	r16,r4,10ac0 <scalbn+0x100>
   10a18:	191ffc2c 	andhi	r4,r3,32752
   10a1c:	2009d53a 	srai	r4,r4,20
   10a20:	223ff284 	addi	r8,r4,-54
   10a24:	8211883a 	add	r8,r16,r8
   10a28:	0081ff84 	movi	r2,2046
   10a2c:	12002f16 	blt	r2,r8,10aec <scalbn+0x12c>
   10a30:	0200190e 	bge	zero,r8,10a98 <scalbn+0xd8>
   10a34:	4010953a 	slli	r8,r8,20
   10a38:	01600434 	movhi	r5,32784
   10a3c:	297fffc4 	addi	r5,r5,-1
   10a40:	194e703a 	and	r7,r3,r5
   10a44:	5005883a 	mov	r2,r10
   10a48:	3a06b03a 	or	r3,r7,r8
   10a4c:	dfc00117 	ldw	ra,4(sp)
   10a50:	dc000017 	ldw	r16,0(sp)
   10a54:	dec00204 	addi	sp,sp,8
   10a58:	f800283a 	ret
   10a5c:	0081ffc4 	movi	r2,2047
   10a60:	2807883a 	mov	r3,r5
   10a64:	40bfef1e 	bne	r8,r2,10a24 <__alt_data_end+0xfffd2224>
   10a68:	200d883a 	mov	r6,r4
   10a6c:	002611c0 	call	2611c <__adddf3>
   10a70:	dfc00117 	ldw	ra,4(sp)
   10a74:	dc000017 	ldw	r16,0(sp)
   10a78:	dec00204 	addi	sp,sp,8
   10a7c:	f800283a 	ret
   10a80:	2005883a 	mov	r2,r4
   10a84:	2807883a 	mov	r3,r5
   10a88:	dfc00117 	ldw	ra,4(sp)
   10a8c:	dc000017 	ldw	r16,0(sp)
   10a90:	dec00204 	addi	sp,sp,8
   10a94:	f800283a 	ret
   10a98:	00bff2c4 	movi	r2,-53
   10a9c:	4080240e 	bge	r8,r2,10b30 <scalbn+0x170>
   10aa0:	00b0d414 	movui	r2,50000
   10aa4:	14001116 	blt	r2,r16,10aec <scalbn+0x12c>
   10aa8:	0130be74 	movhi	r4,49913
   10aac:	01406974 	movhi	r5,421
   10ab0:	213cd644 	addi	r4,r4,-3239
   10ab4:	295b87c4 	addi	r5,r5,28191
   10ab8:	500d883a 	mov	r6,r10
   10abc:	0010b5c0 	call	10b5c <copysign>
   10ac0:	01b0be74 	movhi	r6,49913
   10ac4:	01c06974 	movhi	r7,421
   10ac8:	31bcd644 	addi	r6,r6,-3239
   10acc:	39db87c4 	addi	r7,r7,28191
   10ad0:	1009883a 	mov	r4,r2
   10ad4:	180b883a 	mov	r5,r3
   10ad8:	00275f00 	call	275f0 <__muldf3>
   10adc:	dfc00117 	ldw	ra,4(sp)
   10ae0:	dc000017 	ldw	r16,0(sp)
   10ae4:	dec00204 	addi	sp,sp,8
   10ae8:	f800283a 	ret
   10aec:	01220034 	movhi	r4,34816
   10af0:	015f8e34 	movhi	r5,32312
   10af4:	500d883a 	mov	r6,r10
   10af8:	211d6704 	addi	r4,r4,30108
   10afc:	29790f04 	addi	r5,r5,-7108
   10b00:	0010b5c0 	call	10b5c <copysign>
   10b04:	01a20034 	movhi	r6,34816
   10b08:	01df8e34 	movhi	r7,32312
   10b0c:	319d6704 	addi	r6,r6,30108
   10b10:	39f90f04 	addi	r7,r7,-7108
   10b14:	1009883a 	mov	r4,r2
   10b18:	180b883a 	mov	r5,r3
   10b1c:	00275f00 	call	275f0 <__muldf3>
   10b20:	dfc00117 	ldw	ra,4(sp)
   10b24:	dc000017 	ldw	r16,0(sp)
   10b28:	dec00204 	addi	sp,sp,8
   10b2c:	f800283a 	ret
   10b30:	42000d84 	addi	r8,r8,54
   10b34:	4012953a 	slli	r9,r8,20
   10b38:	01e00434 	movhi	r7,32784
   10b3c:	39ffffc4 	addi	r7,r7,-1
   10b40:	19ca703a 	and	r5,r3,r7
   10b44:	000d883a 	mov	r6,zero
   10b48:	01cf2434 	movhi	r7,15504
   10b4c:	5009883a 	mov	r4,r10
   10b50:	494ab03a 	or	r5,r9,r5
   10b54:	00275f00 	call	275f0 <__muldf3>
   10b58:	003fbc06 	br	10a4c <__alt_data_end+0xfffd224c>

00010b5c <copysign>:
   10b5c:	2005883a 	mov	r2,r4
   10b60:	01200034 	movhi	r4,32768
   10b64:	213fffc4 	addi	r4,r4,-1
   10b68:	38e0002c 	andhi	r3,r7,32768
   10b6c:	290a703a 	and	r5,r5,r4
   10b70:	28c6b03a 	or	r3,r5,r3
   10b74:	f800283a 	ret

00010b78 <__errno>:
   10b78:	008000f4 	movhi	r2,3
   10b7c:	10ac5304 	addi	r2,r2,-20148
   10b80:	10800017 	ldw	r2,0(r2)
   10b84:	f800283a 	ret

00010b88 <_fclose_r>:
   10b88:	28003926 	beq	r5,zero,10c70 <_fclose_r+0xe8>
   10b8c:	defffc04 	addi	sp,sp,-16
   10b90:	dc400115 	stw	r17,4(sp)
   10b94:	dc000015 	stw	r16,0(sp)
   10b98:	dfc00315 	stw	ra,12(sp)
   10b9c:	dc800215 	stw	r18,8(sp)
   10ba0:	2023883a 	mov	r17,r4
   10ba4:	2821883a 	mov	r16,r5
   10ba8:	20000226 	beq	r4,zero,10bb4 <_fclose_r+0x2c>
   10bac:	20800e17 	ldw	r2,56(r4)
   10bb0:	10002726 	beq	r2,zero,10c50 <_fclose_r+0xc8>
   10bb4:	8080030f 	ldh	r2,12(r16)
   10bb8:	1000071e 	bne	r2,zero,10bd8 <_fclose_r+0x50>
   10bbc:	0005883a 	mov	r2,zero
   10bc0:	dfc00317 	ldw	ra,12(sp)
   10bc4:	dc800217 	ldw	r18,8(sp)
   10bc8:	dc400117 	ldw	r17,4(sp)
   10bcc:	dc000017 	ldw	r16,0(sp)
   10bd0:	dec00404 	addi	sp,sp,16
   10bd4:	f800283a 	ret
   10bd8:	800b883a 	mov	r5,r16
   10bdc:	8809883a 	mov	r4,r17
   10be0:	0010c8c0 	call	10c8c <__sflush_r>
   10be4:	1025883a 	mov	r18,r2
   10be8:	80800b17 	ldw	r2,44(r16)
   10bec:	10000426 	beq	r2,zero,10c00 <_fclose_r+0x78>
   10bf0:	81400717 	ldw	r5,28(r16)
   10bf4:	8809883a 	mov	r4,r17
   10bf8:	103ee83a 	callr	r2
   10bfc:	10001616 	blt	r2,zero,10c58 <_fclose_r+0xd0>
   10c00:	8080030b 	ldhu	r2,12(r16)
   10c04:	1080200c 	andi	r2,r2,128
   10c08:	1000151e 	bne	r2,zero,10c60 <_fclose_r+0xd8>
   10c0c:	81400c17 	ldw	r5,48(r16)
   10c10:	28000526 	beq	r5,zero,10c28 <_fclose_r+0xa0>
   10c14:	80801004 	addi	r2,r16,64
   10c18:	28800226 	beq	r5,r2,10c24 <_fclose_r+0x9c>
   10c1c:	8809883a 	mov	r4,r17
   10c20:	00116140 	call	11614 <_free_r>
   10c24:	80000c15 	stw	zero,48(r16)
   10c28:	81401117 	ldw	r5,68(r16)
   10c2c:	28000326 	beq	r5,zero,10c3c <_fclose_r+0xb4>
   10c30:	8809883a 	mov	r4,r17
   10c34:	00116140 	call	11614 <_free_r>
   10c38:	80001115 	stw	zero,68(r16)
   10c3c:	00112a40 	call	112a4 <__sfp_lock_acquire>
   10c40:	8000030d 	sth	zero,12(r16)
   10c44:	00112a80 	call	112a8 <__sfp_lock_release>
   10c48:	9005883a 	mov	r2,r18
   10c4c:	003fdc06 	br	10bc0 <__alt_data_end+0xfffd23c0>
   10c50:	00112940 	call	11294 <__sinit>
   10c54:	003fd706 	br	10bb4 <__alt_data_end+0xfffd23b4>
   10c58:	04bfffc4 	movi	r18,-1
   10c5c:	003fe806 	br	10c00 <__alt_data_end+0xfffd2400>
   10c60:	81400417 	ldw	r5,16(r16)
   10c64:	8809883a 	mov	r4,r17
   10c68:	00116140 	call	11614 <_free_r>
   10c6c:	003fe706 	br	10c0c <__alt_data_end+0xfffd240c>
   10c70:	0005883a 	mov	r2,zero
   10c74:	f800283a 	ret

00010c78 <fclose>:
   10c78:	008000f4 	movhi	r2,3
   10c7c:	10ac5304 	addi	r2,r2,-20148
   10c80:	200b883a 	mov	r5,r4
   10c84:	11000017 	ldw	r4,0(r2)
   10c88:	0010b881 	jmpi	10b88 <_fclose_r>

00010c8c <__sflush_r>:
   10c8c:	2880030b 	ldhu	r2,12(r5)
   10c90:	defffb04 	addi	sp,sp,-20
   10c94:	dcc00315 	stw	r19,12(sp)
   10c98:	dc400115 	stw	r17,4(sp)
   10c9c:	dfc00415 	stw	ra,16(sp)
   10ca0:	dc800215 	stw	r18,8(sp)
   10ca4:	dc000015 	stw	r16,0(sp)
   10ca8:	10c0020c 	andi	r3,r2,8
   10cac:	2823883a 	mov	r17,r5
   10cb0:	2027883a 	mov	r19,r4
   10cb4:	1800311e 	bne	r3,zero,10d7c <__sflush_r+0xf0>
   10cb8:	28c00117 	ldw	r3,4(r5)
   10cbc:	10820014 	ori	r2,r2,2048
   10cc0:	2880030d 	sth	r2,12(r5)
   10cc4:	00c04b0e 	bge	zero,r3,10df4 <__sflush_r+0x168>
   10cc8:	8a000a17 	ldw	r8,40(r17)
   10ccc:	40002326 	beq	r8,zero,10d5c <__sflush_r+0xd0>
   10cd0:	9c000017 	ldw	r16,0(r19)
   10cd4:	10c4000c 	andi	r3,r2,4096
   10cd8:	98000015 	stw	zero,0(r19)
   10cdc:	18004826 	beq	r3,zero,10e00 <__sflush_r+0x174>
   10ce0:	89801417 	ldw	r6,80(r17)
   10ce4:	10c0010c 	andi	r3,r2,4
   10ce8:	18000626 	beq	r3,zero,10d04 <__sflush_r+0x78>
   10cec:	88c00117 	ldw	r3,4(r17)
   10cf0:	88800c17 	ldw	r2,48(r17)
   10cf4:	30cdc83a 	sub	r6,r6,r3
   10cf8:	10000226 	beq	r2,zero,10d04 <__sflush_r+0x78>
   10cfc:	88800f17 	ldw	r2,60(r17)
   10d00:	308dc83a 	sub	r6,r6,r2
   10d04:	89400717 	ldw	r5,28(r17)
   10d08:	000f883a 	mov	r7,zero
   10d0c:	9809883a 	mov	r4,r19
   10d10:	403ee83a 	callr	r8
   10d14:	00ffffc4 	movi	r3,-1
   10d18:	10c04426 	beq	r2,r3,10e2c <__sflush_r+0x1a0>
   10d1c:	88c0030b 	ldhu	r3,12(r17)
   10d20:	89000417 	ldw	r4,16(r17)
   10d24:	88000115 	stw	zero,4(r17)
   10d28:	197dffcc 	andi	r5,r3,63487
   10d2c:	8940030d 	sth	r5,12(r17)
   10d30:	89000015 	stw	r4,0(r17)
   10d34:	18c4000c 	andi	r3,r3,4096
   10d38:	18002c1e 	bne	r3,zero,10dec <__sflush_r+0x160>
   10d3c:	89400c17 	ldw	r5,48(r17)
   10d40:	9c000015 	stw	r16,0(r19)
   10d44:	28000526 	beq	r5,zero,10d5c <__sflush_r+0xd0>
   10d48:	88801004 	addi	r2,r17,64
   10d4c:	28800226 	beq	r5,r2,10d58 <__sflush_r+0xcc>
   10d50:	9809883a 	mov	r4,r19
   10d54:	00116140 	call	11614 <_free_r>
   10d58:	88000c15 	stw	zero,48(r17)
   10d5c:	0005883a 	mov	r2,zero
   10d60:	dfc00417 	ldw	ra,16(sp)
   10d64:	dcc00317 	ldw	r19,12(sp)
   10d68:	dc800217 	ldw	r18,8(sp)
   10d6c:	dc400117 	ldw	r17,4(sp)
   10d70:	dc000017 	ldw	r16,0(sp)
   10d74:	dec00504 	addi	sp,sp,20
   10d78:	f800283a 	ret
   10d7c:	2c800417 	ldw	r18,16(r5)
   10d80:	903ff626 	beq	r18,zero,10d5c <__alt_data_end+0xfffd255c>
   10d84:	2c000017 	ldw	r16,0(r5)
   10d88:	108000cc 	andi	r2,r2,3
   10d8c:	2c800015 	stw	r18,0(r5)
   10d90:	84a1c83a 	sub	r16,r16,r18
   10d94:	1000131e 	bne	r2,zero,10de4 <__sflush_r+0x158>
   10d98:	28800517 	ldw	r2,20(r5)
   10d9c:	88800215 	stw	r2,8(r17)
   10da0:	04000316 	blt	zero,r16,10db0 <__sflush_r+0x124>
   10da4:	003fed06 	br	10d5c <__alt_data_end+0xfffd255c>
   10da8:	90a5883a 	add	r18,r18,r2
   10dac:	043feb0e 	bge	zero,r16,10d5c <__alt_data_end+0xfffd255c>
   10db0:	88800917 	ldw	r2,36(r17)
   10db4:	89400717 	ldw	r5,28(r17)
   10db8:	800f883a 	mov	r7,r16
   10dbc:	900d883a 	mov	r6,r18
   10dc0:	9809883a 	mov	r4,r19
   10dc4:	103ee83a 	callr	r2
   10dc8:	80a1c83a 	sub	r16,r16,r2
   10dcc:	00bff616 	blt	zero,r2,10da8 <__alt_data_end+0xfffd25a8>
   10dd0:	88c0030b 	ldhu	r3,12(r17)
   10dd4:	00bfffc4 	movi	r2,-1
   10dd8:	18c01014 	ori	r3,r3,64
   10ddc:	88c0030d 	sth	r3,12(r17)
   10de0:	003fdf06 	br	10d60 <__alt_data_end+0xfffd2560>
   10de4:	0005883a 	mov	r2,zero
   10de8:	003fec06 	br	10d9c <__alt_data_end+0xfffd259c>
   10dec:	88801415 	stw	r2,80(r17)
   10df0:	003fd206 	br	10d3c <__alt_data_end+0xfffd253c>
   10df4:	28c00f17 	ldw	r3,60(r5)
   10df8:	00ffb316 	blt	zero,r3,10cc8 <__alt_data_end+0xfffd24c8>
   10dfc:	003fd706 	br	10d5c <__alt_data_end+0xfffd255c>
   10e00:	89400717 	ldw	r5,28(r17)
   10e04:	000d883a 	mov	r6,zero
   10e08:	01c00044 	movi	r7,1
   10e0c:	9809883a 	mov	r4,r19
   10e10:	403ee83a 	callr	r8
   10e14:	100d883a 	mov	r6,r2
   10e18:	00bfffc4 	movi	r2,-1
   10e1c:	30801426 	beq	r6,r2,10e70 <__sflush_r+0x1e4>
   10e20:	8880030b 	ldhu	r2,12(r17)
   10e24:	8a000a17 	ldw	r8,40(r17)
   10e28:	003fae06 	br	10ce4 <__alt_data_end+0xfffd24e4>
   10e2c:	98c00017 	ldw	r3,0(r19)
   10e30:	183fba26 	beq	r3,zero,10d1c <__alt_data_end+0xfffd251c>
   10e34:	01000744 	movi	r4,29
   10e38:	19000626 	beq	r3,r4,10e54 <__sflush_r+0x1c8>
   10e3c:	01000584 	movi	r4,22
   10e40:	19000426 	beq	r3,r4,10e54 <__sflush_r+0x1c8>
   10e44:	88c0030b 	ldhu	r3,12(r17)
   10e48:	18c01014 	ori	r3,r3,64
   10e4c:	88c0030d 	sth	r3,12(r17)
   10e50:	003fc306 	br	10d60 <__alt_data_end+0xfffd2560>
   10e54:	8880030b 	ldhu	r2,12(r17)
   10e58:	88c00417 	ldw	r3,16(r17)
   10e5c:	88000115 	stw	zero,4(r17)
   10e60:	10bdffcc 	andi	r2,r2,63487
   10e64:	8880030d 	sth	r2,12(r17)
   10e68:	88c00015 	stw	r3,0(r17)
   10e6c:	003fb306 	br	10d3c <__alt_data_end+0xfffd253c>
   10e70:	98800017 	ldw	r2,0(r19)
   10e74:	103fea26 	beq	r2,zero,10e20 <__alt_data_end+0xfffd2620>
   10e78:	00c00744 	movi	r3,29
   10e7c:	10c00226 	beq	r2,r3,10e88 <__sflush_r+0x1fc>
   10e80:	00c00584 	movi	r3,22
   10e84:	10c0031e 	bne	r2,r3,10e94 <__sflush_r+0x208>
   10e88:	9c000015 	stw	r16,0(r19)
   10e8c:	0005883a 	mov	r2,zero
   10e90:	003fb306 	br	10d60 <__alt_data_end+0xfffd2560>
   10e94:	88c0030b 	ldhu	r3,12(r17)
   10e98:	3005883a 	mov	r2,r6
   10e9c:	18c01014 	ori	r3,r3,64
   10ea0:	88c0030d 	sth	r3,12(r17)
   10ea4:	003fae06 	br	10d60 <__alt_data_end+0xfffd2560>

00010ea8 <_fflush_r>:
   10ea8:	defffd04 	addi	sp,sp,-12
   10eac:	dc000115 	stw	r16,4(sp)
   10eb0:	dfc00215 	stw	ra,8(sp)
   10eb4:	2021883a 	mov	r16,r4
   10eb8:	20000226 	beq	r4,zero,10ec4 <_fflush_r+0x1c>
   10ebc:	20800e17 	ldw	r2,56(r4)
   10ec0:	10000c26 	beq	r2,zero,10ef4 <_fflush_r+0x4c>
   10ec4:	2880030f 	ldh	r2,12(r5)
   10ec8:	1000051e 	bne	r2,zero,10ee0 <_fflush_r+0x38>
   10ecc:	0005883a 	mov	r2,zero
   10ed0:	dfc00217 	ldw	ra,8(sp)
   10ed4:	dc000117 	ldw	r16,4(sp)
   10ed8:	dec00304 	addi	sp,sp,12
   10edc:	f800283a 	ret
   10ee0:	8009883a 	mov	r4,r16
   10ee4:	dfc00217 	ldw	ra,8(sp)
   10ee8:	dc000117 	ldw	r16,4(sp)
   10eec:	dec00304 	addi	sp,sp,12
   10ef0:	0010c8c1 	jmpi	10c8c <__sflush_r>
   10ef4:	d9400015 	stw	r5,0(sp)
   10ef8:	00112940 	call	11294 <__sinit>
   10efc:	d9400017 	ldw	r5,0(sp)
   10f00:	003ff006 	br	10ec4 <__alt_data_end+0xfffd26c4>

00010f04 <fflush>:
   10f04:	20000526 	beq	r4,zero,10f1c <fflush+0x18>
   10f08:	008000f4 	movhi	r2,3
   10f0c:	10ac5304 	addi	r2,r2,-20148
   10f10:	200b883a 	mov	r5,r4
   10f14:	11000017 	ldw	r4,0(r2)
   10f18:	0010ea81 	jmpi	10ea8 <_fflush_r>
   10f1c:	008000f4 	movhi	r2,3
   10f20:	10ac5204 	addi	r2,r2,-20152
   10f24:	11000017 	ldw	r4,0(r2)
   10f28:	01400074 	movhi	r5,1
   10f2c:	2943aa04 	addi	r5,r5,3752
   10f30:	001238c1 	jmpi	1238c <_fwalk_reent>

00010f34 <__fp_unlock>:
   10f34:	0005883a 	mov	r2,zero
   10f38:	f800283a 	ret

00010f3c <_cleanup_r>:
   10f3c:	01400074 	movhi	r5,1
   10f40:	2942e204 	addi	r5,r5,2952
   10f44:	001238c1 	jmpi	1238c <_fwalk_reent>

00010f48 <__sinit.part.1>:
   10f48:	defff704 	addi	sp,sp,-36
   10f4c:	00c00074 	movhi	r3,1
   10f50:	dfc00815 	stw	ra,32(sp)
   10f54:	ddc00715 	stw	r23,28(sp)
   10f58:	dd800615 	stw	r22,24(sp)
   10f5c:	dd400515 	stw	r21,20(sp)
   10f60:	dd000415 	stw	r20,16(sp)
   10f64:	dcc00315 	stw	r19,12(sp)
   10f68:	dc800215 	stw	r18,8(sp)
   10f6c:	dc400115 	stw	r17,4(sp)
   10f70:	dc000015 	stw	r16,0(sp)
   10f74:	18c3cf04 	addi	r3,r3,3900
   10f78:	24000117 	ldw	r16,4(r4)
   10f7c:	20c00f15 	stw	r3,60(r4)
   10f80:	2080bb04 	addi	r2,r4,748
   10f84:	00c000c4 	movi	r3,3
   10f88:	20c0b915 	stw	r3,740(r4)
   10f8c:	2080ba15 	stw	r2,744(r4)
   10f90:	2000b815 	stw	zero,736(r4)
   10f94:	05c00204 	movi	r23,8
   10f98:	00800104 	movi	r2,4
   10f9c:	2025883a 	mov	r18,r4
   10fa0:	b80d883a 	mov	r6,r23
   10fa4:	81001704 	addi	r4,r16,92
   10fa8:	000b883a 	mov	r5,zero
   10fac:	80000015 	stw	zero,0(r16)
   10fb0:	80000115 	stw	zero,4(r16)
   10fb4:	80000215 	stw	zero,8(r16)
   10fb8:	8080030d 	sth	r2,12(r16)
   10fbc:	80001915 	stw	zero,100(r16)
   10fc0:	8000038d 	sth	zero,14(r16)
   10fc4:	80000415 	stw	zero,16(r16)
   10fc8:	80000515 	stw	zero,20(r16)
   10fcc:	80000615 	stw	zero,24(r16)
   10fd0:	00131c80 	call	131c8 <memset>
   10fd4:	05800074 	movhi	r22,1
   10fd8:	94400217 	ldw	r17,8(r18)
   10fdc:	05400074 	movhi	r21,1
   10fe0:	05000074 	movhi	r20,1
   10fe4:	04c00074 	movhi	r19,1
   10fe8:	b58f4b04 	addi	r22,r22,15660
   10fec:	ad4f6204 	addi	r21,r21,15752
   10ff0:	a50f8104 	addi	r20,r20,15876
   10ff4:	9ccf9804 	addi	r19,r19,15968
   10ff8:	85800815 	stw	r22,32(r16)
   10ffc:	85400915 	stw	r21,36(r16)
   11000:	85000a15 	stw	r20,40(r16)
   11004:	84c00b15 	stw	r19,44(r16)
   11008:	84000715 	stw	r16,28(r16)
   1100c:	00800284 	movi	r2,10
   11010:	8880030d 	sth	r2,12(r17)
   11014:	00800044 	movi	r2,1
   11018:	b80d883a 	mov	r6,r23
   1101c:	89001704 	addi	r4,r17,92
   11020:	000b883a 	mov	r5,zero
   11024:	88000015 	stw	zero,0(r17)
   11028:	88000115 	stw	zero,4(r17)
   1102c:	88000215 	stw	zero,8(r17)
   11030:	88001915 	stw	zero,100(r17)
   11034:	8880038d 	sth	r2,14(r17)
   11038:	88000415 	stw	zero,16(r17)
   1103c:	88000515 	stw	zero,20(r17)
   11040:	88000615 	stw	zero,24(r17)
   11044:	00131c80 	call	131c8 <memset>
   11048:	94000317 	ldw	r16,12(r18)
   1104c:	00800484 	movi	r2,18
   11050:	8c400715 	stw	r17,28(r17)
   11054:	8d800815 	stw	r22,32(r17)
   11058:	8d400915 	stw	r21,36(r17)
   1105c:	8d000a15 	stw	r20,40(r17)
   11060:	8cc00b15 	stw	r19,44(r17)
   11064:	8080030d 	sth	r2,12(r16)
   11068:	00800084 	movi	r2,2
   1106c:	80000015 	stw	zero,0(r16)
   11070:	80000115 	stw	zero,4(r16)
   11074:	80000215 	stw	zero,8(r16)
   11078:	80001915 	stw	zero,100(r16)
   1107c:	8080038d 	sth	r2,14(r16)
   11080:	80000415 	stw	zero,16(r16)
   11084:	80000515 	stw	zero,20(r16)
   11088:	80000615 	stw	zero,24(r16)
   1108c:	b80d883a 	mov	r6,r23
   11090:	000b883a 	mov	r5,zero
   11094:	81001704 	addi	r4,r16,92
   11098:	00131c80 	call	131c8 <memset>
   1109c:	00800044 	movi	r2,1
   110a0:	84000715 	stw	r16,28(r16)
   110a4:	85800815 	stw	r22,32(r16)
   110a8:	85400915 	stw	r21,36(r16)
   110ac:	85000a15 	stw	r20,40(r16)
   110b0:	84c00b15 	stw	r19,44(r16)
   110b4:	90800e15 	stw	r2,56(r18)
   110b8:	dfc00817 	ldw	ra,32(sp)
   110bc:	ddc00717 	ldw	r23,28(sp)
   110c0:	dd800617 	ldw	r22,24(sp)
   110c4:	dd400517 	ldw	r21,20(sp)
   110c8:	dd000417 	ldw	r20,16(sp)
   110cc:	dcc00317 	ldw	r19,12(sp)
   110d0:	dc800217 	ldw	r18,8(sp)
   110d4:	dc400117 	ldw	r17,4(sp)
   110d8:	dc000017 	ldw	r16,0(sp)
   110dc:	dec00904 	addi	sp,sp,36
   110e0:	f800283a 	ret

000110e4 <__fp_lock>:
   110e4:	0005883a 	mov	r2,zero
   110e8:	f800283a 	ret

000110ec <__sfmoreglue>:
   110ec:	defffc04 	addi	sp,sp,-16
   110f0:	dc800215 	stw	r18,8(sp)
   110f4:	2825883a 	mov	r18,r5
   110f8:	dc000015 	stw	r16,0(sp)
   110fc:	01401a04 	movi	r5,104
   11100:	2021883a 	mov	r16,r4
   11104:	913fffc4 	addi	r4,r18,-1
   11108:	dfc00315 	stw	ra,12(sp)
   1110c:	dc400115 	stw	r17,4(sp)
   11110:	0025ef80 	call	25ef8 <__mulsi3>
   11114:	8009883a 	mov	r4,r16
   11118:	11401d04 	addi	r5,r2,116
   1111c:	1023883a 	mov	r17,r2
   11120:	00126340 	call	12634 <_malloc_r>
   11124:	1021883a 	mov	r16,r2
   11128:	10000726 	beq	r2,zero,11148 <__sfmoreglue+0x5c>
   1112c:	11000304 	addi	r4,r2,12
   11130:	10000015 	stw	zero,0(r2)
   11134:	14800115 	stw	r18,4(r2)
   11138:	11000215 	stw	r4,8(r2)
   1113c:	89801a04 	addi	r6,r17,104
   11140:	000b883a 	mov	r5,zero
   11144:	00131c80 	call	131c8 <memset>
   11148:	8005883a 	mov	r2,r16
   1114c:	dfc00317 	ldw	ra,12(sp)
   11150:	dc800217 	ldw	r18,8(sp)
   11154:	dc400117 	ldw	r17,4(sp)
   11158:	dc000017 	ldw	r16,0(sp)
   1115c:	dec00404 	addi	sp,sp,16
   11160:	f800283a 	ret

00011164 <__sfp>:
   11164:	defffb04 	addi	sp,sp,-20
   11168:	dc000015 	stw	r16,0(sp)
   1116c:	040000f4 	movhi	r16,3
   11170:	842c5204 	addi	r16,r16,-20152
   11174:	dcc00315 	stw	r19,12(sp)
   11178:	2027883a 	mov	r19,r4
   1117c:	81000017 	ldw	r4,0(r16)
   11180:	dfc00415 	stw	ra,16(sp)
   11184:	dc800215 	stw	r18,8(sp)
   11188:	20800e17 	ldw	r2,56(r4)
   1118c:	dc400115 	stw	r17,4(sp)
   11190:	1000021e 	bne	r2,zero,1119c <__sfp+0x38>
   11194:	0010f480 	call	10f48 <__sinit.part.1>
   11198:	81000017 	ldw	r4,0(r16)
   1119c:	2480b804 	addi	r18,r4,736
   111a0:	047fffc4 	movi	r17,-1
   111a4:	91000117 	ldw	r4,4(r18)
   111a8:	94000217 	ldw	r16,8(r18)
   111ac:	213fffc4 	addi	r4,r4,-1
   111b0:	20000a16 	blt	r4,zero,111dc <__sfp+0x78>
   111b4:	8080030f 	ldh	r2,12(r16)
   111b8:	10000c26 	beq	r2,zero,111ec <__sfp+0x88>
   111bc:	80c01d04 	addi	r3,r16,116
   111c0:	00000206 	br	111cc <__sfp+0x68>
   111c4:	18bfe60f 	ldh	r2,-104(r3)
   111c8:	10000826 	beq	r2,zero,111ec <__sfp+0x88>
   111cc:	213fffc4 	addi	r4,r4,-1
   111d0:	1c3ffd04 	addi	r16,r3,-12
   111d4:	18c01a04 	addi	r3,r3,104
   111d8:	247ffa1e 	bne	r4,r17,111c4 <__alt_data_end+0xfffd29c4>
   111dc:	90800017 	ldw	r2,0(r18)
   111e0:	10001d26 	beq	r2,zero,11258 <__sfp+0xf4>
   111e4:	1025883a 	mov	r18,r2
   111e8:	003fee06 	br	111a4 <__alt_data_end+0xfffd29a4>
   111ec:	00bfffc4 	movi	r2,-1
   111f0:	8080038d 	sth	r2,14(r16)
   111f4:	00800044 	movi	r2,1
   111f8:	8080030d 	sth	r2,12(r16)
   111fc:	80001915 	stw	zero,100(r16)
   11200:	80000015 	stw	zero,0(r16)
   11204:	80000215 	stw	zero,8(r16)
   11208:	80000115 	stw	zero,4(r16)
   1120c:	80000415 	stw	zero,16(r16)
   11210:	80000515 	stw	zero,20(r16)
   11214:	80000615 	stw	zero,24(r16)
   11218:	01800204 	movi	r6,8
   1121c:	000b883a 	mov	r5,zero
   11220:	81001704 	addi	r4,r16,92
   11224:	00131c80 	call	131c8 <memset>
   11228:	8005883a 	mov	r2,r16
   1122c:	80000c15 	stw	zero,48(r16)
   11230:	80000d15 	stw	zero,52(r16)
   11234:	80001115 	stw	zero,68(r16)
   11238:	80001215 	stw	zero,72(r16)
   1123c:	dfc00417 	ldw	ra,16(sp)
   11240:	dcc00317 	ldw	r19,12(sp)
   11244:	dc800217 	ldw	r18,8(sp)
   11248:	dc400117 	ldw	r17,4(sp)
   1124c:	dc000017 	ldw	r16,0(sp)
   11250:	dec00504 	addi	sp,sp,20
   11254:	f800283a 	ret
   11258:	01400104 	movi	r5,4
   1125c:	9809883a 	mov	r4,r19
   11260:	00110ec0 	call	110ec <__sfmoreglue>
   11264:	90800015 	stw	r2,0(r18)
   11268:	103fde1e 	bne	r2,zero,111e4 <__alt_data_end+0xfffd29e4>
   1126c:	00800304 	movi	r2,12
   11270:	98800015 	stw	r2,0(r19)
   11274:	0005883a 	mov	r2,zero
   11278:	003ff006 	br	1123c <__alt_data_end+0xfffd2a3c>

0001127c <_cleanup>:
   1127c:	008000f4 	movhi	r2,3
   11280:	10ac5204 	addi	r2,r2,-20152
   11284:	11000017 	ldw	r4,0(r2)
   11288:	01400074 	movhi	r5,1
   1128c:	2942e204 	addi	r5,r5,2952
   11290:	001238c1 	jmpi	1238c <_fwalk_reent>

00011294 <__sinit>:
   11294:	20800e17 	ldw	r2,56(r4)
   11298:	10000126 	beq	r2,zero,112a0 <__sinit+0xc>
   1129c:	f800283a 	ret
   112a0:	0010f481 	jmpi	10f48 <__sinit.part.1>

000112a4 <__sfp_lock_acquire>:
   112a4:	f800283a 	ret

000112a8 <__sfp_lock_release>:
   112a8:	f800283a 	ret

000112ac <__sinit_lock_acquire>:
   112ac:	f800283a 	ret

000112b0 <__sinit_lock_release>:
   112b0:	f800283a 	ret

000112b4 <__fp_lock_all>:
   112b4:	008000f4 	movhi	r2,3
   112b8:	10ac5304 	addi	r2,r2,-20148
   112bc:	11000017 	ldw	r4,0(r2)
   112c0:	01400074 	movhi	r5,1
   112c4:	29443904 	addi	r5,r5,4324
   112c8:	00122c81 	jmpi	122c8 <_fwalk>

000112cc <__fp_unlock_all>:
   112cc:	008000f4 	movhi	r2,3
   112d0:	10ac5304 	addi	r2,r2,-20148
   112d4:	11000017 	ldw	r4,0(r2)
   112d8:	01400074 	movhi	r5,1
   112dc:	2943cd04 	addi	r5,r5,3892
   112e0:	00122c81 	jmpi	122c8 <_fwalk>

000112e4 <_fopen_r>:
   112e4:	defffa04 	addi	sp,sp,-24
   112e8:	3005883a 	mov	r2,r6
   112ec:	dcc00415 	stw	r19,16(sp)
   112f0:	d80d883a 	mov	r6,sp
   112f4:	2827883a 	mov	r19,r5
   112f8:	100b883a 	mov	r5,r2
   112fc:	dc800315 	stw	r18,12(sp)
   11300:	dfc00515 	stw	ra,20(sp)
   11304:	dc400215 	stw	r17,8(sp)
   11308:	dc000115 	stw	r16,4(sp)
   1130c:	2025883a 	mov	r18,r4
   11310:	00197d40 	call	197d4 <__sflags>
   11314:	10002726 	beq	r2,zero,113b4 <_fopen_r+0xd0>
   11318:	9009883a 	mov	r4,r18
   1131c:	1023883a 	mov	r17,r2
   11320:	00111640 	call	11164 <__sfp>
   11324:	1021883a 	mov	r16,r2
   11328:	10002226 	beq	r2,zero,113b4 <_fopen_r+0xd0>
   1132c:	d9800017 	ldw	r6,0(sp)
   11330:	01c06d84 	movi	r7,438
   11334:	980b883a 	mov	r5,r19
   11338:	9009883a 	mov	r4,r18
   1133c:	00132f00 	call	132f0 <_open_r>
   11340:	10001916 	blt	r2,zero,113a8 <_fopen_r+0xc4>
   11344:	8080038d 	sth	r2,14(r16)
   11348:	00800074 	movhi	r2,1
   1134c:	108f4b04 	addi	r2,r2,15660
   11350:	80800815 	stw	r2,32(r16)
   11354:	00800074 	movhi	r2,1
   11358:	108f6204 	addi	r2,r2,15752
   1135c:	80800915 	stw	r2,36(r16)
   11360:	00800074 	movhi	r2,1
   11364:	108f8104 	addi	r2,r2,15876
   11368:	80800a15 	stw	r2,40(r16)
   1136c:	00800074 	movhi	r2,1
   11370:	108f9804 	addi	r2,r2,15968
   11374:	8440030d 	sth	r17,12(r16)
   11378:	84000715 	stw	r16,28(r16)
   1137c:	80800b15 	stw	r2,44(r16)
   11380:	8c40400c 	andi	r17,r17,256
   11384:	88000d1e 	bne	r17,zero,113bc <_fopen_r+0xd8>
   11388:	8005883a 	mov	r2,r16
   1138c:	dfc00517 	ldw	ra,20(sp)
   11390:	dcc00417 	ldw	r19,16(sp)
   11394:	dc800317 	ldw	r18,12(sp)
   11398:	dc400217 	ldw	r17,8(sp)
   1139c:	dc000117 	ldw	r16,4(sp)
   113a0:	dec00604 	addi	sp,sp,24
   113a4:	f800283a 	ret
   113a8:	00112a40 	call	112a4 <__sfp_lock_acquire>
   113ac:	8000030d 	sth	zero,12(r16)
   113b0:	00112a80 	call	112a8 <__sfp_lock_release>
   113b4:	0005883a 	mov	r2,zero
   113b8:	003ff406 	br	1138c <__alt_data_end+0xfffd2b8c>
   113bc:	01c00084 	movi	r7,2
   113c0:	000d883a 	mov	r6,zero
   113c4:	800b883a 	mov	r5,r16
   113c8:	9009883a 	mov	r4,r18
   113cc:	00119240 	call	11924 <_fseek_r>
   113d0:	8005883a 	mov	r2,r16
   113d4:	003fed06 	br	1138c <__alt_data_end+0xfffd2b8c>

000113d8 <fopen>:
   113d8:	008000f4 	movhi	r2,3
   113dc:	10ac5304 	addi	r2,r2,-20148
   113e0:	280d883a 	mov	r6,r5
   113e4:	200b883a 	mov	r5,r4
   113e8:	11000017 	ldw	r4,0(r2)
   113ec:	00112e41 	jmpi	112e4 <_fopen_r>

000113f0 <_fprintf_r>:
   113f0:	defffe04 	addi	sp,sp,-8
   113f4:	2809883a 	mov	r4,r5
   113f8:	300b883a 	mov	r5,r6
   113fc:	dfc00015 	stw	ra,0(sp)
   11400:	d9c00115 	stw	r7,4(sp)
   11404:	d9800104 	addi	r6,sp,4
   11408:	0017c440 	call	17c44 <__vfprintf_internal>
   1140c:	dfc00017 	ldw	ra,0(sp)
   11410:	dec00204 	addi	sp,sp,8
   11414:	f800283a 	ret

00011418 <fprintf>:
   11418:	defffd04 	addi	sp,sp,-12
   1141c:	dfc00015 	stw	ra,0(sp)
   11420:	d9800115 	stw	r6,4(sp)
   11424:	d9c00215 	stw	r7,8(sp)
   11428:	d9800104 	addi	r6,sp,4
   1142c:	0017c440 	call	17c44 <__vfprintf_internal>
   11430:	dfc00017 	ldw	ra,0(sp)
   11434:	dec00304 	addi	sp,sp,12
   11438:	f800283a 	ret

0001143c <_fputs_r>:
   1143c:	defff804 	addi	sp,sp,-32
   11440:	dc400615 	stw	r17,24(sp)
   11444:	2023883a 	mov	r17,r4
   11448:	2809883a 	mov	r4,r5
   1144c:	dc000515 	stw	r16,20(sp)
   11450:	dfc00715 	stw	ra,28(sp)
   11454:	3021883a 	mov	r16,r6
   11458:	d9400315 	stw	r5,12(sp)
   1145c:	0013f440 	call	13f44 <strlen>
   11460:	d8800215 	stw	r2,8(sp)
   11464:	d8800415 	stw	r2,16(sp)
   11468:	d8800304 	addi	r2,sp,12
   1146c:	d8800015 	stw	r2,0(sp)
   11470:	00800044 	movi	r2,1
   11474:	d8800115 	stw	r2,4(sp)
   11478:	88000226 	beq	r17,zero,11484 <_fputs_r+0x48>
   1147c:	88800e17 	ldw	r2,56(r17)
   11480:	10001226 	beq	r2,zero,114cc <_fputs_r+0x90>
   11484:	8080030b 	ldhu	r2,12(r16)
   11488:	10c8000c 	andi	r3,r2,8192
   1148c:	1800061e 	bne	r3,zero,114a8 <_fputs_r+0x6c>
   11490:	81001917 	ldw	r4,100(r16)
   11494:	00f7ffc4 	movi	r3,-8193
   11498:	10880014 	ori	r2,r2,8192
   1149c:	20c6703a 	and	r3,r4,r3
   114a0:	8080030d 	sth	r2,12(r16)
   114a4:	80c01915 	stw	r3,100(r16)
   114a8:	d80d883a 	mov	r6,sp
   114ac:	800b883a 	mov	r5,r16
   114b0:	8809883a 	mov	r4,r17
   114b4:	0011e000 	call	11e00 <__sfvwrite_r>
   114b8:	dfc00717 	ldw	ra,28(sp)
   114bc:	dc400617 	ldw	r17,24(sp)
   114c0:	dc000517 	ldw	r16,20(sp)
   114c4:	dec00804 	addi	sp,sp,32
   114c8:	f800283a 	ret
   114cc:	8809883a 	mov	r4,r17
   114d0:	00112940 	call	11294 <__sinit>
   114d4:	003feb06 	br	11484 <__alt_data_end+0xfffd2c84>

000114d8 <fputs>:
   114d8:	008000f4 	movhi	r2,3
   114dc:	10ac5304 	addi	r2,r2,-20148
   114e0:	280d883a 	mov	r6,r5
   114e4:	200b883a 	mov	r5,r4
   114e8:	11000017 	ldw	r4,0(r2)
   114ec:	001143c1 	jmpi	1143c <_fputs_r>

000114f0 <_malloc_trim_r>:
   114f0:	defffb04 	addi	sp,sp,-20
   114f4:	dcc00315 	stw	r19,12(sp)
   114f8:	04c000f4 	movhi	r19,3
   114fc:	dc800215 	stw	r18,8(sp)
   11500:	dc400115 	stw	r17,4(sp)
   11504:	dc000015 	stw	r16,0(sp)
   11508:	dfc00415 	stw	ra,16(sp)
   1150c:	2821883a 	mov	r16,r5
   11510:	9ceb2f04 	addi	r19,r19,-21316
   11514:	2025883a 	mov	r18,r4
   11518:	0028f480 	call	28f48 <__malloc_lock>
   1151c:	98800217 	ldw	r2,8(r19)
   11520:	14400117 	ldw	r17,4(r2)
   11524:	00bfff04 	movi	r2,-4
   11528:	88a2703a 	and	r17,r17,r2
   1152c:	8c21c83a 	sub	r16,r17,r16
   11530:	8403fbc4 	addi	r16,r16,4079
   11534:	8020d33a 	srli	r16,r16,12
   11538:	0083ffc4 	movi	r2,4095
   1153c:	843fffc4 	addi	r16,r16,-1
   11540:	8020933a 	slli	r16,r16,12
   11544:	1400060e 	bge	r2,r16,11560 <_malloc_trim_r+0x70>
   11548:	000b883a 	mov	r5,zero
   1154c:	9009883a 	mov	r4,r18
   11550:	0013be40 	call	13be4 <_sbrk_r>
   11554:	98c00217 	ldw	r3,8(r19)
   11558:	1c47883a 	add	r3,r3,r17
   1155c:	10c00a26 	beq	r2,r3,11588 <_malloc_trim_r+0x98>
   11560:	9009883a 	mov	r4,r18
   11564:	0028f4c0 	call	28f4c <__malloc_unlock>
   11568:	0005883a 	mov	r2,zero
   1156c:	dfc00417 	ldw	ra,16(sp)
   11570:	dcc00317 	ldw	r19,12(sp)
   11574:	dc800217 	ldw	r18,8(sp)
   11578:	dc400117 	ldw	r17,4(sp)
   1157c:	dc000017 	ldw	r16,0(sp)
   11580:	dec00504 	addi	sp,sp,20
   11584:	f800283a 	ret
   11588:	040bc83a 	sub	r5,zero,r16
   1158c:	9009883a 	mov	r4,r18
   11590:	0013be40 	call	13be4 <_sbrk_r>
   11594:	00ffffc4 	movi	r3,-1
   11598:	10c00d26 	beq	r2,r3,115d0 <_malloc_trim_r+0xe0>
   1159c:	00c000f4 	movhi	r3,3
   115a0:	18f01d04 	addi	r3,r3,-16268
   115a4:	18800017 	ldw	r2,0(r3)
   115a8:	99000217 	ldw	r4,8(r19)
   115ac:	8c23c83a 	sub	r17,r17,r16
   115b0:	8c400054 	ori	r17,r17,1
   115b4:	1421c83a 	sub	r16,r2,r16
   115b8:	24400115 	stw	r17,4(r4)
   115bc:	9009883a 	mov	r4,r18
   115c0:	1c000015 	stw	r16,0(r3)
   115c4:	0028f4c0 	call	28f4c <__malloc_unlock>
   115c8:	00800044 	movi	r2,1
   115cc:	003fe706 	br	1156c <__alt_data_end+0xfffd2d6c>
   115d0:	000b883a 	mov	r5,zero
   115d4:	9009883a 	mov	r4,r18
   115d8:	0013be40 	call	13be4 <_sbrk_r>
   115dc:	99000217 	ldw	r4,8(r19)
   115e0:	014003c4 	movi	r5,15
   115e4:	1107c83a 	sub	r3,r2,r4
   115e8:	28ffdd0e 	bge	r5,r3,11560 <__alt_data_end+0xfffd2d60>
   115ec:	014000f4 	movhi	r5,3
   115f0:	296c5404 	addi	r5,r5,-20144
   115f4:	29400017 	ldw	r5,0(r5)
   115f8:	18c00054 	ori	r3,r3,1
   115fc:	20c00115 	stw	r3,4(r4)
   11600:	00c000f4 	movhi	r3,3
   11604:	1145c83a 	sub	r2,r2,r5
   11608:	18f01d04 	addi	r3,r3,-16268
   1160c:	18800015 	stw	r2,0(r3)
   11610:	003fd306 	br	11560 <__alt_data_end+0xfffd2d60>

00011614 <_free_r>:
   11614:	28004126 	beq	r5,zero,1171c <_free_r+0x108>
   11618:	defffd04 	addi	sp,sp,-12
   1161c:	dc400115 	stw	r17,4(sp)
   11620:	dc000015 	stw	r16,0(sp)
   11624:	2023883a 	mov	r17,r4
   11628:	2821883a 	mov	r16,r5
   1162c:	dfc00215 	stw	ra,8(sp)
   11630:	0028f480 	call	28f48 <__malloc_lock>
   11634:	81ffff17 	ldw	r7,-4(r16)
   11638:	00bfff84 	movi	r2,-2
   1163c:	010000f4 	movhi	r4,3
   11640:	81bffe04 	addi	r6,r16,-8
   11644:	3884703a 	and	r2,r7,r2
   11648:	212b2f04 	addi	r4,r4,-21316
   1164c:	308b883a 	add	r5,r6,r2
   11650:	2a400117 	ldw	r9,4(r5)
   11654:	22000217 	ldw	r8,8(r4)
   11658:	00ffff04 	movi	r3,-4
   1165c:	48c6703a 	and	r3,r9,r3
   11660:	2a005726 	beq	r5,r8,117c0 <_free_r+0x1ac>
   11664:	28c00115 	stw	r3,4(r5)
   11668:	39c0004c 	andi	r7,r7,1
   1166c:	3800091e 	bne	r7,zero,11694 <_free_r+0x80>
   11670:	823ffe17 	ldw	r8,-8(r16)
   11674:	22400204 	addi	r9,r4,8
   11678:	320dc83a 	sub	r6,r6,r8
   1167c:	31c00217 	ldw	r7,8(r6)
   11680:	1205883a 	add	r2,r2,r8
   11684:	3a406526 	beq	r7,r9,1181c <_free_r+0x208>
   11688:	32000317 	ldw	r8,12(r6)
   1168c:	3a000315 	stw	r8,12(r7)
   11690:	41c00215 	stw	r7,8(r8)
   11694:	28cf883a 	add	r7,r5,r3
   11698:	39c00117 	ldw	r7,4(r7)
   1169c:	39c0004c 	andi	r7,r7,1
   116a0:	38003a26 	beq	r7,zero,1178c <_free_r+0x178>
   116a4:	10c00054 	ori	r3,r2,1
   116a8:	30c00115 	stw	r3,4(r6)
   116ac:	3087883a 	add	r3,r6,r2
   116b0:	18800015 	stw	r2,0(r3)
   116b4:	00c07fc4 	movi	r3,511
   116b8:	18801936 	bltu	r3,r2,11720 <_free_r+0x10c>
   116bc:	1004d0fa 	srli	r2,r2,3
   116c0:	01c00044 	movi	r7,1
   116c4:	21400117 	ldw	r5,4(r4)
   116c8:	10c00044 	addi	r3,r2,1
   116cc:	18c7883a 	add	r3,r3,r3
   116d0:	1005d0ba 	srai	r2,r2,2
   116d4:	18c7883a 	add	r3,r3,r3
   116d8:	18c7883a 	add	r3,r3,r3
   116dc:	1907883a 	add	r3,r3,r4
   116e0:	3884983a 	sll	r2,r7,r2
   116e4:	19c00017 	ldw	r7,0(r3)
   116e8:	1a3ffe04 	addi	r8,r3,-8
   116ec:	1144b03a 	or	r2,r2,r5
   116f0:	32000315 	stw	r8,12(r6)
   116f4:	31c00215 	stw	r7,8(r6)
   116f8:	20800115 	stw	r2,4(r4)
   116fc:	19800015 	stw	r6,0(r3)
   11700:	39800315 	stw	r6,12(r7)
   11704:	8809883a 	mov	r4,r17
   11708:	dfc00217 	ldw	ra,8(sp)
   1170c:	dc400117 	ldw	r17,4(sp)
   11710:	dc000017 	ldw	r16,0(sp)
   11714:	dec00304 	addi	sp,sp,12
   11718:	0028f4c1 	jmpi	28f4c <__malloc_unlock>
   1171c:	f800283a 	ret
   11720:	100ad27a 	srli	r5,r2,9
   11724:	00c00104 	movi	r3,4
   11728:	19404a36 	bltu	r3,r5,11854 <_free_r+0x240>
   1172c:	100ad1ba 	srli	r5,r2,6
   11730:	28c00e44 	addi	r3,r5,57
   11734:	18c7883a 	add	r3,r3,r3
   11738:	29400e04 	addi	r5,r5,56
   1173c:	18c7883a 	add	r3,r3,r3
   11740:	18c7883a 	add	r3,r3,r3
   11744:	1909883a 	add	r4,r3,r4
   11748:	20c00017 	ldw	r3,0(r4)
   1174c:	01c000f4 	movhi	r7,3
   11750:	213ffe04 	addi	r4,r4,-8
   11754:	39eb2f04 	addi	r7,r7,-21316
   11758:	20c04426 	beq	r4,r3,1186c <_free_r+0x258>
   1175c:	01ffff04 	movi	r7,-4
   11760:	19400117 	ldw	r5,4(r3)
   11764:	29ca703a 	and	r5,r5,r7
   11768:	1140022e 	bgeu	r2,r5,11774 <_free_r+0x160>
   1176c:	18c00217 	ldw	r3,8(r3)
   11770:	20fffb1e 	bne	r4,r3,11760 <__alt_data_end+0xfffd2f60>
   11774:	19000317 	ldw	r4,12(r3)
   11778:	31000315 	stw	r4,12(r6)
   1177c:	30c00215 	stw	r3,8(r6)
   11780:	21800215 	stw	r6,8(r4)
   11784:	19800315 	stw	r6,12(r3)
   11788:	003fde06 	br	11704 <__alt_data_end+0xfffd2f04>
   1178c:	29c00217 	ldw	r7,8(r5)
   11790:	10c5883a 	add	r2,r2,r3
   11794:	00c000f4 	movhi	r3,3
   11798:	18eb3104 	addi	r3,r3,-21308
   1179c:	38c03b26 	beq	r7,r3,1188c <_free_r+0x278>
   117a0:	2a000317 	ldw	r8,12(r5)
   117a4:	11400054 	ori	r5,r2,1
   117a8:	3087883a 	add	r3,r6,r2
   117ac:	3a000315 	stw	r8,12(r7)
   117b0:	41c00215 	stw	r7,8(r8)
   117b4:	31400115 	stw	r5,4(r6)
   117b8:	18800015 	stw	r2,0(r3)
   117bc:	003fbd06 	br	116b4 <__alt_data_end+0xfffd2eb4>
   117c0:	39c0004c 	andi	r7,r7,1
   117c4:	10c5883a 	add	r2,r2,r3
   117c8:	3800071e 	bne	r7,zero,117e8 <_free_r+0x1d4>
   117cc:	81fffe17 	ldw	r7,-8(r16)
   117d0:	31cdc83a 	sub	r6,r6,r7
   117d4:	30c00317 	ldw	r3,12(r6)
   117d8:	31400217 	ldw	r5,8(r6)
   117dc:	11c5883a 	add	r2,r2,r7
   117e0:	28c00315 	stw	r3,12(r5)
   117e4:	19400215 	stw	r5,8(r3)
   117e8:	10c00054 	ori	r3,r2,1
   117ec:	30c00115 	stw	r3,4(r6)
   117f0:	00c000f4 	movhi	r3,3
   117f4:	18ec5504 	addi	r3,r3,-20140
   117f8:	18c00017 	ldw	r3,0(r3)
   117fc:	21800215 	stw	r6,8(r4)
   11800:	10ffc036 	bltu	r2,r3,11704 <__alt_data_end+0xfffd2f04>
   11804:	008000f4 	movhi	r2,3
   11808:	10b00e04 	addi	r2,r2,-16328
   1180c:	11400017 	ldw	r5,0(r2)
   11810:	8809883a 	mov	r4,r17
   11814:	00114f00 	call	114f0 <_malloc_trim_r>
   11818:	003fba06 	br	11704 <__alt_data_end+0xfffd2f04>
   1181c:	28c9883a 	add	r4,r5,r3
   11820:	21000117 	ldw	r4,4(r4)
   11824:	2100004c 	andi	r4,r4,1
   11828:	2000391e 	bne	r4,zero,11910 <_free_r+0x2fc>
   1182c:	29c00217 	ldw	r7,8(r5)
   11830:	29000317 	ldw	r4,12(r5)
   11834:	1885883a 	add	r2,r3,r2
   11838:	10c00054 	ori	r3,r2,1
   1183c:	39000315 	stw	r4,12(r7)
   11840:	21c00215 	stw	r7,8(r4)
   11844:	30c00115 	stw	r3,4(r6)
   11848:	308d883a 	add	r6,r6,r2
   1184c:	30800015 	stw	r2,0(r6)
   11850:	003fac06 	br	11704 <__alt_data_end+0xfffd2f04>
   11854:	00c00504 	movi	r3,20
   11858:	19401536 	bltu	r3,r5,118b0 <_free_r+0x29c>
   1185c:	28c01704 	addi	r3,r5,92
   11860:	18c7883a 	add	r3,r3,r3
   11864:	294016c4 	addi	r5,r5,91
   11868:	003fb406 	br	1173c <__alt_data_end+0xfffd2f3c>
   1186c:	280bd0ba 	srai	r5,r5,2
   11870:	00c00044 	movi	r3,1
   11874:	38800117 	ldw	r2,4(r7)
   11878:	194a983a 	sll	r5,r3,r5
   1187c:	2007883a 	mov	r3,r4
   11880:	2884b03a 	or	r2,r5,r2
   11884:	38800115 	stw	r2,4(r7)
   11888:	003fbb06 	br	11778 <__alt_data_end+0xfffd2f78>
   1188c:	21800515 	stw	r6,20(r4)
   11890:	21800415 	stw	r6,16(r4)
   11894:	10c00054 	ori	r3,r2,1
   11898:	31c00315 	stw	r7,12(r6)
   1189c:	31c00215 	stw	r7,8(r6)
   118a0:	30c00115 	stw	r3,4(r6)
   118a4:	308d883a 	add	r6,r6,r2
   118a8:	30800015 	stw	r2,0(r6)
   118ac:	003f9506 	br	11704 <__alt_data_end+0xfffd2f04>
   118b0:	00c01504 	movi	r3,84
   118b4:	19400536 	bltu	r3,r5,118cc <_free_r+0x2b8>
   118b8:	100ad33a 	srli	r5,r2,12
   118bc:	28c01bc4 	addi	r3,r5,111
   118c0:	18c7883a 	add	r3,r3,r3
   118c4:	29401b84 	addi	r5,r5,110
   118c8:	003f9c06 	br	1173c <__alt_data_end+0xfffd2f3c>
   118cc:	00c05504 	movi	r3,340
   118d0:	19400536 	bltu	r3,r5,118e8 <_free_r+0x2d4>
   118d4:	100ad3fa 	srli	r5,r2,15
   118d8:	28c01e04 	addi	r3,r5,120
   118dc:	18c7883a 	add	r3,r3,r3
   118e0:	29401dc4 	addi	r5,r5,119
   118e4:	003f9506 	br	1173c <__alt_data_end+0xfffd2f3c>
   118e8:	00c15504 	movi	r3,1364
   118ec:	19400536 	bltu	r3,r5,11904 <_free_r+0x2f0>
   118f0:	100ad4ba 	srli	r5,r2,18
   118f4:	28c01f44 	addi	r3,r5,125
   118f8:	18c7883a 	add	r3,r3,r3
   118fc:	29401f04 	addi	r5,r5,124
   11900:	003f8e06 	br	1173c <__alt_data_end+0xfffd2f3c>
   11904:	00c03f84 	movi	r3,254
   11908:	01401f84 	movi	r5,126
   1190c:	003f8b06 	br	1173c <__alt_data_end+0xfffd2f3c>
   11910:	10c00054 	ori	r3,r2,1
   11914:	30c00115 	stw	r3,4(r6)
   11918:	308d883a 	add	r6,r6,r2
   1191c:	30800015 	stw	r2,0(r6)
   11920:	003f7806 	br	11704 <__alt_data_end+0xfffd2f04>

00011924 <_fseek_r>:
   11924:	00119441 	jmpi	11944 <_fseeko_r>

00011928 <fseek>:
   11928:	008000f4 	movhi	r2,3
   1192c:	10ac5304 	addi	r2,r2,-20148
   11930:	300f883a 	mov	r7,r6
   11934:	280d883a 	mov	r6,r5
   11938:	200b883a 	mov	r5,r4
   1193c:	11000017 	ldw	r4,0(r2)
   11940:	00119441 	jmpi	11944 <_fseeko_r>

00011944 <_fseeko_r>:
   11944:	deffe804 	addi	sp,sp,-96
   11948:	dd401415 	stw	r21,80(sp)
   1194c:	dc801115 	stw	r18,68(sp)
   11950:	dc401015 	stw	r17,64(sp)
   11954:	dc000f15 	stw	r16,60(sp)
   11958:	dfc01715 	stw	ra,92(sp)
   1195c:	ddc01615 	stw	r23,88(sp)
   11960:	dd801515 	stw	r22,84(sp)
   11964:	dd001315 	stw	r20,76(sp)
   11968:	dcc01215 	stw	r19,72(sp)
   1196c:	2023883a 	mov	r17,r4
   11970:	2821883a 	mov	r16,r5
   11974:	302b883a 	mov	r21,r6
   11978:	3825883a 	mov	r18,r7
   1197c:	20000226 	beq	r4,zero,11988 <_fseeko_r+0x44>
   11980:	20800e17 	ldw	r2,56(r4)
   11984:	10005a26 	beq	r2,zero,11af0 <_fseeko_r+0x1ac>
   11988:	8080030b 	ldhu	r2,12(r16)
   1198c:	00c04204 	movi	r3,264
   11990:	1080420c 	andi	r2,r2,264
   11994:	10c05b26 	beq	r2,r3,11b04 <_fseeko_r+0x1c0>
   11998:	85000a17 	ldw	r20,40(r16)
   1199c:	a000f626 	beq	r20,zero,11d78 <_fseeko_r+0x434>
   119a0:	00800044 	movi	r2,1
   119a4:	90803e26 	beq	r18,r2,11aa0 <_fseeko_r+0x15c>
   119a8:	00800084 	movi	r2,2
   119ac:	90801026 	beq	r18,r2,119f0 <_fseeko_r+0xac>
   119b0:	90000f26 	beq	r18,zero,119f0 <_fseeko_r+0xac>
   119b4:	00800584 	movi	r2,22
   119b8:	88800015 	stw	r2,0(r17)
   119bc:	04ffffc4 	movi	r19,-1
   119c0:	9805883a 	mov	r2,r19
   119c4:	dfc01717 	ldw	ra,92(sp)
   119c8:	ddc01617 	ldw	r23,88(sp)
   119cc:	dd801517 	ldw	r22,84(sp)
   119d0:	dd401417 	ldw	r21,80(sp)
   119d4:	dd001317 	ldw	r20,76(sp)
   119d8:	dcc01217 	ldw	r19,72(sp)
   119dc:	dc801117 	ldw	r18,68(sp)
   119e0:	dc401017 	ldw	r17,64(sp)
   119e4:	dc000f17 	ldw	r16,60(sp)
   119e8:	dec01804 	addi	sp,sp,96
   119ec:	f800283a 	ret
   119f0:	80800417 	ldw	r2,16(r16)
   119f4:	002f883a 	mov	r23,zero
   119f8:	0027883a 	mov	r19,zero
   119fc:	1000cb26 	beq	r2,zero,11d2c <_fseeko_r+0x3e8>
   11a00:	8080030b 	ldhu	r2,12(r16)
   11a04:	10c2068c 	andi	r3,r2,2074
   11a08:	1800071e 	bne	r3,zero,11a28 <_fseeko_r+0xe4>
   11a0c:	10c1000c 	andi	r3,r2,1024
   11a10:	1800451e 	bne	r3,zero,11b28 <_fseeko_r+0x1e4>
   11a14:	00c00074 	movhi	r3,1
   11a18:	18cf8104 	addi	r3,r3,15876
   11a1c:	a0c0b726 	beq	r20,r3,11cfc <_fseeko_r+0x3b8>
   11a20:	10820014 	ori	r2,r2,2048
   11a24:	8080030d 	sth	r2,12(r16)
   11a28:	800b883a 	mov	r5,r16
   11a2c:	8809883a 	mov	r4,r17
   11a30:	0010ea80 	call	10ea8 <_fflush_r>
   11a34:	1027883a 	mov	r19,r2
   11a38:	103fe01e 	bne	r2,zero,119bc <__alt_data_end+0xfffd31bc>
   11a3c:	81400717 	ldw	r5,28(r16)
   11a40:	900f883a 	mov	r7,r18
   11a44:	a80d883a 	mov	r6,r21
   11a48:	8809883a 	mov	r4,r17
   11a4c:	a03ee83a 	callr	r20
   11a50:	00ffffc4 	movi	r3,-1
   11a54:	10ffd926 	beq	r2,r3,119bc <__alt_data_end+0xfffd31bc>
   11a58:	81400c17 	ldw	r5,48(r16)
   11a5c:	28000526 	beq	r5,zero,11a74 <_fseeko_r+0x130>
   11a60:	80801004 	addi	r2,r16,64
   11a64:	28800226 	beq	r5,r2,11a70 <_fseeko_r+0x12c>
   11a68:	8809883a 	mov	r4,r17
   11a6c:	00116140 	call	11614 <_free_r>
   11a70:	80000c15 	stw	zero,48(r16)
   11a74:	8080030b 	ldhu	r2,12(r16)
   11a78:	80c00417 	ldw	r3,16(r16)
   11a7c:	80000115 	stw	zero,4(r16)
   11a80:	10bdf7cc 	andi	r2,r2,63455
   11a84:	80c00015 	stw	r3,0(r16)
   11a88:	8080030d 	sth	r2,12(r16)
   11a8c:	01800204 	movi	r6,8
   11a90:	000b883a 	mov	r5,zero
   11a94:	81001704 	addi	r4,r16,92
   11a98:	00131c80 	call	131c8 <memset>
   11a9c:	003fc806 	br	119c0 <__alt_data_end+0xfffd31c0>
   11aa0:	800b883a 	mov	r5,r16
   11aa4:	8809883a 	mov	r4,r17
   11aa8:	0010ea80 	call	10ea8 <_fflush_r>
   11aac:	8080030b 	ldhu	r2,12(r16)
   11ab0:	10c4000c 	andi	r3,r2,4096
   11ab4:	18008726 	beq	r3,zero,11cd4 <_fseeko_r+0x390>
   11ab8:	84c01417 	ldw	r19,80(r16)
   11abc:	10c0010c 	andi	r3,r2,4
   11ac0:	1800431e 	bne	r3,zero,11bd0 <_fseeko_r+0x28c>
   11ac4:	1080020c 	andi	r2,r2,8
   11ac8:	10008026 	beq	r2,zero,11ccc <_fseeko_r+0x388>
   11acc:	80c00017 	ldw	r3,0(r16)
   11ad0:	80800417 	ldw	r2,16(r16)
   11ad4:	18000226 	beq	r3,zero,11ae0 <_fseeko_r+0x19c>
   11ad8:	1887c83a 	sub	r3,r3,r2
   11adc:	98e7883a 	add	r19,r19,r3
   11ae0:	aceb883a 	add	r21,r21,r19
   11ae4:	05c00044 	movi	r23,1
   11ae8:	0025883a 	mov	r18,zero
   11aec:	003fc306 	br	119fc <__alt_data_end+0xfffd31fc>
   11af0:	00112940 	call	11294 <__sinit>
   11af4:	8080030b 	ldhu	r2,12(r16)
   11af8:	00c04204 	movi	r3,264
   11afc:	1080420c 	andi	r2,r2,264
   11b00:	10ffa51e 	bne	r2,r3,11998 <__alt_data_end+0xfffd3198>
   11b04:	800b883a 	mov	r5,r16
   11b08:	8809883a 	mov	r4,r17
   11b0c:	0010ea80 	call	10ea8 <_fflush_r>
   11b10:	003fa106 	br	11998 <__alt_data_end+0xfffd3198>
   11b14:	8080030b 	ldhu	r2,12(r16)
   11b18:	00c10004 	movi	r3,1024
   11b1c:	80c01315 	stw	r3,76(r16)
   11b20:	10c4b03a 	or	r2,r2,r3
   11b24:	8080030d 	sth	r2,12(r16)
   11b28:	9000311e 	bne	r18,zero,11bf0 <_fseeko_r+0x2ac>
   11b2c:	a82d883a 	mov	r22,r21
   11b30:	b800371e 	bne	r23,zero,11c10 <_fseeko_r+0x2cc>
   11b34:	8080030b 	ldhu	r2,12(r16)
   11b38:	1084000c 	andi	r2,r2,4096
   11b3c:	10007f26 	beq	r2,zero,11d3c <_fseeko_r+0x3f8>
   11b40:	80801417 	ldw	r2,80(r16)
   11b44:	81800117 	ldw	r6,4(r16)
   11b48:	81400c17 	ldw	r5,48(r16)
   11b4c:	11a7c83a 	sub	r19,r2,r6
   11b50:	28008226 	beq	r5,zero,11d5c <_fseeko_r+0x418>
   11b54:	81c00f17 	ldw	r7,60(r16)
   11b58:	99e7c83a 	sub	r19,r19,r7
   11b5c:	81000e17 	ldw	r4,56(r16)
   11b60:	80800417 	ldw	r2,16(r16)
   11b64:	99a7883a 	add	r19,r19,r6
   11b68:	2087c83a 	sub	r3,r4,r2
   11b6c:	98e7c83a 	sub	r19,r19,r3
   11b70:	38c7883a 	add	r3,r7,r3
   11b74:	b4c02b16 	blt	r22,r19,11c24 <_fseeko_r+0x2e0>
   11b78:	98c9883a 	add	r4,r19,r3
   11b7c:	b100292e 	bgeu	r22,r4,11c24 <_fseeko_r+0x2e0>
   11b80:	b4e7c83a 	sub	r19,r22,r19
   11b84:	14c5883a 	add	r2,r2,r19
   11b88:	1ce7c83a 	sub	r19,r3,r19
   11b8c:	80800015 	stw	r2,0(r16)
   11b90:	84c00115 	stw	r19,4(r16)
   11b94:	28000526 	beq	r5,zero,11bac <_fseeko_r+0x268>
   11b98:	80801004 	addi	r2,r16,64
   11b9c:	28800226 	beq	r5,r2,11ba8 <_fseeko_r+0x264>
   11ba0:	8809883a 	mov	r4,r17
   11ba4:	00116140 	call	11614 <_free_r>
   11ba8:	80000c15 	stw	zero,48(r16)
   11bac:	8080030b 	ldhu	r2,12(r16)
   11bb0:	01800204 	movi	r6,8
   11bb4:	000b883a 	mov	r5,zero
   11bb8:	10bff7cc 	andi	r2,r2,65503
   11bbc:	8080030d 	sth	r2,12(r16)
   11bc0:	81001704 	addi	r4,r16,92
   11bc4:	00131c80 	call	131c8 <memset>
   11bc8:	0027883a 	mov	r19,zero
   11bcc:	003f7c06 	br	119c0 <__alt_data_end+0xfffd31c0>
   11bd0:	80c00117 	ldw	r3,4(r16)
   11bd4:	80800c17 	ldw	r2,48(r16)
   11bd8:	98e7c83a 	sub	r19,r19,r3
   11bdc:	10003b26 	beq	r2,zero,11ccc <_fseeko_r+0x388>
   11be0:	80c00f17 	ldw	r3,60(r16)
   11be4:	80800417 	ldw	r2,16(r16)
   11be8:	98e7c83a 	sub	r19,r19,r3
   11bec:	003fbc06 	br	11ae0 <__alt_data_end+0xfffd32e0>
   11bf0:	8140038f 	ldh	r5,14(r16)
   11bf4:	d80d883a 	mov	r6,sp
   11bf8:	8809883a 	mov	r4,r17
   11bfc:	0011da40 	call	11da4 <_fstat_r>
   11c00:	103f891e 	bne	r2,zero,11a28 <__alt_data_end+0xfffd3228>
   11c04:	dd800417 	ldw	r22,16(sp)
   11c08:	adad883a 	add	r22,r21,r22
   11c0c:	b83fc926 	beq	r23,zero,11b34 <__alt_data_end+0xfffd3334>
   11c10:	81400c17 	ldw	r5,48(r16)
   11c14:	81800117 	ldw	r6,4(r16)
   11c18:	28005026 	beq	r5,zero,11d5c <_fseeko_r+0x418>
   11c1c:	81c00f17 	ldw	r7,60(r16)
   11c20:	003fce06 	br	11b5c <__alt_data_end+0xfffd335c>
   11c24:	84c01317 	ldw	r19,76(r16)
   11c28:	81400717 	ldw	r5,28(r16)
   11c2c:	000f883a 	mov	r7,zero
   11c30:	04e7c83a 	sub	r19,zero,r19
   11c34:	9da6703a 	and	r19,r19,r22
   11c38:	980d883a 	mov	r6,r19
   11c3c:	8809883a 	mov	r4,r17
   11c40:	a03ee83a 	callr	r20
   11c44:	00ffffc4 	movi	r3,-1
   11c48:	10ff7726 	beq	r2,r3,11a28 <__alt_data_end+0xfffd3228>
   11c4c:	80800417 	ldw	r2,16(r16)
   11c50:	81400c17 	ldw	r5,48(r16)
   11c54:	80000115 	stw	zero,4(r16)
   11c58:	80800015 	stw	r2,0(r16)
   11c5c:	28000526 	beq	r5,zero,11c74 <_fseeko_r+0x330>
   11c60:	80801004 	addi	r2,r16,64
   11c64:	28800226 	beq	r5,r2,11c70 <_fseeko_r+0x32c>
   11c68:	8809883a 	mov	r4,r17
   11c6c:	00116140 	call	11614 <_free_r>
   11c70:	80000c15 	stw	zero,48(r16)
   11c74:	8080030b 	ldhu	r2,12(r16)
   11c78:	b4e7c83a 	sub	r19,r22,r19
   11c7c:	10bff7cc 	andi	r2,r2,65503
   11c80:	8080030d 	sth	r2,12(r16)
   11c84:	98000b26 	beq	r19,zero,11cb4 <_fseeko_r+0x370>
   11c88:	800b883a 	mov	r5,r16
   11c8c:	8809883a 	mov	r4,r17
   11c90:	0013a100 	call	13a10 <__srefill_r>
   11c94:	103f641e 	bne	r2,zero,11a28 <__alt_data_end+0xfffd3228>
   11c98:	80800117 	ldw	r2,4(r16)
   11c9c:	14ff6236 	bltu	r2,r19,11a28 <__alt_data_end+0xfffd3228>
   11ca0:	80c00017 	ldw	r3,0(r16)
   11ca4:	14c5c83a 	sub	r2,r2,r19
   11ca8:	80800115 	stw	r2,4(r16)
   11cac:	1ce7883a 	add	r19,r3,r19
   11cb0:	84c00015 	stw	r19,0(r16)
   11cb4:	01800204 	movi	r6,8
   11cb8:	000b883a 	mov	r5,zero
   11cbc:	81001704 	addi	r4,r16,92
   11cc0:	00131c80 	call	131c8 <memset>
   11cc4:	0027883a 	mov	r19,zero
   11cc8:	003f3d06 	br	119c0 <__alt_data_end+0xfffd31c0>
   11ccc:	80800417 	ldw	r2,16(r16)
   11cd0:	003f8306 	br	11ae0 <__alt_data_end+0xfffd32e0>
   11cd4:	81400717 	ldw	r5,28(r16)
   11cd8:	900f883a 	mov	r7,r18
   11cdc:	000d883a 	mov	r6,zero
   11ce0:	8809883a 	mov	r4,r17
   11ce4:	a03ee83a 	callr	r20
   11ce8:	1027883a 	mov	r19,r2
   11cec:	00bfffc4 	movi	r2,-1
   11cf0:	98bf3226 	beq	r19,r2,119bc <__alt_data_end+0xfffd31bc>
   11cf4:	8080030b 	ldhu	r2,12(r16)
   11cf8:	003f7006 	br	11abc <__alt_data_end+0xfffd32bc>
   11cfc:	8140038f 	ldh	r5,14(r16)
   11d00:	283f4716 	blt	r5,zero,11a20 <__alt_data_end+0xfffd3220>
   11d04:	d80d883a 	mov	r6,sp
   11d08:	8809883a 	mov	r4,r17
   11d0c:	0011da40 	call	11da4 <_fstat_r>
   11d10:	1000041e 	bne	r2,zero,11d24 <_fseeko_r+0x3e0>
   11d14:	d8800117 	ldw	r2,4(sp)
   11d18:	00e00014 	movui	r3,32768
   11d1c:	10bc000c 	andi	r2,r2,61440
   11d20:	10ff7c26 	beq	r2,r3,11b14 <__alt_data_end+0xfffd3314>
   11d24:	8080030b 	ldhu	r2,12(r16)
   11d28:	003f3d06 	br	11a20 <__alt_data_end+0xfffd3220>
   11d2c:	800b883a 	mov	r5,r16
   11d30:	8809883a 	mov	r4,r17
   11d34:	00124500 	call	12450 <__smakebuf_r>
   11d38:	003f3106 	br	11a00 <__alt_data_end+0xfffd3200>
   11d3c:	81400717 	ldw	r5,28(r16)
   11d40:	01c00044 	movi	r7,1
   11d44:	000d883a 	mov	r6,zero
   11d48:	8809883a 	mov	r4,r17
   11d4c:	a03ee83a 	callr	r20
   11d50:	00ffffc4 	movi	r3,-1
   11d54:	10ff7b1e 	bne	r2,r3,11b44 <__alt_data_end+0xfffd3344>
   11d58:	003f3306 	br	11a28 <__alt_data_end+0xfffd3228>
   11d5c:	80c00017 	ldw	r3,0(r16)
   11d60:	80800417 	ldw	r2,16(r16)
   11d64:	000b883a 	mov	r5,zero
   11d68:	1887c83a 	sub	r3,r3,r2
   11d6c:	98e7c83a 	sub	r19,r19,r3
   11d70:	30c7883a 	add	r3,r6,r3
   11d74:	003f7f06 	br	11b74 <__alt_data_end+0xfffd3374>
   11d78:	00800744 	movi	r2,29
   11d7c:	88800015 	stw	r2,0(r17)
   11d80:	04ffffc4 	movi	r19,-1
   11d84:	003f0e06 	br	119c0 <__alt_data_end+0xfffd31c0>

00011d88 <fseeko>:
   11d88:	008000f4 	movhi	r2,3
   11d8c:	10ac5304 	addi	r2,r2,-20148
   11d90:	300f883a 	mov	r7,r6
   11d94:	280d883a 	mov	r6,r5
   11d98:	200b883a 	mov	r5,r4
   11d9c:	11000017 	ldw	r4,0(r2)
   11da0:	00119441 	jmpi	11944 <_fseeko_r>

00011da4 <_fstat_r>:
   11da4:	defffd04 	addi	sp,sp,-12
   11da8:	2805883a 	mov	r2,r5
   11dac:	dc000015 	stw	r16,0(sp)
   11db0:	040000f4 	movhi	r16,3
   11db4:	dc400115 	stw	r17,4(sp)
   11db8:	84300b04 	addi	r16,r16,-16340
   11dbc:	2023883a 	mov	r17,r4
   11dc0:	300b883a 	mov	r5,r6
   11dc4:	1009883a 	mov	r4,r2
   11dc8:	dfc00215 	stw	ra,8(sp)
   11dcc:	80000015 	stw	zero,0(r16)
   11dd0:	0028ba80 	call	28ba8 <fstat>
   11dd4:	00ffffc4 	movi	r3,-1
   11dd8:	10c00526 	beq	r2,r3,11df0 <_fstat_r+0x4c>
   11ddc:	dfc00217 	ldw	ra,8(sp)
   11de0:	dc400117 	ldw	r17,4(sp)
   11de4:	dc000017 	ldw	r16,0(sp)
   11de8:	dec00304 	addi	sp,sp,12
   11dec:	f800283a 	ret
   11df0:	80c00017 	ldw	r3,0(r16)
   11df4:	183ff926 	beq	r3,zero,11ddc <__alt_data_end+0xfffd35dc>
   11df8:	88c00015 	stw	r3,0(r17)
   11dfc:	003ff706 	br	11ddc <__alt_data_end+0xfffd35dc>

00011e00 <__sfvwrite_r>:
   11e00:	30800217 	ldw	r2,8(r6)
   11e04:	10006726 	beq	r2,zero,11fa4 <__sfvwrite_r+0x1a4>
   11e08:	28c0030b 	ldhu	r3,12(r5)
   11e0c:	defff404 	addi	sp,sp,-48
   11e10:	dd400715 	stw	r21,28(sp)
   11e14:	dd000615 	stw	r20,24(sp)
   11e18:	dc000215 	stw	r16,8(sp)
   11e1c:	dfc00b15 	stw	ra,44(sp)
   11e20:	df000a15 	stw	fp,40(sp)
   11e24:	ddc00915 	stw	r23,36(sp)
   11e28:	dd800815 	stw	r22,32(sp)
   11e2c:	dcc00515 	stw	r19,20(sp)
   11e30:	dc800415 	stw	r18,16(sp)
   11e34:	dc400315 	stw	r17,12(sp)
   11e38:	1880020c 	andi	r2,r3,8
   11e3c:	2821883a 	mov	r16,r5
   11e40:	202b883a 	mov	r21,r4
   11e44:	3029883a 	mov	r20,r6
   11e48:	10002726 	beq	r2,zero,11ee8 <__sfvwrite_r+0xe8>
   11e4c:	28800417 	ldw	r2,16(r5)
   11e50:	10002526 	beq	r2,zero,11ee8 <__sfvwrite_r+0xe8>
   11e54:	1880008c 	andi	r2,r3,2
   11e58:	a4400017 	ldw	r17,0(r20)
   11e5c:	10002a26 	beq	r2,zero,11f08 <__sfvwrite_r+0x108>
   11e60:	05a00034 	movhi	r22,32768
   11e64:	0027883a 	mov	r19,zero
   11e68:	0025883a 	mov	r18,zero
   11e6c:	b5bf0004 	addi	r22,r22,-1024
   11e70:	980d883a 	mov	r6,r19
   11e74:	a809883a 	mov	r4,r21
   11e78:	90004626 	beq	r18,zero,11f94 <__sfvwrite_r+0x194>
   11e7c:	900f883a 	mov	r7,r18
   11e80:	b480022e 	bgeu	r22,r18,11e8c <__sfvwrite_r+0x8c>
   11e84:	01e00034 	movhi	r7,32768
   11e88:	39ff0004 	addi	r7,r7,-1024
   11e8c:	80800917 	ldw	r2,36(r16)
   11e90:	81400717 	ldw	r5,28(r16)
   11e94:	103ee83a 	callr	r2
   11e98:	00805a0e 	bge	zero,r2,12004 <__sfvwrite_r+0x204>
   11e9c:	a0c00217 	ldw	r3,8(r20)
   11ea0:	98a7883a 	add	r19,r19,r2
   11ea4:	90a5c83a 	sub	r18,r18,r2
   11ea8:	1885c83a 	sub	r2,r3,r2
   11eac:	a0800215 	stw	r2,8(r20)
   11eb0:	103fef1e 	bne	r2,zero,11e70 <__alt_data_end+0xfffd3670>
   11eb4:	0005883a 	mov	r2,zero
   11eb8:	dfc00b17 	ldw	ra,44(sp)
   11ebc:	df000a17 	ldw	fp,40(sp)
   11ec0:	ddc00917 	ldw	r23,36(sp)
   11ec4:	dd800817 	ldw	r22,32(sp)
   11ec8:	dd400717 	ldw	r21,28(sp)
   11ecc:	dd000617 	ldw	r20,24(sp)
   11ed0:	dcc00517 	ldw	r19,20(sp)
   11ed4:	dc800417 	ldw	r18,16(sp)
   11ed8:	dc400317 	ldw	r17,12(sp)
   11edc:	dc000217 	ldw	r16,8(sp)
   11ee0:	dec00c04 	addi	sp,sp,48
   11ee4:	f800283a 	ret
   11ee8:	800b883a 	mov	r5,r16
   11eec:	a809883a 	mov	r4,r21
   11ef0:	0017d7c0 	call	17d7c <__swsetup_r>
   11ef4:	1000ee1e 	bne	r2,zero,122b0 <__sfvwrite_r+0x4b0>
   11ef8:	80c0030b 	ldhu	r3,12(r16)
   11efc:	a4400017 	ldw	r17,0(r20)
   11f00:	1880008c 	andi	r2,r3,2
   11f04:	103fd61e 	bne	r2,zero,11e60 <__alt_data_end+0xfffd3660>
   11f08:	1880004c 	andi	r2,r3,1
   11f0c:	1000421e 	bne	r2,zero,12018 <__sfvwrite_r+0x218>
   11f10:	0039883a 	mov	fp,zero
   11f14:	0025883a 	mov	r18,zero
   11f18:	90001a26 	beq	r18,zero,11f84 <__sfvwrite_r+0x184>
   11f1c:	1880800c 	andi	r2,r3,512
   11f20:	84c00217 	ldw	r19,8(r16)
   11f24:	10002126 	beq	r2,zero,11fac <__sfvwrite_r+0x1ac>
   11f28:	982f883a 	mov	r23,r19
   11f2c:	94c09636 	bltu	r18,r19,12188 <__sfvwrite_r+0x388>
   11f30:	1881200c 	andi	r2,r3,1152
   11f34:	1000a11e 	bne	r2,zero,121bc <__sfvwrite_r+0x3bc>
   11f38:	81000017 	ldw	r4,0(r16)
   11f3c:	b80d883a 	mov	r6,r23
   11f40:	e00b883a 	mov	r5,fp
   11f44:	001306c0 	call	1306c <memmove>
   11f48:	80c00217 	ldw	r3,8(r16)
   11f4c:	81000017 	ldw	r4,0(r16)
   11f50:	9005883a 	mov	r2,r18
   11f54:	1ce7c83a 	sub	r19,r3,r19
   11f58:	25cf883a 	add	r7,r4,r23
   11f5c:	84c00215 	stw	r19,8(r16)
   11f60:	81c00015 	stw	r7,0(r16)
   11f64:	a0c00217 	ldw	r3,8(r20)
   11f68:	e0b9883a 	add	fp,fp,r2
   11f6c:	90a5c83a 	sub	r18,r18,r2
   11f70:	18a7c83a 	sub	r19,r3,r2
   11f74:	a4c00215 	stw	r19,8(r20)
   11f78:	983fce26 	beq	r19,zero,11eb4 <__alt_data_end+0xfffd36b4>
   11f7c:	80c0030b 	ldhu	r3,12(r16)
   11f80:	903fe61e 	bne	r18,zero,11f1c <__alt_data_end+0xfffd371c>
   11f84:	8f000017 	ldw	fp,0(r17)
   11f88:	8c800117 	ldw	r18,4(r17)
   11f8c:	8c400204 	addi	r17,r17,8
   11f90:	003fe106 	br	11f18 <__alt_data_end+0xfffd3718>
   11f94:	8cc00017 	ldw	r19,0(r17)
   11f98:	8c800117 	ldw	r18,4(r17)
   11f9c:	8c400204 	addi	r17,r17,8
   11fa0:	003fb306 	br	11e70 <__alt_data_end+0xfffd3670>
   11fa4:	0005883a 	mov	r2,zero
   11fa8:	f800283a 	ret
   11fac:	81000017 	ldw	r4,0(r16)
   11fb0:	80800417 	ldw	r2,16(r16)
   11fb4:	11005a36 	bltu	r2,r4,12120 <__sfvwrite_r+0x320>
   11fb8:	85c00517 	ldw	r23,20(r16)
   11fbc:	95c05836 	bltu	r18,r23,12120 <__sfvwrite_r+0x320>
   11fc0:	00a00034 	movhi	r2,32768
   11fc4:	10bfffc4 	addi	r2,r2,-1
   11fc8:	9009883a 	mov	r4,r18
   11fcc:	1480012e 	bgeu	r2,r18,11fd4 <__sfvwrite_r+0x1d4>
   11fd0:	1009883a 	mov	r4,r2
   11fd4:	b80b883a 	mov	r5,r23
   11fd8:	0025d440 	call	25d44 <__divsi3>
   11fdc:	b80b883a 	mov	r5,r23
   11fe0:	1009883a 	mov	r4,r2
   11fe4:	0025ef80 	call	25ef8 <__mulsi3>
   11fe8:	81400717 	ldw	r5,28(r16)
   11fec:	80c00917 	ldw	r3,36(r16)
   11ff0:	100f883a 	mov	r7,r2
   11ff4:	e00d883a 	mov	r6,fp
   11ff8:	a809883a 	mov	r4,r21
   11ffc:	183ee83a 	callr	r3
   12000:	00bfd816 	blt	zero,r2,11f64 <__alt_data_end+0xfffd3764>
   12004:	8080030b 	ldhu	r2,12(r16)
   12008:	10801014 	ori	r2,r2,64
   1200c:	8080030d 	sth	r2,12(r16)
   12010:	00bfffc4 	movi	r2,-1
   12014:	003fa806 	br	11eb8 <__alt_data_end+0xfffd36b8>
   12018:	0027883a 	mov	r19,zero
   1201c:	0011883a 	mov	r8,zero
   12020:	0039883a 	mov	fp,zero
   12024:	0025883a 	mov	r18,zero
   12028:	90001f26 	beq	r18,zero,120a8 <__sfvwrite_r+0x2a8>
   1202c:	40005a26 	beq	r8,zero,12198 <__sfvwrite_r+0x398>
   12030:	982d883a 	mov	r22,r19
   12034:	94c0012e 	bgeu	r18,r19,1203c <__sfvwrite_r+0x23c>
   12038:	902d883a 	mov	r22,r18
   1203c:	81000017 	ldw	r4,0(r16)
   12040:	80800417 	ldw	r2,16(r16)
   12044:	b02f883a 	mov	r23,r22
   12048:	81c00517 	ldw	r7,20(r16)
   1204c:	1100032e 	bgeu	r2,r4,1205c <__sfvwrite_r+0x25c>
   12050:	80c00217 	ldw	r3,8(r16)
   12054:	38c7883a 	add	r3,r7,r3
   12058:	1d801816 	blt	r3,r22,120bc <__sfvwrite_r+0x2bc>
   1205c:	b1c03e16 	blt	r22,r7,12158 <__sfvwrite_r+0x358>
   12060:	80800917 	ldw	r2,36(r16)
   12064:	81400717 	ldw	r5,28(r16)
   12068:	e00d883a 	mov	r6,fp
   1206c:	da000115 	stw	r8,4(sp)
   12070:	a809883a 	mov	r4,r21
   12074:	103ee83a 	callr	r2
   12078:	102f883a 	mov	r23,r2
   1207c:	da000117 	ldw	r8,4(sp)
   12080:	00bfe00e 	bge	zero,r2,12004 <__alt_data_end+0xfffd3804>
   12084:	9de7c83a 	sub	r19,r19,r23
   12088:	98001f26 	beq	r19,zero,12108 <__sfvwrite_r+0x308>
   1208c:	a0800217 	ldw	r2,8(r20)
   12090:	e5f9883a 	add	fp,fp,r23
   12094:	95e5c83a 	sub	r18,r18,r23
   12098:	15efc83a 	sub	r23,r2,r23
   1209c:	a5c00215 	stw	r23,8(r20)
   120a0:	b83f8426 	beq	r23,zero,11eb4 <__alt_data_end+0xfffd36b4>
   120a4:	903fe11e 	bne	r18,zero,1202c <__alt_data_end+0xfffd382c>
   120a8:	8f000017 	ldw	fp,0(r17)
   120ac:	8c800117 	ldw	r18,4(r17)
   120b0:	0011883a 	mov	r8,zero
   120b4:	8c400204 	addi	r17,r17,8
   120b8:	003fdb06 	br	12028 <__alt_data_end+0xfffd3828>
   120bc:	180d883a 	mov	r6,r3
   120c0:	e00b883a 	mov	r5,fp
   120c4:	da000115 	stw	r8,4(sp)
   120c8:	d8c00015 	stw	r3,0(sp)
   120cc:	001306c0 	call	1306c <memmove>
   120d0:	d8c00017 	ldw	r3,0(sp)
   120d4:	80800017 	ldw	r2,0(r16)
   120d8:	800b883a 	mov	r5,r16
   120dc:	a809883a 	mov	r4,r21
   120e0:	10c5883a 	add	r2,r2,r3
   120e4:	80800015 	stw	r2,0(r16)
   120e8:	d8c00015 	stw	r3,0(sp)
   120ec:	0010ea80 	call	10ea8 <_fflush_r>
   120f0:	d8c00017 	ldw	r3,0(sp)
   120f4:	da000117 	ldw	r8,4(sp)
   120f8:	103fc21e 	bne	r2,zero,12004 <__alt_data_end+0xfffd3804>
   120fc:	182f883a 	mov	r23,r3
   12100:	9de7c83a 	sub	r19,r19,r23
   12104:	983fe11e 	bne	r19,zero,1208c <__alt_data_end+0xfffd388c>
   12108:	800b883a 	mov	r5,r16
   1210c:	a809883a 	mov	r4,r21
   12110:	0010ea80 	call	10ea8 <_fflush_r>
   12114:	103fbb1e 	bne	r2,zero,12004 <__alt_data_end+0xfffd3804>
   12118:	0011883a 	mov	r8,zero
   1211c:	003fdb06 	br	1208c <__alt_data_end+0xfffd388c>
   12120:	94c0012e 	bgeu	r18,r19,12128 <__sfvwrite_r+0x328>
   12124:	9027883a 	mov	r19,r18
   12128:	980d883a 	mov	r6,r19
   1212c:	e00b883a 	mov	r5,fp
   12130:	001306c0 	call	1306c <memmove>
   12134:	80800217 	ldw	r2,8(r16)
   12138:	80c00017 	ldw	r3,0(r16)
   1213c:	14c5c83a 	sub	r2,r2,r19
   12140:	1cc7883a 	add	r3,r3,r19
   12144:	80800215 	stw	r2,8(r16)
   12148:	80c00015 	stw	r3,0(r16)
   1214c:	10004326 	beq	r2,zero,1225c <__sfvwrite_r+0x45c>
   12150:	9805883a 	mov	r2,r19
   12154:	003f8306 	br	11f64 <__alt_data_end+0xfffd3764>
   12158:	b00d883a 	mov	r6,r22
   1215c:	e00b883a 	mov	r5,fp
   12160:	da000115 	stw	r8,4(sp)
   12164:	001306c0 	call	1306c <memmove>
   12168:	80800217 	ldw	r2,8(r16)
   1216c:	80c00017 	ldw	r3,0(r16)
   12170:	da000117 	ldw	r8,4(sp)
   12174:	1585c83a 	sub	r2,r2,r22
   12178:	1dad883a 	add	r22,r3,r22
   1217c:	80800215 	stw	r2,8(r16)
   12180:	85800015 	stw	r22,0(r16)
   12184:	003fbf06 	br	12084 <__alt_data_end+0xfffd3884>
   12188:	81000017 	ldw	r4,0(r16)
   1218c:	9027883a 	mov	r19,r18
   12190:	902f883a 	mov	r23,r18
   12194:	003f6906 	br	11f3c <__alt_data_end+0xfffd373c>
   12198:	900d883a 	mov	r6,r18
   1219c:	01400284 	movi	r5,10
   121a0:	e009883a 	mov	r4,fp
   121a4:	0012e400 	call	12e40 <memchr>
   121a8:	10003e26 	beq	r2,zero,122a4 <__sfvwrite_r+0x4a4>
   121ac:	10800044 	addi	r2,r2,1
   121b0:	1727c83a 	sub	r19,r2,fp
   121b4:	02000044 	movi	r8,1
   121b8:	003f9d06 	br	12030 <__alt_data_end+0xfffd3830>
   121bc:	80800517 	ldw	r2,20(r16)
   121c0:	81400417 	ldw	r5,16(r16)
   121c4:	81c00017 	ldw	r7,0(r16)
   121c8:	10a7883a 	add	r19,r2,r2
   121cc:	9885883a 	add	r2,r19,r2
   121d0:	1026d7fa 	srli	r19,r2,31
   121d4:	396dc83a 	sub	r22,r7,r5
   121d8:	b1000044 	addi	r4,r22,1
   121dc:	9885883a 	add	r2,r19,r2
   121e0:	1027d07a 	srai	r19,r2,1
   121e4:	2485883a 	add	r2,r4,r18
   121e8:	980d883a 	mov	r6,r19
   121ec:	9880022e 	bgeu	r19,r2,121f8 <__sfvwrite_r+0x3f8>
   121f0:	1027883a 	mov	r19,r2
   121f4:	100d883a 	mov	r6,r2
   121f8:	18c1000c 	andi	r3,r3,1024
   121fc:	18001c26 	beq	r3,zero,12270 <__sfvwrite_r+0x470>
   12200:	300b883a 	mov	r5,r6
   12204:	a809883a 	mov	r4,r21
   12208:	00126340 	call	12634 <_malloc_r>
   1220c:	102f883a 	mov	r23,r2
   12210:	10002926 	beq	r2,zero,122b8 <__sfvwrite_r+0x4b8>
   12214:	81400417 	ldw	r5,16(r16)
   12218:	b00d883a 	mov	r6,r22
   1221c:	1009883a 	mov	r4,r2
   12220:	0012f240 	call	12f24 <memcpy>
   12224:	8080030b 	ldhu	r2,12(r16)
   12228:	00fedfc4 	movi	r3,-1153
   1222c:	10c4703a 	and	r2,r2,r3
   12230:	10802014 	ori	r2,r2,128
   12234:	8080030d 	sth	r2,12(r16)
   12238:	bd89883a 	add	r4,r23,r22
   1223c:	9d8fc83a 	sub	r7,r19,r22
   12240:	85c00415 	stw	r23,16(r16)
   12244:	84c00515 	stw	r19,20(r16)
   12248:	81000015 	stw	r4,0(r16)
   1224c:	9027883a 	mov	r19,r18
   12250:	81c00215 	stw	r7,8(r16)
   12254:	902f883a 	mov	r23,r18
   12258:	003f3806 	br	11f3c <__alt_data_end+0xfffd373c>
   1225c:	800b883a 	mov	r5,r16
   12260:	a809883a 	mov	r4,r21
   12264:	0010ea80 	call	10ea8 <_fflush_r>
   12268:	103fb926 	beq	r2,zero,12150 <__alt_data_end+0xfffd3950>
   1226c:	003f6506 	br	12004 <__alt_data_end+0xfffd3804>
   12270:	a809883a 	mov	r4,r21
   12274:	00134900 	call	13490 <_realloc_r>
   12278:	102f883a 	mov	r23,r2
   1227c:	103fee1e 	bne	r2,zero,12238 <__alt_data_end+0xfffd3a38>
   12280:	81400417 	ldw	r5,16(r16)
   12284:	a809883a 	mov	r4,r21
   12288:	00116140 	call	11614 <_free_r>
   1228c:	8080030b 	ldhu	r2,12(r16)
   12290:	00ffdfc4 	movi	r3,-129
   12294:	1884703a 	and	r2,r3,r2
   12298:	00c00304 	movi	r3,12
   1229c:	a8c00015 	stw	r3,0(r21)
   122a0:	003f5906 	br	12008 <__alt_data_end+0xfffd3808>
   122a4:	94c00044 	addi	r19,r18,1
   122a8:	02000044 	movi	r8,1
   122ac:	003f6006 	br	12030 <__alt_data_end+0xfffd3830>
   122b0:	00bfffc4 	movi	r2,-1
   122b4:	003f0006 	br	11eb8 <__alt_data_end+0xfffd36b8>
   122b8:	00800304 	movi	r2,12
   122bc:	a8800015 	stw	r2,0(r21)
   122c0:	8080030b 	ldhu	r2,12(r16)
   122c4:	003f5006 	br	12008 <__alt_data_end+0xfffd3808>

000122c8 <_fwalk>:
   122c8:	defff704 	addi	sp,sp,-36
   122cc:	dd000415 	stw	r20,16(sp)
   122d0:	dfc00815 	stw	ra,32(sp)
   122d4:	ddc00715 	stw	r23,28(sp)
   122d8:	dd800615 	stw	r22,24(sp)
   122dc:	dd400515 	stw	r21,20(sp)
   122e0:	dcc00315 	stw	r19,12(sp)
   122e4:	dc800215 	stw	r18,8(sp)
   122e8:	dc400115 	stw	r17,4(sp)
   122ec:	dc000015 	stw	r16,0(sp)
   122f0:	2500b804 	addi	r20,r4,736
   122f4:	a0002326 	beq	r20,zero,12384 <_fwalk+0xbc>
   122f8:	282b883a 	mov	r21,r5
   122fc:	002f883a 	mov	r23,zero
   12300:	05800044 	movi	r22,1
   12304:	04ffffc4 	movi	r19,-1
   12308:	a4400117 	ldw	r17,4(r20)
   1230c:	a4800217 	ldw	r18,8(r20)
   12310:	8c7fffc4 	addi	r17,r17,-1
   12314:	88000d16 	blt	r17,zero,1234c <_fwalk+0x84>
   12318:	94000304 	addi	r16,r18,12
   1231c:	94800384 	addi	r18,r18,14
   12320:	8080000b 	ldhu	r2,0(r16)
   12324:	8c7fffc4 	addi	r17,r17,-1
   12328:	813ffd04 	addi	r4,r16,-12
   1232c:	b080042e 	bgeu	r22,r2,12340 <_fwalk+0x78>
   12330:	9080000f 	ldh	r2,0(r18)
   12334:	14c00226 	beq	r2,r19,12340 <_fwalk+0x78>
   12338:	a83ee83a 	callr	r21
   1233c:	b8aeb03a 	or	r23,r23,r2
   12340:	84001a04 	addi	r16,r16,104
   12344:	94801a04 	addi	r18,r18,104
   12348:	8cfff51e 	bne	r17,r19,12320 <__alt_data_end+0xfffd3b20>
   1234c:	a5000017 	ldw	r20,0(r20)
   12350:	a03fed1e 	bne	r20,zero,12308 <__alt_data_end+0xfffd3b08>
   12354:	b805883a 	mov	r2,r23
   12358:	dfc00817 	ldw	ra,32(sp)
   1235c:	ddc00717 	ldw	r23,28(sp)
   12360:	dd800617 	ldw	r22,24(sp)
   12364:	dd400517 	ldw	r21,20(sp)
   12368:	dd000417 	ldw	r20,16(sp)
   1236c:	dcc00317 	ldw	r19,12(sp)
   12370:	dc800217 	ldw	r18,8(sp)
   12374:	dc400117 	ldw	r17,4(sp)
   12378:	dc000017 	ldw	r16,0(sp)
   1237c:	dec00904 	addi	sp,sp,36
   12380:	f800283a 	ret
   12384:	002f883a 	mov	r23,zero
   12388:	003ff206 	br	12354 <__alt_data_end+0xfffd3b54>

0001238c <_fwalk_reent>:
   1238c:	defff704 	addi	sp,sp,-36
   12390:	dd000415 	stw	r20,16(sp)
   12394:	dfc00815 	stw	ra,32(sp)
   12398:	ddc00715 	stw	r23,28(sp)
   1239c:	dd800615 	stw	r22,24(sp)
   123a0:	dd400515 	stw	r21,20(sp)
   123a4:	dcc00315 	stw	r19,12(sp)
   123a8:	dc800215 	stw	r18,8(sp)
   123ac:	dc400115 	stw	r17,4(sp)
   123b0:	dc000015 	stw	r16,0(sp)
   123b4:	2500b804 	addi	r20,r4,736
   123b8:	a0002326 	beq	r20,zero,12448 <_fwalk_reent+0xbc>
   123bc:	282b883a 	mov	r21,r5
   123c0:	2027883a 	mov	r19,r4
   123c4:	002f883a 	mov	r23,zero
   123c8:	05800044 	movi	r22,1
   123cc:	04bfffc4 	movi	r18,-1
   123d0:	a4400117 	ldw	r17,4(r20)
   123d4:	a4000217 	ldw	r16,8(r20)
   123d8:	8c7fffc4 	addi	r17,r17,-1
   123dc:	88000c16 	blt	r17,zero,12410 <_fwalk_reent+0x84>
   123e0:	84000304 	addi	r16,r16,12
   123e4:	8080000b 	ldhu	r2,0(r16)
   123e8:	8c7fffc4 	addi	r17,r17,-1
   123ec:	817ffd04 	addi	r5,r16,-12
   123f0:	b080052e 	bgeu	r22,r2,12408 <_fwalk_reent+0x7c>
   123f4:	8080008f 	ldh	r2,2(r16)
   123f8:	9809883a 	mov	r4,r19
   123fc:	14800226 	beq	r2,r18,12408 <_fwalk_reent+0x7c>
   12400:	a83ee83a 	callr	r21
   12404:	b8aeb03a 	or	r23,r23,r2
   12408:	84001a04 	addi	r16,r16,104
   1240c:	8cbff51e 	bne	r17,r18,123e4 <__alt_data_end+0xfffd3be4>
   12410:	a5000017 	ldw	r20,0(r20)
   12414:	a03fee1e 	bne	r20,zero,123d0 <__alt_data_end+0xfffd3bd0>
   12418:	b805883a 	mov	r2,r23
   1241c:	dfc00817 	ldw	ra,32(sp)
   12420:	ddc00717 	ldw	r23,28(sp)
   12424:	dd800617 	ldw	r22,24(sp)
   12428:	dd400517 	ldw	r21,20(sp)
   1242c:	dd000417 	ldw	r20,16(sp)
   12430:	dcc00317 	ldw	r19,12(sp)
   12434:	dc800217 	ldw	r18,8(sp)
   12438:	dc400117 	ldw	r17,4(sp)
   1243c:	dc000017 	ldw	r16,0(sp)
   12440:	dec00904 	addi	sp,sp,36
   12444:	f800283a 	ret
   12448:	002f883a 	mov	r23,zero
   1244c:	003ff206 	br	12418 <__alt_data_end+0xfffd3c18>

00012450 <__smakebuf_r>:
   12450:	2880030b 	ldhu	r2,12(r5)
   12454:	10c0008c 	andi	r3,r2,2
   12458:	1800411e 	bne	r3,zero,12560 <__smakebuf_r+0x110>
   1245c:	deffec04 	addi	sp,sp,-80
   12460:	dc000f15 	stw	r16,60(sp)
   12464:	2821883a 	mov	r16,r5
   12468:	2940038f 	ldh	r5,14(r5)
   1246c:	dc401015 	stw	r17,64(sp)
   12470:	dfc01315 	stw	ra,76(sp)
   12474:	dcc01215 	stw	r19,72(sp)
   12478:	dc801115 	stw	r18,68(sp)
   1247c:	2023883a 	mov	r17,r4
   12480:	28001c16 	blt	r5,zero,124f4 <__smakebuf_r+0xa4>
   12484:	d80d883a 	mov	r6,sp
   12488:	0011da40 	call	11da4 <_fstat_r>
   1248c:	10001816 	blt	r2,zero,124f0 <__smakebuf_r+0xa0>
   12490:	d8800117 	ldw	r2,4(sp)
   12494:	00e00014 	movui	r3,32768
   12498:	10bc000c 	andi	r2,r2,61440
   1249c:	14c80020 	cmpeqi	r19,r2,8192
   124a0:	10c03726 	beq	r2,r3,12580 <__smakebuf_r+0x130>
   124a4:	80c0030b 	ldhu	r3,12(r16)
   124a8:	18c20014 	ori	r3,r3,2048
   124ac:	80c0030d 	sth	r3,12(r16)
   124b0:	00c80004 	movi	r3,8192
   124b4:	10c0521e 	bne	r2,r3,12600 <__smakebuf_r+0x1b0>
   124b8:	8140038f 	ldh	r5,14(r16)
   124bc:	8809883a 	mov	r4,r17
   124c0:	00198800 	call	19880 <_isatty_r>
   124c4:	10004c26 	beq	r2,zero,125f8 <__smakebuf_r+0x1a8>
   124c8:	8080030b 	ldhu	r2,12(r16)
   124cc:	80c010c4 	addi	r3,r16,67
   124d0:	80c00015 	stw	r3,0(r16)
   124d4:	10800054 	ori	r2,r2,1
   124d8:	8080030d 	sth	r2,12(r16)
   124dc:	00800044 	movi	r2,1
   124e0:	80c00415 	stw	r3,16(r16)
   124e4:	80800515 	stw	r2,20(r16)
   124e8:	04810004 	movi	r18,1024
   124ec:	00000706 	br	1250c <__smakebuf_r+0xbc>
   124f0:	8080030b 	ldhu	r2,12(r16)
   124f4:	10c0200c 	andi	r3,r2,128
   124f8:	18001f1e 	bne	r3,zero,12578 <__smakebuf_r+0x128>
   124fc:	04810004 	movi	r18,1024
   12500:	10820014 	ori	r2,r2,2048
   12504:	8080030d 	sth	r2,12(r16)
   12508:	0027883a 	mov	r19,zero
   1250c:	900b883a 	mov	r5,r18
   12510:	8809883a 	mov	r4,r17
   12514:	00126340 	call	12634 <_malloc_r>
   12518:	10002c26 	beq	r2,zero,125cc <__smakebuf_r+0x17c>
   1251c:	80c0030b 	ldhu	r3,12(r16)
   12520:	01000074 	movhi	r4,1
   12524:	2103cf04 	addi	r4,r4,3900
   12528:	89000f15 	stw	r4,60(r17)
   1252c:	18c02014 	ori	r3,r3,128
   12530:	80c0030d 	sth	r3,12(r16)
   12534:	80800015 	stw	r2,0(r16)
   12538:	80800415 	stw	r2,16(r16)
   1253c:	84800515 	stw	r18,20(r16)
   12540:	98001a1e 	bne	r19,zero,125ac <__smakebuf_r+0x15c>
   12544:	dfc01317 	ldw	ra,76(sp)
   12548:	dcc01217 	ldw	r19,72(sp)
   1254c:	dc801117 	ldw	r18,68(sp)
   12550:	dc401017 	ldw	r17,64(sp)
   12554:	dc000f17 	ldw	r16,60(sp)
   12558:	dec01404 	addi	sp,sp,80
   1255c:	f800283a 	ret
   12560:	288010c4 	addi	r2,r5,67
   12564:	28800015 	stw	r2,0(r5)
   12568:	28800415 	stw	r2,16(r5)
   1256c:	00800044 	movi	r2,1
   12570:	28800515 	stw	r2,20(r5)
   12574:	f800283a 	ret
   12578:	04801004 	movi	r18,64
   1257c:	003fe006 	br	12500 <__alt_data_end+0xfffd3d00>
   12580:	81000a17 	ldw	r4,40(r16)
   12584:	00c00074 	movhi	r3,1
   12588:	18cf8104 	addi	r3,r3,15876
   1258c:	20ffc51e 	bne	r4,r3,124a4 <__alt_data_end+0xfffd3ca4>
   12590:	8080030b 	ldhu	r2,12(r16)
   12594:	04810004 	movi	r18,1024
   12598:	84801315 	stw	r18,76(r16)
   1259c:	1484b03a 	or	r2,r2,r18
   125a0:	8080030d 	sth	r2,12(r16)
   125a4:	0027883a 	mov	r19,zero
   125a8:	003fd806 	br	1250c <__alt_data_end+0xfffd3d0c>
   125ac:	8140038f 	ldh	r5,14(r16)
   125b0:	8809883a 	mov	r4,r17
   125b4:	00198800 	call	19880 <_isatty_r>
   125b8:	103fe226 	beq	r2,zero,12544 <__alt_data_end+0xfffd3d44>
   125bc:	8080030b 	ldhu	r2,12(r16)
   125c0:	10800054 	ori	r2,r2,1
   125c4:	8080030d 	sth	r2,12(r16)
   125c8:	003fde06 	br	12544 <__alt_data_end+0xfffd3d44>
   125cc:	8080030b 	ldhu	r2,12(r16)
   125d0:	10c0800c 	andi	r3,r2,512
   125d4:	183fdb1e 	bne	r3,zero,12544 <__alt_data_end+0xfffd3d44>
   125d8:	10800094 	ori	r2,r2,2
   125dc:	80c010c4 	addi	r3,r16,67
   125e0:	8080030d 	sth	r2,12(r16)
   125e4:	00800044 	movi	r2,1
   125e8:	80c00015 	stw	r3,0(r16)
   125ec:	80c00415 	stw	r3,16(r16)
   125f0:	80800515 	stw	r2,20(r16)
   125f4:	003fd306 	br	12544 <__alt_data_end+0xfffd3d44>
   125f8:	04810004 	movi	r18,1024
   125fc:	003fc306 	br	1250c <__alt_data_end+0xfffd3d0c>
   12600:	0027883a 	mov	r19,zero
   12604:	04810004 	movi	r18,1024
   12608:	003fc006 	br	1250c <__alt_data_end+0xfffd3d0c>

0001260c <malloc>:
   1260c:	008000f4 	movhi	r2,3
   12610:	10ac5304 	addi	r2,r2,-20148
   12614:	200b883a 	mov	r5,r4
   12618:	11000017 	ldw	r4,0(r2)
   1261c:	00126341 	jmpi	12634 <_malloc_r>

00012620 <free>:
   12620:	008000f4 	movhi	r2,3
   12624:	10ac5304 	addi	r2,r2,-20148
   12628:	200b883a 	mov	r5,r4
   1262c:	11000017 	ldw	r4,0(r2)
   12630:	00116141 	jmpi	11614 <_free_r>

00012634 <_malloc_r>:
   12634:	defff504 	addi	sp,sp,-44
   12638:	dc800315 	stw	r18,12(sp)
   1263c:	dfc00a15 	stw	ra,40(sp)
   12640:	df000915 	stw	fp,36(sp)
   12644:	ddc00815 	stw	r23,32(sp)
   12648:	dd800715 	stw	r22,28(sp)
   1264c:	dd400615 	stw	r21,24(sp)
   12650:	dd000515 	stw	r20,20(sp)
   12654:	dcc00415 	stw	r19,16(sp)
   12658:	dc400215 	stw	r17,8(sp)
   1265c:	dc000115 	stw	r16,4(sp)
   12660:	288002c4 	addi	r2,r5,11
   12664:	00c00584 	movi	r3,22
   12668:	2025883a 	mov	r18,r4
   1266c:	18807f2e 	bgeu	r3,r2,1286c <_malloc_r+0x238>
   12670:	047ffe04 	movi	r17,-8
   12674:	1462703a 	and	r17,r2,r17
   12678:	8800a316 	blt	r17,zero,12908 <_malloc_r+0x2d4>
   1267c:	8940a236 	bltu	r17,r5,12908 <_malloc_r+0x2d4>
   12680:	0028f480 	call	28f48 <__malloc_lock>
   12684:	00807dc4 	movi	r2,503
   12688:	1441e92e 	bgeu	r2,r17,12e30 <_malloc_r+0x7fc>
   1268c:	8804d27a 	srli	r2,r17,9
   12690:	1000a126 	beq	r2,zero,12918 <_malloc_r+0x2e4>
   12694:	00c00104 	movi	r3,4
   12698:	18811e36 	bltu	r3,r2,12b14 <_malloc_r+0x4e0>
   1269c:	8804d1ba 	srli	r2,r17,6
   126a0:	12000e44 	addi	r8,r2,57
   126a4:	11c00e04 	addi	r7,r2,56
   126a8:	4209883a 	add	r4,r8,r8
   126ac:	04c000f4 	movhi	r19,3
   126b0:	2109883a 	add	r4,r4,r4
   126b4:	9ceb2f04 	addi	r19,r19,-21316
   126b8:	2109883a 	add	r4,r4,r4
   126bc:	9909883a 	add	r4,r19,r4
   126c0:	24000117 	ldw	r16,4(r4)
   126c4:	213ffe04 	addi	r4,r4,-8
   126c8:	24009726 	beq	r4,r16,12928 <_malloc_r+0x2f4>
   126cc:	80800117 	ldw	r2,4(r16)
   126d0:	01bfff04 	movi	r6,-4
   126d4:	014003c4 	movi	r5,15
   126d8:	1184703a 	and	r2,r2,r6
   126dc:	1447c83a 	sub	r3,r2,r17
   126e0:	28c00716 	blt	r5,r3,12700 <_malloc_r+0xcc>
   126e4:	1800920e 	bge	r3,zero,12930 <_malloc_r+0x2fc>
   126e8:	84000317 	ldw	r16,12(r16)
   126ec:	24008e26 	beq	r4,r16,12928 <_malloc_r+0x2f4>
   126f0:	80800117 	ldw	r2,4(r16)
   126f4:	1184703a 	and	r2,r2,r6
   126f8:	1447c83a 	sub	r3,r2,r17
   126fc:	28fff90e 	bge	r5,r3,126e4 <__alt_data_end+0xfffd3ee4>
   12700:	3809883a 	mov	r4,r7
   12704:	018000f4 	movhi	r6,3
   12708:	9c000417 	ldw	r16,16(r19)
   1270c:	31ab2f04 	addi	r6,r6,-21316
   12710:	32000204 	addi	r8,r6,8
   12714:	82013426 	beq	r16,r8,12be8 <_malloc_r+0x5b4>
   12718:	80c00117 	ldw	r3,4(r16)
   1271c:	00bfff04 	movi	r2,-4
   12720:	188e703a 	and	r7,r3,r2
   12724:	3c45c83a 	sub	r2,r7,r17
   12728:	00c003c4 	movi	r3,15
   1272c:	18811f16 	blt	r3,r2,12bac <_malloc_r+0x578>
   12730:	32000515 	stw	r8,20(r6)
   12734:	32000415 	stw	r8,16(r6)
   12738:	10007f0e 	bge	r2,zero,12938 <_malloc_r+0x304>
   1273c:	00807fc4 	movi	r2,511
   12740:	11c0fd36 	bltu	r2,r7,12b38 <_malloc_r+0x504>
   12744:	3806d0fa 	srli	r3,r7,3
   12748:	01c00044 	movi	r7,1
   1274c:	30800117 	ldw	r2,4(r6)
   12750:	19400044 	addi	r5,r3,1
   12754:	294b883a 	add	r5,r5,r5
   12758:	1807d0ba 	srai	r3,r3,2
   1275c:	294b883a 	add	r5,r5,r5
   12760:	294b883a 	add	r5,r5,r5
   12764:	298b883a 	add	r5,r5,r6
   12768:	38c6983a 	sll	r3,r7,r3
   1276c:	29c00017 	ldw	r7,0(r5)
   12770:	2a7ffe04 	addi	r9,r5,-8
   12774:	1886b03a 	or	r3,r3,r2
   12778:	82400315 	stw	r9,12(r16)
   1277c:	81c00215 	stw	r7,8(r16)
   12780:	30c00115 	stw	r3,4(r6)
   12784:	2c000015 	stw	r16,0(r5)
   12788:	3c000315 	stw	r16,12(r7)
   1278c:	2005d0ba 	srai	r2,r4,2
   12790:	01400044 	movi	r5,1
   12794:	288a983a 	sll	r5,r5,r2
   12798:	19406f36 	bltu	r3,r5,12958 <_malloc_r+0x324>
   1279c:	28c4703a 	and	r2,r5,r3
   127a0:	10000a1e 	bne	r2,zero,127cc <_malloc_r+0x198>
   127a4:	00bfff04 	movi	r2,-4
   127a8:	294b883a 	add	r5,r5,r5
   127ac:	2088703a 	and	r4,r4,r2
   127b0:	28c4703a 	and	r2,r5,r3
   127b4:	21000104 	addi	r4,r4,4
   127b8:	1000041e 	bne	r2,zero,127cc <_malloc_r+0x198>
   127bc:	294b883a 	add	r5,r5,r5
   127c0:	28c4703a 	and	r2,r5,r3
   127c4:	21000104 	addi	r4,r4,4
   127c8:	103ffc26 	beq	r2,zero,127bc <__alt_data_end+0xfffd3fbc>
   127cc:	02bfff04 	movi	r10,-4
   127d0:	024003c4 	movi	r9,15
   127d4:	21800044 	addi	r6,r4,1
   127d8:	318d883a 	add	r6,r6,r6
   127dc:	318d883a 	add	r6,r6,r6
   127e0:	318d883a 	add	r6,r6,r6
   127e4:	998d883a 	add	r6,r19,r6
   127e8:	333ffe04 	addi	r12,r6,-8
   127ec:	2017883a 	mov	r11,r4
   127f0:	31800104 	addi	r6,r6,4
   127f4:	34000017 	ldw	r16,0(r6)
   127f8:	31fffd04 	addi	r7,r6,-12
   127fc:	81c0041e 	bne	r16,r7,12810 <_malloc_r+0x1dc>
   12800:	0000fb06 	br	12bf0 <_malloc_r+0x5bc>
   12804:	1801030e 	bge	r3,zero,12c14 <_malloc_r+0x5e0>
   12808:	84000317 	ldw	r16,12(r16)
   1280c:	81c0f826 	beq	r16,r7,12bf0 <_malloc_r+0x5bc>
   12810:	80800117 	ldw	r2,4(r16)
   12814:	1284703a 	and	r2,r2,r10
   12818:	1447c83a 	sub	r3,r2,r17
   1281c:	48fff90e 	bge	r9,r3,12804 <__alt_data_end+0xfffd4004>
   12820:	80800317 	ldw	r2,12(r16)
   12824:	81000217 	ldw	r4,8(r16)
   12828:	89400054 	ori	r5,r17,1
   1282c:	81400115 	stw	r5,4(r16)
   12830:	20800315 	stw	r2,12(r4)
   12834:	11000215 	stw	r4,8(r2)
   12838:	8463883a 	add	r17,r16,r17
   1283c:	9c400515 	stw	r17,20(r19)
   12840:	9c400415 	stw	r17,16(r19)
   12844:	18800054 	ori	r2,r3,1
   12848:	88800115 	stw	r2,4(r17)
   1284c:	8a000315 	stw	r8,12(r17)
   12850:	8a000215 	stw	r8,8(r17)
   12854:	88e3883a 	add	r17,r17,r3
   12858:	88c00015 	stw	r3,0(r17)
   1285c:	9009883a 	mov	r4,r18
   12860:	0028f4c0 	call	28f4c <__malloc_unlock>
   12864:	80800204 	addi	r2,r16,8
   12868:	00001b06 	br	128d8 <_malloc_r+0x2a4>
   1286c:	04400404 	movi	r17,16
   12870:	89402536 	bltu	r17,r5,12908 <_malloc_r+0x2d4>
   12874:	0028f480 	call	28f48 <__malloc_lock>
   12878:	00800184 	movi	r2,6
   1287c:	01000084 	movi	r4,2
   12880:	04c000f4 	movhi	r19,3
   12884:	1085883a 	add	r2,r2,r2
   12888:	9ceb2f04 	addi	r19,r19,-21316
   1288c:	1085883a 	add	r2,r2,r2
   12890:	9885883a 	add	r2,r19,r2
   12894:	14000117 	ldw	r16,4(r2)
   12898:	10fffe04 	addi	r3,r2,-8
   1289c:	80c0d926 	beq	r16,r3,12c04 <_malloc_r+0x5d0>
   128a0:	80c00117 	ldw	r3,4(r16)
   128a4:	81000317 	ldw	r4,12(r16)
   128a8:	00bfff04 	movi	r2,-4
   128ac:	1884703a 	and	r2,r3,r2
   128b0:	81400217 	ldw	r5,8(r16)
   128b4:	8085883a 	add	r2,r16,r2
   128b8:	10c00117 	ldw	r3,4(r2)
   128bc:	29000315 	stw	r4,12(r5)
   128c0:	21400215 	stw	r5,8(r4)
   128c4:	18c00054 	ori	r3,r3,1
   128c8:	10c00115 	stw	r3,4(r2)
   128cc:	9009883a 	mov	r4,r18
   128d0:	0028f4c0 	call	28f4c <__malloc_unlock>
   128d4:	80800204 	addi	r2,r16,8
   128d8:	dfc00a17 	ldw	ra,40(sp)
   128dc:	df000917 	ldw	fp,36(sp)
   128e0:	ddc00817 	ldw	r23,32(sp)
   128e4:	dd800717 	ldw	r22,28(sp)
   128e8:	dd400617 	ldw	r21,24(sp)
   128ec:	dd000517 	ldw	r20,20(sp)
   128f0:	dcc00417 	ldw	r19,16(sp)
   128f4:	dc800317 	ldw	r18,12(sp)
   128f8:	dc400217 	ldw	r17,8(sp)
   128fc:	dc000117 	ldw	r16,4(sp)
   12900:	dec00b04 	addi	sp,sp,44
   12904:	f800283a 	ret
   12908:	00800304 	movi	r2,12
   1290c:	90800015 	stw	r2,0(r18)
   12910:	0005883a 	mov	r2,zero
   12914:	003ff006 	br	128d8 <__alt_data_end+0xfffd40d8>
   12918:	01002004 	movi	r4,128
   1291c:	02001004 	movi	r8,64
   12920:	01c00fc4 	movi	r7,63
   12924:	003f6106 	br	126ac <__alt_data_end+0xfffd3eac>
   12928:	4009883a 	mov	r4,r8
   1292c:	003f7506 	br	12704 <__alt_data_end+0xfffd3f04>
   12930:	81000317 	ldw	r4,12(r16)
   12934:	003fde06 	br	128b0 <__alt_data_end+0xfffd40b0>
   12938:	81c5883a 	add	r2,r16,r7
   1293c:	11400117 	ldw	r5,4(r2)
   12940:	9009883a 	mov	r4,r18
   12944:	29400054 	ori	r5,r5,1
   12948:	11400115 	stw	r5,4(r2)
   1294c:	0028f4c0 	call	28f4c <__malloc_unlock>
   12950:	80800204 	addi	r2,r16,8
   12954:	003fe006 	br	128d8 <__alt_data_end+0xfffd40d8>
   12958:	9c000217 	ldw	r16,8(r19)
   1295c:	00bfff04 	movi	r2,-4
   12960:	85800117 	ldw	r22,4(r16)
   12964:	b0ac703a 	and	r22,r22,r2
   12968:	b4400336 	bltu	r22,r17,12978 <_malloc_r+0x344>
   1296c:	b445c83a 	sub	r2,r22,r17
   12970:	00c003c4 	movi	r3,15
   12974:	18805d16 	blt	r3,r2,12aec <_malloc_r+0x4b8>
   12978:	05c000f4 	movhi	r23,3
   1297c:	008000f4 	movhi	r2,3
   12980:	10b00e04 	addi	r2,r2,-16328
   12984:	bdec5404 	addi	r23,r23,-20144
   12988:	15400017 	ldw	r21,0(r2)
   1298c:	b8c00017 	ldw	r3,0(r23)
   12990:	00bfffc4 	movi	r2,-1
   12994:	858d883a 	add	r6,r16,r22
   12998:	8d6b883a 	add	r21,r17,r21
   1299c:	1880ea26 	beq	r3,r2,12d48 <_malloc_r+0x714>
   129a0:	ad4403c4 	addi	r21,r21,4111
   129a4:	00bc0004 	movi	r2,-4096
   129a8:	a8aa703a 	and	r21,r21,r2
   129ac:	a80b883a 	mov	r5,r21
   129b0:	9009883a 	mov	r4,r18
   129b4:	d9800015 	stw	r6,0(sp)
   129b8:	0013be40 	call	13be4 <_sbrk_r>
   129bc:	1029883a 	mov	r20,r2
   129c0:	00bfffc4 	movi	r2,-1
   129c4:	d9800017 	ldw	r6,0(sp)
   129c8:	a080e826 	beq	r20,r2,12d6c <_malloc_r+0x738>
   129cc:	a180a636 	bltu	r20,r6,12c68 <_malloc_r+0x634>
   129d0:	070000f4 	movhi	fp,3
   129d4:	e7301d04 	addi	fp,fp,-16268
   129d8:	e0800017 	ldw	r2,0(fp)
   129dc:	a887883a 	add	r3,r21,r2
   129e0:	e0c00015 	stw	r3,0(fp)
   129e4:	3500e626 	beq	r6,r20,12d80 <_malloc_r+0x74c>
   129e8:	b9000017 	ldw	r4,0(r23)
   129ec:	00bfffc4 	movi	r2,-1
   129f0:	2080ee26 	beq	r4,r2,12dac <_malloc_r+0x778>
   129f4:	a185c83a 	sub	r2,r20,r6
   129f8:	10c5883a 	add	r2,r2,r3
   129fc:	e0800015 	stw	r2,0(fp)
   12a00:	a0c001cc 	andi	r3,r20,7
   12a04:	1800bc26 	beq	r3,zero,12cf8 <_malloc_r+0x6c4>
   12a08:	a0e9c83a 	sub	r20,r20,r3
   12a0c:	00840204 	movi	r2,4104
   12a10:	a5000204 	addi	r20,r20,8
   12a14:	10c7c83a 	sub	r3,r2,r3
   12a18:	a545883a 	add	r2,r20,r21
   12a1c:	1083ffcc 	andi	r2,r2,4095
   12a20:	18abc83a 	sub	r21,r3,r2
   12a24:	a80b883a 	mov	r5,r21
   12a28:	9009883a 	mov	r4,r18
   12a2c:	0013be40 	call	13be4 <_sbrk_r>
   12a30:	00ffffc4 	movi	r3,-1
   12a34:	10c0e126 	beq	r2,r3,12dbc <_malloc_r+0x788>
   12a38:	1505c83a 	sub	r2,r2,r20
   12a3c:	1545883a 	add	r2,r2,r21
   12a40:	10800054 	ori	r2,r2,1
   12a44:	e0c00017 	ldw	r3,0(fp)
   12a48:	9d000215 	stw	r20,8(r19)
   12a4c:	a0800115 	stw	r2,4(r20)
   12a50:	a8c7883a 	add	r3,r21,r3
   12a54:	e0c00015 	stw	r3,0(fp)
   12a58:	84c00e26 	beq	r16,r19,12a94 <_malloc_r+0x460>
   12a5c:	018003c4 	movi	r6,15
   12a60:	3580a72e 	bgeu	r6,r22,12d00 <_malloc_r+0x6cc>
   12a64:	81400117 	ldw	r5,4(r16)
   12a68:	013ffe04 	movi	r4,-8
   12a6c:	b0bffd04 	addi	r2,r22,-12
   12a70:	1104703a 	and	r2,r2,r4
   12a74:	2900004c 	andi	r4,r5,1
   12a78:	2088b03a 	or	r4,r4,r2
   12a7c:	81000115 	stw	r4,4(r16)
   12a80:	01400144 	movi	r5,5
   12a84:	8089883a 	add	r4,r16,r2
   12a88:	21400115 	stw	r5,4(r4)
   12a8c:	21400215 	stw	r5,8(r4)
   12a90:	3080cd36 	bltu	r6,r2,12dc8 <_malloc_r+0x794>
   12a94:	008000f4 	movhi	r2,3
   12a98:	10b00d04 	addi	r2,r2,-16332
   12a9c:	11000017 	ldw	r4,0(r2)
   12aa0:	20c0012e 	bgeu	r4,r3,12aa8 <_malloc_r+0x474>
   12aa4:	10c00015 	stw	r3,0(r2)
   12aa8:	008000f4 	movhi	r2,3
   12aac:	10b00c04 	addi	r2,r2,-16336
   12ab0:	11000017 	ldw	r4,0(r2)
   12ab4:	9c000217 	ldw	r16,8(r19)
   12ab8:	20c0012e 	bgeu	r4,r3,12ac0 <_malloc_r+0x48c>
   12abc:	10c00015 	stw	r3,0(r2)
   12ac0:	80c00117 	ldw	r3,4(r16)
   12ac4:	00bfff04 	movi	r2,-4
   12ac8:	1886703a 	and	r3,r3,r2
   12acc:	1c45c83a 	sub	r2,r3,r17
   12ad0:	1c400236 	bltu	r3,r17,12adc <_malloc_r+0x4a8>
   12ad4:	00c003c4 	movi	r3,15
   12ad8:	18800416 	blt	r3,r2,12aec <_malloc_r+0x4b8>
   12adc:	9009883a 	mov	r4,r18
   12ae0:	0028f4c0 	call	28f4c <__malloc_unlock>
   12ae4:	0005883a 	mov	r2,zero
   12ae8:	003f7b06 	br	128d8 <__alt_data_end+0xfffd40d8>
   12aec:	88c00054 	ori	r3,r17,1
   12af0:	80c00115 	stw	r3,4(r16)
   12af4:	8463883a 	add	r17,r16,r17
   12af8:	10800054 	ori	r2,r2,1
   12afc:	9c400215 	stw	r17,8(r19)
   12b00:	88800115 	stw	r2,4(r17)
   12b04:	9009883a 	mov	r4,r18
   12b08:	0028f4c0 	call	28f4c <__malloc_unlock>
   12b0c:	80800204 	addi	r2,r16,8
   12b10:	003f7106 	br	128d8 <__alt_data_end+0xfffd40d8>
   12b14:	00c00504 	movi	r3,20
   12b18:	18804a2e 	bgeu	r3,r2,12c44 <_malloc_r+0x610>
   12b1c:	00c01504 	movi	r3,84
   12b20:	18806e36 	bltu	r3,r2,12cdc <_malloc_r+0x6a8>
   12b24:	8804d33a 	srli	r2,r17,12
   12b28:	12001bc4 	addi	r8,r2,111
   12b2c:	11c01b84 	addi	r7,r2,110
   12b30:	4209883a 	add	r4,r8,r8
   12b34:	003edd06 	br	126ac <__alt_data_end+0xfffd3eac>
   12b38:	3804d27a 	srli	r2,r7,9
   12b3c:	00c00104 	movi	r3,4
   12b40:	1880442e 	bgeu	r3,r2,12c54 <_malloc_r+0x620>
   12b44:	00c00504 	movi	r3,20
   12b48:	18808136 	bltu	r3,r2,12d50 <_malloc_r+0x71c>
   12b4c:	11401704 	addi	r5,r2,92
   12b50:	10c016c4 	addi	r3,r2,91
   12b54:	294b883a 	add	r5,r5,r5
   12b58:	294b883a 	add	r5,r5,r5
   12b5c:	294b883a 	add	r5,r5,r5
   12b60:	994b883a 	add	r5,r19,r5
   12b64:	28800017 	ldw	r2,0(r5)
   12b68:	018000f4 	movhi	r6,3
   12b6c:	297ffe04 	addi	r5,r5,-8
   12b70:	31ab2f04 	addi	r6,r6,-21316
   12b74:	28806526 	beq	r5,r2,12d0c <_malloc_r+0x6d8>
   12b78:	01bfff04 	movi	r6,-4
   12b7c:	10c00117 	ldw	r3,4(r2)
   12b80:	1986703a 	and	r3,r3,r6
   12b84:	38c0022e 	bgeu	r7,r3,12b90 <_malloc_r+0x55c>
   12b88:	10800217 	ldw	r2,8(r2)
   12b8c:	28bffb1e 	bne	r5,r2,12b7c <__alt_data_end+0xfffd437c>
   12b90:	11400317 	ldw	r5,12(r2)
   12b94:	98c00117 	ldw	r3,4(r19)
   12b98:	81400315 	stw	r5,12(r16)
   12b9c:	80800215 	stw	r2,8(r16)
   12ba0:	2c000215 	stw	r16,8(r5)
   12ba4:	14000315 	stw	r16,12(r2)
   12ba8:	003ef806 	br	1278c <__alt_data_end+0xfffd3f8c>
   12bac:	88c00054 	ori	r3,r17,1
   12bb0:	80c00115 	stw	r3,4(r16)
   12bb4:	8463883a 	add	r17,r16,r17
   12bb8:	34400515 	stw	r17,20(r6)
   12bbc:	34400415 	stw	r17,16(r6)
   12bc0:	10c00054 	ori	r3,r2,1
   12bc4:	8a000315 	stw	r8,12(r17)
   12bc8:	8a000215 	stw	r8,8(r17)
   12bcc:	88c00115 	stw	r3,4(r17)
   12bd0:	88a3883a 	add	r17,r17,r2
   12bd4:	88800015 	stw	r2,0(r17)
   12bd8:	9009883a 	mov	r4,r18
   12bdc:	0028f4c0 	call	28f4c <__malloc_unlock>
   12be0:	80800204 	addi	r2,r16,8
   12be4:	003f3c06 	br	128d8 <__alt_data_end+0xfffd40d8>
   12be8:	30c00117 	ldw	r3,4(r6)
   12bec:	003ee706 	br	1278c <__alt_data_end+0xfffd3f8c>
   12bf0:	5ac00044 	addi	r11,r11,1
   12bf4:	588000cc 	andi	r2,r11,3
   12bf8:	31800204 	addi	r6,r6,8
   12bfc:	103efd1e 	bne	r2,zero,127f4 <__alt_data_end+0xfffd3ff4>
   12c00:	00002406 	br	12c94 <_malloc_r+0x660>
   12c04:	14000317 	ldw	r16,12(r2)
   12c08:	143f251e 	bne	r2,r16,128a0 <__alt_data_end+0xfffd40a0>
   12c0c:	21000084 	addi	r4,r4,2
   12c10:	003ebc06 	br	12704 <__alt_data_end+0xfffd3f04>
   12c14:	8085883a 	add	r2,r16,r2
   12c18:	10c00117 	ldw	r3,4(r2)
   12c1c:	81000317 	ldw	r4,12(r16)
   12c20:	81400217 	ldw	r5,8(r16)
   12c24:	18c00054 	ori	r3,r3,1
   12c28:	10c00115 	stw	r3,4(r2)
   12c2c:	29000315 	stw	r4,12(r5)
   12c30:	21400215 	stw	r5,8(r4)
   12c34:	9009883a 	mov	r4,r18
   12c38:	0028f4c0 	call	28f4c <__malloc_unlock>
   12c3c:	80800204 	addi	r2,r16,8
   12c40:	003f2506 	br	128d8 <__alt_data_end+0xfffd40d8>
   12c44:	12001704 	addi	r8,r2,92
   12c48:	11c016c4 	addi	r7,r2,91
   12c4c:	4209883a 	add	r4,r8,r8
   12c50:	003e9606 	br	126ac <__alt_data_end+0xfffd3eac>
   12c54:	3804d1ba 	srli	r2,r7,6
   12c58:	11400e44 	addi	r5,r2,57
   12c5c:	10c00e04 	addi	r3,r2,56
   12c60:	294b883a 	add	r5,r5,r5
   12c64:	003fbc06 	br	12b58 <__alt_data_end+0xfffd4358>
   12c68:	84ff5926 	beq	r16,r19,129d0 <__alt_data_end+0xfffd41d0>
   12c6c:	008000f4 	movhi	r2,3
   12c70:	10ab2f04 	addi	r2,r2,-21316
   12c74:	14000217 	ldw	r16,8(r2)
   12c78:	00bfff04 	movi	r2,-4
   12c7c:	80c00117 	ldw	r3,4(r16)
   12c80:	1886703a 	and	r3,r3,r2
   12c84:	003f9106 	br	12acc <__alt_data_end+0xfffd42cc>
   12c88:	60800217 	ldw	r2,8(r12)
   12c8c:	213fffc4 	addi	r4,r4,-1
   12c90:	1300651e 	bne	r2,r12,12e28 <_malloc_r+0x7f4>
   12c94:	208000cc 	andi	r2,r4,3
   12c98:	633ffe04 	addi	r12,r12,-8
   12c9c:	103ffa1e 	bne	r2,zero,12c88 <__alt_data_end+0xfffd4488>
   12ca0:	98800117 	ldw	r2,4(r19)
   12ca4:	0146303a 	nor	r3,zero,r5
   12ca8:	1884703a 	and	r2,r3,r2
   12cac:	98800115 	stw	r2,4(r19)
   12cb0:	294b883a 	add	r5,r5,r5
   12cb4:	117f2836 	bltu	r2,r5,12958 <__alt_data_end+0xfffd4158>
   12cb8:	283f2726 	beq	r5,zero,12958 <__alt_data_end+0xfffd4158>
   12cbc:	2886703a 	and	r3,r5,r2
   12cc0:	5809883a 	mov	r4,r11
   12cc4:	183ec31e 	bne	r3,zero,127d4 <__alt_data_end+0xfffd3fd4>
   12cc8:	294b883a 	add	r5,r5,r5
   12ccc:	2886703a 	and	r3,r5,r2
   12cd0:	21000104 	addi	r4,r4,4
   12cd4:	183ffc26 	beq	r3,zero,12cc8 <__alt_data_end+0xfffd44c8>
   12cd8:	003ebe06 	br	127d4 <__alt_data_end+0xfffd3fd4>
   12cdc:	00c05504 	movi	r3,340
   12ce0:	18801236 	bltu	r3,r2,12d2c <_malloc_r+0x6f8>
   12ce4:	8804d3fa 	srli	r2,r17,15
   12ce8:	12001e04 	addi	r8,r2,120
   12cec:	11c01dc4 	addi	r7,r2,119
   12cf0:	4209883a 	add	r4,r8,r8
   12cf4:	003e6d06 	br	126ac <__alt_data_end+0xfffd3eac>
   12cf8:	00c40004 	movi	r3,4096
   12cfc:	003f4606 	br	12a18 <__alt_data_end+0xfffd4218>
   12d00:	00800044 	movi	r2,1
   12d04:	a0800115 	stw	r2,4(r20)
   12d08:	003f7406 	br	12adc <__alt_data_end+0xfffd42dc>
   12d0c:	1805d0ba 	srai	r2,r3,2
   12d10:	01c00044 	movi	r7,1
   12d14:	30c00117 	ldw	r3,4(r6)
   12d18:	388e983a 	sll	r7,r7,r2
   12d1c:	2805883a 	mov	r2,r5
   12d20:	38c6b03a 	or	r3,r7,r3
   12d24:	30c00115 	stw	r3,4(r6)
   12d28:	003f9b06 	br	12b98 <__alt_data_end+0xfffd4398>
   12d2c:	00c15504 	movi	r3,1364
   12d30:	18801a36 	bltu	r3,r2,12d9c <_malloc_r+0x768>
   12d34:	8804d4ba 	srli	r2,r17,18
   12d38:	12001f44 	addi	r8,r2,125
   12d3c:	11c01f04 	addi	r7,r2,124
   12d40:	4209883a 	add	r4,r8,r8
   12d44:	003e5906 	br	126ac <__alt_data_end+0xfffd3eac>
   12d48:	ad400404 	addi	r21,r21,16
   12d4c:	003f1706 	br	129ac <__alt_data_end+0xfffd41ac>
   12d50:	00c01504 	movi	r3,84
   12d54:	18802336 	bltu	r3,r2,12de4 <_malloc_r+0x7b0>
   12d58:	3804d33a 	srli	r2,r7,12
   12d5c:	11401bc4 	addi	r5,r2,111
   12d60:	10c01b84 	addi	r3,r2,110
   12d64:	294b883a 	add	r5,r5,r5
   12d68:	003f7b06 	br	12b58 <__alt_data_end+0xfffd4358>
   12d6c:	9c000217 	ldw	r16,8(r19)
   12d70:	00bfff04 	movi	r2,-4
   12d74:	80c00117 	ldw	r3,4(r16)
   12d78:	1886703a 	and	r3,r3,r2
   12d7c:	003f5306 	br	12acc <__alt_data_end+0xfffd42cc>
   12d80:	3083ffcc 	andi	r2,r6,4095
   12d84:	103f181e 	bne	r2,zero,129e8 <__alt_data_end+0xfffd41e8>
   12d88:	99000217 	ldw	r4,8(r19)
   12d8c:	b545883a 	add	r2,r22,r21
   12d90:	10800054 	ori	r2,r2,1
   12d94:	20800115 	stw	r2,4(r4)
   12d98:	003f3e06 	br	12a94 <__alt_data_end+0xfffd4294>
   12d9c:	01003f84 	movi	r4,254
   12da0:	02001fc4 	movi	r8,127
   12da4:	01c01f84 	movi	r7,126
   12da8:	003e4006 	br	126ac <__alt_data_end+0xfffd3eac>
   12dac:	008000f4 	movhi	r2,3
   12db0:	10ac5404 	addi	r2,r2,-20144
   12db4:	15000015 	stw	r20,0(r2)
   12db8:	003f1106 	br	12a00 <__alt_data_end+0xfffd4200>
   12dbc:	00800044 	movi	r2,1
   12dc0:	002b883a 	mov	r21,zero
   12dc4:	003f1f06 	br	12a44 <__alt_data_end+0xfffd4244>
   12dc8:	81400204 	addi	r5,r16,8
   12dcc:	9009883a 	mov	r4,r18
   12dd0:	00116140 	call	11614 <_free_r>
   12dd4:	008000f4 	movhi	r2,3
   12dd8:	10b01d04 	addi	r2,r2,-16268
   12ddc:	10c00017 	ldw	r3,0(r2)
   12de0:	003f2c06 	br	12a94 <__alt_data_end+0xfffd4294>
   12de4:	00c05504 	movi	r3,340
   12de8:	18800536 	bltu	r3,r2,12e00 <_malloc_r+0x7cc>
   12dec:	3804d3fa 	srli	r2,r7,15
   12df0:	11401e04 	addi	r5,r2,120
   12df4:	10c01dc4 	addi	r3,r2,119
   12df8:	294b883a 	add	r5,r5,r5
   12dfc:	003f5606 	br	12b58 <__alt_data_end+0xfffd4358>
   12e00:	00c15504 	movi	r3,1364
   12e04:	18800536 	bltu	r3,r2,12e1c <_malloc_r+0x7e8>
   12e08:	3804d4ba 	srli	r2,r7,18
   12e0c:	11401f44 	addi	r5,r2,125
   12e10:	10c01f04 	addi	r3,r2,124
   12e14:	294b883a 	add	r5,r5,r5
   12e18:	003f4f06 	br	12b58 <__alt_data_end+0xfffd4358>
   12e1c:	01403f84 	movi	r5,254
   12e20:	00c01f84 	movi	r3,126
   12e24:	003f4c06 	br	12b58 <__alt_data_end+0xfffd4358>
   12e28:	98800117 	ldw	r2,4(r19)
   12e2c:	003fa006 	br	12cb0 <__alt_data_end+0xfffd44b0>
   12e30:	8808d0fa 	srli	r4,r17,3
   12e34:	20800044 	addi	r2,r4,1
   12e38:	1085883a 	add	r2,r2,r2
   12e3c:	003e9006 	br	12880 <__alt_data_end+0xfffd4080>

00012e40 <memchr>:
   12e40:	208000cc 	andi	r2,r4,3
   12e44:	280f883a 	mov	r7,r5
   12e48:	10003426 	beq	r2,zero,12f1c <memchr+0xdc>
   12e4c:	30bfffc4 	addi	r2,r6,-1
   12e50:	30001a26 	beq	r6,zero,12ebc <memchr+0x7c>
   12e54:	20c00003 	ldbu	r3,0(r4)
   12e58:	29803fcc 	andi	r6,r5,255
   12e5c:	30c0051e 	bne	r6,r3,12e74 <memchr+0x34>
   12e60:	00001806 	br	12ec4 <memchr+0x84>
   12e64:	10001526 	beq	r2,zero,12ebc <memchr+0x7c>
   12e68:	20c00003 	ldbu	r3,0(r4)
   12e6c:	10bfffc4 	addi	r2,r2,-1
   12e70:	30c01426 	beq	r6,r3,12ec4 <memchr+0x84>
   12e74:	21000044 	addi	r4,r4,1
   12e78:	20c000cc 	andi	r3,r4,3
   12e7c:	183ff91e 	bne	r3,zero,12e64 <__alt_data_end+0xfffd4664>
   12e80:	020000c4 	movi	r8,3
   12e84:	40801136 	bltu	r8,r2,12ecc <memchr+0x8c>
   12e88:	10000c26 	beq	r2,zero,12ebc <memchr+0x7c>
   12e8c:	20c00003 	ldbu	r3,0(r4)
   12e90:	29403fcc 	andi	r5,r5,255
   12e94:	28c00b26 	beq	r5,r3,12ec4 <memchr+0x84>
   12e98:	20c00044 	addi	r3,r4,1
   12e9c:	39803fcc 	andi	r6,r7,255
   12ea0:	2089883a 	add	r4,r4,r2
   12ea4:	00000306 	br	12eb4 <memchr+0x74>
   12ea8:	18c00044 	addi	r3,r3,1
   12eac:	197fffc3 	ldbu	r5,-1(r3)
   12eb0:	31400526 	beq	r6,r5,12ec8 <memchr+0x88>
   12eb4:	1805883a 	mov	r2,r3
   12eb8:	20fffb1e 	bne	r4,r3,12ea8 <__alt_data_end+0xfffd46a8>
   12ebc:	0005883a 	mov	r2,zero
   12ec0:	f800283a 	ret
   12ec4:	2005883a 	mov	r2,r4
   12ec8:	f800283a 	ret
   12ecc:	28c03fcc 	andi	r3,r5,255
   12ed0:	1812923a 	slli	r9,r3,8
   12ed4:	02ffbff4 	movhi	r11,65279
   12ed8:	02a02074 	movhi	r10,32897
   12edc:	48d2b03a 	or	r9,r9,r3
   12ee0:	4806943a 	slli	r3,r9,16
   12ee4:	5affbfc4 	addi	r11,r11,-257
   12ee8:	52a02004 	addi	r10,r10,-32640
   12eec:	48d2b03a 	or	r9,r9,r3
   12ef0:	20c00017 	ldw	r3,0(r4)
   12ef4:	48c6f03a 	xor	r3,r9,r3
   12ef8:	1acd883a 	add	r6,r3,r11
   12efc:	00c6303a 	nor	r3,zero,r3
   12f00:	30c6703a 	and	r3,r6,r3
   12f04:	1a86703a 	and	r3,r3,r10
   12f08:	183fe01e 	bne	r3,zero,12e8c <__alt_data_end+0xfffd468c>
   12f0c:	10bfff04 	addi	r2,r2,-4
   12f10:	21000104 	addi	r4,r4,4
   12f14:	40bff636 	bltu	r8,r2,12ef0 <__alt_data_end+0xfffd46f0>
   12f18:	003fdb06 	br	12e88 <__alt_data_end+0xfffd4688>
   12f1c:	3005883a 	mov	r2,r6
   12f20:	003fd706 	br	12e80 <__alt_data_end+0xfffd4680>

00012f24 <memcpy>:
   12f24:	defffd04 	addi	sp,sp,-12
   12f28:	dfc00215 	stw	ra,8(sp)
   12f2c:	dc400115 	stw	r17,4(sp)
   12f30:	dc000015 	stw	r16,0(sp)
   12f34:	00c003c4 	movi	r3,15
   12f38:	2005883a 	mov	r2,r4
   12f3c:	1980452e 	bgeu	r3,r6,13054 <memcpy+0x130>
   12f40:	2906b03a 	or	r3,r5,r4
   12f44:	18c000cc 	andi	r3,r3,3
   12f48:	1800441e 	bne	r3,zero,1305c <memcpy+0x138>
   12f4c:	347ffc04 	addi	r17,r6,-16
   12f50:	8822d13a 	srli	r17,r17,4
   12f54:	28c00104 	addi	r3,r5,4
   12f58:	23400104 	addi	r13,r4,4
   12f5c:	8820913a 	slli	r16,r17,4
   12f60:	2b000204 	addi	r12,r5,8
   12f64:	22c00204 	addi	r11,r4,8
   12f68:	84000504 	addi	r16,r16,20
   12f6c:	2a800304 	addi	r10,r5,12
   12f70:	22400304 	addi	r9,r4,12
   12f74:	2c21883a 	add	r16,r5,r16
   12f78:	2811883a 	mov	r8,r5
   12f7c:	200f883a 	mov	r7,r4
   12f80:	41000017 	ldw	r4,0(r8)
   12f84:	1fc00017 	ldw	ra,0(r3)
   12f88:	63c00017 	ldw	r15,0(r12)
   12f8c:	39000015 	stw	r4,0(r7)
   12f90:	53800017 	ldw	r14,0(r10)
   12f94:	6fc00015 	stw	ra,0(r13)
   12f98:	5bc00015 	stw	r15,0(r11)
   12f9c:	4b800015 	stw	r14,0(r9)
   12fa0:	18c00404 	addi	r3,r3,16
   12fa4:	39c00404 	addi	r7,r7,16
   12fa8:	42000404 	addi	r8,r8,16
   12fac:	6b400404 	addi	r13,r13,16
   12fb0:	63000404 	addi	r12,r12,16
   12fb4:	5ac00404 	addi	r11,r11,16
   12fb8:	52800404 	addi	r10,r10,16
   12fbc:	4a400404 	addi	r9,r9,16
   12fc0:	1c3fef1e 	bne	r3,r16,12f80 <__alt_data_end+0xfffd4780>
   12fc4:	89c00044 	addi	r7,r17,1
   12fc8:	380e913a 	slli	r7,r7,4
   12fcc:	310003cc 	andi	r4,r6,15
   12fd0:	02c000c4 	movi	r11,3
   12fd4:	11c7883a 	add	r3,r2,r7
   12fd8:	29cb883a 	add	r5,r5,r7
   12fdc:	5900212e 	bgeu	r11,r4,13064 <memcpy+0x140>
   12fe0:	1813883a 	mov	r9,r3
   12fe4:	2811883a 	mov	r8,r5
   12fe8:	200f883a 	mov	r7,r4
   12fec:	42800017 	ldw	r10,0(r8)
   12ff0:	4a400104 	addi	r9,r9,4
   12ff4:	39ffff04 	addi	r7,r7,-4
   12ff8:	4abfff15 	stw	r10,-4(r9)
   12ffc:	42000104 	addi	r8,r8,4
   13000:	59fffa36 	bltu	r11,r7,12fec <__alt_data_end+0xfffd47ec>
   13004:	213fff04 	addi	r4,r4,-4
   13008:	2008d0ba 	srli	r4,r4,2
   1300c:	318000cc 	andi	r6,r6,3
   13010:	21000044 	addi	r4,r4,1
   13014:	2109883a 	add	r4,r4,r4
   13018:	2109883a 	add	r4,r4,r4
   1301c:	1907883a 	add	r3,r3,r4
   13020:	290b883a 	add	r5,r5,r4
   13024:	30000626 	beq	r6,zero,13040 <memcpy+0x11c>
   13028:	198d883a 	add	r6,r3,r6
   1302c:	29c00003 	ldbu	r7,0(r5)
   13030:	18c00044 	addi	r3,r3,1
   13034:	29400044 	addi	r5,r5,1
   13038:	19ffffc5 	stb	r7,-1(r3)
   1303c:	19bffb1e 	bne	r3,r6,1302c <__alt_data_end+0xfffd482c>
   13040:	dfc00217 	ldw	ra,8(sp)
   13044:	dc400117 	ldw	r17,4(sp)
   13048:	dc000017 	ldw	r16,0(sp)
   1304c:	dec00304 	addi	sp,sp,12
   13050:	f800283a 	ret
   13054:	2007883a 	mov	r3,r4
   13058:	003ff206 	br	13024 <__alt_data_end+0xfffd4824>
   1305c:	2007883a 	mov	r3,r4
   13060:	003ff106 	br	13028 <__alt_data_end+0xfffd4828>
   13064:	200d883a 	mov	r6,r4
   13068:	003fee06 	br	13024 <__alt_data_end+0xfffd4824>

0001306c <memmove>:
   1306c:	2005883a 	mov	r2,r4
   13070:	29000b2e 	bgeu	r5,r4,130a0 <memmove+0x34>
   13074:	298f883a 	add	r7,r5,r6
   13078:	21c0092e 	bgeu	r4,r7,130a0 <memmove+0x34>
   1307c:	2187883a 	add	r3,r4,r6
   13080:	198bc83a 	sub	r5,r3,r6
   13084:	30004826 	beq	r6,zero,131a8 <memmove+0x13c>
   13088:	39ffffc4 	addi	r7,r7,-1
   1308c:	39000003 	ldbu	r4,0(r7)
   13090:	18ffffc4 	addi	r3,r3,-1
   13094:	19000005 	stb	r4,0(r3)
   13098:	28fffb1e 	bne	r5,r3,13088 <__alt_data_end+0xfffd4888>
   1309c:	f800283a 	ret
   130a0:	00c003c4 	movi	r3,15
   130a4:	1980412e 	bgeu	r3,r6,131ac <memmove+0x140>
   130a8:	2886b03a 	or	r3,r5,r2
   130ac:	18c000cc 	andi	r3,r3,3
   130b0:	1800401e 	bne	r3,zero,131b4 <memmove+0x148>
   130b4:	33fffc04 	addi	r15,r6,-16
   130b8:	781ed13a 	srli	r15,r15,4
   130bc:	28c00104 	addi	r3,r5,4
   130c0:	13400104 	addi	r13,r2,4
   130c4:	781c913a 	slli	r14,r15,4
   130c8:	2b000204 	addi	r12,r5,8
   130cc:	12c00204 	addi	r11,r2,8
   130d0:	73800504 	addi	r14,r14,20
   130d4:	2a800304 	addi	r10,r5,12
   130d8:	12400304 	addi	r9,r2,12
   130dc:	2b9d883a 	add	r14,r5,r14
   130e0:	2811883a 	mov	r8,r5
   130e4:	100f883a 	mov	r7,r2
   130e8:	41000017 	ldw	r4,0(r8)
   130ec:	39c00404 	addi	r7,r7,16
   130f0:	18c00404 	addi	r3,r3,16
   130f4:	393ffc15 	stw	r4,-16(r7)
   130f8:	193ffc17 	ldw	r4,-16(r3)
   130fc:	6b400404 	addi	r13,r13,16
   13100:	5ac00404 	addi	r11,r11,16
   13104:	693ffc15 	stw	r4,-16(r13)
   13108:	61000017 	ldw	r4,0(r12)
   1310c:	4a400404 	addi	r9,r9,16
   13110:	42000404 	addi	r8,r8,16
   13114:	593ffc15 	stw	r4,-16(r11)
   13118:	51000017 	ldw	r4,0(r10)
   1311c:	63000404 	addi	r12,r12,16
   13120:	52800404 	addi	r10,r10,16
   13124:	493ffc15 	stw	r4,-16(r9)
   13128:	1bbfef1e 	bne	r3,r14,130e8 <__alt_data_end+0xfffd48e8>
   1312c:	79000044 	addi	r4,r15,1
   13130:	2008913a 	slli	r4,r4,4
   13134:	328003cc 	andi	r10,r6,15
   13138:	02c000c4 	movi	r11,3
   1313c:	1107883a 	add	r3,r2,r4
   13140:	290b883a 	add	r5,r5,r4
   13144:	5a801e2e 	bgeu	r11,r10,131c0 <memmove+0x154>
   13148:	1813883a 	mov	r9,r3
   1314c:	2811883a 	mov	r8,r5
   13150:	500f883a 	mov	r7,r10
   13154:	41000017 	ldw	r4,0(r8)
   13158:	4a400104 	addi	r9,r9,4
   1315c:	39ffff04 	addi	r7,r7,-4
   13160:	493fff15 	stw	r4,-4(r9)
   13164:	42000104 	addi	r8,r8,4
   13168:	59fffa36 	bltu	r11,r7,13154 <__alt_data_end+0xfffd4954>
   1316c:	513fff04 	addi	r4,r10,-4
   13170:	2008d0ba 	srli	r4,r4,2
   13174:	318000cc 	andi	r6,r6,3
   13178:	21000044 	addi	r4,r4,1
   1317c:	2109883a 	add	r4,r4,r4
   13180:	2109883a 	add	r4,r4,r4
   13184:	1907883a 	add	r3,r3,r4
   13188:	290b883a 	add	r5,r5,r4
   1318c:	30000b26 	beq	r6,zero,131bc <memmove+0x150>
   13190:	198d883a 	add	r6,r3,r6
   13194:	29c00003 	ldbu	r7,0(r5)
   13198:	18c00044 	addi	r3,r3,1
   1319c:	29400044 	addi	r5,r5,1
   131a0:	19ffffc5 	stb	r7,-1(r3)
   131a4:	19bffb1e 	bne	r3,r6,13194 <__alt_data_end+0xfffd4994>
   131a8:	f800283a 	ret
   131ac:	1007883a 	mov	r3,r2
   131b0:	003ff606 	br	1318c <__alt_data_end+0xfffd498c>
   131b4:	1007883a 	mov	r3,r2
   131b8:	003ff506 	br	13190 <__alt_data_end+0xfffd4990>
   131bc:	f800283a 	ret
   131c0:	500d883a 	mov	r6,r10
   131c4:	003ff106 	br	1318c <__alt_data_end+0xfffd498c>

000131c8 <memset>:
   131c8:	20c000cc 	andi	r3,r4,3
   131cc:	2005883a 	mov	r2,r4
   131d0:	18004426 	beq	r3,zero,132e4 <memset+0x11c>
   131d4:	31ffffc4 	addi	r7,r6,-1
   131d8:	30004026 	beq	r6,zero,132dc <memset+0x114>
   131dc:	2813883a 	mov	r9,r5
   131e0:	200d883a 	mov	r6,r4
   131e4:	2007883a 	mov	r3,r4
   131e8:	00000406 	br	131fc <memset+0x34>
   131ec:	3a3fffc4 	addi	r8,r7,-1
   131f0:	31800044 	addi	r6,r6,1
   131f4:	38003926 	beq	r7,zero,132dc <memset+0x114>
   131f8:	400f883a 	mov	r7,r8
   131fc:	18c00044 	addi	r3,r3,1
   13200:	32400005 	stb	r9,0(r6)
   13204:	1a0000cc 	andi	r8,r3,3
   13208:	403ff81e 	bne	r8,zero,131ec <__alt_data_end+0xfffd49ec>
   1320c:	010000c4 	movi	r4,3
   13210:	21c02d2e 	bgeu	r4,r7,132c8 <memset+0x100>
   13214:	29003fcc 	andi	r4,r5,255
   13218:	200c923a 	slli	r6,r4,8
   1321c:	3108b03a 	or	r4,r6,r4
   13220:	200c943a 	slli	r6,r4,16
   13224:	218cb03a 	or	r6,r4,r6
   13228:	010003c4 	movi	r4,15
   1322c:	21c0182e 	bgeu	r4,r7,13290 <memset+0xc8>
   13230:	3b3ffc04 	addi	r12,r7,-16
   13234:	6018d13a 	srli	r12,r12,4
   13238:	1a000104 	addi	r8,r3,4
   1323c:	1ac00204 	addi	r11,r3,8
   13240:	6008913a 	slli	r4,r12,4
   13244:	1a800304 	addi	r10,r3,12
   13248:	1813883a 	mov	r9,r3
   1324c:	21000504 	addi	r4,r4,20
   13250:	1909883a 	add	r4,r3,r4
   13254:	49800015 	stw	r6,0(r9)
   13258:	41800015 	stw	r6,0(r8)
   1325c:	59800015 	stw	r6,0(r11)
   13260:	51800015 	stw	r6,0(r10)
   13264:	42000404 	addi	r8,r8,16
   13268:	4a400404 	addi	r9,r9,16
   1326c:	5ac00404 	addi	r11,r11,16
   13270:	52800404 	addi	r10,r10,16
   13274:	413ff71e 	bne	r8,r4,13254 <__alt_data_end+0xfffd4a54>
   13278:	63000044 	addi	r12,r12,1
   1327c:	6018913a 	slli	r12,r12,4
   13280:	39c003cc 	andi	r7,r7,15
   13284:	010000c4 	movi	r4,3
   13288:	1b07883a 	add	r3,r3,r12
   1328c:	21c00e2e 	bgeu	r4,r7,132c8 <memset+0x100>
   13290:	1813883a 	mov	r9,r3
   13294:	3811883a 	mov	r8,r7
   13298:	010000c4 	movi	r4,3
   1329c:	49800015 	stw	r6,0(r9)
   132a0:	423fff04 	addi	r8,r8,-4
   132a4:	4a400104 	addi	r9,r9,4
   132a8:	223ffc36 	bltu	r4,r8,1329c <__alt_data_end+0xfffd4a9c>
   132ac:	393fff04 	addi	r4,r7,-4
   132b0:	2008d0ba 	srli	r4,r4,2
   132b4:	39c000cc 	andi	r7,r7,3
   132b8:	21000044 	addi	r4,r4,1
   132bc:	2109883a 	add	r4,r4,r4
   132c0:	2109883a 	add	r4,r4,r4
   132c4:	1907883a 	add	r3,r3,r4
   132c8:	38000526 	beq	r7,zero,132e0 <memset+0x118>
   132cc:	19cf883a 	add	r7,r3,r7
   132d0:	19400005 	stb	r5,0(r3)
   132d4:	18c00044 	addi	r3,r3,1
   132d8:	38fffd1e 	bne	r7,r3,132d0 <__alt_data_end+0xfffd4ad0>
   132dc:	f800283a 	ret
   132e0:	f800283a 	ret
   132e4:	2007883a 	mov	r3,r4
   132e8:	300f883a 	mov	r7,r6
   132ec:	003fc706 	br	1320c <__alt_data_end+0xfffd4a0c>

000132f0 <_open_r>:
   132f0:	defffd04 	addi	sp,sp,-12
   132f4:	2805883a 	mov	r2,r5
   132f8:	dc000015 	stw	r16,0(sp)
   132fc:	040000f4 	movhi	r16,3
   13300:	dc400115 	stw	r17,4(sp)
   13304:	300b883a 	mov	r5,r6
   13308:	84300b04 	addi	r16,r16,-16340
   1330c:	2023883a 	mov	r17,r4
   13310:	380d883a 	mov	r6,r7
   13314:	1009883a 	mov	r4,r2
   13318:	dfc00215 	stw	ra,8(sp)
   1331c:	80000015 	stw	zero,0(r16)
   13320:	0028f500 	call	28f50 <open>
   13324:	00ffffc4 	movi	r3,-1
   13328:	10c00526 	beq	r2,r3,13340 <_open_r+0x50>
   1332c:	dfc00217 	ldw	ra,8(sp)
   13330:	dc400117 	ldw	r17,4(sp)
   13334:	dc000017 	ldw	r16,0(sp)
   13338:	dec00304 	addi	sp,sp,12
   1333c:	f800283a 	ret
   13340:	80c00017 	ldw	r3,0(r16)
   13344:	183ff926 	beq	r3,zero,1332c <__alt_data_end+0xfffd4b2c>
   13348:	88c00015 	stw	r3,0(r17)
   1334c:	003ff706 	br	1332c <__alt_data_end+0xfffd4b2c>

00013350 <_printf_r>:
   13350:	defffd04 	addi	sp,sp,-12
   13354:	2805883a 	mov	r2,r5
   13358:	dfc00015 	stw	ra,0(sp)
   1335c:	d9800115 	stw	r6,4(sp)
   13360:	d9c00215 	stw	r7,8(sp)
   13364:	21400217 	ldw	r5,8(r4)
   13368:	d9c00104 	addi	r7,sp,4
   1336c:	100d883a 	mov	r6,r2
   13370:	00159680 	call	15968 <___vfprintf_internal_r>
   13374:	dfc00017 	ldw	ra,0(sp)
   13378:	dec00304 	addi	sp,sp,12
   1337c:	f800283a 	ret

00013380 <printf>:
   13380:	defffc04 	addi	sp,sp,-16
   13384:	dfc00015 	stw	ra,0(sp)
   13388:	d9400115 	stw	r5,4(sp)
   1338c:	d9800215 	stw	r6,8(sp)
   13390:	d9c00315 	stw	r7,12(sp)
   13394:	008000f4 	movhi	r2,3
   13398:	10ac5304 	addi	r2,r2,-20148
   1339c:	10800017 	ldw	r2,0(r2)
   133a0:	200b883a 	mov	r5,r4
   133a4:	d9800104 	addi	r6,sp,4
   133a8:	11000217 	ldw	r4,8(r2)
   133ac:	0017c440 	call	17c44 <__vfprintf_internal>
   133b0:	dfc00017 	ldw	ra,0(sp)
   133b4:	dec00404 	addi	sp,sp,16
   133b8:	f800283a 	ret

000133bc <_puts_r>:
   133bc:	defff604 	addi	sp,sp,-40
   133c0:	dc000715 	stw	r16,28(sp)
   133c4:	2021883a 	mov	r16,r4
   133c8:	2809883a 	mov	r4,r5
   133cc:	dc400815 	stw	r17,32(sp)
   133d0:	dfc00915 	stw	ra,36(sp)
   133d4:	2823883a 	mov	r17,r5
   133d8:	0013f440 	call	13f44 <strlen>
   133dc:	10c00044 	addi	r3,r2,1
   133e0:	d8800115 	stw	r2,4(sp)
   133e4:	008000f4 	movhi	r2,3
   133e8:	10a59304 	addi	r2,r2,-27060
   133ec:	d8800215 	stw	r2,8(sp)
   133f0:	00800044 	movi	r2,1
   133f4:	d8800315 	stw	r2,12(sp)
   133f8:	00800084 	movi	r2,2
   133fc:	dc400015 	stw	r17,0(sp)
   13400:	d8c00615 	stw	r3,24(sp)
   13404:	dec00415 	stw	sp,16(sp)
   13408:	d8800515 	stw	r2,20(sp)
   1340c:	80000226 	beq	r16,zero,13418 <_puts_r+0x5c>
   13410:	80800e17 	ldw	r2,56(r16)
   13414:	10001426 	beq	r2,zero,13468 <_puts_r+0xac>
   13418:	81400217 	ldw	r5,8(r16)
   1341c:	2880030b 	ldhu	r2,12(r5)
   13420:	10c8000c 	andi	r3,r2,8192
   13424:	1800061e 	bne	r3,zero,13440 <_puts_r+0x84>
   13428:	29001917 	ldw	r4,100(r5)
   1342c:	00f7ffc4 	movi	r3,-8193
   13430:	10880014 	ori	r2,r2,8192
   13434:	20c6703a 	and	r3,r4,r3
   13438:	2880030d 	sth	r2,12(r5)
   1343c:	28c01915 	stw	r3,100(r5)
   13440:	d9800404 	addi	r6,sp,16
   13444:	8009883a 	mov	r4,r16
   13448:	0011e000 	call	11e00 <__sfvwrite_r>
   1344c:	1000091e 	bne	r2,zero,13474 <_puts_r+0xb8>
   13450:	00800284 	movi	r2,10
   13454:	dfc00917 	ldw	ra,36(sp)
   13458:	dc400817 	ldw	r17,32(sp)
   1345c:	dc000717 	ldw	r16,28(sp)
   13460:	dec00a04 	addi	sp,sp,40
   13464:	f800283a 	ret
   13468:	8009883a 	mov	r4,r16
   1346c:	00112940 	call	11294 <__sinit>
   13470:	003fe906 	br	13418 <__alt_data_end+0xfffd4c18>
   13474:	00bfffc4 	movi	r2,-1
   13478:	003ff606 	br	13454 <__alt_data_end+0xfffd4c54>

0001347c <puts>:
   1347c:	008000f4 	movhi	r2,3
   13480:	10ac5304 	addi	r2,r2,-20148
   13484:	200b883a 	mov	r5,r4
   13488:	11000017 	ldw	r4,0(r2)
   1348c:	00133bc1 	jmpi	133bc <_puts_r>

00013490 <_realloc_r>:
   13490:	defff604 	addi	sp,sp,-40
   13494:	dc800215 	stw	r18,8(sp)
   13498:	dfc00915 	stw	ra,36(sp)
   1349c:	df000815 	stw	fp,32(sp)
   134a0:	ddc00715 	stw	r23,28(sp)
   134a4:	dd800615 	stw	r22,24(sp)
   134a8:	dd400515 	stw	r21,20(sp)
   134ac:	dd000415 	stw	r20,16(sp)
   134b0:	dcc00315 	stw	r19,12(sp)
   134b4:	dc400115 	stw	r17,4(sp)
   134b8:	dc000015 	stw	r16,0(sp)
   134bc:	3025883a 	mov	r18,r6
   134c0:	2800b726 	beq	r5,zero,137a0 <_realloc_r+0x310>
   134c4:	282b883a 	mov	r21,r5
   134c8:	2029883a 	mov	r20,r4
   134cc:	0028f480 	call	28f48 <__malloc_lock>
   134d0:	a8bfff17 	ldw	r2,-4(r21)
   134d4:	043fff04 	movi	r16,-4
   134d8:	90c002c4 	addi	r3,r18,11
   134dc:	01000584 	movi	r4,22
   134e0:	acfffe04 	addi	r19,r21,-8
   134e4:	1420703a 	and	r16,r2,r16
   134e8:	20c0332e 	bgeu	r4,r3,135b8 <_realloc_r+0x128>
   134ec:	047ffe04 	movi	r17,-8
   134f0:	1c62703a 	and	r17,r3,r17
   134f4:	8807883a 	mov	r3,r17
   134f8:	88005816 	blt	r17,zero,1365c <_realloc_r+0x1cc>
   134fc:	8c805736 	bltu	r17,r18,1365c <_realloc_r+0x1cc>
   13500:	80c0300e 	bge	r16,r3,135c4 <_realloc_r+0x134>
   13504:	070000f4 	movhi	fp,3
   13508:	e72b2f04 	addi	fp,fp,-21316
   1350c:	e1c00217 	ldw	r7,8(fp)
   13510:	9c09883a 	add	r4,r19,r16
   13514:	22000117 	ldw	r8,4(r4)
   13518:	21c06326 	beq	r4,r7,136a8 <_realloc_r+0x218>
   1351c:	017fff84 	movi	r5,-2
   13520:	414a703a 	and	r5,r8,r5
   13524:	214b883a 	add	r5,r4,r5
   13528:	29800117 	ldw	r6,4(r5)
   1352c:	3180004c 	andi	r6,r6,1
   13530:	30003f26 	beq	r6,zero,13630 <_realloc_r+0x1a0>
   13534:	1080004c 	andi	r2,r2,1
   13538:	10008326 	beq	r2,zero,13748 <_realloc_r+0x2b8>
   1353c:	900b883a 	mov	r5,r18
   13540:	a009883a 	mov	r4,r20
   13544:	00126340 	call	12634 <_malloc_r>
   13548:	1025883a 	mov	r18,r2
   1354c:	10011e26 	beq	r2,zero,139c8 <_realloc_r+0x538>
   13550:	a93fff17 	ldw	r4,-4(r21)
   13554:	10fffe04 	addi	r3,r2,-8
   13558:	00bfff84 	movi	r2,-2
   1355c:	2084703a 	and	r2,r4,r2
   13560:	9885883a 	add	r2,r19,r2
   13564:	1880ee26 	beq	r3,r2,13920 <_realloc_r+0x490>
   13568:	81bfff04 	addi	r6,r16,-4
   1356c:	00800904 	movi	r2,36
   13570:	1180b836 	bltu	r2,r6,13854 <_realloc_r+0x3c4>
   13574:	00c004c4 	movi	r3,19
   13578:	19809636 	bltu	r3,r6,137d4 <_realloc_r+0x344>
   1357c:	9005883a 	mov	r2,r18
   13580:	a807883a 	mov	r3,r21
   13584:	19000017 	ldw	r4,0(r3)
   13588:	11000015 	stw	r4,0(r2)
   1358c:	19000117 	ldw	r4,4(r3)
   13590:	11000115 	stw	r4,4(r2)
   13594:	18c00217 	ldw	r3,8(r3)
   13598:	10c00215 	stw	r3,8(r2)
   1359c:	a80b883a 	mov	r5,r21
   135a0:	a009883a 	mov	r4,r20
   135a4:	00116140 	call	11614 <_free_r>
   135a8:	a009883a 	mov	r4,r20
   135ac:	0028f4c0 	call	28f4c <__malloc_unlock>
   135b0:	9005883a 	mov	r2,r18
   135b4:	00001206 	br	13600 <_realloc_r+0x170>
   135b8:	00c00404 	movi	r3,16
   135bc:	1823883a 	mov	r17,r3
   135c0:	003fce06 	br	134fc <__alt_data_end+0xfffd4cfc>
   135c4:	a825883a 	mov	r18,r21
   135c8:	8445c83a 	sub	r2,r16,r17
   135cc:	00c003c4 	movi	r3,15
   135d0:	18802636 	bltu	r3,r2,1366c <_realloc_r+0x1dc>
   135d4:	99800117 	ldw	r6,4(r19)
   135d8:	9c07883a 	add	r3,r19,r16
   135dc:	3180004c 	andi	r6,r6,1
   135e0:	3420b03a 	or	r16,r6,r16
   135e4:	9c000115 	stw	r16,4(r19)
   135e8:	18800117 	ldw	r2,4(r3)
   135ec:	10800054 	ori	r2,r2,1
   135f0:	18800115 	stw	r2,4(r3)
   135f4:	a009883a 	mov	r4,r20
   135f8:	0028f4c0 	call	28f4c <__malloc_unlock>
   135fc:	9005883a 	mov	r2,r18
   13600:	dfc00917 	ldw	ra,36(sp)
   13604:	df000817 	ldw	fp,32(sp)
   13608:	ddc00717 	ldw	r23,28(sp)
   1360c:	dd800617 	ldw	r22,24(sp)
   13610:	dd400517 	ldw	r21,20(sp)
   13614:	dd000417 	ldw	r20,16(sp)
   13618:	dcc00317 	ldw	r19,12(sp)
   1361c:	dc800217 	ldw	r18,8(sp)
   13620:	dc400117 	ldw	r17,4(sp)
   13624:	dc000017 	ldw	r16,0(sp)
   13628:	dec00a04 	addi	sp,sp,40
   1362c:	f800283a 	ret
   13630:	017fff04 	movi	r5,-4
   13634:	414a703a 	and	r5,r8,r5
   13638:	814d883a 	add	r6,r16,r5
   1363c:	30c01f16 	blt	r6,r3,136bc <_realloc_r+0x22c>
   13640:	20800317 	ldw	r2,12(r4)
   13644:	20c00217 	ldw	r3,8(r4)
   13648:	a825883a 	mov	r18,r21
   1364c:	3021883a 	mov	r16,r6
   13650:	18800315 	stw	r2,12(r3)
   13654:	10c00215 	stw	r3,8(r2)
   13658:	003fdb06 	br	135c8 <__alt_data_end+0xfffd4dc8>
   1365c:	00800304 	movi	r2,12
   13660:	a0800015 	stw	r2,0(r20)
   13664:	0005883a 	mov	r2,zero
   13668:	003fe506 	br	13600 <__alt_data_end+0xfffd4e00>
   1366c:	98c00117 	ldw	r3,4(r19)
   13670:	9c4b883a 	add	r5,r19,r17
   13674:	11000054 	ori	r4,r2,1
   13678:	18c0004c 	andi	r3,r3,1
   1367c:	1c62b03a 	or	r17,r3,r17
   13680:	9c400115 	stw	r17,4(r19)
   13684:	29000115 	stw	r4,4(r5)
   13688:	2885883a 	add	r2,r5,r2
   1368c:	10c00117 	ldw	r3,4(r2)
   13690:	29400204 	addi	r5,r5,8
   13694:	a009883a 	mov	r4,r20
   13698:	18c00054 	ori	r3,r3,1
   1369c:	10c00115 	stw	r3,4(r2)
   136a0:	00116140 	call	11614 <_free_r>
   136a4:	003fd306 	br	135f4 <__alt_data_end+0xfffd4df4>
   136a8:	017fff04 	movi	r5,-4
   136ac:	414a703a 	and	r5,r8,r5
   136b0:	89800404 	addi	r6,r17,16
   136b4:	8151883a 	add	r8,r16,r5
   136b8:	4180590e 	bge	r8,r6,13820 <_realloc_r+0x390>
   136bc:	1080004c 	andi	r2,r2,1
   136c0:	103f9e1e 	bne	r2,zero,1353c <__alt_data_end+0xfffd4d3c>
   136c4:	adbffe17 	ldw	r22,-8(r21)
   136c8:	00bfff04 	movi	r2,-4
   136cc:	9dadc83a 	sub	r22,r19,r22
   136d0:	b1800117 	ldw	r6,4(r22)
   136d4:	3084703a 	and	r2,r6,r2
   136d8:	20002026 	beq	r4,zero,1375c <_realloc_r+0x2cc>
   136dc:	80af883a 	add	r23,r16,r2
   136e0:	b96f883a 	add	r23,r23,r5
   136e4:	21c05f26 	beq	r4,r7,13864 <_realloc_r+0x3d4>
   136e8:	b8c01c16 	blt	r23,r3,1375c <_realloc_r+0x2cc>
   136ec:	20800317 	ldw	r2,12(r4)
   136f0:	20c00217 	ldw	r3,8(r4)
   136f4:	81bfff04 	addi	r6,r16,-4
   136f8:	01000904 	movi	r4,36
   136fc:	18800315 	stw	r2,12(r3)
   13700:	10c00215 	stw	r3,8(r2)
   13704:	b0c00217 	ldw	r3,8(r22)
   13708:	b0800317 	ldw	r2,12(r22)
   1370c:	b4800204 	addi	r18,r22,8
   13710:	18800315 	stw	r2,12(r3)
   13714:	10c00215 	stw	r3,8(r2)
   13718:	21801b36 	bltu	r4,r6,13788 <_realloc_r+0x2f8>
   1371c:	008004c4 	movi	r2,19
   13720:	1180352e 	bgeu	r2,r6,137f8 <_realloc_r+0x368>
   13724:	a8800017 	ldw	r2,0(r21)
   13728:	b0800215 	stw	r2,8(r22)
   1372c:	a8800117 	ldw	r2,4(r21)
   13730:	b0800315 	stw	r2,12(r22)
   13734:	008006c4 	movi	r2,27
   13738:	11807f36 	bltu	r2,r6,13938 <_realloc_r+0x4a8>
   1373c:	b0800404 	addi	r2,r22,16
   13740:	ad400204 	addi	r21,r21,8
   13744:	00002d06 	br	137fc <_realloc_r+0x36c>
   13748:	adbffe17 	ldw	r22,-8(r21)
   1374c:	00bfff04 	movi	r2,-4
   13750:	9dadc83a 	sub	r22,r19,r22
   13754:	b1000117 	ldw	r4,4(r22)
   13758:	2084703a 	and	r2,r4,r2
   1375c:	b03f7726 	beq	r22,zero,1353c <__alt_data_end+0xfffd4d3c>
   13760:	80af883a 	add	r23,r16,r2
   13764:	b8ff7516 	blt	r23,r3,1353c <__alt_data_end+0xfffd4d3c>
   13768:	b0800317 	ldw	r2,12(r22)
   1376c:	b0c00217 	ldw	r3,8(r22)
   13770:	81bfff04 	addi	r6,r16,-4
   13774:	01000904 	movi	r4,36
   13778:	18800315 	stw	r2,12(r3)
   1377c:	10c00215 	stw	r3,8(r2)
   13780:	b4800204 	addi	r18,r22,8
   13784:	21bfe52e 	bgeu	r4,r6,1371c <__alt_data_end+0xfffd4f1c>
   13788:	a80b883a 	mov	r5,r21
   1378c:	9009883a 	mov	r4,r18
   13790:	001306c0 	call	1306c <memmove>
   13794:	b821883a 	mov	r16,r23
   13798:	b027883a 	mov	r19,r22
   1379c:	003f8a06 	br	135c8 <__alt_data_end+0xfffd4dc8>
   137a0:	300b883a 	mov	r5,r6
   137a4:	dfc00917 	ldw	ra,36(sp)
   137a8:	df000817 	ldw	fp,32(sp)
   137ac:	ddc00717 	ldw	r23,28(sp)
   137b0:	dd800617 	ldw	r22,24(sp)
   137b4:	dd400517 	ldw	r21,20(sp)
   137b8:	dd000417 	ldw	r20,16(sp)
   137bc:	dcc00317 	ldw	r19,12(sp)
   137c0:	dc800217 	ldw	r18,8(sp)
   137c4:	dc400117 	ldw	r17,4(sp)
   137c8:	dc000017 	ldw	r16,0(sp)
   137cc:	dec00a04 	addi	sp,sp,40
   137d0:	00126341 	jmpi	12634 <_malloc_r>
   137d4:	a8c00017 	ldw	r3,0(r21)
   137d8:	90c00015 	stw	r3,0(r18)
   137dc:	a8c00117 	ldw	r3,4(r21)
   137e0:	90c00115 	stw	r3,4(r18)
   137e4:	00c006c4 	movi	r3,27
   137e8:	19804536 	bltu	r3,r6,13900 <_realloc_r+0x470>
   137ec:	90800204 	addi	r2,r18,8
   137f0:	a8c00204 	addi	r3,r21,8
   137f4:	003f6306 	br	13584 <__alt_data_end+0xfffd4d84>
   137f8:	9005883a 	mov	r2,r18
   137fc:	a8c00017 	ldw	r3,0(r21)
   13800:	b821883a 	mov	r16,r23
   13804:	b027883a 	mov	r19,r22
   13808:	10c00015 	stw	r3,0(r2)
   1380c:	a8c00117 	ldw	r3,4(r21)
   13810:	10c00115 	stw	r3,4(r2)
   13814:	a8c00217 	ldw	r3,8(r21)
   13818:	10c00215 	stw	r3,8(r2)
   1381c:	003f6a06 	br	135c8 <__alt_data_end+0xfffd4dc8>
   13820:	9c67883a 	add	r19,r19,r17
   13824:	4445c83a 	sub	r2,r8,r17
   13828:	e4c00215 	stw	r19,8(fp)
   1382c:	10800054 	ori	r2,r2,1
   13830:	98800115 	stw	r2,4(r19)
   13834:	a8bfff17 	ldw	r2,-4(r21)
   13838:	a009883a 	mov	r4,r20
   1383c:	1080004c 	andi	r2,r2,1
   13840:	1462b03a 	or	r17,r2,r17
   13844:	ac7fff15 	stw	r17,-4(r21)
   13848:	0028f4c0 	call	28f4c <__malloc_unlock>
   1384c:	a805883a 	mov	r2,r21
   13850:	003f6b06 	br	13600 <__alt_data_end+0xfffd4e00>
   13854:	a80b883a 	mov	r5,r21
   13858:	9009883a 	mov	r4,r18
   1385c:	001306c0 	call	1306c <memmove>
   13860:	003f4e06 	br	1359c <__alt_data_end+0xfffd4d9c>
   13864:	89000404 	addi	r4,r17,16
   13868:	b93fbc16 	blt	r23,r4,1375c <__alt_data_end+0xfffd4f5c>
   1386c:	b0800317 	ldw	r2,12(r22)
   13870:	b0c00217 	ldw	r3,8(r22)
   13874:	81bfff04 	addi	r6,r16,-4
   13878:	01000904 	movi	r4,36
   1387c:	18800315 	stw	r2,12(r3)
   13880:	10c00215 	stw	r3,8(r2)
   13884:	b4800204 	addi	r18,r22,8
   13888:	21804336 	bltu	r4,r6,13998 <_realloc_r+0x508>
   1388c:	008004c4 	movi	r2,19
   13890:	11803f2e 	bgeu	r2,r6,13990 <_realloc_r+0x500>
   13894:	a8800017 	ldw	r2,0(r21)
   13898:	b0800215 	stw	r2,8(r22)
   1389c:	a8800117 	ldw	r2,4(r21)
   138a0:	b0800315 	stw	r2,12(r22)
   138a4:	008006c4 	movi	r2,27
   138a8:	11803f36 	bltu	r2,r6,139a8 <_realloc_r+0x518>
   138ac:	b0800404 	addi	r2,r22,16
   138b0:	ad400204 	addi	r21,r21,8
   138b4:	a8c00017 	ldw	r3,0(r21)
   138b8:	10c00015 	stw	r3,0(r2)
   138bc:	a8c00117 	ldw	r3,4(r21)
   138c0:	10c00115 	stw	r3,4(r2)
   138c4:	a8c00217 	ldw	r3,8(r21)
   138c8:	10c00215 	stw	r3,8(r2)
   138cc:	b447883a 	add	r3,r22,r17
   138d0:	bc45c83a 	sub	r2,r23,r17
   138d4:	e0c00215 	stw	r3,8(fp)
   138d8:	10800054 	ori	r2,r2,1
   138dc:	18800115 	stw	r2,4(r3)
   138e0:	b0800117 	ldw	r2,4(r22)
   138e4:	a009883a 	mov	r4,r20
   138e8:	1080004c 	andi	r2,r2,1
   138ec:	1462b03a 	or	r17,r2,r17
   138f0:	b4400115 	stw	r17,4(r22)
   138f4:	0028f4c0 	call	28f4c <__malloc_unlock>
   138f8:	9005883a 	mov	r2,r18
   138fc:	003f4006 	br	13600 <__alt_data_end+0xfffd4e00>
   13900:	a8c00217 	ldw	r3,8(r21)
   13904:	90c00215 	stw	r3,8(r18)
   13908:	a8c00317 	ldw	r3,12(r21)
   1390c:	90c00315 	stw	r3,12(r18)
   13910:	30801126 	beq	r6,r2,13958 <_realloc_r+0x4c8>
   13914:	90800404 	addi	r2,r18,16
   13918:	a8c00404 	addi	r3,r21,16
   1391c:	003f1906 	br	13584 <__alt_data_end+0xfffd4d84>
   13920:	90ffff17 	ldw	r3,-4(r18)
   13924:	00bfff04 	movi	r2,-4
   13928:	a825883a 	mov	r18,r21
   1392c:	1884703a 	and	r2,r3,r2
   13930:	80a1883a 	add	r16,r16,r2
   13934:	003f2406 	br	135c8 <__alt_data_end+0xfffd4dc8>
   13938:	a8800217 	ldw	r2,8(r21)
   1393c:	b0800415 	stw	r2,16(r22)
   13940:	a8800317 	ldw	r2,12(r21)
   13944:	b0800515 	stw	r2,20(r22)
   13948:	31000a26 	beq	r6,r4,13974 <_realloc_r+0x4e4>
   1394c:	b0800604 	addi	r2,r22,24
   13950:	ad400404 	addi	r21,r21,16
   13954:	003fa906 	br	137fc <__alt_data_end+0xfffd4ffc>
   13958:	a9000417 	ldw	r4,16(r21)
   1395c:	90800604 	addi	r2,r18,24
   13960:	a8c00604 	addi	r3,r21,24
   13964:	91000415 	stw	r4,16(r18)
   13968:	a9000517 	ldw	r4,20(r21)
   1396c:	91000515 	stw	r4,20(r18)
   13970:	003f0406 	br	13584 <__alt_data_end+0xfffd4d84>
   13974:	a8c00417 	ldw	r3,16(r21)
   13978:	ad400604 	addi	r21,r21,24
   1397c:	b0800804 	addi	r2,r22,32
   13980:	b0c00615 	stw	r3,24(r22)
   13984:	a8ffff17 	ldw	r3,-4(r21)
   13988:	b0c00715 	stw	r3,28(r22)
   1398c:	003f9b06 	br	137fc <__alt_data_end+0xfffd4ffc>
   13990:	9005883a 	mov	r2,r18
   13994:	003fc706 	br	138b4 <__alt_data_end+0xfffd50b4>
   13998:	a80b883a 	mov	r5,r21
   1399c:	9009883a 	mov	r4,r18
   139a0:	001306c0 	call	1306c <memmove>
   139a4:	003fc906 	br	138cc <__alt_data_end+0xfffd50cc>
   139a8:	a8800217 	ldw	r2,8(r21)
   139ac:	b0800415 	stw	r2,16(r22)
   139b0:	a8800317 	ldw	r2,12(r21)
   139b4:	b0800515 	stw	r2,20(r22)
   139b8:	31000726 	beq	r6,r4,139d8 <_realloc_r+0x548>
   139bc:	b0800604 	addi	r2,r22,24
   139c0:	ad400404 	addi	r21,r21,16
   139c4:	003fbb06 	br	138b4 <__alt_data_end+0xfffd50b4>
   139c8:	a009883a 	mov	r4,r20
   139cc:	0028f4c0 	call	28f4c <__malloc_unlock>
   139d0:	0005883a 	mov	r2,zero
   139d4:	003f0a06 	br	13600 <__alt_data_end+0xfffd4e00>
   139d8:	a8c00417 	ldw	r3,16(r21)
   139dc:	ad400604 	addi	r21,r21,24
   139e0:	b0800804 	addi	r2,r22,32
   139e4:	b0c00615 	stw	r3,24(r22)
   139e8:	a8ffff17 	ldw	r3,-4(r21)
   139ec:	b0c00715 	stw	r3,28(r22)
   139f0:	003fb006 	br	138b4 <__alt_data_end+0xfffd50b4>

000139f4 <lflush>:
   139f4:	2080030b 	ldhu	r2,12(r4)
   139f8:	00c00244 	movi	r3,9
   139fc:	1080024c 	andi	r2,r2,9
   13a00:	10c00226 	beq	r2,r3,13a0c <lflush+0x18>
   13a04:	0005883a 	mov	r2,zero
   13a08:	f800283a 	ret
   13a0c:	0010f041 	jmpi	10f04 <fflush>

00013a10 <__srefill_r>:
   13a10:	defffc04 	addi	sp,sp,-16
   13a14:	dc400115 	stw	r17,4(sp)
   13a18:	dc000015 	stw	r16,0(sp)
   13a1c:	dfc00315 	stw	ra,12(sp)
   13a20:	dc800215 	stw	r18,8(sp)
   13a24:	2023883a 	mov	r17,r4
   13a28:	2821883a 	mov	r16,r5
   13a2c:	20000226 	beq	r4,zero,13a38 <__srefill_r+0x28>
   13a30:	20800e17 	ldw	r2,56(r4)
   13a34:	10003c26 	beq	r2,zero,13b28 <__srefill_r+0x118>
   13a38:	80c0030b 	ldhu	r3,12(r16)
   13a3c:	1908000c 	andi	r4,r3,8192
   13a40:	1805883a 	mov	r2,r3
   13a44:	2000071e 	bne	r4,zero,13a64 <__srefill_r+0x54>
   13a48:	81001917 	ldw	r4,100(r16)
   13a4c:	18880014 	ori	r2,r3,8192
   13a50:	00f7ffc4 	movi	r3,-8193
   13a54:	20c8703a 	and	r4,r4,r3
   13a58:	8080030d 	sth	r2,12(r16)
   13a5c:	1007883a 	mov	r3,r2
   13a60:	81001915 	stw	r4,100(r16)
   13a64:	80000115 	stw	zero,4(r16)
   13a68:	1100080c 	andi	r4,r2,32
   13a6c:	2000571e 	bne	r4,zero,13bcc <__srefill_r+0x1bc>
   13a70:	1100010c 	andi	r4,r2,4
   13a74:	20001f26 	beq	r4,zero,13af4 <__srefill_r+0xe4>
   13a78:	81400c17 	ldw	r5,48(r16)
   13a7c:	28000826 	beq	r5,zero,13aa0 <__srefill_r+0x90>
   13a80:	80801004 	addi	r2,r16,64
   13a84:	28800226 	beq	r5,r2,13a90 <__srefill_r+0x80>
   13a88:	8809883a 	mov	r4,r17
   13a8c:	00116140 	call	11614 <_free_r>
   13a90:	80800f17 	ldw	r2,60(r16)
   13a94:	80000c15 	stw	zero,48(r16)
   13a98:	80800115 	stw	r2,4(r16)
   13a9c:	1000391e 	bne	r2,zero,13b84 <__srefill_r+0x174>
   13aa0:	80800417 	ldw	r2,16(r16)
   13aa4:	10004b26 	beq	r2,zero,13bd4 <__srefill_r+0x1c4>
   13aa8:	8480030b 	ldhu	r18,12(r16)
   13aac:	908000cc 	andi	r2,r18,3
   13ab0:	10001f1e 	bne	r2,zero,13b30 <__srefill_r+0x120>
   13ab4:	81800417 	ldw	r6,16(r16)
   13ab8:	80800817 	ldw	r2,32(r16)
   13abc:	81c00517 	ldw	r7,20(r16)
   13ac0:	81400717 	ldw	r5,28(r16)
   13ac4:	81800015 	stw	r6,0(r16)
   13ac8:	8809883a 	mov	r4,r17
   13acc:	103ee83a 	callr	r2
   13ad0:	80800115 	stw	r2,4(r16)
   13ad4:	00800e0e 	bge	zero,r2,13b10 <__srefill_r+0x100>
   13ad8:	0005883a 	mov	r2,zero
   13adc:	dfc00317 	ldw	ra,12(sp)
   13ae0:	dc800217 	ldw	r18,8(sp)
   13ae4:	dc400117 	ldw	r17,4(sp)
   13ae8:	dc000017 	ldw	r16,0(sp)
   13aec:	dec00404 	addi	sp,sp,16
   13af0:	f800283a 	ret
   13af4:	1100040c 	andi	r4,r2,16
   13af8:	20003026 	beq	r4,zero,13bbc <__srefill_r+0x1ac>
   13afc:	1080020c 	andi	r2,r2,8
   13b00:	1000241e 	bne	r2,zero,13b94 <__srefill_r+0x184>
   13b04:	18c00114 	ori	r3,r3,4
   13b08:	80c0030d 	sth	r3,12(r16)
   13b0c:	003fe406 	br	13aa0 <__alt_data_end+0xfffd52a0>
   13b10:	80c0030b 	ldhu	r3,12(r16)
   13b14:	1000161e 	bne	r2,zero,13b70 <__srefill_r+0x160>
   13b18:	18c00814 	ori	r3,r3,32
   13b1c:	00bfffc4 	movi	r2,-1
   13b20:	80c0030d 	sth	r3,12(r16)
   13b24:	003fed06 	br	13adc <__alt_data_end+0xfffd52dc>
   13b28:	00112940 	call	11294 <__sinit>
   13b2c:	003fc206 	br	13a38 <__alt_data_end+0xfffd5238>
   13b30:	008000f4 	movhi	r2,3
   13b34:	10ac5204 	addi	r2,r2,-20152
   13b38:	11000017 	ldw	r4,0(r2)
   13b3c:	01400074 	movhi	r5,1
   13b40:	00800044 	movi	r2,1
   13b44:	294e7d04 	addi	r5,r5,14836
   13b48:	8080030d 	sth	r2,12(r16)
   13b4c:	00122c80 	call	122c8 <_fwalk>
   13b50:	00800244 	movi	r2,9
   13b54:	8480030d 	sth	r18,12(r16)
   13b58:	9480024c 	andi	r18,r18,9
   13b5c:	90bfd51e 	bne	r18,r2,13ab4 <__alt_data_end+0xfffd52b4>
   13b60:	800b883a 	mov	r5,r16
   13b64:	8809883a 	mov	r4,r17
   13b68:	0010c8c0 	call	10c8c <__sflush_r>
   13b6c:	003fd106 	br	13ab4 <__alt_data_end+0xfffd52b4>
   13b70:	18c01014 	ori	r3,r3,64
   13b74:	80000115 	stw	zero,4(r16)
   13b78:	00bfffc4 	movi	r2,-1
   13b7c:	80c0030d 	sth	r3,12(r16)
   13b80:	003fd606 	br	13adc <__alt_data_end+0xfffd52dc>
   13b84:	80c00e17 	ldw	r3,56(r16)
   13b88:	0005883a 	mov	r2,zero
   13b8c:	80c00015 	stw	r3,0(r16)
   13b90:	003fd206 	br	13adc <__alt_data_end+0xfffd52dc>
   13b94:	800b883a 	mov	r5,r16
   13b98:	8809883a 	mov	r4,r17
   13b9c:	0010ea80 	call	10ea8 <_fflush_r>
   13ba0:	10000a1e 	bne	r2,zero,13bcc <__srefill_r+0x1bc>
   13ba4:	8080030b 	ldhu	r2,12(r16)
   13ba8:	00fffdc4 	movi	r3,-9
   13bac:	80000215 	stw	zero,8(r16)
   13bb0:	1886703a 	and	r3,r3,r2
   13bb4:	80000615 	stw	zero,24(r16)
   13bb8:	003fd206 	br	13b04 <__alt_data_end+0xfffd5304>
   13bbc:	00800244 	movi	r2,9
   13bc0:	88800015 	stw	r2,0(r17)
   13bc4:	18c01014 	ori	r3,r3,64
   13bc8:	80c0030d 	sth	r3,12(r16)
   13bcc:	00bfffc4 	movi	r2,-1
   13bd0:	003fc206 	br	13adc <__alt_data_end+0xfffd52dc>
   13bd4:	800b883a 	mov	r5,r16
   13bd8:	8809883a 	mov	r4,r17
   13bdc:	00124500 	call	12450 <__smakebuf_r>
   13be0:	003fb106 	br	13aa8 <__alt_data_end+0xfffd52a8>

00013be4 <_sbrk_r>:
   13be4:	defffd04 	addi	sp,sp,-12
   13be8:	dc000015 	stw	r16,0(sp)
   13bec:	040000f4 	movhi	r16,3
   13bf0:	dc400115 	stw	r17,4(sp)
   13bf4:	84300b04 	addi	r16,r16,-16340
   13bf8:	2023883a 	mov	r17,r4
   13bfc:	2809883a 	mov	r4,r5
   13c00:	dfc00215 	stw	ra,8(sp)
   13c04:	80000015 	stw	zero,0(r16)
   13c08:	0028fe40 	call	28fe4 <sbrk>
   13c0c:	00ffffc4 	movi	r3,-1
   13c10:	10c00526 	beq	r2,r3,13c28 <_sbrk_r+0x44>
   13c14:	dfc00217 	ldw	ra,8(sp)
   13c18:	dc400117 	ldw	r17,4(sp)
   13c1c:	dc000017 	ldw	r16,0(sp)
   13c20:	dec00304 	addi	sp,sp,12
   13c24:	f800283a 	ret
   13c28:	80c00017 	ldw	r3,0(r16)
   13c2c:	183ff926 	beq	r3,zero,13c14 <__alt_data_end+0xfffd5414>
   13c30:	88c00015 	stw	r3,0(r17)
   13c34:	003ff706 	br	13c14 <__alt_data_end+0xfffd5414>

00013c38 <sscanf>:
   13c38:	deffe204 	addi	sp,sp,-120
   13c3c:	dc001a15 	stw	r16,104(sp)
   13c40:	2821883a 	mov	r16,r5
   13c44:	dfc01b15 	stw	ra,108(sp)
   13c48:	d9801c15 	stw	r6,112(sp)
   13c4c:	d9c01d15 	stw	r7,116(sp)
   13c50:	00c08104 	movi	r3,516
   13c54:	d8c0030d 	sth	r3,12(sp)
   13c58:	d9000015 	stw	r4,0(sp)
   13c5c:	d9000415 	stw	r4,16(sp)
   13c60:	0013f440 	call	13f44 <strlen>
   13c64:	00c000f4 	movhi	r3,3
   13c68:	18ec5304 	addi	r3,r3,-20148
   13c6c:	d8800115 	stw	r2,4(sp)
   13c70:	d8800515 	stw	r2,20(sp)
   13c74:	19000017 	ldw	r4,0(r3)
   13c78:	00800074 	movhi	r2,1
   13c7c:	108f6004 	addi	r2,r2,15744
   13c80:	d8800815 	stw	r2,32(sp)
   13c84:	d9c01c04 	addi	r7,sp,112
   13c88:	800d883a 	mov	r6,r16
   13c8c:	d80b883a 	mov	r5,sp
   13c90:	00bfffc4 	movi	r2,-1
   13c94:	d8000c15 	stw	zero,48(sp)
   13c98:	d8001115 	stw	zero,68(sp)
   13c9c:	d880038d 	sth	r2,14(sp)
   13ca0:	0013fdc0 	call	13fdc <__ssvfscanf_r>
   13ca4:	dfc01b17 	ldw	ra,108(sp)
   13ca8:	dc001a17 	ldw	r16,104(sp)
   13cac:	dec01e04 	addi	sp,sp,120
   13cb0:	f800283a 	ret

00013cb4 <_sscanf_r>:
   13cb4:	deffe204 	addi	sp,sp,-120
   13cb8:	dc001b15 	stw	r16,108(sp)
   13cbc:	2021883a 	mov	r16,r4
   13cc0:	dfc01c15 	stw	ra,112(sp)
   13cc4:	d9c01d15 	stw	r7,116(sp)
   13cc8:	00808104 	movi	r2,516
   13ccc:	2809883a 	mov	r4,r5
   13cd0:	d9400015 	stw	r5,0(sp)
   13cd4:	d9400415 	stw	r5,16(sp)
   13cd8:	d9801a15 	stw	r6,104(sp)
   13cdc:	d880030d 	sth	r2,12(sp)
   13ce0:	0013f440 	call	13f44 <strlen>
   13ce4:	d8800115 	stw	r2,4(sp)
   13ce8:	d8800515 	stw	r2,20(sp)
   13cec:	d9801a17 	ldw	r6,104(sp)
   13cf0:	00800074 	movhi	r2,1
   13cf4:	108f6004 	addi	r2,r2,15744
   13cf8:	d8800815 	stw	r2,32(sp)
   13cfc:	d9c01d04 	addi	r7,sp,116
   13d00:	d80b883a 	mov	r5,sp
   13d04:	8009883a 	mov	r4,r16
   13d08:	00bfffc4 	movi	r2,-1
   13d0c:	d8000c15 	stw	zero,48(sp)
   13d10:	d8001115 	stw	zero,68(sp)
   13d14:	d880038d 	sth	r2,14(sp)
   13d18:	0013fdc0 	call	13fdc <__ssvfscanf_r>
   13d1c:	dfc01c17 	ldw	ra,112(sp)
   13d20:	dc001b17 	ldw	r16,108(sp)
   13d24:	dec01e04 	addi	sp,sp,120
   13d28:	f800283a 	ret

00013d2c <__sread>:
   13d2c:	defffe04 	addi	sp,sp,-8
   13d30:	dc000015 	stw	r16,0(sp)
   13d34:	2821883a 	mov	r16,r5
   13d38:	2940038f 	ldh	r5,14(r5)
   13d3c:	dfc00115 	stw	ra,4(sp)
   13d40:	001ad1c0 	call	1ad1c <_read_r>
   13d44:	10000716 	blt	r2,zero,13d64 <__sread+0x38>
   13d48:	80c01417 	ldw	r3,80(r16)
   13d4c:	1887883a 	add	r3,r3,r2
   13d50:	80c01415 	stw	r3,80(r16)
   13d54:	dfc00117 	ldw	ra,4(sp)
   13d58:	dc000017 	ldw	r16,0(sp)
   13d5c:	dec00204 	addi	sp,sp,8
   13d60:	f800283a 	ret
   13d64:	80c0030b 	ldhu	r3,12(r16)
   13d68:	18fbffcc 	andi	r3,r3,61439
   13d6c:	80c0030d 	sth	r3,12(r16)
   13d70:	dfc00117 	ldw	ra,4(sp)
   13d74:	dc000017 	ldw	r16,0(sp)
   13d78:	dec00204 	addi	sp,sp,8
   13d7c:	f800283a 	ret

00013d80 <__seofread>:
   13d80:	0005883a 	mov	r2,zero
   13d84:	f800283a 	ret

00013d88 <__swrite>:
   13d88:	2880030b 	ldhu	r2,12(r5)
   13d8c:	defffb04 	addi	sp,sp,-20
   13d90:	dcc00315 	stw	r19,12(sp)
   13d94:	dc800215 	stw	r18,8(sp)
   13d98:	dc400115 	stw	r17,4(sp)
   13d9c:	dc000015 	stw	r16,0(sp)
   13da0:	dfc00415 	stw	ra,16(sp)
   13da4:	10c0400c 	andi	r3,r2,256
   13da8:	2821883a 	mov	r16,r5
   13dac:	2023883a 	mov	r17,r4
   13db0:	3025883a 	mov	r18,r6
   13db4:	3827883a 	mov	r19,r7
   13db8:	18000526 	beq	r3,zero,13dd0 <__swrite+0x48>
   13dbc:	2940038f 	ldh	r5,14(r5)
   13dc0:	01c00084 	movi	r7,2
   13dc4:	000d883a 	mov	r6,zero
   13dc8:	00199e00 	call	199e0 <_lseek_r>
   13dcc:	8080030b 	ldhu	r2,12(r16)
   13dd0:	8140038f 	ldh	r5,14(r16)
   13dd4:	10bbffcc 	andi	r2,r2,61439
   13dd8:	980f883a 	mov	r7,r19
   13ddc:	900d883a 	mov	r6,r18
   13de0:	8809883a 	mov	r4,r17
   13de4:	8080030d 	sth	r2,12(r16)
   13de8:	dfc00417 	ldw	ra,16(sp)
   13dec:	dcc00317 	ldw	r19,12(sp)
   13df0:	dc800217 	ldw	r18,8(sp)
   13df4:	dc400117 	ldw	r17,4(sp)
   13df8:	dc000017 	ldw	r16,0(sp)
   13dfc:	dec00504 	addi	sp,sp,20
   13e00:	0017d1c1 	jmpi	17d1c <_write_r>

00013e04 <__sseek>:
   13e04:	defffe04 	addi	sp,sp,-8
   13e08:	dc000015 	stw	r16,0(sp)
   13e0c:	2821883a 	mov	r16,r5
   13e10:	2940038f 	ldh	r5,14(r5)
   13e14:	dfc00115 	stw	ra,4(sp)
   13e18:	00199e00 	call	199e0 <_lseek_r>
   13e1c:	00ffffc4 	movi	r3,-1
   13e20:	10c00826 	beq	r2,r3,13e44 <__sseek+0x40>
   13e24:	80c0030b 	ldhu	r3,12(r16)
   13e28:	80801415 	stw	r2,80(r16)
   13e2c:	18c40014 	ori	r3,r3,4096
   13e30:	80c0030d 	sth	r3,12(r16)
   13e34:	dfc00117 	ldw	ra,4(sp)
   13e38:	dc000017 	ldw	r16,0(sp)
   13e3c:	dec00204 	addi	sp,sp,8
   13e40:	f800283a 	ret
   13e44:	80c0030b 	ldhu	r3,12(r16)
   13e48:	18fbffcc 	andi	r3,r3,61439
   13e4c:	80c0030d 	sth	r3,12(r16)
   13e50:	dfc00117 	ldw	ra,4(sp)
   13e54:	dc000017 	ldw	r16,0(sp)
   13e58:	dec00204 	addi	sp,sp,8
   13e5c:	f800283a 	ret

00013e60 <__sclose>:
   13e60:	2940038f 	ldh	r5,14(r5)
   13e64:	0017ed01 	jmpi	17ed0 <_close_r>

00013e68 <strcmp>:
   13e68:	2144b03a 	or	r2,r4,r5
   13e6c:	108000cc 	andi	r2,r2,3
   13e70:	1000171e 	bne	r2,zero,13ed0 <strcmp+0x68>
   13e74:	20800017 	ldw	r2,0(r4)
   13e78:	28c00017 	ldw	r3,0(r5)
   13e7c:	10c0141e 	bne	r2,r3,13ed0 <strcmp+0x68>
   13e80:	027fbff4 	movhi	r9,65279
   13e84:	4a7fbfc4 	addi	r9,r9,-257
   13e88:	0086303a 	nor	r3,zero,r2
   13e8c:	02202074 	movhi	r8,32897
   13e90:	1245883a 	add	r2,r2,r9
   13e94:	42202004 	addi	r8,r8,-32640
   13e98:	10c4703a 	and	r2,r2,r3
   13e9c:	1204703a 	and	r2,r2,r8
   13ea0:	10000226 	beq	r2,zero,13eac <strcmp+0x44>
   13ea4:	00002306 	br	13f34 <strcmp+0xcc>
   13ea8:	1000221e 	bne	r2,zero,13f34 <strcmp+0xcc>
   13eac:	21000104 	addi	r4,r4,4
   13eb0:	20c00017 	ldw	r3,0(r4)
   13eb4:	29400104 	addi	r5,r5,4
   13eb8:	29800017 	ldw	r6,0(r5)
   13ebc:	1a4f883a 	add	r7,r3,r9
   13ec0:	00c4303a 	nor	r2,zero,r3
   13ec4:	3884703a 	and	r2,r7,r2
   13ec8:	1204703a 	and	r2,r2,r8
   13ecc:	19bff626 	beq	r3,r6,13ea8 <__alt_data_end+0xfffd56a8>
   13ed0:	20800003 	ldbu	r2,0(r4)
   13ed4:	10c03fcc 	andi	r3,r2,255
   13ed8:	18c0201c 	xori	r3,r3,128
   13edc:	18ffe004 	addi	r3,r3,-128
   13ee0:	18000c26 	beq	r3,zero,13f14 <strcmp+0xac>
   13ee4:	29800007 	ldb	r6,0(r5)
   13ee8:	19800326 	beq	r3,r6,13ef8 <strcmp+0x90>
   13eec:	00001306 	br	13f3c <strcmp+0xd4>
   13ef0:	29800007 	ldb	r6,0(r5)
   13ef4:	11800b1e 	bne	r2,r6,13f24 <strcmp+0xbc>
   13ef8:	21000044 	addi	r4,r4,1
   13efc:	20c00003 	ldbu	r3,0(r4)
   13f00:	29400044 	addi	r5,r5,1
   13f04:	18803fcc 	andi	r2,r3,255
   13f08:	1080201c 	xori	r2,r2,128
   13f0c:	10bfe004 	addi	r2,r2,-128
   13f10:	103ff71e 	bne	r2,zero,13ef0 <__alt_data_end+0xfffd56f0>
   13f14:	0007883a 	mov	r3,zero
   13f18:	28800003 	ldbu	r2,0(r5)
   13f1c:	1885c83a 	sub	r2,r3,r2
   13f20:	f800283a 	ret
   13f24:	28800003 	ldbu	r2,0(r5)
   13f28:	18c03fcc 	andi	r3,r3,255
   13f2c:	1885c83a 	sub	r2,r3,r2
   13f30:	f800283a 	ret
   13f34:	0005883a 	mov	r2,zero
   13f38:	f800283a 	ret
   13f3c:	10c03fcc 	andi	r3,r2,255
   13f40:	003ff506 	br	13f18 <__alt_data_end+0xfffd5718>

00013f44 <strlen>:
   13f44:	208000cc 	andi	r2,r4,3
   13f48:	10002026 	beq	r2,zero,13fcc <strlen+0x88>
   13f4c:	20800007 	ldb	r2,0(r4)
   13f50:	10002026 	beq	r2,zero,13fd4 <strlen+0x90>
   13f54:	2005883a 	mov	r2,r4
   13f58:	00000206 	br	13f64 <strlen+0x20>
   13f5c:	10c00007 	ldb	r3,0(r2)
   13f60:	18001826 	beq	r3,zero,13fc4 <strlen+0x80>
   13f64:	10800044 	addi	r2,r2,1
   13f68:	10c000cc 	andi	r3,r2,3
   13f6c:	183ffb1e 	bne	r3,zero,13f5c <__alt_data_end+0xfffd575c>
   13f70:	10c00017 	ldw	r3,0(r2)
   13f74:	01ffbff4 	movhi	r7,65279
   13f78:	39ffbfc4 	addi	r7,r7,-257
   13f7c:	00ca303a 	nor	r5,zero,r3
   13f80:	01a02074 	movhi	r6,32897
   13f84:	19c7883a 	add	r3,r3,r7
   13f88:	31a02004 	addi	r6,r6,-32640
   13f8c:	1946703a 	and	r3,r3,r5
   13f90:	1986703a 	and	r3,r3,r6
   13f94:	1800091e 	bne	r3,zero,13fbc <strlen+0x78>
   13f98:	10800104 	addi	r2,r2,4
   13f9c:	10c00017 	ldw	r3,0(r2)
   13fa0:	19cb883a 	add	r5,r3,r7
   13fa4:	00c6303a 	nor	r3,zero,r3
   13fa8:	28c6703a 	and	r3,r5,r3
   13fac:	1986703a 	and	r3,r3,r6
   13fb0:	183ff926 	beq	r3,zero,13f98 <__alt_data_end+0xfffd5798>
   13fb4:	00000106 	br	13fbc <strlen+0x78>
   13fb8:	10800044 	addi	r2,r2,1
   13fbc:	10c00007 	ldb	r3,0(r2)
   13fc0:	183ffd1e 	bne	r3,zero,13fb8 <__alt_data_end+0xfffd57b8>
   13fc4:	1105c83a 	sub	r2,r2,r4
   13fc8:	f800283a 	ret
   13fcc:	2005883a 	mov	r2,r4
   13fd0:	003fe706 	br	13f70 <__alt_data_end+0xfffd5770>
   13fd4:	0005883a 	mov	r2,zero
   13fd8:	f800283a 	ret

00013fdc <__ssvfscanf_r>:
   13fdc:	2880030b 	ldhu	r2,12(r5)
   13fe0:	deff4b04 	addi	sp,sp,-724
   13fe4:	df00b315 	stw	fp,716(sp)
   13fe8:	ddc0b215 	stw	r23,712(sp)
   13fec:	dfc0b415 	stw	ra,720(sp)
   13ff0:	dd80b115 	stw	r22,708(sp)
   13ff4:	dd40b015 	stw	r21,704(sp)
   13ff8:	dd00af15 	stw	r20,700(sp)
   13ffc:	dcc0ae15 	stw	r19,696(sp)
   14000:	dc80ad15 	stw	r18,692(sp)
   14004:	dc40ac15 	stw	r17,688(sp)
   14008:	dc00ab15 	stw	r16,684(sp)
   1400c:	10c8000c 	andi	r3,r2,8192
   14010:	d9c09c15 	stw	r7,624(sp)
   14014:	2839883a 	mov	fp,r5
   14018:	202f883a 	mov	r23,r4
   1401c:	1800061e 	bne	r3,zero,14038 <__ssvfscanf_r+0x5c>
   14020:	29001917 	ldw	r4,100(r5)
   14024:	00f7ffc4 	movi	r3,-8193
   14028:	10880014 	ori	r2,r2,8192
   1402c:	20c6703a 	and	r3,r4,r3
   14030:	2880030d 	sth	r2,12(r5)
   14034:	28c01915 	stw	r3,100(r5)
   14038:	30800003 	ldbu	r2,0(r6)
   1403c:	0021883a 	mov	r16,zero
   14040:	058000f4 	movhi	r22,3
   14044:	d800a115 	stw	zero,644(sp)
   14048:	d8009e15 	stw	zero,632(sp)
   1404c:	d800a015 	stw	zero,640(sp)
   14050:	d8809b15 	stw	r2,620(sp)
   14054:	b5ac5604 	addi	r22,r22,-20136
   14058:	8025883a 	mov	r18,r16
   1405c:	e027883a 	mov	r19,fp
   14060:	35000044 	addi	r20,r6,1
   14064:	10001e26 	beq	r2,zero,140e0 <__ssvfscanf_r+0x104>
   14068:	b4000017 	ldw	r16,0(r22)
   1406c:	8087883a 	add	r3,r16,r2
   14070:	18c00043 	ldbu	r3,1(r3)
   14074:	18c0020c 	andi	r3,r3,8
   14078:	18001b26 	beq	r3,zero,140e8 <__ssvfscanf_r+0x10c>
   1407c:	98800117 	ldw	r2,4(r19)
   14080:	00800e0e 	bge	zero,r2,140bc <__ssvfscanf_r+0xe0>
   14084:	98c00017 	ldw	r3,0(r19)
   14088:	b1000017 	ldw	r4,0(r22)
   1408c:	18800003 	ldbu	r2,0(r3)
   14090:	2085883a 	add	r2,r4,r2
   14094:	10800043 	ldbu	r2,1(r2)
   14098:	1080020c 	andi	r2,r2,8
   1409c:	10000b26 	beq	r2,zero,140cc <__ssvfscanf_r+0xf0>
   140a0:	98800117 	ldw	r2,4(r19)
   140a4:	18c00044 	addi	r3,r3,1
   140a8:	98c00015 	stw	r3,0(r19)
   140ac:	10bfffc4 	addi	r2,r2,-1
   140b0:	98800115 	stw	r2,4(r19)
   140b4:	94800044 	addi	r18,r18,1
   140b8:	00bff216 	blt	zero,r2,14084 <__alt_data_end+0xfffd5884>
   140bc:	980b883a 	mov	r5,r19
   140c0:	b809883a 	mov	r4,r23
   140c4:	001d2ac0 	call	1d2ac <__ssrefill_r>
   140c8:	103fee26 	beq	r2,zero,14084 <__alt_data_end+0xfffd5884>
   140cc:	a00d883a 	mov	r6,r20
   140d0:	30800003 	ldbu	r2,0(r6)
   140d4:	35000044 	addi	r20,r6,1
   140d8:	d8809b15 	stw	r2,620(sp)
   140dc:	103fe21e 	bne	r2,zero,14068 <__alt_data_end+0xfffd5868>
   140e0:	d880a017 	ldw	r2,640(sp)
   140e4:	00009a06 	br	14350 <__ssvfscanf_r+0x374>
   140e8:	00c00944 	movi	r3,37
   140ec:	10c0891e 	bne	r2,r3,14314 <__ssvfscanf_r+0x338>
   140f0:	0039883a 	mov	fp,zero
   140f4:	35400043 	ldbu	r21,1(r6)
   140f8:	0023883a 	mov	r17,zero
   140fc:	01801e04 	movi	r6,120
   14100:	00c01b04 	movi	r3,108
   14104:	e009883a 	mov	r4,fp
   14108:	a1c00044 	addi	r7,r20,1
   1410c:	3540a236 	bltu	r6,r21,14398 <__ssvfscanf_r+0x3bc>
   14110:	a80490ba 	slli	r2,r21,2
   14114:	01400074 	movhi	r5,1
   14118:	29504a04 	addi	r5,r5,16680
   1411c:	1145883a 	add	r2,r2,r5
   14120:	10800017 	ldw	r2,0(r2)
   14124:	1000683a 	jmp	r2
   14128:	0001434c 	andi	zero,zero,1293
   1412c:	00014398 	cmpnei	zero,zero,1294
   14130:	00014398 	cmpnei	zero,zero,1294
   14134:	00014398 	cmpnei	zero,zero,1294
   14138:	00014398 	cmpnei	zero,zero,1294
   1413c:	00014398 	cmpnei	zero,zero,1294
   14140:	00014398 	cmpnei	zero,zero,1294
   14144:	00014398 	cmpnei	zero,zero,1294
   14148:	00014398 	cmpnei	zero,zero,1294
   1414c:	00014398 	cmpnei	zero,zero,1294
   14150:	00014398 	cmpnei	zero,zero,1294
   14154:	00014398 	cmpnei	zero,zero,1294
   14158:	00014398 	cmpnei	zero,zero,1294
   1415c:	00014398 	cmpnei	zero,zero,1294
   14160:	00014398 	cmpnei	zero,zero,1294
   14164:	00014398 	cmpnei	zero,zero,1294
   14168:	00014398 	cmpnei	zero,zero,1294
   1416c:	00014398 	cmpnei	zero,zero,1294
   14170:	00014398 	cmpnei	zero,zero,1294
   14174:	00014398 	cmpnei	zero,zero,1294
   14178:	00014398 	cmpnei	zero,zero,1294
   1417c:	00014398 	cmpnei	zero,zero,1294
   14180:	00014398 	cmpnei	zero,zero,1294
   14184:	00014398 	cmpnei	zero,zero,1294
   14188:	00014398 	cmpnei	zero,zero,1294
   1418c:	00014398 	cmpnei	zero,zero,1294
   14190:	00014398 	cmpnei	zero,zero,1294
   14194:	00014398 	cmpnei	zero,zero,1294
   14198:	00014398 	cmpnei	zero,zero,1294
   1419c:	00014398 	cmpnei	zero,zero,1294
   141a0:	00014398 	cmpnei	zero,zero,1294
   141a4:	00014398 	cmpnei	zero,zero,1294
   141a8:	00014398 	cmpnei	zero,zero,1294
   141ac:	00014398 	cmpnei	zero,zero,1294
   141b0:	00014398 	cmpnei	zero,zero,1294
   141b4:	00014398 	cmpnei	zero,zero,1294
   141b8:	00014398 	cmpnei	zero,zero,1294
   141bc:	0001430c 	andi	zero,zero,1292
   141c0:	00014398 	cmpnei	zero,zero,1294
   141c4:	00014398 	cmpnei	zero,zero,1294
   141c8:	00014398 	cmpnei	zero,zero,1294
   141cc:	00014398 	cmpnei	zero,zero,1294
   141d0:	00014380 	call	1438 <LMS7002M_afe_enable+0xf4>
   141d4:	00014398 	cmpnei	zero,zero,1294
   141d8:	00014398 	cmpnei	zero,zero,1294
   141dc:	00014398 	cmpnei	zero,zero,1294
   141e0:	00014398 	cmpnei	zero,zero,1294
   141e4:	00014398 	cmpnei	zero,zero,1294
   141e8:	000144e0 	cmpeqi	zero,zero,1299
   141ec:	000144e0 	cmpeqi	zero,zero,1299
   141f0:	000144e0 	cmpeqi	zero,zero,1299
   141f4:	000144e0 	cmpeqi	zero,zero,1299
   141f8:	000144e0 	cmpeqi	zero,zero,1299
   141fc:	000144e0 	cmpeqi	zero,zero,1299
   14200:	000144e0 	cmpeqi	zero,zero,1299
   14204:	000144e0 	cmpeqi	zero,zero,1299
   14208:	000144e0 	cmpeqi	zero,zero,1299
   1420c:	000144e0 	cmpeqi	zero,zero,1299
   14210:	00014398 	cmpnei	zero,zero,1294
   14214:	00014398 	cmpnei	zero,zero,1294
   14218:	00014398 	cmpnei	zero,zero,1294
   1421c:	00014398 	cmpnei	zero,zero,1294
   14220:	00014398 	cmpnei	zero,zero,1294
   14224:	00014398 	cmpnei	zero,zero,1294
   14228:	00014398 	cmpnei	zero,zero,1294
   1422c:	00014398 	cmpnei	zero,zero,1294
   14230:	00014398 	cmpnei	zero,zero,1294
   14234:	00014398 	cmpnei	zero,zero,1294
   14238:	000144b0 	cmpltui	zero,zero,1298
   1423c:	0001458c 	andi	zero,zero,1302
   14240:	00014398 	cmpnei	zero,zero,1294
   14244:	0001458c 	andi	zero,zero,1302
   14248:	00014398 	cmpnei	zero,zero,1294
   1424c:	00014398 	cmpnei	zero,zero,1294
   14250:	00014398 	cmpnei	zero,zero,1294
   14254:	00014398 	cmpnei	zero,zero,1294
   14258:	00014578 	rdprs	zero,zero,1301
   1425c:	00014398 	cmpnei	zero,zero,1294
   14260:	00014398 	cmpnei	zero,zero,1294
   14264:	00014548 	cmpgei	zero,zero,1301
   14268:	00014398 	cmpnei	zero,zero,1294
   1426c:	00014398 	cmpnei	zero,zero,1294
   14270:	00014398 	cmpnei	zero,zero,1294
   14274:	00014398 	cmpnei	zero,zero,1294
   14278:	00014398 	cmpnei	zero,zero,1294
   1427c:	00014398 	cmpnei	zero,zero,1294
   14280:	00014398 	cmpnei	zero,zero,1294
   14284:	00014398 	cmpnei	zero,zero,1294
   14288:	00014518 	cmpnei	zero,zero,1300
   1428c:	00014398 	cmpnei	zero,zero,1294
   14290:	00014398 	cmpnei	zero,zero,1294
   14294:	000146d4 	movui	zero,1307
   14298:	00014398 	cmpnei	zero,zero,1294
   1429c:	00014398 	cmpnei	zero,zero,1294
   142a0:	00014398 	cmpnei	zero,zero,1294
   142a4:	00014398 	cmpnei	zero,zero,1294
   142a8:	00014398 	cmpnei	zero,zero,1294
   142ac:	00014398 	cmpnei	zero,zero,1294
   142b0:	00014398 	cmpnei	zero,zero,1294
   142b4:	00014654 	movui	zero,1305
   142b8:	00014628 	cmpgeui	zero,zero,1304
   142bc:	0001458c 	andi	zero,zero,1302
   142c0:	0001458c 	andi	zero,zero,1302
   142c4:	0001458c 	andi	zero,zero,1302
   142c8:	00014614 	movui	zero,1304
   142cc:	00014764 	muli	zero,zero,1309
   142d0:	00014398 	cmpnei	zero,zero,1294
   142d4:	00014398 	cmpnei	zero,zero,1294
   142d8:	00014600 	call	1460 <LMS7002M_set_data_clock+0x8>
   142dc:	00014398 	cmpnei	zero,zero,1294
   142e0:	000145d0 	cmplti	zero,zero,1303
   142e4:	000145a4 	muli	zero,zero,1302
   142e8:	00014480 	call	1448 <LMS7002M_afe_enable+0x104>
   142ec:	00014398 	cmpnei	zero,zero,1294
   142f0:	00014398 	cmpnei	zero,zero,1294
   142f4:	00014468 	cmpgeui	zero,zero,1297
   142f8:	00014398 	cmpnei	zero,zero,1294
   142fc:	000143ec 	andhi	zero,zero,1295
   14300:	00014398 	cmpnei	zero,zero,1294
   14304:	00014398 	cmpnei	zero,zero,1294
   14308:	00014518 	cmpnei	zero,zero,1300
   1430c:	d9c09d15 	stw	r7,628(sp)
   14310:	3829883a 	mov	r20,r7
   14314:	98800117 	ldw	r2,4(r19)
   14318:	0081c60e 	bge	zero,r2,14a34 <__ssvfscanf_r+0xa58>
   1431c:	98800017 	ldw	r2,0(r19)
   14320:	a0ffffc3 	ldbu	r3,-1(r20)
   14324:	11000003 	ldbu	r4,0(r2)
   14328:	20ff6d1e 	bne	r4,r3,140e0 <__alt_data_end+0xfffd58e0>
   1432c:	98c00117 	ldw	r3,4(r19)
   14330:	10800044 	addi	r2,r2,1
   14334:	98800015 	stw	r2,0(r19)
   14338:	18bfffc4 	addi	r2,r3,-1
   1433c:	98800115 	stw	r2,4(r19)
   14340:	94800044 	addi	r18,r18,1
   14344:	a00d883a 	mov	r6,r20
   14348:	003f6106 	br	140d0 <__alt_data_end+0xfffd58d0>
   1434c:	00bfffc4 	movi	r2,-1
   14350:	dfc0b417 	ldw	ra,720(sp)
   14354:	df00b317 	ldw	fp,716(sp)
   14358:	ddc0b217 	ldw	r23,712(sp)
   1435c:	dd80b117 	ldw	r22,708(sp)
   14360:	dd40b017 	ldw	r21,704(sp)
   14364:	dd00af17 	ldw	r20,700(sp)
   14368:	dcc0ae17 	ldw	r19,696(sp)
   1436c:	dc80ad17 	ldw	r18,692(sp)
   14370:	dc40ac17 	ldw	r17,688(sp)
   14374:	dc00ab17 	ldw	r16,684(sp)
   14378:	dec0b504 	addi	sp,sp,724
   1437c:	f800283a 	ret
   14380:	a1400043 	ldbu	r5,1(r20)
   14384:	3829883a 	mov	r20,r7
   14388:	8c400414 	ori	r17,r17,16
   1438c:	2d403fcc 	andi	r21,r5,255
   14390:	a1c00044 	addi	r7,r20,1
   14394:	357f5e2e 	bgeu	r6,r21,14110 <__alt_data_end+0xfffd5910>
   14398:	856b883a 	add	r21,r16,r21
   1439c:	a8800043 	ldbu	r2,1(r21)
   143a0:	d9c09d15 	stw	r7,628(sp)
   143a4:	00c00044 	movi	r3,1
   143a8:	108000cc 	andi	r2,r2,3
   143ac:	2039883a 	mov	fp,r4
   143b0:	10c1a526 	beq	r2,r3,14a48 <__ssvfscanf_r+0xa6c>
   143b4:	98800117 	ldw	r2,4(r19)
   143b8:	00804216 	blt	zero,r2,144c4 <__ssvfscanf_r+0x4e8>
   143bc:	980b883a 	mov	r5,r19
   143c0:	b809883a 	mov	r4,r23
   143c4:	001d2ac0 	call	1d2ac <__ssrefill_r>
   143c8:	10015e1e 	bne	r2,zero,14944 <__ssvfscanf_r+0x968>
   143cc:	010000b4 	movhi	r4,2
   143d0:	21319e04 	addi	r4,r4,-14728
   143d4:	01400284 	movi	r5,10
   143d8:	b4000017 	ldw	r16,0(r22)
   143dc:	d900a115 	stw	r4,644(sp)
   143e0:	d9409e15 	stw	r5,632(sp)
   143e4:	050000c4 	movi	r20,3
   143e8:	00000a06 	br	14414 <__ssvfscanf_r+0x438>
   143ec:	98800117 	ldw	r2,4(r19)
   143f0:	d9c09d15 	stw	r7,628(sp)
   143f4:	2039883a 	mov	fp,r4
   143f8:	0081e20e 	bge	zero,r2,14b84 <__ssvfscanf_r+0xba8>
   143fc:	00c000b4 	movhi	r3,2
   14400:	18f2fc04 	addi	r3,r3,-13328
   14404:	01000284 	movi	r4,10
   14408:	d8c0a115 	stw	r3,644(sp)
   1440c:	d9009e15 	stw	r4,632(sp)
   14410:	050000c4 	movi	r20,3
   14414:	98c00017 	ldw	r3,0(r19)
   14418:	00000206 	br	14424 <__ssvfscanf_r+0x448>
   1441c:	18c00044 	addi	r3,r3,1
   14420:	98c00015 	stw	r3,0(r19)
   14424:	19000003 	ldbu	r4,0(r3)
   14428:	20803fcc 	andi	r2,r4,255
   1442c:	8085883a 	add	r2,r16,r2
   14430:	10800043 	ldbu	r2,1(r2)
   14434:	1140020c 	andi	r5,r2,8
   14438:	28020126 	beq	r5,zero,14c40 <__ssvfscanf_r+0xc64>
   1443c:	98800117 	ldw	r2,4(r19)
   14440:	94800044 	addi	r18,r18,1
   14444:	10bfffc4 	addi	r2,r2,-1
   14448:	98800115 	stw	r2,4(r19)
   1444c:	00bff316 	blt	zero,r2,1441c <__alt_data_end+0xfffd5c1c>
   14450:	980b883a 	mov	r5,r19
   14454:	b809883a 	mov	r4,r23
   14458:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1445c:	1001391e 	bne	r2,zero,14944 <__ssvfscanf_r+0x968>
   14460:	b4000017 	ldw	r16,0(r22)
   14464:	003feb06 	br	14414 <__alt_data_end+0xfffd5c14>
   14468:	98800117 	ldw	r2,4(r19)
   1446c:	d9c09d15 	stw	r7,628(sp)
   14470:	2039883a 	mov	fp,r4
   14474:	0081aa0e 	bge	zero,r2,14b20 <__ssvfscanf_r+0xb44>
   14478:	05000084 	movi	r20,2
   1447c:	003fe506 	br	14414 <__alt_data_end+0xfffd5c14>
   14480:	98800117 	ldw	r2,4(r19)
   14484:	d9c09d15 	stw	r7,628(sp)
   14488:	2039883a 	mov	fp,r4
   1448c:	8c408814 	ori	r17,r17,544
   14490:	0081df0e 	bge	zero,r2,14c10 <__ssvfscanf_r+0xc34>
   14494:	00c000b4 	movhi	r3,2
   14498:	18f2fc04 	addi	r3,r3,-13328
   1449c:	01000404 	movi	r4,16
   144a0:	d8c0a115 	stw	r3,644(sp)
   144a4:	d9009e15 	stw	r4,632(sp)
   144a8:	050000c4 	movi	r20,3
   144ac:	003fd906 	br	14414 <__alt_data_end+0xfffd5c14>
   144b0:	98800117 	ldw	r2,4(r19)
   144b4:	d9c09d15 	stw	r7,628(sp)
   144b8:	2039883a 	mov	fp,r4
   144bc:	8c400054 	ori	r17,r17,1
   144c0:	0081850e 	bge	zero,r2,14ad8 <__ssvfscanf_r+0xafc>
   144c4:	00c000b4 	movhi	r3,2
   144c8:	18f19e04 	addi	r3,r3,-14728
   144cc:	01000284 	movi	r4,10
   144d0:	d8c0a115 	stw	r3,644(sp)
   144d4:	d9009e15 	stw	r4,632(sp)
   144d8:	050000c4 	movi	r20,3
   144dc:	003fcd06 	br	14414 <__alt_data_end+0xfffd5c14>
   144e0:	01400284 	movi	r5,10
   144e4:	d8c0a615 	stw	r3,664(sp)
   144e8:	d980a915 	stw	r6,676(sp)
   144ec:	d9c0aa15 	stw	r7,680(sp)
   144f0:	0025ef80 	call	25ef8 <__mulsi3>
   144f4:	a1400043 	ldbu	r5,1(r20)
   144f8:	d9c0aa17 	ldw	r7,680(sp)
   144fc:	1545883a 	add	r2,r2,r21
   14500:	113ff404 	addi	r4,r2,-48
   14504:	3829883a 	mov	r20,r7
   14508:	2d403fcc 	andi	r21,r5,255
   1450c:	d8c0a617 	ldw	r3,664(sp)
   14510:	d980a917 	ldw	r6,676(sp)
   14514:	003efc06 	br	14108 <__alt_data_end+0xfffd5908>
   14518:	98800117 	ldw	r2,4(r19)
   1451c:	d9c09d15 	stw	r7,628(sp)
   14520:	2039883a 	mov	fp,r4
   14524:	8c408014 	ori	r17,r17,512
   14528:	0081710e 	bge	zero,r2,14af0 <__ssvfscanf_r+0xb14>
   1452c:	014000b4 	movhi	r5,2
   14530:	2972fc04 	addi	r5,r5,-13328
   14534:	00800404 	movi	r2,16
   14538:	d940a115 	stw	r5,644(sp)
   1453c:	d8809e15 	stw	r2,632(sp)
   14540:	050000c4 	movi	r20,3
   14544:	003fb306 	br	14414 <__alt_data_end+0xfffd5c14>
   14548:	98800117 	ldw	r2,4(r19)
   1454c:	d9c09d15 	stw	r7,628(sp)
   14550:	2039883a 	mov	fp,r4
   14554:	8c400054 	ori	r17,r17,1
   14558:	0081840e 	bge	zero,r2,14b6c <__ssvfscanf_r+0xb90>
   1455c:	014000b4 	movhi	r5,2
   14560:	2972fc04 	addi	r5,r5,-13328
   14564:	00800204 	movi	r2,8
   14568:	d940a115 	stw	r5,644(sp)
   1456c:	d8809e15 	stw	r2,632(sp)
   14570:	050000c4 	movi	r20,3
   14574:	003fa706 	br	14414 <__alt_data_end+0xfffd5c14>
   14578:	a1400043 	ldbu	r5,1(r20)
   1457c:	8c400094 	ori	r17,r17,2
   14580:	3829883a 	mov	r20,r7
   14584:	2d403fcc 	andi	r21,r5,255
   14588:	003edf06 	br	14108 <__alt_data_end+0xfffd5908>
   1458c:	98800117 	ldw	r2,4(r19)
   14590:	d9c09d15 	stw	r7,628(sp)
   14594:	2039883a 	mov	fp,r4
   14598:	00816d0e 	bge	zero,r2,14b50 <__ssvfscanf_r+0xb74>
   1459c:	05000104 	movi	r20,4
   145a0:	003f9c06 	br	14414 <__alt_data_end+0xfffd5c14>
   145a4:	98800117 	ldw	r2,4(r19)
   145a8:	d9c09d15 	stw	r7,628(sp)
   145ac:	2039883a 	mov	fp,r4
   145b0:	0081800e 	bge	zero,r2,14bb4 <__ssvfscanf_r+0xbd8>
   145b4:	010000b4 	movhi	r4,2
   145b8:	2132fc04 	addi	r4,r4,-13328
   145bc:	01400204 	movi	r5,8
   145c0:	d900a115 	stw	r4,644(sp)
   145c4:	d9409e15 	stw	r5,632(sp)
   145c8:	050000c4 	movi	r20,3
   145cc:	003f9106 	br	14414 <__alt_data_end+0xfffd5c14>
   145d0:	d9c09d15 	stw	r7,628(sp)
   145d4:	8880040c 	andi	r2,r17,16
   145d8:	1000a01e 	bne	r2,zero,1485c <__ssvfscanf_r+0x880>
   145dc:	8880010c 	andi	r2,r17,4
   145e0:	10012826 	beq	r2,zero,14a84 <__ssvfscanf_r+0xaa8>
   145e4:	d9009c17 	ldw	r4,624(sp)
   145e8:	3829883a 	mov	r20,r7
   145ec:	20800017 	ldw	r2,0(r4)
   145f0:	21000104 	addi	r4,r4,4
   145f4:	d9009c15 	stw	r4,624(sp)
   145f8:	1480000d 	sth	r18,0(r2)
   145fc:	003eb306 	br	140cc <__alt_data_end+0xfffd58cc>
   14600:	a5400043 	ldbu	r21,1(r20)
   14604:	a8c11a26 	beq	r21,r3,14a70 <__ssvfscanf_r+0xa94>
   14608:	8c400054 	ori	r17,r17,1
   1460c:	3829883a 	mov	r20,r7
   14610:	003ebd06 	br	14108 <__alt_data_end+0xfffd5908>
   14614:	a1400043 	ldbu	r5,1(r20)
   14618:	8c400114 	ori	r17,r17,4
   1461c:	3829883a 	mov	r20,r7
   14620:	2d403fcc 	andi	r21,r5,255
   14624:	003eb806 	br	14108 <__alt_data_end+0xfffd5908>
   14628:	98800117 	ldw	r2,4(r19)
   1462c:	d9c09d15 	stw	r7,628(sp)
   14630:	2039883a 	mov	fp,r4
   14634:	00bf610e 	bge	zero,r2,143bc <__alt_data_end+0xfffd5bbc>
   14638:	008000b4 	movhi	r2,2
   1463c:	10b19e04 	addi	r2,r2,-14728
   14640:	00c00284 	movi	r3,10
   14644:	d880a115 	stw	r2,644(sp)
   14648:	d8c09e15 	stw	r3,632(sp)
   1464c:	050000c4 	movi	r20,3
   14650:	003f7006 	br	14414 <__alt_data_end+0xfffd5c14>
   14654:	98800117 	ldw	r2,4(r19)
   14658:	d9c09d15 	stw	r7,628(sp)
   1465c:	2039883a 	mov	fp,r4
   14660:	0080c60e 	bge	zero,r2,1497c <__ssvfscanf_r+0x9a0>
   14664:	e000011e 	bne	fp,zero,1466c <__ssvfscanf_r+0x690>
   14668:	07000044 	movi	fp,1
   1466c:	8880004c 	andi	r2,r17,1
   14670:	1000461e 	bne	r2,zero,1478c <__ssvfscanf_r+0x7b0>
   14674:	8c40040c 	andi	r17,r17,16
   14678:	8800dc26 	beq	r17,zero,149ec <__ssvfscanf_r+0xa10>
   1467c:	0021883a 	mov	r16,zero
   14680:	00000806 	br	146a4 <__ssvfscanf_r+0x6c8>
   14684:	1887883a 	add	r3,r3,r2
   14688:	980b883a 	mov	r5,r19
   1468c:	b809883a 	mov	r4,r23
   14690:	98c00015 	stw	r3,0(r19)
   14694:	80a1883a 	add	r16,r16,r2
   14698:	e0b9c83a 	sub	fp,fp,r2
   1469c:	001d2ac0 	call	1d2ac <__ssrefill_r>
   146a0:	1000cc1e 	bne	r2,zero,149d4 <__ssvfscanf_r+0x9f8>
   146a4:	98800117 	ldw	r2,4(r19)
   146a8:	98c00017 	ldw	r3,0(r19)
   146ac:	173ff516 	blt	r2,fp,14684 <__alt_data_end+0xfffd5e84>
   146b0:	1705c83a 	sub	r2,r2,fp
   146b4:	1f15883a 	add	r10,r3,fp
   146b8:	8721883a 	add	r16,r16,fp
   146bc:	98800115 	stw	r2,4(r19)
   146c0:	9a800015 	stw	r10,0(r19)
   146c4:	dd009d17 	ldw	r20,628(sp)
   146c8:	9425883a 	add	r18,r18,r16
   146cc:	a00d883a 	mov	r6,r20
   146d0:	003e7f06 	br	140d0 <__alt_data_end+0xfffd58d0>
   146d4:	2039883a 	mov	fp,r4
   146d8:	380b883a 	mov	r5,r7
   146dc:	d9005884 	addi	r4,sp,354
   146e0:	d9c09d15 	stw	r7,628(sp)
   146e4:	001ad7c0 	call	1ad7c <__sccl>
   146e8:	1029883a 	mov	r20,r2
   146ec:	98800117 	ldw	r2,4(r19)
   146f0:	0081120e 	bge	zero,r2,14b3c <__ssvfscanf_r+0xb60>
   146f4:	99000017 	ldw	r4,0(r19)
   146f8:	20800003 	ldbu	r2,0(r4)
   146fc:	e0005a26 	beq	fp,zero,14868 <__ssvfscanf_r+0x88c>
   14700:	8c40040c 	andi	r17,r17,16
   14704:	88005b26 	beq	r17,zero,14874 <__ssvfscanf_r+0x898>
   14708:	e023883a 	mov	r17,fp
   1470c:	0021883a 	mov	r16,zero
   14710:	00000106 	br	14718 <__ssvfscanf_r+0x73c>
   14714:	20800003 	ldbu	r2,0(r4)
   14718:	10803fcc 	andi	r2,r2,255
   1471c:	d8c05884 	addi	r3,sp,354
   14720:	1885883a 	add	r2,r3,r2
   14724:	10800007 	ldb	r2,0(r2)
   14728:	1000ae26 	beq	r2,zero,149e4 <__ssvfscanf_r+0xa08>
   1472c:	98800117 	ldw	r2,4(r19)
   14730:	21000044 	addi	r4,r4,1
   14734:	84000044 	addi	r16,r16,1
   14738:	10bfffc4 	addi	r2,r2,-1
   1473c:	98800115 	stw	r2,4(r19)
   14740:	99000015 	stw	r4,0(r19)
   14744:	8700a126 	beq	r16,fp,149cc <__ssvfscanf_r+0x9f0>
   14748:	00bff216 	blt	zero,r2,14714 <__alt_data_end+0xfffd5f14>
   1474c:	980b883a 	mov	r5,r19
   14750:	b809883a 	mov	r4,r23
   14754:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14758:	10009b1e 	bne	r2,zero,149c8 <__ssvfscanf_r+0x9ec>
   1475c:	99000017 	ldw	r4,0(r19)
   14760:	003fec06 	br	14714 <__alt_data_end+0xfffd5f14>
   14764:	98800117 	ldw	r2,4(r19)
   14768:	d9c09d15 	stw	r7,628(sp)
   1476c:	2039883a 	mov	fp,r4
   14770:	00811c0e 	bge	zero,r2,14be4 <__ssvfscanf_r+0xc08>
   14774:	014000b4 	movhi	r5,2
   14778:	29719e04 	addi	r5,r5,-14728
   1477c:	d940a115 	stw	r5,644(sp)
   14780:	d8009e15 	stw	zero,632(sp)
   14784:	050000c4 	movi	r20,3
   14788:	003f2206 	br	14414 <__alt_data_end+0xfffd5c14>
   1478c:	dd409904 	addi	r21,sp,612
   14790:	8c40040c 	andi	r17,r17,16
   14794:	01800204 	movi	r6,8
   14798:	000b883a 	mov	r5,zero
   1479c:	a809883a 	mov	r4,r21
   147a0:	dc409f15 	stw	r17,636(sp)
   147a4:	00131c80 	call	131c8 <memset>
   147a8:	dc409f17 	ldw	r17,636(sp)
   147ac:	88006e26 	beq	r17,zero,14968 <__ssvfscanf_r+0x98c>
   147b0:	0029883a 	mov	r20,zero
   147b4:	0023883a 	mov	r17,zero
   147b8:	001998c0 	call	1998c <__locale_mb_cur_max>
   147bc:	14406126 	beq	r2,r17,14944 <__ssvfscanf_r+0x968>
   147c0:	98800017 	ldw	r2,0(r19)
   147c4:	98c00117 	ldw	r3,4(r19)
   147c8:	d9000104 	addi	r4,sp,4
   147cc:	12000003 	ldbu	r8,0(r2)
   147d0:	18ffffc4 	addi	r3,r3,-1
   147d4:	10800044 	addi	r2,r2,1
   147d8:	98c00115 	stw	r3,4(r19)
   147dc:	98800015 	stw	r2,0(r19)
   147e0:	8c000044 	addi	r16,r17,1
   147e4:	dd400015 	stw	r21,0(sp)
   147e8:	2463883a 	add	r17,r4,r17
   147ec:	200d883a 	mov	r6,r4
   147f0:	a00b883a 	mov	r5,r20
   147f4:	800f883a 	mov	r7,r16
   147f8:	b809883a 	mov	r4,r23
   147fc:	8a000005 	stb	r8,0(r17)
   14800:	0019a400 	call	19a40 <_mbrtowc_r>
   14804:	017fffc4 	movi	r5,-1
   14808:	11404e26 	beq	r2,r5,14944 <__ssvfscanf_r+0x968>
   1480c:	1000601e 	bne	r2,zero,14990 <__ssvfscanf_r+0x9b4>
   14810:	d8c09f17 	ldw	r3,636(sp)
   14814:	1800641e 	bne	r3,zero,149a8 <__ssvfscanf_r+0x9cc>
   14818:	a0000015 	stw	zero,0(r20)
   1481c:	9425883a 	add	r18,r18,r16
   14820:	e179883a 	add	fp,fp,r5
   14824:	a5000104 	addi	r20,r20,4
   14828:	98800117 	ldw	r2,4(r19)
   1482c:	0023883a 	mov	r17,zero
   14830:	00804b16 	blt	zero,r2,14960 <__ssvfscanf_r+0x984>
   14834:	980b883a 	mov	r5,r19
   14838:	b809883a 	mov	r4,r23
   1483c:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14840:	10004726 	beq	r2,zero,14960 <__ssvfscanf_r+0x984>
   14844:	88003f1e 	bne	r17,zero,14944 <__ssvfscanf_r+0x968>
   14848:	d8c09f17 	ldw	r3,636(sp)
   1484c:	1800031e 	bne	r3,zero,1485c <__ssvfscanf_r+0x880>
   14850:	d900a017 	ldw	r4,640(sp)
   14854:	21000044 	addi	r4,r4,1
   14858:	d900a015 	stw	r4,640(sp)
   1485c:	dd009d17 	ldw	r20,628(sp)
   14860:	a00d883a 	mov	r6,r20
   14864:	003e1a06 	br	140d0 <__alt_data_end+0xfffd58d0>
   14868:	8c40040c 	andi	r17,r17,16
   1486c:	073fffc4 	movi	fp,-1
   14870:	883fa51e 	bne	r17,zero,14708 <__alt_data_end+0xfffd5f08>
   14874:	d9409c17 	ldw	r5,624(sp)
   14878:	e2bfffc4 	addi	r10,fp,-1
   1487c:	2c000017 	ldw	r16,0(r5)
   14880:	2c400104 	addi	r17,r5,4
   14884:	8007883a 	mov	r3,r16
   14888:	82ab883a 	add	r21,r16,r10
   1488c:	00000306 	br	1489c <__ssvfscanf_r+0x8c0>
   14890:	99000017 	ldw	r4,0(r19)
   14894:	e007883a 	mov	r3,fp
   14898:	20800003 	ldbu	r2,0(r4)
   1489c:	10803fcc 	andi	r2,r2,255
   148a0:	d9405884 	addi	r5,sp,354
   148a4:	2885883a 	add	r2,r5,r2
   148a8:	10800007 	ldb	r2,0(r2)
   148ac:	10004b26 	beq	r2,zero,149dc <__ssvfscanf_r+0xa00>
   148b0:	98800117 	ldw	r2,4(r19)
   148b4:	21400044 	addi	r5,r4,1
   148b8:	99400015 	stw	r5,0(r19)
   148bc:	10bfffc4 	addi	r2,r2,-1
   148c0:	98800115 	stw	r2,4(r19)
   148c4:	20800003 	ldbu	r2,0(r4)
   148c8:	1f000044 	addi	fp,r3,1
   148cc:	18800005 	stb	r2,0(r3)
   148d0:	1d400726 	beq	r3,r21,148f0 <__ssvfscanf_r+0x914>
   148d4:	98800117 	ldw	r2,4(r19)
   148d8:	00bfed16 	blt	zero,r2,14890 <__alt_data_end+0xfffd6090>
   148dc:	980b883a 	mov	r5,r19
   148e0:	b809883a 	mov	r4,r23
   148e4:	001d2ac0 	call	1d2ac <__ssrefill_r>
   148e8:	103fe926 	beq	r2,zero,14890 <__alt_data_end+0xfffd6090>
   148ec:	87001526 	beq	r16,fp,14944 <__ssvfscanf_r+0x968>
   148f0:	e421c83a 	sub	r16,fp,r16
   148f4:	803dfa26 	beq	r16,zero,140e0 <__alt_data_end+0xfffd58e0>
   148f8:	d880a017 	ldw	r2,640(sp)
   148fc:	e0000005 	stb	zero,0(fp)
   14900:	dc409c15 	stw	r17,624(sp)
   14904:	10800044 	addi	r2,r2,1
   14908:	d880a015 	stw	r2,640(sp)
   1490c:	9425883a 	add	r18,r18,r16
   14910:	a00d883a 	mov	r6,r20
   14914:	003dee06 	br	140d0 <__alt_data_end+0xfffd58d0>
   14918:	013fff84 	movi	r4,-2
   1491c:	1103ed1e 	bne	r2,r4,158d4 <__ssvfscanf_r+0x18f8>
   14920:	8821883a 	mov	r16,r17
   14924:	98800117 	ldw	r2,4(r19)
   14928:	00834116 	blt	zero,r2,15630 <__ssvfscanf_r+0x1654>
   1492c:	980b883a 	mov	r5,r19
   14930:	b809883a 	mov	r4,r23
   14934:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14938:	10033d26 	beq	r2,zero,15630 <__ssvfscanf_r+0x1654>
   1493c:	dc409f17 	ldw	r17,636(sp)
   14940:	80034426 	beq	r16,zero,15654 <__ssvfscanf_r+0x1678>
   14944:	d900a017 	ldw	r4,640(sp)
   14948:	203e8026 	beq	r4,zero,1434c <__alt_data_end+0xfffd5b4c>
   1494c:	9880030b 	ldhu	r2,12(r19)
   14950:	1080100c 	andi	r2,r2,64
   14954:	103e7d1e 	bne	r2,zero,1434c <__alt_data_end+0xfffd5b4c>
   14958:	2005883a 	mov	r2,r4
   1495c:	003e7c06 	br	14350 <__alt_data_end+0xfffd5b50>
   14960:	e03f951e 	bne	fp,zero,147b8 <__alt_data_end+0xfffd5fb8>
   14964:	003fb806 	br	14848 <__alt_data_end+0xfffd6048>
   14968:	d8809c17 	ldw	r2,624(sp)
   1496c:	15000017 	ldw	r20,0(r2)
   14970:	10800104 	addi	r2,r2,4
   14974:	d8809c15 	stw	r2,624(sp)
   14978:	003f8e06 	br	147b4 <__alt_data_end+0xfffd5fb4>
   1497c:	980b883a 	mov	r5,r19
   14980:	b809883a 	mov	r4,r23
   14984:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14988:	103f3626 	beq	r2,zero,14664 <__alt_data_end+0xfffd5e64>
   1498c:	003fed06 	br	14944 <__alt_data_end+0xfffd6144>
   14990:	013fff84 	movi	r4,-2
   14994:	1100071e 	bne	r2,r4,149b4 <__ssvfscanf_r+0x9d8>
   14998:	98800117 	ldw	r2,4(r19)
   1499c:	8023883a 	mov	r17,r16
   149a0:	00bf8516 	blt	zero,r2,147b8 <__alt_data_end+0xfffd5fb8>
   149a4:	003fa306 	br	14834 <__alt_data_end+0xfffd6034>
   149a8:	9425883a 	add	r18,r18,r16
   149ac:	e73fffc4 	addi	fp,fp,-1
   149b0:	003f9d06 	br	14828 <__alt_data_end+0xfffd6028>
   149b4:	d8c09f17 	ldw	r3,636(sp)
   149b8:	9425883a 	add	r18,r18,r16
   149bc:	e73fffc4 	addi	fp,fp,-1
   149c0:	183f9826 	beq	r3,zero,14824 <__alt_data_end+0xfffd6024>
   149c4:	003f9806 	br	14828 <__alt_data_end+0xfffd6028>
   149c8:	8023883a 	mov	r17,r16
   149cc:	8821883a 	mov	r16,r17
   149d0:	003fce06 	br	1490c <__alt_data_end+0xfffd610c>
   149d4:	803f3b1e 	bne	r16,zero,146c4 <__alt_data_end+0xfffd5ec4>
   149d8:	003fda06 	br	14944 <__alt_data_end+0xfffd6144>
   149dc:	1839883a 	mov	fp,r3
   149e0:	003fc306 	br	148f0 <__alt_data_end+0xfffd60f0>
   149e4:	803fc91e 	bne	r16,zero,1490c <__alt_data_end+0xfffd610c>
   149e8:	003dbd06 	br	140e0 <__alt_data_end+0xfffd58e0>
   149ec:	d8809c17 	ldw	r2,624(sp)
   149f0:	dcc00015 	stw	r19,0(sp)
   149f4:	b809883a 	mov	r4,r23
   149f8:	11400017 	ldw	r5,0(r2)
   149fc:	e00f883a 	mov	r7,fp
   14a00:	01800044 	movi	r6,1
   14a04:	001d31c0 	call	1d31c <_sfread_r>
   14a08:	d9009c17 	ldw	r4,624(sp)
   14a0c:	20c00104 	addi	r3,r4,4
   14a10:	103fcc26 	beq	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14a14:	d940a017 	ldw	r5,640(sp)
   14a18:	dd009d17 	ldw	r20,628(sp)
   14a1c:	90a5883a 	add	r18,r18,r2
   14a20:	29400044 	addi	r5,r5,1
   14a24:	d940a015 	stw	r5,640(sp)
   14a28:	d8c09c15 	stw	r3,624(sp)
   14a2c:	a00d883a 	mov	r6,r20
   14a30:	003da706 	br	140d0 <__alt_data_end+0xfffd58d0>
   14a34:	980b883a 	mov	r5,r19
   14a38:	b809883a 	mov	r4,r23
   14a3c:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14a40:	103e3626 	beq	r2,zero,1431c <__alt_data_end+0xfffd5b1c>
   14a44:	003fbf06 	br	14944 <__alt_data_end+0xfffd6144>
   14a48:	98800117 	ldw	r2,4(r19)
   14a4c:	88e2b03a 	or	r17,r17,r3
   14a50:	0080210e 	bge	zero,r2,14ad8 <__ssvfscanf_r+0xafc>
   14a54:	014000b4 	movhi	r5,2
   14a58:	29719e04 	addi	r5,r5,-14728
   14a5c:	00800284 	movi	r2,10
   14a60:	d940a115 	stw	r5,644(sp)
   14a64:	d8809e15 	stw	r2,632(sp)
   14a68:	050000c4 	movi	r20,3
   14a6c:	003e6906 	br	14414 <__alt_data_end+0xfffd5c14>
   14a70:	a1400083 	ldbu	r5,2(r20)
   14a74:	8c400094 	ori	r17,r17,2
   14a78:	a5000084 	addi	r20,r20,2
   14a7c:	2d403fcc 	andi	r21,r5,255
   14a80:	003da106 	br	14108 <__alt_data_end+0xfffd5908>
   14a84:	8880004c 	andi	r2,r17,1
   14a88:	10000c1e 	bne	r2,zero,14abc <__ssvfscanf_r+0xae0>
   14a8c:	8c40008c 	andi	r17,r17,2
   14a90:	88000a26 	beq	r17,zero,14abc <__ssvfscanf_r+0xae0>
   14a94:	d8c09c17 	ldw	r3,624(sp)
   14a98:	d9009c17 	ldw	r4,624(sp)
   14a9c:	dd009d17 	ldw	r20,628(sp)
   14aa0:	18800017 	ldw	r2,0(r3)
   14aa4:	9007d7fa 	srai	r3,r18,31
   14aa8:	21000104 	addi	r4,r4,4
   14aac:	14800015 	stw	r18,0(r2)
   14ab0:	10c00115 	stw	r3,4(r2)
   14ab4:	d9009c15 	stw	r4,624(sp)
   14ab8:	003d8406 	br	140cc <__alt_data_end+0xfffd58cc>
   14abc:	d9409c17 	ldw	r5,624(sp)
   14ac0:	dd009d17 	ldw	r20,628(sp)
   14ac4:	28800017 	ldw	r2,0(r5)
   14ac8:	29400104 	addi	r5,r5,4
   14acc:	d9409c15 	stw	r5,624(sp)
   14ad0:	14800015 	stw	r18,0(r2)
   14ad4:	003d7d06 	br	140cc <__alt_data_end+0xfffd58cc>
   14ad8:	980b883a 	mov	r5,r19
   14adc:	b809883a 	mov	r4,r23
   14ae0:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14ae4:	103f971e 	bne	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14ae8:	b4000017 	ldw	r16,0(r22)
   14aec:	003ed206 	br	14638 <__alt_data_end+0xfffd5e38>
   14af0:	980b883a 	mov	r5,r19
   14af4:	b809883a 	mov	r4,r23
   14af8:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14afc:	103f911e 	bne	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14b00:	010000b4 	movhi	r4,2
   14b04:	2132fc04 	addi	r4,r4,-13328
   14b08:	01400404 	movi	r5,16
   14b0c:	b4000017 	ldw	r16,0(r22)
   14b10:	d900a115 	stw	r4,644(sp)
   14b14:	d9409e15 	stw	r5,632(sp)
   14b18:	050000c4 	movi	r20,3
   14b1c:	003e3d06 	br	14414 <__alt_data_end+0xfffd5c14>
   14b20:	980b883a 	mov	r5,r19
   14b24:	b809883a 	mov	r4,r23
   14b28:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14b2c:	103f851e 	bne	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14b30:	b4000017 	ldw	r16,0(r22)
   14b34:	05000084 	movi	r20,2
   14b38:	003e3606 	br	14414 <__alt_data_end+0xfffd5c14>
   14b3c:	980b883a 	mov	r5,r19
   14b40:	b809883a 	mov	r4,r23
   14b44:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14b48:	103eea26 	beq	r2,zero,146f4 <__alt_data_end+0xfffd5ef4>
   14b4c:	003f7d06 	br	14944 <__alt_data_end+0xfffd6144>
   14b50:	980b883a 	mov	r5,r19
   14b54:	b809883a 	mov	r4,r23
   14b58:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14b5c:	103f791e 	bne	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14b60:	b4000017 	ldw	r16,0(r22)
   14b64:	05000104 	movi	r20,4
   14b68:	003e2a06 	br	14414 <__alt_data_end+0xfffd5c14>
   14b6c:	980b883a 	mov	r5,r19
   14b70:	b809883a 	mov	r4,r23
   14b74:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14b78:	103f721e 	bne	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14b7c:	b4000017 	ldw	r16,0(r22)
   14b80:	003e8c06 	br	145b4 <__alt_data_end+0xfffd5db4>
   14b84:	980b883a 	mov	r5,r19
   14b88:	b809883a 	mov	r4,r23
   14b8c:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14b90:	103f6c1e 	bne	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14b94:	008000b4 	movhi	r2,2
   14b98:	10b2fc04 	addi	r2,r2,-13328
   14b9c:	00c00284 	movi	r3,10
   14ba0:	b4000017 	ldw	r16,0(r22)
   14ba4:	d880a115 	stw	r2,644(sp)
   14ba8:	d8c09e15 	stw	r3,632(sp)
   14bac:	050000c4 	movi	r20,3
   14bb0:	003e1806 	br	14414 <__alt_data_end+0xfffd5c14>
   14bb4:	980b883a 	mov	r5,r19
   14bb8:	b809883a 	mov	r4,r23
   14bbc:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14bc0:	103f601e 	bne	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14bc4:	008000b4 	movhi	r2,2
   14bc8:	10b2fc04 	addi	r2,r2,-13328
   14bcc:	00c00204 	movi	r3,8
   14bd0:	b4000017 	ldw	r16,0(r22)
   14bd4:	d880a115 	stw	r2,644(sp)
   14bd8:	d8c09e15 	stw	r3,632(sp)
   14bdc:	050000c4 	movi	r20,3
   14be0:	003e0c06 	br	14414 <__alt_data_end+0xfffd5c14>
   14be4:	980b883a 	mov	r5,r19
   14be8:	b809883a 	mov	r4,r23
   14bec:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14bf0:	103f541e 	bne	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14bf4:	008000b4 	movhi	r2,2
   14bf8:	10b19e04 	addi	r2,r2,-14728
   14bfc:	b4000017 	ldw	r16,0(r22)
   14c00:	d880a115 	stw	r2,644(sp)
   14c04:	d8009e15 	stw	zero,632(sp)
   14c08:	050000c4 	movi	r20,3
   14c0c:	003e0106 	br	14414 <__alt_data_end+0xfffd5c14>
   14c10:	980b883a 	mov	r5,r19
   14c14:	b809883a 	mov	r4,r23
   14c18:	001d2ac0 	call	1d2ac <__ssrefill_r>
   14c1c:	103f491e 	bne	r2,zero,14944 <__alt_data_end+0xfffd6144>
   14c20:	008000b4 	movhi	r2,2
   14c24:	10b2fc04 	addi	r2,r2,-13328
   14c28:	00c00404 	movi	r3,16
   14c2c:	b4000017 	ldw	r16,0(r22)
   14c30:	d880a115 	stw	r2,644(sp)
   14c34:	d8c09e15 	stw	r3,632(sp)
   14c38:	050000c4 	movi	r20,3
   14c3c:	003df506 	br	14414 <__alt_data_end+0xfffd5c14>
   14c40:	014000c4 	movi	r5,3
   14c44:	a1416726 	beq	r20,r5,151e4 <__ssvfscanf_r+0x1208>
   14c48:	01000104 	movi	r4,4
   14c4c:	a101491e 	bne	r20,r4,15174 <__ssvfscanf_r+0x1198>
   14c50:	b809883a 	mov	r4,r23
   14c54:	00199b00 	call	199b0 <_localeconv_r>
   14c58:	10800017 	ldw	r2,0(r2)
   14c5c:	e0ffffc4 	addi	r3,fp,-1
   14c60:	d880a315 	stw	r2,652(sp)
   14c64:	00805704 	movi	r2,348
   14c68:	10c21e2e 	bgeu	r2,r3,154e4 <__ssvfscanf_r+0x1508>
   14c6c:	e73fa8c4 	addi	fp,fp,-349
   14c70:	df00a215 	stw	fp,648(sp)
   14c74:	07005744 	movi	fp,349
   14c78:	8d01e014 	ori	r20,r17,1920
   14c7c:	0023883a 	mov	r17,zero
   14c80:	dc000104 	addi	r16,sp,4
   14c84:	002b883a 	mov	r21,zero
   14c88:	8805883a 	mov	r2,r17
   14c8c:	0007883a 	mov	r3,zero
   14c90:	8023883a 	mov	r17,r16
   14c94:	b80d883a 	mov	r6,r23
   14c98:	e021883a 	mov	r16,fp
   14c9c:	a82f883a 	mov	r23,r21
   14ca0:	d800a515 	stw	zero,660(sp)
   14ca4:	d800a415 	stw	zero,656(sp)
   14ca8:	d8009f15 	stw	zero,636(sp)
   14cac:	01c01384 	movi	r7,78
   14cb0:	182b883a 	mov	r21,r3
   14cb4:	1039883a 	mov	fp,r2
   14cb8:	99000017 	ldw	r4,0(r19)
   14cbc:	21400003 	ldbu	r5,0(r4)
   14cc0:	28bff544 	addi	r2,r5,-43
   14cc4:	10803fcc 	andi	r2,r2,255
   14cc8:	38810e36 	bltu	r7,r2,15104 <__ssvfscanf_r+0x1128>
   14ccc:	100490ba 	slli	r2,r2,2
   14cd0:	00c00074 	movhi	r3,1
   14cd4:	18d33904 	addi	r3,r3,19684
   14cd8:	10c5883a 	add	r2,r2,r3
   14cdc:	10800017 	ldw	r2,0(r2)
   14ce0:	1000683a 	jmp	r2
   14ce4:	00014fd8 	cmpnei	zero,zero,1343
   14ce8:	00015104 	movi	zero,1348
   14cec:	00014fd8 	cmpnei	zero,zero,1343
   14cf0:	00015104 	movi	zero,1348
   14cf4:	00015104 	movi	zero,1348
   14cf8:	00014fac 	andhi	zero,zero,1342
   14cfc:	00014e20 	cmpeqi	zero,zero,1336
   14d00:	00014e20 	cmpeqi	zero,zero,1336
   14d04:	00014e20 	cmpeqi	zero,zero,1336
   14d08:	00014e20 	cmpeqi	zero,zero,1336
   14d0c:	00014e20 	cmpeqi	zero,zero,1336
   14d10:	00014e20 	cmpeqi	zero,zero,1336
   14d14:	00014e20 	cmpeqi	zero,zero,1336
   14d18:	00014e20 	cmpeqi	zero,zero,1336
   14d1c:	00014e20 	cmpeqi	zero,zero,1336
   14d20:	00015104 	movi	zero,1348
   14d24:	00015104 	movi	zero,1348
   14d28:	00015104 	movi	zero,1348
   14d2c:	00015104 	movi	zero,1348
   14d30:	00015104 	movi	zero,1348
   14d34:	00015104 	movi	zero,1348
   14d38:	00015104 	movi	zero,1348
   14d3c:	000150f4 	movhi	zero,1347
   14d40:	00015104 	movi	zero,1348
   14d44:	00015104 	movi	zero,1348
   14d48:	00015104 	movi	zero,1348
   14d4c:	000150b0 	cmpltui	zero,zero,1346
   14d50:	00015094 	movui	zero,1346
   14d54:	00015104 	movi	zero,1348
   14d58:	00015104 	movi	zero,1348
   14d5c:	0001505c 	xori	zero,zero,1345
   14d60:	00015104 	movi	zero,1348
   14d64:	00015104 	movi	zero,1348
   14d68:	00015104 	movi	zero,1348
   14d6c:	00015104 	movi	zero,1348
   14d70:	00015024 	muli	zero,zero,1344
   14d74:	00015104 	movi	zero,1348
   14d78:	00015104 	movi	zero,1348
   14d7c:	00015104 	movi	zero,1348
   14d80:	00015104 	movi	zero,1348
   14d84:	00015104 	movi	zero,1348
   14d88:	00015008 	cmpgei	zero,zero,1344
   14d8c:	00015104 	movi	zero,1348
   14d90:	00015104 	movi	zero,1348
   14d94:	00015104 	movi	zero,1348
   14d98:	00015104 	movi	zero,1348
   14d9c:	00014fec 	andhi	zero,zero,1343
   14da0:	00015104 	movi	zero,1348
   14da4:	00015104 	movi	zero,1348
   14da8:	00015104 	movi	zero,1348
   14dac:	00015104 	movi	zero,1348
   14db0:	00015104 	movi	zero,1348
   14db4:	00015104 	movi	zero,1348
   14db8:	00015104 	movi	zero,1348
   14dbc:	000150f4 	movhi	zero,1347
   14dc0:	00015104 	movi	zero,1348
   14dc4:	00015104 	movi	zero,1348
   14dc8:	00015104 	movi	zero,1348
   14dcc:	000150b0 	cmpltui	zero,zero,1346
   14dd0:	00015094 	movui	zero,1346
   14dd4:	00015104 	movi	zero,1348
   14dd8:	00015104 	movi	zero,1348
   14ddc:	0001505c 	xori	zero,zero,1345
   14de0:	00015104 	movi	zero,1348
   14de4:	00015104 	movi	zero,1348
   14de8:	00015104 	movi	zero,1348
   14dec:	00015104 	movi	zero,1348
   14df0:	00015024 	muli	zero,zero,1344
   14df4:	00015104 	movi	zero,1348
   14df8:	00015104 	movi	zero,1348
   14dfc:	00015104 	movi	zero,1348
   14e00:	00015104 	movi	zero,1348
   14e04:	00015104 	movi	zero,1348
   14e08:	00015008 	cmpgei	zero,zero,1344
   14e0c:	00015104 	movi	zero,1348
   14e10:	00015104 	movi	zero,1348
   14e14:	00015104 	movi	zero,1348
   14e18:	00015104 	movi	zero,1348
   14e1c:	00014fec 	andhi	zero,zero,1343
   14e20:	a8803fcc 	andi	r2,r21,255
   14e24:	1080201c 	xori	r2,r2,128
   14e28:	10bfe004 	addi	r2,r2,-128
   14e2c:	b885883a 	add	r2,r23,r2
   14e30:	10000d1e 	bne	r2,zero,14e68 <__ssvfscanf_r+0xe8c>
   14e34:	00bf9fc4 	movi	r2,-385
   14e38:	a0a8703a 	and	r20,r20,r2
   14e3c:	89400005 	stb	r5,0(r17)
   14e40:	8c400044 	addi	r17,r17,1
   14e44:	98800117 	ldw	r2,4(r19)
   14e48:	843fffc4 	addi	r16,r16,-1
   14e4c:	94800044 	addi	r18,r18,1
   14e50:	10bfffc4 	addi	r2,r2,-1
   14e54:	98800115 	stw	r2,4(r19)
   14e58:	0080b40e 	bge	zero,r2,1512c <__ssvfscanf_r+0x1150>
   14e5c:	21000044 	addi	r4,r4,1
   14e60:	99000015 	stw	r4,0(r19)
   14e64:	803f941e 	bne	r16,zero,14cb8 <__alt_data_end+0xfffd64b8>
   14e68:	8821883a 	mov	r16,r17
   14e6c:	a807883a 	mov	r3,r21
   14e70:	e023883a 	mov	r17,fp
   14e74:	b82b883a 	mov	r21,r23
   14e78:	302f883a 	mov	r23,r6
   14e7c:	e001961e 	bne	fp,zero,154d8 <__ssvfscanf_r+0x14fc>
   14e80:	ab3fffc4 	addi	r12,r21,-1
   14e84:	00800044 	movi	r2,1
   14e88:	1302a22e 	bgeu	r2,r12,15914 <__ssvfscanf_r+0x1938>
   14e8c:	18803fcc 	andi	r2,r3,255
   14e90:	1080201c 	xori	r2,r2,128
   14e94:	10bfe004 	addi	r2,r2,-128
   14e98:	113fffc4 	addi	r4,r2,-1
   14e9c:	01400184 	movi	r5,6
   14ea0:	29001136 	bltu	r5,r4,14ee8 <__ssvfscanf_r+0xf0c>
   14ea4:	01000084 	movi	r4,2
   14ea8:	2082770e 	bge	r4,r2,15888 <__ssvfscanf_r+0x18ac>
   14eac:	054000c4 	movi	r21,3
   14eb0:	1839883a 	mov	fp,r3
   14eb4:	15400c26 	beq	r2,r21,14ee8 <__ssvfscanf_r+0xf0c>
   14eb8:	9425c83a 	sub	r18,r18,r16
   14ebc:	843fffc4 	addi	r16,r16,-1
   14ec0:	81400007 	ldb	r5,0(r16)
   14ec4:	980d883a 	mov	r6,r19
   14ec8:	b809883a 	mov	r4,r23
   14ecc:	001d1a40 	call	1d1a4 <_sungetc_r>
   14ed0:	e0bfffc4 	addi	r2,fp,-1
   14ed4:	10c03fcc 	andi	r3,r2,255
   14ed8:	8493883a 	add	r9,r16,r18
   14edc:	1039883a 	mov	fp,r2
   14ee0:	a8fff636 	bltu	r21,r3,14ebc <__alt_data_end+0xfffd66bc>
   14ee4:	4825883a 	mov	r18,r9
   14ee8:	a080400c 	andi	r2,r20,256
   14eec:	10001426 	beq	r2,zero,14f40 <__ssvfscanf_r+0xf64>
   14ef0:	a081000c 	andi	r2,r20,1024
   14ef4:	10027b1e 	bne	r2,zero,158e4 <__ssvfscanf_r+0x1908>
   14ef8:	817fffc7 	ldb	r5,-1(r16)
   14efc:	00801944 	movi	r2,101
   14f00:	873fffc4 	addi	fp,r16,-1
   14f04:	957fffc4 	addi	r21,r18,-1
   14f08:	28800826 	beq	r5,r2,14f2c <__ssvfscanf_r+0xf50>
   14f0c:	00801144 	movi	r2,69
   14f10:	28800626 	beq	r5,r2,14f2c <__ssvfscanf_r+0xf50>
   14f14:	980d883a 	mov	r6,r19
   14f18:	b809883a 	mov	r4,r23
   14f1c:	001d1a40 	call	1d1a4 <_sungetc_r>
   14f20:	817fff87 	ldb	r5,-2(r16)
   14f24:	873fff84 	addi	fp,r16,-2
   14f28:	957fff84 	addi	r21,r18,-2
   14f2c:	980d883a 	mov	r6,r19
   14f30:	b809883a 	mov	r4,r23
   14f34:	001d1a40 	call	1d1a4 <_sungetc_r>
   14f38:	a825883a 	mov	r18,r21
   14f3c:	e021883a 	mov	r16,fp
   14f40:	a080040c 	andi	r2,r20,16
   14f44:	103e451e 	bne	r2,zero,1485c <__alt_data_end+0xfffd605c>
   14f48:	80000005 	stb	zero,0(r16)
   14f4c:	a081800c 	andi	r2,r20,1536
   14f50:	01010004 	movi	r4,1024
   14f54:	1101ea26 	beq	r2,r4,15700 <__ssvfscanf_r+0x1724>
   14f58:	d8c0a417 	ldw	r3,656(sp)
   14f5c:	1801f41e 	bne	r3,zero,15730 <__ssvfscanf_r+0x1754>
   14f60:	000d883a 	mov	r6,zero
   14f64:	d9400104 	addi	r5,sp,4
   14f68:	b809883a 	mov	r4,r23
   14f6c:	001af7c0 	call	1af7c <_strtod_r>
   14f70:	1021883a 	mov	r16,r2
   14f74:	a080004c 	andi	r2,r20,1
   14f78:	1001b926 	beq	r2,zero,15660 <__ssvfscanf_r+0x1684>
   14f7c:	d9009c17 	ldw	r4,624(sp)
   14f80:	20800017 	ldw	r2,0(r4)
   14f84:	21000104 	addi	r4,r4,4
   14f88:	d9009c15 	stw	r4,624(sp)
   14f8c:	14000015 	stw	r16,0(r2)
   14f90:	10c00115 	stw	r3,4(r2)
   14f94:	d8c0a017 	ldw	r3,640(sp)
   14f98:	dd009d17 	ldw	r20,628(sp)
   14f9c:	18c00044 	addi	r3,r3,1
   14fa0:	d8c0a015 	stw	r3,640(sp)
   14fa4:	a00d883a 	mov	r6,r20
   14fa8:	003c4906 	br	140d0 <__alt_data_end+0xfffd58d0>
   14fac:	a080400c 	andi	r2,r20,256
   14fb0:	103f9b26 	beq	r2,zero,14e20 <__alt_data_end+0xfffd6620>
   14fb4:	d8c0a217 	ldw	r3,648(sp)
   14fb8:	00bfdfc4 	movi	r2,-129
   14fbc:	a0a8703a 	and	r20,r20,r2
   14fc0:	e7000044 	addi	fp,fp,1
   14fc4:	183f9f26 	beq	r3,zero,14e44 <__alt_data_end+0xfffd6644>
   14fc8:	18ffffc4 	addi	r3,r3,-1
   14fcc:	d8c0a215 	stw	r3,648(sp)
   14fd0:	84000044 	addi	r16,r16,1
   14fd4:	003f9b06 	br	14e44 <__alt_data_end+0xfffd6644>
   14fd8:	a080200c 	andi	r2,r20,128
   14fdc:	103fa226 	beq	r2,zero,14e68 <__alt_data_end+0xfffd6668>
   14fe0:	00bfdfc4 	movi	r2,-129
   14fe4:	a0a8703a 	and	r20,r20,r2
   14fe8:	003f9406 	br	14e3c <__alt_data_end+0xfffd663c>
   14fec:	a8803fcc 	andi	r2,r21,255
   14ff0:	1080201c 	xori	r2,r2,128
   14ff4:	10bfe004 	addi	r2,r2,-128
   14ff8:	00c001c4 	movi	r3,7
   14ffc:	10ff9a1e 	bne	r2,r3,14e68 <__alt_data_end+0xfffd6668>
   15000:	05400204 	movi	r21,8
   15004:	003f8d06 	br	14e3c <__alt_data_end+0xfffd663c>
   15008:	a8803fcc 	andi	r2,r21,255
   1500c:	1080201c 	xori	r2,r2,128
   15010:	10bfe004 	addi	r2,r2,-128
   15014:	02000184 	movi	r8,6
   15018:	123f931e 	bne	r2,r8,14e68 <__alt_data_end+0xfffd6668>
   1501c:	054001c4 	movi	r21,7
   15020:	003f8606 	br	14e3c <__alt_data_end+0xfffd663c>
   15024:	b8004f1e 	bne	r23,zero,15164 <__ssvfscanf_r+0x1188>
   15028:	e000031e 	bne	fp,zero,15038 <__ssvfscanf_r+0x105c>
   1502c:	a081c00c 	andi	r2,r20,1792
   15030:	0201c004 	movi	r8,1792
   15034:	1201a226 	beq	r2,r8,156c0 <__ssvfscanf_r+0x16e4>
   15038:	a8803fcc 	andi	r2,r21,255
   1503c:	1080201c 	xori	r2,r2,128
   15040:	10bfe004 	addi	r2,r2,-128
   15044:	02000044 	movi	r8,1
   15048:	12000226 	beq	r2,r8,15054 <__ssvfscanf_r+0x1078>
   1504c:	02000104 	movi	r8,4
   15050:	123f851e 	bne	r2,r8,14e68 <__alt_data_end+0xfffd6668>
   15054:	ad400044 	addi	r21,r21,1
   15058:	003f7806 	br	14e3c <__alt_data_end+0xfffd663c>
   1505c:	a8803fcc 	andi	r2,r21,255
   15060:	1080201c 	xori	r2,r2,128
   15064:	10bfe004 	addi	r2,r2,-128
   15068:	1000391e 	bne	r2,zero,15150 <__ssvfscanf_r+0x1174>
   1506c:	e001151e 	bne	fp,zero,154c4 <__ssvfscanf_r+0x14e8>
   15070:	a081c00c 	andi	r2,r20,1792
   15074:	0201c004 	movi	r8,1792
   15078:	12019b26 	beq	r2,r8,156e8 <__ssvfscanf_r+0x170c>
   1507c:	8821883a 	mov	r16,r17
   15080:	a807883a 	mov	r3,r21
   15084:	e023883a 	mov	r17,fp
   15088:	b82b883a 	mov	r21,r23
   1508c:	302f883a 	mov	r23,r6
   15090:	003f7b06 	br	14e80 <__alt_data_end+0xfffd6680>
   15094:	a8803fcc 	andi	r2,r21,255
   15098:	1080201c 	xori	r2,r2,128
   1509c:	10bfe004 	addi	r2,r2,-128
   150a0:	02000084 	movi	r8,2
   150a4:	123f701e 	bne	r2,r8,14e68 <__alt_data_end+0xfffd6668>
   150a8:	054000c4 	movi	r21,3
   150ac:	003f6306 	br	14e3c <__alt_data_end+0xfffd663c>
   150b0:	a081400c 	andi	r2,r20,1280
   150b4:	00c10004 	movi	r3,1024
   150b8:	10c00326 	beq	r2,r3,150c8 <__ssvfscanf_r+0x10ec>
   150bc:	a0c4703a 	and	r2,r20,r3
   150c0:	103f6926 	beq	r2,zero,14e68 <__alt_data_end+0xfffd6668>
   150c4:	e03fed26 	beq	fp,zero,1507c <__alt_data_end+0xfffd687c>
   150c8:	a080800c 	andi	r2,r20,512
   150cc:	1000041e 	bne	r2,zero,150e0 <__ssvfscanf_r+0x1104>
   150d0:	d8c09f17 	ldw	r3,636(sp)
   150d4:	dc40a515 	stw	r17,660(sp)
   150d8:	e0f9c83a 	sub	fp,fp,r3
   150dc:	df00a415 	stw	fp,656(sp)
   150e0:	00be1fc4 	movi	r2,-1921
   150e4:	a0a8703a 	and	r20,r20,r2
   150e8:	a5006014 	ori	r20,r20,384
   150ec:	0039883a 	mov	fp,zero
   150f0:	003f5206 	br	14e3c <__alt_data_end+0xfffd663c>
   150f4:	00800044 	movi	r2,1
   150f8:	b8bf5b1e 	bne	r23,r2,14e68 <__alt_data_end+0xfffd6668>
   150fc:	05c00084 	movi	r23,2
   15100:	003f4e06 	br	14e3c <__alt_data_end+0xfffd663c>
   15104:	d8c0a317 	ldw	r3,652(sp)
   15108:	2a003fcc 	andi	r8,r5,255
   1510c:	18800003 	ldbu	r2,0(r3)
   15110:	40bf551e 	bne	r8,r2,14e68 <__alt_data_end+0xfffd6668>
   15114:	a080800c 	andi	r2,r20,512
   15118:	103f5326 	beq	r2,zero,14e68 <__alt_data_end+0xfffd6668>
   1511c:	00bf5fc4 	movi	r2,-641
   15120:	a0a8703a 	and	r20,r20,r2
   15124:	df009f15 	stw	fp,636(sp)
   15128:	003f4406 	br	14e3c <__alt_data_end+0xfffd663c>
   1512c:	3009883a 	mov	r4,r6
   15130:	980b883a 	mov	r5,r19
   15134:	d980a915 	stw	r6,676(sp)
   15138:	d9c0aa15 	stw	r7,680(sp)
   1513c:	001d2ac0 	call	1d2ac <__ssrefill_r>
   15140:	d980a917 	ldw	r6,676(sp)
   15144:	d9c0aa17 	ldw	r7,680(sp)
   15148:	103f4626 	beq	r2,zero,14e64 <__alt_data_end+0xfffd6664>
   1514c:	003f4606 	br	14e68 <__alt_data_end+0xfffd6668>
   15150:	020000c4 	movi	r8,3
   15154:	123fbf26 	beq	r2,r8,15054 <__alt_data_end+0xfffd6854>
   15158:	02000144 	movi	r8,5
   1515c:	123fbd26 	beq	r2,r8,15054 <__alt_data_end+0xfffd6854>
   15160:	003f4106 	br	14e68 <__alt_data_end+0xfffd6668>
   15164:	00800084 	movi	r2,2
   15168:	b8bfb31e 	bne	r23,r2,15038 <__alt_data_end+0xfffd6838>
   1516c:	05c000c4 	movi	r23,3
   15170:	003f3206 	br	14e3c <__alt_data_end+0xfffd663c>
   15174:	e000011e 	bne	fp,zero,1517c <__ssvfscanf_r+0x11a0>
   15178:	073fffc4 	movi	fp,-1
   1517c:	8900004c 	andi	r4,r17,1
   15180:	20011d1e 	bne	r4,zero,155f8 <__ssvfscanf_r+0x161c>
   15184:	8c40040c 	andi	r17,r17,16
   15188:	8800da26 	beq	r17,zero,154f4 <__ssvfscanf_r+0x1518>
   1518c:	0023883a 	mov	r17,zero
   15190:	00000306 	br	151a0 <__ssvfscanf_r+0x11c4>
   15194:	18800003 	ldbu	r2,0(r3)
   15198:	8085883a 	add	r2,r16,r2
   1519c:	10800043 	ldbu	r2,1(r2)
   151a0:	1080020c 	andi	r2,r2,8
   151a4:	1000fc1e 	bne	r2,zero,15598 <__ssvfscanf_r+0x15bc>
   151a8:	98800117 	ldw	r2,4(r19)
   151ac:	18c00044 	addi	r3,r3,1
   151b0:	8c400044 	addi	r17,r17,1
   151b4:	10bfffc4 	addi	r2,r2,-1
   151b8:	98800115 	stw	r2,4(r19)
   151bc:	98c00015 	stw	r3,0(r19)
   151c0:	8f00f526 	beq	r17,fp,15598 <__ssvfscanf_r+0x15bc>
   151c4:	00bff316 	blt	zero,r2,15194 <__alt_data_end+0xfffd6994>
   151c8:	980b883a 	mov	r5,r19
   151cc:	b809883a 	mov	r4,r23
   151d0:	001d2ac0 	call	1d2ac <__ssrefill_r>
   151d4:	1000f01e 	bne	r2,zero,15598 <__ssvfscanf_r+0x15bc>
   151d8:	b4000017 	ldw	r16,0(r22)
   151dc:	98c00017 	ldw	r3,0(r19)
   151e0:	003fec06 	br	15194 <__alt_data_end+0xfffd6994>
   151e4:	e0bfffc4 	addi	r2,fp,-1
   151e8:	01405704 	movi	r5,348
   151ec:	2880bf2e 	bgeu	r5,r2,154ec <__ssvfscanf_r+0x1510>
   151f0:	e1ffa8c4 	addi	r7,fp,-349
   151f4:	07005744 	movi	fp,349
   151f8:	8c436014 	ori	r17,r17,3456
   151fc:	9013883a 	mov	r9,r18
   15200:	8825883a 	mov	r18,r17
   15204:	dc409e17 	ldw	r17,632(sp)
   15208:	0029883a 	mov	r20,zero
   1520c:	dc000104 	addi	r16,sp,4
   15210:	05401344 	movi	r21,77
   15214:	02c08004 	movi	r11,512
   15218:	01bf7fc4 	movi	r6,-513
   1521c:	023fdfc4 	movi	r8,-129
   15220:	20bff544 	addi	r2,r4,-43
   15224:	10803fcc 	andi	r2,r2,255
   15228:	a8807236 	bltu	r21,r2,153f4 <__ssvfscanf_r+0x1418>
   1522c:	100490ba 	slli	r2,r2,2
   15230:	01400074 	movhi	r5,1
   15234:	29549104 	addi	r5,r5,21060
   15238:	1145883a 	add	r2,r2,r5
   1523c:	10800017 	ldw	r2,0(r2)
   15240:	1000683a 	jmp	r2
   15244:	00015478 	rdprs	zero,zero,1361
   15248:	000153f4 	movhi	zero,1359
   1524c:	00015478 	rdprs	zero,zero,1361
   15250:	000153f4 	movhi	zero,1359
   15254:	000153f4 	movhi	zero,1359
   15258:	00015450 	cmplti	zero,zero,1361
   1525c:	00015430 	cmpltui	zero,zero,1360
   15260:	00015430 	cmpltui	zero,zero,1360
   15264:	00015430 	cmpltui	zero,zero,1360
   15268:	00015430 	cmpltui	zero,zero,1360
   1526c:	00015430 	cmpltui	zero,zero,1360
   15270:	00015430 	cmpltui	zero,zero,1360
   15274:	00015430 	cmpltui	zero,zero,1360
   15278:	000153d8 	cmpnei	zero,zero,1359
   1527c:	000153d8 	cmpnei	zero,zero,1359
   15280:	000153f4 	movhi	zero,1359
   15284:	000153f4 	movhi	zero,1359
   15288:	000153f4 	movhi	zero,1359
   1528c:	000153f4 	movhi	zero,1359
   15290:	000153f4 	movhi	zero,1359
   15294:	000153f4 	movhi	zero,1359
   15298:	000153f4 	movhi	zero,1359
   1529c:	000153c4 	movi	zero,1359
   152a0:	000153c4 	movi	zero,1359
   152a4:	000153c4 	movi	zero,1359
   152a8:	000153c4 	movi	zero,1359
   152ac:	000153c4 	movi	zero,1359
   152b0:	000153c4 	movi	zero,1359
   152b4:	000153f4 	movhi	zero,1359
   152b8:	000153f4 	movhi	zero,1359
   152bc:	000153f4 	movhi	zero,1359
   152c0:	000153f4 	movhi	zero,1359
   152c4:	000153f4 	movhi	zero,1359
   152c8:	000153f4 	movhi	zero,1359
   152cc:	000153f4 	movhi	zero,1359
   152d0:	000153f4 	movhi	zero,1359
   152d4:	000153f4 	movhi	zero,1359
   152d8:	000153f4 	movhi	zero,1359
   152dc:	000153f4 	movhi	zero,1359
   152e0:	000153f4 	movhi	zero,1359
   152e4:	000153f4 	movhi	zero,1359
   152e8:	000153f4 	movhi	zero,1359
   152ec:	000153f4 	movhi	zero,1359
   152f0:	000153f4 	movhi	zero,1359
   152f4:	000153f4 	movhi	zero,1359
   152f8:	0001537c 	xorhi	zero,zero,1357
   152fc:	000153f4 	movhi	zero,1359
   15300:	000153f4 	movhi	zero,1359
   15304:	000153f4 	movhi	zero,1359
   15308:	000153f4 	movhi	zero,1359
   1530c:	000153f4 	movhi	zero,1359
   15310:	000153f4 	movhi	zero,1359
   15314:	000153f4 	movhi	zero,1359
   15318:	000153f4 	movhi	zero,1359
   1531c:	000153c4 	movi	zero,1359
   15320:	000153c4 	movi	zero,1359
   15324:	000153c4 	movi	zero,1359
   15328:	000153c4 	movi	zero,1359
   1532c:	000153c4 	movi	zero,1359
   15330:	000153c4 	movi	zero,1359
   15334:	000153f4 	movhi	zero,1359
   15338:	000153f4 	movhi	zero,1359
   1533c:	000153f4 	movhi	zero,1359
   15340:	000153f4 	movhi	zero,1359
   15344:	000153f4 	movhi	zero,1359
   15348:	000153f4 	movhi	zero,1359
   1534c:	000153f4 	movhi	zero,1359
   15350:	000153f4 	movhi	zero,1359
   15354:	000153f4 	movhi	zero,1359
   15358:	000153f4 	movhi	zero,1359
   1535c:	000153f4 	movhi	zero,1359
   15360:	000153f4 	movhi	zero,1359
   15364:	000153f4 	movhi	zero,1359
   15368:	000153f4 	movhi	zero,1359
   1536c:	000153f4 	movhi	zero,1359
   15370:	000153f4 	movhi	zero,1359
   15374:	000153f4 	movhi	zero,1359
   15378:	0001537c 	xorhi	zero,zero,1357
   1537c:	9081800c 	andi	r2,r18,1536
   15380:	12c01c1e 	bne	r2,r11,153f4 <__ssvfscanf_r+0x1418>
   15384:	91a4703a 	and	r18,r18,r6
   15388:	94814014 	ori	r18,r18,1280
   1538c:	04400404 	movi	r17,16
   15390:	81000005 	stb	r4,0(r16)
   15394:	84000044 	addi	r16,r16,1
   15398:	98800117 	ldw	r2,4(r19)
   1539c:	10bfffc4 	addi	r2,r2,-1
   153a0:	98800115 	stw	r2,4(r19)
   153a4:	0080380e 	bge	zero,r2,15488 <__ssvfscanf_r+0x14ac>
   153a8:	18c00044 	addi	r3,r3,1
   153ac:	98c00015 	stw	r3,0(r19)
   153b0:	e73fffc4 	addi	fp,fp,-1
   153b4:	e0000f26 	beq	fp,zero,153f4 <__ssvfscanf_r+0x1418>
   153b8:	98c00017 	ldw	r3,0(r19)
   153bc:	19000003 	ldbu	r4,0(r3)
   153c0:	003f9706 	br	15220 <__alt_data_end+0xfffd6a20>
   153c4:	00800284 	movi	r2,10
   153c8:	14400a0e 	bge	r2,r17,153f4 <__ssvfscanf_r+0x1418>
   153cc:	00bd1fc4 	movi	r2,-2945
   153d0:	90a4703a 	and	r18,r18,r2
   153d4:	003fee06 	br	15390 <__alt_data_end+0xfffd6b90>
   153d8:	014000f4 	movhi	r5,3
   153dc:	8c63883a 	add	r17,r17,r17
   153e0:	2966ee84 	addi	r5,r5,-25670
   153e4:	2c45883a 	add	r2,r5,r17
   153e8:	1440000f 	ldh	r17,0(r2)
   153ec:	00800204 	movi	r2,8
   153f0:	147ff616 	blt	r2,r17,153cc <__alt_data_end+0xfffd6bcc>
   153f4:	dc409e15 	stw	r17,632(sp)
   153f8:	9023883a 	mov	r17,r18
   153fc:	8880400c 	andi	r2,r17,256
   15400:	4825883a 	mov	r18,r9
   15404:	10000426 	beq	r2,zero,15418 <__ssvfscanf_r+0x143c>
   15408:	d8800104 	addi	r2,sp,4
   1540c:	1400b036 	bltu	r2,r16,156d0 <__ssvfscanf_r+0x16f4>
   15410:	d8c00104 	addi	r3,sp,4
   15414:	1c3b3226 	beq	r3,r16,140e0 <__alt_data_end+0xfffd58e0>
   15418:	8880040c 	andi	r2,r17,16
   1541c:	10006226 	beq	r2,zero,155a8 <__ssvfscanf_r+0x15cc>
   15420:	d8800104 	addi	r2,sp,4
   15424:	80a1c83a 	sub	r16,r16,r2
   15428:	8521883a 	add	r16,r16,r20
   1542c:	003ca506 	br	146c4 <__alt_data_end+0xfffd5ec4>
   15430:	014000f4 	movhi	r5,3
   15434:	8c63883a 	add	r17,r17,r17
   15438:	2966ee84 	addi	r5,r5,-25670
   1543c:	2c45883a 	add	r2,r5,r17
   15440:	1440000f 	ldh	r17,0(r2)
   15444:	00bd1fc4 	movi	r2,-2945
   15448:	90a4703a 	and	r18,r18,r2
   1544c:	003fd006 	br	15390 <__alt_data_end+0xfffd6b90>
   15450:	9082000c 	andi	r2,r18,2048
   15454:	103fce26 	beq	r2,zero,15390 <__alt_data_end+0xfffd6b90>
   15458:	8800021e 	bne	r17,zero,15464 <__ssvfscanf_r+0x1488>
   1545c:	94808014 	ori	r18,r18,512
   15460:	04400204 	movi	r17,8
   15464:	9081000c 	andi	r2,r18,1024
   15468:	10008626 	beq	r2,zero,15684 <__ssvfscanf_r+0x16a8>
   1546c:	00be9fc4 	movi	r2,-1409
   15470:	90a4703a 	and	r18,r18,r2
   15474:	003fc606 	br	15390 <__alt_data_end+0xfffd6b90>
   15478:	9080200c 	andi	r2,r18,128
   1547c:	103fdd26 	beq	r2,zero,153f4 <__alt_data_end+0xfffd6bf4>
   15480:	9224703a 	and	r18,r18,r8
   15484:	003fc206 	br	15390 <__alt_data_end+0xfffd6b90>
   15488:	980b883a 	mov	r5,r19
   1548c:	b809883a 	mov	r4,r23
   15490:	d980a915 	stw	r6,676(sp)
   15494:	d9c0aa15 	stw	r7,680(sp)
   15498:	da00a715 	stw	r8,668(sp)
   1549c:	da40a815 	stw	r9,672(sp)
   154a0:	dac0a615 	stw	r11,664(sp)
   154a4:	001d2ac0 	call	1d2ac <__ssrefill_r>
   154a8:	d980a917 	ldw	r6,676(sp)
   154ac:	d9c0aa17 	ldw	r7,680(sp)
   154b0:	da00a717 	ldw	r8,668(sp)
   154b4:	da40a817 	ldw	r9,672(sp)
   154b8:	dac0a617 	ldw	r11,664(sp)
   154bc:	103fbc26 	beq	r2,zero,153b0 <__alt_data_end+0xfffd6bb0>
   154c0:	003fcc06 	br	153f4 <__alt_data_end+0xfffd6bf4>
   154c4:	8821883a 	mov	r16,r17
   154c8:	a807883a 	mov	r3,r21
   154cc:	e023883a 	mov	r17,fp
   154d0:	b82b883a 	mov	r21,r23
   154d4:	302f883a 	mov	r23,r6
   154d8:	00bfbfc4 	movi	r2,-257
   154dc:	a0a8703a 	and	r20,r20,r2
   154e0:	003e6706 	br	14e80 <__alt_data_end+0xfffd6680>
   154e4:	d800a215 	stw	zero,648(sp)
   154e8:	003de306 	br	14c78 <__alt_data_end+0xfffd6478>
   154ec:	000f883a 	mov	r7,zero
   154f0:	003f4106 	br	151f8 <__alt_data_end+0xfffd69f8>
   154f4:	d9409c17 	ldw	r5,624(sp)
   154f8:	e2bfffc4 	addi	r10,fp,-1
   154fc:	2c400017 	ldw	r17,0(r5)
   15500:	2c000104 	addi	r16,r5,4
   15504:	8aa9883a 	add	r20,r17,r10
   15508:	880b883a 	mov	r5,r17
   1550c:	00000606 	br	15528 <__ssvfscanf_r+0x154c>
   15510:	98c00017 	ldw	r3,0(r19)
   15514:	b1000017 	ldw	r4,0(r22)
   15518:	a80b883a 	mov	r5,r21
   1551c:	18800003 	ldbu	r2,0(r3)
   15520:	2085883a 	add	r2,r4,r2
   15524:	10800043 	ldbu	r2,1(r2)
   15528:	1080020c 	andi	r2,r2,8
   1552c:	1000621e 	bne	r2,zero,156b8 <__ssvfscanf_r+0x16dc>
   15530:	98800117 	ldw	r2,4(r19)
   15534:	19000044 	addi	r4,r3,1
   15538:	99000015 	stw	r4,0(r19)
   1553c:	10bfffc4 	addi	r2,r2,-1
   15540:	98800115 	stw	r2,4(r19)
   15544:	18800003 	ldbu	r2,0(r3)
   15548:	2d400044 	addi	r21,r5,1
   1554c:	a839883a 	mov	fp,r21
   15550:	28800005 	stb	r2,0(r5)
   15554:	2d000626 	beq	r5,r20,15570 <__ssvfscanf_r+0x1594>
   15558:	98800117 	ldw	r2,4(r19)
   1555c:	00bfec16 	blt	zero,r2,15510 <__alt_data_end+0xfffd6d10>
   15560:	980b883a 	mov	r5,r19
   15564:	b809883a 	mov	r4,r23
   15568:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1556c:	103fe826 	beq	r2,zero,15510 <__alt_data_end+0xfffd6d10>
   15570:	d880a017 	ldw	r2,640(sp)
   15574:	dd009d17 	ldw	r20,628(sp)
   15578:	e463c83a 	sub	r17,fp,r17
   1557c:	10800044 	addi	r2,r2,1
   15580:	e0000005 	stb	zero,0(fp)
   15584:	9465883a 	add	r18,r18,r17
   15588:	d880a015 	stw	r2,640(sp)
   1558c:	dc009c15 	stw	r16,624(sp)
   15590:	a00d883a 	mov	r6,r20
   15594:	003ace06 	br	140d0 <__alt_data_end+0xfffd58d0>
   15598:	dd009d17 	ldw	r20,628(sp)
   1559c:	9465883a 	add	r18,r18,r17
   155a0:	a00d883a 	mov	r6,r20
   155a4:	003aca06 	br	140d0 <__alt_data_end+0xfffd58d0>
   155a8:	d8c0a117 	ldw	r3,644(sp)
   155ac:	d9c09e17 	ldw	r7,632(sp)
   155b0:	000d883a 	mov	r6,zero
   155b4:	d9400104 	addi	r5,sp,4
   155b8:	b809883a 	mov	r4,r23
   155bc:	80000005 	stb	zero,0(r16)
   155c0:	183ee83a 	callr	r3
   155c4:	88c0080c 	andi	r3,r17,32
   155c8:	1800351e 	bne	r3,zero,156a0 <__ssvfscanf_r+0x16c4>
   155cc:	88c0010c 	andi	r3,r17,4
   155d0:	18007026 	beq	r3,zero,15794 <__ssvfscanf_r+0x17b8>
   155d4:	d9409c17 	ldw	r5,624(sp)
   155d8:	28c00017 	ldw	r3,0(r5)
   155dc:	29400104 	addi	r5,r5,4
   155e0:	d9409c15 	stw	r5,624(sp)
   155e4:	1880000d 	sth	r2,0(r3)
   155e8:	d940a017 	ldw	r5,640(sp)
   155ec:	29400044 	addi	r5,r5,1
   155f0:	d940a015 	stw	r5,640(sp)
   155f4:	003f8a06 	br	15420 <__alt_data_end+0xfffd6c20>
   155f8:	dd409904 	addi	r21,sp,612
   155fc:	8c40040c 	andi	r17,r17,16
   15600:	01800204 	movi	r6,8
   15604:	000b883a 	mov	r5,zero
   15608:	a809883a 	mov	r4,r21
   1560c:	00131c80 	call	131c8 <memset>
   15610:	8800391e 	bne	r17,zero,156f8 <__ssvfscanf_r+0x171c>
   15614:	d8c09c17 	ldw	r3,624(sp)
   15618:	1d000017 	ldw	r20,0(r3)
   1561c:	18c00104 	addi	r3,r3,4
   15620:	d8c09c15 	stw	r3,624(sp)
   15624:	000d883a 	mov	r6,zero
   15628:	3021883a 	mov	r16,r6
   1562c:	dc409f15 	stw	r17,636(sp)
   15630:	98800017 	ldw	r2,0(r19)
   15634:	b0c00017 	ldw	r3,0(r22)
   15638:	10800003 	ldbu	r2,0(r2)
   1563c:	1885883a 	add	r2,r3,r2
   15640:	10800043 	ldbu	r2,1(r2)
   15644:	1080020c 	andi	r2,r2,8
   15648:	1000011e 	bne	r2,zero,15650 <__ssvfscanf_r+0x1674>
   1564c:	e000651e 	bne	fp,zero,157e4 <__ssvfscanf_r+0x1808>
   15650:	dc409f17 	ldw	r17,636(sp)
   15654:	883c811e 	bne	r17,zero,1485c <__alt_data_end+0xfffd605c>
   15658:	a0000015 	stw	zero,0(r20)
   1565c:	003c7c06 	br	14850 <__alt_data_end+0xfffd6050>
   15660:	a2c0008c 	andi	r11,r20,2
   15664:	58003c26 	beq	r11,zero,15758 <__ssvfscanf_r+0x177c>
   15668:	d9409c17 	ldw	r5,624(sp)
   1566c:	28800017 	ldw	r2,0(r5)
   15670:	29400104 	addi	r5,r5,4
   15674:	d9409c15 	stw	r5,624(sp)
   15678:	14000015 	stw	r16,0(r2)
   1567c:	10c00115 	stw	r3,4(r2)
   15680:	003e4406 	br	14f94 <__alt_data_end+0xfffd6794>
   15684:	00bf1fc4 	movi	r2,-897
   15688:	90a4703a 	and	r18,r18,r2
   1568c:	38000226 	beq	r7,zero,15698 <__ssvfscanf_r+0x16bc>
   15690:	39ffffc4 	addi	r7,r7,-1
   15694:	e7000044 	addi	fp,fp,1
   15698:	a5000044 	addi	r20,r20,1
   1569c:	003f3e06 	br	15398 <__alt_data_end+0xfffd6b98>
   156a0:	d9009c17 	ldw	r4,624(sp)
   156a4:	20c00017 	ldw	r3,0(r4)
   156a8:	21000104 	addi	r4,r4,4
   156ac:	d9009c15 	stw	r4,624(sp)
   156b0:	18800015 	stw	r2,0(r3)
   156b4:	003fcc06 	br	155e8 <__alt_data_end+0xfffd6de8>
   156b8:	2839883a 	mov	fp,r5
   156bc:	003fac06 	br	15570 <__alt_data_end+0xfffd6d70>
   156c0:	00be1fc4 	movi	r2,-1921
   156c4:	a0a8703a 	and	r20,r20,r2
   156c8:	05c00044 	movi	r23,1
   156cc:	003ddb06 	br	14e3c <__alt_data_end+0xfffd663c>
   156d0:	817fffc7 	ldb	r5,-1(r16)
   156d4:	980d883a 	mov	r6,r19
   156d8:	b809883a 	mov	r4,r23
   156dc:	843fffc4 	addi	r16,r16,-1
   156e0:	001d1a40 	call	1d1a4 <_sungetc_r>
   156e4:	003f4a06 	br	15410 <__alt_data_end+0xfffd6c10>
   156e8:	00fe1fc4 	movi	r3,-1921
   156ec:	a0e8703a 	and	r20,r20,r3
   156f0:	05400044 	movi	r21,1
   156f4:	003dd106 	br	14e3c <__alt_data_end+0xfffd663c>
   156f8:	dd009b04 	addi	r20,sp,620
   156fc:	003fc906 	br	15624 <__alt_data_end+0xfffd6e24>
   15700:	d8c09f17 	ldw	r3,636(sp)
   15704:	88e3c83a 	sub	r17,r17,r3
   15708:	044dc83a 	sub	r6,zero,r17
   1570c:	883e1426 	beq	r17,zero,14f60 <__alt_data_end+0xfffd6760>
   15710:	d88055c4 	addi	r2,sp,343
   15714:	80800136 	bltu	r16,r2,1571c <__ssvfscanf_r+0x1740>
   15718:	dc005584 	addi	r16,sp,342
   1571c:	014000f4 	movhi	r5,3
   15720:	2966ed04 	addi	r5,r5,-25676
   15724:	8009883a 	mov	r4,r16
   15728:	001aeac0 	call	1aeac <sprintf>
   1572c:	003e0c06 	br	14f60 <__alt_data_end+0xfffd6760>
   15730:	d8c0a517 	ldw	r3,660(sp)
   15734:	000d883a 	mov	r6,zero
   15738:	01c00284 	movi	r7,10
   1573c:	19400044 	addi	r5,r3,1
   15740:	b809883a 	mov	r4,r23
   15744:	001c6780 	call	1c678 <_strtol_r>
   15748:	d8c0a417 	ldw	r3,656(sp)
   1574c:	dc00a517 	ldw	r16,660(sp)
   15750:	10cdc83a 	sub	r6,r2,r3
   15754:	003fee06 	br	15710 <__alt_data_end+0xfffd6f10>
   15758:	d8809c17 	ldw	r2,624(sp)
   1575c:	180b883a 	mov	r5,r3
   15760:	8009883a 	mov	r4,r16
   15764:	15000017 	ldw	r20,0(r2)
   15768:	14400104 	addi	r17,r2,4
   1576c:	d8c0a615 	stw	r3,664(sp)
   15770:	001074c0 	call	1074c <__fpclassifyd>
   15774:	d8c0a617 	ldw	r3,664(sp)
   15778:	10007226 	beq	r2,zero,15944 <__ssvfscanf_r+0x1968>
   1577c:	8009883a 	mov	r4,r16
   15780:	180b883a 	mov	r5,r3
   15784:	002895c0 	call	2895c <__truncdfsf2>
   15788:	a0800015 	stw	r2,0(r20)
   1578c:	dc409c15 	stw	r17,624(sp)
   15790:	003e0006 	br	14f94 <__alt_data_end+0xfffd6794>
   15794:	88c0004c 	andi	r3,r17,1
   15798:	183fc11e 	bne	r3,zero,156a0 <__alt_data_end+0xfffd6ea0>
   1579c:	8c40008c 	andi	r17,r17,2
   157a0:	883fbf26 	beq	r17,zero,156a0 <__alt_data_end+0xfffd6ea0>
   157a4:	d940a117 	ldw	r5,644(sp)
   157a8:	008000b4 	movhi	r2,2
   157ac:	10b2fc04 	addi	r2,r2,-13328
   157b0:	d9c09e17 	ldw	r7,632(sp)
   157b4:	000d883a 	mov	r6,zero
   157b8:	28806726 	beq	r5,r2,15958 <__ssvfscanf_r+0x197c>
   157bc:	d9400104 	addi	r5,sp,4
   157c0:	b809883a 	mov	r4,r23
   157c4:	001c8ec0 	call	1c8ec <_strtoll_r>
   157c8:	d9409c17 	ldw	r5,624(sp)
   157cc:	29000017 	ldw	r4,0(r5)
   157d0:	29400104 	addi	r5,r5,4
   157d4:	d9409c15 	stw	r5,624(sp)
   157d8:	20800015 	stw	r2,0(r4)
   157dc:	20c00115 	stw	r3,4(r4)
   157e0:	003f8106 	br	155e8 <__alt_data_end+0xfffd6de8>
   157e4:	001998c0 	call	1998c <__locale_mb_cur_max>
   157e8:	80bc5626 	beq	r16,r2,14944 <__alt_data_end+0xfffd6144>
   157ec:	98800017 	ldw	r2,0(r19)
   157f0:	99000117 	ldw	r4,4(r19)
   157f4:	d9400104 	addi	r5,sp,4
   157f8:	12000003 	ldbu	r8,0(r2)
   157fc:	213fffc4 	addi	r4,r4,-1
   15800:	10800044 	addi	r2,r2,1
   15804:	99000115 	stw	r4,4(r19)
   15808:	98800015 	stw	r2,0(r19)
   1580c:	84400044 	addi	r17,r16,1
   15810:	dd400015 	stw	r21,0(sp)
   15814:	2c21883a 	add	r16,r5,r16
   15818:	280d883a 	mov	r6,r5
   1581c:	880f883a 	mov	r7,r17
   15820:	a00b883a 	mov	r5,r20
   15824:	b809883a 	mov	r4,r23
   15828:	82000005 	stb	r8,0(r16)
   1582c:	0019a400 	call	19a40 <_mbrtowc_r>
   15830:	00ffffc4 	movi	r3,-1
   15834:	10fc4326 	beq	r2,r3,14944 <__alt_data_end+0xfffd6144>
   15838:	103c371e 	bne	r2,zero,14918 <__alt_data_end+0xfffd6118>
   1583c:	a0000015 	stw	zero,0(r20)
   15840:	0009883a 	mov	r4,zero
   15844:	00198d40 	call	198d4 <iswspace>
   15848:	10001b26 	beq	r2,zero,158b8 <__ssvfscanf_r+0x18dc>
   1584c:	8821883a 	mov	r16,r17
   15850:	dc409f17 	ldw	r17,636(sp)
   15854:	803f7f26 	beq	r16,zero,15654 <__alt_data_end+0xfffd6e54>
   15858:	843fffc4 	addi	r16,r16,-1
   1585c:	d9400104 	addi	r5,sp,4
   15860:	2c2b883a 	add	r21,r5,r16
   15864:	00000106 	br	1586c <__ssvfscanf_r+0x1890>
   15868:	843fffc4 	addi	r16,r16,-1
   1586c:	a9400003 	ldbu	r5,0(r21)
   15870:	980d883a 	mov	r6,r19
   15874:	b809883a 	mov	r4,r23
   15878:	001d1a40 	call	1d1a4 <_sungetc_r>
   1587c:	ad7fffc4 	addi	r21,r21,-1
   15880:	803ff91e 	bne	r16,zero,15868 <__alt_data_end+0xfffd7068>
   15884:	003f7306 	br	15654 <__alt_data_end+0xfffd6e54>
   15888:	d9400104 	addi	r5,sp,4
   1588c:	802b883a 	mov	r21,r16
   15890:	9839883a 	mov	fp,r19
   15894:	2c3a122e 	bgeu	r5,r16,140e0 <__alt_data_end+0xfffd58e0>
   15898:	ad7fffc4 	addi	r21,r21,-1
   1589c:	a9400007 	ldb	r5,0(r21)
   158a0:	e00d883a 	mov	r6,fp
   158a4:	b809883a 	mov	r4,r23
   158a8:	001d1a40 	call	1d1a4 <_sungetc_r>
   158ac:	d8800104 	addi	r2,sp,4
   158b0:	157ff91e 	bne	r2,r21,15898 <__alt_data_end+0xfffd7098>
   158b4:	003a0a06 	br	140e0 <__alt_data_end+0xfffd58e0>
   158b8:	d8c09f17 	ldw	r3,636(sp)
   158bc:	9465883a 	add	r18,r18,r17
   158c0:	e73fffc4 	addi	fp,fp,-1
   158c4:	1800051e 	bne	r3,zero,158dc <__ssvfscanf_r+0x1900>
   158c8:	a5000104 	addi	r20,r20,4
   158cc:	0021883a 	mov	r16,zero
   158d0:	003c1406 	br	14924 <__alt_data_end+0xfffd6124>
   158d4:	a1000017 	ldw	r4,0(r20)
   158d8:	003fda06 	br	15844 <__alt_data_end+0xfffd7044>
   158dc:	0021883a 	mov	r16,zero
   158e0:	003c1006 	br	14924 <__alt_data_end+0xfffd6124>
   158e4:	d8c00104 	addi	r3,sp,4
   158e8:	802b883a 	mov	r21,r16
   158ec:	9839883a 	mov	fp,r19
   158f0:	1c39fb2e 	bgeu	r3,r16,140e0 <__alt_data_end+0xfffd58e0>
   158f4:	ad7fffc4 	addi	r21,r21,-1
   158f8:	a9400007 	ldb	r5,0(r21)
   158fc:	b809883a 	mov	r4,r23
   15900:	e00d883a 	mov	r6,fp
   15904:	001d1a40 	call	1d1a4 <_sungetc_r>
   15908:	d9000104 	addi	r4,sp,4
   1590c:	257ff91e 	bne	r4,r21,158f4 <__alt_data_end+0xfffd70f4>
   15910:	0039f306 	br	140e0 <__alt_data_end+0xfffd58e0>
   15914:	d8c00104 	addi	r3,sp,4
   15918:	802b883a 	mov	r21,r16
   1591c:	9839883a 	mov	fp,r19
   15920:	1c39ef2e 	bgeu	r3,r16,140e0 <__alt_data_end+0xfffd58e0>
   15924:	ad7fffc4 	addi	r21,r21,-1
   15928:	a9400007 	ldb	r5,0(r21)
   1592c:	b809883a 	mov	r4,r23
   15930:	e00d883a 	mov	r6,fp
   15934:	001d1a40 	call	1d1a4 <_sungetc_r>
   15938:	d9000104 	addi	r4,sp,4
   1593c:	257ff91e 	bne	r4,r21,15924 <__alt_data_end+0xfffd7124>
   15940:	0039e706 	br	140e0 <__alt_data_end+0xfffd58e0>
   15944:	0009883a 	mov	r4,zero
   15948:	001ae4c0 	call	1ae4c <nanf>
   1594c:	a0800015 	stw	r2,0(r20)
   15950:	dc409c15 	stw	r17,624(sp)
   15954:	003d8f06 	br	14f94 <__alt_data_end+0xfffd6794>
   15958:	d9400104 	addi	r5,sp,4
   1595c:	b809883a 	mov	r4,r23
   15960:	001ce840 	call	1ce84 <_strtoull_r>
   15964:	003f9806 	br	157c8 <__alt_data_end+0xfffd6fc8>

00015968 <___vfprintf_internal_r>:
   15968:	deffb804 	addi	sp,sp,-288
   1596c:	dfc04715 	stw	ra,284(sp)
   15970:	ddc04515 	stw	r23,276(sp)
   15974:	dd404315 	stw	r21,268(sp)
   15978:	d9002d15 	stw	r4,180(sp)
   1597c:	282f883a 	mov	r23,r5
   15980:	302b883a 	mov	r21,r6
   15984:	d9c02e15 	stw	r7,184(sp)
   15988:	df004615 	stw	fp,280(sp)
   1598c:	dd804415 	stw	r22,272(sp)
   15990:	dd004215 	stw	r20,264(sp)
   15994:	dcc04115 	stw	r19,260(sp)
   15998:	dc804015 	stw	r18,256(sp)
   1599c:	dc403f15 	stw	r17,252(sp)
   159a0:	dc003e15 	stw	r16,248(sp)
   159a4:	00199b00 	call	199b0 <_localeconv_r>
   159a8:	10800017 	ldw	r2,0(r2)
   159ac:	1009883a 	mov	r4,r2
   159b0:	d8803415 	stw	r2,208(sp)
   159b4:	0013f440 	call	13f44 <strlen>
   159b8:	d8803715 	stw	r2,220(sp)
   159bc:	d8802d17 	ldw	r2,180(sp)
   159c0:	10000226 	beq	r2,zero,159cc <___vfprintf_internal_r+0x64>
   159c4:	10800e17 	ldw	r2,56(r2)
   159c8:	1000fb26 	beq	r2,zero,15db8 <___vfprintf_internal_r+0x450>
   159cc:	b880030b 	ldhu	r2,12(r23)
   159d0:	10c8000c 	andi	r3,r2,8192
   159d4:	1800061e 	bne	r3,zero,159f0 <___vfprintf_internal_r+0x88>
   159d8:	b9001917 	ldw	r4,100(r23)
   159dc:	00f7ffc4 	movi	r3,-8193
   159e0:	10880014 	ori	r2,r2,8192
   159e4:	20c6703a 	and	r3,r4,r3
   159e8:	b880030d 	sth	r2,12(r23)
   159ec:	b8c01915 	stw	r3,100(r23)
   159f0:	10c0020c 	andi	r3,r2,8
   159f4:	1800c326 	beq	r3,zero,15d04 <___vfprintf_internal_r+0x39c>
   159f8:	b8c00417 	ldw	r3,16(r23)
   159fc:	1800c126 	beq	r3,zero,15d04 <___vfprintf_internal_r+0x39c>
   15a00:	1080068c 	andi	r2,r2,26
   15a04:	00c00284 	movi	r3,10
   15a08:	10c0c626 	beq	r2,r3,15d24 <___vfprintf_internal_r+0x3bc>
   15a0c:	d8c00404 	addi	r3,sp,16
   15a10:	050000f4 	movhi	r20,3
   15a14:	d9001e04 	addi	r4,sp,120
   15a18:	a5270784 	addi	r20,r20,-25570
   15a1c:	d8c01e15 	stw	r3,120(sp)
   15a20:	d8002015 	stw	zero,128(sp)
   15a24:	d8001f15 	stw	zero,124(sp)
   15a28:	d8003315 	stw	zero,204(sp)
   15a2c:	d8003615 	stw	zero,216(sp)
   15a30:	d8003815 	stw	zero,224(sp)
   15a34:	1811883a 	mov	r8,r3
   15a38:	d8003915 	stw	zero,228(sp)
   15a3c:	d8003a15 	stw	zero,232(sp)
   15a40:	d8002f15 	stw	zero,188(sp)
   15a44:	d9002815 	stw	r4,160(sp)
   15a48:	a8800007 	ldb	r2,0(r21)
   15a4c:	10028b26 	beq	r2,zero,1647c <___vfprintf_internal_r+0xb14>
   15a50:	00c00944 	movi	r3,37
   15a54:	a823883a 	mov	r17,r21
   15a58:	10c0021e 	bne	r2,r3,15a64 <___vfprintf_internal_r+0xfc>
   15a5c:	00001406 	br	15ab0 <___vfprintf_internal_r+0x148>
   15a60:	10c00326 	beq	r2,r3,15a70 <___vfprintf_internal_r+0x108>
   15a64:	8c400044 	addi	r17,r17,1
   15a68:	88800007 	ldb	r2,0(r17)
   15a6c:	103ffc1e 	bne	r2,zero,15a60 <__alt_data_end+0xfffd7260>
   15a70:	8d61c83a 	sub	r16,r17,r21
   15a74:	80000e26 	beq	r16,zero,15ab0 <___vfprintf_internal_r+0x148>
   15a78:	d8c02017 	ldw	r3,128(sp)
   15a7c:	d8801f17 	ldw	r2,124(sp)
   15a80:	45400015 	stw	r21,0(r8)
   15a84:	1c07883a 	add	r3,r3,r16
   15a88:	10800044 	addi	r2,r2,1
   15a8c:	d8c02015 	stw	r3,128(sp)
   15a90:	44000115 	stw	r16,4(r8)
   15a94:	d8801f15 	stw	r2,124(sp)
   15a98:	00c001c4 	movi	r3,7
   15a9c:	1880a916 	blt	r3,r2,15d44 <___vfprintf_internal_r+0x3dc>
   15aa0:	42000204 	addi	r8,r8,8
   15aa4:	d9402f17 	ldw	r5,188(sp)
   15aa8:	2c0b883a 	add	r5,r5,r16
   15aac:	d9402f15 	stw	r5,188(sp)
   15ab0:	88800007 	ldb	r2,0(r17)
   15ab4:	1000aa26 	beq	r2,zero,15d60 <___vfprintf_internal_r+0x3f8>
   15ab8:	8d400044 	addi	r21,r17,1
   15abc:	8c400047 	ldb	r17,1(r17)
   15ac0:	0021883a 	mov	r16,zero
   15ac4:	00bfffc4 	movi	r2,-1
   15ac8:	0025883a 	mov	r18,zero
   15acc:	dc002905 	stb	r16,164(sp)
   15ad0:	d8002785 	stb	zero,158(sp)
   15ad4:	d8002b05 	stb	zero,172(sp)
   15ad8:	d8802a15 	stw	r2,168(sp)
   15adc:	d8003115 	stw	zero,196(sp)
   15ae0:	04c01604 	movi	r19,88
   15ae4:	05800244 	movi	r22,9
   15ae8:	9021883a 	mov	r16,r18
   15aec:	4039883a 	mov	fp,r8
   15af0:	ad400044 	addi	r21,r21,1
   15af4:	88bff804 	addi	r2,r17,-32
   15af8:	98833236 	bltu	r19,r2,167c4 <___vfprintf_internal_r+0xe5c>
   15afc:	100490ba 	slli	r2,r2,2
   15b00:	00c00074 	movhi	r3,1
   15b04:	18d6c504 	addi	r3,r3,23316
   15b08:	10c5883a 	add	r2,r2,r3
   15b0c:	10800017 	ldw	r2,0(r2)
   15b10:	1000683a 	jmp	r2
   15b14:	000166bc 	xorhi	zero,zero,1434
   15b18:	000167c4 	movi	zero,1439
   15b1c:	000167c4 	movi	zero,1439
   15b20:	000166dc 	xori	zero,zero,1435
   15b24:	000167c4 	movi	zero,1439
   15b28:	000167c4 	movi	zero,1439
   15b2c:	000167c4 	movi	zero,1439
   15b30:	000167c4 	movi	zero,1439
   15b34:	000167c4 	movi	zero,1439
   15b38:	000167c4 	movi	zero,1439
   15b3c:	00015dc4 	movi	zero,1399
   15b40:	000165cc 	andi	zero,zero,1431
   15b44:	000167c4 	movi	zero,1439
   15b48:	00015c88 	cmpgei	zero,zero,1394
   15b4c:	00015de8 	cmpgeui	zero,zero,1399
   15b50:	000167c4 	movi	zero,1439
   15b54:	00015e38 	rdprs	zero,zero,1400
   15b58:	00015e44 	movi	zero,1401
   15b5c:	00015e44 	movi	zero,1401
   15b60:	00015e44 	movi	zero,1401
   15b64:	00015e44 	movi	zero,1401
   15b68:	00015e44 	movi	zero,1401
   15b6c:	00015e44 	movi	zero,1401
   15b70:	00015e44 	movi	zero,1401
   15b74:	00015e44 	movi	zero,1401
   15b78:	00015e44 	movi	zero,1401
   15b7c:	000167c4 	movi	zero,1439
   15b80:	000167c4 	movi	zero,1439
   15b84:	000167c4 	movi	zero,1439
   15b88:	000167c4 	movi	zero,1439
   15b8c:	000167c4 	movi	zero,1439
   15b90:	000167c4 	movi	zero,1439
   15b94:	000167c4 	movi	zero,1439
   15b98:	000167c4 	movi	zero,1439
   15b9c:	000167c4 	movi	zero,1439
   15ba0:	000167c4 	movi	zero,1439
   15ba4:	00015e80 	call	15e8 <LMS7002M_set_data_clock+0x190>
   15ba8:	00015f48 	cmpgei	zero,zero,1405
   15bac:	000167c4 	movi	zero,1439
   15bb0:	00015f48 	cmpgei	zero,zero,1405
   15bb4:	000167c4 	movi	zero,1439
   15bb8:	000167c4 	movi	zero,1439
   15bbc:	000167c4 	movi	zero,1439
   15bc0:	000167c4 	movi	zero,1439
   15bc4:	00015ff4 	movhi	zero,1407
   15bc8:	000167c4 	movi	zero,1439
   15bcc:	000167c4 	movi	zero,1439
   15bd0:	00016000 	call	1600 <LMS7002M_set_data_clock+0x1a8>
   15bd4:	000167c4 	movi	zero,1439
   15bd8:	000167c4 	movi	zero,1439
   15bdc:	000167c4 	movi	zero,1439
   15be0:	000167c4 	movi	zero,1439
   15be4:	000167c4 	movi	zero,1439
   15be8:	00016484 	movi	zero,1426
   15bec:	000167c4 	movi	zero,1439
   15bf0:	000167c4 	movi	zero,1439
   15bf4:	000164f0 	cmpltui	zero,zero,1427
   15bf8:	000167c4 	movi	zero,1439
   15bfc:	000167c4 	movi	zero,1439
   15c00:	000167c4 	movi	zero,1439
   15c04:	000167c4 	movi	zero,1439
   15c08:	000167c4 	movi	zero,1439
   15c0c:	000167c4 	movi	zero,1439
   15c10:	000167c4 	movi	zero,1439
   15c14:	000167c4 	movi	zero,1439
   15c18:	000167c4 	movi	zero,1439
   15c1c:	000167c4 	movi	zero,1439
   15c20:	00016768 	cmpgeui	zero,zero,1437
   15c24:	000166e8 	cmpgeui	zero,zero,1435
   15c28:	00015f48 	cmpgei	zero,zero,1405
   15c2c:	00015f48 	cmpgei	zero,zero,1405
   15c30:	00015f48 	cmpgei	zero,zero,1405
   15c34:	00016708 	cmpgei	zero,zero,1436
   15c38:	000166e8 	cmpgeui	zero,zero,1435
   15c3c:	000167c4 	movi	zero,1439
   15c40:	000167c4 	movi	zero,1439
   15c44:	00016714 	movui	zero,1436
   15c48:	000167c4 	movi	zero,1439
   15c4c:	00016728 	cmpgeui	zero,zero,1436
   15c50:	000165ac 	andhi	zero,zero,1430
   15c54:	00015c94 	movui	zero,1394
   15c58:	000165e4 	muli	zero,zero,1431
   15c5c:	000167c4 	movi	zero,1439
   15c60:	000165f0 	cmpltui	zero,zero,1431
   15c64:	000167c4 	movi	zero,1439
   15c68:	00016654 	movui	zero,1433
   15c6c:	000167c4 	movi	zero,1439
   15c70:	000167c4 	movi	zero,1439
   15c74:	00016674 	movhi	zero,1433
   15c78:	d8c03117 	ldw	r3,196(sp)
   15c7c:	d8802e15 	stw	r2,184(sp)
   15c80:	00c7c83a 	sub	r3,zero,r3
   15c84:	d8c03115 	stw	r3,196(sp)
   15c88:	84000114 	ori	r16,r16,4
   15c8c:	ac400007 	ldb	r17,0(r21)
   15c90:	003f9706 	br	15af0 <__alt_data_end+0xfffd72f0>
   15c94:	00800c04 	movi	r2,48
   15c98:	d8802705 	stb	r2,156(sp)
   15c9c:	00801e04 	movi	r2,120
   15ca0:	d8802745 	stb	r2,157(sp)
   15ca4:	d9002a17 	ldw	r4,168(sp)
   15ca8:	d8802e17 	ldw	r2,184(sp)
   15cac:	d8002785 	stb	zero,158(sp)
   15cb0:	e011883a 	mov	r8,fp
   15cb4:	10c00104 	addi	r3,r2,4
   15cb8:	14c00017 	ldw	r19,0(r2)
   15cbc:	002d883a 	mov	r22,zero
   15cc0:	80800094 	ori	r2,r16,2
   15cc4:	2002ca16 	blt	r4,zero,167f0 <___vfprintf_internal_r+0xe88>
   15cc8:	00bfdfc4 	movi	r2,-129
   15ccc:	80a4703a 	and	r18,r16,r2
   15cd0:	d8c02e15 	stw	r3,184(sp)
   15cd4:	94800094 	ori	r18,r18,2
   15cd8:	9802b41e 	bne	r19,zero,167ac <___vfprintf_internal_r+0xe44>
   15cdc:	014000f4 	movhi	r5,3
   15ce0:	29670004 	addi	r5,r5,-25600
   15ce4:	d9403915 	stw	r5,228(sp)
   15ce8:	04401e04 	movi	r17,120
   15cec:	d8802a17 	ldw	r2,168(sp)
   15cf0:	0039883a 	mov	fp,zero
   15cf4:	1001fa26 	beq	r2,zero,164e0 <___vfprintf_internal_r+0xb78>
   15cf8:	0027883a 	mov	r19,zero
   15cfc:	002d883a 	mov	r22,zero
   15d00:	00021906 	br	16568 <___vfprintf_internal_r+0xc00>
   15d04:	d9002d17 	ldw	r4,180(sp)
   15d08:	b80b883a 	mov	r5,r23
   15d0c:	0017d7c0 	call	17d7c <__swsetup_r>
   15d10:	1005dc1e 	bne	r2,zero,17484 <___vfprintf_internal_r+0x1b1c>
   15d14:	b880030b 	ldhu	r2,12(r23)
   15d18:	00c00284 	movi	r3,10
   15d1c:	1080068c 	andi	r2,r2,26
   15d20:	10ff3a1e 	bne	r2,r3,15a0c <__alt_data_end+0xfffd720c>
   15d24:	b880038f 	ldh	r2,14(r23)
   15d28:	103f3816 	blt	r2,zero,15a0c <__alt_data_end+0xfffd720c>
   15d2c:	d9c02e17 	ldw	r7,184(sp)
   15d30:	d9002d17 	ldw	r4,180(sp)
   15d34:	a80d883a 	mov	r6,r21
   15d38:	b80b883a 	mov	r5,r23
   15d3c:	0017c600 	call	17c60 <__sbprintf>
   15d40:	00001106 	br	15d88 <___vfprintf_internal_r+0x420>
   15d44:	d9002d17 	ldw	r4,180(sp)
   15d48:	d9801e04 	addi	r6,sp,120
   15d4c:	b80b883a 	mov	r5,r23
   15d50:	0020ba00 	call	20ba0 <__sprint_r>
   15d54:	1000081e 	bne	r2,zero,15d78 <___vfprintf_internal_r+0x410>
   15d58:	da000404 	addi	r8,sp,16
   15d5c:	003f5106 	br	15aa4 <__alt_data_end+0xfffd72a4>
   15d60:	d8802017 	ldw	r2,128(sp)
   15d64:	10000426 	beq	r2,zero,15d78 <___vfprintf_internal_r+0x410>
   15d68:	d9002d17 	ldw	r4,180(sp)
   15d6c:	d9801e04 	addi	r6,sp,120
   15d70:	b80b883a 	mov	r5,r23
   15d74:	0020ba00 	call	20ba0 <__sprint_r>
   15d78:	b880030b 	ldhu	r2,12(r23)
   15d7c:	1080100c 	andi	r2,r2,64
   15d80:	1005c01e 	bne	r2,zero,17484 <___vfprintf_internal_r+0x1b1c>
   15d84:	d8802f17 	ldw	r2,188(sp)
   15d88:	dfc04717 	ldw	ra,284(sp)
   15d8c:	df004617 	ldw	fp,280(sp)
   15d90:	ddc04517 	ldw	r23,276(sp)
   15d94:	dd804417 	ldw	r22,272(sp)
   15d98:	dd404317 	ldw	r21,268(sp)
   15d9c:	dd004217 	ldw	r20,264(sp)
   15da0:	dcc04117 	ldw	r19,260(sp)
   15da4:	dc804017 	ldw	r18,256(sp)
   15da8:	dc403f17 	ldw	r17,252(sp)
   15dac:	dc003e17 	ldw	r16,248(sp)
   15db0:	dec04804 	addi	sp,sp,288
   15db4:	f800283a 	ret
   15db8:	d9002d17 	ldw	r4,180(sp)
   15dbc:	00112940 	call	11294 <__sinit>
   15dc0:	003f0206 	br	159cc <__alt_data_end+0xfffd71cc>
   15dc4:	d9002e17 	ldw	r4,184(sp)
   15dc8:	d9402e17 	ldw	r5,184(sp)
   15dcc:	21000017 	ldw	r4,0(r4)
   15dd0:	28800104 	addi	r2,r5,4
   15dd4:	d9003115 	stw	r4,196(sp)
   15dd8:	203fa716 	blt	r4,zero,15c78 <__alt_data_end+0xfffd7478>
   15ddc:	d8802e15 	stw	r2,184(sp)
   15de0:	ac400007 	ldb	r17,0(r21)
   15de4:	003f4206 	br	15af0 <__alt_data_end+0xfffd72f0>
   15de8:	ac400007 	ldb	r17,0(r21)
   15dec:	01000a84 	movi	r4,42
   15df0:	a8c00044 	addi	r3,r21,1
   15df4:	89075826 	beq	r17,r4,17b58 <___vfprintf_internal_r+0x21f0>
   15df8:	8cbff404 	addi	r18,r17,-48
   15dfc:	b486ae36 	bltu	r22,r18,178b8 <___vfprintf_internal_r+0x1f50>
   15e00:	0009883a 	mov	r4,zero
   15e04:	1823883a 	mov	r17,r3
   15e08:	01400284 	movi	r5,10
   15e0c:	0025ef80 	call	25ef8 <__mulsi3>
   15e10:	88c00007 	ldb	r3,0(r17)
   15e14:	1489883a 	add	r4,r2,r18
   15e18:	8d400044 	addi	r21,r17,1
   15e1c:	1cbff404 	addi	r18,r3,-48
   15e20:	a823883a 	mov	r17,r21
   15e24:	b4bff82e 	bgeu	r22,r18,15e08 <__alt_data_end+0xfffd7608>
   15e28:	1823883a 	mov	r17,r3
   15e2c:	2005f616 	blt	r4,zero,17608 <___vfprintf_internal_r+0x1ca0>
   15e30:	d9002a15 	stw	r4,168(sp)
   15e34:	003f2f06 	br	15af4 <__alt_data_end+0xfffd72f4>
   15e38:	84002014 	ori	r16,r16,128
   15e3c:	ac400007 	ldb	r17,0(r21)
   15e40:	003f2b06 	br	15af0 <__alt_data_end+0xfffd72f0>
   15e44:	8cbff404 	addi	r18,r17,-48
   15e48:	d8003115 	stw	zero,196(sp)
   15e4c:	0009883a 	mov	r4,zero
   15e50:	a823883a 	mov	r17,r21
   15e54:	01400284 	movi	r5,10
   15e58:	0025ef80 	call	25ef8 <__mulsi3>
   15e5c:	88c00007 	ldb	r3,0(r17)
   15e60:	9089883a 	add	r4,r18,r2
   15e64:	ad400044 	addi	r21,r21,1
   15e68:	1cbff404 	addi	r18,r3,-48
   15e6c:	a823883a 	mov	r17,r21
   15e70:	b4bff82e 	bgeu	r22,r18,15e54 <__alt_data_end+0xfffd7654>
   15e74:	1823883a 	mov	r17,r3
   15e78:	d9003115 	stw	r4,196(sp)
   15e7c:	003f1d06 	br	15af4 <__alt_data_end+0xfffd72f4>
   15e80:	8025883a 	mov	r18,r16
   15e84:	dc002903 	ldbu	r16,164(sp)
   15e88:	e011883a 	mov	r8,fp
   15e8c:	84003fcc 	andi	r16,r16,255
   15e90:	8007531e 	bne	r16,zero,17be0 <___vfprintf_internal_r+0x2278>
   15e94:	94800414 	ori	r18,r18,16
   15e98:	9080080c 	andi	r2,r18,32
   15e9c:	1003a326 	beq	r2,zero,16d2c <___vfprintf_internal_r+0x13c4>
   15ea0:	d9002e17 	ldw	r4,184(sp)
   15ea4:	20800117 	ldw	r2,4(r4)
   15ea8:	24c00017 	ldw	r19,0(r4)
   15eac:	21000204 	addi	r4,r4,8
   15eb0:	d9002e15 	stw	r4,184(sp)
   15eb4:	102d883a 	mov	r22,r2
   15eb8:	10047316 	blt	r2,zero,17088 <___vfprintf_internal_r+0x1720>
   15ebc:	d9002a17 	ldw	r4,168(sp)
   15ec0:	df002783 	ldbu	fp,158(sp)
   15ec4:	2003e416 	blt	r4,zero,16e58 <___vfprintf_internal_r+0x14f0>
   15ec8:	00ffdfc4 	movi	r3,-129
   15ecc:	9d84b03a 	or	r2,r19,r22
   15ed0:	90e4703a 	and	r18,r18,r3
   15ed4:	10018026 	beq	r2,zero,164d8 <___vfprintf_internal_r+0xb70>
   15ed8:	b003ab26 	beq	r22,zero,16d88 <___vfprintf_internal_r+0x1420>
   15edc:	dc402915 	stw	r17,164(sp)
   15ee0:	dc001e04 	addi	r16,sp,120
   15ee4:	b023883a 	mov	r17,r22
   15ee8:	402d883a 	mov	r22,r8
   15eec:	9809883a 	mov	r4,r19
   15ef0:	880b883a 	mov	r5,r17
   15ef4:	01800284 	movi	r6,10
   15ef8:	000f883a 	mov	r7,zero
   15efc:	00257800 	call	25780 <__umoddi3>
   15f00:	10800c04 	addi	r2,r2,48
   15f04:	843fffc4 	addi	r16,r16,-1
   15f08:	9809883a 	mov	r4,r19
   15f0c:	880b883a 	mov	r5,r17
   15f10:	80800005 	stb	r2,0(r16)
   15f14:	01800284 	movi	r6,10
   15f18:	000f883a 	mov	r7,zero
   15f1c:	00251840 	call	25184 <__udivdi3>
   15f20:	1027883a 	mov	r19,r2
   15f24:	10c4b03a 	or	r2,r2,r3
   15f28:	1823883a 	mov	r17,r3
   15f2c:	103fef1e 	bne	r2,zero,15eec <__alt_data_end+0xfffd76ec>
   15f30:	d8c02817 	ldw	r3,160(sp)
   15f34:	dc402917 	ldw	r17,164(sp)
   15f38:	b011883a 	mov	r8,r22
   15f3c:	1c07c83a 	sub	r3,r3,r16
   15f40:	d8c02b15 	stw	r3,172(sp)
   15f44:	00005f06 	br	160c4 <___vfprintf_internal_r+0x75c>
   15f48:	8025883a 	mov	r18,r16
   15f4c:	dc002903 	ldbu	r16,164(sp)
   15f50:	e011883a 	mov	r8,fp
   15f54:	84003fcc 	andi	r16,r16,255
   15f58:	80071e1e 	bne	r16,zero,17bd4 <___vfprintf_internal_r+0x226c>
   15f5c:	9080020c 	andi	r2,r18,8
   15f60:	1004af26 	beq	r2,zero,17220 <___vfprintf_internal_r+0x18b8>
   15f64:	d9002e17 	ldw	r4,184(sp)
   15f68:	d9402e17 	ldw	r5,184(sp)
   15f6c:	d8802e17 	ldw	r2,184(sp)
   15f70:	21000017 	ldw	r4,0(r4)
   15f74:	29400117 	ldw	r5,4(r5)
   15f78:	10800204 	addi	r2,r2,8
   15f7c:	d9003615 	stw	r4,216(sp)
   15f80:	d9403815 	stw	r5,224(sp)
   15f84:	d8802e15 	stw	r2,184(sp)
   15f88:	d9003617 	ldw	r4,216(sp)
   15f8c:	d9403817 	ldw	r5,224(sp)
   15f90:	da003d15 	stw	r8,244(sp)
   15f94:	04000044 	movi	r16,1
   15f98:	001074c0 	call	1074c <__fpclassifyd>
   15f9c:	da003d17 	ldw	r8,244(sp)
   15fa0:	1404441e 	bne	r2,r16,170b4 <___vfprintf_internal_r+0x174c>
   15fa4:	d9003617 	ldw	r4,216(sp)
   15fa8:	d9403817 	ldw	r5,224(sp)
   15fac:	000d883a 	mov	r6,zero
   15fb0:	000f883a 	mov	r7,zero
   15fb4:	00274fc0 	call	274fc <__ledf2>
   15fb8:	da003d17 	ldw	r8,244(sp)
   15fbc:	1005e316 	blt	r2,zero,1774c <___vfprintf_internal_r+0x1de4>
   15fc0:	df002783 	ldbu	fp,158(sp)
   15fc4:	008011c4 	movi	r2,71
   15fc8:	1445580e 	bge	r2,r17,1752c <___vfprintf_internal_r+0x1bc4>
   15fcc:	040000f4 	movhi	r16,3
   15fd0:	8426f804 	addi	r16,r16,-25632
   15fd4:	00c000c4 	movi	r3,3
   15fd8:	00bfdfc4 	movi	r2,-129
   15fdc:	d8c02915 	stw	r3,164(sp)
   15fe0:	90a4703a 	and	r18,r18,r2
   15fe4:	d8c02b15 	stw	r3,172(sp)
   15fe8:	d8002a15 	stw	zero,168(sp)
   15fec:	d8003215 	stw	zero,200(sp)
   15ff0:	00003a06 	br	160dc <___vfprintf_internal_r+0x774>
   15ff4:	84000214 	ori	r16,r16,8
   15ff8:	ac400007 	ldb	r17,0(r21)
   15ffc:	003ebc06 	br	15af0 <__alt_data_end+0xfffd72f0>
   16000:	8025883a 	mov	r18,r16
   16004:	dc002903 	ldbu	r16,164(sp)
   16008:	e011883a 	mov	r8,fp
   1600c:	84003fcc 	andi	r16,r16,255
   16010:	8007001e 	bne	r16,zero,17c14 <___vfprintf_internal_r+0x22ac>
   16014:	94800414 	ori	r18,r18,16
   16018:	9080080c 	andi	r2,r18,32
   1601c:	1002fa26 	beq	r2,zero,16c08 <___vfprintf_internal_r+0x12a0>
   16020:	d9002e17 	ldw	r4,184(sp)
   16024:	d9402a17 	ldw	r5,168(sp)
   16028:	d8002785 	stb	zero,158(sp)
   1602c:	20800204 	addi	r2,r4,8
   16030:	24c00017 	ldw	r19,0(r4)
   16034:	25800117 	ldw	r22,4(r4)
   16038:	2804b116 	blt	r5,zero,17300 <___vfprintf_internal_r+0x1998>
   1603c:	013fdfc4 	movi	r4,-129
   16040:	9d86b03a 	or	r3,r19,r22
   16044:	d8802e15 	stw	r2,184(sp)
   16048:	9124703a 	and	r18,r18,r4
   1604c:	1802fb1e 	bne	r3,zero,16c3c <___vfprintf_internal_r+0x12d4>
   16050:	d8c02a17 	ldw	r3,168(sp)
   16054:	0039883a 	mov	fp,zero
   16058:	1805e526 	beq	r3,zero,177f0 <___vfprintf_internal_r+0x1e88>
   1605c:	0027883a 	mov	r19,zero
   16060:	002d883a 	mov	r22,zero
   16064:	dc001e04 	addi	r16,sp,120
   16068:	9806d0fa 	srli	r3,r19,3
   1606c:	b008977a 	slli	r4,r22,29
   16070:	b02cd0fa 	srli	r22,r22,3
   16074:	9cc001cc 	andi	r19,r19,7
   16078:	98800c04 	addi	r2,r19,48
   1607c:	843fffc4 	addi	r16,r16,-1
   16080:	20e6b03a 	or	r19,r4,r3
   16084:	80800005 	stb	r2,0(r16)
   16088:	9d86b03a 	or	r3,r19,r22
   1608c:	183ff61e 	bne	r3,zero,16068 <__alt_data_end+0xfffd7868>
   16090:	90c0004c 	andi	r3,r18,1
   16094:	18014126 	beq	r3,zero,1659c <___vfprintf_internal_r+0xc34>
   16098:	10803fcc 	andi	r2,r2,255
   1609c:	1080201c 	xori	r2,r2,128
   160a0:	10bfe004 	addi	r2,r2,-128
   160a4:	00c00c04 	movi	r3,48
   160a8:	10c13c26 	beq	r2,r3,1659c <___vfprintf_internal_r+0xc34>
   160ac:	80ffffc5 	stb	r3,-1(r16)
   160b0:	d8c02817 	ldw	r3,160(sp)
   160b4:	80bfffc4 	addi	r2,r16,-1
   160b8:	1021883a 	mov	r16,r2
   160bc:	1887c83a 	sub	r3,r3,r2
   160c0:	d8c02b15 	stw	r3,172(sp)
   160c4:	d8802b17 	ldw	r2,172(sp)
   160c8:	d9002a17 	ldw	r4,168(sp)
   160cc:	1100010e 	bge	r2,r4,160d4 <___vfprintf_internal_r+0x76c>
   160d0:	2005883a 	mov	r2,r4
   160d4:	d8802915 	stw	r2,164(sp)
   160d8:	d8003215 	stw	zero,200(sp)
   160dc:	e7003fcc 	andi	fp,fp,255
   160e0:	e700201c 	xori	fp,fp,128
   160e4:	e73fe004 	addi	fp,fp,-128
   160e8:	e0000326 	beq	fp,zero,160f8 <___vfprintf_internal_r+0x790>
   160ec:	d8c02917 	ldw	r3,164(sp)
   160f0:	18c00044 	addi	r3,r3,1
   160f4:	d8c02915 	stw	r3,164(sp)
   160f8:	90c0008c 	andi	r3,r18,2
   160fc:	d8c02c15 	stw	r3,176(sp)
   16100:	18000326 	beq	r3,zero,16110 <___vfprintf_internal_r+0x7a8>
   16104:	d8c02917 	ldw	r3,164(sp)
   16108:	18c00084 	addi	r3,r3,2
   1610c:	d8c02915 	stw	r3,164(sp)
   16110:	90c0210c 	andi	r3,r18,132
   16114:	d8c03015 	stw	r3,192(sp)
   16118:	1801c51e 	bne	r3,zero,16830 <___vfprintf_internal_r+0xec8>
   1611c:	d9003117 	ldw	r4,196(sp)
   16120:	d8c02917 	ldw	r3,164(sp)
   16124:	20e7c83a 	sub	r19,r4,r3
   16128:	04c1c10e 	bge	zero,r19,16830 <___vfprintf_internal_r+0xec8>
   1612c:	02400404 	movi	r9,16
   16130:	d8c02017 	ldw	r3,128(sp)
   16134:	d8801f17 	ldw	r2,124(sp)
   16138:	4cc52f0e 	bge	r9,r19,175f8 <___vfprintf_internal_r+0x1c90>
   1613c:	014000f4 	movhi	r5,3
   16140:	29670b84 	addi	r5,r5,-25554
   16144:	dc403b15 	stw	r17,236(sp)
   16148:	d9403515 	stw	r5,212(sp)
   1614c:	9823883a 	mov	r17,r19
   16150:	482d883a 	mov	r22,r9
   16154:	9027883a 	mov	r19,r18
   16158:	070001c4 	movi	fp,7
   1615c:	8025883a 	mov	r18,r16
   16160:	dc002d17 	ldw	r16,180(sp)
   16164:	00000306 	br	16174 <___vfprintf_internal_r+0x80c>
   16168:	8c7ffc04 	addi	r17,r17,-16
   1616c:	42000204 	addi	r8,r8,8
   16170:	b440130e 	bge	r22,r17,161c0 <___vfprintf_internal_r+0x858>
   16174:	010000f4 	movhi	r4,3
   16178:	18c00404 	addi	r3,r3,16
   1617c:	10800044 	addi	r2,r2,1
   16180:	21270b84 	addi	r4,r4,-25554
   16184:	41000015 	stw	r4,0(r8)
   16188:	45800115 	stw	r22,4(r8)
   1618c:	d8c02015 	stw	r3,128(sp)
   16190:	d8801f15 	stw	r2,124(sp)
   16194:	e0bff40e 	bge	fp,r2,16168 <__alt_data_end+0xfffd7968>
   16198:	d9801e04 	addi	r6,sp,120
   1619c:	b80b883a 	mov	r5,r23
   161a0:	8009883a 	mov	r4,r16
   161a4:	0020ba00 	call	20ba0 <__sprint_r>
   161a8:	103ef31e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   161ac:	8c7ffc04 	addi	r17,r17,-16
   161b0:	d8c02017 	ldw	r3,128(sp)
   161b4:	d8801f17 	ldw	r2,124(sp)
   161b8:	da000404 	addi	r8,sp,16
   161bc:	b47fed16 	blt	r22,r17,16174 <__alt_data_end+0xfffd7974>
   161c0:	9021883a 	mov	r16,r18
   161c4:	9825883a 	mov	r18,r19
   161c8:	8827883a 	mov	r19,r17
   161cc:	dc403b17 	ldw	r17,236(sp)
   161d0:	d9403517 	ldw	r5,212(sp)
   161d4:	98c7883a 	add	r3,r19,r3
   161d8:	10800044 	addi	r2,r2,1
   161dc:	41400015 	stw	r5,0(r8)
   161e0:	44c00115 	stw	r19,4(r8)
   161e4:	d8c02015 	stw	r3,128(sp)
   161e8:	d8801f15 	stw	r2,124(sp)
   161ec:	010001c4 	movi	r4,7
   161f0:	2082c516 	blt	r4,r2,16d08 <___vfprintf_internal_r+0x13a0>
   161f4:	df002787 	ldb	fp,158(sp)
   161f8:	42000204 	addi	r8,r8,8
   161fc:	e0000c26 	beq	fp,zero,16230 <___vfprintf_internal_r+0x8c8>
   16200:	d8801f17 	ldw	r2,124(sp)
   16204:	d9002784 	addi	r4,sp,158
   16208:	18c00044 	addi	r3,r3,1
   1620c:	10800044 	addi	r2,r2,1
   16210:	41000015 	stw	r4,0(r8)
   16214:	01000044 	movi	r4,1
   16218:	41000115 	stw	r4,4(r8)
   1621c:	d8c02015 	stw	r3,128(sp)
   16220:	d8801f15 	stw	r2,124(sp)
   16224:	010001c4 	movi	r4,7
   16228:	20825e16 	blt	r4,r2,16ba4 <___vfprintf_internal_r+0x123c>
   1622c:	42000204 	addi	r8,r8,8
   16230:	d8802c17 	ldw	r2,176(sp)
   16234:	10000c26 	beq	r2,zero,16268 <___vfprintf_internal_r+0x900>
   16238:	d8801f17 	ldw	r2,124(sp)
   1623c:	d9002704 	addi	r4,sp,156
   16240:	18c00084 	addi	r3,r3,2
   16244:	10800044 	addi	r2,r2,1
   16248:	41000015 	stw	r4,0(r8)
   1624c:	01000084 	movi	r4,2
   16250:	41000115 	stw	r4,4(r8)
   16254:	d8c02015 	stw	r3,128(sp)
   16258:	d8801f15 	stw	r2,124(sp)
   1625c:	010001c4 	movi	r4,7
   16260:	20825816 	blt	r4,r2,16bc4 <___vfprintf_internal_r+0x125c>
   16264:	42000204 	addi	r8,r8,8
   16268:	d9003017 	ldw	r4,192(sp)
   1626c:	00802004 	movi	r2,128
   16270:	2081bb26 	beq	r4,r2,16960 <___vfprintf_internal_r+0xff8>
   16274:	d9402a17 	ldw	r5,168(sp)
   16278:	d8802b17 	ldw	r2,172(sp)
   1627c:	28adc83a 	sub	r22,r5,r2
   16280:	0580310e 	bge	zero,r22,16348 <___vfprintf_internal_r+0x9e0>
   16284:	07000404 	movi	fp,16
   16288:	d8801f17 	ldw	r2,124(sp)
   1628c:	e584360e 	bge	fp,r22,17368 <___vfprintf_internal_r+0x1a00>
   16290:	014000f4 	movhi	r5,3
   16294:	29670784 	addi	r5,r5,-25570
   16298:	dc402a15 	stw	r17,168(sp)
   1629c:	d9402c15 	stw	r5,176(sp)
   162a0:	b023883a 	mov	r17,r22
   162a4:	04c001c4 	movi	r19,7
   162a8:	a82d883a 	mov	r22,r21
   162ac:	902b883a 	mov	r21,r18
   162b0:	8025883a 	mov	r18,r16
   162b4:	dc002d17 	ldw	r16,180(sp)
   162b8:	00000306 	br	162c8 <___vfprintf_internal_r+0x960>
   162bc:	8c7ffc04 	addi	r17,r17,-16
   162c0:	42000204 	addi	r8,r8,8
   162c4:	e440110e 	bge	fp,r17,1630c <___vfprintf_internal_r+0x9a4>
   162c8:	18c00404 	addi	r3,r3,16
   162cc:	10800044 	addi	r2,r2,1
   162d0:	45000015 	stw	r20,0(r8)
   162d4:	47000115 	stw	fp,4(r8)
   162d8:	d8c02015 	stw	r3,128(sp)
   162dc:	d8801f15 	stw	r2,124(sp)
   162e0:	98bff60e 	bge	r19,r2,162bc <__alt_data_end+0xfffd7abc>
   162e4:	d9801e04 	addi	r6,sp,120
   162e8:	b80b883a 	mov	r5,r23
   162ec:	8009883a 	mov	r4,r16
   162f0:	0020ba00 	call	20ba0 <__sprint_r>
   162f4:	103ea01e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   162f8:	8c7ffc04 	addi	r17,r17,-16
   162fc:	d8c02017 	ldw	r3,128(sp)
   16300:	d8801f17 	ldw	r2,124(sp)
   16304:	da000404 	addi	r8,sp,16
   16308:	e47fef16 	blt	fp,r17,162c8 <__alt_data_end+0xfffd7ac8>
   1630c:	9021883a 	mov	r16,r18
   16310:	a825883a 	mov	r18,r21
   16314:	b02b883a 	mov	r21,r22
   16318:	882d883a 	mov	r22,r17
   1631c:	dc402a17 	ldw	r17,168(sp)
   16320:	d9002c17 	ldw	r4,176(sp)
   16324:	1d87883a 	add	r3,r3,r22
   16328:	10800044 	addi	r2,r2,1
   1632c:	41000015 	stw	r4,0(r8)
   16330:	45800115 	stw	r22,4(r8)
   16334:	d8c02015 	stw	r3,128(sp)
   16338:	d8801f15 	stw	r2,124(sp)
   1633c:	010001c4 	movi	r4,7
   16340:	20821016 	blt	r4,r2,16b84 <___vfprintf_internal_r+0x121c>
   16344:	42000204 	addi	r8,r8,8
   16348:	9080400c 	andi	r2,r18,256
   1634c:	10013a1e 	bne	r2,zero,16838 <___vfprintf_internal_r+0xed0>
   16350:	d9402b17 	ldw	r5,172(sp)
   16354:	d8801f17 	ldw	r2,124(sp)
   16358:	44000015 	stw	r16,0(r8)
   1635c:	1947883a 	add	r3,r3,r5
   16360:	10800044 	addi	r2,r2,1
   16364:	41400115 	stw	r5,4(r8)
   16368:	d8c02015 	stw	r3,128(sp)
   1636c:	d8801f15 	stw	r2,124(sp)
   16370:	010001c4 	movi	r4,7
   16374:	2081f516 	blt	r4,r2,16b4c <___vfprintf_internal_r+0x11e4>
   16378:	42000204 	addi	r8,r8,8
   1637c:	9480010c 	andi	r18,r18,4
   16380:	90003226 	beq	r18,zero,1644c <___vfprintf_internal_r+0xae4>
   16384:	d9403117 	ldw	r5,196(sp)
   16388:	d8802917 	ldw	r2,164(sp)
   1638c:	28a1c83a 	sub	r16,r5,r2
   16390:	04002e0e 	bge	zero,r16,1644c <___vfprintf_internal_r+0xae4>
   16394:	04400404 	movi	r17,16
   16398:	d8801f17 	ldw	r2,124(sp)
   1639c:	8c04c40e 	bge	r17,r16,176b0 <___vfprintf_internal_r+0x1d48>
   163a0:	014000f4 	movhi	r5,3
   163a4:	29670b84 	addi	r5,r5,-25554
   163a8:	d9403515 	stw	r5,212(sp)
   163ac:	048001c4 	movi	r18,7
   163b0:	dcc02d17 	ldw	r19,180(sp)
   163b4:	00000306 	br	163c4 <___vfprintf_internal_r+0xa5c>
   163b8:	843ffc04 	addi	r16,r16,-16
   163bc:	42000204 	addi	r8,r8,8
   163c0:	8c00130e 	bge	r17,r16,16410 <___vfprintf_internal_r+0xaa8>
   163c4:	010000f4 	movhi	r4,3
   163c8:	18c00404 	addi	r3,r3,16
   163cc:	10800044 	addi	r2,r2,1
   163d0:	21270b84 	addi	r4,r4,-25554
   163d4:	41000015 	stw	r4,0(r8)
   163d8:	44400115 	stw	r17,4(r8)
   163dc:	d8c02015 	stw	r3,128(sp)
   163e0:	d8801f15 	stw	r2,124(sp)
   163e4:	90bff40e 	bge	r18,r2,163b8 <__alt_data_end+0xfffd7bb8>
   163e8:	d9801e04 	addi	r6,sp,120
   163ec:	b80b883a 	mov	r5,r23
   163f0:	9809883a 	mov	r4,r19
   163f4:	0020ba00 	call	20ba0 <__sprint_r>
   163f8:	103e5f1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   163fc:	843ffc04 	addi	r16,r16,-16
   16400:	d8c02017 	ldw	r3,128(sp)
   16404:	d8801f17 	ldw	r2,124(sp)
   16408:	da000404 	addi	r8,sp,16
   1640c:	8c3fed16 	blt	r17,r16,163c4 <__alt_data_end+0xfffd7bc4>
   16410:	d9403517 	ldw	r5,212(sp)
   16414:	1c07883a 	add	r3,r3,r16
   16418:	10800044 	addi	r2,r2,1
   1641c:	41400015 	stw	r5,0(r8)
   16420:	44000115 	stw	r16,4(r8)
   16424:	d8c02015 	stw	r3,128(sp)
   16428:	d8801f15 	stw	r2,124(sp)
   1642c:	010001c4 	movi	r4,7
   16430:	2080060e 	bge	r4,r2,1644c <___vfprintf_internal_r+0xae4>
   16434:	d9002d17 	ldw	r4,180(sp)
   16438:	d9801e04 	addi	r6,sp,120
   1643c:	b80b883a 	mov	r5,r23
   16440:	0020ba00 	call	20ba0 <__sprint_r>
   16444:	103e4c1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16448:	d8c02017 	ldw	r3,128(sp)
   1644c:	d8803117 	ldw	r2,196(sp)
   16450:	d9002917 	ldw	r4,164(sp)
   16454:	1100010e 	bge	r2,r4,1645c <___vfprintf_internal_r+0xaf4>
   16458:	2005883a 	mov	r2,r4
   1645c:	d9402f17 	ldw	r5,188(sp)
   16460:	288b883a 	add	r5,r5,r2
   16464:	d9402f15 	stw	r5,188(sp)
   16468:	1801c01e 	bne	r3,zero,16b6c <___vfprintf_internal_r+0x1204>
   1646c:	a8800007 	ldb	r2,0(r21)
   16470:	d8001f15 	stw	zero,124(sp)
   16474:	da000404 	addi	r8,sp,16
   16478:	103d751e 	bne	r2,zero,15a50 <__alt_data_end+0xfffd7250>
   1647c:	a823883a 	mov	r17,r21
   16480:	003d8b06 	br	15ab0 <__alt_data_end+0xfffd72b0>
   16484:	8025883a 	mov	r18,r16
   16488:	dc002903 	ldbu	r16,164(sp)
   1648c:	e011883a 	mov	r8,fp
   16490:	84003fcc 	andi	r16,r16,255
   16494:	8005e51e 	bne	r16,zero,17c2c <___vfprintf_internal_r+0x22c4>
   16498:	94800414 	ori	r18,r18,16
   1649c:	9080080c 	andi	r2,r18,32
   164a0:	10022b26 	beq	r2,zero,16d50 <___vfprintf_internal_r+0x13e8>
   164a4:	d9002e17 	ldw	r4,184(sp)
   164a8:	d9402a17 	ldw	r5,168(sp)
   164ac:	d8002785 	stb	zero,158(sp)
   164b0:	20c00204 	addi	r3,r4,8
   164b4:	24c00017 	ldw	r19,0(r4)
   164b8:	25800117 	ldw	r22,4(r4)
   164bc:	28042e16 	blt	r5,zero,17578 <___vfprintf_internal_r+0x1c10>
   164c0:	013fdfc4 	movi	r4,-129
   164c4:	9d84b03a 	or	r2,r19,r22
   164c8:	d8c02e15 	stw	r3,184(sp)
   164cc:	9124703a 	and	r18,r18,r4
   164d0:	0039883a 	mov	fp,zero
   164d4:	103e801e 	bne	r2,zero,15ed8 <__alt_data_end+0xfffd76d8>
   164d8:	d9002a17 	ldw	r4,168(sp)
   164dc:	2002e01e 	bne	r4,zero,17060 <___vfprintf_internal_r+0x16f8>
   164e0:	d8002a15 	stw	zero,168(sp)
   164e4:	d8002b15 	stw	zero,172(sp)
   164e8:	dc001e04 	addi	r16,sp,120
   164ec:	003ef506 	br	160c4 <__alt_data_end+0xfffd78c4>
   164f0:	8025883a 	mov	r18,r16
   164f4:	dc002903 	ldbu	r16,164(sp)
   164f8:	e011883a 	mov	r8,fp
   164fc:	84003fcc 	andi	r16,r16,255
   16500:	8005ba1e 	bne	r16,zero,17bec <___vfprintf_internal_r+0x2284>
   16504:	010000f4 	movhi	r4,3
   16508:	2126fb04 	addi	r4,r4,-25620
   1650c:	d9003915 	stw	r4,228(sp)
   16510:	9080080c 	andi	r2,r18,32
   16514:	10006126 	beq	r2,zero,1669c <___vfprintf_internal_r+0xd34>
   16518:	d9402e17 	ldw	r5,184(sp)
   1651c:	2cc00017 	ldw	r19,0(r5)
   16520:	2d800117 	ldw	r22,4(r5)
   16524:	29400204 	addi	r5,r5,8
   16528:	d9402e15 	stw	r5,184(sp)
   1652c:	9080004c 	andi	r2,r18,1
   16530:	1001ac26 	beq	r2,zero,16be4 <___vfprintf_internal_r+0x127c>
   16534:	9d84b03a 	or	r2,r19,r22
   16538:	10038526 	beq	r2,zero,17350 <___vfprintf_internal_r+0x19e8>
   1653c:	d8c02a17 	ldw	r3,168(sp)
   16540:	00800c04 	movi	r2,48
   16544:	d8802705 	stb	r2,156(sp)
   16548:	dc402745 	stb	r17,157(sp)
   1654c:	d8002785 	stb	zero,158(sp)
   16550:	90800094 	ori	r2,r18,2
   16554:	18047916 	blt	r3,zero,1773c <___vfprintf_internal_r+0x1dd4>
   16558:	00bfdfc4 	movi	r2,-129
   1655c:	90a4703a 	and	r18,r18,r2
   16560:	94800094 	ori	r18,r18,2
   16564:	0039883a 	mov	fp,zero
   16568:	d9003917 	ldw	r4,228(sp)
   1656c:	dc001e04 	addi	r16,sp,120
   16570:	988003cc 	andi	r2,r19,15
   16574:	b006973a 	slli	r3,r22,28
   16578:	2085883a 	add	r2,r4,r2
   1657c:	9826d13a 	srli	r19,r19,4
   16580:	10800003 	ldbu	r2,0(r2)
   16584:	b02cd13a 	srli	r22,r22,4
   16588:	843fffc4 	addi	r16,r16,-1
   1658c:	1ce6b03a 	or	r19,r3,r19
   16590:	80800005 	stb	r2,0(r16)
   16594:	9d84b03a 	or	r2,r19,r22
   16598:	103ff51e 	bne	r2,zero,16570 <__alt_data_end+0xfffd7d70>
   1659c:	d8c02817 	ldw	r3,160(sp)
   165a0:	1c07c83a 	sub	r3,r3,r16
   165a4:	d8c02b15 	stw	r3,172(sp)
   165a8:	003ec606 	br	160c4 <__alt_data_end+0xfffd78c4>
   165ac:	8025883a 	mov	r18,r16
   165b0:	dc002903 	ldbu	r16,164(sp)
   165b4:	e011883a 	mov	r8,fp
   165b8:	84003fcc 	andi	r16,r16,255
   165bc:	803e9626 	beq	r16,zero,16018 <__alt_data_end+0xfffd7818>
   165c0:	d8c02b03 	ldbu	r3,172(sp)
   165c4:	d8c02785 	stb	r3,158(sp)
   165c8:	003e9306 	br	16018 <__alt_data_end+0xfffd7818>
   165cc:	00c00044 	movi	r3,1
   165d0:	d8c02905 	stb	r3,164(sp)
   165d4:	00c00ac4 	movi	r3,43
   165d8:	d8c02b05 	stb	r3,172(sp)
   165dc:	ac400007 	ldb	r17,0(r21)
   165e0:	003d4306 	br	15af0 <__alt_data_end+0xfffd72f0>
   165e4:	84000814 	ori	r16,r16,32
   165e8:	ac400007 	ldb	r17,0(r21)
   165ec:	003d4006 	br	15af0 <__alt_data_end+0xfffd72f0>
   165f0:	d8802e17 	ldw	r2,184(sp)
   165f4:	8025883a 	mov	r18,r16
   165f8:	d8002785 	stb	zero,158(sp)
   165fc:	14000017 	ldw	r16,0(r2)
   16600:	e011883a 	mov	r8,fp
   16604:	14c00104 	addi	r19,r2,4
   16608:	80042d26 	beq	r16,zero,176c0 <___vfprintf_internal_r+0x1d58>
   1660c:	d8c02a17 	ldw	r3,168(sp)
   16610:	1803e416 	blt	r3,zero,175a4 <___vfprintf_internal_r+0x1c3c>
   16614:	180d883a 	mov	r6,r3
   16618:	000b883a 	mov	r5,zero
   1661c:	8009883a 	mov	r4,r16
   16620:	df003d15 	stw	fp,244(sp)
   16624:	0012e400 	call	12e40 <memchr>
   16628:	da003d17 	ldw	r8,244(sp)
   1662c:	10046826 	beq	r2,zero,177d0 <___vfprintf_internal_r+0x1e68>
   16630:	1405c83a 	sub	r2,r2,r16
   16634:	d8802b15 	stw	r2,172(sp)
   16638:	1003e016 	blt	r2,zero,175bc <___vfprintf_internal_r+0x1c54>
   1663c:	df002783 	ldbu	fp,158(sp)
   16640:	d8802915 	stw	r2,164(sp)
   16644:	dcc02e15 	stw	r19,184(sp)
   16648:	d8002a15 	stw	zero,168(sp)
   1664c:	d8003215 	stw	zero,200(sp)
   16650:	003ea206 	br	160dc <__alt_data_end+0xfffd78dc>
   16654:	8025883a 	mov	r18,r16
   16658:	dc002903 	ldbu	r16,164(sp)
   1665c:	e011883a 	mov	r8,fp
   16660:	84003fcc 	andi	r16,r16,255
   16664:	803f8d26 	beq	r16,zero,1649c <__alt_data_end+0xfffd7c9c>
   16668:	d8c02b03 	ldbu	r3,172(sp)
   1666c:	d8c02785 	stb	r3,158(sp)
   16670:	003f8a06 	br	1649c <__alt_data_end+0xfffd7c9c>
   16674:	8025883a 	mov	r18,r16
   16678:	dc002903 	ldbu	r16,164(sp)
   1667c:	e011883a 	mov	r8,fp
   16680:	84003fcc 	andi	r16,r16,255
   16684:	8005661e 	bne	r16,zero,17c20 <___vfprintf_internal_r+0x22b8>
   16688:	010000f4 	movhi	r4,3
   1668c:	21270004 	addi	r4,r4,-25600
   16690:	d9003915 	stw	r4,228(sp)
   16694:	9080080c 	andi	r2,r18,32
   16698:	103f9f1e 	bne	r2,zero,16518 <__alt_data_end+0xfffd7d18>
   1669c:	9080040c 	andi	r2,r18,16
   166a0:	1002eb26 	beq	r2,zero,17250 <___vfprintf_internal_r+0x18e8>
   166a4:	d8802e17 	ldw	r2,184(sp)
   166a8:	002d883a 	mov	r22,zero
   166ac:	14c00017 	ldw	r19,0(r2)
   166b0:	10800104 	addi	r2,r2,4
   166b4:	d8802e15 	stw	r2,184(sp)
   166b8:	003f9c06 	br	1652c <__alt_data_end+0xfffd7d2c>
   166bc:	d8802b07 	ldb	r2,172(sp)
   166c0:	1002e11e 	bne	r2,zero,17248 <___vfprintf_internal_r+0x18e0>
   166c4:	00c00044 	movi	r3,1
   166c8:	d8c02905 	stb	r3,164(sp)
   166cc:	00c00804 	movi	r3,32
   166d0:	d8c02b05 	stb	r3,172(sp)
   166d4:	ac400007 	ldb	r17,0(r21)
   166d8:	003d0506 	br	15af0 <__alt_data_end+0xfffd72f0>
   166dc:	84000054 	ori	r16,r16,1
   166e0:	ac400007 	ldb	r17,0(r21)
   166e4:	003d0206 	br	15af0 <__alt_data_end+0xfffd72f0>
   166e8:	8025883a 	mov	r18,r16
   166ec:	dc002903 	ldbu	r16,164(sp)
   166f0:	e011883a 	mov	r8,fp
   166f4:	84003fcc 	andi	r16,r16,255
   166f8:	803de726 	beq	r16,zero,15e98 <__alt_data_end+0xfffd7698>
   166fc:	d8c02b03 	ldbu	r3,172(sp)
   16700:	d8c02785 	stb	r3,158(sp)
   16704:	003de406 	br	15e98 <__alt_data_end+0xfffd7698>
   16708:	84001014 	ori	r16,r16,64
   1670c:	ac400007 	ldb	r17,0(r21)
   16710:	003cf706 	br	15af0 <__alt_data_end+0xfffd72f0>
   16714:	ac400007 	ldb	r17,0(r21)
   16718:	00801b04 	movi	r2,108
   1671c:	88838f26 	beq	r17,r2,1755c <___vfprintf_internal_r+0x1bf4>
   16720:	84000414 	ori	r16,r16,16
   16724:	003cf206 	br	15af0 <__alt_data_end+0xfffd72f0>
   16728:	8025883a 	mov	r18,r16
   1672c:	dc002903 	ldbu	r16,164(sp)
   16730:	e011883a 	mov	r8,fp
   16734:	84003fcc 	andi	r16,r16,255
   16738:	80053f1e 	bne	r16,zero,17c38 <___vfprintf_internal_r+0x22d0>
   1673c:	9080080c 	andi	r2,r18,32
   16740:	1002d226 	beq	r2,zero,1728c <___vfprintf_internal_r+0x1924>
   16744:	d9002e17 	ldw	r4,184(sp)
   16748:	d9402f17 	ldw	r5,188(sp)
   1674c:	20800017 	ldw	r2,0(r4)
   16750:	2807d7fa 	srai	r3,r5,31
   16754:	21000104 	addi	r4,r4,4
   16758:	d9002e15 	stw	r4,184(sp)
   1675c:	11400015 	stw	r5,0(r2)
   16760:	10c00115 	stw	r3,4(r2)
   16764:	003cb806 	br	15a48 <__alt_data_end+0xfffd7248>
   16768:	d8c02e17 	ldw	r3,184(sp)
   1676c:	d9002e17 	ldw	r4,184(sp)
   16770:	8025883a 	mov	r18,r16
   16774:	18800017 	ldw	r2,0(r3)
   16778:	21000104 	addi	r4,r4,4
   1677c:	00c00044 	movi	r3,1
   16780:	e011883a 	mov	r8,fp
   16784:	d8c02915 	stw	r3,164(sp)
   16788:	d8002785 	stb	zero,158(sp)
   1678c:	d8801405 	stb	r2,80(sp)
   16790:	d9002e15 	stw	r4,184(sp)
   16794:	d8c02b15 	stw	r3,172(sp)
   16798:	d8002a15 	stw	zero,168(sp)
   1679c:	d8003215 	stw	zero,200(sp)
   167a0:	dc001404 	addi	r16,sp,80
   167a4:	0039883a 	mov	fp,zero
   167a8:	003e5306 	br	160f8 <__alt_data_end+0xfffd78f8>
   167ac:	010000f4 	movhi	r4,3
   167b0:	21270004 	addi	r4,r4,-25600
   167b4:	0039883a 	mov	fp,zero
   167b8:	d9003915 	stw	r4,228(sp)
   167bc:	04401e04 	movi	r17,120
   167c0:	003f6906 	br	16568 <__alt_data_end+0xfffd7d68>
   167c4:	8025883a 	mov	r18,r16
   167c8:	dc002903 	ldbu	r16,164(sp)
   167cc:	e011883a 	mov	r8,fp
   167d0:	84003fcc 	andi	r16,r16,255
   167d4:	8005081e 	bne	r16,zero,17bf8 <___vfprintf_internal_r+0x2290>
   167d8:	883d6126 	beq	r17,zero,15d60 <__alt_data_end+0xfffd7560>
   167dc:	00c00044 	movi	r3,1
   167e0:	d8c02915 	stw	r3,164(sp)
   167e4:	dc401405 	stb	r17,80(sp)
   167e8:	d8002785 	stb	zero,158(sp)
   167ec:	003fe906 	br	16794 <__alt_data_end+0xfffd7f94>
   167f0:	014000f4 	movhi	r5,3
   167f4:	29670004 	addi	r5,r5,-25600
   167f8:	d9403915 	stw	r5,228(sp)
   167fc:	d8c02e15 	stw	r3,184(sp)
   16800:	1025883a 	mov	r18,r2
   16804:	04401e04 	movi	r17,120
   16808:	9d84b03a 	or	r2,r19,r22
   1680c:	1000fc1e 	bne	r2,zero,16c00 <___vfprintf_internal_r+0x1298>
   16810:	0039883a 	mov	fp,zero
   16814:	00800084 	movi	r2,2
   16818:	10803fcc 	andi	r2,r2,255
   1681c:	00c00044 	movi	r3,1
   16820:	10c20f26 	beq	r2,r3,17060 <___vfprintf_internal_r+0x16f8>
   16824:	00c00084 	movi	r3,2
   16828:	10fd3326 	beq	r2,r3,15cf8 <__alt_data_end+0xfffd74f8>
   1682c:	003e0b06 	br	1605c <__alt_data_end+0xfffd785c>
   16830:	d8c02017 	ldw	r3,128(sp)
   16834:	003e7106 	br	161fc <__alt_data_end+0xfffd79fc>
   16838:	00801944 	movi	r2,101
   1683c:	14407e0e 	bge	r2,r17,16a38 <___vfprintf_internal_r+0x10d0>
   16840:	d9003617 	ldw	r4,216(sp)
   16844:	d9403817 	ldw	r5,224(sp)
   16848:	000d883a 	mov	r6,zero
   1684c:	000f883a 	mov	r7,zero
   16850:	d8c03c15 	stw	r3,240(sp)
   16854:	da003d15 	stw	r8,244(sp)
   16858:	00273980 	call	27398 <__eqdf2>
   1685c:	d8c03c17 	ldw	r3,240(sp)
   16860:	da003d17 	ldw	r8,244(sp)
   16864:	1000f71e 	bne	r2,zero,16c44 <___vfprintf_internal_r+0x12dc>
   16868:	d8801f17 	ldw	r2,124(sp)
   1686c:	010000f4 	movhi	r4,3
   16870:	21270704 	addi	r4,r4,-25572
   16874:	18c00044 	addi	r3,r3,1
   16878:	10800044 	addi	r2,r2,1
   1687c:	41000015 	stw	r4,0(r8)
   16880:	01000044 	movi	r4,1
   16884:	41000115 	stw	r4,4(r8)
   16888:	d8c02015 	stw	r3,128(sp)
   1688c:	d8801f15 	stw	r2,124(sp)
   16890:	010001c4 	movi	r4,7
   16894:	2082b816 	blt	r4,r2,17378 <___vfprintf_internal_r+0x1a10>
   16898:	42000204 	addi	r8,r8,8
   1689c:	d8802617 	ldw	r2,152(sp)
   168a0:	d9403317 	ldw	r5,204(sp)
   168a4:	11400216 	blt	r2,r5,168b0 <___vfprintf_internal_r+0xf48>
   168a8:	9080004c 	andi	r2,r18,1
   168ac:	103eb326 	beq	r2,zero,1637c <__alt_data_end+0xfffd7b7c>
   168b0:	d8803717 	ldw	r2,220(sp)
   168b4:	d9003417 	ldw	r4,208(sp)
   168b8:	d9403717 	ldw	r5,220(sp)
   168bc:	1887883a 	add	r3,r3,r2
   168c0:	d8801f17 	ldw	r2,124(sp)
   168c4:	41000015 	stw	r4,0(r8)
   168c8:	41400115 	stw	r5,4(r8)
   168cc:	10800044 	addi	r2,r2,1
   168d0:	d8c02015 	stw	r3,128(sp)
   168d4:	d8801f15 	stw	r2,124(sp)
   168d8:	010001c4 	movi	r4,7
   168dc:	20832916 	blt	r4,r2,17584 <___vfprintf_internal_r+0x1c1c>
   168e0:	42000204 	addi	r8,r8,8
   168e4:	d8803317 	ldw	r2,204(sp)
   168e8:	143fffc4 	addi	r16,r2,-1
   168ec:	043ea30e 	bge	zero,r16,1637c <__alt_data_end+0xfffd7b7c>
   168f0:	04400404 	movi	r17,16
   168f4:	d8801f17 	ldw	r2,124(sp)
   168f8:	8c00880e 	bge	r17,r16,16b1c <___vfprintf_internal_r+0x11b4>
   168fc:	014000f4 	movhi	r5,3
   16900:	29670784 	addi	r5,r5,-25570
   16904:	d9402c15 	stw	r5,176(sp)
   16908:	058001c4 	movi	r22,7
   1690c:	dcc02d17 	ldw	r19,180(sp)
   16910:	00000306 	br	16920 <___vfprintf_internal_r+0xfb8>
   16914:	42000204 	addi	r8,r8,8
   16918:	843ffc04 	addi	r16,r16,-16
   1691c:	8c00820e 	bge	r17,r16,16b28 <___vfprintf_internal_r+0x11c0>
   16920:	18c00404 	addi	r3,r3,16
   16924:	10800044 	addi	r2,r2,1
   16928:	45000015 	stw	r20,0(r8)
   1692c:	44400115 	stw	r17,4(r8)
   16930:	d8c02015 	stw	r3,128(sp)
   16934:	d8801f15 	stw	r2,124(sp)
   16938:	b0bff60e 	bge	r22,r2,16914 <__alt_data_end+0xfffd8114>
   1693c:	d9801e04 	addi	r6,sp,120
   16940:	b80b883a 	mov	r5,r23
   16944:	9809883a 	mov	r4,r19
   16948:	0020ba00 	call	20ba0 <__sprint_r>
   1694c:	103d0a1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16950:	d8c02017 	ldw	r3,128(sp)
   16954:	d8801f17 	ldw	r2,124(sp)
   16958:	da000404 	addi	r8,sp,16
   1695c:	003fee06 	br	16918 <__alt_data_end+0xfffd8118>
   16960:	d9403117 	ldw	r5,196(sp)
   16964:	d8802917 	ldw	r2,164(sp)
   16968:	28adc83a 	sub	r22,r5,r2
   1696c:	05be410e 	bge	zero,r22,16274 <__alt_data_end+0xfffd7a74>
   16970:	07000404 	movi	fp,16
   16974:	d8801f17 	ldw	r2,124(sp)
   16978:	e5838f0e 	bge	fp,r22,177b8 <___vfprintf_internal_r+0x1e50>
   1697c:	014000f4 	movhi	r5,3
   16980:	29670784 	addi	r5,r5,-25570
   16984:	dc403015 	stw	r17,192(sp)
   16988:	d9402c15 	stw	r5,176(sp)
   1698c:	b023883a 	mov	r17,r22
   16990:	04c001c4 	movi	r19,7
   16994:	a82d883a 	mov	r22,r21
   16998:	902b883a 	mov	r21,r18
   1699c:	8025883a 	mov	r18,r16
   169a0:	dc002d17 	ldw	r16,180(sp)
   169a4:	00000306 	br	169b4 <___vfprintf_internal_r+0x104c>
   169a8:	8c7ffc04 	addi	r17,r17,-16
   169ac:	42000204 	addi	r8,r8,8
   169b0:	e440110e 	bge	fp,r17,169f8 <___vfprintf_internal_r+0x1090>
   169b4:	18c00404 	addi	r3,r3,16
   169b8:	10800044 	addi	r2,r2,1
   169bc:	45000015 	stw	r20,0(r8)
   169c0:	47000115 	stw	fp,4(r8)
   169c4:	d8c02015 	stw	r3,128(sp)
   169c8:	d8801f15 	stw	r2,124(sp)
   169cc:	98bff60e 	bge	r19,r2,169a8 <__alt_data_end+0xfffd81a8>
   169d0:	d9801e04 	addi	r6,sp,120
   169d4:	b80b883a 	mov	r5,r23
   169d8:	8009883a 	mov	r4,r16
   169dc:	0020ba00 	call	20ba0 <__sprint_r>
   169e0:	103ce51e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   169e4:	8c7ffc04 	addi	r17,r17,-16
   169e8:	d8c02017 	ldw	r3,128(sp)
   169ec:	d8801f17 	ldw	r2,124(sp)
   169f0:	da000404 	addi	r8,sp,16
   169f4:	e47fef16 	blt	fp,r17,169b4 <__alt_data_end+0xfffd81b4>
   169f8:	9021883a 	mov	r16,r18
   169fc:	a825883a 	mov	r18,r21
   16a00:	b02b883a 	mov	r21,r22
   16a04:	882d883a 	mov	r22,r17
   16a08:	dc403017 	ldw	r17,192(sp)
   16a0c:	d9002c17 	ldw	r4,176(sp)
   16a10:	1d87883a 	add	r3,r3,r22
   16a14:	10800044 	addi	r2,r2,1
   16a18:	41000015 	stw	r4,0(r8)
   16a1c:	45800115 	stw	r22,4(r8)
   16a20:	d8c02015 	stw	r3,128(sp)
   16a24:	d8801f15 	stw	r2,124(sp)
   16a28:	010001c4 	movi	r4,7
   16a2c:	20818e16 	blt	r4,r2,17068 <___vfprintf_internal_r+0x1700>
   16a30:	42000204 	addi	r8,r8,8
   16a34:	003e0f06 	br	16274 <__alt_data_end+0xfffd7a74>
   16a38:	d9403317 	ldw	r5,204(sp)
   16a3c:	00800044 	movi	r2,1
   16a40:	18c00044 	addi	r3,r3,1
   16a44:	1141530e 	bge	r2,r5,16f94 <___vfprintf_internal_r+0x162c>
   16a48:	dc401f17 	ldw	r17,124(sp)
   16a4c:	00800044 	movi	r2,1
   16a50:	40800115 	stw	r2,4(r8)
   16a54:	8c400044 	addi	r17,r17,1
   16a58:	44000015 	stw	r16,0(r8)
   16a5c:	d8c02015 	stw	r3,128(sp)
   16a60:	dc401f15 	stw	r17,124(sp)
   16a64:	008001c4 	movi	r2,7
   16a68:	14416b16 	blt	r2,r17,17018 <___vfprintf_internal_r+0x16b0>
   16a6c:	42000204 	addi	r8,r8,8
   16a70:	d8803717 	ldw	r2,220(sp)
   16a74:	d9003417 	ldw	r4,208(sp)
   16a78:	8c400044 	addi	r17,r17,1
   16a7c:	10c7883a 	add	r3,r2,r3
   16a80:	40800115 	stw	r2,4(r8)
   16a84:	41000015 	stw	r4,0(r8)
   16a88:	d8c02015 	stw	r3,128(sp)
   16a8c:	dc401f15 	stw	r17,124(sp)
   16a90:	008001c4 	movi	r2,7
   16a94:	14416916 	blt	r2,r17,1703c <___vfprintf_internal_r+0x16d4>
   16a98:	45800204 	addi	r22,r8,8
   16a9c:	d9003617 	ldw	r4,216(sp)
   16aa0:	d9403817 	ldw	r5,224(sp)
   16aa4:	000d883a 	mov	r6,zero
   16aa8:	000f883a 	mov	r7,zero
   16aac:	d8c03c15 	stw	r3,240(sp)
   16ab0:	00273980 	call	27398 <__eqdf2>
   16ab4:	d8c03c17 	ldw	r3,240(sp)
   16ab8:	1000bc26 	beq	r2,zero,16dac <___vfprintf_internal_r+0x1444>
   16abc:	d9403317 	ldw	r5,204(sp)
   16ac0:	84000044 	addi	r16,r16,1
   16ac4:	8c400044 	addi	r17,r17,1
   16ac8:	28bfffc4 	addi	r2,r5,-1
   16acc:	1887883a 	add	r3,r3,r2
   16ad0:	b0800115 	stw	r2,4(r22)
   16ad4:	b4000015 	stw	r16,0(r22)
   16ad8:	d8c02015 	stw	r3,128(sp)
   16adc:	dc401f15 	stw	r17,124(sp)
   16ae0:	008001c4 	movi	r2,7
   16ae4:	14414316 	blt	r2,r17,16ff4 <___vfprintf_internal_r+0x168c>
   16ae8:	b5800204 	addi	r22,r22,8
   16aec:	d9003a17 	ldw	r4,232(sp)
   16af0:	df0022c4 	addi	fp,sp,139
   16af4:	8c400044 	addi	r17,r17,1
   16af8:	20c7883a 	add	r3,r4,r3
   16afc:	b7000015 	stw	fp,0(r22)
   16b00:	b1000115 	stw	r4,4(r22)
   16b04:	d8c02015 	stw	r3,128(sp)
   16b08:	dc401f15 	stw	r17,124(sp)
   16b0c:	008001c4 	movi	r2,7
   16b10:	14400e16 	blt	r2,r17,16b4c <___vfprintf_internal_r+0x11e4>
   16b14:	b2000204 	addi	r8,r22,8
   16b18:	003e1806 	br	1637c <__alt_data_end+0xfffd7b7c>
   16b1c:	010000f4 	movhi	r4,3
   16b20:	21270784 	addi	r4,r4,-25570
   16b24:	d9002c15 	stw	r4,176(sp)
   16b28:	d9002c17 	ldw	r4,176(sp)
   16b2c:	1c07883a 	add	r3,r3,r16
   16b30:	44000115 	stw	r16,4(r8)
   16b34:	41000015 	stw	r4,0(r8)
   16b38:	10800044 	addi	r2,r2,1
   16b3c:	d8c02015 	stw	r3,128(sp)
   16b40:	d8801f15 	stw	r2,124(sp)
   16b44:	010001c4 	movi	r4,7
   16b48:	20be0b0e 	bge	r4,r2,16378 <__alt_data_end+0xfffd7b78>
   16b4c:	d9002d17 	ldw	r4,180(sp)
   16b50:	d9801e04 	addi	r6,sp,120
   16b54:	b80b883a 	mov	r5,r23
   16b58:	0020ba00 	call	20ba0 <__sprint_r>
   16b5c:	103c861e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16b60:	d8c02017 	ldw	r3,128(sp)
   16b64:	da000404 	addi	r8,sp,16
   16b68:	003e0406 	br	1637c <__alt_data_end+0xfffd7b7c>
   16b6c:	d9002d17 	ldw	r4,180(sp)
   16b70:	d9801e04 	addi	r6,sp,120
   16b74:	b80b883a 	mov	r5,r23
   16b78:	0020ba00 	call	20ba0 <__sprint_r>
   16b7c:	103e3b26 	beq	r2,zero,1646c <__alt_data_end+0xfffd7c6c>
   16b80:	003c7d06 	br	15d78 <__alt_data_end+0xfffd7578>
   16b84:	d9002d17 	ldw	r4,180(sp)
   16b88:	d9801e04 	addi	r6,sp,120
   16b8c:	b80b883a 	mov	r5,r23
   16b90:	0020ba00 	call	20ba0 <__sprint_r>
   16b94:	103c781e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16b98:	d8c02017 	ldw	r3,128(sp)
   16b9c:	da000404 	addi	r8,sp,16
   16ba0:	003de906 	br	16348 <__alt_data_end+0xfffd7b48>
   16ba4:	d9002d17 	ldw	r4,180(sp)
   16ba8:	d9801e04 	addi	r6,sp,120
   16bac:	b80b883a 	mov	r5,r23
   16bb0:	0020ba00 	call	20ba0 <__sprint_r>
   16bb4:	103c701e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16bb8:	d8c02017 	ldw	r3,128(sp)
   16bbc:	da000404 	addi	r8,sp,16
   16bc0:	003d9b06 	br	16230 <__alt_data_end+0xfffd7a30>
   16bc4:	d9002d17 	ldw	r4,180(sp)
   16bc8:	d9801e04 	addi	r6,sp,120
   16bcc:	b80b883a 	mov	r5,r23
   16bd0:	0020ba00 	call	20ba0 <__sprint_r>
   16bd4:	103c681e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16bd8:	d8c02017 	ldw	r3,128(sp)
   16bdc:	da000404 	addi	r8,sp,16
   16be0:	003da106 	br	16268 <__alt_data_end+0xfffd7a68>
   16be4:	d9402a17 	ldw	r5,168(sp)
   16be8:	d8002785 	stb	zero,158(sp)
   16bec:	283f0616 	blt	r5,zero,16808 <__alt_data_end+0xfffd8008>
   16bf0:	00ffdfc4 	movi	r3,-129
   16bf4:	9d84b03a 	or	r2,r19,r22
   16bf8:	90e4703a 	and	r18,r18,r3
   16bfc:	103c3b26 	beq	r2,zero,15cec <__alt_data_end+0xfffd74ec>
   16c00:	0039883a 	mov	fp,zero
   16c04:	003e5806 	br	16568 <__alt_data_end+0xfffd7d68>
   16c08:	9080040c 	andi	r2,r18,16
   16c0c:	1001b326 	beq	r2,zero,172dc <___vfprintf_internal_r+0x1974>
   16c10:	d8c02e17 	ldw	r3,184(sp)
   16c14:	d9002a17 	ldw	r4,168(sp)
   16c18:	d8002785 	stb	zero,158(sp)
   16c1c:	18800104 	addi	r2,r3,4
   16c20:	1cc00017 	ldw	r19,0(r3)
   16c24:	002d883a 	mov	r22,zero
   16c28:	2001b516 	blt	r4,zero,17300 <___vfprintf_internal_r+0x1998>
   16c2c:	00ffdfc4 	movi	r3,-129
   16c30:	d8802e15 	stw	r2,184(sp)
   16c34:	90e4703a 	and	r18,r18,r3
   16c38:	983d0526 	beq	r19,zero,16050 <__alt_data_end+0xfffd7850>
   16c3c:	0039883a 	mov	fp,zero
   16c40:	003d0806 	br	16064 <__alt_data_end+0xfffd7864>
   16c44:	dc402617 	ldw	r17,152(sp)
   16c48:	0441d30e 	bge	zero,r17,17398 <___vfprintf_internal_r+0x1a30>
   16c4c:	dc403217 	ldw	r17,200(sp)
   16c50:	d8803317 	ldw	r2,204(sp)
   16c54:	1440010e 	bge	r2,r17,16c5c <___vfprintf_internal_r+0x12f4>
   16c58:	1023883a 	mov	r17,r2
   16c5c:	04400a0e 	bge	zero,r17,16c88 <___vfprintf_internal_r+0x1320>
   16c60:	d8801f17 	ldw	r2,124(sp)
   16c64:	1c47883a 	add	r3,r3,r17
   16c68:	44000015 	stw	r16,0(r8)
   16c6c:	10800044 	addi	r2,r2,1
   16c70:	44400115 	stw	r17,4(r8)
   16c74:	d8c02015 	stw	r3,128(sp)
   16c78:	d8801f15 	stw	r2,124(sp)
   16c7c:	010001c4 	movi	r4,7
   16c80:	20826516 	blt	r4,r2,17618 <___vfprintf_internal_r+0x1cb0>
   16c84:	42000204 	addi	r8,r8,8
   16c88:	88026116 	blt	r17,zero,17610 <___vfprintf_internal_r+0x1ca8>
   16c8c:	d9003217 	ldw	r4,200(sp)
   16c90:	2463c83a 	sub	r17,r4,r17
   16c94:	04407b0e 	bge	zero,r17,16e84 <___vfprintf_internal_r+0x151c>
   16c98:	05800404 	movi	r22,16
   16c9c:	d8801f17 	ldw	r2,124(sp)
   16ca0:	b4419d0e 	bge	r22,r17,17318 <___vfprintf_internal_r+0x19b0>
   16ca4:	010000f4 	movhi	r4,3
   16ca8:	21270784 	addi	r4,r4,-25570
   16cac:	d9002c15 	stw	r4,176(sp)
   16cb0:	070001c4 	movi	fp,7
   16cb4:	dcc02d17 	ldw	r19,180(sp)
   16cb8:	00000306 	br	16cc8 <___vfprintf_internal_r+0x1360>
   16cbc:	42000204 	addi	r8,r8,8
   16cc0:	8c7ffc04 	addi	r17,r17,-16
   16cc4:	b441970e 	bge	r22,r17,17324 <___vfprintf_internal_r+0x19bc>
   16cc8:	18c00404 	addi	r3,r3,16
   16ccc:	10800044 	addi	r2,r2,1
   16cd0:	45000015 	stw	r20,0(r8)
   16cd4:	45800115 	stw	r22,4(r8)
   16cd8:	d8c02015 	stw	r3,128(sp)
   16cdc:	d8801f15 	stw	r2,124(sp)
   16ce0:	e0bff60e 	bge	fp,r2,16cbc <__alt_data_end+0xfffd84bc>
   16ce4:	d9801e04 	addi	r6,sp,120
   16ce8:	b80b883a 	mov	r5,r23
   16cec:	9809883a 	mov	r4,r19
   16cf0:	0020ba00 	call	20ba0 <__sprint_r>
   16cf4:	103c201e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16cf8:	d8c02017 	ldw	r3,128(sp)
   16cfc:	d8801f17 	ldw	r2,124(sp)
   16d00:	da000404 	addi	r8,sp,16
   16d04:	003fee06 	br	16cc0 <__alt_data_end+0xfffd84c0>
   16d08:	d9002d17 	ldw	r4,180(sp)
   16d0c:	d9801e04 	addi	r6,sp,120
   16d10:	b80b883a 	mov	r5,r23
   16d14:	0020ba00 	call	20ba0 <__sprint_r>
   16d18:	103c171e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16d1c:	d8c02017 	ldw	r3,128(sp)
   16d20:	df002787 	ldb	fp,158(sp)
   16d24:	da000404 	addi	r8,sp,16
   16d28:	003d3406 	br	161fc <__alt_data_end+0xfffd79fc>
   16d2c:	9080040c 	andi	r2,r18,16
   16d30:	10016126 	beq	r2,zero,172b8 <___vfprintf_internal_r+0x1950>
   16d34:	d9402e17 	ldw	r5,184(sp)
   16d38:	2cc00017 	ldw	r19,0(r5)
   16d3c:	29400104 	addi	r5,r5,4
   16d40:	d9402e15 	stw	r5,184(sp)
   16d44:	982dd7fa 	srai	r22,r19,31
   16d48:	b005883a 	mov	r2,r22
   16d4c:	003c5a06 	br	15eb8 <__alt_data_end+0xfffd76b8>
   16d50:	9080040c 	andi	r2,r18,16
   16d54:	10003526 	beq	r2,zero,16e2c <___vfprintf_internal_r+0x14c4>
   16d58:	d8c02e17 	ldw	r3,184(sp)
   16d5c:	d9002a17 	ldw	r4,168(sp)
   16d60:	d8002785 	stb	zero,158(sp)
   16d64:	18800104 	addi	r2,r3,4
   16d68:	1cc00017 	ldw	r19,0(r3)
   16d6c:	002d883a 	mov	r22,zero
   16d70:	20003716 	blt	r4,zero,16e50 <___vfprintf_internal_r+0x14e8>
   16d74:	00ffdfc4 	movi	r3,-129
   16d78:	d8802e15 	stw	r2,184(sp)
   16d7c:	90e4703a 	and	r18,r18,r3
   16d80:	0039883a 	mov	fp,zero
   16d84:	983dd426 	beq	r19,zero,164d8 <__alt_data_end+0xfffd7cd8>
   16d88:	00800244 	movi	r2,9
   16d8c:	14fc5336 	bltu	r2,r19,15edc <__alt_data_end+0xfffd76dc>
   16d90:	d8c02817 	ldw	r3,160(sp)
   16d94:	dc001dc4 	addi	r16,sp,119
   16d98:	9cc00c04 	addi	r19,r19,48
   16d9c:	1c07c83a 	sub	r3,r3,r16
   16da0:	dcc01dc5 	stb	r19,119(sp)
   16da4:	d8c02b15 	stw	r3,172(sp)
   16da8:	003cc606 	br	160c4 <__alt_data_end+0xfffd78c4>
   16dac:	d8803317 	ldw	r2,204(sp)
   16db0:	143fffc4 	addi	r16,r2,-1
   16db4:	043f4d0e 	bge	zero,r16,16aec <__alt_data_end+0xfffd82ec>
   16db8:	07000404 	movi	fp,16
   16dbc:	e400810e 	bge	fp,r16,16fc4 <___vfprintf_internal_r+0x165c>
   16dc0:	014000f4 	movhi	r5,3
   16dc4:	29670784 	addi	r5,r5,-25570
   16dc8:	d9402c15 	stw	r5,176(sp)
   16dcc:	01c001c4 	movi	r7,7
   16dd0:	dcc02d17 	ldw	r19,180(sp)
   16dd4:	00000306 	br	16de4 <___vfprintf_internal_r+0x147c>
   16dd8:	b5800204 	addi	r22,r22,8
   16ddc:	843ffc04 	addi	r16,r16,-16
   16de0:	e4007b0e 	bge	fp,r16,16fd0 <___vfprintf_internal_r+0x1668>
   16de4:	18c00404 	addi	r3,r3,16
   16de8:	8c400044 	addi	r17,r17,1
   16dec:	b5000015 	stw	r20,0(r22)
   16df0:	b7000115 	stw	fp,4(r22)
   16df4:	d8c02015 	stw	r3,128(sp)
   16df8:	dc401f15 	stw	r17,124(sp)
   16dfc:	3c7ff60e 	bge	r7,r17,16dd8 <__alt_data_end+0xfffd85d8>
   16e00:	d9801e04 	addi	r6,sp,120
   16e04:	b80b883a 	mov	r5,r23
   16e08:	9809883a 	mov	r4,r19
   16e0c:	d9c03c15 	stw	r7,240(sp)
   16e10:	0020ba00 	call	20ba0 <__sprint_r>
   16e14:	d9c03c17 	ldw	r7,240(sp)
   16e18:	103bd71e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16e1c:	d8c02017 	ldw	r3,128(sp)
   16e20:	dc401f17 	ldw	r17,124(sp)
   16e24:	dd800404 	addi	r22,sp,16
   16e28:	003fec06 	br	16ddc <__alt_data_end+0xfffd85dc>
   16e2c:	9080100c 	andi	r2,r18,64
   16e30:	d8002785 	stb	zero,158(sp)
   16e34:	10010e26 	beq	r2,zero,17270 <___vfprintf_internal_r+0x1908>
   16e38:	d9402e17 	ldw	r5,184(sp)
   16e3c:	d8c02a17 	ldw	r3,168(sp)
   16e40:	002d883a 	mov	r22,zero
   16e44:	28800104 	addi	r2,r5,4
   16e48:	2cc0000b 	ldhu	r19,0(r5)
   16e4c:	183fc90e 	bge	r3,zero,16d74 <__alt_data_end+0xfffd8574>
   16e50:	d8802e15 	stw	r2,184(sp)
   16e54:	0039883a 	mov	fp,zero
   16e58:	9d84b03a 	or	r2,r19,r22
   16e5c:	103c1e1e 	bne	r2,zero,15ed8 <__alt_data_end+0xfffd76d8>
   16e60:	00800044 	movi	r2,1
   16e64:	003e6c06 	br	16818 <__alt_data_end+0xfffd8018>
   16e68:	d9002d17 	ldw	r4,180(sp)
   16e6c:	d9801e04 	addi	r6,sp,120
   16e70:	b80b883a 	mov	r5,r23
   16e74:	0020ba00 	call	20ba0 <__sprint_r>
   16e78:	103bbf1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16e7c:	d8c02017 	ldw	r3,128(sp)
   16e80:	da000404 	addi	r8,sp,16
   16e84:	d9003217 	ldw	r4,200(sp)
   16e88:	d8802617 	ldw	r2,152(sp)
   16e8c:	d9403317 	ldw	r5,204(sp)
   16e90:	8123883a 	add	r17,r16,r4
   16e94:	11400216 	blt	r2,r5,16ea0 <___vfprintf_internal_r+0x1538>
   16e98:	9100004c 	andi	r4,r18,1
   16e9c:	20000d26 	beq	r4,zero,16ed4 <___vfprintf_internal_r+0x156c>
   16ea0:	d9003717 	ldw	r4,220(sp)
   16ea4:	d9403417 	ldw	r5,208(sp)
   16ea8:	1907883a 	add	r3,r3,r4
   16eac:	d9001f17 	ldw	r4,124(sp)
   16eb0:	41400015 	stw	r5,0(r8)
   16eb4:	d9403717 	ldw	r5,220(sp)
   16eb8:	21000044 	addi	r4,r4,1
   16ebc:	d8c02015 	stw	r3,128(sp)
   16ec0:	41400115 	stw	r5,4(r8)
   16ec4:	d9001f15 	stw	r4,124(sp)
   16ec8:	014001c4 	movi	r5,7
   16ecc:	2901e816 	blt	r5,r4,17670 <___vfprintf_internal_r+0x1d08>
   16ed0:	42000204 	addi	r8,r8,8
   16ed4:	d9003317 	ldw	r4,204(sp)
   16ed8:	8121883a 	add	r16,r16,r4
   16edc:	2085c83a 	sub	r2,r4,r2
   16ee0:	8461c83a 	sub	r16,r16,r17
   16ee4:	1400010e 	bge	r2,r16,16eec <___vfprintf_internal_r+0x1584>
   16ee8:	1021883a 	mov	r16,r2
   16eec:	04000a0e 	bge	zero,r16,16f18 <___vfprintf_internal_r+0x15b0>
   16ef0:	d9001f17 	ldw	r4,124(sp)
   16ef4:	1c07883a 	add	r3,r3,r16
   16ef8:	44400015 	stw	r17,0(r8)
   16efc:	21000044 	addi	r4,r4,1
   16f00:	44000115 	stw	r16,4(r8)
   16f04:	d8c02015 	stw	r3,128(sp)
   16f08:	d9001f15 	stw	r4,124(sp)
   16f0c:	014001c4 	movi	r5,7
   16f10:	2901fb16 	blt	r5,r4,17700 <___vfprintf_internal_r+0x1d98>
   16f14:	42000204 	addi	r8,r8,8
   16f18:	8001f716 	blt	r16,zero,176f8 <___vfprintf_internal_r+0x1d90>
   16f1c:	1421c83a 	sub	r16,r2,r16
   16f20:	043d160e 	bge	zero,r16,1637c <__alt_data_end+0xfffd7b7c>
   16f24:	04400404 	movi	r17,16
   16f28:	d8801f17 	ldw	r2,124(sp)
   16f2c:	8c3efb0e 	bge	r17,r16,16b1c <__alt_data_end+0xfffd831c>
   16f30:	014000f4 	movhi	r5,3
   16f34:	29670784 	addi	r5,r5,-25570
   16f38:	d9402c15 	stw	r5,176(sp)
   16f3c:	058001c4 	movi	r22,7
   16f40:	dcc02d17 	ldw	r19,180(sp)
   16f44:	00000306 	br	16f54 <___vfprintf_internal_r+0x15ec>
   16f48:	42000204 	addi	r8,r8,8
   16f4c:	843ffc04 	addi	r16,r16,-16
   16f50:	8c3ef50e 	bge	r17,r16,16b28 <__alt_data_end+0xfffd8328>
   16f54:	18c00404 	addi	r3,r3,16
   16f58:	10800044 	addi	r2,r2,1
   16f5c:	45000015 	stw	r20,0(r8)
   16f60:	44400115 	stw	r17,4(r8)
   16f64:	d8c02015 	stw	r3,128(sp)
   16f68:	d8801f15 	stw	r2,124(sp)
   16f6c:	b0bff60e 	bge	r22,r2,16f48 <__alt_data_end+0xfffd8748>
   16f70:	d9801e04 	addi	r6,sp,120
   16f74:	b80b883a 	mov	r5,r23
   16f78:	9809883a 	mov	r4,r19
   16f7c:	0020ba00 	call	20ba0 <__sprint_r>
   16f80:	103b7d1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   16f84:	d8c02017 	ldw	r3,128(sp)
   16f88:	d8801f17 	ldw	r2,124(sp)
   16f8c:	da000404 	addi	r8,sp,16
   16f90:	003fee06 	br	16f4c <__alt_data_end+0xfffd874c>
   16f94:	9088703a 	and	r4,r18,r2
   16f98:	203eab1e 	bne	r4,zero,16a48 <__alt_data_end+0xfffd8248>
   16f9c:	dc401f17 	ldw	r17,124(sp)
   16fa0:	40800115 	stw	r2,4(r8)
   16fa4:	44000015 	stw	r16,0(r8)
   16fa8:	8c400044 	addi	r17,r17,1
   16fac:	d8c02015 	stw	r3,128(sp)
   16fb0:	dc401f15 	stw	r17,124(sp)
   16fb4:	008001c4 	movi	r2,7
   16fb8:	14400e16 	blt	r2,r17,16ff4 <___vfprintf_internal_r+0x168c>
   16fbc:	45800204 	addi	r22,r8,8
   16fc0:	003eca06 	br	16aec <__alt_data_end+0xfffd82ec>
   16fc4:	010000f4 	movhi	r4,3
   16fc8:	21270784 	addi	r4,r4,-25570
   16fcc:	d9002c15 	stw	r4,176(sp)
   16fd0:	d8802c17 	ldw	r2,176(sp)
   16fd4:	1c07883a 	add	r3,r3,r16
   16fd8:	8c400044 	addi	r17,r17,1
   16fdc:	b0800015 	stw	r2,0(r22)
   16fe0:	b4000115 	stw	r16,4(r22)
   16fe4:	d8c02015 	stw	r3,128(sp)
   16fe8:	dc401f15 	stw	r17,124(sp)
   16fec:	008001c4 	movi	r2,7
   16ff0:	147ebd0e 	bge	r2,r17,16ae8 <__alt_data_end+0xfffd82e8>
   16ff4:	d9002d17 	ldw	r4,180(sp)
   16ff8:	d9801e04 	addi	r6,sp,120
   16ffc:	b80b883a 	mov	r5,r23
   17000:	0020ba00 	call	20ba0 <__sprint_r>
   17004:	103b5c1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   17008:	d8c02017 	ldw	r3,128(sp)
   1700c:	dc401f17 	ldw	r17,124(sp)
   17010:	dd800404 	addi	r22,sp,16
   17014:	003eb506 	br	16aec <__alt_data_end+0xfffd82ec>
   17018:	d9002d17 	ldw	r4,180(sp)
   1701c:	d9801e04 	addi	r6,sp,120
   17020:	b80b883a 	mov	r5,r23
   17024:	0020ba00 	call	20ba0 <__sprint_r>
   17028:	103b531e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   1702c:	d8c02017 	ldw	r3,128(sp)
   17030:	dc401f17 	ldw	r17,124(sp)
   17034:	da000404 	addi	r8,sp,16
   17038:	003e8d06 	br	16a70 <__alt_data_end+0xfffd8270>
   1703c:	d9002d17 	ldw	r4,180(sp)
   17040:	d9801e04 	addi	r6,sp,120
   17044:	b80b883a 	mov	r5,r23
   17048:	0020ba00 	call	20ba0 <__sprint_r>
   1704c:	103b4a1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   17050:	d8c02017 	ldw	r3,128(sp)
   17054:	dc401f17 	ldw	r17,124(sp)
   17058:	dd800404 	addi	r22,sp,16
   1705c:	003e8f06 	br	16a9c <__alt_data_end+0xfffd829c>
   17060:	0027883a 	mov	r19,zero
   17064:	003f4a06 	br	16d90 <__alt_data_end+0xfffd8590>
   17068:	d9002d17 	ldw	r4,180(sp)
   1706c:	d9801e04 	addi	r6,sp,120
   17070:	b80b883a 	mov	r5,r23
   17074:	0020ba00 	call	20ba0 <__sprint_r>
   17078:	103b3f1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   1707c:	d8c02017 	ldw	r3,128(sp)
   17080:	da000404 	addi	r8,sp,16
   17084:	003c7b06 	br	16274 <__alt_data_end+0xfffd7a74>
   17088:	d9402a17 	ldw	r5,168(sp)
   1708c:	04e7c83a 	sub	r19,zero,r19
   17090:	07000b44 	movi	fp,45
   17094:	9804c03a 	cmpne	r2,r19,zero
   17098:	05adc83a 	sub	r22,zero,r22
   1709c:	df002785 	stb	fp,158(sp)
   170a0:	b0adc83a 	sub	r22,r22,r2
   170a4:	28017b16 	blt	r5,zero,17694 <___vfprintf_internal_r+0x1d2c>
   170a8:	00bfdfc4 	movi	r2,-129
   170ac:	90a4703a 	and	r18,r18,r2
   170b0:	003b8906 	br	15ed8 <__alt_data_end+0xfffd76d8>
   170b4:	d9003617 	ldw	r4,216(sp)
   170b8:	d9403817 	ldw	r5,224(sp)
   170bc:	da003d15 	stw	r8,244(sp)
   170c0:	001074c0 	call	1074c <__fpclassifyd>
   170c4:	da003d17 	ldw	r8,244(sp)
   170c8:	1000f026 	beq	r2,zero,1748c <___vfprintf_internal_r+0x1b24>
   170cc:	d9002a17 	ldw	r4,168(sp)
   170d0:	05bff7c4 	movi	r22,-33
   170d4:	00bfffc4 	movi	r2,-1
   170d8:	8dac703a 	and	r22,r17,r22
   170dc:	20820026 	beq	r4,r2,178e0 <___vfprintf_internal_r+0x1f78>
   170e0:	008011c4 	movi	r2,71
   170e4:	b081f726 	beq	r22,r2,178c4 <___vfprintf_internal_r+0x1f5c>
   170e8:	d9003817 	ldw	r4,224(sp)
   170ec:	90c04014 	ori	r3,r18,256
   170f0:	d8c02c15 	stw	r3,176(sp)
   170f4:	20021516 	blt	r4,zero,1794c <___vfprintf_internal_r+0x1fe4>
   170f8:	dcc03817 	ldw	r19,224(sp)
   170fc:	d8002905 	stb	zero,164(sp)
   17100:	00801984 	movi	r2,102
   17104:	8881f926 	beq	r17,r2,178ec <___vfprintf_internal_r+0x1f84>
   17108:	00801184 	movi	r2,70
   1710c:	88821c26 	beq	r17,r2,17980 <___vfprintf_internal_r+0x2018>
   17110:	00801144 	movi	r2,69
   17114:	b081ef26 	beq	r22,r2,178d4 <___vfprintf_internal_r+0x1f6c>
   17118:	d8c02a17 	ldw	r3,168(sp)
   1711c:	d8802104 	addi	r2,sp,132
   17120:	d8800315 	stw	r2,12(sp)
   17124:	d9403617 	ldw	r5,216(sp)
   17128:	d8802504 	addi	r2,sp,148
   1712c:	d9002d17 	ldw	r4,180(sp)
   17130:	d8800215 	stw	r2,8(sp)
   17134:	d8802604 	addi	r2,sp,152
   17138:	d8c00015 	stw	r3,0(sp)
   1713c:	d8800115 	stw	r2,4(sp)
   17140:	01c00084 	movi	r7,2
   17144:	980d883a 	mov	r6,r19
   17148:	d8c03c15 	stw	r3,240(sp)
   1714c:	da003d15 	stw	r8,244(sp)
   17150:	001814c0 	call	1814c <_dtoa_r>
   17154:	1021883a 	mov	r16,r2
   17158:	008019c4 	movi	r2,103
   1715c:	d8c03c17 	ldw	r3,240(sp)
   17160:	da003d17 	ldw	r8,244(sp)
   17164:	88817126 	beq	r17,r2,1772c <___vfprintf_internal_r+0x1dc4>
   17168:	008011c4 	movi	r2,71
   1716c:	88829126 	beq	r17,r2,17bb4 <___vfprintf_internal_r+0x224c>
   17170:	80f9883a 	add	fp,r16,r3
   17174:	d9003617 	ldw	r4,216(sp)
   17178:	000d883a 	mov	r6,zero
   1717c:	000f883a 	mov	r7,zero
   17180:	980b883a 	mov	r5,r19
   17184:	da003d15 	stw	r8,244(sp)
   17188:	00273980 	call	27398 <__eqdf2>
   1718c:	da003d17 	ldw	r8,244(sp)
   17190:	10018d26 	beq	r2,zero,177c8 <___vfprintf_internal_r+0x1e60>
   17194:	d8802117 	ldw	r2,132(sp)
   17198:	1700062e 	bgeu	r2,fp,171b4 <___vfprintf_internal_r+0x184c>
   1719c:	01000c04 	movi	r4,48
   171a0:	10c00044 	addi	r3,r2,1
   171a4:	d8c02115 	stw	r3,132(sp)
   171a8:	11000005 	stb	r4,0(r2)
   171ac:	d8802117 	ldw	r2,132(sp)
   171b0:	173ffb36 	bltu	r2,fp,171a0 <__alt_data_end+0xfffd89a0>
   171b4:	1405c83a 	sub	r2,r2,r16
   171b8:	d8803315 	stw	r2,204(sp)
   171bc:	008011c4 	movi	r2,71
   171c0:	b0817626 	beq	r22,r2,1779c <___vfprintf_internal_r+0x1e34>
   171c4:	00801944 	movi	r2,101
   171c8:	1442800e 	bge	r2,r17,17bcc <___vfprintf_internal_r+0x2264>
   171cc:	d8c02617 	ldw	r3,152(sp)
   171d0:	00801984 	movi	r2,102
   171d4:	d8c03215 	stw	r3,200(sp)
   171d8:	8881fe26 	beq	r17,r2,179d4 <___vfprintf_internal_r+0x206c>
   171dc:	d8c03217 	ldw	r3,200(sp)
   171e0:	d9003317 	ldw	r4,204(sp)
   171e4:	1901dd16 	blt	r3,r4,1795c <___vfprintf_internal_r+0x1ff4>
   171e8:	9480004c 	andi	r18,r18,1
   171ec:	90022b1e 	bne	r18,zero,17a9c <___vfprintf_internal_r+0x2134>
   171f0:	1805883a 	mov	r2,r3
   171f4:	18028316 	blt	r3,zero,17c04 <___vfprintf_internal_r+0x229c>
   171f8:	d8c03217 	ldw	r3,200(sp)
   171fc:	044019c4 	movi	r17,103
   17200:	d8c02b15 	stw	r3,172(sp)
   17204:	df002907 	ldb	fp,164(sp)
   17208:	e001531e 	bne	fp,zero,17758 <___vfprintf_internal_r+0x1df0>
   1720c:	df002783 	ldbu	fp,158(sp)
   17210:	d8802915 	stw	r2,164(sp)
   17214:	dc802c17 	ldw	r18,176(sp)
   17218:	d8002a15 	stw	zero,168(sp)
   1721c:	003baf06 	br	160dc <__alt_data_end+0xfffd78dc>
   17220:	d8c02e17 	ldw	r3,184(sp)
   17224:	d9002e17 	ldw	r4,184(sp)
   17228:	d9402e17 	ldw	r5,184(sp)
   1722c:	18c00017 	ldw	r3,0(r3)
   17230:	21000117 	ldw	r4,4(r4)
   17234:	29400204 	addi	r5,r5,8
   17238:	d8c03615 	stw	r3,216(sp)
   1723c:	d9003815 	stw	r4,224(sp)
   17240:	d9402e15 	stw	r5,184(sp)
   17244:	003b5006 	br	15f88 <__alt_data_end+0xfffd7788>
   17248:	ac400007 	ldb	r17,0(r21)
   1724c:	003a2806 	br	15af0 <__alt_data_end+0xfffd72f0>
   17250:	9080100c 	andi	r2,r18,64
   17254:	1000a826 	beq	r2,zero,174f8 <___vfprintf_internal_r+0x1b90>
   17258:	d8c02e17 	ldw	r3,184(sp)
   1725c:	002d883a 	mov	r22,zero
   17260:	1cc0000b 	ldhu	r19,0(r3)
   17264:	18c00104 	addi	r3,r3,4
   17268:	d8c02e15 	stw	r3,184(sp)
   1726c:	003caf06 	br	1652c <__alt_data_end+0xfffd7d2c>
   17270:	d9002e17 	ldw	r4,184(sp)
   17274:	d9402a17 	ldw	r5,168(sp)
   17278:	002d883a 	mov	r22,zero
   1727c:	20800104 	addi	r2,r4,4
   17280:	24c00017 	ldw	r19,0(r4)
   17284:	283ebb0e 	bge	r5,zero,16d74 <__alt_data_end+0xfffd8574>
   17288:	003ef106 	br	16e50 <__alt_data_end+0xfffd8650>
   1728c:	9080040c 	andi	r2,r18,16
   17290:	1000921e 	bne	r2,zero,174dc <___vfprintf_internal_r+0x1b74>
   17294:	9480100c 	andi	r18,r18,64
   17298:	90013926 	beq	r18,zero,17780 <___vfprintf_internal_r+0x1e18>
   1729c:	d9402e17 	ldw	r5,184(sp)
   172a0:	d8c02f17 	ldw	r3,188(sp)
   172a4:	28800017 	ldw	r2,0(r5)
   172a8:	29400104 	addi	r5,r5,4
   172ac:	d9402e15 	stw	r5,184(sp)
   172b0:	10c0000d 	sth	r3,0(r2)
   172b4:	0039e406 	br	15a48 <__alt_data_end+0xfffd7248>
   172b8:	9080100c 	andi	r2,r18,64
   172bc:	10008026 	beq	r2,zero,174c0 <___vfprintf_internal_r+0x1b58>
   172c0:	d8802e17 	ldw	r2,184(sp)
   172c4:	14c0000f 	ldh	r19,0(r2)
   172c8:	10800104 	addi	r2,r2,4
   172cc:	d8802e15 	stw	r2,184(sp)
   172d0:	982dd7fa 	srai	r22,r19,31
   172d4:	b005883a 	mov	r2,r22
   172d8:	003af706 	br	15eb8 <__alt_data_end+0xfffd76b8>
   172dc:	9080100c 	andi	r2,r18,64
   172e0:	d8002785 	stb	zero,158(sp)
   172e4:	10008a1e 	bne	r2,zero,17510 <___vfprintf_internal_r+0x1ba8>
   172e8:	d9002e17 	ldw	r4,184(sp)
   172ec:	d9402a17 	ldw	r5,168(sp)
   172f0:	002d883a 	mov	r22,zero
   172f4:	20800104 	addi	r2,r4,4
   172f8:	24c00017 	ldw	r19,0(r4)
   172fc:	283e4b0e 	bge	r5,zero,16c2c <__alt_data_end+0xfffd842c>
   17300:	9d86b03a 	or	r3,r19,r22
   17304:	d8802e15 	stw	r2,184(sp)
   17308:	183e4c1e 	bne	r3,zero,16c3c <__alt_data_end+0xfffd843c>
   1730c:	0039883a 	mov	fp,zero
   17310:	0005883a 	mov	r2,zero
   17314:	003d4006 	br	16818 <__alt_data_end+0xfffd8018>
   17318:	014000f4 	movhi	r5,3
   1731c:	29670784 	addi	r5,r5,-25570
   17320:	d9402c15 	stw	r5,176(sp)
   17324:	d9402c17 	ldw	r5,176(sp)
   17328:	1c47883a 	add	r3,r3,r17
   1732c:	10800044 	addi	r2,r2,1
   17330:	41400015 	stw	r5,0(r8)
   17334:	44400115 	stw	r17,4(r8)
   17338:	d8c02015 	stw	r3,128(sp)
   1733c:	d8801f15 	stw	r2,124(sp)
   17340:	010001c4 	movi	r4,7
   17344:	20bec816 	blt	r4,r2,16e68 <__alt_data_end+0xfffd8668>
   17348:	42000204 	addi	r8,r8,8
   1734c:	003ecd06 	br	16e84 <__alt_data_end+0xfffd8684>
   17350:	d9002a17 	ldw	r4,168(sp)
   17354:	d8002785 	stb	zero,158(sp)
   17358:	203d2d16 	blt	r4,zero,16810 <__alt_data_end+0xfffd8010>
   1735c:	00bfdfc4 	movi	r2,-129
   17360:	90a4703a 	and	r18,r18,r2
   17364:	003a6106 	br	15cec <__alt_data_end+0xfffd74ec>
   17368:	010000f4 	movhi	r4,3
   1736c:	21270784 	addi	r4,r4,-25570
   17370:	d9002c15 	stw	r4,176(sp)
   17374:	003bea06 	br	16320 <__alt_data_end+0xfffd7b20>
   17378:	d9002d17 	ldw	r4,180(sp)
   1737c:	d9801e04 	addi	r6,sp,120
   17380:	b80b883a 	mov	r5,r23
   17384:	0020ba00 	call	20ba0 <__sprint_r>
   17388:	103a7b1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   1738c:	d8c02017 	ldw	r3,128(sp)
   17390:	da000404 	addi	r8,sp,16
   17394:	003d4106 	br	1689c <__alt_data_end+0xfffd809c>
   17398:	d8801f17 	ldw	r2,124(sp)
   1739c:	014000f4 	movhi	r5,3
   173a0:	01000044 	movi	r4,1
   173a4:	18c00044 	addi	r3,r3,1
   173a8:	10800044 	addi	r2,r2,1
   173ac:	29670704 	addi	r5,r5,-25572
   173b0:	41000115 	stw	r4,4(r8)
   173b4:	41400015 	stw	r5,0(r8)
   173b8:	d8c02015 	stw	r3,128(sp)
   173bc:	d8801f15 	stw	r2,124(sp)
   173c0:	010001c4 	movi	r4,7
   173c4:	20805c16 	blt	r4,r2,17538 <___vfprintf_internal_r+0x1bd0>
   173c8:	42000204 	addi	r8,r8,8
   173cc:	8800041e 	bne	r17,zero,173e0 <___vfprintf_internal_r+0x1a78>
   173d0:	d8803317 	ldw	r2,204(sp)
   173d4:	1000021e 	bne	r2,zero,173e0 <___vfprintf_internal_r+0x1a78>
   173d8:	9080004c 	andi	r2,r18,1
   173dc:	103be726 	beq	r2,zero,1637c <__alt_data_end+0xfffd7b7c>
   173e0:	d9003717 	ldw	r4,220(sp)
   173e4:	d8801f17 	ldw	r2,124(sp)
   173e8:	d9403417 	ldw	r5,208(sp)
   173ec:	20c7883a 	add	r3,r4,r3
   173f0:	10800044 	addi	r2,r2,1
   173f4:	41000115 	stw	r4,4(r8)
   173f8:	41400015 	stw	r5,0(r8)
   173fc:	d8c02015 	stw	r3,128(sp)
   17400:	d8801f15 	stw	r2,124(sp)
   17404:	010001c4 	movi	r4,7
   17408:	20812116 	blt	r4,r2,17890 <___vfprintf_internal_r+0x1f28>
   1740c:	42000204 	addi	r8,r8,8
   17410:	0463c83a 	sub	r17,zero,r17
   17414:	0440730e 	bge	zero,r17,175e4 <___vfprintf_internal_r+0x1c7c>
   17418:	05800404 	movi	r22,16
   1741c:	b440860e 	bge	r22,r17,17638 <___vfprintf_internal_r+0x1cd0>
   17420:	014000f4 	movhi	r5,3
   17424:	29670784 	addi	r5,r5,-25570
   17428:	d9402c15 	stw	r5,176(sp)
   1742c:	070001c4 	movi	fp,7
   17430:	dcc02d17 	ldw	r19,180(sp)
   17434:	00000306 	br	17444 <___vfprintf_internal_r+0x1adc>
   17438:	42000204 	addi	r8,r8,8
   1743c:	8c7ffc04 	addi	r17,r17,-16
   17440:	b440800e 	bge	r22,r17,17644 <___vfprintf_internal_r+0x1cdc>
   17444:	18c00404 	addi	r3,r3,16
   17448:	10800044 	addi	r2,r2,1
   1744c:	45000015 	stw	r20,0(r8)
   17450:	45800115 	stw	r22,4(r8)
   17454:	d8c02015 	stw	r3,128(sp)
   17458:	d8801f15 	stw	r2,124(sp)
   1745c:	e0bff60e 	bge	fp,r2,17438 <__alt_data_end+0xfffd8c38>
   17460:	d9801e04 	addi	r6,sp,120
   17464:	b80b883a 	mov	r5,r23
   17468:	9809883a 	mov	r4,r19
   1746c:	0020ba00 	call	20ba0 <__sprint_r>
   17470:	103a411e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   17474:	d8c02017 	ldw	r3,128(sp)
   17478:	d8801f17 	ldw	r2,124(sp)
   1747c:	da000404 	addi	r8,sp,16
   17480:	003fee06 	br	1743c <__alt_data_end+0xfffd8c3c>
   17484:	00bfffc4 	movi	r2,-1
   17488:	003a3f06 	br	15d88 <__alt_data_end+0xfffd7588>
   1748c:	008011c4 	movi	r2,71
   17490:	1440b816 	blt	r2,r17,17774 <___vfprintf_internal_r+0x1e0c>
   17494:	040000f4 	movhi	r16,3
   17498:	8426f904 	addi	r16,r16,-25628
   1749c:	00c000c4 	movi	r3,3
   174a0:	00bfdfc4 	movi	r2,-129
   174a4:	d8c02915 	stw	r3,164(sp)
   174a8:	90a4703a 	and	r18,r18,r2
   174ac:	df002783 	ldbu	fp,158(sp)
   174b0:	d8c02b15 	stw	r3,172(sp)
   174b4:	d8002a15 	stw	zero,168(sp)
   174b8:	d8003215 	stw	zero,200(sp)
   174bc:	003b0706 	br	160dc <__alt_data_end+0xfffd78dc>
   174c0:	d8c02e17 	ldw	r3,184(sp)
   174c4:	1cc00017 	ldw	r19,0(r3)
   174c8:	18c00104 	addi	r3,r3,4
   174cc:	d8c02e15 	stw	r3,184(sp)
   174d0:	982dd7fa 	srai	r22,r19,31
   174d4:	b005883a 	mov	r2,r22
   174d8:	003a7706 	br	15eb8 <__alt_data_end+0xfffd76b8>
   174dc:	d8c02e17 	ldw	r3,184(sp)
   174e0:	d9002f17 	ldw	r4,188(sp)
   174e4:	18800017 	ldw	r2,0(r3)
   174e8:	18c00104 	addi	r3,r3,4
   174ec:	d8c02e15 	stw	r3,184(sp)
   174f0:	11000015 	stw	r4,0(r2)
   174f4:	00395406 	br	15a48 <__alt_data_end+0xfffd7248>
   174f8:	d9002e17 	ldw	r4,184(sp)
   174fc:	002d883a 	mov	r22,zero
   17500:	24c00017 	ldw	r19,0(r4)
   17504:	21000104 	addi	r4,r4,4
   17508:	d9002e15 	stw	r4,184(sp)
   1750c:	003c0706 	br	1652c <__alt_data_end+0xfffd7d2c>
   17510:	d9402e17 	ldw	r5,184(sp)
   17514:	d8c02a17 	ldw	r3,168(sp)
   17518:	002d883a 	mov	r22,zero
   1751c:	28800104 	addi	r2,r5,4
   17520:	2cc0000b 	ldhu	r19,0(r5)
   17524:	183dc10e 	bge	r3,zero,16c2c <__alt_data_end+0xfffd842c>
   17528:	003f7506 	br	17300 <__alt_data_end+0xfffd8b00>
   1752c:	040000f4 	movhi	r16,3
   17530:	8426f704 	addi	r16,r16,-25636
   17534:	003aa706 	br	15fd4 <__alt_data_end+0xfffd77d4>
   17538:	d9002d17 	ldw	r4,180(sp)
   1753c:	d9801e04 	addi	r6,sp,120
   17540:	b80b883a 	mov	r5,r23
   17544:	0020ba00 	call	20ba0 <__sprint_r>
   17548:	103a0b1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   1754c:	dc402617 	ldw	r17,152(sp)
   17550:	d8c02017 	ldw	r3,128(sp)
   17554:	da000404 	addi	r8,sp,16
   17558:	003f9c06 	br	173cc <__alt_data_end+0xfffd8bcc>
   1755c:	ac400043 	ldbu	r17,1(r21)
   17560:	84000814 	ori	r16,r16,32
   17564:	ad400044 	addi	r21,r21,1
   17568:	8c403fcc 	andi	r17,r17,255
   1756c:	8c40201c 	xori	r17,r17,128
   17570:	8c7fe004 	addi	r17,r17,-128
   17574:	00395e06 	br	15af0 <__alt_data_end+0xfffd72f0>
   17578:	d8c02e15 	stw	r3,184(sp)
   1757c:	0039883a 	mov	fp,zero
   17580:	003e3506 	br	16e58 <__alt_data_end+0xfffd8658>
   17584:	d9002d17 	ldw	r4,180(sp)
   17588:	d9801e04 	addi	r6,sp,120
   1758c:	b80b883a 	mov	r5,r23
   17590:	0020ba00 	call	20ba0 <__sprint_r>
   17594:	1039f81e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   17598:	d8c02017 	ldw	r3,128(sp)
   1759c:	da000404 	addi	r8,sp,16
   175a0:	003cd006 	br	168e4 <__alt_data_end+0xfffd80e4>
   175a4:	8009883a 	mov	r4,r16
   175a8:	df003d15 	stw	fp,244(sp)
   175ac:	0013f440 	call	13f44 <strlen>
   175b0:	d8802b15 	stw	r2,172(sp)
   175b4:	da003d17 	ldw	r8,244(sp)
   175b8:	103c200e 	bge	r2,zero,1663c <__alt_data_end+0xfffd7e3c>
   175bc:	0005883a 	mov	r2,zero
   175c0:	003c1e06 	br	1663c <__alt_data_end+0xfffd7e3c>
   175c4:	d9002d17 	ldw	r4,180(sp)
   175c8:	d9801e04 	addi	r6,sp,120
   175cc:	b80b883a 	mov	r5,r23
   175d0:	0020ba00 	call	20ba0 <__sprint_r>
   175d4:	1039e81e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   175d8:	d8c02017 	ldw	r3,128(sp)
   175dc:	d8801f17 	ldw	r2,124(sp)
   175e0:	da000404 	addi	r8,sp,16
   175e4:	d9403317 	ldw	r5,204(sp)
   175e8:	10800044 	addi	r2,r2,1
   175ec:	44000015 	stw	r16,0(r8)
   175f0:	28c7883a 	add	r3,r5,r3
   175f4:	003b5b06 	br	16364 <__alt_data_end+0xfffd7b64>
   175f8:	010000f4 	movhi	r4,3
   175fc:	21270b84 	addi	r4,r4,-25554
   17600:	d9003515 	stw	r4,212(sp)
   17604:	003af206 	br	161d0 <__alt_data_end+0xfffd79d0>
   17608:	013fffc4 	movi	r4,-1
   1760c:	003a0806 	br	15e30 <__alt_data_end+0xfffd7630>
   17610:	0023883a 	mov	r17,zero
   17614:	003d9d06 	br	16c8c <__alt_data_end+0xfffd848c>
   17618:	d9002d17 	ldw	r4,180(sp)
   1761c:	d9801e04 	addi	r6,sp,120
   17620:	b80b883a 	mov	r5,r23
   17624:	0020ba00 	call	20ba0 <__sprint_r>
   17628:	1039d31e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   1762c:	d8c02017 	ldw	r3,128(sp)
   17630:	da000404 	addi	r8,sp,16
   17634:	003d9406 	br	16c88 <__alt_data_end+0xfffd8488>
   17638:	010000f4 	movhi	r4,3
   1763c:	21270784 	addi	r4,r4,-25570
   17640:	d9002c15 	stw	r4,176(sp)
   17644:	d9002c17 	ldw	r4,176(sp)
   17648:	1c47883a 	add	r3,r3,r17
   1764c:	10800044 	addi	r2,r2,1
   17650:	41000015 	stw	r4,0(r8)
   17654:	44400115 	stw	r17,4(r8)
   17658:	d8c02015 	stw	r3,128(sp)
   1765c:	d8801f15 	stw	r2,124(sp)
   17660:	010001c4 	movi	r4,7
   17664:	20bfd716 	blt	r4,r2,175c4 <__alt_data_end+0xfffd8dc4>
   17668:	42000204 	addi	r8,r8,8
   1766c:	003fdd06 	br	175e4 <__alt_data_end+0xfffd8de4>
   17670:	d9002d17 	ldw	r4,180(sp)
   17674:	d9801e04 	addi	r6,sp,120
   17678:	b80b883a 	mov	r5,r23
   1767c:	0020ba00 	call	20ba0 <__sprint_r>
   17680:	1039bd1e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   17684:	d8802617 	ldw	r2,152(sp)
   17688:	d8c02017 	ldw	r3,128(sp)
   1768c:	da000404 	addi	r8,sp,16
   17690:	003e1006 	br	16ed4 <__alt_data_end+0xfffd86d4>
   17694:	00800044 	movi	r2,1
   17698:	10803fcc 	andi	r2,r2,255
   1769c:	00c00044 	movi	r3,1
   176a0:	10fa0d26 	beq	r2,r3,15ed8 <__alt_data_end+0xfffd76d8>
   176a4:	00c00084 	movi	r3,2
   176a8:	10fbaf26 	beq	r2,r3,16568 <__alt_data_end+0xfffd7d68>
   176ac:	003a6d06 	br	16064 <__alt_data_end+0xfffd7864>
   176b0:	010000f4 	movhi	r4,3
   176b4:	21270b84 	addi	r4,r4,-25554
   176b8:	d9003515 	stw	r4,212(sp)
   176bc:	003b5406 	br	16410 <__alt_data_end+0xfffd7c10>
   176c0:	d8802a17 	ldw	r2,168(sp)
   176c4:	00c00184 	movi	r3,6
   176c8:	1880012e 	bgeu	r3,r2,176d0 <___vfprintf_internal_r+0x1d68>
   176cc:	1805883a 	mov	r2,r3
   176d0:	d8802b15 	stw	r2,172(sp)
   176d4:	1000ef16 	blt	r2,zero,17a94 <___vfprintf_internal_r+0x212c>
   176d8:	040000f4 	movhi	r16,3
   176dc:	d8802915 	stw	r2,164(sp)
   176e0:	dcc02e15 	stw	r19,184(sp)
   176e4:	d8002a15 	stw	zero,168(sp)
   176e8:	d8003215 	stw	zero,200(sp)
   176ec:	84270504 	addi	r16,r16,-25580
   176f0:	0039883a 	mov	fp,zero
   176f4:	003a8006 	br	160f8 <__alt_data_end+0xfffd78f8>
   176f8:	0021883a 	mov	r16,zero
   176fc:	003e0706 	br	16f1c <__alt_data_end+0xfffd871c>
   17700:	d9002d17 	ldw	r4,180(sp)
   17704:	d9801e04 	addi	r6,sp,120
   17708:	b80b883a 	mov	r5,r23
   1770c:	0020ba00 	call	20ba0 <__sprint_r>
   17710:	1039991e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   17714:	d8802617 	ldw	r2,152(sp)
   17718:	d9403317 	ldw	r5,204(sp)
   1771c:	d8c02017 	ldw	r3,128(sp)
   17720:	da000404 	addi	r8,sp,16
   17724:	2885c83a 	sub	r2,r5,r2
   17728:	003dfb06 	br	16f18 <__alt_data_end+0xfffd8718>
   1772c:	9080004c 	andi	r2,r18,1
   17730:	103e8f1e 	bne	r2,zero,17170 <__alt_data_end+0xfffd8970>
   17734:	d8802117 	ldw	r2,132(sp)
   17738:	003e9e06 	br	171b4 <__alt_data_end+0xfffd89b4>
   1773c:	1025883a 	mov	r18,r2
   17740:	0039883a 	mov	fp,zero
   17744:	00800084 	movi	r2,2
   17748:	003fd306 	br	17698 <__alt_data_end+0xfffd8e98>
   1774c:	07000b44 	movi	fp,45
   17750:	df002785 	stb	fp,158(sp)
   17754:	003a1b06 	br	15fc4 <__alt_data_end+0xfffd77c4>
   17758:	00c00b44 	movi	r3,45
   1775c:	d8c02785 	stb	r3,158(sp)
   17760:	d8802915 	stw	r2,164(sp)
   17764:	dc802c17 	ldw	r18,176(sp)
   17768:	d8002a15 	stw	zero,168(sp)
   1776c:	07000b44 	movi	fp,45
   17770:	003a5e06 	br	160ec <__alt_data_end+0xfffd78ec>
   17774:	040000f4 	movhi	r16,3
   17778:	8426fa04 	addi	r16,r16,-25624
   1777c:	003f4706 	br	1749c <__alt_data_end+0xfffd8c9c>
   17780:	d9002e17 	ldw	r4,184(sp)
   17784:	d9402f17 	ldw	r5,188(sp)
   17788:	20800017 	ldw	r2,0(r4)
   1778c:	21000104 	addi	r4,r4,4
   17790:	d9002e15 	stw	r4,184(sp)
   17794:	11400015 	stw	r5,0(r2)
   17798:	0038ab06 	br	15a48 <__alt_data_end+0xfffd7248>
   1779c:	dd802617 	ldw	r22,152(sp)
   177a0:	00bfff44 	movi	r2,-3
   177a4:	b0801c16 	blt	r22,r2,17818 <___vfprintf_internal_r+0x1eb0>
   177a8:	d9402a17 	ldw	r5,168(sp)
   177ac:	2d801a16 	blt	r5,r22,17818 <___vfprintf_internal_r+0x1eb0>
   177b0:	dd803215 	stw	r22,200(sp)
   177b4:	003e8906 	br	171dc <__alt_data_end+0xfffd89dc>
   177b8:	010000f4 	movhi	r4,3
   177bc:	21270784 	addi	r4,r4,-25570
   177c0:	d9002c15 	stw	r4,176(sp)
   177c4:	003c9106 	br	16a0c <__alt_data_end+0xfffd820c>
   177c8:	e005883a 	mov	r2,fp
   177cc:	003e7906 	br	171b4 <__alt_data_end+0xfffd89b4>
   177d0:	d9002a17 	ldw	r4,168(sp)
   177d4:	df002783 	ldbu	fp,158(sp)
   177d8:	dcc02e15 	stw	r19,184(sp)
   177dc:	d9002915 	stw	r4,164(sp)
   177e0:	d9002b15 	stw	r4,172(sp)
   177e4:	d8002a15 	stw	zero,168(sp)
   177e8:	d8003215 	stw	zero,200(sp)
   177ec:	003a3b06 	br	160dc <__alt_data_end+0xfffd78dc>
   177f0:	9080004c 	andi	r2,r18,1
   177f4:	0039883a 	mov	fp,zero
   177f8:	10000426 	beq	r2,zero,1780c <___vfprintf_internal_r+0x1ea4>
   177fc:	00800c04 	movi	r2,48
   17800:	dc001dc4 	addi	r16,sp,119
   17804:	d8801dc5 	stb	r2,119(sp)
   17808:	003b6406 	br	1659c <__alt_data_end+0xfffd7d9c>
   1780c:	d8002b15 	stw	zero,172(sp)
   17810:	dc001e04 	addi	r16,sp,120
   17814:	003a2b06 	br	160c4 <__alt_data_end+0xfffd78c4>
   17818:	8c7fff84 	addi	r17,r17,-2
   1781c:	b5bfffc4 	addi	r22,r22,-1
   17820:	dd802615 	stw	r22,152(sp)
   17824:	dc4022c5 	stb	r17,139(sp)
   17828:	b000bf16 	blt	r22,zero,17b28 <___vfprintf_internal_r+0x21c0>
   1782c:	00800ac4 	movi	r2,43
   17830:	d8802305 	stb	r2,140(sp)
   17834:	00800244 	movi	r2,9
   17838:	15807016 	blt	r2,r22,179fc <___vfprintf_internal_r+0x2094>
   1783c:	00800c04 	movi	r2,48
   17840:	b5800c04 	addi	r22,r22,48
   17844:	d8802345 	stb	r2,141(sp)
   17848:	dd802385 	stb	r22,142(sp)
   1784c:	d88023c4 	addi	r2,sp,143
   17850:	df0022c4 	addi	fp,sp,139
   17854:	d8c03317 	ldw	r3,204(sp)
   17858:	1739c83a 	sub	fp,r2,fp
   1785c:	d9003317 	ldw	r4,204(sp)
   17860:	e0c7883a 	add	r3,fp,r3
   17864:	df003a15 	stw	fp,232(sp)
   17868:	d8c02b15 	stw	r3,172(sp)
   1786c:	00800044 	movi	r2,1
   17870:	1100b30e 	bge	r2,r4,17b40 <___vfprintf_internal_r+0x21d8>
   17874:	d8c02b17 	ldw	r3,172(sp)
   17878:	18c00044 	addi	r3,r3,1
   1787c:	d8c02b15 	stw	r3,172(sp)
   17880:	1805883a 	mov	r2,r3
   17884:	1800ac16 	blt	r3,zero,17b38 <___vfprintf_internal_r+0x21d0>
   17888:	d8003215 	stw	zero,200(sp)
   1788c:	003e5d06 	br	17204 <__alt_data_end+0xfffd8a04>
   17890:	d9002d17 	ldw	r4,180(sp)
   17894:	d9801e04 	addi	r6,sp,120
   17898:	b80b883a 	mov	r5,r23
   1789c:	0020ba00 	call	20ba0 <__sprint_r>
   178a0:	1039351e 	bne	r2,zero,15d78 <__alt_data_end+0xfffd7578>
   178a4:	dc402617 	ldw	r17,152(sp)
   178a8:	d8c02017 	ldw	r3,128(sp)
   178ac:	d8801f17 	ldw	r2,124(sp)
   178b0:	da000404 	addi	r8,sp,16
   178b4:	003ed606 	br	17410 <__alt_data_end+0xfffd8c10>
   178b8:	182b883a 	mov	r21,r3
   178bc:	d8002a15 	stw	zero,168(sp)
   178c0:	00388c06 	br	15af4 <__alt_data_end+0xfffd72f4>
   178c4:	d8802a17 	ldw	r2,168(sp)
   178c8:	103e071e 	bne	r2,zero,170e8 <__alt_data_end+0xfffd88e8>
   178cc:	dc002a15 	stw	r16,168(sp)
   178d0:	003e0506 	br	170e8 <__alt_data_end+0xfffd88e8>
   178d4:	d9002a17 	ldw	r4,168(sp)
   178d8:	20c00044 	addi	r3,r4,1
   178dc:	003e0f06 	br	1711c <__alt_data_end+0xfffd891c>
   178e0:	01400184 	movi	r5,6
   178e4:	d9402a15 	stw	r5,168(sp)
   178e8:	003dff06 	br	170e8 <__alt_data_end+0xfffd88e8>
   178ec:	d8802104 	addi	r2,sp,132
   178f0:	d8800315 	stw	r2,12(sp)
   178f4:	d8802504 	addi	r2,sp,148
   178f8:	d8800215 	stw	r2,8(sp)
   178fc:	d8802604 	addi	r2,sp,152
   17900:	d8800115 	stw	r2,4(sp)
   17904:	d8802a17 	ldw	r2,168(sp)
   17908:	d9403617 	ldw	r5,216(sp)
   1790c:	d9002d17 	ldw	r4,180(sp)
   17910:	d8800015 	stw	r2,0(sp)
   17914:	01c000c4 	movi	r7,3
   17918:	980d883a 	mov	r6,r19
   1791c:	da003d15 	stw	r8,244(sp)
   17920:	001814c0 	call	1814c <_dtoa_r>
   17924:	d8c02a17 	ldw	r3,168(sp)
   17928:	da003d17 	ldw	r8,244(sp)
   1792c:	1021883a 	mov	r16,r2
   17930:	10f9883a 	add	fp,r2,r3
   17934:	81000007 	ldb	r4,0(r16)
   17938:	00800c04 	movi	r2,48
   1793c:	20805e26 	beq	r4,r2,17ab8 <___vfprintf_internal_r+0x2150>
   17940:	d8c02617 	ldw	r3,152(sp)
   17944:	e0f9883a 	add	fp,fp,r3
   17948:	003e0a06 	br	17174 <__alt_data_end+0xfffd8974>
   1794c:	00c00b44 	movi	r3,45
   17950:	24e0003c 	xorhi	r19,r4,32768
   17954:	d8c02905 	stb	r3,164(sp)
   17958:	003de906 	br	17100 <__alt_data_end+0xfffd8900>
   1795c:	d8c03217 	ldw	r3,200(sp)
   17960:	00c07a0e 	bge	zero,r3,17b4c <___vfprintf_internal_r+0x21e4>
   17964:	00800044 	movi	r2,1
   17968:	d9003317 	ldw	r4,204(sp)
   1796c:	1105883a 	add	r2,r2,r4
   17970:	d8802b15 	stw	r2,172(sp)
   17974:	10004e16 	blt	r2,zero,17ab0 <___vfprintf_internal_r+0x2148>
   17978:	044019c4 	movi	r17,103
   1797c:	003e2106 	br	17204 <__alt_data_end+0xfffd8a04>
   17980:	d9002a17 	ldw	r4,168(sp)
   17984:	d8802104 	addi	r2,sp,132
   17988:	d8800315 	stw	r2,12(sp)
   1798c:	d9000015 	stw	r4,0(sp)
   17990:	d8802504 	addi	r2,sp,148
   17994:	d9403617 	ldw	r5,216(sp)
   17998:	d9002d17 	ldw	r4,180(sp)
   1799c:	d8800215 	stw	r2,8(sp)
   179a0:	d8802604 	addi	r2,sp,152
   179a4:	d8800115 	stw	r2,4(sp)
   179a8:	01c000c4 	movi	r7,3
   179ac:	980d883a 	mov	r6,r19
   179b0:	da003d15 	stw	r8,244(sp)
   179b4:	001814c0 	call	1814c <_dtoa_r>
   179b8:	d8c02a17 	ldw	r3,168(sp)
   179bc:	da003d17 	ldw	r8,244(sp)
   179c0:	1021883a 	mov	r16,r2
   179c4:	00801184 	movi	r2,70
   179c8:	80f9883a 	add	fp,r16,r3
   179cc:	88bfd926 	beq	r17,r2,17934 <__alt_data_end+0xfffd9134>
   179d0:	003de806 	br	17174 <__alt_data_end+0xfffd8974>
   179d4:	d9002a17 	ldw	r4,168(sp)
   179d8:	00c04d0e 	bge	zero,r3,17b10 <___vfprintf_internal_r+0x21a8>
   179dc:	2000441e 	bne	r4,zero,17af0 <___vfprintf_internal_r+0x2188>
   179e0:	9480004c 	andi	r18,r18,1
   179e4:	9000421e 	bne	r18,zero,17af0 <___vfprintf_internal_r+0x2188>
   179e8:	1805883a 	mov	r2,r3
   179ec:	18006f16 	blt	r3,zero,17bac <___vfprintf_internal_r+0x2244>
   179f0:	d8c03217 	ldw	r3,200(sp)
   179f4:	d8c02b15 	stw	r3,172(sp)
   179f8:	003e0206 	br	17204 <__alt_data_end+0xfffd8a04>
   179fc:	df0022c4 	addi	fp,sp,139
   17a00:	dc002a15 	stw	r16,168(sp)
   17a04:	4027883a 	mov	r19,r8
   17a08:	e021883a 	mov	r16,fp
   17a0c:	b009883a 	mov	r4,r22
   17a10:	01400284 	movi	r5,10
   17a14:	0025dc80 	call	25dc8 <__modsi3>
   17a18:	10800c04 	addi	r2,r2,48
   17a1c:	843fffc4 	addi	r16,r16,-1
   17a20:	b009883a 	mov	r4,r22
   17a24:	01400284 	movi	r5,10
   17a28:	80800005 	stb	r2,0(r16)
   17a2c:	0025d440 	call	25d44 <__divsi3>
   17a30:	102d883a 	mov	r22,r2
   17a34:	00800244 	movi	r2,9
   17a38:	15bff416 	blt	r2,r22,17a0c <__alt_data_end+0xfffd920c>
   17a3c:	9811883a 	mov	r8,r19
   17a40:	b0800c04 	addi	r2,r22,48
   17a44:	8027883a 	mov	r19,r16
   17a48:	997fffc4 	addi	r5,r19,-1
   17a4c:	98bfffc5 	stb	r2,-1(r19)
   17a50:	dc002a17 	ldw	r16,168(sp)
   17a54:	2f006d2e 	bgeu	r5,fp,17c0c <___vfprintf_internal_r+0x22a4>
   17a58:	d9c02384 	addi	r7,sp,142
   17a5c:	3ccfc83a 	sub	r7,r7,r19
   17a60:	d9002344 	addi	r4,sp,141
   17a64:	e1cf883a 	add	r7,fp,r7
   17a68:	00000106 	br	17a70 <___vfprintf_internal_r+0x2108>
   17a6c:	28800003 	ldbu	r2,0(r5)
   17a70:	20800005 	stb	r2,0(r4)
   17a74:	21000044 	addi	r4,r4,1
   17a78:	29400044 	addi	r5,r5,1
   17a7c:	393ffb1e 	bne	r7,r4,17a6c <__alt_data_end+0xfffd926c>
   17a80:	d8802304 	addi	r2,sp,140
   17a84:	14c5c83a 	sub	r2,r2,r19
   17a88:	d8c02344 	addi	r3,sp,141
   17a8c:	1885883a 	add	r2,r3,r2
   17a90:	003f7006 	br	17854 <__alt_data_end+0xfffd9054>
   17a94:	0005883a 	mov	r2,zero
   17a98:	003f0f06 	br	176d8 <__alt_data_end+0xfffd8ed8>
   17a9c:	d8c03217 	ldw	r3,200(sp)
   17aa0:	18c00044 	addi	r3,r3,1
   17aa4:	d8c02b15 	stw	r3,172(sp)
   17aa8:	1805883a 	mov	r2,r3
   17aac:	183fb20e 	bge	r3,zero,17978 <__alt_data_end+0xfffd9178>
   17ab0:	0005883a 	mov	r2,zero
   17ab4:	003fb006 	br	17978 <__alt_data_end+0xfffd9178>
   17ab8:	d9003617 	ldw	r4,216(sp)
   17abc:	000d883a 	mov	r6,zero
   17ac0:	000f883a 	mov	r7,zero
   17ac4:	980b883a 	mov	r5,r19
   17ac8:	d8c03c15 	stw	r3,240(sp)
   17acc:	da003d15 	stw	r8,244(sp)
   17ad0:	00273980 	call	27398 <__eqdf2>
   17ad4:	d8c03c17 	ldw	r3,240(sp)
   17ad8:	da003d17 	ldw	r8,244(sp)
   17adc:	103f9826 	beq	r2,zero,17940 <__alt_data_end+0xfffd9140>
   17ae0:	00800044 	movi	r2,1
   17ae4:	10c7c83a 	sub	r3,r2,r3
   17ae8:	d8c02615 	stw	r3,152(sp)
   17aec:	003f9506 	br	17944 <__alt_data_end+0xfffd9144>
   17af0:	d9002a17 	ldw	r4,168(sp)
   17af4:	d8c03217 	ldw	r3,200(sp)
   17af8:	20800044 	addi	r2,r4,1
   17afc:	1885883a 	add	r2,r3,r2
   17b00:	d8802b15 	stw	r2,172(sp)
   17b04:	103dbf0e 	bge	r2,zero,17204 <__alt_data_end+0xfffd8a04>
   17b08:	0005883a 	mov	r2,zero
   17b0c:	003dbd06 	br	17204 <__alt_data_end+0xfffd8a04>
   17b10:	2000201e 	bne	r4,zero,17b94 <___vfprintf_internal_r+0x222c>
   17b14:	9480004c 	andi	r18,r18,1
   17b18:	90001e1e 	bne	r18,zero,17b94 <___vfprintf_internal_r+0x222c>
   17b1c:	00800044 	movi	r2,1
   17b20:	d8802b15 	stw	r2,172(sp)
   17b24:	003db706 	br	17204 <__alt_data_end+0xfffd8a04>
   17b28:	00800b44 	movi	r2,45
   17b2c:	05adc83a 	sub	r22,zero,r22
   17b30:	d8802305 	stb	r2,140(sp)
   17b34:	003f3f06 	br	17834 <__alt_data_end+0xfffd9034>
   17b38:	0005883a 	mov	r2,zero
   17b3c:	003f5206 	br	17888 <__alt_data_end+0xfffd9088>
   17b40:	90a4703a 	and	r18,r18,r2
   17b44:	903f4e26 	beq	r18,zero,17880 <__alt_data_end+0xfffd9080>
   17b48:	003f4a06 	br	17874 <__alt_data_end+0xfffd9074>
   17b4c:	00800084 	movi	r2,2
   17b50:	10c5c83a 	sub	r2,r2,r3
   17b54:	003f8406 	br	17968 <__alt_data_end+0xfffd9168>
   17b58:	d9402e17 	ldw	r5,184(sp)
   17b5c:	d9002e17 	ldw	r4,184(sp)
   17b60:	ac400043 	ldbu	r17,1(r21)
   17b64:	29400017 	ldw	r5,0(r5)
   17b68:	20800104 	addi	r2,r4,4
   17b6c:	d8802e15 	stw	r2,184(sp)
   17b70:	d9402a15 	stw	r5,168(sp)
   17b74:	182b883a 	mov	r21,r3
   17b78:	283e7b0e 	bge	r5,zero,17568 <__alt_data_end+0xfffd8d68>
   17b7c:	8c403fcc 	andi	r17,r17,255
   17b80:	017fffc4 	movi	r5,-1
   17b84:	8c40201c 	xori	r17,r17,128
   17b88:	d9402a15 	stw	r5,168(sp)
   17b8c:	8c7fe004 	addi	r17,r17,-128
   17b90:	0037d706 	br	15af0 <__alt_data_end+0xfffd72f0>
   17b94:	d8c02a17 	ldw	r3,168(sp)
   17b98:	18c00084 	addi	r3,r3,2
   17b9c:	d8c02b15 	stw	r3,172(sp)
   17ba0:	1805883a 	mov	r2,r3
   17ba4:	183d970e 	bge	r3,zero,17204 <__alt_data_end+0xfffd8a04>
   17ba8:	003fd706 	br	17b08 <__alt_data_end+0xfffd9308>
   17bac:	0005883a 	mov	r2,zero
   17bb0:	003f8f06 	br	179f0 <__alt_data_end+0xfffd91f0>
   17bb4:	9080004c 	andi	r2,r18,1
   17bb8:	103f821e 	bne	r2,zero,179c4 <__alt_data_end+0xfffd91c4>
   17bbc:	d8802117 	ldw	r2,132(sp)
   17bc0:	1405c83a 	sub	r2,r2,r16
   17bc4:	d8803315 	stw	r2,204(sp)
   17bc8:	b47ef426 	beq	r22,r17,1779c <__alt_data_end+0xfffd8f9c>
   17bcc:	dd802617 	ldw	r22,152(sp)
   17bd0:	003f1206 	br	1781c <__alt_data_end+0xfffd901c>
   17bd4:	d8c02b03 	ldbu	r3,172(sp)
   17bd8:	d8c02785 	stb	r3,158(sp)
   17bdc:	0038df06 	br	15f5c <__alt_data_end+0xfffd775c>
   17be0:	d8c02b03 	ldbu	r3,172(sp)
   17be4:	d8c02785 	stb	r3,158(sp)
   17be8:	0038aa06 	br	15e94 <__alt_data_end+0xfffd7694>
   17bec:	d8c02b03 	ldbu	r3,172(sp)
   17bf0:	d8c02785 	stb	r3,158(sp)
   17bf4:	003a4306 	br	16504 <__alt_data_end+0xfffd7d04>
   17bf8:	d8c02b03 	ldbu	r3,172(sp)
   17bfc:	d8c02785 	stb	r3,158(sp)
   17c00:	003af506 	br	167d8 <__alt_data_end+0xfffd7fd8>
   17c04:	0005883a 	mov	r2,zero
   17c08:	003d7b06 	br	171f8 <__alt_data_end+0xfffd89f8>
   17c0c:	d8802344 	addi	r2,sp,141
   17c10:	003f1006 	br	17854 <__alt_data_end+0xfffd9054>
   17c14:	d8c02b03 	ldbu	r3,172(sp)
   17c18:	d8c02785 	stb	r3,158(sp)
   17c1c:	0038fd06 	br	16014 <__alt_data_end+0xfffd7814>
   17c20:	d8c02b03 	ldbu	r3,172(sp)
   17c24:	d8c02785 	stb	r3,158(sp)
   17c28:	003a9706 	br	16688 <__alt_data_end+0xfffd7e88>
   17c2c:	d8c02b03 	ldbu	r3,172(sp)
   17c30:	d8c02785 	stb	r3,158(sp)
   17c34:	003a1806 	br	16498 <__alt_data_end+0xfffd7c98>
   17c38:	d8c02b03 	ldbu	r3,172(sp)
   17c3c:	d8c02785 	stb	r3,158(sp)
   17c40:	003abe06 	br	1673c <__alt_data_end+0xfffd7f3c>

00017c44 <__vfprintf_internal>:
   17c44:	008000f4 	movhi	r2,3
   17c48:	10ac5304 	addi	r2,r2,-20148
   17c4c:	300f883a 	mov	r7,r6
   17c50:	280d883a 	mov	r6,r5
   17c54:	200b883a 	mov	r5,r4
   17c58:	11000017 	ldw	r4,0(r2)
   17c5c:	00159681 	jmpi	15968 <___vfprintf_internal_r>

00017c60 <__sbprintf>:
   17c60:	2880030b 	ldhu	r2,12(r5)
   17c64:	2ac01917 	ldw	r11,100(r5)
   17c68:	2a80038b 	ldhu	r10,14(r5)
   17c6c:	2a400717 	ldw	r9,28(r5)
   17c70:	2a000917 	ldw	r8,36(r5)
   17c74:	defee204 	addi	sp,sp,-1144
   17c78:	00c10004 	movi	r3,1024
   17c7c:	dc011a15 	stw	r16,1128(sp)
   17c80:	10bfff4c 	andi	r2,r2,65533
   17c84:	2821883a 	mov	r16,r5
   17c88:	d8cb883a 	add	r5,sp,r3
   17c8c:	dc811c15 	stw	r18,1136(sp)
   17c90:	dc411b15 	stw	r17,1132(sp)
   17c94:	dfc11d15 	stw	ra,1140(sp)
   17c98:	2025883a 	mov	r18,r4
   17c9c:	d881030d 	sth	r2,1036(sp)
   17ca0:	dac11915 	stw	r11,1124(sp)
   17ca4:	da81038d 	sth	r10,1038(sp)
   17ca8:	da410715 	stw	r9,1052(sp)
   17cac:	da010915 	stw	r8,1060(sp)
   17cb0:	dec10015 	stw	sp,1024(sp)
   17cb4:	dec10415 	stw	sp,1040(sp)
   17cb8:	d8c10215 	stw	r3,1032(sp)
   17cbc:	d8c10515 	stw	r3,1044(sp)
   17cc0:	d8010615 	stw	zero,1048(sp)
   17cc4:	00159680 	call	15968 <___vfprintf_internal_r>
   17cc8:	1023883a 	mov	r17,r2
   17ccc:	10000416 	blt	r2,zero,17ce0 <__sbprintf+0x80>
   17cd0:	d9410004 	addi	r5,sp,1024
   17cd4:	9009883a 	mov	r4,r18
   17cd8:	0010ea80 	call	10ea8 <_fflush_r>
   17cdc:	10000d1e 	bne	r2,zero,17d14 <__sbprintf+0xb4>
   17ce0:	d881030b 	ldhu	r2,1036(sp)
   17ce4:	1080100c 	andi	r2,r2,64
   17ce8:	10000326 	beq	r2,zero,17cf8 <__sbprintf+0x98>
   17cec:	8080030b 	ldhu	r2,12(r16)
   17cf0:	10801014 	ori	r2,r2,64
   17cf4:	8080030d 	sth	r2,12(r16)
   17cf8:	8805883a 	mov	r2,r17
   17cfc:	dfc11d17 	ldw	ra,1140(sp)
   17d00:	dc811c17 	ldw	r18,1136(sp)
   17d04:	dc411b17 	ldw	r17,1132(sp)
   17d08:	dc011a17 	ldw	r16,1128(sp)
   17d0c:	dec11e04 	addi	sp,sp,1144
   17d10:	f800283a 	ret
   17d14:	047fffc4 	movi	r17,-1
   17d18:	003ff106 	br	17ce0 <__alt_data_end+0xfffd94e0>

00017d1c <_write_r>:
   17d1c:	defffd04 	addi	sp,sp,-12
   17d20:	2805883a 	mov	r2,r5
   17d24:	dc000015 	stw	r16,0(sp)
   17d28:	040000f4 	movhi	r16,3
   17d2c:	dc400115 	stw	r17,4(sp)
   17d30:	300b883a 	mov	r5,r6
   17d34:	84300b04 	addi	r16,r16,-16340
   17d38:	2023883a 	mov	r17,r4
   17d3c:	380d883a 	mov	r6,r7
   17d40:	1009883a 	mov	r4,r2
   17d44:	dfc00215 	stw	ra,8(sp)
   17d48:	80000015 	stw	zero,0(r16)
   17d4c:	002911c0 	call	2911c <write>
   17d50:	00ffffc4 	movi	r3,-1
   17d54:	10c00526 	beq	r2,r3,17d6c <_write_r+0x50>
   17d58:	dfc00217 	ldw	ra,8(sp)
   17d5c:	dc400117 	ldw	r17,4(sp)
   17d60:	dc000017 	ldw	r16,0(sp)
   17d64:	dec00304 	addi	sp,sp,12
   17d68:	f800283a 	ret
   17d6c:	80c00017 	ldw	r3,0(r16)
   17d70:	183ff926 	beq	r3,zero,17d58 <__alt_data_end+0xfffd9558>
   17d74:	88c00015 	stw	r3,0(r17)
   17d78:	003ff706 	br	17d58 <__alt_data_end+0xfffd9558>

00017d7c <__swsetup_r>:
   17d7c:	008000f4 	movhi	r2,3
   17d80:	defffd04 	addi	sp,sp,-12
   17d84:	10ac5304 	addi	r2,r2,-20148
   17d88:	dc400115 	stw	r17,4(sp)
   17d8c:	2023883a 	mov	r17,r4
   17d90:	11000017 	ldw	r4,0(r2)
   17d94:	dc000015 	stw	r16,0(sp)
   17d98:	dfc00215 	stw	ra,8(sp)
   17d9c:	2821883a 	mov	r16,r5
   17da0:	20000226 	beq	r4,zero,17dac <__swsetup_r+0x30>
   17da4:	20800e17 	ldw	r2,56(r4)
   17da8:	10003126 	beq	r2,zero,17e70 <__swsetup_r+0xf4>
   17dac:	8080030b 	ldhu	r2,12(r16)
   17db0:	10c0020c 	andi	r3,r2,8
   17db4:	1009883a 	mov	r4,r2
   17db8:	18000f26 	beq	r3,zero,17df8 <__swsetup_r+0x7c>
   17dbc:	80c00417 	ldw	r3,16(r16)
   17dc0:	18001526 	beq	r3,zero,17e18 <__swsetup_r+0x9c>
   17dc4:	1100004c 	andi	r4,r2,1
   17dc8:	20001c1e 	bne	r4,zero,17e3c <__swsetup_r+0xc0>
   17dcc:	1080008c 	andi	r2,r2,2
   17dd0:	1000291e 	bne	r2,zero,17e78 <__swsetup_r+0xfc>
   17dd4:	80800517 	ldw	r2,20(r16)
   17dd8:	80800215 	stw	r2,8(r16)
   17ddc:	18001c26 	beq	r3,zero,17e50 <__swsetup_r+0xd4>
   17de0:	0005883a 	mov	r2,zero
   17de4:	dfc00217 	ldw	ra,8(sp)
   17de8:	dc400117 	ldw	r17,4(sp)
   17dec:	dc000017 	ldw	r16,0(sp)
   17df0:	dec00304 	addi	sp,sp,12
   17df4:	f800283a 	ret
   17df8:	2080040c 	andi	r2,r4,16
   17dfc:	10002e26 	beq	r2,zero,17eb8 <__swsetup_r+0x13c>
   17e00:	2080010c 	andi	r2,r4,4
   17e04:	10001e1e 	bne	r2,zero,17e80 <__swsetup_r+0x104>
   17e08:	80c00417 	ldw	r3,16(r16)
   17e0c:	20800214 	ori	r2,r4,8
   17e10:	8080030d 	sth	r2,12(r16)
   17e14:	183feb1e 	bne	r3,zero,17dc4 <__alt_data_end+0xfffd95c4>
   17e18:	1100a00c 	andi	r4,r2,640
   17e1c:	01408004 	movi	r5,512
   17e20:	217fe826 	beq	r4,r5,17dc4 <__alt_data_end+0xfffd95c4>
   17e24:	800b883a 	mov	r5,r16
   17e28:	8809883a 	mov	r4,r17
   17e2c:	00124500 	call	12450 <__smakebuf_r>
   17e30:	8080030b 	ldhu	r2,12(r16)
   17e34:	80c00417 	ldw	r3,16(r16)
   17e38:	003fe206 	br	17dc4 <__alt_data_end+0xfffd95c4>
   17e3c:	80800517 	ldw	r2,20(r16)
   17e40:	80000215 	stw	zero,8(r16)
   17e44:	0085c83a 	sub	r2,zero,r2
   17e48:	80800615 	stw	r2,24(r16)
   17e4c:	183fe41e 	bne	r3,zero,17de0 <__alt_data_end+0xfffd95e0>
   17e50:	80c0030b 	ldhu	r3,12(r16)
   17e54:	0005883a 	mov	r2,zero
   17e58:	1900200c 	andi	r4,r3,128
   17e5c:	203fe126 	beq	r4,zero,17de4 <__alt_data_end+0xfffd95e4>
   17e60:	18c01014 	ori	r3,r3,64
   17e64:	80c0030d 	sth	r3,12(r16)
   17e68:	00bfffc4 	movi	r2,-1
   17e6c:	003fdd06 	br	17de4 <__alt_data_end+0xfffd95e4>
   17e70:	00112940 	call	11294 <__sinit>
   17e74:	003fcd06 	br	17dac <__alt_data_end+0xfffd95ac>
   17e78:	0005883a 	mov	r2,zero
   17e7c:	003fd606 	br	17dd8 <__alt_data_end+0xfffd95d8>
   17e80:	81400c17 	ldw	r5,48(r16)
   17e84:	28000626 	beq	r5,zero,17ea0 <__swsetup_r+0x124>
   17e88:	80801004 	addi	r2,r16,64
   17e8c:	28800326 	beq	r5,r2,17e9c <__swsetup_r+0x120>
   17e90:	8809883a 	mov	r4,r17
   17e94:	00116140 	call	11614 <_free_r>
   17e98:	8100030b 	ldhu	r4,12(r16)
   17e9c:	80000c15 	stw	zero,48(r16)
   17ea0:	80c00417 	ldw	r3,16(r16)
   17ea4:	00bff6c4 	movi	r2,-37
   17ea8:	1108703a 	and	r4,r2,r4
   17eac:	80000115 	stw	zero,4(r16)
   17eb0:	80c00015 	stw	r3,0(r16)
   17eb4:	003fd506 	br	17e0c <__alt_data_end+0xfffd960c>
   17eb8:	00800244 	movi	r2,9
   17ebc:	88800015 	stw	r2,0(r17)
   17ec0:	20801014 	ori	r2,r4,64
   17ec4:	8080030d 	sth	r2,12(r16)
   17ec8:	00bfffc4 	movi	r2,-1
   17ecc:	003fc506 	br	17de4 <__alt_data_end+0xfffd95e4>

00017ed0 <_close_r>:
   17ed0:	defffd04 	addi	sp,sp,-12
   17ed4:	dc000015 	stw	r16,0(sp)
   17ed8:	040000f4 	movhi	r16,3
   17edc:	dc400115 	stw	r17,4(sp)
   17ee0:	84300b04 	addi	r16,r16,-16340
   17ee4:	2023883a 	mov	r17,r4
   17ee8:	2809883a 	mov	r4,r5
   17eec:	dfc00215 	stw	ra,8(sp)
   17ef0:	80000015 	stw	zero,0(r16)
   17ef4:	0028b680 	call	28b68 <close>
   17ef8:	00ffffc4 	movi	r3,-1
   17efc:	10c00526 	beq	r2,r3,17f14 <_close_r+0x44>
   17f00:	dfc00217 	ldw	ra,8(sp)
   17f04:	dc400117 	ldw	r17,4(sp)
   17f08:	dc000017 	ldw	r16,0(sp)
   17f0c:	dec00304 	addi	sp,sp,12
   17f10:	f800283a 	ret
   17f14:	80c00017 	ldw	r3,0(r16)
   17f18:	183ff926 	beq	r3,zero,17f00 <__alt_data_end+0xfffd9700>
   17f1c:	88c00015 	stw	r3,0(r17)
   17f20:	003ff706 	br	17f00 <__alt_data_end+0xfffd9700>

00017f24 <quorem>:
   17f24:	defff204 	addi	sp,sp,-56
   17f28:	ddc00b15 	stw	r23,44(sp)
   17f2c:	20800417 	ldw	r2,16(r4)
   17f30:	2dc00417 	ldw	r23,16(r5)
   17f34:	dfc00d15 	stw	ra,52(sp)
   17f38:	df000c15 	stw	fp,48(sp)
   17f3c:	dd800a15 	stw	r22,40(sp)
   17f40:	dd400915 	stw	r21,36(sp)
   17f44:	dd000815 	stw	r20,32(sp)
   17f48:	dcc00715 	stw	r19,28(sp)
   17f4c:	dc800615 	stw	r18,24(sp)
   17f50:	dc400515 	stw	r17,20(sp)
   17f54:	dc000415 	stw	r16,16(sp)
   17f58:	15c07a16 	blt	r2,r23,18144 <quorem+0x220>
   17f5c:	bdffffc4 	addi	r23,r23,-1
   17f60:	bde9883a 	add	r20,r23,r23
   17f64:	28c00504 	addi	r3,r5,20
   17f68:	a529883a 	add	r20,r20,r20
   17f6c:	1d39883a 	add	fp,r3,r20
   17f70:	24c00504 	addi	r19,r4,20
   17f74:	d9400215 	stw	r5,8(sp)
   17f78:	9d29883a 	add	r20,r19,r20
   17f7c:	e1400017 	ldw	r5,0(fp)
   17f80:	d9000015 	stw	r4,0(sp)
   17f84:	a1000017 	ldw	r4,0(r20)
   17f88:	29400044 	addi	r5,r5,1
   17f8c:	d8c00115 	stw	r3,4(sp)
   17f90:	dd000315 	stw	r20,12(sp)
   17f94:	0025e3c0 	call	25e3c <__udivsi3>
   17f98:	1025883a 	mov	r18,r2
   17f9c:	10003026 	beq	r2,zero,18060 <quorem+0x13c>
   17fa0:	dc400117 	ldw	r17,4(sp)
   17fa4:	9829883a 	mov	r20,r19
   17fa8:	002d883a 	mov	r22,zero
   17fac:	0021883a 	mov	r16,zero
   17fb0:	8d400017 	ldw	r21,0(r17)
   17fb4:	900b883a 	mov	r5,r18
   17fb8:	8c400104 	addi	r17,r17,4
   17fbc:	a93fffcc 	andi	r4,r21,65535
   17fc0:	0025ef80 	call	25ef8 <__mulsi3>
   17fc4:	a808d43a 	srli	r4,r21,16
   17fc8:	900b883a 	mov	r5,r18
   17fcc:	15ad883a 	add	r22,r2,r22
   17fd0:	0025ef80 	call	25ef8 <__mulsi3>
   17fd4:	a1000017 	ldw	r4,0(r20)
   17fd8:	b00cd43a 	srli	r6,r22,16
   17fdc:	b0ffffcc 	andi	r3,r22,65535
   17fe0:	217fffcc 	andi	r5,r4,65535
   17fe4:	2c21883a 	add	r16,r5,r16
   17fe8:	80c7c83a 	sub	r3,r16,r3
   17fec:	2008d43a 	srli	r4,r4,16
   17ff0:	1185883a 	add	r2,r2,r6
   17ff4:	1821d43a 	srai	r16,r3,16
   17ff8:	117fffcc 	andi	r5,r2,65535
   17ffc:	2149c83a 	sub	r4,r4,r5
   18000:	2421883a 	add	r16,r4,r16
   18004:	8008943a 	slli	r4,r16,16
   18008:	18ffffcc 	andi	r3,r3,65535
   1800c:	102cd43a 	srli	r22,r2,16
   18010:	20c8b03a 	or	r4,r4,r3
   18014:	a1000015 	stw	r4,0(r20)
   18018:	8021d43a 	srai	r16,r16,16
   1801c:	a5000104 	addi	r20,r20,4
   18020:	e47fe32e 	bgeu	fp,r17,17fb0 <__alt_data_end+0xfffd97b0>
   18024:	d8c00317 	ldw	r3,12(sp)
   18028:	18800017 	ldw	r2,0(r3)
   1802c:	10000c1e 	bne	r2,zero,18060 <quorem+0x13c>
   18030:	18bfff04 	addi	r2,r3,-4
   18034:	9880082e 	bgeu	r19,r2,18058 <quorem+0x134>
   18038:	18ffff17 	ldw	r3,-4(r3)
   1803c:	18000326 	beq	r3,zero,1804c <quorem+0x128>
   18040:	00000506 	br	18058 <quorem+0x134>
   18044:	10c00017 	ldw	r3,0(r2)
   18048:	1800031e 	bne	r3,zero,18058 <quorem+0x134>
   1804c:	10bfff04 	addi	r2,r2,-4
   18050:	bdffffc4 	addi	r23,r23,-1
   18054:	98bffb36 	bltu	r19,r2,18044 <__alt_data_end+0xfffd9844>
   18058:	d8c00017 	ldw	r3,0(sp)
   1805c:	1dc00415 	stw	r23,16(r3)
   18060:	d9400217 	ldw	r5,8(sp)
   18064:	d9000017 	ldw	r4,0(sp)
   18068:	001a5e80 	call	1a5e8 <__mcmp>
   1806c:	10002816 	blt	r2,zero,18110 <quorem+0x1ec>
   18070:	dc400117 	ldw	r17,4(sp)
   18074:	94800044 	addi	r18,r18,1
   18078:	980d883a 	mov	r6,r19
   1807c:	0007883a 	mov	r3,zero
   18080:	31000017 	ldw	r4,0(r6)
   18084:	89400017 	ldw	r5,0(r17)
   18088:	31800104 	addi	r6,r6,4
   1808c:	20bfffcc 	andi	r2,r4,65535
   18090:	10c7883a 	add	r3,r2,r3
   18094:	28bfffcc 	andi	r2,r5,65535
   18098:	1885c83a 	sub	r2,r3,r2
   1809c:	280ad43a 	srli	r5,r5,16
   180a0:	2008d43a 	srli	r4,r4,16
   180a4:	1007d43a 	srai	r3,r2,16
   180a8:	10bfffcc 	andi	r2,r2,65535
   180ac:	2149c83a 	sub	r4,r4,r5
   180b0:	20c9883a 	add	r4,r4,r3
   180b4:	200a943a 	slli	r5,r4,16
   180b8:	8c400104 	addi	r17,r17,4
   180bc:	2007d43a 	srai	r3,r4,16
   180c0:	2884b03a 	or	r2,r5,r2
   180c4:	30bfff15 	stw	r2,-4(r6)
   180c8:	e47fed2e 	bgeu	fp,r17,18080 <__alt_data_end+0xfffd9880>
   180cc:	bdc5883a 	add	r2,r23,r23
   180d0:	1085883a 	add	r2,r2,r2
   180d4:	9887883a 	add	r3,r19,r2
   180d8:	18800017 	ldw	r2,0(r3)
   180dc:	10000c1e 	bne	r2,zero,18110 <quorem+0x1ec>
   180e0:	18bfff04 	addi	r2,r3,-4
   180e4:	9880082e 	bgeu	r19,r2,18108 <quorem+0x1e4>
   180e8:	18ffff17 	ldw	r3,-4(r3)
   180ec:	18000326 	beq	r3,zero,180fc <quorem+0x1d8>
   180f0:	00000506 	br	18108 <quorem+0x1e4>
   180f4:	10c00017 	ldw	r3,0(r2)
   180f8:	1800031e 	bne	r3,zero,18108 <quorem+0x1e4>
   180fc:	10bfff04 	addi	r2,r2,-4
   18100:	bdffffc4 	addi	r23,r23,-1
   18104:	98bffb36 	bltu	r19,r2,180f4 <__alt_data_end+0xfffd98f4>
   18108:	d8c00017 	ldw	r3,0(sp)
   1810c:	1dc00415 	stw	r23,16(r3)
   18110:	9005883a 	mov	r2,r18
   18114:	dfc00d17 	ldw	ra,52(sp)
   18118:	df000c17 	ldw	fp,48(sp)
   1811c:	ddc00b17 	ldw	r23,44(sp)
   18120:	dd800a17 	ldw	r22,40(sp)
   18124:	dd400917 	ldw	r21,36(sp)
   18128:	dd000817 	ldw	r20,32(sp)
   1812c:	dcc00717 	ldw	r19,28(sp)
   18130:	dc800617 	ldw	r18,24(sp)
   18134:	dc400517 	ldw	r17,20(sp)
   18138:	dc000417 	ldw	r16,16(sp)
   1813c:	dec00e04 	addi	sp,sp,56
   18140:	f800283a 	ret
   18144:	0005883a 	mov	r2,zero
   18148:	003ff206 	br	18114 <__alt_data_end+0xfffd9914>

0001814c <_dtoa_r>:
   1814c:	20801017 	ldw	r2,64(r4)
   18150:	deffde04 	addi	sp,sp,-136
   18154:	df002015 	stw	fp,128(sp)
   18158:	dcc01b15 	stw	r19,108(sp)
   1815c:	dc801a15 	stw	r18,104(sp)
   18160:	dc401915 	stw	r17,100(sp)
   18164:	dc001815 	stw	r16,96(sp)
   18168:	dfc02115 	stw	ra,132(sp)
   1816c:	ddc01f15 	stw	r23,124(sp)
   18170:	dd801e15 	stw	r22,120(sp)
   18174:	dd401d15 	stw	r21,116(sp)
   18178:	dd001c15 	stw	r20,112(sp)
   1817c:	d9c00315 	stw	r7,12(sp)
   18180:	2039883a 	mov	fp,r4
   18184:	3023883a 	mov	r17,r6
   18188:	2825883a 	mov	r18,r5
   1818c:	dc002417 	ldw	r16,144(sp)
   18190:	3027883a 	mov	r19,r6
   18194:	10000826 	beq	r2,zero,181b8 <_dtoa_r+0x6c>
   18198:	21801117 	ldw	r6,68(r4)
   1819c:	00c00044 	movi	r3,1
   181a0:	100b883a 	mov	r5,r2
   181a4:	1986983a 	sll	r3,r3,r6
   181a8:	11800115 	stw	r6,4(r2)
   181ac:	10c00215 	stw	r3,8(r2)
   181b0:	0019d0c0 	call	19d0c <_Bfree>
   181b4:	e0001015 	stw	zero,64(fp)
   181b8:	88002e16 	blt	r17,zero,18274 <_dtoa_r+0x128>
   181bc:	80000015 	stw	zero,0(r16)
   181c0:	889ffc2c 	andhi	r2,r17,32752
   181c4:	00dffc34 	movhi	r3,32752
   181c8:	10c01c26 	beq	r2,r3,1823c <_dtoa_r+0xf0>
   181cc:	000d883a 	mov	r6,zero
   181d0:	000f883a 	mov	r7,zero
   181d4:	9009883a 	mov	r4,r18
   181d8:	980b883a 	mov	r5,r19
   181dc:	00273980 	call	27398 <__eqdf2>
   181e0:	10002b1e 	bne	r2,zero,18290 <_dtoa_r+0x144>
   181e4:	d9c02317 	ldw	r7,140(sp)
   181e8:	00800044 	movi	r2,1
   181ec:	38800015 	stw	r2,0(r7)
   181f0:	d8802517 	ldw	r2,148(sp)
   181f4:	10019e26 	beq	r2,zero,18870 <_dtoa_r+0x724>
   181f8:	d8c02517 	ldw	r3,148(sp)
   181fc:	008000f4 	movhi	r2,3
   18200:	10a70744 	addi	r2,r2,-25571
   18204:	18800015 	stw	r2,0(r3)
   18208:	10bfffc4 	addi	r2,r2,-1
   1820c:	dfc02117 	ldw	ra,132(sp)
   18210:	df002017 	ldw	fp,128(sp)
   18214:	ddc01f17 	ldw	r23,124(sp)
   18218:	dd801e17 	ldw	r22,120(sp)
   1821c:	dd401d17 	ldw	r21,116(sp)
   18220:	dd001c17 	ldw	r20,112(sp)
   18224:	dcc01b17 	ldw	r19,108(sp)
   18228:	dc801a17 	ldw	r18,104(sp)
   1822c:	dc401917 	ldw	r17,100(sp)
   18230:	dc001817 	ldw	r16,96(sp)
   18234:	dec02204 	addi	sp,sp,136
   18238:	f800283a 	ret
   1823c:	d8c02317 	ldw	r3,140(sp)
   18240:	0089c3c4 	movi	r2,9999
   18244:	18800015 	stw	r2,0(r3)
   18248:	90017726 	beq	r18,zero,18828 <_dtoa_r+0x6dc>
   1824c:	008000f4 	movhi	r2,3
   18250:	10a7b304 	addi	r2,r2,-24884
   18254:	d9002517 	ldw	r4,148(sp)
   18258:	203fec26 	beq	r4,zero,1820c <__alt_data_end+0xfffd9a0c>
   1825c:	10c000c7 	ldb	r3,3(r2)
   18260:	1801781e 	bne	r3,zero,18844 <_dtoa_r+0x6f8>
   18264:	10c000c4 	addi	r3,r2,3
   18268:	d9802517 	ldw	r6,148(sp)
   1826c:	30c00015 	stw	r3,0(r6)
   18270:	003fe606 	br	1820c <__alt_data_end+0xfffd9a0c>
   18274:	04e00034 	movhi	r19,32768
   18278:	9cffffc4 	addi	r19,r19,-1
   1827c:	00800044 	movi	r2,1
   18280:	8ce6703a 	and	r19,r17,r19
   18284:	80800015 	stw	r2,0(r16)
   18288:	9823883a 	mov	r17,r19
   1828c:	003fcc06 	br	181c0 <__alt_data_end+0xfffd99c0>
   18290:	d8800204 	addi	r2,sp,8
   18294:	d8800015 	stw	r2,0(sp)
   18298:	d9c00104 	addi	r7,sp,4
   1829c:	900b883a 	mov	r5,r18
   182a0:	980d883a 	mov	r6,r19
   182a4:	e009883a 	mov	r4,fp
   182a8:	8820d53a 	srli	r16,r17,20
   182ac:	001a9b40 	call	1a9b4 <__d2b>
   182b0:	d8800915 	stw	r2,36(sp)
   182b4:	8001651e 	bne	r16,zero,1884c <_dtoa_r+0x700>
   182b8:	dd800217 	ldw	r22,8(sp)
   182bc:	dc000117 	ldw	r16,4(sp)
   182c0:	00800804 	movi	r2,32
   182c4:	b421883a 	add	r16,r22,r16
   182c8:	80c10c84 	addi	r3,r16,1074
   182cc:	10c2d10e 	bge	r2,r3,18e14 <_dtoa_r+0xcc8>
   182d0:	00801004 	movi	r2,64
   182d4:	81010484 	addi	r4,r16,1042
   182d8:	10c7c83a 	sub	r3,r2,r3
   182dc:	9108d83a 	srl	r4,r18,r4
   182e0:	88e2983a 	sll	r17,r17,r3
   182e4:	2448b03a 	or	r4,r4,r17
   182e8:	00288b40 	call	288b4 <__floatunsidf>
   182ec:	017f8434 	movhi	r5,65040
   182f0:	01800044 	movi	r6,1
   182f4:	1009883a 	mov	r4,r2
   182f8:	194b883a 	add	r5,r3,r5
   182fc:	843fffc4 	addi	r16,r16,-1
   18300:	d9801115 	stw	r6,68(sp)
   18304:	000d883a 	mov	r6,zero
   18308:	01cffe34 	movhi	r7,16376
   1830c:	0027e5c0 	call	27e5c <__subdf3>
   18310:	0198dbf4 	movhi	r6,25455
   18314:	01cff4f4 	movhi	r7,16339
   18318:	3190d844 	addi	r6,r6,17249
   1831c:	39e1e9c4 	addi	r7,r7,-30809
   18320:	1009883a 	mov	r4,r2
   18324:	180b883a 	mov	r5,r3
   18328:	00275f00 	call	275f0 <__muldf3>
   1832c:	01a2d874 	movhi	r6,35681
   18330:	01cff1f4 	movhi	r7,16327
   18334:	31b22cc4 	addi	r6,r6,-14157
   18338:	39e28a04 	addi	r7,r7,-30168
   1833c:	180b883a 	mov	r5,r3
   18340:	1009883a 	mov	r4,r2
   18344:	002611c0 	call	2611c <__adddf3>
   18348:	8009883a 	mov	r4,r16
   1834c:	1029883a 	mov	r20,r2
   18350:	1823883a 	mov	r17,r3
   18354:	00287d80 	call	287d8 <__floatsidf>
   18358:	019427f4 	movhi	r6,20639
   1835c:	01cff4f4 	movhi	r7,16339
   18360:	319e7ec4 	addi	r6,r6,31227
   18364:	39d104c4 	addi	r7,r7,17427
   18368:	1009883a 	mov	r4,r2
   1836c:	180b883a 	mov	r5,r3
   18370:	00275f00 	call	275f0 <__muldf3>
   18374:	100d883a 	mov	r6,r2
   18378:	180f883a 	mov	r7,r3
   1837c:	a009883a 	mov	r4,r20
   18380:	880b883a 	mov	r5,r17
   18384:	002611c0 	call	2611c <__adddf3>
   18388:	1009883a 	mov	r4,r2
   1838c:	180b883a 	mov	r5,r3
   18390:	1029883a 	mov	r20,r2
   18394:	1823883a 	mov	r17,r3
   18398:	00287580 	call	28758 <__fixdfsi>
   1839c:	000d883a 	mov	r6,zero
   183a0:	000f883a 	mov	r7,zero
   183a4:	a009883a 	mov	r4,r20
   183a8:	880b883a 	mov	r5,r17
   183ac:	d8800515 	stw	r2,20(sp)
   183b0:	00274fc0 	call	274fc <__ledf2>
   183b4:	10028716 	blt	r2,zero,18dd4 <_dtoa_r+0xc88>
   183b8:	d8c00517 	ldw	r3,20(sp)
   183bc:	00800584 	movi	r2,22
   183c0:	10c27536 	bltu	r2,r3,18d98 <_dtoa_r+0xc4c>
   183c4:	180490fa 	slli	r2,r3,3
   183c8:	00c000f4 	movhi	r3,3
   183cc:	18e7ce04 	addi	r3,r3,-24776
   183d0:	1885883a 	add	r2,r3,r2
   183d4:	11000017 	ldw	r4,0(r2)
   183d8:	11400117 	ldw	r5,4(r2)
   183dc:	900d883a 	mov	r6,r18
   183e0:	980f883a 	mov	r7,r19
   183e4:	00274200 	call	27420 <__gedf2>
   183e8:	00828d0e 	bge	zero,r2,18e20 <_dtoa_r+0xcd4>
   183ec:	d9000517 	ldw	r4,20(sp)
   183f0:	d8000e15 	stw	zero,56(sp)
   183f4:	213fffc4 	addi	r4,r4,-1
   183f8:	d9000515 	stw	r4,20(sp)
   183fc:	b42dc83a 	sub	r22,r22,r16
   18400:	b5bfffc4 	addi	r22,r22,-1
   18404:	b0026f16 	blt	r22,zero,18dc4 <_dtoa_r+0xc78>
   18408:	d8000815 	stw	zero,32(sp)
   1840c:	d9c00517 	ldw	r7,20(sp)
   18410:	38026416 	blt	r7,zero,18da4 <_dtoa_r+0xc58>
   18414:	b1ed883a 	add	r22,r22,r7
   18418:	d9c00d15 	stw	r7,52(sp)
   1841c:	d8000a15 	stw	zero,40(sp)
   18420:	d9800317 	ldw	r6,12(sp)
   18424:	00800244 	movi	r2,9
   18428:	11811436 	bltu	r2,r6,1887c <_dtoa_r+0x730>
   1842c:	00800144 	movi	r2,5
   18430:	1184e10e 	bge	r2,r6,197b8 <_dtoa_r+0x166c>
   18434:	31bfff04 	addi	r6,r6,-4
   18438:	d9800315 	stw	r6,12(sp)
   1843c:	0023883a 	mov	r17,zero
   18440:	d9800317 	ldw	r6,12(sp)
   18444:	008000c4 	movi	r2,3
   18448:	30836726 	beq	r6,r2,191e8 <_dtoa_r+0x109c>
   1844c:	1183410e 	bge	r2,r6,19154 <_dtoa_r+0x1008>
   18450:	d9c00317 	ldw	r7,12(sp)
   18454:	00800104 	movi	r2,4
   18458:	38827c26 	beq	r7,r2,18e4c <_dtoa_r+0xd00>
   1845c:	00800144 	movi	r2,5
   18460:	3884c41e 	bne	r7,r2,19774 <_dtoa_r+0x1628>
   18464:	00800044 	movi	r2,1
   18468:	d8800b15 	stw	r2,44(sp)
   1846c:	d8c00517 	ldw	r3,20(sp)
   18470:	d9002217 	ldw	r4,136(sp)
   18474:	1907883a 	add	r3,r3,r4
   18478:	19800044 	addi	r6,r3,1
   1847c:	d8c00c15 	stw	r3,48(sp)
   18480:	d9800615 	stw	r6,24(sp)
   18484:	0183a40e 	bge	zero,r6,19318 <_dtoa_r+0x11cc>
   18488:	d9800617 	ldw	r6,24(sp)
   1848c:	3021883a 	mov	r16,r6
   18490:	e0001115 	stw	zero,68(fp)
   18494:	008005c4 	movi	r2,23
   18498:	1184c92e 	bgeu	r2,r6,197c0 <_dtoa_r+0x1674>
   1849c:	00c00044 	movi	r3,1
   184a0:	00800104 	movi	r2,4
   184a4:	1085883a 	add	r2,r2,r2
   184a8:	11000504 	addi	r4,r2,20
   184ac:	180b883a 	mov	r5,r3
   184b0:	18c00044 	addi	r3,r3,1
   184b4:	313ffb2e 	bgeu	r6,r4,184a4 <__alt_data_end+0xfffd9ca4>
   184b8:	e1401115 	stw	r5,68(fp)
   184bc:	e009883a 	mov	r4,fp
   184c0:	0019c640 	call	19c64 <_Balloc>
   184c4:	d8800715 	stw	r2,28(sp)
   184c8:	e0801015 	stw	r2,64(fp)
   184cc:	00800384 	movi	r2,14
   184d0:	1400f736 	bltu	r2,r16,188b0 <_dtoa_r+0x764>
   184d4:	8800f626 	beq	r17,zero,188b0 <_dtoa_r+0x764>
   184d8:	d9c00517 	ldw	r7,20(sp)
   184dc:	01c39a0e 	bge	zero,r7,19348 <_dtoa_r+0x11fc>
   184e0:	388003cc 	andi	r2,r7,15
   184e4:	100490fa 	slli	r2,r2,3
   184e8:	382bd13a 	srai	r21,r7,4
   184ec:	00c000f4 	movhi	r3,3
   184f0:	18e7ce04 	addi	r3,r3,-24776
   184f4:	1885883a 	add	r2,r3,r2
   184f8:	a8c0040c 	andi	r3,r21,16
   184fc:	12400017 	ldw	r9,0(r2)
   18500:	12000117 	ldw	r8,4(r2)
   18504:	18037926 	beq	r3,zero,192ec <_dtoa_r+0x11a0>
   18508:	008000f4 	movhi	r2,3
   1850c:	10a7c404 	addi	r2,r2,-24816
   18510:	11800817 	ldw	r6,32(r2)
   18514:	11c00917 	ldw	r7,36(r2)
   18518:	9009883a 	mov	r4,r18
   1851c:	980b883a 	mov	r5,r19
   18520:	da001715 	stw	r8,92(sp)
   18524:	da401615 	stw	r9,88(sp)
   18528:	00269c80 	call	269c8 <__divdf3>
   1852c:	da001717 	ldw	r8,92(sp)
   18530:	da401617 	ldw	r9,88(sp)
   18534:	ad4003cc 	andi	r21,r21,15
   18538:	040000c4 	movi	r16,3
   1853c:	1023883a 	mov	r17,r2
   18540:	1829883a 	mov	r20,r3
   18544:	a8001126 	beq	r21,zero,1858c <_dtoa_r+0x440>
   18548:	05c000f4 	movhi	r23,3
   1854c:	bde7c404 	addi	r23,r23,-24816
   18550:	4805883a 	mov	r2,r9
   18554:	4007883a 	mov	r3,r8
   18558:	a980004c 	andi	r6,r21,1
   1855c:	1009883a 	mov	r4,r2
   18560:	a82bd07a 	srai	r21,r21,1
   18564:	180b883a 	mov	r5,r3
   18568:	30000426 	beq	r6,zero,1857c <_dtoa_r+0x430>
   1856c:	b9800017 	ldw	r6,0(r23)
   18570:	b9c00117 	ldw	r7,4(r23)
   18574:	84000044 	addi	r16,r16,1
   18578:	00275f00 	call	275f0 <__muldf3>
   1857c:	bdc00204 	addi	r23,r23,8
   18580:	a83ff51e 	bne	r21,zero,18558 <__alt_data_end+0xfffd9d58>
   18584:	1013883a 	mov	r9,r2
   18588:	1811883a 	mov	r8,r3
   1858c:	480d883a 	mov	r6,r9
   18590:	400f883a 	mov	r7,r8
   18594:	8809883a 	mov	r4,r17
   18598:	a00b883a 	mov	r5,r20
   1859c:	00269c80 	call	269c8 <__divdf3>
   185a0:	d8800f15 	stw	r2,60(sp)
   185a4:	d8c01015 	stw	r3,64(sp)
   185a8:	d8c00e17 	ldw	r3,56(sp)
   185ac:	18000626 	beq	r3,zero,185c8 <_dtoa_r+0x47c>
   185b0:	d9000f17 	ldw	r4,60(sp)
   185b4:	d9401017 	ldw	r5,64(sp)
   185b8:	000d883a 	mov	r6,zero
   185bc:	01cffc34 	movhi	r7,16368
   185c0:	00274fc0 	call	274fc <__ledf2>
   185c4:	10040b16 	blt	r2,zero,195f4 <_dtoa_r+0x14a8>
   185c8:	8009883a 	mov	r4,r16
   185cc:	00287d80 	call	287d8 <__floatsidf>
   185d0:	d9800f17 	ldw	r6,60(sp)
   185d4:	d9c01017 	ldw	r7,64(sp)
   185d8:	1009883a 	mov	r4,r2
   185dc:	180b883a 	mov	r5,r3
   185e0:	00275f00 	call	275f0 <__muldf3>
   185e4:	000d883a 	mov	r6,zero
   185e8:	01d00734 	movhi	r7,16412
   185ec:	1009883a 	mov	r4,r2
   185f0:	180b883a 	mov	r5,r3
   185f4:	002611c0 	call	2611c <__adddf3>
   185f8:	1021883a 	mov	r16,r2
   185fc:	d8800617 	ldw	r2,24(sp)
   18600:	047f3034 	movhi	r17,64704
   18604:	1c63883a 	add	r17,r3,r17
   18608:	10031826 	beq	r2,zero,1926c <_dtoa_r+0x1120>
   1860c:	d8c00517 	ldw	r3,20(sp)
   18610:	db000617 	ldw	r12,24(sp)
   18614:	d8c01315 	stw	r3,76(sp)
   18618:	d9000b17 	ldw	r4,44(sp)
   1861c:	20038f26 	beq	r4,zero,1945c <_dtoa_r+0x1310>
   18620:	60bfffc4 	addi	r2,r12,-1
   18624:	100490fa 	slli	r2,r2,3
   18628:	00c000f4 	movhi	r3,3
   1862c:	18e7ce04 	addi	r3,r3,-24776
   18630:	1885883a 	add	r2,r3,r2
   18634:	11800017 	ldw	r6,0(r2)
   18638:	11c00117 	ldw	r7,4(r2)
   1863c:	d8800717 	ldw	r2,28(sp)
   18640:	0009883a 	mov	r4,zero
   18644:	014ff834 	movhi	r5,16352
   18648:	db001615 	stw	r12,88(sp)
   1864c:	15c00044 	addi	r23,r2,1
   18650:	00269c80 	call	269c8 <__divdf3>
   18654:	800d883a 	mov	r6,r16
   18658:	880f883a 	mov	r7,r17
   1865c:	1009883a 	mov	r4,r2
   18660:	180b883a 	mov	r5,r3
   18664:	0027e5c0 	call	27e5c <__subdf3>
   18668:	d9401017 	ldw	r5,64(sp)
   1866c:	d9000f17 	ldw	r4,60(sp)
   18670:	102b883a 	mov	r21,r2
   18674:	d8c01215 	stw	r3,72(sp)
   18678:	00287580 	call	28758 <__fixdfsi>
   1867c:	1009883a 	mov	r4,r2
   18680:	1029883a 	mov	r20,r2
   18684:	00287d80 	call	287d8 <__floatsidf>
   18688:	d9000f17 	ldw	r4,60(sp)
   1868c:	d9401017 	ldw	r5,64(sp)
   18690:	100d883a 	mov	r6,r2
   18694:	180f883a 	mov	r7,r3
   18698:	0027e5c0 	call	27e5c <__subdf3>
   1869c:	1823883a 	mov	r17,r3
   186a0:	d8c00717 	ldw	r3,28(sp)
   186a4:	d9401217 	ldw	r5,72(sp)
   186a8:	a2000c04 	addi	r8,r20,48
   186ac:	1021883a 	mov	r16,r2
   186b0:	1a000005 	stb	r8,0(r3)
   186b4:	800d883a 	mov	r6,r16
   186b8:	880f883a 	mov	r7,r17
   186bc:	a809883a 	mov	r4,r21
   186c0:	4029883a 	mov	r20,r8
   186c4:	00274200 	call	27420 <__gedf2>
   186c8:	00841d16 	blt	zero,r2,19740 <_dtoa_r+0x15f4>
   186cc:	800d883a 	mov	r6,r16
   186d0:	880f883a 	mov	r7,r17
   186d4:	0009883a 	mov	r4,zero
   186d8:	014ffc34 	movhi	r5,16368
   186dc:	0027e5c0 	call	27e5c <__subdf3>
   186e0:	d9401217 	ldw	r5,72(sp)
   186e4:	100d883a 	mov	r6,r2
   186e8:	180f883a 	mov	r7,r3
   186ec:	a809883a 	mov	r4,r21
   186f0:	00274200 	call	27420 <__gedf2>
   186f4:	db001617 	ldw	r12,88(sp)
   186f8:	00840e16 	blt	zero,r2,19734 <_dtoa_r+0x15e8>
   186fc:	00800044 	movi	r2,1
   18700:	13006b0e 	bge	r2,r12,188b0 <_dtoa_r+0x764>
   18704:	d9000717 	ldw	r4,28(sp)
   18708:	dd800f15 	stw	r22,60(sp)
   1870c:	dcc01015 	stw	r19,64(sp)
   18710:	2319883a 	add	r12,r4,r12
   18714:	dcc01217 	ldw	r19,72(sp)
   18718:	602d883a 	mov	r22,r12
   1871c:	dc801215 	stw	r18,72(sp)
   18720:	b825883a 	mov	r18,r23
   18724:	00000906 	br	1874c <_dtoa_r+0x600>
   18728:	0027e5c0 	call	27e5c <__subdf3>
   1872c:	a80d883a 	mov	r6,r21
   18730:	980f883a 	mov	r7,r19
   18734:	1009883a 	mov	r4,r2
   18738:	180b883a 	mov	r5,r3
   1873c:	00274fc0 	call	274fc <__ledf2>
   18740:	1003e816 	blt	r2,zero,196e4 <_dtoa_r+0x1598>
   18744:	b825883a 	mov	r18,r23
   18748:	bd83e926 	beq	r23,r22,196f0 <_dtoa_r+0x15a4>
   1874c:	a809883a 	mov	r4,r21
   18750:	980b883a 	mov	r5,r19
   18754:	000d883a 	mov	r6,zero
   18758:	01d00934 	movhi	r7,16420
   1875c:	00275f00 	call	275f0 <__muldf3>
   18760:	000d883a 	mov	r6,zero
   18764:	01d00934 	movhi	r7,16420
   18768:	8009883a 	mov	r4,r16
   1876c:	880b883a 	mov	r5,r17
   18770:	102b883a 	mov	r21,r2
   18774:	1827883a 	mov	r19,r3
   18778:	00275f00 	call	275f0 <__muldf3>
   1877c:	180b883a 	mov	r5,r3
   18780:	1009883a 	mov	r4,r2
   18784:	1821883a 	mov	r16,r3
   18788:	1023883a 	mov	r17,r2
   1878c:	00287580 	call	28758 <__fixdfsi>
   18790:	1009883a 	mov	r4,r2
   18794:	1029883a 	mov	r20,r2
   18798:	00287d80 	call	287d8 <__floatsidf>
   1879c:	8809883a 	mov	r4,r17
   187a0:	800b883a 	mov	r5,r16
   187a4:	100d883a 	mov	r6,r2
   187a8:	180f883a 	mov	r7,r3
   187ac:	0027e5c0 	call	27e5c <__subdf3>
   187b0:	a5000c04 	addi	r20,r20,48
   187b4:	a80d883a 	mov	r6,r21
   187b8:	980f883a 	mov	r7,r19
   187bc:	1009883a 	mov	r4,r2
   187c0:	180b883a 	mov	r5,r3
   187c4:	95000005 	stb	r20,0(r18)
   187c8:	1021883a 	mov	r16,r2
   187cc:	1823883a 	mov	r17,r3
   187d0:	00274fc0 	call	274fc <__ledf2>
   187d4:	bdc00044 	addi	r23,r23,1
   187d8:	800d883a 	mov	r6,r16
   187dc:	880f883a 	mov	r7,r17
   187e0:	0009883a 	mov	r4,zero
   187e4:	014ffc34 	movhi	r5,16368
   187e8:	103fcf0e 	bge	r2,zero,18728 <__alt_data_end+0xfffd9f28>
   187ec:	d8c01317 	ldw	r3,76(sp)
   187f0:	d8c00515 	stw	r3,20(sp)
   187f4:	d9400917 	ldw	r5,36(sp)
   187f8:	e009883a 	mov	r4,fp
   187fc:	0019d0c0 	call	19d0c <_Bfree>
   18800:	d9000517 	ldw	r4,20(sp)
   18804:	d9802317 	ldw	r6,140(sp)
   18808:	d9c02517 	ldw	r7,148(sp)
   1880c:	b8000005 	stb	zero,0(r23)
   18810:	20800044 	addi	r2,r4,1
   18814:	30800015 	stw	r2,0(r6)
   18818:	3802aa26 	beq	r7,zero,192c4 <_dtoa_r+0x1178>
   1881c:	3dc00015 	stw	r23,0(r7)
   18820:	d8800717 	ldw	r2,28(sp)
   18824:	003e7906 	br	1820c <__alt_data_end+0xfffd9a0c>
   18828:	00800434 	movhi	r2,16
   1882c:	10bfffc4 	addi	r2,r2,-1
   18830:	88a2703a 	and	r17,r17,r2
   18834:	883e851e 	bne	r17,zero,1824c <__alt_data_end+0xfffd9a4c>
   18838:	008000f4 	movhi	r2,3
   1883c:	10a7b004 	addi	r2,r2,-24896
   18840:	003e8406 	br	18254 <__alt_data_end+0xfffd9a54>
   18844:	10c00204 	addi	r3,r2,8
   18848:	003e8706 	br	18268 <__alt_data_end+0xfffd9a68>
   1884c:	01400434 	movhi	r5,16
   18850:	297fffc4 	addi	r5,r5,-1
   18854:	994a703a 	and	r5,r19,r5
   18858:	9009883a 	mov	r4,r18
   1885c:	843f0044 	addi	r16,r16,-1023
   18860:	294ffc34 	orhi	r5,r5,16368
   18864:	dd800217 	ldw	r22,8(sp)
   18868:	d8001115 	stw	zero,68(sp)
   1886c:	003ea506 	br	18304 <__alt_data_end+0xfffd9b04>
   18870:	008000f4 	movhi	r2,3
   18874:	10a70704 	addi	r2,r2,-25572
   18878:	003e6406 	br	1820c <__alt_data_end+0xfffd9a0c>
   1887c:	e0001115 	stw	zero,68(fp)
   18880:	000b883a 	mov	r5,zero
   18884:	e009883a 	mov	r4,fp
   18888:	0019c640 	call	19c64 <_Balloc>
   1888c:	01bfffc4 	movi	r6,-1
   18890:	01c00044 	movi	r7,1
   18894:	d8800715 	stw	r2,28(sp)
   18898:	d9800c15 	stw	r6,48(sp)
   1889c:	e0801015 	stw	r2,64(fp)
   188a0:	d8000315 	stw	zero,12(sp)
   188a4:	d9c00b15 	stw	r7,44(sp)
   188a8:	d9800615 	stw	r6,24(sp)
   188ac:	d8002215 	stw	zero,136(sp)
   188b0:	d8800117 	ldw	r2,4(sp)
   188b4:	10008916 	blt	r2,zero,18adc <_dtoa_r+0x990>
   188b8:	d9000517 	ldw	r4,20(sp)
   188bc:	00c00384 	movi	r3,14
   188c0:	19008616 	blt	r3,r4,18adc <_dtoa_r+0x990>
   188c4:	200490fa 	slli	r2,r4,3
   188c8:	00c000f4 	movhi	r3,3
   188cc:	d9802217 	ldw	r6,136(sp)
   188d0:	18e7ce04 	addi	r3,r3,-24776
   188d4:	1885883a 	add	r2,r3,r2
   188d8:	14000017 	ldw	r16,0(r2)
   188dc:	14400117 	ldw	r17,4(r2)
   188e0:	30016316 	blt	r6,zero,18e70 <_dtoa_r+0xd24>
   188e4:	800d883a 	mov	r6,r16
   188e8:	880f883a 	mov	r7,r17
   188ec:	9009883a 	mov	r4,r18
   188f0:	980b883a 	mov	r5,r19
   188f4:	00269c80 	call	269c8 <__divdf3>
   188f8:	180b883a 	mov	r5,r3
   188fc:	1009883a 	mov	r4,r2
   18900:	00287580 	call	28758 <__fixdfsi>
   18904:	1009883a 	mov	r4,r2
   18908:	102b883a 	mov	r21,r2
   1890c:	00287d80 	call	287d8 <__floatsidf>
   18910:	800d883a 	mov	r6,r16
   18914:	880f883a 	mov	r7,r17
   18918:	1009883a 	mov	r4,r2
   1891c:	180b883a 	mov	r5,r3
   18920:	00275f00 	call	275f0 <__muldf3>
   18924:	100d883a 	mov	r6,r2
   18928:	180f883a 	mov	r7,r3
   1892c:	9009883a 	mov	r4,r18
   18930:	980b883a 	mov	r5,r19
   18934:	0027e5c0 	call	27e5c <__subdf3>
   18938:	d9c00717 	ldw	r7,28(sp)
   1893c:	1009883a 	mov	r4,r2
   18940:	a8800c04 	addi	r2,r21,48
   18944:	38800005 	stb	r2,0(r7)
   18948:	3dc00044 	addi	r23,r7,1
   1894c:	d9c00617 	ldw	r7,24(sp)
   18950:	01800044 	movi	r6,1
   18954:	180b883a 	mov	r5,r3
   18958:	2005883a 	mov	r2,r4
   1895c:	39803826 	beq	r7,r6,18a40 <_dtoa_r+0x8f4>
   18960:	000d883a 	mov	r6,zero
   18964:	01d00934 	movhi	r7,16420
   18968:	00275f00 	call	275f0 <__muldf3>
   1896c:	000d883a 	mov	r6,zero
   18970:	000f883a 	mov	r7,zero
   18974:	1009883a 	mov	r4,r2
   18978:	180b883a 	mov	r5,r3
   1897c:	1025883a 	mov	r18,r2
   18980:	1827883a 	mov	r19,r3
   18984:	00273980 	call	27398 <__eqdf2>
   18988:	103f9a26 	beq	r2,zero,187f4 <__alt_data_end+0xfffd9ff4>
   1898c:	d9c00617 	ldw	r7,24(sp)
   18990:	d8c00717 	ldw	r3,28(sp)
   18994:	b829883a 	mov	r20,r23
   18998:	38bfffc4 	addi	r2,r7,-1
   1899c:	18ad883a 	add	r22,r3,r2
   189a0:	00000a06 	br	189cc <_dtoa_r+0x880>
   189a4:	00275f00 	call	275f0 <__muldf3>
   189a8:	000d883a 	mov	r6,zero
   189ac:	000f883a 	mov	r7,zero
   189b0:	1009883a 	mov	r4,r2
   189b4:	180b883a 	mov	r5,r3
   189b8:	1025883a 	mov	r18,r2
   189bc:	1827883a 	mov	r19,r3
   189c0:	b829883a 	mov	r20,r23
   189c4:	00273980 	call	27398 <__eqdf2>
   189c8:	103f8a26 	beq	r2,zero,187f4 <__alt_data_end+0xfffd9ff4>
   189cc:	800d883a 	mov	r6,r16
   189d0:	880f883a 	mov	r7,r17
   189d4:	9009883a 	mov	r4,r18
   189d8:	980b883a 	mov	r5,r19
   189dc:	00269c80 	call	269c8 <__divdf3>
   189e0:	180b883a 	mov	r5,r3
   189e4:	1009883a 	mov	r4,r2
   189e8:	00287580 	call	28758 <__fixdfsi>
   189ec:	1009883a 	mov	r4,r2
   189f0:	102b883a 	mov	r21,r2
   189f4:	00287d80 	call	287d8 <__floatsidf>
   189f8:	800d883a 	mov	r6,r16
   189fc:	880f883a 	mov	r7,r17
   18a00:	1009883a 	mov	r4,r2
   18a04:	180b883a 	mov	r5,r3
   18a08:	00275f00 	call	275f0 <__muldf3>
   18a0c:	100d883a 	mov	r6,r2
   18a10:	180f883a 	mov	r7,r3
   18a14:	9009883a 	mov	r4,r18
   18a18:	980b883a 	mov	r5,r19
   18a1c:	0027e5c0 	call	27e5c <__subdf3>
   18a20:	aa000c04 	addi	r8,r21,48
   18a24:	a2000005 	stb	r8,0(r20)
   18a28:	000d883a 	mov	r6,zero
   18a2c:	01d00934 	movhi	r7,16420
   18a30:	1009883a 	mov	r4,r2
   18a34:	180b883a 	mov	r5,r3
   18a38:	a5c00044 	addi	r23,r20,1
   18a3c:	b53fd91e 	bne	r22,r20,189a4 <__alt_data_end+0xfffda1a4>
   18a40:	100d883a 	mov	r6,r2
   18a44:	180f883a 	mov	r7,r3
   18a48:	1009883a 	mov	r4,r2
   18a4c:	180b883a 	mov	r5,r3
   18a50:	002611c0 	call	2611c <__adddf3>
   18a54:	100d883a 	mov	r6,r2
   18a58:	180f883a 	mov	r7,r3
   18a5c:	8009883a 	mov	r4,r16
   18a60:	880b883a 	mov	r5,r17
   18a64:	1027883a 	mov	r19,r2
   18a68:	1825883a 	mov	r18,r3
   18a6c:	00274fc0 	call	274fc <__ledf2>
   18a70:	10000816 	blt	r2,zero,18a94 <_dtoa_r+0x948>
   18a74:	980d883a 	mov	r6,r19
   18a78:	900f883a 	mov	r7,r18
   18a7c:	8009883a 	mov	r4,r16
   18a80:	880b883a 	mov	r5,r17
   18a84:	00273980 	call	27398 <__eqdf2>
   18a88:	103f5a1e 	bne	r2,zero,187f4 <__alt_data_end+0xfffd9ff4>
   18a8c:	ad40004c 	andi	r21,r21,1
   18a90:	a83f5826 	beq	r21,zero,187f4 <__alt_data_end+0xfffd9ff4>
   18a94:	bd3fffc3 	ldbu	r20,-1(r23)
   18a98:	b8bfffc4 	addi	r2,r23,-1
   18a9c:	1007883a 	mov	r3,r2
   18aa0:	01400e44 	movi	r5,57
   18aa4:	d9800717 	ldw	r6,28(sp)
   18aa8:	00000506 	br	18ac0 <_dtoa_r+0x974>
   18aac:	18ffffc4 	addi	r3,r3,-1
   18ab0:	11824726 	beq	r2,r6,193d0 <_dtoa_r+0x1284>
   18ab4:	1d000003 	ldbu	r20,0(r3)
   18ab8:	102f883a 	mov	r23,r2
   18abc:	10bfffc4 	addi	r2,r2,-1
   18ac0:	a1003fcc 	andi	r4,r20,255
   18ac4:	2100201c 	xori	r4,r4,128
   18ac8:	213fe004 	addi	r4,r4,-128
   18acc:	217ff726 	beq	r4,r5,18aac <__alt_data_end+0xfffda2ac>
   18ad0:	a2000044 	addi	r8,r20,1
   18ad4:	12000005 	stb	r8,0(r2)
   18ad8:	003f4606 	br	187f4 <__alt_data_end+0xfffd9ff4>
   18adc:	d9000b17 	ldw	r4,44(sp)
   18ae0:	2000c826 	beq	r4,zero,18e04 <_dtoa_r+0xcb8>
   18ae4:	d9800317 	ldw	r6,12(sp)
   18ae8:	00c00044 	movi	r3,1
   18aec:	1980f90e 	bge	r3,r6,18ed4 <_dtoa_r+0xd88>
   18af0:	d8800617 	ldw	r2,24(sp)
   18af4:	d8c00a17 	ldw	r3,40(sp)
   18af8:	157fffc4 	addi	r21,r2,-1
   18afc:	1d41f316 	blt	r3,r21,192cc <_dtoa_r+0x1180>
   18b00:	1d6bc83a 	sub	r21,r3,r21
   18b04:	d9c00617 	ldw	r7,24(sp)
   18b08:	3802aa16 	blt	r7,zero,195b4 <_dtoa_r+0x1468>
   18b0c:	dd000817 	ldw	r20,32(sp)
   18b10:	d8800617 	ldw	r2,24(sp)
   18b14:	d8c00817 	ldw	r3,32(sp)
   18b18:	01400044 	movi	r5,1
   18b1c:	e009883a 	mov	r4,fp
   18b20:	1887883a 	add	r3,r3,r2
   18b24:	d8c00815 	stw	r3,32(sp)
   18b28:	b0ad883a 	add	r22,r22,r2
   18b2c:	001a0980 	call	1a098 <__i2b>
   18b30:	1023883a 	mov	r17,r2
   18b34:	a0000826 	beq	r20,zero,18b58 <_dtoa_r+0xa0c>
   18b38:	0580070e 	bge	zero,r22,18b58 <_dtoa_r+0xa0c>
   18b3c:	a005883a 	mov	r2,r20
   18b40:	b500b916 	blt	r22,r20,18e28 <_dtoa_r+0xcdc>
   18b44:	d9000817 	ldw	r4,32(sp)
   18b48:	a0a9c83a 	sub	r20,r20,r2
   18b4c:	b0adc83a 	sub	r22,r22,r2
   18b50:	2089c83a 	sub	r4,r4,r2
   18b54:	d9000815 	stw	r4,32(sp)
   18b58:	d9800a17 	ldw	r6,40(sp)
   18b5c:	0181810e 	bge	zero,r6,19164 <_dtoa_r+0x1018>
   18b60:	d9c00b17 	ldw	r7,44(sp)
   18b64:	3800b326 	beq	r7,zero,18e34 <_dtoa_r+0xce8>
   18b68:	a800b226 	beq	r21,zero,18e34 <_dtoa_r+0xce8>
   18b6c:	880b883a 	mov	r5,r17
   18b70:	a80d883a 	mov	r6,r21
   18b74:	e009883a 	mov	r4,fp
   18b78:	001a3600 	call	1a360 <__pow5mult>
   18b7c:	d9800917 	ldw	r6,36(sp)
   18b80:	100b883a 	mov	r5,r2
   18b84:	e009883a 	mov	r4,fp
   18b88:	1023883a 	mov	r17,r2
   18b8c:	001a0d40 	call	1a0d4 <__multiply>
   18b90:	1021883a 	mov	r16,r2
   18b94:	d8800a17 	ldw	r2,40(sp)
   18b98:	d9400917 	ldw	r5,36(sp)
   18b9c:	e009883a 	mov	r4,fp
   18ba0:	1545c83a 	sub	r2,r2,r21
   18ba4:	d8800a15 	stw	r2,40(sp)
   18ba8:	0019d0c0 	call	19d0c <_Bfree>
   18bac:	d8c00a17 	ldw	r3,40(sp)
   18bb0:	18009f1e 	bne	r3,zero,18e30 <_dtoa_r+0xce4>
   18bb4:	05c00044 	movi	r23,1
   18bb8:	e009883a 	mov	r4,fp
   18bbc:	b80b883a 	mov	r5,r23
   18bc0:	001a0980 	call	1a098 <__i2b>
   18bc4:	d9000d17 	ldw	r4,52(sp)
   18bc8:	102b883a 	mov	r21,r2
   18bcc:	2000ce26 	beq	r4,zero,18f08 <_dtoa_r+0xdbc>
   18bd0:	200d883a 	mov	r6,r4
   18bd4:	100b883a 	mov	r5,r2
   18bd8:	e009883a 	mov	r4,fp
   18bdc:	001a3600 	call	1a360 <__pow5mult>
   18be0:	d9800317 	ldw	r6,12(sp)
   18be4:	102b883a 	mov	r21,r2
   18be8:	b981810e 	bge	r23,r6,191f0 <_dtoa_r+0x10a4>
   18bec:	0027883a 	mov	r19,zero
   18bf0:	a8800417 	ldw	r2,16(r21)
   18bf4:	05c00804 	movi	r23,32
   18bf8:	10800104 	addi	r2,r2,4
   18bfc:	1085883a 	add	r2,r2,r2
   18c00:	1085883a 	add	r2,r2,r2
   18c04:	a885883a 	add	r2,r21,r2
   18c08:	11000017 	ldw	r4,0(r2)
   18c0c:	0019f800 	call	19f80 <__hi0bits>
   18c10:	b885c83a 	sub	r2,r23,r2
   18c14:	1585883a 	add	r2,r2,r22
   18c18:	108007cc 	andi	r2,r2,31
   18c1c:	1000b326 	beq	r2,zero,18eec <_dtoa_r+0xda0>
   18c20:	00c00804 	movi	r3,32
   18c24:	1887c83a 	sub	r3,r3,r2
   18c28:	01000104 	movi	r4,4
   18c2c:	20c2cd0e 	bge	r4,r3,19764 <_dtoa_r+0x1618>
   18c30:	00c00704 	movi	r3,28
   18c34:	1885c83a 	sub	r2,r3,r2
   18c38:	d8c00817 	ldw	r3,32(sp)
   18c3c:	a0a9883a 	add	r20,r20,r2
   18c40:	b0ad883a 	add	r22,r22,r2
   18c44:	1887883a 	add	r3,r3,r2
   18c48:	d8c00815 	stw	r3,32(sp)
   18c4c:	d9800817 	ldw	r6,32(sp)
   18c50:	0180040e 	bge	zero,r6,18c64 <_dtoa_r+0xb18>
   18c54:	800b883a 	mov	r5,r16
   18c58:	e009883a 	mov	r4,fp
   18c5c:	001a4a00 	call	1a4a0 <__lshift>
   18c60:	1021883a 	mov	r16,r2
   18c64:	0580050e 	bge	zero,r22,18c7c <_dtoa_r+0xb30>
   18c68:	a80b883a 	mov	r5,r21
   18c6c:	b00d883a 	mov	r6,r22
   18c70:	e009883a 	mov	r4,fp
   18c74:	001a4a00 	call	1a4a0 <__lshift>
   18c78:	102b883a 	mov	r21,r2
   18c7c:	d9c00e17 	ldw	r7,56(sp)
   18c80:	3801211e 	bne	r7,zero,19108 <_dtoa_r+0xfbc>
   18c84:	d9800617 	ldw	r6,24(sp)
   18c88:	0181380e 	bge	zero,r6,1916c <_dtoa_r+0x1020>
   18c8c:	d8c00b17 	ldw	r3,44(sp)
   18c90:	1800ab1e 	bne	r3,zero,18f40 <_dtoa_r+0xdf4>
   18c94:	dc800717 	ldw	r18,28(sp)
   18c98:	dcc00617 	ldw	r19,24(sp)
   18c9c:	9029883a 	mov	r20,r18
   18ca0:	00000206 	br	18cac <_dtoa_r+0xb60>
   18ca4:	0019d340 	call	19d34 <__multadd>
   18ca8:	1021883a 	mov	r16,r2
   18cac:	a80b883a 	mov	r5,r21
   18cb0:	8009883a 	mov	r4,r16
   18cb4:	0017f240 	call	17f24 <quorem>
   18cb8:	10800c04 	addi	r2,r2,48
   18cbc:	90800005 	stb	r2,0(r18)
   18cc0:	94800044 	addi	r18,r18,1
   18cc4:	9507c83a 	sub	r3,r18,r20
   18cc8:	000f883a 	mov	r7,zero
   18ccc:	01800284 	movi	r6,10
   18cd0:	800b883a 	mov	r5,r16
   18cd4:	e009883a 	mov	r4,fp
   18cd8:	1cfff216 	blt	r3,r19,18ca4 <__alt_data_end+0xfffda4a4>
   18cdc:	1011883a 	mov	r8,r2
   18ce0:	d8800617 	ldw	r2,24(sp)
   18ce4:	0082370e 	bge	zero,r2,195c4 <_dtoa_r+0x1478>
   18ce8:	d9000717 	ldw	r4,28(sp)
   18cec:	0025883a 	mov	r18,zero
   18cf0:	20af883a 	add	r23,r4,r2
   18cf4:	01800044 	movi	r6,1
   18cf8:	800b883a 	mov	r5,r16
   18cfc:	e009883a 	mov	r4,fp
   18d00:	da001715 	stw	r8,92(sp)
   18d04:	001a4a00 	call	1a4a0 <__lshift>
   18d08:	a80b883a 	mov	r5,r21
   18d0c:	1009883a 	mov	r4,r2
   18d10:	d8800915 	stw	r2,36(sp)
   18d14:	001a5e80 	call	1a5e8 <__mcmp>
   18d18:	da001717 	ldw	r8,92(sp)
   18d1c:	0081800e 	bge	zero,r2,19320 <_dtoa_r+0x11d4>
   18d20:	b93fffc3 	ldbu	r4,-1(r23)
   18d24:	b8bfffc4 	addi	r2,r23,-1
   18d28:	1007883a 	mov	r3,r2
   18d2c:	01800e44 	movi	r6,57
   18d30:	d9c00717 	ldw	r7,28(sp)
   18d34:	00000506 	br	18d4c <_dtoa_r+0xc00>
   18d38:	18ffffc4 	addi	r3,r3,-1
   18d3c:	11c12326 	beq	r2,r7,191cc <_dtoa_r+0x1080>
   18d40:	19000003 	ldbu	r4,0(r3)
   18d44:	102f883a 	mov	r23,r2
   18d48:	10bfffc4 	addi	r2,r2,-1
   18d4c:	21403fcc 	andi	r5,r4,255
   18d50:	2940201c 	xori	r5,r5,128
   18d54:	297fe004 	addi	r5,r5,-128
   18d58:	29bff726 	beq	r5,r6,18d38 <__alt_data_end+0xfffda538>
   18d5c:	21000044 	addi	r4,r4,1
   18d60:	11000005 	stb	r4,0(r2)
   18d64:	a80b883a 	mov	r5,r21
   18d68:	e009883a 	mov	r4,fp
   18d6c:	0019d0c0 	call	19d0c <_Bfree>
   18d70:	883ea026 	beq	r17,zero,187f4 <__alt_data_end+0xfffd9ff4>
   18d74:	90000426 	beq	r18,zero,18d88 <_dtoa_r+0xc3c>
   18d78:	94400326 	beq	r18,r17,18d88 <_dtoa_r+0xc3c>
   18d7c:	900b883a 	mov	r5,r18
   18d80:	e009883a 	mov	r4,fp
   18d84:	0019d0c0 	call	19d0c <_Bfree>
   18d88:	880b883a 	mov	r5,r17
   18d8c:	e009883a 	mov	r4,fp
   18d90:	0019d0c0 	call	19d0c <_Bfree>
   18d94:	003e9706 	br	187f4 <__alt_data_end+0xfffd9ff4>
   18d98:	01800044 	movi	r6,1
   18d9c:	d9800e15 	stw	r6,56(sp)
   18da0:	003d9606 	br	183fc <__alt_data_end+0xfffd9bfc>
   18da4:	d8800817 	ldw	r2,32(sp)
   18da8:	d8c00517 	ldw	r3,20(sp)
   18dac:	d8000d15 	stw	zero,52(sp)
   18db0:	10c5c83a 	sub	r2,r2,r3
   18db4:	00c9c83a 	sub	r4,zero,r3
   18db8:	d8800815 	stw	r2,32(sp)
   18dbc:	d9000a15 	stw	r4,40(sp)
   18dc0:	003d9706 	br	18420 <__alt_data_end+0xfffd9c20>
   18dc4:	05adc83a 	sub	r22,zero,r22
   18dc8:	dd800815 	stw	r22,32(sp)
   18dcc:	002d883a 	mov	r22,zero
   18dd0:	003d8e06 	br	1840c <__alt_data_end+0xfffd9c0c>
   18dd4:	d9000517 	ldw	r4,20(sp)
   18dd8:	00287d80 	call	287d8 <__floatsidf>
   18ddc:	100d883a 	mov	r6,r2
   18de0:	180f883a 	mov	r7,r3
   18de4:	a009883a 	mov	r4,r20
   18de8:	880b883a 	mov	r5,r17
   18dec:	00273980 	call	27398 <__eqdf2>
   18df0:	103d7126 	beq	r2,zero,183b8 <__alt_data_end+0xfffd9bb8>
   18df4:	d9c00517 	ldw	r7,20(sp)
   18df8:	39ffffc4 	addi	r7,r7,-1
   18dfc:	d9c00515 	stw	r7,20(sp)
   18e00:	003d6d06 	br	183b8 <__alt_data_end+0xfffd9bb8>
   18e04:	dd400a17 	ldw	r21,40(sp)
   18e08:	dd000817 	ldw	r20,32(sp)
   18e0c:	0023883a 	mov	r17,zero
   18e10:	003f4806 	br	18b34 <__alt_data_end+0xfffda334>
   18e14:	10e3c83a 	sub	r17,r2,r3
   18e18:	9448983a 	sll	r4,r18,r17
   18e1c:	003d3206 	br	182e8 <__alt_data_end+0xfffd9ae8>
   18e20:	d8000e15 	stw	zero,56(sp)
   18e24:	003d7506 	br	183fc <__alt_data_end+0xfffd9bfc>
   18e28:	b005883a 	mov	r2,r22
   18e2c:	003f4506 	br	18b44 <__alt_data_end+0xfffda344>
   18e30:	dc000915 	stw	r16,36(sp)
   18e34:	d9800a17 	ldw	r6,40(sp)
   18e38:	d9400917 	ldw	r5,36(sp)
   18e3c:	e009883a 	mov	r4,fp
   18e40:	001a3600 	call	1a360 <__pow5mult>
   18e44:	1021883a 	mov	r16,r2
   18e48:	003f5a06 	br	18bb4 <__alt_data_end+0xfffda3b4>
   18e4c:	01c00044 	movi	r7,1
   18e50:	d9c00b15 	stw	r7,44(sp)
   18e54:	d8802217 	ldw	r2,136(sp)
   18e58:	0081280e 	bge	zero,r2,192fc <_dtoa_r+0x11b0>
   18e5c:	100d883a 	mov	r6,r2
   18e60:	1021883a 	mov	r16,r2
   18e64:	d8800c15 	stw	r2,48(sp)
   18e68:	d8800615 	stw	r2,24(sp)
   18e6c:	003d8806 	br	18490 <__alt_data_end+0xfffd9c90>
   18e70:	d8800617 	ldw	r2,24(sp)
   18e74:	00be9b16 	blt	zero,r2,188e4 <__alt_data_end+0xfffda0e4>
   18e78:	10010f1e 	bne	r2,zero,192b8 <_dtoa_r+0x116c>
   18e7c:	880b883a 	mov	r5,r17
   18e80:	000d883a 	mov	r6,zero
   18e84:	01d00534 	movhi	r7,16404
   18e88:	8009883a 	mov	r4,r16
   18e8c:	00275f00 	call	275f0 <__muldf3>
   18e90:	900d883a 	mov	r6,r18
   18e94:	980f883a 	mov	r7,r19
   18e98:	1009883a 	mov	r4,r2
   18e9c:	180b883a 	mov	r5,r3
   18ea0:	00274200 	call	27420 <__gedf2>
   18ea4:	002b883a 	mov	r21,zero
   18ea8:	0023883a 	mov	r17,zero
   18eac:	1000bf16 	blt	r2,zero,191ac <_dtoa_r+0x1060>
   18eb0:	d9802217 	ldw	r6,136(sp)
   18eb4:	ddc00717 	ldw	r23,28(sp)
   18eb8:	018c303a 	nor	r6,zero,r6
   18ebc:	d9800515 	stw	r6,20(sp)
   18ec0:	a80b883a 	mov	r5,r21
   18ec4:	e009883a 	mov	r4,fp
   18ec8:	0019d0c0 	call	19d0c <_Bfree>
   18ecc:	883e4926 	beq	r17,zero,187f4 <__alt_data_end+0xfffd9ff4>
   18ed0:	003fad06 	br	18d88 <__alt_data_end+0xfffda588>
   18ed4:	d9c01117 	ldw	r7,68(sp)
   18ed8:	3801bc26 	beq	r7,zero,195cc <_dtoa_r+0x1480>
   18edc:	10810cc4 	addi	r2,r2,1075
   18ee0:	dd400a17 	ldw	r21,40(sp)
   18ee4:	dd000817 	ldw	r20,32(sp)
   18ee8:	003f0a06 	br	18b14 <__alt_data_end+0xfffda314>
   18eec:	00800704 	movi	r2,28
   18ef0:	d9000817 	ldw	r4,32(sp)
   18ef4:	a0a9883a 	add	r20,r20,r2
   18ef8:	b0ad883a 	add	r22,r22,r2
   18efc:	2089883a 	add	r4,r4,r2
   18f00:	d9000815 	stw	r4,32(sp)
   18f04:	003f5106 	br	18c4c <__alt_data_end+0xfffda44c>
   18f08:	d8c00317 	ldw	r3,12(sp)
   18f0c:	b8c1fc0e 	bge	r23,r3,19700 <_dtoa_r+0x15b4>
   18f10:	0027883a 	mov	r19,zero
   18f14:	b805883a 	mov	r2,r23
   18f18:	003f3e06 	br	18c14 <__alt_data_end+0xfffda414>
   18f1c:	880b883a 	mov	r5,r17
   18f20:	e009883a 	mov	r4,fp
   18f24:	000f883a 	mov	r7,zero
   18f28:	01800284 	movi	r6,10
   18f2c:	0019d340 	call	19d34 <__multadd>
   18f30:	d9000c17 	ldw	r4,48(sp)
   18f34:	1023883a 	mov	r17,r2
   18f38:	0102040e 	bge	zero,r4,1974c <_dtoa_r+0x1600>
   18f3c:	d9000615 	stw	r4,24(sp)
   18f40:	0500050e 	bge	zero,r20,18f58 <_dtoa_r+0xe0c>
   18f44:	880b883a 	mov	r5,r17
   18f48:	a00d883a 	mov	r6,r20
   18f4c:	e009883a 	mov	r4,fp
   18f50:	001a4a00 	call	1a4a0 <__lshift>
   18f54:	1023883a 	mov	r17,r2
   18f58:	9801241e 	bne	r19,zero,193ec <_dtoa_r+0x12a0>
   18f5c:	8829883a 	mov	r20,r17
   18f60:	d9000617 	ldw	r4,24(sp)
   18f64:	dcc00717 	ldw	r19,28(sp)
   18f68:	9480004c 	andi	r18,r18,1
   18f6c:	20bfffc4 	addi	r2,r4,-1
   18f70:	9885883a 	add	r2,r19,r2
   18f74:	d8800415 	stw	r2,16(sp)
   18f78:	dc800615 	stw	r18,24(sp)
   18f7c:	a80b883a 	mov	r5,r21
   18f80:	8009883a 	mov	r4,r16
   18f84:	0017f240 	call	17f24 <quorem>
   18f88:	880b883a 	mov	r5,r17
   18f8c:	8009883a 	mov	r4,r16
   18f90:	102f883a 	mov	r23,r2
   18f94:	001a5e80 	call	1a5e8 <__mcmp>
   18f98:	a80b883a 	mov	r5,r21
   18f9c:	a00d883a 	mov	r6,r20
   18fa0:	e009883a 	mov	r4,fp
   18fa4:	102d883a 	mov	r22,r2
   18fa8:	001a6480 	call	1a648 <__mdiff>
   18fac:	1007883a 	mov	r3,r2
   18fb0:	10800317 	ldw	r2,12(r2)
   18fb4:	bc800c04 	addi	r18,r23,48
   18fb8:	180b883a 	mov	r5,r3
   18fbc:	10004e1e 	bne	r2,zero,190f8 <_dtoa_r+0xfac>
   18fc0:	8009883a 	mov	r4,r16
   18fc4:	d8c01615 	stw	r3,88(sp)
   18fc8:	001a5e80 	call	1a5e8 <__mcmp>
   18fcc:	d8c01617 	ldw	r3,88(sp)
   18fd0:	e009883a 	mov	r4,fp
   18fd4:	d8801615 	stw	r2,88(sp)
   18fd8:	180b883a 	mov	r5,r3
   18fdc:	0019d0c0 	call	19d0c <_Bfree>
   18fe0:	d8801617 	ldw	r2,88(sp)
   18fe4:	1000041e 	bne	r2,zero,18ff8 <_dtoa_r+0xeac>
   18fe8:	d9800317 	ldw	r6,12(sp)
   18fec:	3000021e 	bne	r6,zero,18ff8 <_dtoa_r+0xeac>
   18ff0:	d8c00617 	ldw	r3,24(sp)
   18ff4:	18003726 	beq	r3,zero,190d4 <_dtoa_r+0xf88>
   18ff8:	b0002016 	blt	r22,zero,1907c <_dtoa_r+0xf30>
   18ffc:	b000041e 	bne	r22,zero,19010 <_dtoa_r+0xec4>
   19000:	d9000317 	ldw	r4,12(sp)
   19004:	2000021e 	bne	r4,zero,19010 <_dtoa_r+0xec4>
   19008:	d8c00617 	ldw	r3,24(sp)
   1900c:	18001b26 	beq	r3,zero,1907c <_dtoa_r+0xf30>
   19010:	00810716 	blt	zero,r2,19430 <_dtoa_r+0x12e4>
   19014:	d8c00417 	ldw	r3,16(sp)
   19018:	9d800044 	addi	r22,r19,1
   1901c:	9c800005 	stb	r18,0(r19)
   19020:	b02f883a 	mov	r23,r22
   19024:	98c10626 	beq	r19,r3,19440 <_dtoa_r+0x12f4>
   19028:	800b883a 	mov	r5,r16
   1902c:	000f883a 	mov	r7,zero
   19030:	01800284 	movi	r6,10
   19034:	e009883a 	mov	r4,fp
   19038:	0019d340 	call	19d34 <__multadd>
   1903c:	1021883a 	mov	r16,r2
   19040:	000f883a 	mov	r7,zero
   19044:	01800284 	movi	r6,10
   19048:	880b883a 	mov	r5,r17
   1904c:	e009883a 	mov	r4,fp
   19050:	8d002526 	beq	r17,r20,190e8 <_dtoa_r+0xf9c>
   19054:	0019d340 	call	19d34 <__multadd>
   19058:	a00b883a 	mov	r5,r20
   1905c:	000f883a 	mov	r7,zero
   19060:	01800284 	movi	r6,10
   19064:	e009883a 	mov	r4,fp
   19068:	1023883a 	mov	r17,r2
   1906c:	0019d340 	call	19d34 <__multadd>
   19070:	1029883a 	mov	r20,r2
   19074:	b027883a 	mov	r19,r22
   19078:	003fc006 	br	18f7c <__alt_data_end+0xfffda77c>
   1907c:	9011883a 	mov	r8,r18
   19080:	00800e0e 	bge	zero,r2,190bc <_dtoa_r+0xf70>
   19084:	800b883a 	mov	r5,r16
   19088:	01800044 	movi	r6,1
   1908c:	e009883a 	mov	r4,fp
   19090:	da001715 	stw	r8,92(sp)
   19094:	001a4a00 	call	1a4a0 <__lshift>
   19098:	a80b883a 	mov	r5,r21
   1909c:	1009883a 	mov	r4,r2
   190a0:	1021883a 	mov	r16,r2
   190a4:	001a5e80 	call	1a5e8 <__mcmp>
   190a8:	da001717 	ldw	r8,92(sp)
   190ac:	0081960e 	bge	zero,r2,19708 <_dtoa_r+0x15bc>
   190b0:	00800e44 	movi	r2,57
   190b4:	40817026 	beq	r8,r2,19678 <_dtoa_r+0x152c>
   190b8:	ba000c44 	addi	r8,r23,49
   190bc:	8825883a 	mov	r18,r17
   190c0:	9dc00044 	addi	r23,r19,1
   190c4:	9a000005 	stb	r8,0(r19)
   190c8:	a023883a 	mov	r17,r20
   190cc:	dc000915 	stw	r16,36(sp)
   190d0:	003f2406 	br	18d64 <__alt_data_end+0xfffda564>
   190d4:	00800e44 	movi	r2,57
   190d8:	9011883a 	mov	r8,r18
   190dc:	90816626 	beq	r18,r2,19678 <_dtoa_r+0x152c>
   190e0:	05bff516 	blt	zero,r22,190b8 <__alt_data_end+0xfffda8b8>
   190e4:	003ff506 	br	190bc <__alt_data_end+0xfffda8bc>
   190e8:	0019d340 	call	19d34 <__multadd>
   190ec:	1023883a 	mov	r17,r2
   190f0:	1029883a 	mov	r20,r2
   190f4:	003fdf06 	br	19074 <__alt_data_end+0xfffda874>
   190f8:	e009883a 	mov	r4,fp
   190fc:	0019d0c0 	call	19d0c <_Bfree>
   19100:	00800044 	movi	r2,1
   19104:	003fbc06 	br	18ff8 <__alt_data_end+0xfffda7f8>
   19108:	a80b883a 	mov	r5,r21
   1910c:	8009883a 	mov	r4,r16
   19110:	001a5e80 	call	1a5e8 <__mcmp>
   19114:	103edb0e 	bge	r2,zero,18c84 <__alt_data_end+0xfffda484>
   19118:	800b883a 	mov	r5,r16
   1911c:	000f883a 	mov	r7,zero
   19120:	01800284 	movi	r6,10
   19124:	e009883a 	mov	r4,fp
   19128:	0019d340 	call	19d34 <__multadd>
   1912c:	1021883a 	mov	r16,r2
   19130:	d8800517 	ldw	r2,20(sp)
   19134:	d8c00b17 	ldw	r3,44(sp)
   19138:	10bfffc4 	addi	r2,r2,-1
   1913c:	d8800515 	stw	r2,20(sp)
   19140:	183f761e 	bne	r3,zero,18f1c <__alt_data_end+0xfffda71c>
   19144:	d9000c17 	ldw	r4,48(sp)
   19148:	0101730e 	bge	zero,r4,19718 <_dtoa_r+0x15cc>
   1914c:	d9000615 	stw	r4,24(sp)
   19150:	003ed006 	br	18c94 <__alt_data_end+0xfffda494>
   19154:	00800084 	movi	r2,2
   19158:	3081861e 	bne	r6,r2,19774 <_dtoa_r+0x1628>
   1915c:	d8000b15 	stw	zero,44(sp)
   19160:	003f3c06 	br	18e54 <__alt_data_end+0xfffda654>
   19164:	dc000917 	ldw	r16,36(sp)
   19168:	003e9206 	br	18bb4 <__alt_data_end+0xfffda3b4>
   1916c:	d9c00317 	ldw	r7,12(sp)
   19170:	00800084 	movi	r2,2
   19174:	11fec50e 	bge	r2,r7,18c8c <__alt_data_end+0xfffda48c>
   19178:	d9000617 	ldw	r4,24(sp)
   1917c:	20013c1e 	bne	r4,zero,19670 <_dtoa_r+0x1524>
   19180:	a80b883a 	mov	r5,r21
   19184:	000f883a 	mov	r7,zero
   19188:	01800144 	movi	r6,5
   1918c:	e009883a 	mov	r4,fp
   19190:	0019d340 	call	19d34 <__multadd>
   19194:	100b883a 	mov	r5,r2
   19198:	8009883a 	mov	r4,r16
   1919c:	102b883a 	mov	r21,r2
   191a0:	001a5e80 	call	1a5e8 <__mcmp>
   191a4:	dc000915 	stw	r16,36(sp)
   191a8:	00bf410e 	bge	zero,r2,18eb0 <__alt_data_end+0xfffda6b0>
   191ac:	d9c00717 	ldw	r7,28(sp)
   191b0:	00800c44 	movi	r2,49
   191b4:	38800005 	stb	r2,0(r7)
   191b8:	d8800517 	ldw	r2,20(sp)
   191bc:	3dc00044 	addi	r23,r7,1
   191c0:	10800044 	addi	r2,r2,1
   191c4:	d8800515 	stw	r2,20(sp)
   191c8:	003f3d06 	br	18ec0 <__alt_data_end+0xfffda6c0>
   191cc:	d9800517 	ldw	r6,20(sp)
   191d0:	d9c00717 	ldw	r7,28(sp)
   191d4:	00800c44 	movi	r2,49
   191d8:	31800044 	addi	r6,r6,1
   191dc:	d9800515 	stw	r6,20(sp)
   191e0:	38800005 	stb	r2,0(r7)
   191e4:	003edf06 	br	18d64 <__alt_data_end+0xfffda564>
   191e8:	d8000b15 	stw	zero,44(sp)
   191ec:	003c9f06 	br	1846c <__alt_data_end+0xfffd9c6c>
   191f0:	903e7e1e 	bne	r18,zero,18bec <__alt_data_end+0xfffda3ec>
   191f4:	00800434 	movhi	r2,16
   191f8:	10bfffc4 	addi	r2,r2,-1
   191fc:	9884703a 	and	r2,r19,r2
   19200:	1000ea1e 	bne	r2,zero,195ac <_dtoa_r+0x1460>
   19204:	9cdffc2c 	andhi	r19,r19,32752
   19208:	9800e826 	beq	r19,zero,195ac <_dtoa_r+0x1460>
   1920c:	d9c00817 	ldw	r7,32(sp)
   19210:	b5800044 	addi	r22,r22,1
   19214:	04c00044 	movi	r19,1
   19218:	39c00044 	addi	r7,r7,1
   1921c:	d9c00815 	stw	r7,32(sp)
   19220:	d8800d17 	ldw	r2,52(sp)
   19224:	103e721e 	bne	r2,zero,18bf0 <__alt_data_end+0xfffda3f0>
   19228:	00800044 	movi	r2,1
   1922c:	003e7906 	br	18c14 <__alt_data_end+0xfffda414>
   19230:	8009883a 	mov	r4,r16
   19234:	00287d80 	call	287d8 <__floatsidf>
   19238:	d9800f17 	ldw	r6,60(sp)
   1923c:	d9c01017 	ldw	r7,64(sp)
   19240:	1009883a 	mov	r4,r2
   19244:	180b883a 	mov	r5,r3
   19248:	00275f00 	call	275f0 <__muldf3>
   1924c:	000d883a 	mov	r6,zero
   19250:	01d00734 	movhi	r7,16412
   19254:	1009883a 	mov	r4,r2
   19258:	180b883a 	mov	r5,r3
   1925c:	002611c0 	call	2611c <__adddf3>
   19260:	047f3034 	movhi	r17,64704
   19264:	1021883a 	mov	r16,r2
   19268:	1c63883a 	add	r17,r3,r17
   1926c:	d9000f17 	ldw	r4,60(sp)
   19270:	d9401017 	ldw	r5,64(sp)
   19274:	000d883a 	mov	r6,zero
   19278:	01d00534 	movhi	r7,16404
   1927c:	0027e5c0 	call	27e5c <__subdf3>
   19280:	800d883a 	mov	r6,r16
   19284:	880f883a 	mov	r7,r17
   19288:	1009883a 	mov	r4,r2
   1928c:	180b883a 	mov	r5,r3
   19290:	102b883a 	mov	r21,r2
   19294:	1829883a 	mov	r20,r3
   19298:	00274200 	call	27420 <__gedf2>
   1929c:	00806c16 	blt	zero,r2,19450 <_dtoa_r+0x1304>
   192a0:	89e0003c 	xorhi	r7,r17,32768
   192a4:	800d883a 	mov	r6,r16
   192a8:	a809883a 	mov	r4,r21
   192ac:	a00b883a 	mov	r5,r20
   192b0:	00274fc0 	call	274fc <__ledf2>
   192b4:	103d7e0e 	bge	r2,zero,188b0 <__alt_data_end+0xfffda0b0>
   192b8:	002b883a 	mov	r21,zero
   192bc:	0023883a 	mov	r17,zero
   192c0:	003efb06 	br	18eb0 <__alt_data_end+0xfffda6b0>
   192c4:	d8800717 	ldw	r2,28(sp)
   192c8:	003bd006 	br	1820c <__alt_data_end+0xfffd9a0c>
   192cc:	d9000a17 	ldw	r4,40(sp)
   192d0:	d9800d17 	ldw	r6,52(sp)
   192d4:	dd400a15 	stw	r21,40(sp)
   192d8:	a905c83a 	sub	r2,r21,r4
   192dc:	308d883a 	add	r6,r6,r2
   192e0:	d9800d15 	stw	r6,52(sp)
   192e4:	002b883a 	mov	r21,zero
   192e8:	003e0606 	br	18b04 <__alt_data_end+0xfffda304>
   192ec:	9023883a 	mov	r17,r18
   192f0:	9829883a 	mov	r20,r19
   192f4:	04000084 	movi	r16,2
   192f8:	003c9206 	br	18544 <__alt_data_end+0xfffd9d44>
   192fc:	04000044 	movi	r16,1
   19300:	dc000c15 	stw	r16,48(sp)
   19304:	dc000615 	stw	r16,24(sp)
   19308:	dc002215 	stw	r16,136(sp)
   1930c:	e0001115 	stw	zero,68(fp)
   19310:	000b883a 	mov	r5,zero
   19314:	003c6906 	br	184bc <__alt_data_end+0xfffd9cbc>
   19318:	3021883a 	mov	r16,r6
   1931c:	003ffb06 	br	1930c <__alt_data_end+0xfffdab0c>
   19320:	1000021e 	bne	r2,zero,1932c <_dtoa_r+0x11e0>
   19324:	4200004c 	andi	r8,r8,1
   19328:	403e7d1e 	bne	r8,zero,18d20 <__alt_data_end+0xfffda520>
   1932c:	01000c04 	movi	r4,48
   19330:	00000106 	br	19338 <_dtoa_r+0x11ec>
   19334:	102f883a 	mov	r23,r2
   19338:	b8bfffc4 	addi	r2,r23,-1
   1933c:	10c00007 	ldb	r3,0(r2)
   19340:	193ffc26 	beq	r3,r4,19334 <__alt_data_end+0xfffdab34>
   19344:	003e8706 	br	18d64 <__alt_data_end+0xfffda564>
   19348:	d8800517 	ldw	r2,20(sp)
   1934c:	00a3c83a 	sub	r17,zero,r2
   19350:	8800a426 	beq	r17,zero,195e4 <_dtoa_r+0x1498>
   19354:	888003cc 	andi	r2,r17,15
   19358:	100490fa 	slli	r2,r2,3
   1935c:	00c000f4 	movhi	r3,3
   19360:	18e7ce04 	addi	r3,r3,-24776
   19364:	1885883a 	add	r2,r3,r2
   19368:	11800017 	ldw	r6,0(r2)
   1936c:	11c00117 	ldw	r7,4(r2)
   19370:	9009883a 	mov	r4,r18
   19374:	980b883a 	mov	r5,r19
   19378:	8823d13a 	srai	r17,r17,4
   1937c:	00275f00 	call	275f0 <__muldf3>
   19380:	d8800f15 	stw	r2,60(sp)
   19384:	d8c01015 	stw	r3,64(sp)
   19388:	8800e826 	beq	r17,zero,1972c <_dtoa_r+0x15e0>
   1938c:	050000f4 	movhi	r20,3
   19390:	a527c404 	addi	r20,r20,-24816
   19394:	04000084 	movi	r16,2
   19398:	8980004c 	andi	r6,r17,1
   1939c:	1009883a 	mov	r4,r2
   193a0:	8823d07a 	srai	r17,r17,1
   193a4:	180b883a 	mov	r5,r3
   193a8:	30000426 	beq	r6,zero,193bc <_dtoa_r+0x1270>
   193ac:	a1800017 	ldw	r6,0(r20)
   193b0:	a1c00117 	ldw	r7,4(r20)
   193b4:	84000044 	addi	r16,r16,1
   193b8:	00275f00 	call	275f0 <__muldf3>
   193bc:	a5000204 	addi	r20,r20,8
   193c0:	883ff51e 	bne	r17,zero,19398 <__alt_data_end+0xfffdab98>
   193c4:	d8800f15 	stw	r2,60(sp)
   193c8:	d8c01015 	stw	r3,64(sp)
   193cc:	003c7606 	br	185a8 <__alt_data_end+0xfffd9da8>
   193d0:	00c00c04 	movi	r3,48
   193d4:	10c00005 	stb	r3,0(r2)
   193d8:	d8c00517 	ldw	r3,20(sp)
   193dc:	bd3fffc3 	ldbu	r20,-1(r23)
   193e0:	18c00044 	addi	r3,r3,1
   193e4:	d8c00515 	stw	r3,20(sp)
   193e8:	003db906 	br	18ad0 <__alt_data_end+0xfffda2d0>
   193ec:	89400117 	ldw	r5,4(r17)
   193f0:	e009883a 	mov	r4,fp
   193f4:	0019c640 	call	19c64 <_Balloc>
   193f8:	89800417 	ldw	r6,16(r17)
   193fc:	89400304 	addi	r5,r17,12
   19400:	11000304 	addi	r4,r2,12
   19404:	31800084 	addi	r6,r6,2
   19408:	318d883a 	add	r6,r6,r6
   1940c:	318d883a 	add	r6,r6,r6
   19410:	1027883a 	mov	r19,r2
   19414:	0012f240 	call	12f24 <memcpy>
   19418:	01800044 	movi	r6,1
   1941c:	980b883a 	mov	r5,r19
   19420:	e009883a 	mov	r4,fp
   19424:	001a4a00 	call	1a4a0 <__lshift>
   19428:	1029883a 	mov	r20,r2
   1942c:	003ecc06 	br	18f60 <__alt_data_end+0xfffda760>
   19430:	00800e44 	movi	r2,57
   19434:	90809026 	beq	r18,r2,19678 <_dtoa_r+0x152c>
   19438:	92000044 	addi	r8,r18,1
   1943c:	003f1f06 	br	190bc <__alt_data_end+0xfffda8bc>
   19440:	9011883a 	mov	r8,r18
   19444:	8825883a 	mov	r18,r17
   19448:	a023883a 	mov	r17,r20
   1944c:	003e2906 	br	18cf4 <__alt_data_end+0xfffda4f4>
   19450:	002b883a 	mov	r21,zero
   19454:	0023883a 	mov	r17,zero
   19458:	003f5406 	br	191ac <__alt_data_end+0xfffda9ac>
   1945c:	61bfffc4 	addi	r6,r12,-1
   19460:	300490fa 	slli	r2,r6,3
   19464:	00c000f4 	movhi	r3,3
   19468:	18e7ce04 	addi	r3,r3,-24776
   1946c:	1885883a 	add	r2,r3,r2
   19470:	11000017 	ldw	r4,0(r2)
   19474:	11400117 	ldw	r5,4(r2)
   19478:	d8800717 	ldw	r2,28(sp)
   1947c:	880f883a 	mov	r7,r17
   19480:	d9801215 	stw	r6,72(sp)
   19484:	800d883a 	mov	r6,r16
   19488:	db001615 	stw	r12,88(sp)
   1948c:	15c00044 	addi	r23,r2,1
   19490:	00275f00 	call	275f0 <__muldf3>
   19494:	d9401017 	ldw	r5,64(sp)
   19498:	d9000f17 	ldw	r4,60(sp)
   1949c:	d8c01515 	stw	r3,84(sp)
   194a0:	d8801415 	stw	r2,80(sp)
   194a4:	00287580 	call	28758 <__fixdfsi>
   194a8:	1009883a 	mov	r4,r2
   194ac:	1021883a 	mov	r16,r2
   194b0:	00287d80 	call	287d8 <__floatsidf>
   194b4:	d9000f17 	ldw	r4,60(sp)
   194b8:	d9401017 	ldw	r5,64(sp)
   194bc:	100d883a 	mov	r6,r2
   194c0:	180f883a 	mov	r7,r3
   194c4:	0027e5c0 	call	27e5c <__subdf3>
   194c8:	1829883a 	mov	r20,r3
   194cc:	d8c00717 	ldw	r3,28(sp)
   194d0:	84000c04 	addi	r16,r16,48
   194d4:	1023883a 	mov	r17,r2
   194d8:	1c000005 	stb	r16,0(r3)
   194dc:	db001617 	ldw	r12,88(sp)
   194e0:	00800044 	movi	r2,1
   194e4:	60802226 	beq	r12,r2,19570 <_dtoa_r+0x1424>
   194e8:	d9c00717 	ldw	r7,28(sp)
   194ec:	8805883a 	mov	r2,r17
   194f0:	b82b883a 	mov	r21,r23
   194f4:	3b19883a 	add	r12,r7,r12
   194f8:	6023883a 	mov	r17,r12
   194fc:	a007883a 	mov	r3,r20
   19500:	dc800f15 	stw	r18,60(sp)
   19504:	000d883a 	mov	r6,zero
   19508:	01d00934 	movhi	r7,16420
   1950c:	1009883a 	mov	r4,r2
   19510:	180b883a 	mov	r5,r3
   19514:	00275f00 	call	275f0 <__muldf3>
   19518:	180b883a 	mov	r5,r3
   1951c:	1009883a 	mov	r4,r2
   19520:	1829883a 	mov	r20,r3
   19524:	1025883a 	mov	r18,r2
   19528:	00287580 	call	28758 <__fixdfsi>
   1952c:	1009883a 	mov	r4,r2
   19530:	1021883a 	mov	r16,r2
   19534:	00287d80 	call	287d8 <__floatsidf>
   19538:	100d883a 	mov	r6,r2
   1953c:	180f883a 	mov	r7,r3
   19540:	9009883a 	mov	r4,r18
   19544:	a00b883a 	mov	r5,r20
   19548:	84000c04 	addi	r16,r16,48
   1954c:	0027e5c0 	call	27e5c <__subdf3>
   19550:	ad400044 	addi	r21,r21,1
   19554:	ac3fffc5 	stb	r16,-1(r21)
   19558:	ac7fea1e 	bne	r21,r17,19504 <__alt_data_end+0xfffdad04>
   1955c:	1023883a 	mov	r17,r2
   19560:	d8801217 	ldw	r2,72(sp)
   19564:	dc800f17 	ldw	r18,60(sp)
   19568:	1829883a 	mov	r20,r3
   1956c:	b8af883a 	add	r23,r23,r2
   19570:	d9001417 	ldw	r4,80(sp)
   19574:	d9401517 	ldw	r5,84(sp)
   19578:	000d883a 	mov	r6,zero
   1957c:	01cff834 	movhi	r7,16352
   19580:	002611c0 	call	2611c <__adddf3>
   19584:	880d883a 	mov	r6,r17
   19588:	a00f883a 	mov	r7,r20
   1958c:	1009883a 	mov	r4,r2
   19590:	180b883a 	mov	r5,r3
   19594:	00274fc0 	call	274fc <__ledf2>
   19598:	10003e0e 	bge	r2,zero,19694 <_dtoa_r+0x1548>
   1959c:	d9001317 	ldw	r4,76(sp)
   195a0:	bd3fffc3 	ldbu	r20,-1(r23)
   195a4:	d9000515 	stw	r4,20(sp)
   195a8:	003d3b06 	br	18a98 <__alt_data_end+0xfffda298>
   195ac:	0027883a 	mov	r19,zero
   195b0:	003f1b06 	br	19220 <__alt_data_end+0xfffdaa20>
   195b4:	d8800817 	ldw	r2,32(sp)
   195b8:	11e9c83a 	sub	r20,r2,r7
   195bc:	0005883a 	mov	r2,zero
   195c0:	003d5406 	br	18b14 <__alt_data_end+0xfffda314>
   195c4:	00800044 	movi	r2,1
   195c8:	003dc706 	br	18ce8 <__alt_data_end+0xfffda4e8>
   195cc:	d8c00217 	ldw	r3,8(sp)
   195d0:	00800d84 	movi	r2,54
   195d4:	dd400a17 	ldw	r21,40(sp)
   195d8:	10c5c83a 	sub	r2,r2,r3
   195dc:	dd000817 	ldw	r20,32(sp)
   195e0:	003d4c06 	br	18b14 <__alt_data_end+0xfffda314>
   195e4:	dc800f15 	stw	r18,60(sp)
   195e8:	dcc01015 	stw	r19,64(sp)
   195ec:	04000084 	movi	r16,2
   195f0:	003bed06 	br	185a8 <__alt_data_end+0xfffd9da8>
   195f4:	d9000617 	ldw	r4,24(sp)
   195f8:	203f0d26 	beq	r4,zero,19230 <__alt_data_end+0xfffdaa30>
   195fc:	d9800c17 	ldw	r6,48(sp)
   19600:	01bcab0e 	bge	zero,r6,188b0 <__alt_data_end+0xfffda0b0>
   19604:	d9401017 	ldw	r5,64(sp)
   19608:	d9000f17 	ldw	r4,60(sp)
   1960c:	000d883a 	mov	r6,zero
   19610:	01d00934 	movhi	r7,16420
   19614:	00275f00 	call	275f0 <__muldf3>
   19618:	81000044 	addi	r4,r16,1
   1961c:	d8800f15 	stw	r2,60(sp)
   19620:	d8c01015 	stw	r3,64(sp)
   19624:	00287d80 	call	287d8 <__floatsidf>
   19628:	d9800f17 	ldw	r6,60(sp)
   1962c:	d9c01017 	ldw	r7,64(sp)
   19630:	1009883a 	mov	r4,r2
   19634:	180b883a 	mov	r5,r3
   19638:	00275f00 	call	275f0 <__muldf3>
   1963c:	01d00734 	movhi	r7,16412
   19640:	000d883a 	mov	r6,zero
   19644:	1009883a 	mov	r4,r2
   19648:	180b883a 	mov	r5,r3
   1964c:	002611c0 	call	2611c <__adddf3>
   19650:	d9c00517 	ldw	r7,20(sp)
   19654:	047f3034 	movhi	r17,64704
   19658:	1021883a 	mov	r16,r2
   1965c:	39ffffc4 	addi	r7,r7,-1
   19660:	d9c01315 	stw	r7,76(sp)
   19664:	1c63883a 	add	r17,r3,r17
   19668:	db000c17 	ldw	r12,48(sp)
   1966c:	003bea06 	br	18618 <__alt_data_end+0xfffd9e18>
   19670:	dc000915 	stw	r16,36(sp)
   19674:	003e0e06 	br	18eb0 <__alt_data_end+0xfffda6b0>
   19678:	01000e44 	movi	r4,57
   1967c:	8825883a 	mov	r18,r17
   19680:	9dc00044 	addi	r23,r19,1
   19684:	99000005 	stb	r4,0(r19)
   19688:	a023883a 	mov	r17,r20
   1968c:	dc000915 	stw	r16,36(sp)
   19690:	003da406 	br	18d24 <__alt_data_end+0xfffda524>
   19694:	d9801417 	ldw	r6,80(sp)
   19698:	d9c01517 	ldw	r7,84(sp)
   1969c:	0009883a 	mov	r4,zero
   196a0:	014ff834 	movhi	r5,16352
   196a4:	0027e5c0 	call	27e5c <__subdf3>
   196a8:	880d883a 	mov	r6,r17
   196ac:	a00f883a 	mov	r7,r20
   196b0:	1009883a 	mov	r4,r2
   196b4:	180b883a 	mov	r5,r3
   196b8:	00274200 	call	27420 <__gedf2>
   196bc:	00bc7c0e 	bge	zero,r2,188b0 <__alt_data_end+0xfffda0b0>
   196c0:	01000c04 	movi	r4,48
   196c4:	00000106 	br	196cc <_dtoa_r+0x1580>
   196c8:	102f883a 	mov	r23,r2
   196cc:	b8bfffc4 	addi	r2,r23,-1
   196d0:	10c00007 	ldb	r3,0(r2)
   196d4:	193ffc26 	beq	r3,r4,196c8 <__alt_data_end+0xfffdaec8>
   196d8:	d9801317 	ldw	r6,76(sp)
   196dc:	d9800515 	stw	r6,20(sp)
   196e0:	003c4406 	br	187f4 <__alt_data_end+0xfffd9ff4>
   196e4:	d9801317 	ldw	r6,76(sp)
   196e8:	d9800515 	stw	r6,20(sp)
   196ec:	003cea06 	br	18a98 <__alt_data_end+0xfffda298>
   196f0:	dd800f17 	ldw	r22,60(sp)
   196f4:	dcc01017 	ldw	r19,64(sp)
   196f8:	dc801217 	ldw	r18,72(sp)
   196fc:	003c6c06 	br	188b0 <__alt_data_end+0xfffda0b0>
   19700:	903e031e 	bne	r18,zero,18f10 <__alt_data_end+0xfffda710>
   19704:	003ebb06 	br	191f4 <__alt_data_end+0xfffda9f4>
   19708:	103e6c1e 	bne	r2,zero,190bc <__alt_data_end+0xfffda8bc>
   1970c:	4080004c 	andi	r2,r8,1
   19710:	103e6a26 	beq	r2,zero,190bc <__alt_data_end+0xfffda8bc>
   19714:	003e6606 	br	190b0 <__alt_data_end+0xfffda8b0>
   19718:	d8c00317 	ldw	r3,12(sp)
   1971c:	00800084 	movi	r2,2
   19720:	10c02916 	blt	r2,r3,197c8 <_dtoa_r+0x167c>
   19724:	d9000c17 	ldw	r4,48(sp)
   19728:	003e8806 	br	1914c <__alt_data_end+0xfffda94c>
   1972c:	04000084 	movi	r16,2
   19730:	003b9d06 	br	185a8 <__alt_data_end+0xfffd9da8>
   19734:	d9001317 	ldw	r4,76(sp)
   19738:	d9000515 	stw	r4,20(sp)
   1973c:	003cd606 	br	18a98 <__alt_data_end+0xfffda298>
   19740:	d8801317 	ldw	r2,76(sp)
   19744:	d8800515 	stw	r2,20(sp)
   19748:	003c2a06 	br	187f4 <__alt_data_end+0xfffd9ff4>
   1974c:	d9800317 	ldw	r6,12(sp)
   19750:	00800084 	movi	r2,2
   19754:	11801516 	blt	r2,r6,197ac <_dtoa_r+0x1660>
   19758:	d9c00c17 	ldw	r7,48(sp)
   1975c:	d9c00615 	stw	r7,24(sp)
   19760:	003df706 	br	18f40 <__alt_data_end+0xfffda740>
   19764:	193d3926 	beq	r3,r4,18c4c <__alt_data_end+0xfffda44c>
   19768:	00c00f04 	movi	r3,60
   1976c:	1885c83a 	sub	r2,r3,r2
   19770:	003ddf06 	br	18ef0 <__alt_data_end+0xfffda6f0>
   19774:	e009883a 	mov	r4,fp
   19778:	e0001115 	stw	zero,68(fp)
   1977c:	000b883a 	mov	r5,zero
   19780:	0019c640 	call	19c64 <_Balloc>
   19784:	d8800715 	stw	r2,28(sp)
   19788:	d8c00717 	ldw	r3,28(sp)
   1978c:	00bfffc4 	movi	r2,-1
   19790:	01000044 	movi	r4,1
   19794:	d8800c15 	stw	r2,48(sp)
   19798:	e0c01015 	stw	r3,64(fp)
   1979c:	d9000b15 	stw	r4,44(sp)
   197a0:	d8800615 	stw	r2,24(sp)
   197a4:	d8002215 	stw	zero,136(sp)
   197a8:	003c4106 	br	188b0 <__alt_data_end+0xfffda0b0>
   197ac:	d8c00c17 	ldw	r3,48(sp)
   197b0:	d8c00615 	stw	r3,24(sp)
   197b4:	003e7006 	br	19178 <__alt_data_end+0xfffda978>
   197b8:	04400044 	movi	r17,1
   197bc:	003b2006 	br	18440 <__alt_data_end+0xfffd9c40>
   197c0:	000b883a 	mov	r5,zero
   197c4:	003b3d06 	br	184bc <__alt_data_end+0xfffd9cbc>
   197c8:	d8800c17 	ldw	r2,48(sp)
   197cc:	d8800615 	stw	r2,24(sp)
   197d0:	003e6906 	br	19178 <__alt_data_end+0xfffda978>

000197d4 <__sflags>:
   197d4:	28800007 	ldb	r2,0(r5)
   197d8:	00c01c84 	movi	r3,114
   197dc:	10c02426 	beq	r2,r3,19870 <__sflags+0x9c>
   197e0:	00c01dc4 	movi	r3,119
   197e4:	10c01e26 	beq	r2,r3,19860 <__sflags+0x8c>
   197e8:	00c01844 	movi	r3,97
   197ec:	10c00426 	beq	r2,r3,19800 <__sflags+0x2c>
   197f0:	00800584 	movi	r2,22
   197f4:	20800015 	stw	r2,0(r4)
   197f8:	0005883a 	mov	r2,zero
   197fc:	f800283a 	ret
   19800:	02c08204 	movi	r11,520
   19804:	01000044 	movi	r4,1
   19808:	00804204 	movi	r2,264
   1980c:	01c00ac4 	movi	r7,43
   19810:	02bff8c4 	movi	r10,-29
   19814:	027fff04 	movi	r9,-4
   19818:	02001e04 	movi	r8,120
   1981c:	29400044 	addi	r5,r5,1
   19820:	28c00007 	ldb	r3,0(r5)
   19824:	18000626 	beq	r3,zero,19840 <__sflags+0x6c>
   19828:	19c00826 	beq	r3,r7,1984c <__sflags+0x78>
   1982c:	1a3ffb1e 	bne	r3,r8,1981c <__alt_data_end+0xfffdb01c>
   19830:	29400044 	addi	r5,r5,1
   19834:	28c00007 	ldb	r3,0(r5)
   19838:	21020014 	ori	r4,r4,2048
   1983c:	183ffa1e 	bne	r3,zero,19828 <__alt_data_end+0xfffdb028>
   19840:	22c8b03a 	or	r4,r4,r11
   19844:	31000015 	stw	r4,0(r6)
   19848:	f800283a 	ret
   1984c:	1284703a 	and	r2,r2,r10
   19850:	2248703a 	and	r4,r4,r9
   19854:	10800414 	ori	r2,r2,16
   19858:	21000094 	ori	r4,r4,2
   1985c:	003fef06 	br	1981c <__alt_data_end+0xfffdb01c>
   19860:	02c18004 	movi	r11,1536
   19864:	01000044 	movi	r4,1
   19868:	00800204 	movi	r2,8
   1986c:	003fe706 	br	1980c <__alt_data_end+0xfffdb00c>
   19870:	0017883a 	mov	r11,zero
   19874:	0009883a 	mov	r4,zero
   19878:	00800104 	movi	r2,4
   1987c:	003fe306 	br	1980c <__alt_data_end+0xfffdb00c>

00019880 <_isatty_r>:
   19880:	defffd04 	addi	sp,sp,-12
   19884:	dc000015 	stw	r16,0(sp)
   19888:	040000f4 	movhi	r16,3
   1988c:	dc400115 	stw	r17,4(sp)
   19890:	84300b04 	addi	r16,r16,-16340
   19894:	2023883a 	mov	r17,r4
   19898:	2809883a 	mov	r4,r5
   1989c:	dfc00215 	stw	ra,8(sp)
   198a0:	80000015 	stw	zero,0(r16)
   198a4:	0028df00 	call	28df0 <isatty>
   198a8:	00ffffc4 	movi	r3,-1
   198ac:	10c00526 	beq	r2,r3,198c4 <_isatty_r+0x44>
   198b0:	dfc00217 	ldw	ra,8(sp)
   198b4:	dc400117 	ldw	r17,4(sp)
   198b8:	dc000017 	ldw	r16,0(sp)
   198bc:	dec00304 	addi	sp,sp,12
   198c0:	f800283a 	ret
   198c4:	80c00017 	ldw	r3,0(r16)
   198c8:	183ff926 	beq	r3,zero,198b0 <__alt_data_end+0xfffdb0b0>
   198cc:	88c00015 	stw	r3,0(r17)
   198d0:	003ff706 	br	198b0 <__alt_data_end+0xfffdb0b0>

000198d4 <iswspace>:
   198d4:	00803fc4 	movi	r2,255
   198d8:	11000836 	bltu	r2,r4,198fc <iswspace+0x28>
   198dc:	008000f4 	movhi	r2,3
   198e0:	10ac5604 	addi	r2,r2,-20136
   198e4:	10800017 	ldw	r2,0(r2)
   198e8:	1109883a 	add	r4,r2,r4
   198ec:	20800043 	ldbu	r2,1(r4)
   198f0:	1080020c 	andi	r2,r2,8
   198f4:	10803fcc 	andi	r2,r2,255
   198f8:	f800283a 	ret
   198fc:	0005883a 	mov	r2,zero
   19900:	f800283a 	ret

00019904 <_setlocale_r>:
   19904:	30001b26 	beq	r6,zero,19974 <_setlocale_r+0x70>
   19908:	014000f4 	movhi	r5,3
   1990c:	defffe04 	addi	sp,sp,-8
   19910:	2967b404 	addi	r5,r5,-24880
   19914:	3009883a 	mov	r4,r6
   19918:	dc000015 	stw	r16,0(sp)
   1991c:	dfc00115 	stw	ra,4(sp)
   19920:	3021883a 	mov	r16,r6
   19924:	0013e680 	call	13e68 <strcmp>
   19928:	1000061e 	bne	r2,zero,19944 <_setlocale_r+0x40>
   1992c:	008000f4 	movhi	r2,3
   19930:	10a6ec04 	addi	r2,r2,-25680
   19934:	dfc00117 	ldw	ra,4(sp)
   19938:	dc000017 	ldw	r16,0(sp)
   1993c:	dec00204 	addi	sp,sp,8
   19940:	f800283a 	ret
   19944:	014000f4 	movhi	r5,3
   19948:	2966ec04 	addi	r5,r5,-25680
   1994c:	8009883a 	mov	r4,r16
   19950:	0013e680 	call	13e68 <strcmp>
   19954:	103ff526 	beq	r2,zero,1992c <__alt_data_end+0xfffdb12c>
   19958:	014000f4 	movhi	r5,3
   1995c:	2966d604 	addi	r5,r5,-25768
   19960:	8009883a 	mov	r4,r16
   19964:	0013e680 	call	13e68 <strcmp>
   19968:	103ff026 	beq	r2,zero,1992c <__alt_data_end+0xfffdb12c>
   1996c:	0005883a 	mov	r2,zero
   19970:	003ff006 	br	19934 <__alt_data_end+0xfffdb134>
   19974:	008000f4 	movhi	r2,3
   19978:	10a6ec04 	addi	r2,r2,-25680
   1997c:	f800283a 	ret

00019980 <__locale_charset>:
   19980:	008000f4 	movhi	r2,3
   19984:	10ac3904 	addi	r2,r2,-20252
   19988:	f800283a 	ret

0001998c <__locale_mb_cur_max>:
   1998c:	008000f4 	movhi	r2,3
   19990:	10ac5704 	addi	r2,r2,-20132
   19994:	10800017 	ldw	r2,0(r2)
   19998:	f800283a 	ret

0001999c <__locale_msgcharset>:
   1999c:	008000f4 	movhi	r2,3
   199a0:	10ac3104 	addi	r2,r2,-20284
   199a4:	f800283a 	ret

000199a8 <__locale_cjk_lang>:
   199a8:	0005883a 	mov	r2,zero
   199ac:	f800283a 	ret

000199b0 <_localeconv_r>:
   199b0:	008000f4 	movhi	r2,3
   199b4:	10ac4104 	addi	r2,r2,-20220
   199b8:	f800283a 	ret

000199bc <setlocale>:
   199bc:	008000f4 	movhi	r2,3
   199c0:	10ac5304 	addi	r2,r2,-20148
   199c4:	280d883a 	mov	r6,r5
   199c8:	200b883a 	mov	r5,r4
   199cc:	11000017 	ldw	r4,0(r2)
   199d0:	00199041 	jmpi	19904 <_setlocale_r>

000199d4 <localeconv>:
   199d4:	008000f4 	movhi	r2,3
   199d8:	10ac4104 	addi	r2,r2,-20220
   199dc:	f800283a 	ret

000199e0 <_lseek_r>:
   199e0:	defffd04 	addi	sp,sp,-12
   199e4:	2805883a 	mov	r2,r5
   199e8:	dc000015 	stw	r16,0(sp)
   199ec:	040000f4 	movhi	r16,3
   199f0:	dc400115 	stw	r17,4(sp)
   199f4:	300b883a 	mov	r5,r6
   199f8:	84300b04 	addi	r16,r16,-16340
   199fc:	2023883a 	mov	r17,r4
   19a00:	380d883a 	mov	r6,r7
   19a04:	1009883a 	mov	r4,r2
   19a08:	dfc00215 	stw	ra,8(sp)
   19a0c:	80000015 	stw	zero,0(r16)
   19a10:	0028edc0 	call	28edc <lseek>
   19a14:	00ffffc4 	movi	r3,-1
   19a18:	10c00526 	beq	r2,r3,19a30 <_lseek_r+0x50>
   19a1c:	dfc00217 	ldw	ra,8(sp)
   19a20:	dc400117 	ldw	r17,4(sp)
   19a24:	dc000017 	ldw	r16,0(sp)
   19a28:	dec00304 	addi	sp,sp,12
   19a2c:	f800283a 	ret
   19a30:	80c00017 	ldw	r3,0(r16)
   19a34:	183ff926 	beq	r3,zero,19a1c <__alt_data_end+0xfffdb21c>
   19a38:	88c00015 	stw	r3,0(r17)
   19a3c:	003ff706 	br	19a1c <__alt_data_end+0xfffdb21c>

00019a40 <_mbrtowc_r>:
   19a40:	defff704 	addi	sp,sp,-36
   19a44:	008000f4 	movhi	r2,3
   19a48:	dc800715 	stw	r18,28(sp)
   19a4c:	dc400615 	stw	r17,24(sp)
   19a50:	dc000515 	stw	r16,20(sp)
   19a54:	10ac5804 	addi	r2,r2,-20128
   19a58:	dfc00815 	stw	ra,32(sp)
   19a5c:	2021883a 	mov	r16,r4
   19a60:	dc400917 	ldw	r17,36(sp)
   19a64:	14800017 	ldw	r18,0(r2)
   19a68:	30001626 	beq	r6,zero,19ac4 <_mbrtowc_r+0x84>
   19a6c:	d9400215 	stw	r5,8(sp)
   19a70:	d9800315 	stw	r6,12(sp)
   19a74:	d9c00415 	stw	r7,16(sp)
   19a78:	00199800 	call	19980 <__locale_charset>
   19a7c:	d9c00417 	ldw	r7,16(sp)
   19a80:	d9800317 	ldw	r6,12(sp)
   19a84:	d9400217 	ldw	r5,8(sp)
   19a88:	d8800015 	stw	r2,0(sp)
   19a8c:	dc400115 	stw	r17,4(sp)
   19a90:	8009883a 	mov	r4,r16
   19a94:	903ee83a 	callr	r18
   19a98:	00ffffc4 	movi	r3,-1
   19a9c:	10c0031e 	bne	r2,r3,19aac <_mbrtowc_r+0x6c>
   19aa0:	88000015 	stw	zero,0(r17)
   19aa4:	00c02284 	movi	r3,138
   19aa8:	80c00015 	stw	r3,0(r16)
   19aac:	dfc00817 	ldw	ra,32(sp)
   19ab0:	dc800717 	ldw	r18,28(sp)
   19ab4:	dc400617 	ldw	r17,24(sp)
   19ab8:	dc000517 	ldw	r16,20(sp)
   19abc:	dec00904 	addi	sp,sp,36
   19ac0:	f800283a 	ret
   19ac4:	00199800 	call	19980 <__locale_charset>
   19ac8:	018000f4 	movhi	r6,3
   19acc:	31a6d604 	addi	r6,r6,-25768
   19ad0:	dc400115 	stw	r17,4(sp)
   19ad4:	d8800015 	stw	r2,0(sp)
   19ad8:	01c00044 	movi	r7,1
   19adc:	000b883a 	mov	r5,zero
   19ae0:	8009883a 	mov	r4,r16
   19ae4:	903ee83a 	callr	r18
   19ae8:	003feb06 	br	19a98 <__alt_data_end+0xfffdb298>

00019aec <mbrtowc>:
   19aec:	defff704 	addi	sp,sp,-36
   19af0:	008000f4 	movhi	r2,3
   19af4:	dc800415 	stw	r18,16(sp)
   19af8:	dc400315 	stw	r17,12(sp)
   19afc:	10ac5304 	addi	r2,r2,-20148
   19b00:	dfc00815 	stw	ra,32(sp)
   19b04:	dd400715 	stw	r21,28(sp)
   19b08:	dd000615 	stw	r20,24(sp)
   19b0c:	dcc00515 	stw	r19,20(sp)
   19b10:	dc000215 	stw	r16,8(sp)
   19b14:	3825883a 	mov	r18,r7
   19b18:	14400017 	ldw	r17,0(r2)
   19b1c:	28001c26 	beq	r5,zero,19b90 <mbrtowc+0xa4>
   19b20:	008000f4 	movhi	r2,3
   19b24:	10ac5804 	addi	r2,r2,-20128
   19b28:	15400017 	ldw	r21,0(r2)
   19b2c:	2821883a 	mov	r16,r5
   19b30:	2027883a 	mov	r19,r4
   19b34:	3029883a 	mov	r20,r6
   19b38:	00199800 	call	19980 <__locale_charset>
   19b3c:	d8800015 	stw	r2,0(sp)
   19b40:	dc800115 	stw	r18,4(sp)
   19b44:	a00f883a 	mov	r7,r20
   19b48:	800d883a 	mov	r6,r16
   19b4c:	980b883a 	mov	r5,r19
   19b50:	8809883a 	mov	r4,r17
   19b54:	a83ee83a 	callr	r21
   19b58:	00ffffc4 	movi	r3,-1
   19b5c:	10c0031e 	bne	r2,r3,19b6c <mbrtowc+0x80>
   19b60:	90000015 	stw	zero,0(r18)
   19b64:	00c02284 	movi	r3,138
   19b68:	88c00015 	stw	r3,0(r17)
   19b6c:	dfc00817 	ldw	ra,32(sp)
   19b70:	dd400717 	ldw	r21,28(sp)
   19b74:	dd000617 	ldw	r20,24(sp)
   19b78:	dcc00517 	ldw	r19,20(sp)
   19b7c:	dc800417 	ldw	r18,16(sp)
   19b80:	dc400317 	ldw	r17,12(sp)
   19b84:	dc000217 	ldw	r16,8(sp)
   19b88:	dec00904 	addi	sp,sp,36
   19b8c:	f800283a 	ret
   19b90:	008000f4 	movhi	r2,3
   19b94:	10ac5804 	addi	r2,r2,-20128
   19b98:	14000017 	ldw	r16,0(r2)
   19b9c:	00199800 	call	19980 <__locale_charset>
   19ba0:	018000f4 	movhi	r6,3
   19ba4:	31a6d604 	addi	r6,r6,-25768
   19ba8:	dc800115 	stw	r18,4(sp)
   19bac:	d8800015 	stw	r2,0(sp)
   19bb0:	01c00044 	movi	r7,1
   19bb4:	000b883a 	mov	r5,zero
   19bb8:	8809883a 	mov	r4,r17
   19bbc:	803ee83a 	callr	r16
   19bc0:	003fe506 	br	19b58 <__alt_data_end+0xfffdb358>

00019bc4 <__ascii_mbtowc>:
   19bc4:	deffff04 	addi	sp,sp,-4
   19bc8:	28000826 	beq	r5,zero,19bec <__ascii_mbtowc+0x28>
   19bcc:	30000926 	beq	r6,zero,19bf4 <__ascii_mbtowc+0x30>
   19bd0:	38000b26 	beq	r7,zero,19c00 <__ascii_mbtowc+0x3c>
   19bd4:	30800003 	ldbu	r2,0(r6)
   19bd8:	28800015 	stw	r2,0(r5)
   19bdc:	30800003 	ldbu	r2,0(r6)
   19be0:	1004c03a 	cmpne	r2,r2,zero
   19be4:	dec00104 	addi	sp,sp,4
   19be8:	f800283a 	ret
   19bec:	d80b883a 	mov	r5,sp
   19bf0:	303ff71e 	bne	r6,zero,19bd0 <__alt_data_end+0xfffdb3d0>
   19bf4:	0005883a 	mov	r2,zero
   19bf8:	dec00104 	addi	sp,sp,4
   19bfc:	f800283a 	ret
   19c00:	00bfff84 	movi	r2,-2
   19c04:	003ff706 	br	19be4 <__alt_data_end+0xfffdb3e4>

00019c08 <_mbtowc_r>:
   19c08:	008000f4 	movhi	r2,3
   19c0c:	defff804 	addi	sp,sp,-32
   19c10:	10ac5804 	addi	r2,r2,-20128
   19c14:	dfc00715 	stw	ra,28(sp)
   19c18:	dc000615 	stw	r16,24(sp)
   19c1c:	14000017 	ldw	r16,0(r2)
   19c20:	d9000215 	stw	r4,8(sp)
   19c24:	d9400315 	stw	r5,12(sp)
   19c28:	d9800415 	stw	r6,16(sp)
   19c2c:	d9c00515 	stw	r7,20(sp)
   19c30:	00199800 	call	19980 <__locale_charset>
   19c34:	d8800015 	stw	r2,0(sp)
   19c38:	d8800817 	ldw	r2,32(sp)
   19c3c:	d9c00517 	ldw	r7,20(sp)
   19c40:	d9800417 	ldw	r6,16(sp)
   19c44:	d9400317 	ldw	r5,12(sp)
   19c48:	d9000217 	ldw	r4,8(sp)
   19c4c:	d8800115 	stw	r2,4(sp)
   19c50:	803ee83a 	callr	r16
   19c54:	dfc00717 	ldw	ra,28(sp)
   19c58:	dc000617 	ldw	r16,24(sp)
   19c5c:	dec00804 	addi	sp,sp,32
   19c60:	f800283a 	ret

00019c64 <_Balloc>:
   19c64:	20801317 	ldw	r2,76(r4)
   19c68:	defffc04 	addi	sp,sp,-16
   19c6c:	dc400115 	stw	r17,4(sp)
   19c70:	dc000015 	stw	r16,0(sp)
   19c74:	dfc00315 	stw	ra,12(sp)
   19c78:	dc800215 	stw	r18,8(sp)
   19c7c:	2023883a 	mov	r17,r4
   19c80:	2821883a 	mov	r16,r5
   19c84:	10000f26 	beq	r2,zero,19cc4 <_Balloc+0x60>
   19c88:	8407883a 	add	r3,r16,r16
   19c8c:	18c7883a 	add	r3,r3,r3
   19c90:	10c7883a 	add	r3,r2,r3
   19c94:	18800017 	ldw	r2,0(r3)
   19c98:	10001126 	beq	r2,zero,19ce0 <_Balloc+0x7c>
   19c9c:	11000017 	ldw	r4,0(r2)
   19ca0:	19000015 	stw	r4,0(r3)
   19ca4:	10000415 	stw	zero,16(r2)
   19ca8:	10000315 	stw	zero,12(r2)
   19cac:	dfc00317 	ldw	ra,12(sp)
   19cb0:	dc800217 	ldw	r18,8(sp)
   19cb4:	dc400117 	ldw	r17,4(sp)
   19cb8:	dc000017 	ldw	r16,0(sp)
   19cbc:	dec00404 	addi	sp,sp,16
   19cc0:	f800283a 	ret
   19cc4:	01800844 	movi	r6,33
   19cc8:	01400104 	movi	r5,4
   19ccc:	002219c0 	call	2219c <_calloc_r>
   19cd0:	88801315 	stw	r2,76(r17)
   19cd4:	103fec1e 	bne	r2,zero,19c88 <__alt_data_end+0xfffdb488>
   19cd8:	0005883a 	mov	r2,zero
   19cdc:	003ff306 	br	19cac <__alt_data_end+0xfffdb4ac>
   19ce0:	01400044 	movi	r5,1
   19ce4:	2c24983a 	sll	r18,r5,r16
   19ce8:	8809883a 	mov	r4,r17
   19cec:	91800144 	addi	r6,r18,5
   19cf0:	318d883a 	add	r6,r6,r6
   19cf4:	318d883a 	add	r6,r6,r6
   19cf8:	002219c0 	call	2219c <_calloc_r>
   19cfc:	103ff626 	beq	r2,zero,19cd8 <__alt_data_end+0xfffdb4d8>
   19d00:	14000115 	stw	r16,4(r2)
   19d04:	14800215 	stw	r18,8(r2)
   19d08:	003fe606 	br	19ca4 <__alt_data_end+0xfffdb4a4>

00019d0c <_Bfree>:
   19d0c:	28000826 	beq	r5,zero,19d30 <_Bfree+0x24>
   19d10:	28c00117 	ldw	r3,4(r5)
   19d14:	20801317 	ldw	r2,76(r4)
   19d18:	18c7883a 	add	r3,r3,r3
   19d1c:	18c7883a 	add	r3,r3,r3
   19d20:	10c5883a 	add	r2,r2,r3
   19d24:	10c00017 	ldw	r3,0(r2)
   19d28:	28c00015 	stw	r3,0(r5)
   19d2c:	11400015 	stw	r5,0(r2)
   19d30:	f800283a 	ret

00019d34 <__multadd>:
   19d34:	defff704 	addi	sp,sp,-36
   19d38:	dc800215 	stw	r18,8(sp)
   19d3c:	2c800417 	ldw	r18,16(r5)
   19d40:	dd800615 	stw	r22,24(sp)
   19d44:	dd400515 	stw	r21,20(sp)
   19d48:	dd000415 	stw	r20,16(sp)
   19d4c:	dcc00315 	stw	r19,12(sp)
   19d50:	dc400115 	stw	r17,4(sp)
   19d54:	dc000015 	stw	r16,0(sp)
   19d58:	dfc00815 	stw	ra,32(sp)
   19d5c:	ddc00715 	stw	r23,28(sp)
   19d60:	2827883a 	mov	r19,r5
   19d64:	2029883a 	mov	r20,r4
   19d68:	3023883a 	mov	r17,r6
   19d6c:	3821883a 	mov	r16,r7
   19d70:	2d400504 	addi	r21,r5,20
   19d74:	002d883a 	mov	r22,zero
   19d78:	adc00017 	ldw	r23,0(r21)
   19d7c:	880b883a 	mov	r5,r17
   19d80:	ad400104 	addi	r21,r21,4
   19d84:	b93fffcc 	andi	r4,r23,65535
   19d88:	0025ef80 	call	25ef8 <__mulsi3>
   19d8c:	b808d43a 	srli	r4,r23,16
   19d90:	880b883a 	mov	r5,r17
   19d94:	1421883a 	add	r16,r2,r16
   19d98:	0025ef80 	call	25ef8 <__mulsi3>
   19d9c:	800ed43a 	srli	r7,r16,16
   19da0:	80ffffcc 	andi	r3,r16,65535
   19da4:	b5800044 	addi	r22,r22,1
   19da8:	11c5883a 	add	r2,r2,r7
   19dac:	100e943a 	slli	r7,r2,16
   19db0:	1020d43a 	srli	r16,r2,16
   19db4:	38c7883a 	add	r3,r7,r3
   19db8:	a8ffff15 	stw	r3,-4(r21)
   19dbc:	b4bfee16 	blt	r22,r18,19d78 <__alt_data_end+0xfffdb578>
   19dc0:	80000926 	beq	r16,zero,19de8 <__multadd+0xb4>
   19dc4:	98800217 	ldw	r2,8(r19)
   19dc8:	9080130e 	bge	r18,r2,19e18 <__multadd+0xe4>
   19dcc:	90800144 	addi	r2,r18,5
   19dd0:	1085883a 	add	r2,r2,r2
   19dd4:	1085883a 	add	r2,r2,r2
   19dd8:	9885883a 	add	r2,r19,r2
   19ddc:	14000015 	stw	r16,0(r2)
   19de0:	94800044 	addi	r18,r18,1
   19de4:	9c800415 	stw	r18,16(r19)
   19de8:	9805883a 	mov	r2,r19
   19dec:	dfc00817 	ldw	ra,32(sp)
   19df0:	ddc00717 	ldw	r23,28(sp)
   19df4:	dd800617 	ldw	r22,24(sp)
   19df8:	dd400517 	ldw	r21,20(sp)
   19dfc:	dd000417 	ldw	r20,16(sp)
   19e00:	dcc00317 	ldw	r19,12(sp)
   19e04:	dc800217 	ldw	r18,8(sp)
   19e08:	dc400117 	ldw	r17,4(sp)
   19e0c:	dc000017 	ldw	r16,0(sp)
   19e10:	dec00904 	addi	sp,sp,36
   19e14:	f800283a 	ret
   19e18:	99400117 	ldw	r5,4(r19)
   19e1c:	a009883a 	mov	r4,r20
   19e20:	29400044 	addi	r5,r5,1
   19e24:	0019c640 	call	19c64 <_Balloc>
   19e28:	99800417 	ldw	r6,16(r19)
   19e2c:	99400304 	addi	r5,r19,12
   19e30:	11000304 	addi	r4,r2,12
   19e34:	31800084 	addi	r6,r6,2
   19e38:	318d883a 	add	r6,r6,r6
   19e3c:	318d883a 	add	r6,r6,r6
   19e40:	1023883a 	mov	r17,r2
   19e44:	0012f240 	call	12f24 <memcpy>
   19e48:	98000a26 	beq	r19,zero,19e74 <__multadd+0x140>
   19e4c:	98c00117 	ldw	r3,4(r19)
   19e50:	a0801317 	ldw	r2,76(r20)
   19e54:	18c7883a 	add	r3,r3,r3
   19e58:	18c7883a 	add	r3,r3,r3
   19e5c:	10c5883a 	add	r2,r2,r3
   19e60:	10c00017 	ldw	r3,0(r2)
   19e64:	98c00015 	stw	r3,0(r19)
   19e68:	14c00015 	stw	r19,0(r2)
   19e6c:	8827883a 	mov	r19,r17
   19e70:	003fd606 	br	19dcc <__alt_data_end+0xfffdb5cc>
   19e74:	8827883a 	mov	r19,r17
   19e78:	003fd406 	br	19dcc <__alt_data_end+0xfffdb5cc>

00019e7c <__s2b>:
   19e7c:	defff904 	addi	sp,sp,-28
   19e80:	dc400115 	stw	r17,4(sp)
   19e84:	dc000015 	stw	r16,0(sp)
   19e88:	2023883a 	mov	r17,r4
   19e8c:	2821883a 	mov	r16,r5
   19e90:	39000204 	addi	r4,r7,8
   19e94:	01400244 	movi	r5,9
   19e98:	dcc00315 	stw	r19,12(sp)
   19e9c:	dc800215 	stw	r18,8(sp)
   19ea0:	dfc00615 	stw	ra,24(sp)
   19ea4:	dd400515 	stw	r21,20(sp)
   19ea8:	dd000415 	stw	r20,16(sp)
   19eac:	3825883a 	mov	r18,r7
   19eb0:	3027883a 	mov	r19,r6
   19eb4:	0025d440 	call	25d44 <__divsi3>
   19eb8:	00c00044 	movi	r3,1
   19ebc:	000b883a 	mov	r5,zero
   19ec0:	1880030e 	bge	r3,r2,19ed0 <__s2b+0x54>
   19ec4:	18c7883a 	add	r3,r3,r3
   19ec8:	29400044 	addi	r5,r5,1
   19ecc:	18bffd16 	blt	r3,r2,19ec4 <__alt_data_end+0xfffdb6c4>
   19ed0:	8809883a 	mov	r4,r17
   19ed4:	0019c640 	call	19c64 <_Balloc>
   19ed8:	d8c00717 	ldw	r3,28(sp)
   19edc:	10c00515 	stw	r3,20(r2)
   19ee0:	00c00044 	movi	r3,1
   19ee4:	10c00415 	stw	r3,16(r2)
   19ee8:	00c00244 	movi	r3,9
   19eec:	1cc0210e 	bge	r3,r19,19f74 <__s2b+0xf8>
   19ef0:	80eb883a 	add	r21,r16,r3
   19ef4:	a829883a 	mov	r20,r21
   19ef8:	84e1883a 	add	r16,r16,r19
   19efc:	a1c00007 	ldb	r7,0(r20)
   19f00:	01800284 	movi	r6,10
   19f04:	a5000044 	addi	r20,r20,1
   19f08:	100b883a 	mov	r5,r2
   19f0c:	39fff404 	addi	r7,r7,-48
   19f10:	8809883a 	mov	r4,r17
   19f14:	0019d340 	call	19d34 <__multadd>
   19f18:	a43ff81e 	bne	r20,r16,19efc <__alt_data_end+0xfffdb6fc>
   19f1c:	ace1883a 	add	r16,r21,r19
   19f20:	843ffe04 	addi	r16,r16,-8
   19f24:	9c800a0e 	bge	r19,r18,19f50 <__s2b+0xd4>
   19f28:	94e5c83a 	sub	r18,r18,r19
   19f2c:	84a5883a 	add	r18,r16,r18
   19f30:	81c00007 	ldb	r7,0(r16)
   19f34:	01800284 	movi	r6,10
   19f38:	84000044 	addi	r16,r16,1
   19f3c:	100b883a 	mov	r5,r2
   19f40:	39fff404 	addi	r7,r7,-48
   19f44:	8809883a 	mov	r4,r17
   19f48:	0019d340 	call	19d34 <__multadd>
   19f4c:	84bff81e 	bne	r16,r18,19f30 <__alt_data_end+0xfffdb730>
   19f50:	dfc00617 	ldw	ra,24(sp)
   19f54:	dd400517 	ldw	r21,20(sp)
   19f58:	dd000417 	ldw	r20,16(sp)
   19f5c:	dcc00317 	ldw	r19,12(sp)
   19f60:	dc800217 	ldw	r18,8(sp)
   19f64:	dc400117 	ldw	r17,4(sp)
   19f68:	dc000017 	ldw	r16,0(sp)
   19f6c:	dec00704 	addi	sp,sp,28
   19f70:	f800283a 	ret
   19f74:	84000284 	addi	r16,r16,10
   19f78:	1827883a 	mov	r19,r3
   19f7c:	003fe906 	br	19f24 <__alt_data_end+0xfffdb724>

00019f80 <__hi0bits>:
   19f80:	20bfffec 	andhi	r2,r4,65535
   19f84:	1000141e 	bne	r2,zero,19fd8 <__hi0bits+0x58>
   19f88:	2008943a 	slli	r4,r4,16
   19f8c:	00800404 	movi	r2,16
   19f90:	20ffc02c 	andhi	r3,r4,65280
   19f94:	1800021e 	bne	r3,zero,19fa0 <__hi0bits+0x20>
   19f98:	2008923a 	slli	r4,r4,8
   19f9c:	10800204 	addi	r2,r2,8
   19fa0:	20fc002c 	andhi	r3,r4,61440
   19fa4:	1800021e 	bne	r3,zero,19fb0 <__hi0bits+0x30>
   19fa8:	2008913a 	slli	r4,r4,4
   19fac:	10800104 	addi	r2,r2,4
   19fb0:	20f0002c 	andhi	r3,r4,49152
   19fb4:	1800031e 	bne	r3,zero,19fc4 <__hi0bits+0x44>
   19fb8:	2109883a 	add	r4,r4,r4
   19fbc:	10800084 	addi	r2,r2,2
   19fc0:	2109883a 	add	r4,r4,r4
   19fc4:	20000316 	blt	r4,zero,19fd4 <__hi0bits+0x54>
   19fc8:	2110002c 	andhi	r4,r4,16384
   19fcc:	2000041e 	bne	r4,zero,19fe0 <__hi0bits+0x60>
   19fd0:	00800804 	movi	r2,32
   19fd4:	f800283a 	ret
   19fd8:	0005883a 	mov	r2,zero
   19fdc:	003fec06 	br	19f90 <__alt_data_end+0xfffdb790>
   19fe0:	10800044 	addi	r2,r2,1
   19fe4:	f800283a 	ret

00019fe8 <__lo0bits>:
   19fe8:	20c00017 	ldw	r3,0(r4)
   19fec:	188001cc 	andi	r2,r3,7
   19ff0:	10000826 	beq	r2,zero,1a014 <__lo0bits+0x2c>
   19ff4:	1880004c 	andi	r2,r3,1
   19ff8:	1000211e 	bne	r2,zero,1a080 <__lo0bits+0x98>
   19ffc:	1880008c 	andi	r2,r3,2
   1a000:	1000211e 	bne	r2,zero,1a088 <__lo0bits+0xa0>
   1a004:	1806d0ba 	srli	r3,r3,2
   1a008:	00800084 	movi	r2,2
   1a00c:	20c00015 	stw	r3,0(r4)
   1a010:	f800283a 	ret
   1a014:	18bfffcc 	andi	r2,r3,65535
   1a018:	10001326 	beq	r2,zero,1a068 <__lo0bits+0x80>
   1a01c:	0005883a 	mov	r2,zero
   1a020:	19403fcc 	andi	r5,r3,255
   1a024:	2800021e 	bne	r5,zero,1a030 <__lo0bits+0x48>
   1a028:	1806d23a 	srli	r3,r3,8
   1a02c:	10800204 	addi	r2,r2,8
   1a030:	194003cc 	andi	r5,r3,15
   1a034:	2800021e 	bne	r5,zero,1a040 <__lo0bits+0x58>
   1a038:	1806d13a 	srli	r3,r3,4
   1a03c:	10800104 	addi	r2,r2,4
   1a040:	194000cc 	andi	r5,r3,3
   1a044:	2800021e 	bne	r5,zero,1a050 <__lo0bits+0x68>
   1a048:	1806d0ba 	srli	r3,r3,2
   1a04c:	10800084 	addi	r2,r2,2
   1a050:	1940004c 	andi	r5,r3,1
   1a054:	2800081e 	bne	r5,zero,1a078 <__lo0bits+0x90>
   1a058:	1806d07a 	srli	r3,r3,1
   1a05c:	1800051e 	bne	r3,zero,1a074 <__lo0bits+0x8c>
   1a060:	00800804 	movi	r2,32
   1a064:	f800283a 	ret
   1a068:	1806d43a 	srli	r3,r3,16
   1a06c:	00800404 	movi	r2,16
   1a070:	003feb06 	br	1a020 <__alt_data_end+0xfffdb820>
   1a074:	10800044 	addi	r2,r2,1
   1a078:	20c00015 	stw	r3,0(r4)
   1a07c:	f800283a 	ret
   1a080:	0005883a 	mov	r2,zero
   1a084:	f800283a 	ret
   1a088:	1806d07a 	srli	r3,r3,1
   1a08c:	00800044 	movi	r2,1
   1a090:	20c00015 	stw	r3,0(r4)
   1a094:	f800283a 	ret

0001a098 <__i2b>:
   1a098:	defffd04 	addi	sp,sp,-12
   1a09c:	dc000015 	stw	r16,0(sp)
   1a0a0:	04000044 	movi	r16,1
   1a0a4:	dc400115 	stw	r17,4(sp)
   1a0a8:	2823883a 	mov	r17,r5
   1a0ac:	800b883a 	mov	r5,r16
   1a0b0:	dfc00215 	stw	ra,8(sp)
   1a0b4:	0019c640 	call	19c64 <_Balloc>
   1a0b8:	14400515 	stw	r17,20(r2)
   1a0bc:	14000415 	stw	r16,16(r2)
   1a0c0:	dfc00217 	ldw	ra,8(sp)
   1a0c4:	dc400117 	ldw	r17,4(sp)
   1a0c8:	dc000017 	ldw	r16,0(sp)
   1a0cc:	dec00304 	addi	sp,sp,12
   1a0d0:	f800283a 	ret

0001a0d4 <__multiply>:
   1a0d4:	deffef04 	addi	sp,sp,-68
   1a0d8:	dc400815 	stw	r17,32(sp)
   1a0dc:	dc000715 	stw	r16,28(sp)
   1a0e0:	34400417 	ldw	r17,16(r6)
   1a0e4:	2c000417 	ldw	r16,16(r5)
   1a0e8:	dd800d15 	stw	r22,52(sp)
   1a0ec:	dc800915 	stw	r18,36(sp)
   1a0f0:	dfc01015 	stw	ra,64(sp)
   1a0f4:	df000f15 	stw	fp,60(sp)
   1a0f8:	ddc00e15 	stw	r23,56(sp)
   1a0fc:	dd400c15 	stw	r21,48(sp)
   1a100:	dd000b15 	stw	r20,44(sp)
   1a104:	dcc00a15 	stw	r19,40(sp)
   1a108:	2825883a 	mov	r18,r5
   1a10c:	302d883a 	mov	r22,r6
   1a110:	8440050e 	bge	r16,r17,1a128 <__multiply+0x54>
   1a114:	8007883a 	mov	r3,r16
   1a118:	3025883a 	mov	r18,r6
   1a11c:	8821883a 	mov	r16,r17
   1a120:	282d883a 	mov	r22,r5
   1a124:	1823883a 	mov	r17,r3
   1a128:	90800217 	ldw	r2,8(r18)
   1a12c:	8447883a 	add	r3,r16,r17
   1a130:	d8c00215 	stw	r3,8(sp)
   1a134:	91400117 	ldw	r5,4(r18)
   1a138:	10c0010e 	bge	r2,r3,1a140 <__multiply+0x6c>
   1a13c:	29400044 	addi	r5,r5,1
   1a140:	0019c640 	call	19c64 <_Balloc>
   1a144:	d8c00217 	ldw	r3,8(sp)
   1a148:	d8800615 	stw	r2,24(sp)
   1a14c:	18eb883a 	add	r21,r3,r3
   1a150:	ad6b883a 	add	r21,r21,r21
   1a154:	10c00504 	addi	r3,r2,20
   1a158:	1d6b883a 	add	r21,r3,r21
   1a15c:	d8c00115 	stw	r3,4(sp)
   1a160:	dd400315 	stw	r21,12(sp)
   1a164:	1805883a 	mov	r2,r3
   1a168:	1d40042e 	bgeu	r3,r21,1a17c <__multiply+0xa8>
   1a16c:	d8c00317 	ldw	r3,12(sp)
   1a170:	10000015 	stw	zero,0(r2)
   1a174:	10800104 	addi	r2,r2,4
   1a178:	10fffc36 	bltu	r2,r3,1a16c <__alt_data_end+0xfffdb96c>
   1a17c:	8c63883a 	add	r17,r17,r17
   1a180:	b5800504 	addi	r22,r22,20
   1a184:	8c63883a 	add	r17,r17,r17
   1a188:	94800504 	addi	r18,r18,20
   1a18c:	8421883a 	add	r16,r16,r16
   1a190:	b463883a 	add	r17,r22,r17
   1a194:	8421883a 	add	r16,r16,r16
   1a198:	dd800015 	stw	r22,0(sp)
   1a19c:	dc800415 	stw	r18,16(sp)
   1a1a0:	dc400515 	stw	r17,20(sp)
   1a1a4:	9429883a 	add	r20,r18,r16
   1a1a8:	b4404f2e 	bgeu	r22,r17,1a2e8 <__multiply+0x214>
   1a1ac:	d8c00017 	ldw	r3,0(sp)
   1a1b0:	1c800017 	ldw	r18,0(r3)
   1a1b4:	947fffcc 	andi	r17,r18,65535
   1a1b8:	88001e26 	beq	r17,zero,1a234 <__multiply+0x160>
   1a1bc:	dd800117 	ldw	r22,4(sp)
   1a1c0:	dd400417 	ldw	r21,16(sp)
   1a1c4:	0027883a 	mov	r19,zero
   1a1c8:	ac800017 	ldw	r18,0(r21)
   1a1cc:	b4000017 	ldw	r16,0(r22)
   1a1d0:	880b883a 	mov	r5,r17
   1a1d4:	913fffcc 	andi	r4,r18,65535
   1a1d8:	0025ef80 	call	25ef8 <__mulsi3>
   1a1dc:	9008d43a 	srli	r4,r18,16
   1a1e0:	84bfffcc 	andi	r18,r16,65535
   1a1e4:	1485883a 	add	r2,r2,r18
   1a1e8:	14e5883a 	add	r18,r2,r19
   1a1ec:	8020d43a 	srli	r16,r16,16
   1a1f0:	9026d43a 	srli	r19,r18,16
   1a1f4:	880b883a 	mov	r5,r17
   1a1f8:	0025ef80 	call	25ef8 <__mulsi3>
   1a1fc:	1405883a 	add	r2,r2,r16
   1a200:	14e1883a 	add	r16,r2,r19
   1a204:	90ffffcc 	andi	r3,r18,65535
   1a208:	8024943a 	slli	r18,r16,16
   1a20c:	ad400104 	addi	r21,r21,4
   1a210:	b005883a 	mov	r2,r22
   1a214:	90c6b03a 	or	r3,r18,r3
   1a218:	b0c00015 	stw	r3,0(r22)
   1a21c:	8026d43a 	srli	r19,r16,16
   1a220:	b5800104 	addi	r22,r22,4
   1a224:	ad3fe836 	bltu	r21,r20,1a1c8 <__alt_data_end+0xfffdb9c8>
   1a228:	d8c00017 	ldw	r3,0(sp)
   1a22c:	14c00115 	stw	r19,4(r2)
   1a230:	1c800017 	ldw	r18,0(r3)
   1a234:	9024d43a 	srli	r18,r18,16
   1a238:	90002226 	beq	r18,zero,1a2c4 <__multiply+0x1f0>
   1a23c:	d8c00117 	ldw	r3,4(sp)
   1a240:	dd800417 	ldw	r22,16(sp)
   1a244:	002f883a 	mov	r23,zero
   1a248:	1f000017 	ldw	fp,0(r3)
   1a24c:	1823883a 	mov	r17,r3
   1a250:	182b883a 	mov	r21,r3
   1a254:	e021883a 	mov	r16,fp
   1a258:	00000106 	br	1a260 <__multiply+0x18c>
   1a25c:	982b883a 	mov	r21,r19
   1a260:	b100000b 	ldhu	r4,0(r22)
   1a264:	8020d43a 	srli	r16,r16,16
   1a268:	900b883a 	mov	r5,r18
   1a26c:	0025ef80 	call	25ef8 <__mulsi3>
   1a270:	1405883a 	add	r2,r2,r16
   1a274:	15ef883a 	add	r23,r2,r23
   1a278:	b804943a 	slli	r2,r23,16
   1a27c:	e0ffffcc 	andi	r3,fp,65535
   1a280:	8c400104 	addi	r17,r17,4
   1a284:	10c6b03a 	or	r3,r2,r3
   1a288:	88ffff15 	stw	r3,-4(r17)
   1a28c:	b5800104 	addi	r22,r22,4
   1a290:	b13fff17 	ldw	r4,-4(r22)
   1a294:	acc00104 	addi	r19,r21,4
   1a298:	900b883a 	mov	r5,r18
   1a29c:	2008d43a 	srli	r4,r4,16
   1a2a0:	9c000017 	ldw	r16,0(r19)
   1a2a4:	0025ef80 	call	25ef8 <__mulsi3>
   1a2a8:	b806d43a 	srli	r3,r23,16
   1a2ac:	813fffcc 	andi	r4,r16,65535
   1a2b0:	1105883a 	add	r2,r2,r4
   1a2b4:	10f9883a 	add	fp,r2,r3
   1a2b8:	e02ed43a 	srli	r23,fp,16
   1a2bc:	b53fe736 	bltu	r22,r20,1a25c <__alt_data_end+0xfffdba5c>
   1a2c0:	af000115 	stw	fp,4(r21)
   1a2c4:	d8c00017 	ldw	r3,0(sp)
   1a2c8:	d9000517 	ldw	r4,20(sp)
   1a2cc:	18c00104 	addi	r3,r3,4
   1a2d0:	d8c00015 	stw	r3,0(sp)
   1a2d4:	d8c00117 	ldw	r3,4(sp)
   1a2d8:	18c00104 	addi	r3,r3,4
   1a2dc:	d8c00115 	stw	r3,4(sp)
   1a2e0:	d8c00017 	ldw	r3,0(sp)
   1a2e4:	193fb136 	bltu	r3,r4,1a1ac <__alt_data_end+0xfffdb9ac>
   1a2e8:	d8c00217 	ldw	r3,8(sp)
   1a2ec:	00c00c0e 	bge	zero,r3,1a320 <__multiply+0x24c>
   1a2f0:	d8c00317 	ldw	r3,12(sp)
   1a2f4:	18bfff17 	ldw	r2,-4(r3)
   1a2f8:	1d7fff04 	addi	r21,r3,-4
   1a2fc:	10000326 	beq	r2,zero,1a30c <__multiply+0x238>
   1a300:	00000706 	br	1a320 <__multiply+0x24c>
   1a304:	a8800017 	ldw	r2,0(r21)
   1a308:	1000051e 	bne	r2,zero,1a320 <__multiply+0x24c>
   1a30c:	d8c00217 	ldw	r3,8(sp)
   1a310:	ad7fff04 	addi	r21,r21,-4
   1a314:	18ffffc4 	addi	r3,r3,-1
   1a318:	d8c00215 	stw	r3,8(sp)
   1a31c:	183ff91e 	bne	r3,zero,1a304 <__alt_data_end+0xfffdbb04>
   1a320:	d8c00617 	ldw	r3,24(sp)
   1a324:	d9000217 	ldw	r4,8(sp)
   1a328:	1805883a 	mov	r2,r3
   1a32c:	19000415 	stw	r4,16(r3)
   1a330:	dfc01017 	ldw	ra,64(sp)
   1a334:	df000f17 	ldw	fp,60(sp)
   1a338:	ddc00e17 	ldw	r23,56(sp)
   1a33c:	dd800d17 	ldw	r22,52(sp)
   1a340:	dd400c17 	ldw	r21,48(sp)
   1a344:	dd000b17 	ldw	r20,44(sp)
   1a348:	dcc00a17 	ldw	r19,40(sp)
   1a34c:	dc800917 	ldw	r18,36(sp)
   1a350:	dc400817 	ldw	r17,32(sp)
   1a354:	dc000717 	ldw	r16,28(sp)
   1a358:	dec01104 	addi	sp,sp,68
   1a35c:	f800283a 	ret

0001a360 <__pow5mult>:
   1a360:	defffa04 	addi	sp,sp,-24
   1a364:	dcc00315 	stw	r19,12(sp)
   1a368:	dc000015 	stw	r16,0(sp)
   1a36c:	dfc00515 	stw	ra,20(sp)
   1a370:	dd000415 	stw	r20,16(sp)
   1a374:	dc800215 	stw	r18,8(sp)
   1a378:	dc400115 	stw	r17,4(sp)
   1a37c:	308000cc 	andi	r2,r6,3
   1a380:	3021883a 	mov	r16,r6
   1a384:	2027883a 	mov	r19,r4
   1a388:	10002f1e 	bne	r2,zero,1a448 <__pow5mult+0xe8>
   1a38c:	2825883a 	mov	r18,r5
   1a390:	8021d0ba 	srai	r16,r16,2
   1a394:	80001a26 	beq	r16,zero,1a400 <__pow5mult+0xa0>
   1a398:	9c401217 	ldw	r17,72(r19)
   1a39c:	8800061e 	bne	r17,zero,1a3b8 <__pow5mult+0x58>
   1a3a0:	00003406 	br	1a474 <__pow5mult+0x114>
   1a3a4:	8021d07a 	srai	r16,r16,1
   1a3a8:	80001526 	beq	r16,zero,1a400 <__pow5mult+0xa0>
   1a3ac:	88800017 	ldw	r2,0(r17)
   1a3b0:	10001c26 	beq	r2,zero,1a424 <__pow5mult+0xc4>
   1a3b4:	1023883a 	mov	r17,r2
   1a3b8:	8080004c 	andi	r2,r16,1
   1a3bc:	103ff926 	beq	r2,zero,1a3a4 <__alt_data_end+0xfffdbba4>
   1a3c0:	880d883a 	mov	r6,r17
   1a3c4:	900b883a 	mov	r5,r18
   1a3c8:	9809883a 	mov	r4,r19
   1a3cc:	001a0d40 	call	1a0d4 <__multiply>
   1a3d0:	90001b26 	beq	r18,zero,1a440 <__pow5mult+0xe0>
   1a3d4:	91000117 	ldw	r4,4(r18)
   1a3d8:	98c01317 	ldw	r3,76(r19)
   1a3dc:	8021d07a 	srai	r16,r16,1
   1a3e0:	2109883a 	add	r4,r4,r4
   1a3e4:	2109883a 	add	r4,r4,r4
   1a3e8:	1907883a 	add	r3,r3,r4
   1a3ec:	19000017 	ldw	r4,0(r3)
   1a3f0:	91000015 	stw	r4,0(r18)
   1a3f4:	1c800015 	stw	r18,0(r3)
   1a3f8:	1025883a 	mov	r18,r2
   1a3fc:	803feb1e 	bne	r16,zero,1a3ac <__alt_data_end+0xfffdbbac>
   1a400:	9005883a 	mov	r2,r18
   1a404:	dfc00517 	ldw	ra,20(sp)
   1a408:	dd000417 	ldw	r20,16(sp)
   1a40c:	dcc00317 	ldw	r19,12(sp)
   1a410:	dc800217 	ldw	r18,8(sp)
   1a414:	dc400117 	ldw	r17,4(sp)
   1a418:	dc000017 	ldw	r16,0(sp)
   1a41c:	dec00604 	addi	sp,sp,24
   1a420:	f800283a 	ret
   1a424:	880d883a 	mov	r6,r17
   1a428:	880b883a 	mov	r5,r17
   1a42c:	9809883a 	mov	r4,r19
   1a430:	001a0d40 	call	1a0d4 <__multiply>
   1a434:	88800015 	stw	r2,0(r17)
   1a438:	10000015 	stw	zero,0(r2)
   1a43c:	003fdd06 	br	1a3b4 <__alt_data_end+0xfffdbbb4>
   1a440:	1025883a 	mov	r18,r2
   1a444:	003fd706 	br	1a3a4 <__alt_data_end+0xfffdbba4>
   1a448:	10bfffc4 	addi	r2,r2,-1
   1a44c:	1085883a 	add	r2,r2,r2
   1a450:	00c000f4 	movhi	r3,3
   1a454:	18e7b704 	addi	r3,r3,-24868
   1a458:	1085883a 	add	r2,r2,r2
   1a45c:	1885883a 	add	r2,r3,r2
   1a460:	11800017 	ldw	r6,0(r2)
   1a464:	000f883a 	mov	r7,zero
   1a468:	0019d340 	call	19d34 <__multadd>
   1a46c:	1025883a 	mov	r18,r2
   1a470:	003fc706 	br	1a390 <__alt_data_end+0xfffdbb90>
   1a474:	05000044 	movi	r20,1
   1a478:	a00b883a 	mov	r5,r20
   1a47c:	9809883a 	mov	r4,r19
   1a480:	0019c640 	call	19c64 <_Balloc>
   1a484:	1023883a 	mov	r17,r2
   1a488:	00809c44 	movi	r2,625
   1a48c:	88800515 	stw	r2,20(r17)
   1a490:	8d000415 	stw	r20,16(r17)
   1a494:	9c401215 	stw	r17,72(r19)
   1a498:	88000015 	stw	zero,0(r17)
   1a49c:	003fc606 	br	1a3b8 <__alt_data_end+0xfffdbbb8>

0001a4a0 <__lshift>:
   1a4a0:	defff904 	addi	sp,sp,-28
   1a4a4:	dd400515 	stw	r21,20(sp)
   1a4a8:	dcc00315 	stw	r19,12(sp)
   1a4ac:	302bd17a 	srai	r21,r6,5
   1a4b0:	2cc00417 	ldw	r19,16(r5)
   1a4b4:	28800217 	ldw	r2,8(r5)
   1a4b8:	dd000415 	stw	r20,16(sp)
   1a4bc:	ace7883a 	add	r19,r21,r19
   1a4c0:	dc800215 	stw	r18,8(sp)
   1a4c4:	dc400115 	stw	r17,4(sp)
   1a4c8:	dc000015 	stw	r16,0(sp)
   1a4cc:	dfc00615 	stw	ra,24(sp)
   1a4d0:	9c000044 	addi	r16,r19,1
   1a4d4:	2823883a 	mov	r17,r5
   1a4d8:	3029883a 	mov	r20,r6
   1a4dc:	2025883a 	mov	r18,r4
   1a4e0:	29400117 	ldw	r5,4(r5)
   1a4e4:	1400030e 	bge	r2,r16,1a4f4 <__lshift+0x54>
   1a4e8:	1085883a 	add	r2,r2,r2
   1a4ec:	29400044 	addi	r5,r5,1
   1a4f0:	143ffd16 	blt	r2,r16,1a4e8 <__alt_data_end+0xfffdbce8>
   1a4f4:	9009883a 	mov	r4,r18
   1a4f8:	0019c640 	call	19c64 <_Balloc>
   1a4fc:	10c00504 	addi	r3,r2,20
   1a500:	0540070e 	bge	zero,r21,1a520 <__lshift+0x80>
   1a504:	ad6b883a 	add	r21,r21,r21
   1a508:	ad6b883a 	add	r21,r21,r21
   1a50c:	1809883a 	mov	r4,r3
   1a510:	1d47883a 	add	r3,r3,r21
   1a514:	20000015 	stw	zero,0(r4)
   1a518:	21000104 	addi	r4,r4,4
   1a51c:	193ffd1e 	bne	r3,r4,1a514 <__alt_data_end+0xfffdbd14>
   1a520:	8a000417 	ldw	r8,16(r17)
   1a524:	89000504 	addi	r4,r17,20
   1a528:	a18007cc 	andi	r6,r20,31
   1a52c:	4211883a 	add	r8,r8,r8
   1a530:	4211883a 	add	r8,r8,r8
   1a534:	2211883a 	add	r8,r4,r8
   1a538:	30002326 	beq	r6,zero,1a5c8 <__lshift+0x128>
   1a53c:	02400804 	movi	r9,32
   1a540:	4993c83a 	sub	r9,r9,r6
   1a544:	000b883a 	mov	r5,zero
   1a548:	21c00017 	ldw	r7,0(r4)
   1a54c:	1815883a 	mov	r10,r3
   1a550:	18c00104 	addi	r3,r3,4
   1a554:	398e983a 	sll	r7,r7,r6
   1a558:	21000104 	addi	r4,r4,4
   1a55c:	394ab03a 	or	r5,r7,r5
   1a560:	197fff15 	stw	r5,-4(r3)
   1a564:	217fff17 	ldw	r5,-4(r4)
   1a568:	2a4ad83a 	srl	r5,r5,r9
   1a56c:	223ff636 	bltu	r4,r8,1a548 <__alt_data_end+0xfffdbd48>
   1a570:	51400115 	stw	r5,4(r10)
   1a574:	28001a1e 	bne	r5,zero,1a5e0 <__lshift+0x140>
   1a578:	843fffc4 	addi	r16,r16,-1
   1a57c:	14000415 	stw	r16,16(r2)
   1a580:	88000826 	beq	r17,zero,1a5a4 <__lshift+0x104>
   1a584:	89000117 	ldw	r4,4(r17)
   1a588:	90c01317 	ldw	r3,76(r18)
   1a58c:	2109883a 	add	r4,r4,r4
   1a590:	2109883a 	add	r4,r4,r4
   1a594:	1907883a 	add	r3,r3,r4
   1a598:	19000017 	ldw	r4,0(r3)
   1a59c:	89000015 	stw	r4,0(r17)
   1a5a0:	1c400015 	stw	r17,0(r3)
   1a5a4:	dfc00617 	ldw	ra,24(sp)
   1a5a8:	dd400517 	ldw	r21,20(sp)
   1a5ac:	dd000417 	ldw	r20,16(sp)
   1a5b0:	dcc00317 	ldw	r19,12(sp)
   1a5b4:	dc800217 	ldw	r18,8(sp)
   1a5b8:	dc400117 	ldw	r17,4(sp)
   1a5bc:	dc000017 	ldw	r16,0(sp)
   1a5c0:	dec00704 	addi	sp,sp,28
   1a5c4:	f800283a 	ret
   1a5c8:	21400017 	ldw	r5,0(r4)
   1a5cc:	18c00104 	addi	r3,r3,4
   1a5d0:	21000104 	addi	r4,r4,4
   1a5d4:	197fff15 	stw	r5,-4(r3)
   1a5d8:	223ffb36 	bltu	r4,r8,1a5c8 <__alt_data_end+0xfffdbdc8>
   1a5dc:	003fe606 	br	1a578 <__alt_data_end+0xfffdbd78>
   1a5e0:	9c000084 	addi	r16,r19,2
   1a5e4:	003fe406 	br	1a578 <__alt_data_end+0xfffdbd78>

0001a5e8 <__mcmp>:
   1a5e8:	20800417 	ldw	r2,16(r4)
   1a5ec:	28c00417 	ldw	r3,16(r5)
   1a5f0:	10c5c83a 	sub	r2,r2,r3
   1a5f4:	1000111e 	bne	r2,zero,1a63c <__mcmp+0x54>
   1a5f8:	18c7883a 	add	r3,r3,r3
   1a5fc:	18c7883a 	add	r3,r3,r3
   1a600:	21000504 	addi	r4,r4,20
   1a604:	29400504 	addi	r5,r5,20
   1a608:	20c5883a 	add	r2,r4,r3
   1a60c:	28cb883a 	add	r5,r5,r3
   1a610:	00000106 	br	1a618 <__mcmp+0x30>
   1a614:	20800a2e 	bgeu	r4,r2,1a640 <__mcmp+0x58>
   1a618:	10bfff04 	addi	r2,r2,-4
   1a61c:	297fff04 	addi	r5,r5,-4
   1a620:	11800017 	ldw	r6,0(r2)
   1a624:	28c00017 	ldw	r3,0(r5)
   1a628:	30fffa26 	beq	r6,r3,1a614 <__alt_data_end+0xfffdbe14>
   1a62c:	30c00236 	bltu	r6,r3,1a638 <__mcmp+0x50>
   1a630:	00800044 	movi	r2,1
   1a634:	f800283a 	ret
   1a638:	00bfffc4 	movi	r2,-1
   1a63c:	f800283a 	ret
   1a640:	0005883a 	mov	r2,zero
   1a644:	f800283a 	ret

0001a648 <__mdiff>:
   1a648:	28c00417 	ldw	r3,16(r5)
   1a64c:	30800417 	ldw	r2,16(r6)
   1a650:	defffa04 	addi	sp,sp,-24
   1a654:	dcc00315 	stw	r19,12(sp)
   1a658:	dc800215 	stw	r18,8(sp)
   1a65c:	dfc00515 	stw	ra,20(sp)
   1a660:	dd000415 	stw	r20,16(sp)
   1a664:	dc400115 	stw	r17,4(sp)
   1a668:	dc000015 	stw	r16,0(sp)
   1a66c:	1887c83a 	sub	r3,r3,r2
   1a670:	2825883a 	mov	r18,r5
   1a674:	3027883a 	mov	r19,r6
   1a678:	1800141e 	bne	r3,zero,1a6cc <__mdiff+0x84>
   1a67c:	1085883a 	add	r2,r2,r2
   1a680:	1085883a 	add	r2,r2,r2
   1a684:	2a000504 	addi	r8,r5,20
   1a688:	34000504 	addi	r16,r6,20
   1a68c:	4087883a 	add	r3,r8,r2
   1a690:	8085883a 	add	r2,r16,r2
   1a694:	00000106 	br	1a69c <__mdiff+0x54>
   1a698:	40c0592e 	bgeu	r8,r3,1a800 <__mdiff+0x1b8>
   1a69c:	18ffff04 	addi	r3,r3,-4
   1a6a0:	10bfff04 	addi	r2,r2,-4
   1a6a4:	19c00017 	ldw	r7,0(r3)
   1a6a8:	11400017 	ldw	r5,0(r2)
   1a6ac:	397ffa26 	beq	r7,r5,1a698 <__alt_data_end+0xfffdbe98>
   1a6b0:	3940592e 	bgeu	r7,r5,1a818 <__mdiff+0x1d0>
   1a6b4:	9005883a 	mov	r2,r18
   1a6b8:	4023883a 	mov	r17,r8
   1a6bc:	9825883a 	mov	r18,r19
   1a6c0:	05000044 	movi	r20,1
   1a6c4:	1027883a 	mov	r19,r2
   1a6c8:	00000406 	br	1a6dc <__mdiff+0x94>
   1a6cc:	18005616 	blt	r3,zero,1a828 <__mdiff+0x1e0>
   1a6d0:	34400504 	addi	r17,r6,20
   1a6d4:	2c000504 	addi	r16,r5,20
   1a6d8:	0029883a 	mov	r20,zero
   1a6dc:	91400117 	ldw	r5,4(r18)
   1a6e0:	0019c640 	call	19c64 <_Balloc>
   1a6e4:	92400417 	ldw	r9,16(r18)
   1a6e8:	9b000417 	ldw	r12,16(r19)
   1a6ec:	12c00504 	addi	r11,r2,20
   1a6f0:	4a51883a 	add	r8,r9,r9
   1a6f4:	6319883a 	add	r12,r12,r12
   1a6f8:	4211883a 	add	r8,r8,r8
   1a6fc:	6319883a 	add	r12,r12,r12
   1a700:	15000315 	stw	r20,12(r2)
   1a704:	8211883a 	add	r8,r16,r8
   1a708:	8b19883a 	add	r12,r17,r12
   1a70c:	0007883a 	mov	r3,zero
   1a710:	81400017 	ldw	r5,0(r16)
   1a714:	89c00017 	ldw	r7,0(r17)
   1a718:	59800104 	addi	r6,r11,4
   1a71c:	293fffcc 	andi	r4,r5,65535
   1a720:	20c7883a 	add	r3,r4,r3
   1a724:	393fffcc 	andi	r4,r7,65535
   1a728:	1909c83a 	sub	r4,r3,r4
   1a72c:	280ad43a 	srli	r5,r5,16
   1a730:	380ed43a 	srli	r7,r7,16
   1a734:	2007d43a 	srai	r3,r4,16
   1a738:	213fffcc 	andi	r4,r4,65535
   1a73c:	29cbc83a 	sub	r5,r5,r7
   1a740:	28c7883a 	add	r3,r5,r3
   1a744:	180a943a 	slli	r5,r3,16
   1a748:	8c400104 	addi	r17,r17,4
   1a74c:	84000104 	addi	r16,r16,4
   1a750:	2908b03a 	or	r4,r5,r4
   1a754:	59000015 	stw	r4,0(r11)
   1a758:	1807d43a 	srai	r3,r3,16
   1a75c:	3015883a 	mov	r10,r6
   1a760:	3017883a 	mov	r11,r6
   1a764:	8b3fea36 	bltu	r17,r12,1a710 <__alt_data_end+0xfffdbf10>
   1a768:	8200162e 	bgeu	r16,r8,1a7c4 <__mdiff+0x17c>
   1a76c:	8017883a 	mov	r11,r16
   1a770:	59400017 	ldw	r5,0(r11)
   1a774:	31800104 	addi	r6,r6,4
   1a778:	5ac00104 	addi	r11,r11,4
   1a77c:	293fffcc 	andi	r4,r5,65535
   1a780:	20c7883a 	add	r3,r4,r3
   1a784:	280ed43a 	srli	r7,r5,16
   1a788:	180bd43a 	srai	r5,r3,16
   1a78c:	193fffcc 	andi	r4,r3,65535
   1a790:	3947883a 	add	r3,r7,r5
   1a794:	180a943a 	slli	r5,r3,16
   1a798:	1807d43a 	srai	r3,r3,16
   1a79c:	2908b03a 	or	r4,r5,r4
   1a7a0:	313fff15 	stw	r4,-4(r6)
   1a7a4:	5a3ff236 	bltu	r11,r8,1a770 <__alt_data_end+0xfffdbf70>
   1a7a8:	0406303a 	nor	r3,zero,r16
   1a7ac:	1a07883a 	add	r3,r3,r8
   1a7b0:	1806d0ba 	srli	r3,r3,2
   1a7b4:	18c00044 	addi	r3,r3,1
   1a7b8:	18c7883a 	add	r3,r3,r3
   1a7bc:	18c7883a 	add	r3,r3,r3
   1a7c0:	50d5883a 	add	r10,r10,r3
   1a7c4:	50ffff04 	addi	r3,r10,-4
   1a7c8:	2000041e 	bne	r4,zero,1a7dc <__mdiff+0x194>
   1a7cc:	18ffff04 	addi	r3,r3,-4
   1a7d0:	19000017 	ldw	r4,0(r3)
   1a7d4:	4a7fffc4 	addi	r9,r9,-1
   1a7d8:	203ffc26 	beq	r4,zero,1a7cc <__alt_data_end+0xfffdbfcc>
   1a7dc:	12400415 	stw	r9,16(r2)
   1a7e0:	dfc00517 	ldw	ra,20(sp)
   1a7e4:	dd000417 	ldw	r20,16(sp)
   1a7e8:	dcc00317 	ldw	r19,12(sp)
   1a7ec:	dc800217 	ldw	r18,8(sp)
   1a7f0:	dc400117 	ldw	r17,4(sp)
   1a7f4:	dc000017 	ldw	r16,0(sp)
   1a7f8:	dec00604 	addi	sp,sp,24
   1a7fc:	f800283a 	ret
   1a800:	000b883a 	mov	r5,zero
   1a804:	0019c640 	call	19c64 <_Balloc>
   1a808:	00c00044 	movi	r3,1
   1a80c:	10c00415 	stw	r3,16(r2)
   1a810:	10000515 	stw	zero,20(r2)
   1a814:	003ff206 	br	1a7e0 <__alt_data_end+0xfffdbfe0>
   1a818:	8023883a 	mov	r17,r16
   1a81c:	0029883a 	mov	r20,zero
   1a820:	4021883a 	mov	r16,r8
   1a824:	003fad06 	br	1a6dc <__alt_data_end+0xfffdbedc>
   1a828:	9005883a 	mov	r2,r18
   1a82c:	94400504 	addi	r17,r18,20
   1a830:	9c000504 	addi	r16,r19,20
   1a834:	9825883a 	mov	r18,r19
   1a838:	05000044 	movi	r20,1
   1a83c:	1027883a 	mov	r19,r2
   1a840:	003fa606 	br	1a6dc <__alt_data_end+0xfffdbedc>

0001a844 <__ulp>:
   1a844:	295ffc2c 	andhi	r5,r5,32752
   1a848:	00bf3034 	movhi	r2,64704
   1a84c:	2887883a 	add	r3,r5,r2
   1a850:	00c0020e 	bge	zero,r3,1a85c <__ulp+0x18>
   1a854:	0005883a 	mov	r2,zero
   1a858:	f800283a 	ret
   1a85c:	00c7c83a 	sub	r3,zero,r3
   1a860:	1807d53a 	srai	r3,r3,20
   1a864:	008004c4 	movi	r2,19
   1a868:	10c00b0e 	bge	r2,r3,1a898 <__ulp+0x54>
   1a86c:	18bffb04 	addi	r2,r3,-20
   1a870:	01000784 	movi	r4,30
   1a874:	0007883a 	mov	r3,zero
   1a878:	20800516 	blt	r4,r2,1a890 <__ulp+0x4c>
   1a87c:	010007c4 	movi	r4,31
   1a880:	2089c83a 	sub	r4,r4,r2
   1a884:	00800044 	movi	r2,1
   1a888:	1104983a 	sll	r2,r2,r4
   1a88c:	f800283a 	ret
   1a890:	00800044 	movi	r2,1
   1a894:	f800283a 	ret
   1a898:	01400234 	movhi	r5,8
   1a89c:	28c7d83a 	sra	r3,r5,r3
   1a8a0:	0005883a 	mov	r2,zero
   1a8a4:	f800283a 	ret

0001a8a8 <__b2d>:
   1a8a8:	defffa04 	addi	sp,sp,-24
   1a8ac:	dc000015 	stw	r16,0(sp)
   1a8b0:	24000417 	ldw	r16,16(r4)
   1a8b4:	dc400115 	stw	r17,4(sp)
   1a8b8:	24400504 	addi	r17,r4,20
   1a8bc:	8421883a 	add	r16,r16,r16
   1a8c0:	8421883a 	add	r16,r16,r16
   1a8c4:	8c21883a 	add	r16,r17,r16
   1a8c8:	dc800215 	stw	r18,8(sp)
   1a8cc:	84bfff17 	ldw	r18,-4(r16)
   1a8d0:	dd000415 	stw	r20,16(sp)
   1a8d4:	dcc00315 	stw	r19,12(sp)
   1a8d8:	9009883a 	mov	r4,r18
   1a8dc:	2829883a 	mov	r20,r5
   1a8e0:	dfc00515 	stw	ra,20(sp)
   1a8e4:	0019f800 	call	19f80 <__hi0bits>
   1a8e8:	00c00804 	movi	r3,32
   1a8ec:	1889c83a 	sub	r4,r3,r2
   1a8f0:	a1000015 	stw	r4,0(r20)
   1a8f4:	01000284 	movi	r4,10
   1a8f8:	84ffff04 	addi	r19,r16,-4
   1a8fc:	20801216 	blt	r4,r2,1a948 <__b2d+0xa0>
   1a900:	018002c4 	movi	r6,11
   1a904:	308dc83a 	sub	r6,r6,r2
   1a908:	9186d83a 	srl	r3,r18,r6
   1a90c:	18cffc34 	orhi	r3,r3,16368
   1a910:	8cc0212e 	bgeu	r17,r19,1a998 <__b2d+0xf0>
   1a914:	813ffe17 	ldw	r4,-8(r16)
   1a918:	218cd83a 	srl	r6,r4,r6
   1a91c:	10800544 	addi	r2,r2,21
   1a920:	9084983a 	sll	r2,r18,r2
   1a924:	1184b03a 	or	r2,r2,r6
   1a928:	dfc00517 	ldw	ra,20(sp)
   1a92c:	dd000417 	ldw	r20,16(sp)
   1a930:	dcc00317 	ldw	r19,12(sp)
   1a934:	dc800217 	ldw	r18,8(sp)
   1a938:	dc400117 	ldw	r17,4(sp)
   1a93c:	dc000017 	ldw	r16,0(sp)
   1a940:	dec00604 	addi	sp,sp,24
   1a944:	f800283a 	ret
   1a948:	8cc00f2e 	bgeu	r17,r19,1a988 <__b2d+0xe0>
   1a94c:	117ffd44 	addi	r5,r2,-11
   1a950:	80bffe17 	ldw	r2,-8(r16)
   1a954:	28000e26 	beq	r5,zero,1a990 <__b2d+0xe8>
   1a958:	1949c83a 	sub	r4,r3,r5
   1a95c:	9164983a 	sll	r18,r18,r5
   1a960:	1106d83a 	srl	r3,r2,r4
   1a964:	81bffe04 	addi	r6,r16,-8
   1a968:	948ffc34 	orhi	r18,r18,16368
   1a96c:	90c6b03a 	or	r3,r18,r3
   1a970:	89800e2e 	bgeu	r17,r6,1a9ac <__b2d+0x104>
   1a974:	81bffd17 	ldw	r6,-12(r16)
   1a978:	1144983a 	sll	r2,r2,r5
   1a97c:	310ad83a 	srl	r5,r6,r4
   1a980:	2884b03a 	or	r2,r5,r2
   1a984:	003fe806 	br	1a928 <__alt_data_end+0xfffdc128>
   1a988:	10bffd44 	addi	r2,r2,-11
   1a98c:	1000041e 	bne	r2,zero,1a9a0 <__b2d+0xf8>
   1a990:	90cffc34 	orhi	r3,r18,16368
   1a994:	003fe406 	br	1a928 <__alt_data_end+0xfffdc128>
   1a998:	000d883a 	mov	r6,zero
   1a99c:	003fdf06 	br	1a91c <__alt_data_end+0xfffdc11c>
   1a9a0:	90a4983a 	sll	r18,r18,r2
   1a9a4:	0005883a 	mov	r2,zero
   1a9a8:	003ff906 	br	1a990 <__alt_data_end+0xfffdc190>
   1a9ac:	1144983a 	sll	r2,r2,r5
   1a9b0:	003fdd06 	br	1a928 <__alt_data_end+0xfffdc128>

0001a9b4 <__d2b>:
   1a9b4:	defff804 	addi	sp,sp,-32
   1a9b8:	dc000215 	stw	r16,8(sp)
   1a9bc:	3021883a 	mov	r16,r6
   1a9c0:	dc400315 	stw	r17,12(sp)
   1a9c4:	8022907a 	slli	r17,r16,1
   1a9c8:	dd000615 	stw	r20,24(sp)
   1a9cc:	2829883a 	mov	r20,r5
   1a9d0:	01400044 	movi	r5,1
   1a9d4:	dcc00515 	stw	r19,20(sp)
   1a9d8:	dc800415 	stw	r18,16(sp)
   1a9dc:	dfc00715 	stw	ra,28(sp)
   1a9e0:	3825883a 	mov	r18,r7
   1a9e4:	8822d57a 	srli	r17,r17,21
   1a9e8:	0019c640 	call	19c64 <_Balloc>
   1a9ec:	1027883a 	mov	r19,r2
   1a9f0:	00800434 	movhi	r2,16
   1a9f4:	10bfffc4 	addi	r2,r2,-1
   1a9f8:	808c703a 	and	r6,r16,r2
   1a9fc:	88000126 	beq	r17,zero,1aa04 <__d2b+0x50>
   1aa00:	31800434 	orhi	r6,r6,16
   1aa04:	d9800015 	stw	r6,0(sp)
   1aa08:	a0002426 	beq	r20,zero,1aa9c <__d2b+0xe8>
   1aa0c:	d9000104 	addi	r4,sp,4
   1aa10:	dd000115 	stw	r20,4(sp)
   1aa14:	0019fe80 	call	19fe8 <__lo0bits>
   1aa18:	d8c00017 	ldw	r3,0(sp)
   1aa1c:	10002f1e 	bne	r2,zero,1aadc <__d2b+0x128>
   1aa20:	d9000117 	ldw	r4,4(sp)
   1aa24:	99000515 	stw	r4,20(r19)
   1aa28:	1821003a 	cmpeq	r16,r3,zero
   1aa2c:	01000084 	movi	r4,2
   1aa30:	2421c83a 	sub	r16,r4,r16
   1aa34:	98c00615 	stw	r3,24(r19)
   1aa38:	9c000415 	stw	r16,16(r19)
   1aa3c:	88001f1e 	bne	r17,zero,1aabc <__d2b+0x108>
   1aa40:	10bef384 	addi	r2,r2,-1074
   1aa44:	90800015 	stw	r2,0(r18)
   1aa48:	00900034 	movhi	r2,16384
   1aa4c:	10bfffc4 	addi	r2,r2,-1
   1aa50:	8085883a 	add	r2,r16,r2
   1aa54:	1085883a 	add	r2,r2,r2
   1aa58:	1085883a 	add	r2,r2,r2
   1aa5c:	9885883a 	add	r2,r19,r2
   1aa60:	11000517 	ldw	r4,20(r2)
   1aa64:	8020917a 	slli	r16,r16,5
   1aa68:	0019f800 	call	19f80 <__hi0bits>
   1aa6c:	d8c00817 	ldw	r3,32(sp)
   1aa70:	8085c83a 	sub	r2,r16,r2
   1aa74:	18800015 	stw	r2,0(r3)
   1aa78:	9805883a 	mov	r2,r19
   1aa7c:	dfc00717 	ldw	ra,28(sp)
   1aa80:	dd000617 	ldw	r20,24(sp)
   1aa84:	dcc00517 	ldw	r19,20(sp)
   1aa88:	dc800417 	ldw	r18,16(sp)
   1aa8c:	dc400317 	ldw	r17,12(sp)
   1aa90:	dc000217 	ldw	r16,8(sp)
   1aa94:	dec00804 	addi	sp,sp,32
   1aa98:	f800283a 	ret
   1aa9c:	d809883a 	mov	r4,sp
   1aaa0:	0019fe80 	call	19fe8 <__lo0bits>
   1aaa4:	d8c00017 	ldw	r3,0(sp)
   1aaa8:	04000044 	movi	r16,1
   1aaac:	9c000415 	stw	r16,16(r19)
   1aab0:	98c00515 	stw	r3,20(r19)
   1aab4:	10800804 	addi	r2,r2,32
   1aab8:	883fe126 	beq	r17,zero,1aa40 <__alt_data_end+0xfffdc240>
   1aabc:	00c00d44 	movi	r3,53
   1aac0:	8c7ef344 	addi	r17,r17,-1075
   1aac4:	88a3883a 	add	r17,r17,r2
   1aac8:	1885c83a 	sub	r2,r3,r2
   1aacc:	d8c00817 	ldw	r3,32(sp)
   1aad0:	94400015 	stw	r17,0(r18)
   1aad4:	18800015 	stw	r2,0(r3)
   1aad8:	003fe706 	br	1aa78 <__alt_data_end+0xfffdc278>
   1aadc:	01000804 	movi	r4,32
   1aae0:	2089c83a 	sub	r4,r4,r2
   1aae4:	1908983a 	sll	r4,r3,r4
   1aae8:	d9400117 	ldw	r5,4(sp)
   1aaec:	1886d83a 	srl	r3,r3,r2
   1aaf0:	2148b03a 	or	r4,r4,r5
   1aaf4:	99000515 	stw	r4,20(r19)
   1aaf8:	d8c00015 	stw	r3,0(sp)
   1aafc:	003fca06 	br	1aa28 <__alt_data_end+0xfffdc228>

0001ab00 <__ratio>:
   1ab00:	defff904 	addi	sp,sp,-28
   1ab04:	dc400315 	stw	r17,12(sp)
   1ab08:	2823883a 	mov	r17,r5
   1ab0c:	d9400104 	addi	r5,sp,4
   1ab10:	dfc00615 	stw	ra,24(sp)
   1ab14:	dcc00515 	stw	r19,20(sp)
   1ab18:	dc800415 	stw	r18,16(sp)
   1ab1c:	2027883a 	mov	r19,r4
   1ab20:	dc000215 	stw	r16,8(sp)
   1ab24:	001a8a80 	call	1a8a8 <__b2d>
   1ab28:	d80b883a 	mov	r5,sp
   1ab2c:	8809883a 	mov	r4,r17
   1ab30:	1025883a 	mov	r18,r2
   1ab34:	1821883a 	mov	r16,r3
   1ab38:	001a8a80 	call	1a8a8 <__b2d>
   1ab3c:	8a000417 	ldw	r8,16(r17)
   1ab40:	99000417 	ldw	r4,16(r19)
   1ab44:	d9400117 	ldw	r5,4(sp)
   1ab48:	2209c83a 	sub	r4,r4,r8
   1ab4c:	2010917a 	slli	r8,r4,5
   1ab50:	d9000017 	ldw	r4,0(sp)
   1ab54:	2909c83a 	sub	r4,r5,r4
   1ab58:	4109883a 	add	r4,r8,r4
   1ab5c:	01000e0e 	bge	zero,r4,1ab98 <__ratio+0x98>
   1ab60:	2008953a 	slli	r4,r4,20
   1ab64:	2421883a 	add	r16,r4,r16
   1ab68:	100d883a 	mov	r6,r2
   1ab6c:	180f883a 	mov	r7,r3
   1ab70:	9009883a 	mov	r4,r18
   1ab74:	800b883a 	mov	r5,r16
   1ab78:	00269c80 	call	269c8 <__divdf3>
   1ab7c:	dfc00617 	ldw	ra,24(sp)
   1ab80:	dcc00517 	ldw	r19,20(sp)
   1ab84:	dc800417 	ldw	r18,16(sp)
   1ab88:	dc400317 	ldw	r17,12(sp)
   1ab8c:	dc000217 	ldw	r16,8(sp)
   1ab90:	dec00704 	addi	sp,sp,28
   1ab94:	f800283a 	ret
   1ab98:	2008953a 	slli	r4,r4,20
   1ab9c:	1907c83a 	sub	r3,r3,r4
   1aba0:	003ff106 	br	1ab68 <__alt_data_end+0xfffdc368>

0001aba4 <_mprec_log10>:
   1aba4:	defffe04 	addi	sp,sp,-8
   1aba8:	dc000015 	stw	r16,0(sp)
   1abac:	dfc00115 	stw	ra,4(sp)
   1abb0:	008005c4 	movi	r2,23
   1abb4:	2021883a 	mov	r16,r4
   1abb8:	11000d0e 	bge	r2,r4,1abf0 <_mprec_log10+0x4c>
   1abbc:	0005883a 	mov	r2,zero
   1abc0:	00cffc34 	movhi	r3,16368
   1abc4:	843fffc4 	addi	r16,r16,-1
   1abc8:	000d883a 	mov	r6,zero
   1abcc:	01d00934 	movhi	r7,16420
   1abd0:	1009883a 	mov	r4,r2
   1abd4:	180b883a 	mov	r5,r3
   1abd8:	00275f00 	call	275f0 <__muldf3>
   1abdc:	803ff91e 	bne	r16,zero,1abc4 <__alt_data_end+0xfffdc3c4>
   1abe0:	dfc00117 	ldw	ra,4(sp)
   1abe4:	dc000017 	ldw	r16,0(sp)
   1abe8:	dec00204 	addi	sp,sp,8
   1abec:	f800283a 	ret
   1abf0:	202090fa 	slli	r16,r4,3
   1abf4:	008000f4 	movhi	r2,3
   1abf8:	10a7ce04 	addi	r2,r2,-24776
   1abfc:	1421883a 	add	r16,r2,r16
   1ac00:	80800017 	ldw	r2,0(r16)
   1ac04:	80c00117 	ldw	r3,4(r16)
   1ac08:	dfc00117 	ldw	ra,4(sp)
   1ac0c:	dc000017 	ldw	r16,0(sp)
   1ac10:	dec00204 	addi	sp,sp,8
   1ac14:	f800283a 	ret

0001ac18 <__copybits>:
   1ac18:	297fffc4 	addi	r5,r5,-1
   1ac1c:	280fd17a 	srai	r7,r5,5
   1ac20:	30c00417 	ldw	r3,16(r6)
   1ac24:	30800504 	addi	r2,r6,20
   1ac28:	39c00044 	addi	r7,r7,1
   1ac2c:	18c7883a 	add	r3,r3,r3
   1ac30:	39cf883a 	add	r7,r7,r7
   1ac34:	18c7883a 	add	r3,r3,r3
   1ac38:	39cf883a 	add	r7,r7,r7
   1ac3c:	10c7883a 	add	r3,r2,r3
   1ac40:	21cf883a 	add	r7,r4,r7
   1ac44:	10c00d2e 	bgeu	r2,r3,1ac7c <__copybits+0x64>
   1ac48:	200b883a 	mov	r5,r4
   1ac4c:	12000017 	ldw	r8,0(r2)
   1ac50:	29400104 	addi	r5,r5,4
   1ac54:	10800104 	addi	r2,r2,4
   1ac58:	2a3fff15 	stw	r8,-4(r5)
   1ac5c:	10fffb36 	bltu	r2,r3,1ac4c <__alt_data_end+0xfffdc44c>
   1ac60:	1985c83a 	sub	r2,r3,r6
   1ac64:	10bffac4 	addi	r2,r2,-21
   1ac68:	1004d0ba 	srli	r2,r2,2
   1ac6c:	10800044 	addi	r2,r2,1
   1ac70:	1085883a 	add	r2,r2,r2
   1ac74:	1085883a 	add	r2,r2,r2
   1ac78:	2089883a 	add	r4,r4,r2
   1ac7c:	21c0032e 	bgeu	r4,r7,1ac8c <__copybits+0x74>
   1ac80:	20000015 	stw	zero,0(r4)
   1ac84:	21000104 	addi	r4,r4,4
   1ac88:	21fffd36 	bltu	r4,r7,1ac80 <__alt_data_end+0xfffdc480>
   1ac8c:	f800283a 	ret

0001ac90 <__any_on>:
   1ac90:	20c00417 	ldw	r3,16(r4)
   1ac94:	2805d17a 	srai	r2,r5,5
   1ac98:	21000504 	addi	r4,r4,20
   1ac9c:	18800d0e 	bge	r3,r2,1acd4 <__any_on+0x44>
   1aca0:	18c7883a 	add	r3,r3,r3
   1aca4:	18c7883a 	add	r3,r3,r3
   1aca8:	20c7883a 	add	r3,r4,r3
   1acac:	20c0192e 	bgeu	r4,r3,1ad14 <__any_on+0x84>
   1acb0:	18bfff17 	ldw	r2,-4(r3)
   1acb4:	18ffff04 	addi	r3,r3,-4
   1acb8:	1000041e 	bne	r2,zero,1accc <__any_on+0x3c>
   1acbc:	20c0142e 	bgeu	r4,r3,1ad10 <__any_on+0x80>
   1acc0:	18ffff04 	addi	r3,r3,-4
   1acc4:	19400017 	ldw	r5,0(r3)
   1acc8:	283ffc26 	beq	r5,zero,1acbc <__alt_data_end+0xfffdc4bc>
   1accc:	00800044 	movi	r2,1
   1acd0:	f800283a 	ret
   1acd4:	10c00a0e 	bge	r2,r3,1ad00 <__any_on+0x70>
   1acd8:	1085883a 	add	r2,r2,r2
   1acdc:	1085883a 	add	r2,r2,r2
   1ace0:	294007cc 	andi	r5,r5,31
   1ace4:	2087883a 	add	r3,r4,r2
   1ace8:	283ff026 	beq	r5,zero,1acac <__alt_data_end+0xfffdc4ac>
   1acec:	19800017 	ldw	r6,0(r3)
   1acf0:	3144d83a 	srl	r2,r6,r5
   1acf4:	114a983a 	sll	r5,r2,r5
   1acf8:	317ff41e 	bne	r6,r5,1accc <__alt_data_end+0xfffdc4cc>
   1acfc:	003feb06 	br	1acac <__alt_data_end+0xfffdc4ac>
   1ad00:	1085883a 	add	r2,r2,r2
   1ad04:	1085883a 	add	r2,r2,r2
   1ad08:	2087883a 	add	r3,r4,r2
   1ad0c:	003fe706 	br	1acac <__alt_data_end+0xfffdc4ac>
   1ad10:	f800283a 	ret
   1ad14:	0005883a 	mov	r2,zero
   1ad18:	f800283a 	ret

0001ad1c <_read_r>:
   1ad1c:	defffd04 	addi	sp,sp,-12
   1ad20:	2805883a 	mov	r2,r5
   1ad24:	dc000015 	stw	r16,0(sp)
   1ad28:	040000f4 	movhi	r16,3
   1ad2c:	dc400115 	stw	r17,4(sp)
   1ad30:	300b883a 	mov	r5,r6
   1ad34:	84300b04 	addi	r16,r16,-16340
   1ad38:	2023883a 	mov	r17,r4
   1ad3c:	380d883a 	mov	r6,r7
   1ad40:	1009883a 	mov	r4,r2
   1ad44:	dfc00215 	stw	ra,8(sp)
   1ad48:	80000015 	stw	zero,0(r16)
   1ad4c:	0028f900 	call	28f90 <read>
   1ad50:	00ffffc4 	movi	r3,-1
   1ad54:	10c00526 	beq	r2,r3,1ad6c <_read_r+0x50>
   1ad58:	dfc00217 	ldw	ra,8(sp)
   1ad5c:	dc400117 	ldw	r17,4(sp)
   1ad60:	dc000017 	ldw	r16,0(sp)
   1ad64:	dec00304 	addi	sp,sp,12
   1ad68:	f800283a 	ret
   1ad6c:	80c00017 	ldw	r3,0(r16)
   1ad70:	183ff926 	beq	r3,zero,1ad58 <__alt_data_end+0xfffdc558>
   1ad74:	88c00015 	stw	r3,0(r17)
   1ad78:	003ff706 	br	1ad58 <__alt_data_end+0xfffdc558>

0001ad7c <__sccl>:
   1ad7c:	2a000003 	ldbu	r8,0(r5)
   1ad80:	00801784 	movi	r2,94
   1ad84:	40802a26 	beq	r8,r2,1ae30 <__sccl+0xb4>
   1ad88:	29400044 	addi	r5,r5,1
   1ad8c:	000f883a 	mov	r7,zero
   1ad90:	0013883a 	mov	r9,zero
   1ad94:	2007883a 	mov	r3,r4
   1ad98:	21804004 	addi	r6,r4,256
   1ad9c:	19c00005 	stb	r7,0(r3)
   1ada0:	18c00044 	addi	r3,r3,1
   1ada4:	19bffd1e 	bne	r3,r6,1ad9c <__alt_data_end+0xfffdc59c>
   1ada8:	40001126 	beq	r8,zero,1adf0 <__sccl+0x74>
   1adac:	00800044 	movi	r2,1
   1adb0:	124fc83a 	sub	r7,r2,r9
   1adb4:	02800b44 	movi	r10,45
   1adb8:	02c01744 	movi	r11,93
   1adbc:	2205883a 	add	r2,r4,r8
   1adc0:	11c00005 	stb	r7,0(r2)
   1adc4:	28800044 	addi	r2,r5,1
   1adc8:	28c00003 	ldbu	r3,0(r5)
   1adcc:	1a800a26 	beq	r3,r10,1adf8 <__sccl+0x7c>
   1add0:	1ac00426 	beq	r3,r11,1ade4 <__sccl+0x68>
   1add4:	18000426 	beq	r3,zero,1ade8 <__sccl+0x6c>
   1add8:	1811883a 	mov	r8,r3
   1addc:	100b883a 	mov	r5,r2
   1ade0:	003ff606 	br	1adbc <__alt_data_end+0xfffdc5bc>
   1ade4:	f800283a 	ret
   1ade8:	2805883a 	mov	r2,r5
   1adec:	f800283a 	ret
   1adf0:	28bfffc4 	addi	r2,r5,-1
   1adf4:	f800283a 	ret
   1adf8:	12400003 	ldbu	r9,0(r2)
   1adfc:	4ac01126 	beq	r9,r11,1ae44 <__sccl+0xc8>
   1ae00:	4a001016 	blt	r9,r8,1ae44 <__sccl+0xc8>
   1ae04:	41800044 	addi	r6,r8,1
   1ae08:	29400084 	addi	r5,r5,2
   1ae0c:	2187883a 	add	r3,r4,r6
   1ae10:	00000106 	br	1ae18 <__sccl+0x9c>
   1ae14:	31800044 	addi	r6,r6,1
   1ae18:	19c00005 	stb	r7,0(r3)
   1ae1c:	3011883a 	mov	r8,r6
   1ae20:	18c00044 	addi	r3,r3,1
   1ae24:	327ffb16 	blt	r6,r9,1ae14 <__alt_data_end+0xfffdc614>
   1ae28:	10800084 	addi	r2,r2,2
   1ae2c:	003fe606 	br	1adc8 <__alt_data_end+0xfffdc5c8>
   1ae30:	2a000043 	ldbu	r8,1(r5)
   1ae34:	01c00044 	movi	r7,1
   1ae38:	29400084 	addi	r5,r5,2
   1ae3c:	02400044 	movi	r9,1
   1ae40:	003fd406 	br	1ad94 <__alt_data_end+0xfffdc594>
   1ae44:	5011883a 	mov	r8,r10
   1ae48:	003fe406 	br	1addc <__alt_data_end+0xfffdc5dc>

0001ae4c <nanf>:
   1ae4c:	009ff034 	movhi	r2,32704
   1ae50:	f800283a 	ret

0001ae54 <_sprintf_r>:
   1ae54:	deffe404 	addi	sp,sp,-112
   1ae58:	2807883a 	mov	r3,r5
   1ae5c:	dfc01a15 	stw	ra,104(sp)
   1ae60:	d9c01b15 	stw	r7,108(sp)
   1ae64:	00a00034 	movhi	r2,32768
   1ae68:	10bfffc4 	addi	r2,r2,-1
   1ae6c:	02008204 	movi	r8,520
   1ae70:	d8800215 	stw	r2,8(sp)
   1ae74:	d8800515 	stw	r2,20(sp)
   1ae78:	d9c01b04 	addi	r7,sp,108
   1ae7c:	d80b883a 	mov	r5,sp
   1ae80:	00bfffc4 	movi	r2,-1
   1ae84:	d8c00015 	stw	r3,0(sp)
   1ae88:	d8c00415 	stw	r3,16(sp)
   1ae8c:	da00030d 	sth	r8,12(sp)
   1ae90:	d880038d 	sth	r2,14(sp)
   1ae94:	001e5680 	call	1e568 <___svfprintf_internal_r>
   1ae98:	d8c00017 	ldw	r3,0(sp)
   1ae9c:	18000005 	stb	zero,0(r3)
   1aea0:	dfc01a17 	ldw	ra,104(sp)
   1aea4:	dec01c04 	addi	sp,sp,112
   1aea8:	f800283a 	ret

0001aeac <sprintf>:
   1aeac:	deffe304 	addi	sp,sp,-116
   1aeb0:	2007883a 	mov	r3,r4
   1aeb4:	dfc01a15 	stw	ra,104(sp)
   1aeb8:	d9801b15 	stw	r6,108(sp)
   1aebc:	d9c01c15 	stw	r7,112(sp)
   1aec0:	010000f4 	movhi	r4,3
   1aec4:	212c5304 	addi	r4,r4,-20148
   1aec8:	21000017 	ldw	r4,0(r4)
   1aecc:	00a00034 	movhi	r2,32768
   1aed0:	10bfffc4 	addi	r2,r2,-1
   1aed4:	280d883a 	mov	r6,r5
   1aed8:	02008204 	movi	r8,520
   1aedc:	d8800215 	stw	r2,8(sp)
   1aee0:	d8800515 	stw	r2,20(sp)
   1aee4:	d9c01b04 	addi	r7,sp,108
   1aee8:	d80b883a 	mov	r5,sp
   1aeec:	00bfffc4 	movi	r2,-1
   1aef0:	d8c00015 	stw	r3,0(sp)
   1aef4:	d8c00415 	stw	r3,16(sp)
   1aef8:	da00030d 	sth	r8,12(sp)
   1aefc:	d880038d 	sth	r2,14(sp)
   1af00:	001e5680 	call	1e568 <___svfprintf_internal_r>
   1af04:	d8c00017 	ldw	r3,0(sp)
   1af08:	18000005 	stb	zero,0(r3)
   1af0c:	dfc01a17 	ldw	ra,104(sp)
   1af10:	dec01d04 	addi	sp,sp,116
   1af14:	f800283a 	ret

0001af18 <sulp>:
   1af18:	defffd04 	addi	sp,sp,-12
   1af1c:	dc400115 	stw	r17,4(sp)
   1af20:	3023883a 	mov	r17,r6
   1af24:	dc000015 	stw	r16,0(sp)
   1af28:	dfc00215 	stw	ra,8(sp)
   1af2c:	2821883a 	mov	r16,r5
   1af30:	001a8440 	call	1a844 <__ulp>
   1af34:	88000c26 	beq	r17,zero,1af68 <sulp+0x50>
   1af38:	841ffc2c 	andhi	r16,r16,32752
   1af3c:	8020d53a 	srli	r16,r16,20
   1af40:	01c01ac4 	movi	r7,107
   1af44:	3c21c83a 	sub	r16,r7,r16
   1af48:	0400070e 	bge	zero,r16,1af68 <sulp+0x50>
   1af4c:	8020953a 	slli	r16,r16,20
   1af50:	01cffc34 	movhi	r7,16368
   1af54:	000d883a 	mov	r6,zero
   1af58:	81cf883a 	add	r7,r16,r7
   1af5c:	1009883a 	mov	r4,r2
   1af60:	180b883a 	mov	r5,r3
   1af64:	00275f00 	call	275f0 <__muldf3>
   1af68:	dfc00217 	ldw	ra,8(sp)
   1af6c:	dc400117 	ldw	r17,4(sp)
   1af70:	dc000017 	ldw	r16,0(sp)
   1af74:	dec00304 	addi	sp,sp,12
   1af78:	f800283a 	ret

0001af7c <_strtod_r>:
   1af7c:	deffe204 	addi	sp,sp,-120
   1af80:	ddc01b15 	stw	r23,108(sp)
   1af84:	dd801a15 	stw	r22,104(sp)
   1af88:	dc401515 	stw	r17,84(sp)
   1af8c:	dfc01d15 	stw	ra,116(sp)
   1af90:	df001c15 	stw	fp,112(sp)
   1af94:	dd401915 	stw	r21,100(sp)
   1af98:	dd001815 	stw	r20,96(sp)
   1af9c:	dcc01715 	stw	r19,92(sp)
   1afa0:	dc801615 	stw	r18,88(sp)
   1afa4:	dc001415 	stw	r16,80(sp)
   1afa8:	d8000515 	stw	zero,20(sp)
   1afac:	d9400615 	stw	r5,24(sp)
   1afb0:	2807883a 	mov	r3,r5
   1afb4:	1f000003 	ldbu	fp,0(r3)
   1afb8:	01c000b4 	movhi	r7,2
   1afbc:	2023883a 	mov	r17,r4
   1afc0:	d9400715 	stw	r5,28(sp)
   1afc4:	d9800915 	stw	r6,36(sp)
   1afc8:	01000b44 	movi	r4,45
   1afcc:	e0803fcc 	andi	r2,fp,255
   1afd0:	39ebfc04 	addi	r7,r7,-20496
   1afd4:	002f883a 	mov	r23,zero
   1afd8:	002d883a 	mov	r22,zero
   1afdc:	20809c36 	bltu	r4,r2,1b250 <_strtod_r+0x2d4>
   1afe0:	100490ba 	slli	r2,r2,2
   1afe4:	11c5883a 	add	r2,r2,r7
   1afe8:	10800017 	ldw	r2,0(r2)
   1afec:	1000683a 	jmp	r2
   1aff0:	0001b0b0 	cmpltui	zero,zero,1730
   1aff4:	0001b250 	cmplti	zero,zero,1737
   1aff8:	0001b250 	cmplti	zero,zero,1737
   1affc:	0001b250 	cmplti	zero,zero,1737
   1b000:	0001b250 	cmplti	zero,zero,1737
   1b004:	0001b250 	cmplti	zero,zero,1737
   1b008:	0001b250 	cmplti	zero,zero,1737
   1b00c:	0001b250 	cmplti	zero,zero,1737
   1b010:	0001b250 	cmplti	zero,zero,1737
   1b014:	0001b23c 	xorhi	zero,zero,1736
   1b018:	0001b23c 	xorhi	zero,zero,1736
   1b01c:	0001b23c 	xorhi	zero,zero,1736
   1b020:	0001b23c 	xorhi	zero,zero,1736
   1b024:	0001b23c 	xorhi	zero,zero,1736
   1b028:	0001b250 	cmplti	zero,zero,1737
   1b02c:	0001b250 	cmplti	zero,zero,1737
   1b030:	0001b250 	cmplti	zero,zero,1737
   1b034:	0001b250 	cmplti	zero,zero,1737
   1b038:	0001b250 	cmplti	zero,zero,1737
   1b03c:	0001b250 	cmplti	zero,zero,1737
   1b040:	0001b250 	cmplti	zero,zero,1737
   1b044:	0001b250 	cmplti	zero,zero,1737
   1b048:	0001b250 	cmplti	zero,zero,1737
   1b04c:	0001b250 	cmplti	zero,zero,1737
   1b050:	0001b250 	cmplti	zero,zero,1737
   1b054:	0001b250 	cmplti	zero,zero,1737
   1b058:	0001b250 	cmplti	zero,zero,1737
   1b05c:	0001b250 	cmplti	zero,zero,1737
   1b060:	0001b250 	cmplti	zero,zero,1737
   1b064:	0001b250 	cmplti	zero,zero,1737
   1b068:	0001b250 	cmplti	zero,zero,1737
   1b06c:	0001b250 	cmplti	zero,zero,1737
   1b070:	0001b23c 	xorhi	zero,zero,1736
   1b074:	0001b250 	cmplti	zero,zero,1737
   1b078:	0001b250 	cmplti	zero,zero,1737
   1b07c:	0001b250 	cmplti	zero,zero,1737
   1b080:	0001b250 	cmplti	zero,zero,1737
   1b084:	0001b250 	cmplti	zero,zero,1737
   1b088:	0001b250 	cmplti	zero,zero,1737
   1b08c:	0001b250 	cmplti	zero,zero,1737
   1b090:	0001b250 	cmplti	zero,zero,1737
   1b094:	0001b250 	cmplti	zero,zero,1737
   1b098:	0001b250 	cmplti	zero,zero,1737
   1b09c:	0001b114 	movui	zero,1732
   1b0a0:	0001b250 	cmplti	zero,zero,1737
   1b0a4:	0001b230 	cmpltui	zero,zero,1736
   1b0a8:	00801244 	movi	r2,73
   1b0ac:	b8844726 	beq	r23,r2,1c1cc <_strtod_r+0x1250>
   1b0b0:	d9000917 	ldw	r4,36(sp)
   1b0b4:	d8000815 	stw	zero,32(sp)
   1b0b8:	0039883a 	mov	fp,zero
   1b0bc:	20000726 	beq	r4,zero,1b0dc <_strtod_r+0x160>
   1b0c0:	dc800717 	ldw	r18,28(sp)
   1b0c4:	d8000a15 	stw	zero,40(sp)
   1b0c8:	d9400917 	ldw	r5,36(sp)
   1b0cc:	2c800015 	stw	r18,0(r5)
   1b0d0:	d8800a17 	ldw	r2,40(sp)
   1b0d4:	10000126 	beq	r2,zero,1b0dc <_strtod_r+0x160>
   1b0d8:	e720003c 	xorhi	fp,fp,32768
   1b0dc:	d8800817 	ldw	r2,32(sp)
   1b0e0:	e007883a 	mov	r3,fp
   1b0e4:	dfc01d17 	ldw	ra,116(sp)
   1b0e8:	df001c17 	ldw	fp,112(sp)
   1b0ec:	ddc01b17 	ldw	r23,108(sp)
   1b0f0:	dd801a17 	ldw	r22,104(sp)
   1b0f4:	dd401917 	ldw	r21,100(sp)
   1b0f8:	dd001817 	ldw	r20,96(sp)
   1b0fc:	dcc01717 	ldw	r19,92(sp)
   1b100:	dc801617 	ldw	r18,88(sp)
   1b104:	dc401517 	ldw	r17,84(sp)
   1b108:	dc001417 	ldw	r16,80(sp)
   1b10c:	dec01e04 	addi	sp,sp,120
   1b110:	f800283a 	ret
   1b114:	d8000a15 	stw	zero,40(sp)
   1b118:	1c000044 	addi	r16,r3,1
   1b11c:	dc000615 	stw	r16,24(sp)
   1b120:	1f000043 	ldbu	fp,1(r3)
   1b124:	e0803fcc 	andi	r2,fp,255
   1b128:	1080201c 	xori	r2,r2,128
   1b12c:	10bfe004 	addi	r2,r2,-128
   1b130:	103fdf26 	beq	r2,zero,1b0b0 <__alt_data_end+0xfffdc8b0>
   1b134:	e1003fcc 	andi	r4,fp,255
   1b138:	2100201c 	xori	r4,r4,128
   1b13c:	213fe004 	addi	r4,r4,-128
   1b140:	00800c04 	movi	r2,48
   1b144:	2080d426 	beq	r4,r2,1b498 <_strtod_r+0x51c>
   1b148:	dc000815 	stw	r16,32(sp)
   1b14c:	d8000c15 	stw	zero,48(sp)
   1b150:	e0bff404 	addi	r2,fp,-48
   1b154:	10803fcc 	andi	r2,r2,255
   1b158:	05400244 	movi	r21,9
   1b15c:	a8837836 	bltu	r21,r2,1bf40 <_strtod_r+0xfc4>
   1b160:	dc800817 	ldw	r18,32(sp)
   1b164:	0029883a 	mov	r20,zero
   1b168:	0027883a 	mov	r19,zero
   1b16c:	0021883a 	mov	r16,zero
   1b170:	05800204 	movi	r22,8
   1b174:	b4003916 	blt	r22,r16,1b25c <_strtod_r+0x2e0>
   1b178:	e7003fcc 	andi	fp,fp,255
   1b17c:	9809883a 	mov	r4,r19
   1b180:	01400284 	movi	r5,10
   1b184:	e700201c 	xori	fp,fp,128
   1b188:	0025ef80 	call	25ef8 <__mulsi3>
   1b18c:	e73fe004 	addi	fp,fp,-128
   1b190:	1705883a 	add	r2,r2,fp
   1b194:	14fff404 	addi	r19,r2,-48
   1b198:	94800044 	addi	r18,r18,1
   1b19c:	dc800615 	stw	r18,24(sp)
   1b1a0:	97000003 	ldbu	fp,0(r18)
   1b1a4:	84000044 	addi	r16,r16,1
   1b1a8:	e0bff404 	addi	r2,fp,-48
   1b1ac:	10803fcc 	andi	r2,r2,255
   1b1b0:	a8bff02e 	bgeu	r21,r2,1b174 <__alt_data_end+0xfffdc974>
   1b1b4:	e5c03fcc 	andi	r23,fp,255
   1b1b8:	bdc0201c 	xori	r23,r23,128
   1b1bc:	bdffe004 	addi	r23,r23,-128
   1b1c0:	8809883a 	mov	r4,r17
   1b1c4:	00199b00 	call	199b0 <_localeconv_r>
   1b1c8:	8809883a 	mov	r4,r17
   1b1cc:	15400017 	ldw	r21,0(r2)
   1b1d0:	00199b00 	call	199b0 <_localeconv_r>
   1b1d4:	11000017 	ldw	r4,0(r2)
   1b1d8:	0013f440 	call	13f44 <strlen>
   1b1dc:	100d883a 	mov	r6,r2
   1b1e0:	a80b883a 	mov	r5,r21
   1b1e4:	9009883a 	mov	r4,r18
   1b1e8:	002302c0 	call	2302c <strncmp>
   1b1ec:	1000bd26 	beq	r2,zero,1b4e4 <_strtod_r+0x568>
   1b1f0:	8039883a 	mov	fp,r16
   1b1f4:	002d883a 	mov	r22,zero
   1b1f8:	d8000b15 	stw	zero,44(sp)
   1b1fc:	0025883a 	mov	r18,zero
   1b200:	00801944 	movi	r2,101
   1b204:	b8806026 	beq	r23,r2,1b388 <_strtod_r+0x40c>
   1b208:	00801144 	movi	r2,69
   1b20c:	b8805e26 	beq	r23,r2,1b388 <_strtod_r+0x40c>
   1b210:	0009883a 	mov	r4,zero
   1b214:	e0001a1e 	bne	fp,zero,1b280 <_strtod_r+0x304>
   1b218:	b000cd26 	beq	r22,zero,1b550 <_strtod_r+0x5d4>
   1b21c:	d8000815 	stw	zero,32(sp)
   1b220:	d9000917 	ldw	r4,36(sp)
   1b224:	203faa26 	beq	r4,zero,1b0d0 <__alt_data_end+0xfffdc8d0>
   1b228:	dc800617 	ldw	r18,24(sp)
   1b22c:	003fa606 	br	1b0c8 <__alt_data_end+0xfffdc8c8>
   1b230:	00800044 	movi	r2,1
   1b234:	d8800a15 	stw	r2,40(sp)
   1b238:	003fb706 	br	1b118 <__alt_data_end+0xfffdc918>
   1b23c:	18c00044 	addi	r3,r3,1
   1b240:	d8c00615 	stw	r3,24(sp)
   1b244:	1f000003 	ldbu	fp,0(r3)
   1b248:	e0803fcc 	andi	r2,fp,255
   1b24c:	20bf642e 	bgeu	r4,r2,1afe0 <__alt_data_end+0xfffdc7e0>
   1b250:	1821883a 	mov	r16,r3
   1b254:	d8000a15 	stw	zero,40(sp)
   1b258:	003fb606 	br	1b134 <__alt_data_end+0xfffdc934>
   1b25c:	e7003fcc 	andi	fp,fp,255
   1b260:	a009883a 	mov	r4,r20
   1b264:	01400284 	movi	r5,10
   1b268:	e700201c 	xori	fp,fp,128
   1b26c:	0025ef80 	call	25ef8 <__mulsi3>
   1b270:	e73fe004 	addi	fp,fp,-128
   1b274:	1705883a 	add	r2,r2,fp
   1b278:	153ff404 	addi	r20,r2,-48
   1b27c:	003fc606 	br	1b198 <__alt_data_end+0xfffdc998>
   1b280:	d8c00b17 	ldw	r3,44(sp)
   1b284:	20ebc83a 	sub	r21,r4,r3
   1b288:	8000011e 	bne	r16,zero,1b290 <_strtod_r+0x314>
   1b28c:	e021883a 	mov	r16,fp
   1b290:	00800404 	movi	r2,16
   1b294:	e025883a 	mov	r18,fp
   1b298:	1700010e 	bge	r2,fp,1b2a0 <_strtod_r+0x324>
   1b29c:	1025883a 	mov	r18,r2
   1b2a0:	9809883a 	mov	r4,r19
   1b2a4:	00288b40 	call	288b4 <__floatunsidf>
   1b2a8:	102f883a 	mov	r23,r2
   1b2ac:	00800244 	movi	r2,9
   1b2b0:	182d883a 	mov	r22,r3
   1b2b4:	1480150e 	bge	r2,r18,1b30c <_strtod_r+0x390>
   1b2b8:	90bffdc4 	addi	r2,r18,-9
   1b2bc:	100490fa 	slli	r2,r2,3
   1b2c0:	180b883a 	mov	r5,r3
   1b2c4:	00c000f4 	movhi	r3,3
   1b2c8:	18e7ce04 	addi	r3,r3,-24776
   1b2cc:	1885883a 	add	r2,r3,r2
   1b2d0:	11800017 	ldw	r6,0(r2)
   1b2d4:	11c00117 	ldw	r7,4(r2)
   1b2d8:	b809883a 	mov	r4,r23
   1b2dc:	00275f00 	call	275f0 <__muldf3>
   1b2e0:	a009883a 	mov	r4,r20
   1b2e4:	102f883a 	mov	r23,r2
   1b2e8:	182d883a 	mov	r22,r3
   1b2ec:	00288b40 	call	288b4 <__floatunsidf>
   1b2f0:	b809883a 	mov	r4,r23
   1b2f4:	b00b883a 	mov	r5,r22
   1b2f8:	100d883a 	mov	r6,r2
   1b2fc:	180f883a 	mov	r7,r3
   1b300:	002611c0 	call	2611c <__adddf3>
   1b304:	102f883a 	mov	r23,r2
   1b308:	182d883a 	mov	r22,r3
   1b30c:	008003c4 	movi	r2,15
   1b310:	17009416 	blt	r2,fp,1b564 <_strtod_r+0x5e8>
   1b314:	a8001926 	beq	r21,zero,1b37c <_strtod_r+0x400>
   1b318:	05439c0e 	bge	zero,r21,1c18c <_strtod_r+0x1210>
   1b31c:	00c00584 	movi	r3,22
   1b320:	1d430f16 	blt	r3,r21,1bf60 <_strtod_r+0xfe4>
   1b324:	a82a90fa 	slli	r21,r21,3
   1b328:	008000f4 	movhi	r2,3
   1b32c:	10a7ce04 	addi	r2,r2,-24776
   1b330:	1545883a 	add	r2,r2,r21
   1b334:	11000017 	ldw	r4,0(r2)
   1b338:	11400117 	ldw	r5,4(r2)
   1b33c:	b80d883a 	mov	r6,r23
   1b340:	b00f883a 	mov	r7,r22
   1b344:	00275f00 	call	275f0 <__muldf3>
   1b348:	d8800815 	stw	r2,32(sp)
   1b34c:	1839883a 	mov	fp,r3
   1b350:	003fb306 	br	1b220 <__alt_data_end+0xfffdca20>
   1b354:	014000f4 	movhi	r5,3
   1b358:	29680404 	addi	r5,r5,-24560
   1b35c:	d9800204 	addi	r6,sp,8
   1b360:	d9000604 	addi	r4,sp,24
   1b364:	0022dd00 	call	22dd0 <__hexnan>
   1b368:	00c00144 	movi	r3,5
   1b36c:	10c2161e 	bne	r2,r3,1bbc8 <_strtod_r+0xc4c>
   1b370:	dd800317 	ldw	r22,12(sp)
   1b374:	ddc00217 	ldw	r23,8(sp)
   1b378:	b59ffc34 	orhi	r22,r22,32752
   1b37c:	ddc00815 	stw	r23,32(sp)
   1b380:	b039883a 	mov	fp,r22
   1b384:	003fa606 	br	1b220 <__alt_data_end+0xfffdca20>
   1b388:	e001a926 	beq	fp,zero,1ba30 <_strtod_r+0xab4>
   1b38c:	d8c00617 	ldw	r3,24(sp)
   1b390:	18800044 	addi	r2,r3,1
   1b394:	d8800615 	stw	r2,24(sp)
   1b398:	d8c00715 	stw	r3,28(sp)
   1b39c:	18c00047 	ldb	r3,1(r3)
   1b3a0:	00800ac4 	movi	r2,43
   1b3a4:	1881e526 	beq	r3,r2,1bb3c <_strtod_r+0xbc0>
   1b3a8:	00800b44 	movi	r2,45
   1b3ac:	1881dc26 	beq	r3,r2,1bb20 <_strtod_r+0xba4>
   1b3b0:	182f883a 	mov	r23,r3
   1b3b4:	d8000e15 	stw	zero,56(sp)
   1b3b8:	b8bff404 	addi	r2,r23,-48
   1b3bc:	01000244 	movi	r4,9
   1b3c0:	2081ab36 	bltu	r4,r2,1ba70 <_strtod_r+0xaf4>
   1b3c4:	00800c04 	movi	r2,48
   1b3c8:	b880071e 	bne	r23,r2,1b3e8 <_strtod_r+0x46c>
   1b3cc:	d8800617 	ldw	r2,24(sp)
   1b3d0:	b809883a 	mov	r4,r23
   1b3d4:	10800044 	addi	r2,r2,1
   1b3d8:	d8800615 	stw	r2,24(sp)
   1b3dc:	15c00007 	ldb	r23,0(r2)
   1b3e0:	10800044 	addi	r2,r2,1
   1b3e4:	b93ffc26 	beq	r23,r4,1b3d8 <__alt_data_end+0xfffdcbd8>
   1b3e8:	b8bff3c4 	addi	r2,r23,-49
   1b3ec:	01000204 	movi	r4,8
   1b3f0:	20bf8736 	bltu	r4,r2,1b210 <__alt_data_end+0xfffdca10>
   1b3f4:	d8c00617 	ldw	r3,24(sp)
   1b3f8:	b93ff404 	addi	r4,r23,-48
   1b3fc:	01400244 	movi	r5,9
   1b400:	1ac00044 	addi	r11,r3,1
   1b404:	dac00615 	stw	r11,24(sp)
   1b408:	d8c00d15 	stw	r3,52(sp)
   1b40c:	18c00043 	ldbu	r3,1(r3)
   1b410:	18bff404 	addi	r2,r3,-48
   1b414:	1dc03fcc 	andi	r23,r3,255
   1b418:	bdc0201c 	xori	r23,r23,128
   1b41c:	10803fcc 	andi	r2,r2,255
   1b420:	bdffe004 	addi	r23,r23,-128
   1b424:	28801136 	bltu	r5,r2,1b46c <_strtod_r+0x4f0>
   1b428:	d8c00d17 	ldw	r3,52(sp)
   1b42c:	1d400084 	addi	r21,r3,2
   1b430:	01400284 	movi	r5,10
   1b434:	0025ef80 	call	25ef8 <__mulsi3>
   1b438:	dd400615 	stw	r21,24(sp)
   1b43c:	a9400003 	ldbu	r5,0(r21)
   1b440:	15c5883a 	add	r2,r2,r23
   1b444:	a817883a 	mov	r11,r21
   1b448:	28fff404 	addi	r3,r5,-48
   1b44c:	2dc03fcc 	andi	r23,r5,255
   1b450:	bdc0201c 	xori	r23,r23,128
   1b454:	18c03fcc 	andi	r3,r3,255
   1b458:	01400244 	movi	r5,9
   1b45c:	113ff404 	addi	r4,r2,-48
   1b460:	bdffe004 	addi	r23,r23,-128
   1b464:	ad400044 	addi	r21,r21,1
   1b468:	28fff12e 	bgeu	r5,r3,1b430 <__alt_data_end+0xfffdcc30>
   1b46c:	d8c00d17 	ldw	r3,52(sp)
   1b470:	00800204 	movi	r2,8
   1b474:	58d7c83a 	sub	r11,r11,r3
   1b478:	12c2ab16 	blt	r2,r11,1bf28 <_strtod_r+0xfac>
   1b47c:	009387c4 	movi	r2,19999
   1b480:	1100010e 	bge	r2,r4,1b488 <_strtod_r+0x50c>
   1b484:	1009883a 	mov	r4,r2
   1b488:	d8c00e17 	ldw	r3,56(sp)
   1b48c:	183f6126 	beq	r3,zero,1b214 <__alt_data_end+0xfffdca14>
   1b490:	0109c83a 	sub	r4,zero,r4
   1b494:	003f5f06 	br	1b214 <__alt_data_end+0xfffdca14>
   1b498:	80800047 	ldb	r2,1(r16)
   1b49c:	00c01604 	movi	r3,88
   1b4a0:	10c20026 	beq	r2,r3,1bca4 <_strtod_r+0xd28>
   1b4a4:	00c01e04 	movi	r3,120
   1b4a8:	10c1fe26 	beq	r2,r3,1bca4 <_strtod_r+0xd28>
   1b4ac:	80800044 	addi	r2,r16,1
   1b4b0:	1021883a 	mov	r16,r2
   1b4b4:	d8800615 	stw	r2,24(sp)
   1b4b8:	10800044 	addi	r2,r2,1
   1b4bc:	173fffc3 	ldbu	fp,-1(r2)
   1b4c0:	e0c03fcc 	andi	r3,fp,255
   1b4c4:	18c0201c 	xori	r3,r3,128
   1b4c8:	18ffe004 	addi	r3,r3,-128
   1b4cc:	193ff826 	beq	r3,r4,1b4b0 <__alt_data_end+0xfffdccb0>
   1b4d0:	18002126 	beq	r3,zero,1b558 <_strtod_r+0x5dc>
   1b4d4:	00c00044 	movi	r3,1
   1b4d8:	dc000815 	stw	r16,32(sp)
   1b4dc:	d8c00c15 	stw	r3,48(sp)
   1b4e0:	003f1b06 	br	1b150 <__alt_data_end+0xfffdc950>
   1b4e4:	8809883a 	mov	r4,r17
   1b4e8:	00199b00 	call	199b0 <_localeconv_r>
   1b4ec:	11000017 	ldw	r4,0(r2)
   1b4f0:	0013f440 	call	13f44 <strlen>
   1b4f4:	d8c00617 	ldw	r3,24(sp)
   1b4f8:	1885883a 	add	r2,r3,r2
   1b4fc:	d8800615 	stw	r2,24(sp)
   1b500:	15c00007 	ldb	r23,0(r2)
   1b504:	8001771e 	bne	r16,zero,1bae4 <_strtod_r+0xb68>
   1b508:	01000c04 	movi	r4,48
   1b50c:	b903581e 	bne	r23,r4,1c270 <_strtod_r+0x12f4>
   1b510:	11000044 	addi	r4,r2,1
   1b514:	b80b883a 	mov	r5,r23
   1b518:	d9000615 	stw	r4,24(sp)
   1b51c:	25c00007 	ldb	r23,0(r4)
   1b520:	20adc83a 	sub	r22,r4,r2
   1b524:	21000044 	addi	r4,r4,1
   1b528:	b97ffb26 	beq	r23,r5,1b518 <__alt_data_end+0xfffdcd18>
   1b52c:	b8bff3c4 	addi	r2,r23,-49
   1b530:	01000204 	movi	r4,8
   1b534:	2083002e 	bgeu	r4,r2,1c138 <_strtod_r+0x11bc>
   1b538:	00801944 	movi	r2,101
   1b53c:	b8813a26 	beq	r23,r2,1ba28 <_strtod_r+0xaac>
   1b540:	0039883a 	mov	fp,zero
   1b544:	d8000b15 	stw	zero,44(sp)
   1b548:	04800044 	movi	r18,1
   1b54c:	003f2e06 	br	1b208 <__alt_data_end+0xfffdca08>
   1b550:	d8c00c17 	ldw	r3,48(sp)
   1b554:	18017d26 	beq	r3,zero,1bb4c <_strtod_r+0xbd0>
   1b558:	d8000815 	stw	zero,32(sp)
   1b55c:	0039883a 	mov	fp,zero
   1b560:	003f2f06 	br	1b220 <__alt_data_end+0xfffdca20>
   1b564:	e4a5c83a 	sub	r18,fp,r18
   1b568:	9565883a 	add	r18,r18,r21
   1b56c:	0482370e 	bge	zero,r18,1be4c <_strtod_r+0xed0>
   1b570:	908003cc 	andi	r2,r18,15
   1b574:	10000b26 	beq	r2,zero,1b5a4 <_strtod_r+0x628>
   1b578:	100490fa 	slli	r2,r2,3
   1b57c:	00c000f4 	movhi	r3,3
   1b580:	18e7ce04 	addi	r3,r3,-24776
   1b584:	1885883a 	add	r2,r3,r2
   1b588:	11000017 	ldw	r4,0(r2)
   1b58c:	11400117 	ldw	r5,4(r2)
   1b590:	b80d883a 	mov	r6,r23
   1b594:	b00f883a 	mov	r7,r22
   1b598:	00275f00 	call	275f0 <__muldf3>
   1b59c:	102f883a 	mov	r23,r2
   1b5a0:	182d883a 	mov	r22,r3
   1b5a4:	053ffc04 	movi	r20,-16
   1b5a8:	9524703a 	and	r18,r18,r20
   1b5ac:	90003826 	beq	r18,zero,1b690 <_strtod_r+0x714>
   1b5b0:	00804d04 	movi	r2,308
   1b5b4:	1481eb16 	blt	r2,r18,1bd64 <_strtod_r+0xde8>
   1b5b8:	9029d13a 	srai	r20,r18,4
   1b5bc:	02c00044 	movi	r11,1
   1b5c0:	5d03900e 	bge	r11,r20,1c404 <_strtod_r+0x1488>
   1b5c4:	010000f4 	movhi	r4,3
   1b5c8:	2127c404 	addi	r4,r4,-24816
   1b5cc:	2011883a 	mov	r8,r4
   1b5d0:	0025883a 	mov	r18,zero
   1b5d4:	880b883a 	mov	r5,r17
   1b5d8:	d9000715 	stw	r4,28(sp)
   1b5dc:	dc000b15 	stw	r16,44(sp)
   1b5e0:	9023883a 	mov	r17,r18
   1b5e4:	b805883a 	mov	r2,r23
   1b5e8:	b007883a 	mov	r3,r22
   1b5ec:	0009883a 	mov	r4,zero
   1b5f0:	4021883a 	mov	r16,r8
   1b5f4:	2825883a 	mov	r18,r5
   1b5f8:	a180004c 	andi	r6,r20,1
   1b5fc:	30000826 	beq	r6,zero,1b620 <_strtod_r+0x6a4>
   1b600:	81800017 	ldw	r6,0(r16)
   1b604:	81c00117 	ldw	r7,4(r16)
   1b608:	1009883a 	mov	r4,r2
   1b60c:	180b883a 	mov	r5,r3
   1b610:	dac01315 	stw	r11,76(sp)
   1b614:	00275f00 	call	275f0 <__muldf3>
   1b618:	dac01317 	ldw	r11,76(sp)
   1b61c:	01000044 	movi	r4,1
   1b620:	a029d07a 	srai	r20,r20,1
   1b624:	8c400044 	addi	r17,r17,1
   1b628:	84000204 	addi	r16,r16,8
   1b62c:	a2fff21e 	bne	r20,r11,1b5f8 <__alt_data_end+0xfffdcdf8>
   1b630:	900b883a 	mov	r5,r18
   1b634:	21003fcc 	andi	r4,r4,255
   1b638:	8825883a 	mov	r18,r17
   1b63c:	dc000b17 	ldw	r16,44(sp)
   1b640:	2823883a 	mov	r17,r5
   1b644:	2003c01e 	bne	r4,zero,1c548 <_strtod_r+0x15cc>
   1b648:	901490fa 	slli	r10,r18,3
   1b64c:	d8800717 	ldw	r2,28(sp)
   1b650:	01ff2c34 	movhi	r7,64688
   1b654:	b80d883a 	mov	r6,r23
   1b658:	12a5883a 	add	r18,r2,r10
   1b65c:	91000017 	ldw	r4,0(r18)
   1b660:	91400117 	ldw	r5,4(r18)
   1b664:	b1cf883a 	add	r7,r22,r7
   1b668:	00275f00 	call	275f0 <__muldf3>
   1b66c:	102f883a 	mov	r23,r2
   1b670:	011f2834 	movhi	r4,31904
   1b674:	189ffc2c 	andhi	r2,r3,32752
   1b678:	2081ba36 	bltu	r4,r2,1bd64 <_strtod_r+0xde8>
   1b67c:	011f2434 	movhi	r4,31888
   1b680:	20834a2e 	bgeu	r4,r2,1c3ac <_strtod_r+0x1430>
   1b684:	059ffc34 	movhi	r22,32752
   1b688:	b5bfffc4 	addi	r22,r22,-1
   1b68c:	05ffffc4 	movi	r23,-1
   1b690:	d8000715 	stw	zero,28(sp)
   1b694:	d9400817 	ldw	r5,32(sp)
   1b698:	dcc00015 	stw	r19,0(sp)
   1b69c:	e00f883a 	mov	r7,fp
   1b6a0:	800d883a 	mov	r6,r16
   1b6a4:	8809883a 	mov	r4,r17
   1b6a8:	0019e7c0 	call	19e7c <__s2b>
   1b6ac:	d8800b15 	stw	r2,44(sp)
   1b6b0:	1001ac26 	beq	r2,zero,1bd64 <_strtod_r+0xde8>
   1b6b4:	a807d7fa 	srai	r3,r21,31
   1b6b8:	0545c83a 	sub	r2,zero,r21
   1b6bc:	dd400c15 	stw	r21,48(sp)
   1b6c0:	1886703a 	and	r3,r3,r2
   1b6c4:	d8c00e15 	stw	r3,56(sp)
   1b6c8:	a8015916 	blt	r21,zero,1bc30 <_strtod_r+0xcb4>
   1b6cc:	d9400b17 	ldw	r5,44(sp)
   1b6d0:	0011883a 	mov	r8,zero
   1b6d4:	0021883a 	mov	r16,zero
   1b6d8:	29400304 	addi	r5,r5,12
   1b6dc:	d9401115 	stw	r5,68(sp)
   1b6e0:	4025883a 	mov	r18,r8
   1b6e4:	d8800b17 	ldw	r2,44(sp)
   1b6e8:	8809883a 	mov	r4,r17
   1b6ec:	11400117 	ldw	r5,4(r2)
   1b6f0:	0019c640 	call	19c64 <_Balloc>
   1b6f4:	1027883a 	mov	r19,r2
   1b6f8:	10015226 	beq	r2,zero,1bc44 <_strtod_r+0xcc8>
   1b6fc:	d8c00b17 	ldw	r3,44(sp)
   1b700:	d9401117 	ldw	r5,68(sp)
   1b704:	11000304 	addi	r4,r2,12
   1b708:	19800417 	ldw	r6,16(r3)
   1b70c:	31800084 	addi	r6,r6,2
   1b710:	318d883a 	add	r6,r6,r6
   1b714:	318d883a 	add	r6,r6,r6
   1b718:	0012f240 	call	12f24 <memcpy>
   1b71c:	d9000204 	addi	r4,sp,8
   1b720:	d9000015 	stw	r4,0(sp)
   1b724:	d9c00404 	addi	r7,sp,16
   1b728:	b80b883a 	mov	r5,r23
   1b72c:	b00d883a 	mov	r6,r22
   1b730:	8809883a 	mov	r4,r17
   1b734:	001a9b40 	call	1a9b4 <__d2b>
   1b738:	d8800515 	stw	r2,20(sp)
   1b73c:	ddc00815 	stw	r23,32(sp)
   1b740:	dd801215 	stw	r22,72(sp)
   1b744:	10029f26 	beq	r2,zero,1c1c4 <_strtod_r+0x1248>
   1b748:	01400044 	movi	r5,1
   1b74c:	8809883a 	mov	r4,r17
   1b750:	001a0980 	call	1a098 <__i2b>
   1b754:	1021883a 	mov	r16,r2
   1b758:	10013a26 	beq	r2,zero,1bc44 <_strtod_r+0xcc8>
   1b75c:	d8800417 	ldw	r2,16(sp)
   1b760:	1000b816 	blt	r2,zero,1ba44 <_strtod_r+0xac8>
   1b764:	d9400e17 	ldw	r5,56(sp)
   1b768:	d9000c17 	ldw	r4,48(sp)
   1b76c:	28a9883a 	add	r20,r5,r2
   1b770:	d9400717 	ldw	r5,28(sp)
   1b774:	dd400217 	ldw	r21,8(sp)
   1b778:	073f0084 	movi	fp,-1022
   1b77c:	1147c83a 	sub	r3,r2,r5
   1b780:	1d47883a 	add	r3,r3,r21
   1b784:	00800d84 	movi	r2,54
   1b788:	18ffffc4 	addi	r3,r3,-1
   1b78c:	156bc83a 	sub	r21,r2,r21
   1b790:	1f00950e 	bge	r3,fp,1b9e8 <_strtod_r+0xa6c>
   1b794:	e0f9c83a 	sub	fp,fp,r3
   1b798:	008007c4 	movi	r2,31
   1b79c:	af2bc83a 	sub	r21,r21,fp
   1b7a0:	1700ac16 	blt	r2,fp,1ba54 <_strtod_r+0xad8>
   1b7a4:	00800044 	movi	r2,1
   1b7a8:	1704983a 	sll	r2,r2,fp
   1b7ac:	d8000d15 	stw	zero,52(sp)
   1b7b0:	d8800f15 	stw	r2,60(sp)
   1b7b4:	2547883a 	add	r3,r4,r21
   1b7b8:	d9000717 	ldw	r4,28(sp)
   1b7bc:	a56b883a 	add	r21,r20,r21
   1b7c0:	20f9883a 	add	fp,r4,r3
   1b7c4:	a009883a 	mov	r4,r20
   1b7c8:	ad00010e 	bge	r21,r20,1b7d0 <_strtod_r+0x854>
   1b7cc:	a809883a 	mov	r4,r21
   1b7d0:	e005883a 	mov	r2,fp
   1b7d4:	2700010e 	bge	r4,fp,1b7dc <_strtod_r+0x860>
   1b7d8:	2005883a 	mov	r2,r4
   1b7dc:	0080030e 	bge	zero,r2,1b7ec <_strtod_r+0x870>
   1b7e0:	a8abc83a 	sub	r21,r21,r2
   1b7e4:	e0b9c83a 	sub	fp,fp,r2
   1b7e8:	a0a9c83a 	sub	r20,r20,r2
   1b7ec:	d9400e17 	ldw	r5,56(sp)
   1b7f0:	28001126 	beq	r5,zero,1b838 <_strtod_r+0x8bc>
   1b7f4:	280d883a 	mov	r6,r5
   1b7f8:	8809883a 	mov	r4,r17
   1b7fc:	800b883a 	mov	r5,r16
   1b800:	001a3600 	call	1a360 <__pow5mult>
   1b804:	1021883a 	mov	r16,r2
   1b808:	10010e26 	beq	r2,zero,1bc44 <_strtod_r+0xcc8>
   1b80c:	d9800517 	ldw	r6,20(sp)
   1b810:	100b883a 	mov	r5,r2
   1b814:	8809883a 	mov	r4,r17
   1b818:	001a0d40 	call	1a0d4 <__multiply>
   1b81c:	10010926 	beq	r2,zero,1bc44 <_strtod_r+0xcc8>
   1b820:	d9400517 	ldw	r5,20(sp)
   1b824:	8809883a 	mov	r4,r17
   1b828:	d8801315 	stw	r2,76(sp)
   1b82c:	0019d0c0 	call	19d0c <_Bfree>
   1b830:	d8801317 	ldw	r2,76(sp)
   1b834:	d8800515 	stw	r2,20(sp)
   1b838:	0540060e 	bge	zero,r21,1b854 <_strtod_r+0x8d8>
   1b83c:	d9400517 	ldw	r5,20(sp)
   1b840:	a80d883a 	mov	r6,r21
   1b844:	8809883a 	mov	r4,r17
   1b848:	001a4a00 	call	1a4a0 <__lshift>
   1b84c:	d8800515 	stw	r2,20(sp)
   1b850:	10025c26 	beq	r2,zero,1c1c4 <_strtod_r+0x1248>
   1b854:	d8800c17 	ldw	r2,48(sp)
   1b858:	10000626 	beq	r2,zero,1b874 <_strtod_r+0x8f8>
   1b85c:	d9800c17 	ldw	r6,48(sp)
   1b860:	980b883a 	mov	r5,r19
   1b864:	8809883a 	mov	r4,r17
   1b868:	001a3600 	call	1a360 <__pow5mult>
   1b86c:	1027883a 	mov	r19,r2
   1b870:	1000f426 	beq	r2,zero,1bc44 <_strtod_r+0xcc8>
   1b874:	0700060e 	bge	zero,fp,1b890 <_strtod_r+0x914>
   1b878:	980b883a 	mov	r5,r19
   1b87c:	e00d883a 	mov	r6,fp
   1b880:	8809883a 	mov	r4,r17
   1b884:	001a4a00 	call	1a4a0 <__lshift>
   1b888:	1027883a 	mov	r19,r2
   1b88c:	1000ed26 	beq	r2,zero,1bc44 <_strtod_r+0xcc8>
   1b890:	0500060e 	bge	zero,r20,1b8ac <_strtod_r+0x930>
   1b894:	800b883a 	mov	r5,r16
   1b898:	a00d883a 	mov	r6,r20
   1b89c:	8809883a 	mov	r4,r17
   1b8a0:	001a4a00 	call	1a4a0 <__lshift>
   1b8a4:	1021883a 	mov	r16,r2
   1b8a8:	1000e626 	beq	r2,zero,1bc44 <_strtod_r+0xcc8>
   1b8ac:	d9400517 	ldw	r5,20(sp)
   1b8b0:	980d883a 	mov	r6,r19
   1b8b4:	8809883a 	mov	r4,r17
   1b8b8:	001a6480 	call	1a648 <__mdiff>
   1b8bc:	1025883a 	mov	r18,r2
   1b8c0:	1000e026 	beq	r2,zero,1bc44 <_strtod_r+0xcc8>
   1b8c4:	15400317 	ldw	r21,12(r2)
   1b8c8:	800b883a 	mov	r5,r16
   1b8cc:	10000315 	stw	zero,12(r2)
   1b8d0:	1009883a 	mov	r4,r2
   1b8d4:	001a5e80 	call	1a5e8 <__mcmp>
   1b8d8:	10026716 	blt	r2,zero,1c278 <_strtod_r+0x12fc>
   1b8dc:	10029626 	beq	r2,zero,1c338 <_strtod_r+0x13bc>
   1b8e0:	800b883a 	mov	r5,r16
   1b8e4:	9009883a 	mov	r4,r18
   1b8e8:	001ab000 	call	1ab00 <__ratio>
   1b8ec:	000d883a 	mov	r6,zero
   1b8f0:	01d00034 	movhi	r7,16384
   1b8f4:	1009883a 	mov	r4,r2
   1b8f8:	180b883a 	mov	r5,r3
   1b8fc:	1039883a 	mov	fp,r2
   1b900:	1829883a 	mov	r20,r3
   1b904:	00274fc0 	call	274fc <__ledf2>
   1b908:	00803b16 	blt	zero,r2,1b9f8 <_strtod_r+0xa7c>
   1b90c:	a8005e26 	beq	r21,zero,1ba88 <_strtod_r+0xb0c>
   1b910:	050ffc34 	movhi	r20,16368
   1b914:	d8000f15 	stw	zero,60(sp)
   1b918:	d8001015 	stw	zero,64(sp)
   1b91c:	dd000d15 	stw	r20,52(sp)
   1b920:	b71ffc2c 	andhi	fp,r22,32752
   1b924:	009ff834 	movhi	r2,32736
   1b928:	e080f226 	beq	fp,r2,1bcf4 <_strtod_r+0xd78>
   1b92c:	d9000717 	ldw	r4,28(sp)
   1b930:	20000c26 	beq	r4,zero,1b964 <_strtod_r+0x9e8>
   1b934:	0081a834 	movhi	r2,1696
   1b938:	17000a36 	bltu	r2,fp,1b964 <_strtod_r+0x9e8>
   1b93c:	d9001017 	ldw	r4,64(sp)
   1b940:	d9400d17 	ldw	r5,52(sp)
   1b944:	01d07834 	movhi	r7,16864
   1b948:	39ffffc4 	addi	r7,r7,-1
   1b94c:	01bff034 	movhi	r6,65472
   1b950:	00274fc0 	call	274fc <__ledf2>
   1b954:	0080a70e 	bge	zero,r2,1bbf4 <_strtod_r+0xc78>
   1b958:	0081ac34 	movhi	r2,1712
   1b95c:	a091883a 	add	r8,r20,r2
   1b960:	4729c83a 	sub	r20,r8,fp
   1b964:	b809883a 	mov	r4,r23
   1b968:	b00b883a 	mov	r5,r22
   1b96c:	001a8440 	call	1a844 <__ulp>
   1b970:	d9000f17 	ldw	r4,60(sp)
   1b974:	a00b883a 	mov	r5,r20
   1b978:	100d883a 	mov	r6,r2
   1b97c:	180f883a 	mov	r7,r3
   1b980:	00275f00 	call	275f0 <__muldf3>
   1b984:	b80d883a 	mov	r6,r23
   1b988:	b00f883a 	mov	r7,r22
   1b98c:	1009883a 	mov	r4,r2
   1b990:	180b883a 	mov	r5,r3
   1b994:	002611c0 	call	2611c <__adddf3>
   1b998:	102f883a 	mov	r23,r2
   1b99c:	182d883a 	mov	r22,r3
   1b9a0:	1829883a 	mov	r20,r3
   1b9a4:	d9000717 	ldw	r4,28(sp)
   1b9a8:	2000021e 	bne	r4,zero,1b9b4 <_strtod_r+0xa38>
   1b9ac:	a09ffc2c 	andhi	r2,r20,32752
   1b9b0:	e080f126 	beq	fp,r2,1bd78 <_strtod_r+0xdfc>
   1b9b4:	d9400517 	ldw	r5,20(sp)
   1b9b8:	8809883a 	mov	r4,r17
   1b9bc:	0019d0c0 	call	19d0c <_Bfree>
   1b9c0:	980b883a 	mov	r5,r19
   1b9c4:	8809883a 	mov	r4,r17
   1b9c8:	0019d0c0 	call	19d0c <_Bfree>
   1b9cc:	800b883a 	mov	r5,r16
   1b9d0:	8809883a 	mov	r4,r17
   1b9d4:	0019d0c0 	call	19d0c <_Bfree>
   1b9d8:	900b883a 	mov	r5,r18
   1b9dc:	8809883a 	mov	r4,r17
   1b9e0:	0019d0c0 	call	19d0c <_Bfree>
   1b9e4:	003f3f06 	br	1b6e4 <__alt_data_end+0xfffdcee4>
   1b9e8:	00c00044 	movi	r3,1
   1b9ec:	d8000d15 	stw	zero,52(sp)
   1b9f0:	d8c00f15 	stw	r3,60(sp)
   1b9f4:	003f6f06 	br	1b7b4 <__alt_data_end+0xfffdcfb4>
   1b9f8:	000d883a 	mov	r6,zero
   1b9fc:	01cff834 	movhi	r7,16352
   1ba00:	e009883a 	mov	r4,fp
   1ba04:	a00b883a 	mov	r5,r20
   1ba08:	00275f00 	call	275f0 <__muldf3>
   1ba0c:	d8801015 	stw	r2,64(sp)
   1ba10:	d8c00d15 	stw	r3,52(sp)
   1ba14:	a8001a1e 	bne	r21,zero,1ba80 <_strtod_r+0xb04>
   1ba18:	1a20003c 	xorhi	r8,r3,32768
   1ba1c:	d8800f15 	stw	r2,60(sp)
   1ba20:	4029883a 	mov	r20,r8
   1ba24:	003fbe06 	br	1b920 <__alt_data_end+0xfffdd120>
   1ba28:	d8000b15 	stw	zero,44(sp)
   1ba2c:	04800044 	movi	r18,1
   1ba30:	b000021e 	bne	r22,zero,1ba3c <_strtod_r+0xac0>
   1ba34:	d8c00c17 	ldw	r3,48(sp)
   1ba38:	183d9d26 	beq	r3,zero,1b0b0 <__alt_data_end+0xfffdc8b0>
   1ba3c:	0039883a 	mov	fp,zero
   1ba40:	003e5206 	br	1b38c <__alt_data_end+0xfffdcb8c>
   1ba44:	d8c00c17 	ldw	r3,48(sp)
   1ba48:	dd000e17 	ldw	r20,56(sp)
   1ba4c:	1889c83a 	sub	r4,r3,r2
   1ba50:	003f4706 	br	1b770 <__alt_data_end+0xfffdcf70>
   1ba54:	00bef884 	movi	r2,-1054
   1ba58:	07000044 	movi	fp,1
   1ba5c:	10c5c83a 	sub	r2,r2,r3
   1ba60:	e084983a 	sll	r2,fp,r2
   1ba64:	df000f15 	stw	fp,60(sp)
   1ba68:	d8800d15 	stw	r2,52(sp)
   1ba6c:	003f5106 	br	1b7b4 <__alt_data_end+0xfffdcfb4>
   1ba70:	d8c00717 	ldw	r3,28(sp)
   1ba74:	0009883a 	mov	r4,zero
   1ba78:	d8c00615 	stw	r3,24(sp)
   1ba7c:	003de506 	br	1b214 <__alt_data_end+0xfffdca14>
   1ba80:	da000d17 	ldw	r8,52(sp)
   1ba84:	003fe506 	br	1ba1c <__alt_data_end+0xfffdd21c>
   1ba88:	b800521e 	bne	r23,zero,1bbd4 <_strtod_r+0xc58>
   1ba8c:	01000434 	movhi	r4,16
   1ba90:	213fffc4 	addi	r4,r4,-1
   1ba94:	b104703a 	and	r2,r22,r4
   1ba98:	1000501e 	bne	r2,zero,1bbdc <_strtod_r+0xc60>
   1ba9c:	000d883a 	mov	r6,zero
   1baa0:	01cffc34 	movhi	r7,16368
   1baa4:	e009883a 	mov	r4,fp
   1baa8:	a00b883a 	mov	r5,r20
   1baac:	00274fc0 	call	274fc <__ledf2>
   1bab0:	10024216 	blt	r2,zero,1c3bc <_strtod_r+0x1440>
   1bab4:	a00b883a 	mov	r5,r20
   1bab8:	000d883a 	mov	r6,zero
   1babc:	01cff834 	movhi	r7,16352
   1bac0:	e009883a 	mov	r4,fp
   1bac4:	00275f00 	call	275f0 <__muldf3>
   1bac8:	d8801015 	stw	r2,64(sp)
   1bacc:	d8c00d15 	stw	r3,52(sp)
   1bad0:	1029883a 	mov	r20,r2
   1bad4:	1a20003c 	xorhi	r8,r3,32768
   1bad8:	dd000f15 	stw	r20,60(sp)
   1badc:	4029883a 	mov	r20,r8
   1bae0:	003f8f06 	br	1b920 <__alt_data_end+0xfffdd120>
   1bae4:	8039883a 	mov	fp,r16
   1bae8:	002d883a 	mov	r22,zero
   1baec:	d8000b15 	stw	zero,44(sp)
   1baf0:	bd7ff404 	addi	r21,r23,-48
   1baf4:	00800244 	movi	r2,9
   1baf8:	15401236 	bltu	r2,r21,1bb44 <_strtod_r+0xbc8>
   1bafc:	dd400e15 	stw	r21,56(sp)
   1bb00:	b0800044 	addi	r2,r22,1
   1bb04:	a801701e 	bne	r21,zero,1c0c8 <_strtod_r+0x114c>
   1bb08:	ddc00617 	ldw	r23,24(sp)
   1bb0c:	102d883a 	mov	r22,r2
   1bb10:	b8800044 	addi	r2,r23,1
   1bb14:	d8800615 	stw	r2,24(sp)
   1bb18:	bdc00047 	ldb	r23,1(r23)
   1bb1c:	003ff406 	br	1baf0 <__alt_data_end+0xfffdd2f0>
   1bb20:	00c00044 	movi	r3,1
   1bb24:	d8c00e15 	stw	r3,56(sp)
   1bb28:	d8c00717 	ldw	r3,28(sp)
   1bb2c:	18800084 	addi	r2,r3,2
   1bb30:	d8800615 	stw	r2,24(sp)
   1bb34:	1dc00087 	ldb	r23,2(r3)
   1bb38:	003e1f06 	br	1b3b8 <__alt_data_end+0xfffdcbb8>
   1bb3c:	d8000e15 	stw	zero,56(sp)
   1bb40:	003ff906 	br	1bb28 <__alt_data_end+0xfffdd328>
   1bb44:	04800044 	movi	r18,1
   1bb48:	003dad06 	br	1b200 <__alt_data_end+0xfffdca00>
   1bb4c:	903d581e 	bne	r18,zero,1b0b0 <__alt_data_end+0xfffdc8b0>
   1bb50:	00801384 	movi	r2,78
   1bb54:	b8800526 	beq	r23,r2,1bb6c <_strtod_r+0xbf0>
   1bb58:	15fd530e 	bge	r2,r23,1b0a8 <__alt_data_end+0xfffdc8a8>
   1bb5c:	00801a44 	movi	r2,105
   1bb60:	b8819a26 	beq	r23,r2,1c1cc <_strtod_r+0x1250>
   1bb64:	00801b84 	movi	r2,110
   1bb68:	b8bd511e 	bne	r23,r2,1b0b0 <__alt_data_end+0xfffdc8b0>
   1bb6c:	014000f4 	movhi	r5,3
   1bb70:	d9000617 	ldw	r4,24(sp)
   1bb74:	29680304 	addi	r5,r5,-24564
   1bb78:	01c00644 	movi	r7,25
   1bb7c:	00000b06 	br	1bbac <_strtod_r+0xc30>
   1bb80:	21000044 	addi	r4,r4,1
   1bb84:	20800003 	ldbu	r2,0(r4)
   1bb88:	10ffefc4 	addi	r3,r2,-65
   1bb8c:	10803fcc 	andi	r2,r2,255
   1bb90:	1080201c 	xori	r2,r2,128
   1bb94:	18c03fcc 	andi	r3,r3,255
   1bb98:	10bfe004 	addi	r2,r2,-128
   1bb9c:	38c00136 	bltu	r7,r3,1bba4 <_strtod_r+0xc28>
   1bba0:	10800804 	addi	r2,r2,32
   1bba4:	29400044 	addi	r5,r5,1
   1bba8:	11bd411e 	bne	r2,r6,1b0b0 <__alt_data_end+0xfffdc8b0>
   1bbac:	29800007 	ldb	r6,0(r5)
   1bbb0:	303ff31e 	bne	r6,zero,1bb80 <__alt_data_end+0xfffdd380>
   1bbb4:	20800044 	addi	r2,r4,1
   1bbb8:	d8800615 	stw	r2,24(sp)
   1bbbc:	20c00047 	ldb	r3,1(r4)
   1bbc0:	00800a04 	movi	r2,40
   1bbc4:	18bde326 	beq	r3,r2,1b354 <__alt_data_end+0xfffdcb54>
   1bbc8:	05bffe34 	movhi	r22,65528
   1bbcc:	002f883a 	mov	r23,zero
   1bbd0:	003dea06 	br	1b37c <__alt_data_end+0xfffdcb7c>
   1bbd4:	00800044 	movi	r2,1
   1bbd8:	b880ff26 	beq	r23,r2,1bfd8 <_strtod_r+0x105c>
   1bbdc:	014ffc34 	movhi	r5,16368
   1bbe0:	d8000f15 	stw	zero,60(sp)
   1bbe4:	052ffc34 	movhi	r20,49136
   1bbe8:	d8001015 	stw	zero,64(sp)
   1bbec:	d9400d15 	stw	r5,52(sp)
   1bbf0:	003f4b06 	br	1b920 <__alt_data_end+0xfffdd120>
   1bbf4:	d9001017 	ldw	r4,64(sp)
   1bbf8:	d9400d17 	ldw	r5,52(sp)
   1bbfc:	0024ab80 	call	24ab8 <__fixunsdfsi>
   1bc00:	1000f126 	beq	r2,zero,1bfc8 <_strtod_r+0x104c>
   1bc04:	1009883a 	mov	r4,r2
   1bc08:	00288b40 	call	288b4 <__floatunsidf>
   1bc0c:	d8801015 	stw	r2,64(sp)
   1bc10:	d8c00d15 	stw	r3,52(sp)
   1bc14:	a800ea1e 	bne	r21,zero,1bfc0 <_strtod_r+0x1044>
   1bc18:	d8800d17 	ldw	r2,52(sp)
   1bc1c:	1220003c 	xorhi	r8,r2,32768
   1bc20:	d8c01017 	ldw	r3,64(sp)
   1bc24:	4029883a 	mov	r20,r8
   1bc28:	d8c00f15 	stw	r3,60(sp)
   1bc2c:	003f4a06 	br	1b958 <__alt_data_end+0xfffdd158>
   1bc30:	d8000c15 	stw	zero,48(sp)
   1bc34:	003ea506 	br	1b6cc <__alt_data_end+0xfffdcecc>
   1bc38:	d8c00817 	ldw	r3,32(sp)
   1bc3c:	00bfffc4 	movi	r2,-1
   1bc40:	1880441e 	bne	r3,r2,1bd54 <_strtod_r+0xdd8>
   1bc44:	9011883a 	mov	r8,r18
   1bc48:	d8800517 	ldw	r2,20(sp)
   1bc4c:	00c00884 	movi	r3,34
   1bc50:	88c00015 	stw	r3,0(r17)
   1bc54:	d8000815 	stw	zero,32(sp)
   1bc58:	071ffc34 	movhi	fp,32752
   1bc5c:	100b883a 	mov	r5,r2
   1bc60:	8809883a 	mov	r4,r17
   1bc64:	da001315 	stw	r8,76(sp)
   1bc68:	0019d0c0 	call	19d0c <_Bfree>
   1bc6c:	980b883a 	mov	r5,r19
   1bc70:	8809883a 	mov	r4,r17
   1bc74:	0019d0c0 	call	19d0c <_Bfree>
   1bc78:	800b883a 	mov	r5,r16
   1bc7c:	8809883a 	mov	r4,r17
   1bc80:	0019d0c0 	call	19d0c <_Bfree>
   1bc84:	d9400b17 	ldw	r5,44(sp)
   1bc88:	8809883a 	mov	r4,r17
   1bc8c:	0019d0c0 	call	19d0c <_Bfree>
   1bc90:	da001317 	ldw	r8,76(sp)
   1bc94:	8809883a 	mov	r4,r17
   1bc98:	400b883a 	mov	r5,r8
   1bc9c:	0019d0c0 	call	19d0c <_Bfree>
   1bca0:	003d5f06 	br	1b220 <__alt_data_end+0xfffdca20>
   1bca4:	d8c00a17 	ldw	r3,40(sp)
   1bca8:	d8800504 	addi	r2,sp,20
   1bcac:	018000f4 	movhi	r6,3
   1bcb0:	31a80904 	addi	r6,r6,-24540
   1bcb4:	d8c00115 	stw	r3,4(sp)
   1bcb8:	d8800015 	stw	r2,0(sp)
   1bcbc:	d9c00404 	addi	r7,sp,16
   1bcc0:	d9400604 	addi	r5,sp,24
   1bcc4:	8809883a 	mov	r4,r17
   1bcc8:	00225800 	call	22580 <__gethex>
   1bccc:	148001cc 	andi	r18,r2,7
   1bcd0:	903e2126 	beq	r18,zero,1b558 <__alt_data_end+0xfffdcd58>
   1bcd4:	00c00184 	movi	r3,6
   1bcd8:	90c0c71e 	bne	r18,r3,1bff8 <_strtod_r+0x107c>
   1bcdc:	84000044 	addi	r16,r16,1
   1bce0:	dc000615 	stw	r16,24(sp)
   1bce4:	d8000815 	stw	zero,32(sp)
   1bce8:	0039883a 	mov	fp,zero
   1bcec:	d8000a15 	stw	zero,40(sp)
   1bcf0:	003d4b06 	br	1b220 <__alt_data_end+0xfffdca20>
   1bcf4:	00bf2c34 	movhi	r2,64688
   1bcf8:	b0ad883a 	add	r22,r22,r2
   1bcfc:	b809883a 	mov	r4,r23
   1bd00:	b00b883a 	mov	r5,r22
   1bd04:	001a8440 	call	1a844 <__ulp>
   1bd08:	d9000f17 	ldw	r4,60(sp)
   1bd0c:	100d883a 	mov	r6,r2
   1bd10:	180f883a 	mov	r7,r3
   1bd14:	a00b883a 	mov	r5,r20
   1bd18:	00275f00 	call	275f0 <__muldf3>
   1bd1c:	b80d883a 	mov	r6,r23
   1bd20:	1009883a 	mov	r4,r2
   1bd24:	b00f883a 	mov	r7,r22
   1bd28:	180b883a 	mov	r5,r3
   1bd2c:	002611c0 	call	2611c <__adddf3>
   1bd30:	011f2834 	movhi	r4,31904
   1bd34:	102f883a 	mov	r23,r2
   1bd38:	213fffc4 	addi	r4,r4,-1
   1bd3c:	189ffc2c 	andhi	r2,r3,32752
   1bd40:	20807b2e 	bgeu	r4,r2,1bf30 <_strtod_r+0xfb4>
   1bd44:	d9401217 	ldw	r5,72(sp)
   1bd48:	009ffc34 	movhi	r2,32752
   1bd4c:	10bfffc4 	addi	r2,r2,-1
   1bd50:	28bfb926 	beq	r5,r2,1bc38 <__alt_data_end+0xfffdd438>
   1bd54:	059ffc34 	movhi	r22,32752
   1bd58:	b5bfffc4 	addi	r22,r22,-1
   1bd5c:	05ffffc4 	movi	r23,-1
   1bd60:	003f1406 	br	1b9b4 <__alt_data_end+0xfffdd1b4>
   1bd64:	00800884 	movi	r2,34
   1bd68:	88800015 	stw	r2,0(r17)
   1bd6c:	d8000815 	stw	zero,32(sp)
   1bd70:	071ffc34 	movhi	fp,32752
   1bd74:	003d2a06 	br	1b220 <__alt_data_end+0xfffdca20>
   1bd78:	d9400d17 	ldw	r5,52(sp)
   1bd7c:	d9001017 	ldw	r4,64(sp)
   1bd80:	00287580 	call	28758 <__fixdfsi>
   1bd84:	1009883a 	mov	r4,r2
   1bd88:	00287d80 	call	287d8 <__floatsidf>
   1bd8c:	d9001017 	ldw	r4,64(sp)
   1bd90:	d9400d17 	ldw	r5,52(sp)
   1bd94:	100d883a 	mov	r6,r2
   1bd98:	180f883a 	mov	r7,r3
   1bd9c:	0027e5c0 	call	27e5c <__subdf3>
   1bda0:	1011883a 	mov	r8,r2
   1bda4:	1839883a 	mov	fp,r3
   1bda8:	a800121e 	bne	r21,zero,1bdf4 <_strtod_r+0xe78>
   1bdac:	b800111e 	bne	r23,zero,1bdf4 <_strtod_r+0xe78>
   1bdb0:	01400434 	movhi	r5,16
   1bdb4:	297fffc4 	addi	r5,r5,-1
   1bdb8:	a168703a 	and	r20,r20,r5
   1bdbc:	a0000d1e 	bne	r20,zero,1bdf4 <_strtod_r+0xe78>
   1bdc0:	01a52834 	movhi	r6,38048
   1bdc4:	01cff434 	movhi	r7,16336
   1bdc8:	318d6544 	addi	r6,r6,13717
   1bdcc:	39ffffc4 	addi	r7,r7,-1
   1bdd0:	1009883a 	mov	r4,r2
   1bdd4:	180b883a 	mov	r5,r3
   1bdd8:	00274fc0 	call	274fc <__ledf2>
   1bddc:	103ef50e 	bge	r2,zero,1b9b4 <__alt_data_end+0xfffdd1b4>
   1bde0:	9011883a 	mov	r8,r18
   1bde4:	d8800517 	ldw	r2,20(sp)
   1bde8:	d8000815 	stw	zero,32(sp)
   1bdec:	b039883a 	mov	fp,r22
   1bdf0:	003f9a06 	br	1bc5c <__alt_data_end+0xfffdd45c>
   1bdf4:	01a52834 	movhi	r6,38048
   1bdf8:	01cff834 	movhi	r7,16352
   1bdfc:	4009883a 	mov	r4,r8
   1be00:	318d6544 	addi	r6,r6,13717
   1be04:	39ffffc4 	addi	r7,r7,-1
   1be08:	e00b883a 	mov	r5,fp
   1be0c:	da001315 	stw	r8,76(sp)
   1be10:	00274fc0 	call	274fc <__ledf2>
   1be14:	da001317 	ldw	r8,76(sp)
   1be18:	10000716 	blt	r2,zero,1be38 <_strtod_r+0xebc>
   1be1c:	018d6c34 	movhi	r6,13744
   1be20:	31b94d44 	addi	r6,r6,-6859
   1be24:	01cff834 	movhi	r7,16352
   1be28:	4009883a 	mov	r4,r8
   1be2c:	e00b883a 	mov	r5,fp
   1be30:	00274200 	call	27420 <__gedf2>
   1be34:	00bedf0e 	bge	zero,r2,1b9b4 <__alt_data_end+0xfffdd1b4>
   1be38:	9011883a 	mov	r8,r18
   1be3c:	d8800517 	ldw	r2,20(sp)
   1be40:	ddc00815 	stw	r23,32(sp)
   1be44:	b039883a 	mov	fp,r22
   1be48:	003f8406 	br	1bc5c <__alt_data_end+0xfffdd45c>
   1be4c:	903e1026 	beq	r18,zero,1b690 <__alt_data_end+0xfffdce90>
   1be50:	04a5c83a 	sub	r18,zero,r18
   1be54:	908003cc 	andi	r2,r18,15
   1be58:	10000b26 	beq	r2,zero,1be88 <_strtod_r+0xf0c>
   1be5c:	100490fa 	slli	r2,r2,3
   1be60:	00c000f4 	movhi	r3,3
   1be64:	18e7ce04 	addi	r3,r3,-24776
   1be68:	1885883a 	add	r2,r3,r2
   1be6c:	11800017 	ldw	r6,0(r2)
   1be70:	11c00117 	ldw	r7,4(r2)
   1be74:	b809883a 	mov	r4,r23
   1be78:	b00b883a 	mov	r5,r22
   1be7c:	00269c80 	call	269c8 <__divdf3>
   1be80:	102f883a 	mov	r23,r2
   1be84:	182d883a 	mov	r22,r3
   1be88:	9025d13a 	srai	r18,r18,4
   1be8c:	903e0026 	beq	r18,zero,1b690 <__alt_data_end+0xfffdce90>
   1be90:	008007c4 	movi	r2,31
   1be94:	14801f16 	blt	r2,r18,1bf14 <_strtod_r+0xf98>
   1be98:	9080040c 	andi	r2,r18,16
   1be9c:	10018d26 	beq	r2,zero,1c4d4 <_strtod_r+0x1558>
   1bea0:	00c01a84 	movi	r3,106
   1bea4:	d8c00715 	stw	r3,28(sp)
   1bea8:	04817e0e 	bge	zero,r18,1c4a4 <_strtod_r+0x1528>
   1beac:	050000f4 	movhi	r20,3
   1beb0:	a5280e04 	addi	r20,r20,-24520
   1beb4:	b805883a 	mov	r2,r23
   1beb8:	b007883a 	mov	r3,r22
   1bebc:	0009883a 	mov	r4,zero
   1bec0:	9180004c 	andi	r6,r18,1
   1bec4:	30000626 	beq	r6,zero,1bee0 <_strtod_r+0xf64>
   1bec8:	a1800017 	ldw	r6,0(r20)
   1becc:	a1c00117 	ldw	r7,4(r20)
   1bed0:	1009883a 	mov	r4,r2
   1bed4:	180b883a 	mov	r5,r3
   1bed8:	00275f00 	call	275f0 <__muldf3>
   1bedc:	01000044 	movi	r4,1
   1bee0:	9025d07a 	srai	r18,r18,1
   1bee4:	a5000204 	addi	r20,r20,8
   1bee8:	903ff51e 	bne	r18,zero,1bec0 <__alt_data_end+0xfffdd6c0>
   1beec:	21003fcc 	andi	r4,r4,255
   1bef0:	2001891e 	bne	r4,zero,1c518 <_strtod_r+0x159c>
   1bef4:	d9000717 	ldw	r4,28(sp)
   1bef8:	20016a1e 	bne	r4,zero,1c4a4 <_strtod_r+0x1528>
   1befc:	000d883a 	mov	r6,zero
   1bf00:	000f883a 	mov	r7,zero
   1bf04:	b809883a 	mov	r4,r23
   1bf08:	b00b883a 	mov	r5,r22
   1bf0c:	00273980 	call	27398 <__eqdf2>
   1bf10:	103de01e 	bne	r2,zero,1b694 <__alt_data_end+0xfffdce94>
   1bf14:	00800884 	movi	r2,34
   1bf18:	88800015 	stw	r2,0(r17)
   1bf1c:	d8000815 	stw	zero,32(sp)
   1bf20:	0039883a 	mov	fp,zero
   1bf24:	003cbe06 	br	1b220 <__alt_data_end+0xfffdca20>
   1bf28:	011387c4 	movi	r4,19999
   1bf2c:	003d5606 	br	1b488 <__alt_data_end+0xfffdcc88>
   1bf30:	0580d434 	movhi	r22,848
   1bf34:	1dad883a 	add	r22,r3,r22
   1bf38:	b029883a 	mov	r20,r22
   1bf3c:	003e9906 	br	1b9a4 <__alt_data_end+0xfffdd1a4>
   1bf40:	e5c03fcc 	andi	r23,fp,255
   1bf44:	bdc0201c 	xori	r23,r23,128
   1bf48:	bdffe004 	addi	r23,r23,-128
   1bf4c:	dc800817 	ldw	r18,32(sp)
   1bf50:	0029883a 	mov	r20,zero
   1bf54:	0027883a 	mov	r19,zero
   1bf58:	0021883a 	mov	r16,zero
   1bf5c:	003c9806 	br	1b1c0 <__alt_data_end+0xfffdc9c0>
   1bf60:	00c00944 	movi	r3,37
   1bf64:	1f07c83a 	sub	r3,r3,fp
   1bf68:	1d7d7e16 	blt	r3,r21,1b564 <__alt_data_end+0xfffdcd64>
   1bf6c:	1721c83a 	sub	r16,r2,fp
   1bf70:	800490fa 	slli	r2,r16,3
   1bf74:	044000f4 	movhi	r17,3
   1bf78:	8c67ce04 	addi	r17,r17,-24776
   1bf7c:	8885883a 	add	r2,r17,r2
   1bf80:	11000017 	ldw	r4,0(r2)
   1bf84:	11400117 	ldw	r5,4(r2)
   1bf88:	b80d883a 	mov	r6,r23
   1bf8c:	b00f883a 	mov	r7,r22
   1bf90:	00275f00 	call	275f0 <__muldf3>
   1bf94:	ac2bc83a 	sub	r21,r21,r16
   1bf98:	a80c90fa 	slli	r6,r21,3
   1bf9c:	1009883a 	mov	r4,r2
   1bfa0:	180b883a 	mov	r5,r3
   1bfa4:	8985883a 	add	r2,r17,r6
   1bfa8:	11800017 	ldw	r6,0(r2)
   1bfac:	11c00117 	ldw	r7,4(r2)
   1bfb0:	00275f00 	call	275f0 <__muldf3>
   1bfb4:	d8800815 	stw	r2,32(sp)
   1bfb8:	1839883a 	mov	fp,r3
   1bfbc:	003c9806 	br	1b220 <__alt_data_end+0xfffdca20>
   1bfc0:	da000d17 	ldw	r8,52(sp)
   1bfc4:	003f1606 	br	1bc20 <__alt_data_end+0xfffdd420>
   1bfc8:	014ffc34 	movhi	r5,16368
   1bfcc:	d8001015 	stw	zero,64(sp)
   1bfd0:	d9400d15 	stw	r5,52(sp)
   1bfd4:	003f0f06 	br	1bc14 <__alt_data_end+0xfffdd414>
   1bfd8:	b03f001e 	bne	r22,zero,1bbdc <__alt_data_end+0xfffdd3dc>
   1bfdc:	9011883a 	mov	r8,r18
   1bfe0:	00800884 	movi	r2,34
   1bfe4:	88800015 	stw	r2,0(r17)
   1bfe8:	d8000815 	stw	zero,32(sp)
   1bfec:	d8800517 	ldw	r2,20(sp)
   1bff0:	0039883a 	mov	fp,zero
   1bff4:	003f1906 	br	1bc5c <__alt_data_end+0xfffdd45c>
   1bff8:	d9800517 	ldw	r6,20(sp)
   1bffc:	30000826 	beq	r6,zero,1c020 <_strtod_r+0x10a4>
   1c000:	01400d44 	movi	r5,53
   1c004:	d9000204 	addi	r4,sp,8
   1c008:	d8801315 	stw	r2,76(sp)
   1c00c:	001ac180 	call	1ac18 <__copybits>
   1c010:	d9400517 	ldw	r5,20(sp)
   1c014:	8809883a 	mov	r4,r17
   1c018:	0019d0c0 	call	19d0c <_Bfree>
   1c01c:	d8801317 	ldw	r2,76(sp)
   1c020:	00c00184 	movi	r3,6
   1c024:	1c800f36 	bltu	r3,r18,1c064 <_strtod_r+0x10e8>
   1c028:	902490ba 	slli	r18,r18,2
   1c02c:	00c000b4 	movhi	r3,2
   1c030:	18f01004 	addi	r3,r3,-16320
   1c034:	90e5883a 	add	r18,r18,r3
   1c038:	90c00017 	ldw	r3,0(r18)
   1c03c:	1800683a 	jmp	r3
   1c040:	0001c0bc 	xorhi	zero,zero,1794
   1c044:	0001c094 	movui	zero,1794
   1c048:	0001c078 	rdprs	zero,zero,1793
   1c04c:	0001c05c 	xori	zero,zero,1793
   1c050:	0001c084 	movi	zero,1794
   1c054:	0001c094 	movui	zero,1794
   1c058:	0001c0bc 	xorhi	zero,zero,1794
   1c05c:	059ffc34 	movhi	r22,32752
   1c060:	002f883a 	mov	r23,zero
   1c064:	1080020c 	andi	r2,r2,8
   1c068:	ddc00815 	stw	r23,32(sp)
   1c06c:	103cc426 	beq	r2,zero,1b380 <__alt_data_end+0xfffdcb80>
   1c070:	b7200034 	orhi	fp,r22,32768
   1c074:	003c6a06 	br	1b220 <__alt_data_end+0xfffdca20>
   1c078:	ddc00217 	ldw	r23,8(sp)
   1c07c:	dd800317 	ldw	r22,12(sp)
   1c080:	003ff806 	br	1c064 <__alt_data_end+0xfffdd864>
   1c084:	05a00034 	movhi	r22,32768
   1c088:	b5bfffc4 	addi	r22,r22,-1
   1c08c:	05ffffc4 	movi	r23,-1
   1c090:	003ff406 	br	1c064 <__alt_data_end+0xfffdd864>
   1c094:	d8c00417 	ldw	r3,16(sp)
   1c098:	dd800317 	ldw	r22,12(sp)
   1c09c:	013ffc34 	movhi	r4,65520
   1c0a0:	18c10cc4 	addi	r3,r3,1075
   1c0a4:	1806953a 	slli	r3,r3,20
   1c0a8:	213fffc4 	addi	r4,r4,-1
   1c0ac:	b12c703a 	and	r22,r22,r4
   1c0b0:	ddc00217 	ldw	r23,8(sp)
   1c0b4:	b0ecb03a 	or	r22,r22,r3
   1c0b8:	003fea06 	br	1c064 <__alt_data_end+0xfffdd864>
   1c0bc:	002d883a 	mov	r22,zero
   1c0c0:	002f883a 	mov	r23,zero
   1c0c4:	003fe706 	br	1c064 <__alt_data_end+0xfffdd864>
   1c0c8:	d8c00b17 	ldw	r3,44(sp)
   1c0cc:	b72d883a 	add	r22,r22,fp
   1c0d0:	1887883a 	add	r3,r3,r2
   1c0d4:	d8c00b15 	stw	r3,44(sp)
   1c0d8:	00c00044 	movi	r3,1
   1c0dc:	10c11126 	beq	r2,r3,1c524 <_strtod_r+0x15a8>
   1c0e0:	05c00204 	movi	r23,8
   1c0e4:	04800404 	movi	r18,16
   1c0e8:	e7000044 	addi	fp,fp,1
   1c0ec:	e0bfffc4 	addi	r2,fp,-1
   1c0f0:	b8802016 	blt	r23,r2,1c174 <_strtod_r+0x11f8>
   1c0f4:	9809883a 	mov	r4,r19
   1c0f8:	01400284 	movi	r5,10
   1c0fc:	0025ef80 	call	25ef8 <__mulsi3>
   1c100:	1027883a 	mov	r19,r2
   1c104:	e5bff81e 	bne	fp,r22,1c0e8 <__alt_data_end+0xfffdd8e8>
   1c108:	ddc00617 	ldw	r23,24(sp)
   1c10c:	e7000044 	addi	fp,fp,1
   1c110:	00800204 	movi	r2,8
   1c114:	1580100e 	bge	r2,r22,1c158 <_strtod_r+0x11dc>
   1c118:	00800404 	movi	r2,16
   1c11c:	002d883a 	mov	r22,zero
   1c120:	173e7b16 	blt	r2,fp,1bb10 <__alt_data_end+0xfffdd310>
   1c124:	a009883a 	mov	r4,r20
   1c128:	01400284 	movi	r5,10
   1c12c:	0025ef80 	call	25ef8 <__mulsi3>
   1c130:	a8a9883a 	add	r20,r21,r2
   1c134:	003e7606 	br	1bb10 <__alt_data_end+0xfffdd310>
   1c138:	d9000617 	ldw	r4,24(sp)
   1c13c:	bdfff404 	addi	r23,r23,-48
   1c140:	b5800044 	addi	r22,r22,1
   1c144:	ddc00e15 	stw	r23,56(sp)
   1c148:	d9000815 	stw	r4,32(sp)
   1c14c:	dd800b15 	stw	r22,44(sp)
   1c150:	202f883a 	mov	r23,r4
   1c154:	07000044 	movi	fp,1
   1c158:	9809883a 	mov	r4,r19
   1c15c:	01400284 	movi	r5,10
   1c160:	0025ef80 	call	25ef8 <__mulsi3>
   1c164:	d8c00e17 	ldw	r3,56(sp)
   1c168:	002d883a 	mov	r22,zero
   1c16c:	18a7883a 	add	r19,r3,r2
   1c170:	003e6706 	br	1bb10 <__alt_data_end+0xfffdd310>
   1c174:	973fe316 	blt	r18,fp,1c104 <__alt_data_end+0xfffdd904>
   1c178:	a009883a 	mov	r4,r20
   1c17c:	01400284 	movi	r5,10
   1c180:	0025ef80 	call	25ef8 <__mulsi3>
   1c184:	1029883a 	mov	r20,r2
   1c188:	003fde06 	br	1c104 <__alt_data_end+0xfffdd904>
   1c18c:	00bffa84 	movi	r2,-22
   1c190:	a8bcf416 	blt	r21,r2,1b564 <__alt_data_end+0xfffdcd64>
   1c194:	a82a90fa 	slli	r21,r21,3
   1c198:	008000f4 	movhi	r2,3
   1c19c:	10a7ce04 	addi	r2,r2,-24776
   1c1a0:	1545c83a 	sub	r2,r2,r21
   1c1a4:	11800017 	ldw	r6,0(r2)
   1c1a8:	11c00117 	ldw	r7,4(r2)
   1c1ac:	b809883a 	mov	r4,r23
   1c1b0:	b00b883a 	mov	r5,r22
   1c1b4:	00269c80 	call	269c8 <__divdf3>
   1c1b8:	d8800815 	stw	r2,32(sp)
   1c1bc:	1839883a 	mov	fp,r3
   1c1c0:	003c1706 	br	1b220 <__alt_data_end+0xfffdca20>
   1c1c4:	9011883a 	mov	r8,r18
   1c1c8:	003ea006 	br	1bc4c <__alt_data_end+0xfffdd44c>
   1c1cc:	014000f4 	movhi	r5,3
   1c1d0:	d9000617 	ldw	r4,24(sp)
   1c1d4:	29680004 	addi	r5,r5,-24576
   1c1d8:	01c00644 	movi	r7,25
   1c1dc:	00000b06 	br	1c20c <_strtod_r+0x1290>
   1c1e0:	21000044 	addi	r4,r4,1
   1c1e4:	20800003 	ldbu	r2,0(r4)
   1c1e8:	10ffefc4 	addi	r3,r2,-65
   1c1ec:	10803fcc 	andi	r2,r2,255
   1c1f0:	1080201c 	xori	r2,r2,128
   1c1f4:	18c03fcc 	andi	r3,r3,255
   1c1f8:	10bfe004 	addi	r2,r2,-128
   1c1fc:	38c00136 	bltu	r7,r3,1c204 <_strtod_r+0x1288>
   1c200:	10800804 	addi	r2,r2,32
   1c204:	29400044 	addi	r5,r5,1
   1c208:	11bba91e 	bne	r2,r6,1b0b0 <__alt_data_end+0xfffdc8b0>
   1c20c:	29800007 	ldb	r6,0(r5)
   1c210:	303ff31e 	bne	r6,zero,1c1e0 <__alt_data_end+0xfffdd9e0>
   1c214:	018000f4 	movhi	r6,3
   1c218:	d9000615 	stw	r4,24(sp)
   1c21c:	31a80104 	addi	r6,r6,-24572
   1c220:	200b883a 	mov	r5,r4
   1c224:	02000644 	movi	r8,25
   1c228:	00000a06 	br	1c254 <_strtod_r+0x12d8>
   1c22c:	28800003 	ldbu	r2,0(r5)
   1c230:	10ffefc4 	addi	r3,r2,-65
   1c234:	10803fcc 	andi	r2,r2,255
   1c238:	1080201c 	xori	r2,r2,128
   1c23c:	18c03fcc 	andi	r3,r3,255
   1c240:	10bfe004 	addi	r2,r2,-128
   1c244:	40c00136 	bltu	r8,r3,1c24c <_strtod_r+0x12d0>
   1c248:	10800804 	addi	r2,r2,32
   1c24c:	31800044 	addi	r6,r6,1
   1c250:	11c0691e 	bne	r2,r7,1c3f8 <_strtod_r+0x147c>
   1c254:	31c00007 	ldb	r7,0(r6)
   1c258:	29400044 	addi	r5,r5,1
   1c25c:	383ff31e 	bne	r7,zero,1c22c <__alt_data_end+0xfffdda2c>
   1c260:	d9400615 	stw	r5,24(sp)
   1c264:	059ffc34 	movhi	r22,32752
   1c268:	002f883a 	mov	r23,zero
   1c26c:	003c4306 	br	1b37c <__alt_data_end+0xfffdcb7c>
   1c270:	002d883a 	mov	r22,zero
   1c274:	003cad06 	br	1b52c <__alt_data_end+0xfffdcd2c>
   1c278:	9011883a 	mov	r8,r18
   1c27c:	df001217 	ldw	fp,72(sp)
   1c280:	a800461e 	bne	r21,zero,1c39c <_strtod_r+0x1420>
   1c284:	b800451e 	bne	r23,zero,1c39c <_strtod_r+0x1420>
   1c288:	00800434 	movhi	r2,16
   1c28c:	10bfffc4 	addi	r2,r2,-1
   1c290:	b084703a 	and	r2,r22,r2
   1c294:	1000411e 	bne	r2,zero,1c39c <_strtod_r+0x1420>
   1c298:	b49ffc2c 	andhi	r18,r22,32752
   1c29c:	0081ac34 	movhi	r2,1712
   1c2a0:	14803e2e 	bgeu	r2,r18,1c39c <_strtod_r+0x1420>
   1c2a4:	40800517 	ldw	r2,20(r8)
   1c2a8:	1000031e 	bne	r2,zero,1c2b8 <_strtod_r+0x133c>
   1c2ac:	40800417 	ldw	r2,16(r8)
   1c2b0:	00c00044 	movi	r3,1
   1c2b4:	1880390e 	bge	r3,r2,1c39c <_strtod_r+0x1420>
   1c2b8:	400b883a 	mov	r5,r8
   1c2bc:	01800044 	movi	r6,1
   1c2c0:	8809883a 	mov	r4,r17
   1c2c4:	001a4a00 	call	1a4a0 <__lshift>
   1c2c8:	800b883a 	mov	r5,r16
   1c2cc:	1009883a 	mov	r4,r2
   1c2d0:	d8801315 	stw	r2,76(sp)
   1c2d4:	001a5e80 	call	1a5e8 <__mcmp>
   1c2d8:	da001317 	ldw	r8,76(sp)
   1c2dc:	00802f0e 	bge	zero,r2,1c39c <_strtod_r+0x1420>
   1c2e0:	d9000717 	ldw	r4,28(sp)
   1c2e4:	20008026 	beq	r4,zero,1c4e8 <_strtod_r+0x156c>
   1c2e8:	0081ac34 	movhi	r2,1712
   1c2ec:	14807e16 	blt	r2,r18,1c4e8 <_strtod_r+0x156c>
   1c2f0:	0080dc34 	movhi	r2,880
   1c2f4:	14bf3a0e 	bge	r2,r18,1bfe0 <__alt_data_end+0xfffdd7e0>
   1c2f8:	d9000817 	ldw	r4,32(sp)
   1c2fc:	e00b883a 	mov	r5,fp
   1c300:	000d883a 	mov	r6,zero
   1c304:	01ce5434 	movhi	r7,14672
   1c308:	da001315 	stw	r8,76(sp)
   1c30c:	00275f00 	call	275f0 <__muldf3>
   1c310:	d8800815 	stw	r2,32(sp)
   1c314:	1839883a 	mov	fp,r3
   1c318:	da001317 	ldw	r8,76(sp)
   1c31c:	1800211e 	bne	r3,zero,1c3a4 <_strtod_r+0x1428>
   1c320:	d8c00817 	ldw	r3,32(sp)
   1c324:	d8800517 	ldw	r2,20(sp)
   1c328:	183e4c1e 	bne	r3,zero,1bc5c <__alt_data_end+0xfffdd45c>
   1c32c:	00c00884 	movi	r3,34
   1c330:	88c00015 	stw	r3,0(r17)
   1c334:	003e4906 	br	1bc5c <__alt_data_end+0xfffdd45c>
   1c338:	00800434 	movhi	r2,16
   1c33c:	9011883a 	mov	r8,r18
   1c340:	df001217 	ldw	fp,72(sp)
   1c344:	10bfffc4 	addi	r2,r2,-1
   1c348:	a8002226 	beq	r21,zero,1c3d4 <_strtod_r+0x1458>
   1c34c:	b086703a 	and	r3,r22,r2
   1c350:	18804126 	beq	r3,r2,1c458 <_strtod_r+0x14dc>
   1c354:	d8c00d17 	ldw	r3,52(sp)
   1c358:	18002326 	beq	r3,zero,1c3e8 <_strtod_r+0x146c>
   1c35c:	1da4703a 	and	r18,r3,r22
   1c360:	90000e26 	beq	r18,zero,1c39c <_strtod_r+0x1420>
   1c364:	da001315 	stw	r8,76(sp)
   1c368:	d9800717 	ldw	r6,28(sp)
   1c36c:	b809883a 	mov	r4,r23
   1c370:	b00b883a 	mov	r5,r22
   1c374:	a8002826 	beq	r21,zero,1c418 <_strtod_r+0x149c>
   1c378:	001af180 	call	1af18 <sulp>
   1c37c:	100d883a 	mov	r6,r2
   1c380:	180f883a 	mov	r7,r3
   1c384:	b809883a 	mov	r4,r23
   1c388:	b00b883a 	mov	r5,r22
   1c38c:	002611c0 	call	2611c <__adddf3>
   1c390:	da001317 	ldw	r8,76(sp)
   1c394:	d8800815 	stw	r2,32(sp)
   1c398:	1839883a 	mov	fp,r3
   1c39c:	d8800717 	ldw	r2,28(sp)
   1c3a0:	103fd51e 	bne	r2,zero,1c2f8 <__alt_data_end+0xfffddaf8>
   1c3a4:	d8800517 	ldw	r2,20(sp)
   1c3a8:	003e2c06 	br	1bc5c <__alt_data_end+0xfffdd45c>
   1c3ac:	0580d434 	movhi	r22,848
   1c3b0:	1dad883a 	add	r22,r3,r22
   1c3b4:	d8000715 	stw	zero,28(sp)
   1c3b8:	003cb606 	br	1b694 <__alt_data_end+0xfffdce94>
   1c3bc:	008ff834 	movhi	r2,16352
   1c3c0:	0029883a 	mov	r20,zero
   1c3c4:	022ff834 	movhi	r8,49120
   1c3c8:	d8001015 	stw	zero,64(sp)
   1c3cc:	d8800d15 	stw	r2,52(sp)
   1c3d0:	003dc106 	br	1bad8 <__alt_data_end+0xfffdd2d8>
   1c3d4:	b084703a 	and	r2,r22,r2
   1c3d8:	103fde1e 	bne	r2,zero,1c354 <__alt_data_end+0xfffddb54>
   1c3dc:	b83fdd1e 	bne	r23,zero,1c354 <__alt_data_end+0xfffddb54>
   1c3e0:	b49ffc2c 	andhi	r18,r22,32752
   1c3e4:	003fbe06 	br	1c2e0 <__alt_data_end+0xfffddae0>
   1c3e8:	d8c00f17 	ldw	r3,60(sp)
   1c3ec:	1de8703a 	and	r20,r3,r23
   1c3f0:	a03fea26 	beq	r20,zero,1c39c <__alt_data_end+0xfffddb9c>
   1c3f4:	003fdb06 	br	1c364 <__alt_data_end+0xfffddb64>
   1c3f8:	21000044 	addi	r4,r4,1
   1c3fc:	d9000615 	stw	r4,24(sp)
   1c400:	003f9806 	br	1c264 <__alt_data_end+0xfffdda64>
   1c404:	014000f4 	movhi	r5,3
   1c408:	2967c404 	addi	r5,r5,-24816
   1c40c:	d9400715 	stw	r5,28(sp)
   1c410:	0025883a 	mov	r18,zero
   1c414:	003c8c06 	br	1b648 <__alt_data_end+0xfffdce48>
   1c418:	001af180 	call	1af18 <sulp>
   1c41c:	100d883a 	mov	r6,r2
   1c420:	180f883a 	mov	r7,r3
   1c424:	b809883a 	mov	r4,r23
   1c428:	b00b883a 	mov	r5,r22
   1c42c:	0027e5c0 	call	27e5c <__subdf3>
   1c430:	000d883a 	mov	r6,zero
   1c434:	000f883a 	mov	r7,zero
   1c438:	1009883a 	mov	r4,r2
   1c43c:	180b883a 	mov	r5,r3
   1c440:	d8800815 	stw	r2,32(sp)
   1c444:	1839883a 	mov	fp,r3
   1c448:	00273980 	call	27398 <__eqdf2>
   1c44c:	da001317 	ldw	r8,76(sp)
   1c450:	103ee326 	beq	r2,zero,1bfe0 <__alt_data_end+0xfffdd7e0>
   1c454:	003fd106 	br	1c39c <__alt_data_end+0xfffddb9c>
   1c458:	d8c00717 	ldw	r3,28(sp)
   1c45c:	18002026 	beq	r3,zero,1c4e0 <_strtod_r+0x1564>
   1c460:	b09ffc2c 	andhi	r2,r22,32752
   1c464:	00c1a834 	movhi	r3,1696
   1c468:	18801d36 	bltu	r3,r2,1c4e0 <_strtod_r+0x1564>
   1c46c:	1004d53a 	srli	r2,r2,20
   1c470:	00c01ac4 	movi	r3,107
   1c474:	1887c83a 	sub	r3,r3,r2
   1c478:	00bfffc4 	movi	r2,-1
   1c47c:	10c4983a 	sll	r2,r2,r3
   1c480:	15ffb41e 	bne	r2,r23,1c354 <__alt_data_end+0xfffddb54>
   1c484:	00dffc34 	movhi	r3,32752
   1c488:	18ffffc4 	addi	r3,r3,-1
   1c48c:	b0c03126 	beq	r22,r3,1c554 <_strtod_r+0x15d8>
   1c490:	b59ffc2c 	andhi	r22,r22,32752
   1c494:	00800434 	movhi	r2,16
   1c498:	d8000815 	stw	zero,32(sp)
   1c49c:	b0b9883a 	add	fp,r22,r2
   1c4a0:	003fbe06 	br	1c39c <__alt_data_end+0xfffddb9c>
   1c4a4:	b49ffc2c 	andhi	r18,r22,32752
   1c4a8:	9024d53a 	srli	r18,r18,20
   1c4ac:	00801ac4 	movi	r2,107
   1c4b0:	14a5c83a 	sub	r18,r2,r18
   1c4b4:	04be910e 	bge	zero,r18,1befc <__alt_data_end+0xfffdd6fc>
   1c4b8:	008007c4 	movi	r2,31
   1c4bc:	1480120e 	bge	r2,r18,1c508 <_strtod_r+0x158c>
   1c4c0:	00800d04 	movi	r2,52
   1c4c4:	002f883a 	mov	r23,zero
   1c4c8:	14801a0e 	bge	r2,r18,1c534 <_strtod_r+0x15b8>
   1c4cc:	0580dc34 	movhi	r22,880
   1c4d0:	003e8a06 	br	1befc <__alt_data_end+0xfffdd6fc>
   1c4d4:	d8000715 	stw	zero,28(sp)
   1c4d8:	04be7416 	blt	zero,r18,1beac <__alt_data_end+0xfffdd6ac>
   1c4dc:	003e8706 	br	1befc <__alt_data_end+0xfffdd6fc>
   1c4e0:	00bfffc4 	movi	r2,-1
   1c4e4:	003fe606 	br	1c480 <__alt_data_end+0xfffddc80>
   1c4e8:	073ffc34 	movhi	fp,65520
   1c4ec:	9725883a 	add	r18,r18,fp
   1c4f0:	017fffc4 	movi	r5,-1
   1c4f4:	07000434 	movhi	fp,16
   1c4f8:	e179883a 	add	fp,fp,r5
   1c4fc:	d9400815 	stw	r5,32(sp)
   1c500:	9738b03a 	or	fp,r18,fp
   1c504:	003fa506 	br	1c39c <__alt_data_end+0xfffddb9c>
   1c508:	00bfffc4 	movi	r2,-1
   1c50c:	14a4983a 	sll	r18,r2,r18
   1c510:	95ee703a 	and	r23,r18,r23
   1c514:	003e7906 	br	1befc <__alt_data_end+0xfffdd6fc>
   1c518:	102f883a 	mov	r23,r2
   1c51c:	182d883a 	mov	r22,r3
   1c520:	003e7406 	br	1bef4 <__alt_data_end+0xfffdd6f4>
   1c524:	e02d883a 	mov	r22,fp
   1c528:	ddc00617 	ldw	r23,24(sp)
   1c52c:	e0f9883a 	add	fp,fp,r3
   1c530:	003ef706 	br	1c110 <__alt_data_end+0xfffdd910>
   1c534:	94bff804 	addi	r18,r18,-32
   1c538:	00bfffc4 	movi	r2,-1
   1c53c:	14a4983a 	sll	r18,r2,r18
   1c540:	95ac703a 	and	r22,r18,r22
   1c544:	003e6d06 	br	1befc <__alt_data_end+0xfffdd6fc>
   1c548:	102f883a 	mov	r23,r2
   1c54c:	182d883a 	mov	r22,r3
   1c550:	003c3d06 	br	1b648 <__alt_data_end+0xfffdce48>
   1c554:	00ffffc4 	movi	r3,-1
   1c558:	10ffcd1e 	bne	r2,r3,1c490 <__alt_data_end+0xfffddc90>
   1c55c:	003dba06 	br	1bc48 <__alt_data_end+0xfffdd448>

0001c560 <strtod>:
   1c560:	008000f4 	movhi	r2,3
   1c564:	10ac5304 	addi	r2,r2,-20148
   1c568:	280d883a 	mov	r6,r5
   1c56c:	200b883a 	mov	r5,r4
   1c570:	11000017 	ldw	r4,0(r2)
   1c574:	001af7c1 	jmpi	1af7c <_strtod_r>

0001c578 <strtof>:
   1c578:	defffb04 	addi	sp,sp,-20
   1c57c:	dcc00315 	stw	r19,12(sp)
   1c580:	04c000f4 	movhi	r19,3
   1c584:	9cec5304 	addi	r19,r19,-20148
   1c588:	280d883a 	mov	r6,r5
   1c58c:	200b883a 	mov	r5,r4
   1c590:	99000017 	ldw	r4,0(r19)
   1c594:	dfc00415 	stw	ra,16(sp)
   1c598:	dc800215 	stw	r18,8(sp)
   1c59c:	dc400115 	stw	r17,4(sp)
   1c5a0:	dc000015 	stw	r16,0(sp)
   1c5a4:	001af7c0 	call	1af7c <_strtod_r>
   1c5a8:	1009883a 	mov	r4,r2
   1c5ac:	180b883a 	mov	r5,r3
   1c5b0:	1025883a 	mov	r18,r2
   1c5b4:	1823883a 	mov	r17,r3
   1c5b8:	002895c0 	call	2895c <__truncdfsf2>
   1c5bc:	000b883a 	mov	r5,zero
   1c5c0:	1009883a 	mov	r4,r2
   1c5c4:	1021883a 	mov	r16,r2
   1c5c8:	0025f200 	call	25f20 <__eqsf2>
   1c5cc:	1000111e 	bne	r2,zero,1c614 <strtof+0x9c>
   1c5d0:	000d883a 	mov	r6,zero
   1c5d4:	000f883a 	mov	r7,zero
   1c5d8:	9009883a 	mov	r4,r18
   1c5dc:	880b883a 	mov	r5,r17
   1c5e0:	00273980 	call	27398 <__eqdf2>
   1c5e4:	10000b26 	beq	r2,zero,1c614 <strtof+0x9c>
   1c5e8:	98800017 	ldw	r2,0(r19)
   1c5ec:	00c00884 	movi	r3,34
   1c5f0:	10c00015 	stw	r3,0(r2)
   1c5f4:	8005883a 	mov	r2,r16
   1c5f8:	dfc00417 	ldw	ra,16(sp)
   1c5fc:	dcc00317 	ldw	r19,12(sp)
   1c600:	dc800217 	ldw	r18,8(sp)
   1c604:	dc400117 	ldw	r17,4(sp)
   1c608:	dc000017 	ldw	r16,0(sp)
   1c60c:	dec00504 	addi	sp,sp,20
   1c610:	f800283a 	ret
   1c614:	015fe034 	movhi	r5,32640
   1c618:	297fffc4 	addi	r5,r5,-1
   1c61c:	8009883a 	mov	r4,r16
   1c620:	0025f980 	call	25f98 <__gesf2>
   1c624:	0080070e 	bge	zero,r2,1c644 <strtof+0xcc>
   1c628:	01dffc34 	movhi	r7,32752
   1c62c:	39ffffc4 	addi	r7,r7,-1
   1c630:	01bfffc4 	movi	r6,-1
   1c634:	9009883a 	mov	r4,r18
   1c638:	880b883a 	mov	r5,r17
   1c63c:	00274200 	call	27420 <__gedf2>
   1c640:	00bfe90e 	bge	zero,r2,1c5e8 <__alt_data_end+0xfffddde8>
   1c644:	017fe034 	movhi	r5,65408
   1c648:	297fffc4 	addi	r5,r5,-1
   1c64c:	8009883a 	mov	r4,r16
   1c650:	00260540 	call	26054 <__lesf2>
   1c654:	103fe70e 	bge	r2,zero,1c5f4 <__alt_data_end+0xfffdddf4>
   1c658:	01fffc34 	movhi	r7,65520
   1c65c:	39ffffc4 	addi	r7,r7,-1
   1c660:	01bfffc4 	movi	r6,-1
   1c664:	9009883a 	mov	r4,r18
   1c668:	880b883a 	mov	r5,r17
   1c66c:	00274fc0 	call	274fc <__ledf2>
   1c670:	103fdd0e 	bge	r2,zero,1c5e8 <__alt_data_end+0xfffddde8>
   1c674:	003fdf06 	br	1c5f4 <__alt_data_end+0xfffdddf4>

0001c678 <_strtol_r>:
   1c678:	008000f4 	movhi	r2,3
   1c67c:	defff204 	addi	sp,sp,-56
   1c680:	10ac5604 	addi	r2,r2,-20136
   1c684:	dd800a15 	stw	r22,40(sp)
   1c688:	15800017 	ldw	r22,0(r2)
   1c68c:	df000c15 	stw	fp,48(sp)
   1c690:	d9000315 	stw	r4,12(sp)
   1c694:	dfc00d15 	stw	ra,52(sp)
   1c698:	ddc00b15 	stw	r23,44(sp)
   1c69c:	dd400915 	stw	r21,36(sp)
   1c6a0:	dd000815 	stw	r20,32(sp)
   1c6a4:	dcc00715 	stw	r19,28(sp)
   1c6a8:	dc800615 	stw	r18,24(sp)
   1c6ac:	dc400515 	stw	r17,20(sp)
   1c6b0:	dc000415 	stw	r16,16(sp)
   1c6b4:	d9400215 	stw	r5,8(sp)
   1c6b8:	d9800015 	stw	r6,0(sp)
   1c6bc:	3839883a 	mov	fp,r7
   1c6c0:	2809883a 	mov	r4,r5
   1c6c4:	24000003 	ldbu	r16,0(r4)
   1c6c8:	24400044 	addi	r17,r4,1
   1c6cc:	2007883a 	mov	r3,r4
   1c6d0:	b405883a 	add	r2,r22,r16
   1c6d4:	10800043 	ldbu	r2,1(r2)
   1c6d8:	8809883a 	mov	r4,r17
   1c6dc:	1080020c 	andi	r2,r2,8
   1c6e0:	103ff81e 	bne	r2,zero,1c6c4 <__alt_data_end+0xfffddec4>
   1c6e4:	00800b44 	movi	r2,45
   1c6e8:	80805526 	beq	r16,r2,1c840 <_strtol_r+0x1c8>
   1c6ec:	00800ac4 	movi	r2,43
   1c6f0:	80806026 	beq	r16,r2,1c874 <_strtol_r+0x1fc>
   1c6f4:	0029883a 	mov	r20,zero
   1c6f8:	e0004726 	beq	fp,zero,1c818 <_strtol_r+0x1a0>
   1c6fc:	00800404 	movi	r2,16
   1c700:	e0806626 	beq	fp,r2,1c89c <_strtol_r+0x224>
   1c704:	e027883a 	mov	r19,fp
   1c708:	00a00034 	movhi	r2,32768
   1c70c:	a025003a 	cmpeq	r18,r20,zero
   1c710:	14a5c83a 	sub	r18,r2,r18
   1c714:	9009883a 	mov	r4,r18
   1c718:	980b883a 	mov	r5,r19
   1c71c:	0025ea00 	call	25ea0 <__umodsi3>
   1c720:	9009883a 	mov	r4,r18
   1c724:	980b883a 	mov	r5,r19
   1c728:	d8800115 	stw	r2,4(sp)
   1c72c:	0025e3c0 	call	25e3c <__udivsi3>
   1c730:	b407883a 	add	r3,r22,r16
   1c734:	18c00043 	ldbu	r3,1(r3)
   1c738:	102b883a 	mov	r21,r2
   1c73c:	0009883a 	mov	r4,zero
   1c740:	1940010c 	andi	r5,r3,4
   1c744:	0005883a 	mov	r2,zero
   1c748:	04800044 	movi	r18,1
   1c74c:	05ffffc4 	movi	r23,-1
   1c750:	28000f26 	beq	r5,zero,1c790 <_strtol_r+0x118>
   1c754:	843ff404 	addi	r16,r16,-48
   1c758:	8700130e 	bge	r16,fp,1c7a8 <_strtol_r+0x130>
   1c75c:	15c00626 	beq	r2,r23,1c778 <_strtol_r+0x100>
   1c760:	a9002936 	bltu	r21,r4,1c808 <_strtol_r+0x190>
   1c764:	25402626 	beq	r4,r21,1c800 <_strtol_r+0x188>
   1c768:	980b883a 	mov	r5,r19
   1c76c:	0025ef80 	call	25ef8 <__mulsi3>
   1c770:	8089883a 	add	r4,r16,r2
   1c774:	00800044 	movi	r2,1
   1c778:	8c000003 	ldbu	r16,0(r17)
   1c77c:	8c400044 	addi	r17,r17,1
   1c780:	b407883a 	add	r3,r22,r16
   1c784:	18c00043 	ldbu	r3,1(r3)
   1c788:	1940010c 	andi	r5,r3,4
   1c78c:	283ff11e 	bne	r5,zero,1c754 <__alt_data_end+0xfffddf54>
   1c790:	18c000cc 	andi	r3,r3,3
   1c794:	18000426 	beq	r3,zero,1c7a8 <_strtol_r+0x130>
   1c798:	1c801d26 	beq	r3,r18,1c810 <_strtol_r+0x198>
   1c79c:	00c015c4 	movi	r3,87
   1c7a0:	80e1c83a 	sub	r16,r16,r3
   1c7a4:	873fed16 	blt	r16,fp,1c75c <__alt_data_end+0xfffddf5c>
   1c7a8:	00ffffc4 	movi	r3,-1
   1c7ac:	10c02826 	beq	r2,r3,1c850 <_strtol_r+0x1d8>
   1c7b0:	a0001e1e 	bne	r20,zero,1c82c <_strtol_r+0x1b4>
   1c7b4:	d8c00017 	ldw	r3,0(sp)
   1c7b8:	18004326 	beq	r3,zero,1c8c8 <_strtol_r+0x250>
   1c7bc:	10001d1e 	bne	r2,zero,1c834 <_strtol_r+0x1bc>
   1c7c0:	dd800217 	ldw	r22,8(sp)
   1c7c4:	2005883a 	mov	r2,r4
   1c7c8:	d8c00017 	ldw	r3,0(sp)
   1c7cc:	1d800015 	stw	r22,0(r3)
   1c7d0:	dfc00d17 	ldw	ra,52(sp)
   1c7d4:	df000c17 	ldw	fp,48(sp)
   1c7d8:	ddc00b17 	ldw	r23,44(sp)
   1c7dc:	dd800a17 	ldw	r22,40(sp)
   1c7e0:	dd400917 	ldw	r21,36(sp)
   1c7e4:	dd000817 	ldw	r20,32(sp)
   1c7e8:	dcc00717 	ldw	r19,28(sp)
   1c7ec:	dc800617 	ldw	r18,24(sp)
   1c7f0:	dc400517 	ldw	r17,20(sp)
   1c7f4:	dc000417 	ldw	r16,16(sp)
   1c7f8:	dec00e04 	addi	sp,sp,56
   1c7fc:	f800283a 	ret
   1c800:	d8c00117 	ldw	r3,4(sp)
   1c804:	1c3fd80e 	bge	r3,r16,1c768 <__alt_data_end+0xfffddf68>
   1c808:	00bfffc4 	movi	r2,-1
   1c80c:	003fda06 	br	1c778 <__alt_data_end+0xfffddf78>
   1c810:	00c00dc4 	movi	r3,55
   1c814:	003fe206 	br	1c7a0 <__alt_data_end+0xfffddfa0>
   1c818:	00800c04 	movi	r2,48
   1c81c:	80801926 	beq	r16,r2,1c884 <_strtol_r+0x20c>
   1c820:	07000284 	movi	fp,10
   1c824:	e027883a 	mov	r19,fp
   1c828:	003fb706 	br	1c708 <__alt_data_end+0xfffddf08>
   1c82c:	0109c83a 	sub	r4,zero,r4
   1c830:	003fe006 	br	1c7b4 <__alt_data_end+0xfffddfb4>
   1c834:	2005883a 	mov	r2,r4
   1c838:	8dbfffc4 	addi	r22,r17,-1
   1c83c:	003fe206 	br	1c7c8 <__alt_data_end+0xfffddfc8>
   1c840:	1c400084 	addi	r17,r3,2
   1c844:	1c000043 	ldbu	r16,1(r3)
   1c848:	05000044 	movi	r20,1
   1c84c:	003faa06 	br	1c6f8 <__alt_data_end+0xfffddef8>
   1c850:	d9000317 	ldw	r4,12(sp)
   1c854:	00c00884 	movi	r3,34
   1c858:	a005003a 	cmpeq	r2,r20,zero
   1c85c:	20c00015 	stw	r3,0(r4)
   1c860:	00e00034 	movhi	r3,32768
   1c864:	1885c83a 	sub	r2,r3,r2
   1c868:	d8c00017 	ldw	r3,0(sp)
   1c86c:	183ff21e 	bne	r3,zero,1c838 <__alt_data_end+0xfffde038>
   1c870:	003fd706 	br	1c7d0 <__alt_data_end+0xfffddfd0>
   1c874:	1c400084 	addi	r17,r3,2
   1c878:	1c000043 	ldbu	r16,1(r3)
   1c87c:	0029883a 	mov	r20,zero
   1c880:	003f9d06 	br	1c6f8 <__alt_data_end+0xfffddef8>
   1c884:	88800003 	ldbu	r2,0(r17)
   1c888:	00c01604 	movi	r3,88
   1c88c:	108037cc 	andi	r2,r2,223
   1c890:	10c00826 	beq	r2,r3,1c8b4 <_strtol_r+0x23c>
   1c894:	07000204 	movi	fp,8
   1c898:	003f9a06 	br	1c704 <__alt_data_end+0xfffddf04>
   1c89c:	00800c04 	movi	r2,48
   1c8a0:	80bf981e 	bne	r16,r2,1c704 <__alt_data_end+0xfffddf04>
   1c8a4:	88800003 	ldbu	r2,0(r17)
   1c8a8:	00c01604 	movi	r3,88
   1c8ac:	108037cc 	andi	r2,r2,223
   1c8b0:	10ff941e 	bne	r2,r3,1c704 <__alt_data_end+0xfffddf04>
   1c8b4:	04c00404 	movi	r19,16
   1c8b8:	8c000043 	ldbu	r16,1(r17)
   1c8bc:	9839883a 	mov	fp,r19
   1c8c0:	8c400084 	addi	r17,r17,2
   1c8c4:	003f9006 	br	1c708 <__alt_data_end+0xfffddf08>
   1c8c8:	2005883a 	mov	r2,r4
   1c8cc:	003fc006 	br	1c7d0 <__alt_data_end+0xfffddfd0>

0001c8d0 <strtol>:
   1c8d0:	008000f4 	movhi	r2,3
   1c8d4:	10ac5304 	addi	r2,r2,-20148
   1c8d8:	300f883a 	mov	r7,r6
   1c8dc:	280d883a 	mov	r6,r5
   1c8e0:	200b883a 	mov	r5,r4
   1c8e4:	11000017 	ldw	r4,0(r2)
   1c8e8:	001c6781 	jmpi	1c678 <_strtol_r>

0001c8ec <_strtoll_r>:
   1c8ec:	008000f4 	movhi	r2,3
   1c8f0:	deffef04 	addi	sp,sp,-68
   1c8f4:	10ac5604 	addi	r2,r2,-20136
   1c8f8:	dd800d15 	stw	r22,52(sp)
   1c8fc:	15800017 	ldw	r22,0(r2)
   1c900:	df000f15 	stw	fp,60(sp)
   1c904:	d9000515 	stw	r4,20(sp)
   1c908:	dfc01015 	stw	ra,64(sp)
   1c90c:	ddc00e15 	stw	r23,56(sp)
   1c910:	dd400c15 	stw	r21,48(sp)
   1c914:	dd000b15 	stw	r20,44(sp)
   1c918:	dcc00a15 	stw	r19,40(sp)
   1c91c:	dc800915 	stw	r18,36(sp)
   1c920:	dc400815 	stw	r17,32(sp)
   1c924:	dc000715 	stw	r16,28(sp)
   1c928:	d9400415 	stw	r5,16(sp)
   1c92c:	d9800215 	stw	r6,8(sp)
   1c930:	3839883a 	mov	fp,r7
   1c934:	2809883a 	mov	r4,r5
   1c938:	22000003 	ldbu	r8,0(r4)
   1c93c:	24400044 	addi	r17,r4,1
   1c940:	2007883a 	mov	r3,r4
   1c944:	b205883a 	add	r2,r22,r8
   1c948:	10800043 	ldbu	r2,1(r2)
   1c94c:	8809883a 	mov	r4,r17
   1c950:	1080020c 	andi	r2,r2,8
   1c954:	103ff81e 	bne	r2,zero,1c938 <__alt_data_end+0xfffde138>
   1c958:	00800b44 	movi	r2,45
   1c95c:	40807e26 	beq	r8,r2,1cb58 <_strtoll_r+0x26c>
   1c960:	00800ac4 	movi	r2,43
   1c964:	40808126 	beq	r8,r2,1cb6c <_strtoll_r+0x280>
   1c968:	d8000115 	stw	zero,4(sp)
   1c96c:	e0000b26 	beq	fp,zero,1c99c <_strtoll_r+0xb0>
   1c970:	00800404 	movi	r2,16
   1c974:	e0808926 	beq	fp,r2,1cb9c <_strtoll_r+0x2b0>
   1c978:	e00bd7fa 	srai	r5,fp,31
   1c97c:	d9000117 	ldw	r4,4(sp)
   1c980:	e025883a 	mov	r18,fp
   1c984:	d9400015 	stw	r5,0(sp)
   1c988:	20000b1e 	bne	r4,zero,1c9b8 <_strtoll_r+0xcc>
   1c98c:	04200034 	movhi	r16,32768
   1c990:	843fffc4 	addi	r16,r16,-1
   1c994:	053fffc4 	movi	r20,-1
   1c998:	00000906 	br	1c9c0 <_strtoll_r+0xd4>
   1c99c:	00800c04 	movi	r2,48
   1c9a0:	40807626 	beq	r8,r2,1cb7c <_strtoll_r+0x290>
   1c9a4:	04800284 	movi	r18,10
   1c9a8:	d8000015 	stw	zero,0(sp)
   1c9ac:	9039883a 	mov	fp,r18
   1c9b0:	d9000117 	ldw	r4,4(sp)
   1c9b4:	203ff526 	beq	r4,zero,1c98c <__alt_data_end+0xfffde18c>
   1c9b8:	0029883a 	mov	r20,zero
   1c9bc:	04200034 	movhi	r16,32768
   1c9c0:	d9c00017 	ldw	r7,0(sp)
   1c9c4:	a009883a 	mov	r4,r20
   1c9c8:	800b883a 	mov	r5,r16
   1c9cc:	900d883a 	mov	r6,r18
   1c9d0:	da000615 	stw	r8,24(sp)
   1c9d4:	00257800 	call	25780 <__umoddi3>
   1c9d8:	d9c00017 	ldw	r7,0(sp)
   1c9dc:	a009883a 	mov	r4,r20
   1c9e0:	800b883a 	mov	r5,r16
   1c9e4:	900d883a 	mov	r6,r18
   1c9e8:	d8800315 	stw	r2,12(sp)
   1c9ec:	00251840 	call	25184 <__udivdi3>
   1c9f0:	da000617 	ldw	r8,24(sp)
   1c9f4:	1829883a 	mov	r20,r3
   1c9f8:	882f883a 	mov	r23,r17
   1c9fc:	b207883a 	add	r3,r22,r8
   1ca00:	19800043 	ldbu	r6,1(r3)
   1ca04:	1021883a 	mov	r16,r2
   1ca08:	000f883a 	mov	r7,zero
   1ca0c:	30c0010c 	andi	r3,r6,4
   1ca10:	0009883a 	mov	r4,zero
   1ca14:	000b883a 	mov	r5,zero
   1ca18:	04400044 	movi	r17,1
   1ca1c:	057fffc4 	movi	r21,-1
   1ca20:	18000d26 	beq	r3,zero,1ca58 <_strtoll_r+0x16c>
   1ca24:	44fff404 	addi	r19,r8,-48
   1ca28:	9f00110e 	bge	r19,fp,1ca70 <_strtoll_r+0x184>
   1ca2c:	3d400426 	beq	r7,r21,1ca40 <_strtoll_r+0x154>
   1ca30:	a1400236 	bltu	r20,r5,1ca3c <_strtoll_r+0x150>
   1ca34:	2d002a1e 	bne	r5,r20,1cae0 <_strtoll_r+0x1f4>
   1ca38:	8100292e 	bgeu	r16,r4,1cae0 <_strtoll_r+0x1f4>
   1ca3c:	01ffffc4 	movi	r7,-1
   1ca40:	ba000003 	ldbu	r8,0(r23)
   1ca44:	bdc00044 	addi	r23,r23,1
   1ca48:	b207883a 	add	r3,r22,r8
   1ca4c:	19800043 	ldbu	r6,1(r3)
   1ca50:	30c0010c 	andi	r3,r6,4
   1ca54:	183ff31e 	bne	r3,zero,1ca24 <__alt_data_end+0xfffde224>
   1ca58:	318000cc 	andi	r6,r6,3
   1ca5c:	30000426 	beq	r6,zero,1ca70 <_strtoll_r+0x184>
   1ca60:	34402b26 	beq	r6,r17,1cb10 <_strtoll_r+0x224>
   1ca64:	00c015c4 	movi	r3,87
   1ca68:	40e7c83a 	sub	r19,r8,r3
   1ca6c:	9f3fef16 	blt	r19,fp,1ca2c <__alt_data_end+0xfffde22c>
   1ca70:	00bfffc4 	movi	r2,-1
   1ca74:	38802c26 	beq	r7,r2,1cb28 <_strtoll_r+0x23c>
   1ca78:	d8800117 	ldw	r2,4(sp)
   1ca7c:	10000426 	beq	r2,zero,1ca90 <_strtoll_r+0x1a4>
   1ca80:	0109c83a 	sub	r4,zero,r4
   1ca84:	2004c03a 	cmpne	r2,r4,zero
   1ca88:	0151c83a 	sub	r8,zero,r5
   1ca8c:	408bc83a 	sub	r5,r8,r2
   1ca90:	d8800217 	ldw	r2,8(sp)
   1ca94:	10005026 	beq	r2,zero,1cbd8 <_strtoll_r+0x2ec>
   1ca98:	2005883a 	mov	r2,r4
   1ca9c:	2807883a 	mov	r3,r5
   1caa0:	38002b1e 	bne	r7,zero,1cb50 <_strtoll_r+0x264>
   1caa4:	dd800417 	ldw	r22,16(sp)
   1caa8:	d9000217 	ldw	r4,8(sp)
   1caac:	25800015 	stw	r22,0(r4)
   1cab0:	dfc01017 	ldw	ra,64(sp)
   1cab4:	df000f17 	ldw	fp,60(sp)
   1cab8:	ddc00e17 	ldw	r23,56(sp)
   1cabc:	dd800d17 	ldw	r22,52(sp)
   1cac0:	dd400c17 	ldw	r21,48(sp)
   1cac4:	dd000b17 	ldw	r20,44(sp)
   1cac8:	dcc00a17 	ldw	r19,40(sp)
   1cacc:	dc800917 	ldw	r18,36(sp)
   1cad0:	dc400817 	ldw	r17,32(sp)
   1cad4:	dc000717 	ldw	r16,28(sp)
   1cad8:	dec01104 	addi	sp,sp,68
   1cadc:	f800283a 	ret
   1cae0:	24000d26 	beq	r4,r16,1cb18 <_strtoll_r+0x22c>
   1cae4:	d9c00017 	ldw	r7,0(sp)
   1cae8:	900d883a 	mov	r6,r18
   1caec:	00249ac0 	call	249ac <__muldi3>
   1caf0:	980bd7fa 	srai	r5,r19,31
   1caf4:	9885883a 	add	r2,r19,r2
   1caf8:	14d1803a 	cmpltu	r8,r2,r19
   1cafc:	28c7883a 	add	r3,r5,r3
   1cb00:	1009883a 	mov	r4,r2
   1cb04:	40cb883a 	add	r5,r8,r3
   1cb08:	01c00044 	movi	r7,1
   1cb0c:	003fcc06 	br	1ca40 <__alt_data_end+0xfffde240>
   1cb10:	00c00dc4 	movi	r3,55
   1cb14:	003fd406 	br	1ca68 <__alt_data_end+0xfffde268>
   1cb18:	2d3ff21e 	bne	r5,r20,1cae4 <__alt_data_end+0xfffde2e4>
   1cb1c:	d8800317 	ldw	r2,12(sp)
   1cb20:	14ffc616 	blt	r2,r19,1ca3c <__alt_data_end+0xfffde23c>
   1cb24:	003fef06 	br	1cae4 <__alt_data_end+0xfffde2e4>
   1cb28:	d9000117 	ldw	r4,4(sp)
   1cb2c:	2000271e 	bne	r4,zero,1cbcc <_strtoll_r+0x2e0>
   1cb30:	00e00034 	movhi	r3,32768
   1cb34:	18ffffc4 	addi	r3,r3,-1
   1cb38:	3805883a 	mov	r2,r7
   1cb3c:	d9400517 	ldw	r5,20(sp)
   1cb40:	01000884 	movi	r4,34
   1cb44:	29000015 	stw	r4,0(r5)
   1cb48:	d9000217 	ldw	r4,8(sp)
   1cb4c:	203fd826 	beq	r4,zero,1cab0 <__alt_data_end+0xfffde2b0>
   1cb50:	bdbfffc4 	addi	r22,r23,-1
   1cb54:	003fd406 	br	1caa8 <__alt_data_end+0xfffde2a8>
   1cb58:	00800044 	movi	r2,1
   1cb5c:	1c400084 	addi	r17,r3,2
   1cb60:	1a000043 	ldbu	r8,1(r3)
   1cb64:	d8800115 	stw	r2,4(sp)
   1cb68:	003f8006 	br	1c96c <__alt_data_end+0xfffde16c>
   1cb6c:	1c400084 	addi	r17,r3,2
   1cb70:	1a000043 	ldbu	r8,1(r3)
   1cb74:	d8000115 	stw	zero,4(sp)
   1cb78:	003f7c06 	br	1c96c <__alt_data_end+0xfffde16c>
   1cb7c:	88800003 	ldbu	r2,0(r17)
   1cb80:	00c01604 	movi	r3,88
   1cb84:	108037cc 	andi	r2,r2,223
   1cb88:	10c00a26 	beq	r2,r3,1cbb4 <_strtoll_r+0x2c8>
   1cb8c:	04800204 	movi	r18,8
   1cb90:	d8000015 	stw	zero,0(sp)
   1cb94:	9039883a 	mov	fp,r18
   1cb98:	003f8506 	br	1c9b0 <__alt_data_end+0xfffde1b0>
   1cb9c:	00800c04 	movi	r2,48
   1cba0:	4080101e 	bne	r8,r2,1cbe4 <_strtoll_r+0x2f8>
   1cba4:	88800003 	ldbu	r2,0(r17)
   1cba8:	00c01604 	movi	r3,88
   1cbac:	108037cc 	andi	r2,r2,223
   1cbb0:	10c00c1e 	bne	r2,r3,1cbe4 <_strtoll_r+0x2f8>
   1cbb4:	04800404 	movi	r18,16
   1cbb8:	8a000043 	ldbu	r8,1(r17)
   1cbbc:	d8000015 	stw	zero,0(sp)
   1cbc0:	8c400084 	addi	r17,r17,2
   1cbc4:	9039883a 	mov	fp,r18
   1cbc8:	003f7906 	br	1c9b0 <__alt_data_end+0xfffde1b0>
   1cbcc:	0005883a 	mov	r2,zero
   1cbd0:	00e00034 	movhi	r3,32768
   1cbd4:	003fd906 	br	1cb3c <__alt_data_end+0xfffde33c>
   1cbd8:	2005883a 	mov	r2,r4
   1cbdc:	2807883a 	mov	r3,r5
   1cbe0:	003fb306 	br	1cab0 <__alt_data_end+0xfffde2b0>
   1cbe4:	e025883a 	mov	r18,fp
   1cbe8:	d8000015 	stw	zero,0(sp)
   1cbec:	003f7006 	br	1c9b0 <__alt_data_end+0xfffde1b0>

0001cbf0 <_strtoul_r>:
   1cbf0:	008000f4 	movhi	r2,3
   1cbf4:	defff204 	addi	sp,sp,-56
   1cbf8:	10ac5604 	addi	r2,r2,-20136
   1cbfc:	dd800a15 	stw	r22,40(sp)
   1cc00:	15800017 	ldw	r22,0(r2)
   1cc04:	df000c15 	stw	fp,48(sp)
   1cc08:	dd400915 	stw	r21,36(sp)
   1cc0c:	d9000315 	stw	r4,12(sp)
   1cc10:	dfc00d15 	stw	ra,52(sp)
   1cc14:	ddc00b15 	stw	r23,44(sp)
   1cc18:	dd000815 	stw	r20,32(sp)
   1cc1c:	dcc00715 	stw	r19,28(sp)
   1cc20:	dc800615 	stw	r18,24(sp)
   1cc24:	dc400515 	stw	r17,20(sp)
   1cc28:	dc000415 	stw	r16,16(sp)
   1cc2c:	d9400015 	stw	r5,0(sp)
   1cc30:	302b883a 	mov	r21,r6
   1cc34:	3839883a 	mov	fp,r7
   1cc38:	2809883a 	mov	r4,r5
   1cc3c:	24000003 	ldbu	r16,0(r4)
   1cc40:	24400044 	addi	r17,r4,1
   1cc44:	2007883a 	mov	r3,r4
   1cc48:	b405883a 	add	r2,r22,r16
   1cc4c:	10800043 	ldbu	r2,1(r2)
   1cc50:	8809883a 	mov	r4,r17
   1cc54:	1080020c 	andi	r2,r2,8
   1cc58:	103ff81e 	bne	r2,zero,1cc3c <__alt_data_end+0xfffde43c>
   1cc5c:	00800b44 	movi	r2,45
   1cc60:	80805826 	beq	r16,r2,1cdc4 <_strtoul_r+0x1d4>
   1cc64:	00800ac4 	movi	r2,43
   1cc68:	80805b26 	beq	r16,r2,1cdd8 <_strtoul_r+0x1e8>
   1cc6c:	d8000215 	stw	zero,8(sp)
   1cc70:	e0000d26 	beq	fp,zero,1cca8 <_strtoul_r+0xb8>
   1cc74:	00800404 	movi	r2,16
   1cc78:	e0806626 	beq	fp,r2,1ce14 <_strtoul_r+0x224>
   1cc7c:	013fffc4 	movi	r4,-1
   1cc80:	e00b883a 	mov	r5,fp
   1cc84:	0025e3c0 	call	25e3c <__udivsi3>
   1cc88:	e00b883a 	mov	r5,fp
   1cc8c:	013fffc4 	movi	r4,-1
   1cc90:	1025883a 	mov	r18,r2
   1cc94:	0025ea00 	call	25ea0 <__umodsi3>
   1cc98:	d8800115 	stw	r2,4(sp)
   1cc9c:	e027883a 	mov	r19,fp
   1cca0:	902f883a 	mov	r23,r18
   1cca4:	00000806 	br	1ccc8 <_strtoul_r+0xd8>
   1cca8:	00800c04 	movi	r2,48
   1ccac:	80804e26 	beq	r16,r2,1cde8 <_strtoul_r+0x1f8>
   1ccb0:	07000284 	movi	fp,10
   1ccb4:	00c00144 	movi	r3,5
   1ccb8:	05c666b4 	movhi	r23,6554
   1ccbc:	d8c00115 	stw	r3,4(sp)
   1ccc0:	bde66644 	addi	r23,r23,-26215
   1ccc4:	e027883a 	mov	r19,fp
   1ccc8:	b407883a 	add	r3,r22,r16
   1cccc:	18c00043 	ldbu	r3,1(r3)
   1ccd0:	0005883a 	mov	r2,zero
   1ccd4:	0009883a 	mov	r4,zero
   1ccd8:	1940010c 	andi	r5,r3,4
   1ccdc:	04800044 	movi	r18,1
   1cce0:	053fffc4 	movi	r20,-1
   1cce4:	28000f26 	beq	r5,zero,1cd24 <_strtoul_r+0x134>
   1cce8:	843ff404 	addi	r16,r16,-48
   1ccec:	8700130e 	bge	r16,fp,1cd3c <_strtoul_r+0x14c>
   1ccf0:	15000626 	beq	r2,r20,1cd0c <_strtoul_r+0x11c>
   1ccf4:	b9002836 	bltu	r23,r4,1cd98 <_strtoul_r+0x1a8>
   1ccf8:	25c02526 	beq	r4,r23,1cd90 <_strtoul_r+0x1a0>
   1ccfc:	980b883a 	mov	r5,r19
   1cd00:	0025ef80 	call	25ef8 <__mulsi3>
   1cd04:	8089883a 	add	r4,r16,r2
   1cd08:	00800044 	movi	r2,1
   1cd0c:	8c000003 	ldbu	r16,0(r17)
   1cd10:	8c400044 	addi	r17,r17,1
   1cd14:	b407883a 	add	r3,r22,r16
   1cd18:	18c00043 	ldbu	r3,1(r3)
   1cd1c:	1940010c 	andi	r5,r3,4
   1cd20:	283ff11e 	bne	r5,zero,1cce8 <__alt_data_end+0xfffde4e8>
   1cd24:	18c000cc 	andi	r3,r3,3
   1cd28:	18000426 	beq	r3,zero,1cd3c <_strtoul_r+0x14c>
   1cd2c:	1c801c26 	beq	r3,r18,1cda0 <_strtoul_r+0x1b0>
   1cd30:	00c015c4 	movi	r3,87
   1cd34:	80e1c83a 	sub	r16,r16,r3
   1cd38:	873fed16 	blt	r16,fp,1ccf0 <__alt_data_end+0xfffde4f0>
   1cd3c:	10001a16 	blt	r2,zero,1cda8 <_strtoul_r+0x1b8>
   1cd40:	d8c00217 	ldw	r3,8(sp)
   1cd44:	18000126 	beq	r3,zero,1cd4c <_strtoul_r+0x15c>
   1cd48:	0109c83a 	sub	r4,zero,r4
   1cd4c:	a8000326 	beq	r21,zero,1cd5c <_strtoul_r+0x16c>
   1cd50:	dd000017 	ldw	r20,0(sp)
   1cd54:	1000191e 	bne	r2,zero,1cdbc <_strtoul_r+0x1cc>
   1cd58:	ad000015 	stw	r20,0(r21)
   1cd5c:	2005883a 	mov	r2,r4
   1cd60:	dfc00d17 	ldw	ra,52(sp)
   1cd64:	df000c17 	ldw	fp,48(sp)
   1cd68:	ddc00b17 	ldw	r23,44(sp)
   1cd6c:	dd800a17 	ldw	r22,40(sp)
   1cd70:	dd400917 	ldw	r21,36(sp)
   1cd74:	dd000817 	ldw	r20,32(sp)
   1cd78:	dcc00717 	ldw	r19,28(sp)
   1cd7c:	dc800617 	ldw	r18,24(sp)
   1cd80:	dc400517 	ldw	r17,20(sp)
   1cd84:	dc000417 	ldw	r16,16(sp)
   1cd88:	dec00e04 	addi	sp,sp,56
   1cd8c:	f800283a 	ret
   1cd90:	d8c00117 	ldw	r3,4(sp)
   1cd94:	1c3fd90e 	bge	r3,r16,1ccfc <__alt_data_end+0xfffde4fc>
   1cd98:	00bfffc4 	movi	r2,-1
   1cd9c:	003fdb06 	br	1cd0c <__alt_data_end+0xfffde50c>
   1cda0:	00c00dc4 	movi	r3,55
   1cda4:	003fe306 	br	1cd34 <__alt_data_end+0xfffde534>
   1cda8:	d8c00317 	ldw	r3,12(sp)
   1cdac:	00800884 	movi	r2,34
   1cdb0:	013fffc4 	movi	r4,-1
   1cdb4:	18800015 	stw	r2,0(r3)
   1cdb8:	a83fe826 	beq	r21,zero,1cd5c <__alt_data_end+0xfffde55c>
   1cdbc:	8d3fffc4 	addi	r20,r17,-1
   1cdc0:	003fe506 	br	1cd58 <__alt_data_end+0xfffde558>
   1cdc4:	1c400084 	addi	r17,r3,2
   1cdc8:	1c000043 	ldbu	r16,1(r3)
   1cdcc:	00c00044 	movi	r3,1
   1cdd0:	d8c00215 	stw	r3,8(sp)
   1cdd4:	003fa606 	br	1cc70 <__alt_data_end+0xfffde470>
   1cdd8:	1c400084 	addi	r17,r3,2
   1cddc:	1c000043 	ldbu	r16,1(r3)
   1cde0:	d8000215 	stw	zero,8(sp)
   1cde4:	003fa206 	br	1cc70 <__alt_data_end+0xfffde470>
   1cde8:	88800003 	ldbu	r2,0(r17)
   1cdec:	00c01604 	movi	r3,88
   1cdf0:	108037cc 	andi	r2,r2,223
   1cdf4:	10c00d26 	beq	r2,r3,1ce2c <_strtoul_r+0x23c>
   1cdf8:	07000204 	movi	fp,8
   1cdfc:	00c001c4 	movi	r3,7
   1ce00:	05c80034 	movhi	r23,8192
   1ce04:	d8c00115 	stw	r3,4(sp)
   1ce08:	bdffffc4 	addi	r23,r23,-1
   1ce0c:	e027883a 	mov	r19,fp
   1ce10:	003fad06 	br	1ccc8 <__alt_data_end+0xfffde4c8>
   1ce14:	00800c04 	movi	r2,48
   1ce18:	80800d1e 	bne	r16,r2,1ce50 <_strtoul_r+0x260>
   1ce1c:	88800003 	ldbu	r2,0(r17)
   1ce20:	00c01604 	movi	r3,88
   1ce24:	108037cc 	andi	r2,r2,223
   1ce28:	10c0091e 	bne	r2,r3,1ce50 <_strtoul_r+0x260>
   1ce2c:	04c00404 	movi	r19,16
   1ce30:	00c003c4 	movi	r3,15
   1ce34:	04840034 	movhi	r18,4096
   1ce38:	8c000043 	ldbu	r16,1(r17)
   1ce3c:	d8c00115 	stw	r3,4(sp)
   1ce40:	8c400084 	addi	r17,r17,2
   1ce44:	94bfffc4 	addi	r18,r18,-1
   1ce48:	9839883a 	mov	fp,r19
   1ce4c:	003f9406 	br	1cca0 <__alt_data_end+0xfffde4a0>
   1ce50:	00c003c4 	movi	r3,15
   1ce54:	05c40034 	movhi	r23,4096
   1ce58:	d8c00115 	stw	r3,4(sp)
   1ce5c:	bdffffc4 	addi	r23,r23,-1
   1ce60:	e027883a 	mov	r19,fp
   1ce64:	003f9806 	br	1ccc8 <__alt_data_end+0xfffde4c8>

0001ce68 <strtoul>:
   1ce68:	008000f4 	movhi	r2,3
   1ce6c:	10ac5304 	addi	r2,r2,-20148
   1ce70:	300f883a 	mov	r7,r6
   1ce74:	280d883a 	mov	r6,r5
   1ce78:	200b883a 	mov	r5,r4
   1ce7c:	11000017 	ldw	r4,0(r2)
   1ce80:	001cbf01 	jmpi	1cbf0 <_strtoul_r>

0001ce84 <_strtoull_r>:
   1ce84:	008000f4 	movhi	r2,3
   1ce88:	deffef04 	addi	sp,sp,-68
   1ce8c:	10ac5604 	addi	r2,r2,-20136
   1ce90:	dd800d15 	stw	r22,52(sp)
   1ce94:	15800017 	ldw	r22,0(r2)
   1ce98:	df000f15 	stw	fp,60(sp)
   1ce9c:	d9000515 	stw	r4,20(sp)
   1cea0:	dfc01015 	stw	ra,64(sp)
   1cea4:	ddc00e15 	stw	r23,56(sp)
   1cea8:	dd400c15 	stw	r21,48(sp)
   1ceac:	dd000b15 	stw	r20,44(sp)
   1ceb0:	dcc00a15 	stw	r19,40(sp)
   1ceb4:	dc800915 	stw	r18,36(sp)
   1ceb8:	dc400815 	stw	r17,32(sp)
   1cebc:	dc000715 	stw	r16,28(sp)
   1cec0:	d9400215 	stw	r5,8(sp)
   1cec4:	d9800115 	stw	r6,4(sp)
   1cec8:	3839883a 	mov	fp,r7
   1cecc:	2809883a 	mov	r4,r5
   1ced0:	22000003 	ldbu	r8,0(r4)
   1ced4:	24400044 	addi	r17,r4,1
   1ced8:	2007883a 	mov	r3,r4
   1cedc:	b205883a 	add	r2,r22,r8
   1cee0:	10800043 	ldbu	r2,1(r2)
   1cee4:	8809883a 	mov	r4,r17
   1cee8:	1080020c 	andi	r2,r2,8
   1ceec:	103ff81e 	bne	r2,zero,1ced0 <__alt_data_end+0xfffde6d0>
   1cef0:	00800b44 	movi	r2,45
   1cef4:	40807726 	beq	r8,r2,1d0d4 <_strtoull_r+0x250>
   1cef8:	00800ac4 	movi	r2,43
   1cefc:	40807a26 	beq	r8,r2,1d0e8 <_strtoull_r+0x264>
   1cf00:	d8000415 	stw	zero,16(sp)
   1cf04:	e0001426 	beq	fp,zero,1cf58 <_strtoull_r+0xd4>
   1cf08:	00800404 	movi	r2,16
   1cf0c:	e0808826 	beq	fp,r2,1d130 <_strtoull_r+0x2ac>
   1cf10:	e025d7fa 	srai	r18,fp,31
   1cf14:	013fffc4 	movi	r4,-1
   1cf18:	200b883a 	mov	r5,r4
   1cf1c:	e00d883a 	mov	r6,fp
   1cf20:	900f883a 	mov	r7,r18
   1cf24:	da000615 	stw	r8,24(sp)
   1cf28:	00251840 	call	25184 <__udivdi3>
   1cf2c:	013fffc4 	movi	r4,-1
   1cf30:	e00d883a 	mov	r6,fp
   1cf34:	900f883a 	mov	r7,r18
   1cf38:	200b883a 	mov	r5,r4
   1cf3c:	1021883a 	mov	r16,r2
   1cf40:	182f883a 	mov	r23,r3
   1cf44:	00257800 	call	25780 <__umoddi3>
   1cf48:	d8800315 	stw	r2,12(sp)
   1cf4c:	df000015 	stw	fp,0(sp)
   1cf50:	da000617 	ldw	r8,24(sp)
   1cf54:	00000c06 	br	1cf88 <_strtoull_r+0x104>
   1cf58:	00800c04 	movi	r2,48
   1cf5c:	40806626 	beq	r8,r2,1d0f8 <_strtoull_r+0x274>
   1cf60:	00800284 	movi	r2,10
   1cf64:	00c00144 	movi	r3,5
   1cf68:	042666b4 	movhi	r16,39322
   1cf6c:	05c666b4 	movhi	r23,6554
   1cf70:	d8800015 	stw	r2,0(sp)
   1cf74:	d8c00315 	stw	r3,12(sp)
   1cf78:	84266644 	addi	r16,r16,-26215
   1cf7c:	bde66644 	addi	r23,r23,-26215
   1cf80:	0025883a 	mov	r18,zero
   1cf84:	1039883a 	mov	fp,r2
   1cf88:	b205883a 	add	r2,r22,r8
   1cf8c:	11800043 	ldbu	r6,1(r2)
   1cf90:	882b883a 	mov	r21,r17
   1cf94:	000f883a 	mov	r7,zero
   1cf98:	3080010c 	andi	r2,r6,4
   1cf9c:	0009883a 	mov	r4,zero
   1cfa0:	000b883a 	mov	r5,zero
   1cfa4:	04400044 	movi	r17,1
   1cfa8:	053fffc4 	movi	r20,-1
   1cfac:	10000d26 	beq	r2,zero,1cfe4 <_strtoull_r+0x160>
   1cfb0:	44fff404 	addi	r19,r8,-48
   1cfb4:	9f00110e 	bge	r19,fp,1cffc <_strtoull_r+0x178>
   1cfb8:	3d000426 	beq	r7,r20,1cfcc <_strtoull_r+0x148>
   1cfbc:	b9400236 	bltu	r23,r5,1cfc8 <_strtoull_r+0x144>
   1cfc0:	2dc0291e 	bne	r5,r23,1d068 <_strtoull_r+0x1e4>
   1cfc4:	8100282e 	bgeu	r16,r4,1d068 <_strtoull_r+0x1e4>
   1cfc8:	01ffffc4 	movi	r7,-1
   1cfcc:	aa000003 	ldbu	r8,0(r21)
   1cfd0:	ad400044 	addi	r21,r21,1
   1cfd4:	b205883a 	add	r2,r22,r8
   1cfd8:	11800043 	ldbu	r6,1(r2)
   1cfdc:	3080010c 	andi	r2,r6,4
   1cfe0:	103ff31e 	bne	r2,zero,1cfb0 <__alt_data_end+0xfffde7b0>
   1cfe4:	318000cc 	andi	r6,r6,3
   1cfe8:	30000426 	beq	r6,zero,1cffc <_strtoull_r+0x178>
   1cfec:	34402a26 	beq	r6,r17,1d098 <_strtoull_r+0x214>
   1cff0:	00c015c4 	movi	r3,87
   1cff4:	40e7c83a 	sub	r19,r8,r3
   1cff8:	9f3fef16 	blt	r19,fp,1cfb8 <__alt_data_end+0xfffde7b8>
   1cffc:	38002c16 	blt	r7,zero,1d0b0 <_strtoull_r+0x22c>
   1d000:	d8c00417 	ldw	r3,16(sp)
   1d004:	18000426 	beq	r3,zero,1d018 <_strtoull_r+0x194>
   1d008:	0109c83a 	sub	r4,zero,r4
   1d00c:	2004c03a 	cmpne	r2,r4,zero
   1d010:	0151c83a 	sub	r8,zero,r5
   1d014:	408bc83a 	sub	r5,r8,r2
   1d018:	d8800117 	ldw	r2,4(sp)
   1d01c:	10000426 	beq	r2,zero,1d030 <_strtoull_r+0x1ac>
   1d020:	dd000217 	ldw	r20,8(sp)
   1d024:	3800291e 	bne	r7,zero,1d0cc <_strtoull_r+0x248>
   1d028:	d8c00117 	ldw	r3,4(sp)
   1d02c:	1d000015 	stw	r20,0(r3)
   1d030:	2005883a 	mov	r2,r4
   1d034:	2807883a 	mov	r3,r5
   1d038:	dfc01017 	ldw	ra,64(sp)
   1d03c:	df000f17 	ldw	fp,60(sp)
   1d040:	ddc00e17 	ldw	r23,56(sp)
   1d044:	dd800d17 	ldw	r22,52(sp)
   1d048:	dd400c17 	ldw	r21,48(sp)
   1d04c:	dd000b17 	ldw	r20,44(sp)
   1d050:	dcc00a17 	ldw	r19,40(sp)
   1d054:	dc800917 	ldw	r18,36(sp)
   1d058:	dc400817 	ldw	r17,32(sp)
   1d05c:	dc000717 	ldw	r16,28(sp)
   1d060:	dec01104 	addi	sp,sp,68
   1d064:	f800283a 	ret
   1d068:	24000d26 	beq	r4,r16,1d0a0 <_strtoull_r+0x21c>
   1d06c:	d9800017 	ldw	r6,0(sp)
   1d070:	900f883a 	mov	r7,r18
   1d074:	00249ac0 	call	249ac <__muldi3>
   1d078:	980bd7fa 	srai	r5,r19,31
   1d07c:	9885883a 	add	r2,r19,r2
   1d080:	14d1803a 	cmpltu	r8,r2,r19
   1d084:	28c7883a 	add	r3,r5,r3
   1d088:	1009883a 	mov	r4,r2
   1d08c:	40cb883a 	add	r5,r8,r3
   1d090:	01c00044 	movi	r7,1
   1d094:	003fcd06 	br	1cfcc <__alt_data_end+0xfffde7cc>
   1d098:	00c00dc4 	movi	r3,55
   1d09c:	003fd506 	br	1cff4 <__alt_data_end+0xfffde7f4>
   1d0a0:	2dfff21e 	bne	r5,r23,1d06c <__alt_data_end+0xfffde86c>
   1d0a4:	d8c00317 	ldw	r3,12(sp)
   1d0a8:	1cffc716 	blt	r3,r19,1cfc8 <__alt_data_end+0xfffde7c8>
   1d0ac:	003fef06 	br	1d06c <__alt_data_end+0xfffde86c>
   1d0b0:	d8c00517 	ldw	r3,20(sp)
   1d0b4:	00800884 	movi	r2,34
   1d0b8:	013fffc4 	movi	r4,-1
   1d0bc:	18800015 	stw	r2,0(r3)
   1d0c0:	d8800117 	ldw	r2,4(sp)
   1d0c4:	200b883a 	mov	r5,r4
   1d0c8:	103fd926 	beq	r2,zero,1d030 <__alt_data_end+0xfffde830>
   1d0cc:	ad3fffc4 	addi	r20,r21,-1
   1d0d0:	003fd506 	br	1d028 <__alt_data_end+0xfffde828>
   1d0d4:	00800044 	movi	r2,1
   1d0d8:	1c400084 	addi	r17,r3,2
   1d0dc:	1a000043 	ldbu	r8,1(r3)
   1d0e0:	d8800415 	stw	r2,16(sp)
   1d0e4:	003f8706 	br	1cf04 <__alt_data_end+0xfffde704>
   1d0e8:	1c400084 	addi	r17,r3,2
   1d0ec:	1a000043 	ldbu	r8,1(r3)
   1d0f0:	d8000415 	stw	zero,16(sp)
   1d0f4:	003f8306 	br	1cf04 <__alt_data_end+0xfffde704>
   1d0f8:	88800003 	ldbu	r2,0(r17)
   1d0fc:	00c01604 	movi	r3,88
   1d100:	108037cc 	andi	r2,r2,223
   1d104:	10c01026 	beq	r2,r3,1d148 <_strtoull_r+0x2c4>
   1d108:	00c00204 	movi	r3,8
   1d10c:	008001c4 	movi	r2,7
   1d110:	043fffc4 	movi	r16,-1
   1d114:	05c80034 	movhi	r23,8192
   1d118:	d8c00015 	stw	r3,0(sp)
   1d11c:	d8800315 	stw	r2,12(sp)
   1d120:	bc2f883a 	add	r23,r23,r16
   1d124:	0025883a 	mov	r18,zero
   1d128:	1839883a 	mov	fp,r3
   1d12c:	003f9606 	br	1cf88 <__alt_data_end+0xfffde788>
   1d130:	00800c04 	movi	r2,48
   1d134:	4080101e 	bne	r8,r2,1d178 <_strtoull_r+0x2f4>
   1d138:	88800003 	ldbu	r2,0(r17)
   1d13c:	00c01604 	movi	r3,88
   1d140:	108037cc 	andi	r2,r2,223
   1d144:	10c0141e 	bne	r2,r3,1d198 <_strtoull_r+0x314>
   1d148:	00c00404 	movi	r3,16
   1d14c:	008003c4 	movi	r2,15
   1d150:	043fffc4 	movi	r16,-1
   1d154:	05c40034 	movhi	r23,4096
   1d158:	8a000043 	ldbu	r8,1(r17)
   1d15c:	d8c00015 	stw	r3,0(sp)
   1d160:	d8800315 	stw	r2,12(sp)
   1d164:	8c400084 	addi	r17,r17,2
   1d168:	bc2f883a 	add	r23,r23,r16
   1d16c:	0025883a 	mov	r18,zero
   1d170:	1839883a 	mov	fp,r3
   1d174:	003f8406 	br	1cf88 <__alt_data_end+0xfffde788>
   1d178:	008003c4 	movi	r2,15
   1d17c:	d8800315 	stw	r2,12(sp)
   1d180:	043fffc4 	movi	r16,-1
   1d184:	05c40034 	movhi	r23,4096
   1d188:	bc2f883a 	add	r23,r23,r16
   1d18c:	df000015 	stw	fp,0(sp)
   1d190:	0025883a 	mov	r18,zero
   1d194:	003f7c06 	br	1cf88 <__alt_data_end+0xfffde788>
   1d198:	00c003c4 	movi	r3,15
   1d19c:	d8c00315 	stw	r3,12(sp)
   1d1a0:	003ff706 	br	1d180 <__alt_data_end+0xfffde980>

0001d1a4 <_sungetc_r>:
   1d1a4:	00bfffc4 	movi	r2,-1
   1d1a8:	28803726 	beq	r5,r2,1d288 <_sungetc_r+0xe4>
   1d1ac:	3080030b 	ldhu	r2,12(r6)
   1d1b0:	30c00c17 	ldw	r3,48(r6)
   1d1b4:	defffc04 	addi	sp,sp,-16
   1d1b8:	10bff7cc 	andi	r2,r2,65503
   1d1bc:	dc800215 	stw	r18,8(sp)
   1d1c0:	dfc00315 	stw	ra,12(sp)
   1d1c4:	dc400115 	stw	r17,4(sp)
   1d1c8:	dc000015 	stw	r16,0(sp)
   1d1cc:	3080030d 	sth	r2,12(r6)
   1d1d0:	2c803fcc 	andi	r18,r5,255
   1d1d4:	18001826 	beq	r3,zero,1d238 <_sungetc_r+0x94>
   1d1d8:	30c00117 	ldw	r3,4(r6)
   1d1dc:	30800d17 	ldw	r2,52(r6)
   1d1e0:	3021883a 	mov	r16,r6
   1d1e4:	2823883a 	mov	r17,r5
   1d1e8:	18800e0e 	bge	r3,r2,1d224 <_sungetc_r+0x80>
   1d1ec:	80c00017 	ldw	r3,0(r16)
   1d1f0:	9005883a 	mov	r2,r18
   1d1f4:	193fffc4 	addi	r4,r3,-1
   1d1f8:	81000015 	stw	r4,0(r16)
   1d1fc:	1c7fffc5 	stb	r17,-1(r3)
   1d200:	80c00117 	ldw	r3,4(r16)
   1d204:	18c00044 	addi	r3,r3,1
   1d208:	80c00115 	stw	r3,4(r16)
   1d20c:	dfc00317 	ldw	ra,12(sp)
   1d210:	dc800217 	ldw	r18,8(sp)
   1d214:	dc400117 	ldw	r17,4(sp)
   1d218:	dc000017 	ldw	r16,0(sp)
   1d21c:	dec00404 	addi	sp,sp,16
   1d220:	f800283a 	ret
   1d224:	300b883a 	mov	r5,r6
   1d228:	00208240 	call	20824 <__submore>
   1d22c:	103fef26 	beq	r2,zero,1d1ec <__alt_data_end+0xfffde9ec>
   1d230:	00bfffc4 	movi	r2,-1
   1d234:	003ff506 	br	1d20c <__alt_data_end+0xfffdea0c>
   1d238:	30c00417 	ldw	r3,16(r6)
   1d23c:	30800017 	ldw	r2,0(r6)
   1d240:	18000326 	beq	r3,zero,1d250 <_sungetc_r+0xac>
   1d244:	1880022e 	bgeu	r3,r2,1d250 <_sungetc_r+0xac>
   1d248:	10ffffc3 	ldbu	r3,-1(r2)
   1d24c:	90c01026 	beq	r18,r3,1d290 <_sungetc_r+0xec>
   1d250:	31c00117 	ldw	r7,4(r6)
   1d254:	30800e15 	stw	r2,56(r6)
   1d258:	008000c4 	movi	r2,3
   1d25c:	31001004 	addi	r4,r6,64
   1d260:	30c01084 	addi	r3,r6,66
   1d264:	30800d15 	stw	r2,52(r6)
   1d268:	00800044 	movi	r2,1
   1d26c:	30800115 	stw	r2,4(r6)
   1d270:	31c00f15 	stw	r7,60(r6)
   1d274:	31000c15 	stw	r4,48(r6)
   1d278:	31401085 	stb	r5,66(r6)
   1d27c:	30c00015 	stw	r3,0(r6)
   1d280:	9005883a 	mov	r2,r18
   1d284:	003fe106 	br	1d20c <__alt_data_end+0xfffdea0c>
   1d288:	00bfffc4 	movi	r2,-1
   1d28c:	f800283a 	ret
   1d290:	30c00117 	ldw	r3,4(r6)
   1d294:	10bfffc4 	addi	r2,r2,-1
   1d298:	30800015 	stw	r2,0(r6)
   1d29c:	18800044 	addi	r2,r3,1
   1d2a0:	30800115 	stw	r2,4(r6)
   1d2a4:	9005883a 	mov	r2,r18
   1d2a8:	003fd806 	br	1d20c <__alt_data_end+0xfffdea0c>

0001d2ac <__ssrefill_r>:
   1d2ac:	defffe04 	addi	sp,sp,-8
   1d2b0:	dc000015 	stw	r16,0(sp)
   1d2b4:	2821883a 	mov	r16,r5
   1d2b8:	29400c17 	ldw	r5,48(r5)
   1d2bc:	dfc00115 	stw	ra,4(sp)
   1d2c0:	28000e26 	beq	r5,zero,1d2fc <__ssrefill_r+0x50>
   1d2c4:	80801004 	addi	r2,r16,64
   1d2c8:	28800126 	beq	r5,r2,1d2d0 <__ssrefill_r+0x24>
   1d2cc:	00116140 	call	11614 <_free_r>
   1d2d0:	80800f17 	ldw	r2,60(r16)
   1d2d4:	80000c15 	stw	zero,48(r16)
   1d2d8:	80800115 	stw	r2,4(r16)
   1d2dc:	10000726 	beq	r2,zero,1d2fc <__ssrefill_r+0x50>
   1d2e0:	80c00e17 	ldw	r3,56(r16)
   1d2e4:	0005883a 	mov	r2,zero
   1d2e8:	80c00015 	stw	r3,0(r16)
   1d2ec:	dfc00117 	ldw	ra,4(sp)
   1d2f0:	dc000017 	ldw	r16,0(sp)
   1d2f4:	dec00204 	addi	sp,sp,8
   1d2f8:	f800283a 	ret
   1d2fc:	8080030b 	ldhu	r2,12(r16)
   1d300:	80c00417 	ldw	r3,16(r16)
   1d304:	80000115 	stw	zero,4(r16)
   1d308:	10800814 	ori	r2,r2,32
   1d30c:	8080030d 	sth	r2,12(r16)
   1d310:	80c00015 	stw	r3,0(r16)
   1d314:	00bfffc4 	movi	r2,-1
   1d318:	003ff406 	br	1d2ec <__alt_data_end+0xfffdeaec>

0001d31c <_sfread_r>:
   1d31c:	defff704 	addi	sp,sp,-36
   1d320:	dd000415 	stw	r20,16(sp)
   1d324:	dcc00315 	stw	r19,12(sp)
   1d328:	2029883a 	mov	r20,r4
   1d32c:	2827883a 	mov	r19,r5
   1d330:	3809883a 	mov	r4,r7
   1d334:	300b883a 	mov	r5,r6
   1d338:	ddc00715 	stw	r23,28(sp)
   1d33c:	dd400515 	stw	r21,20(sp)
   1d340:	dc400115 	stw	r17,4(sp)
   1d344:	dfc00815 	stw	ra,32(sp)
   1d348:	dd800615 	stw	r22,24(sp)
   1d34c:	dc800215 	stw	r18,8(sp)
   1d350:	dc000015 	stw	r16,0(sp)
   1d354:	302f883a 	mov	r23,r6
   1d358:	382b883a 	mov	r21,r7
   1d35c:	0025ef80 	call	25ef8 <__mulsi3>
   1d360:	dc400917 	ldw	r17,36(sp)
   1d364:	10002726 	beq	r2,zero,1d404 <_sfread_r+0xe8>
   1d368:	102d883a 	mov	r22,r2
   1d36c:	1025883a 	mov	r18,r2
   1d370:	00000b06 	br	1d3a0 <_sfread_r+0x84>
   1d374:	0012f240 	call	12f24 <memcpy>
   1d378:	88800017 	ldw	r2,0(r17)
   1d37c:	9c27883a 	add	r19,r19,r16
   1d380:	9425c83a 	sub	r18,r18,r16
   1d384:	1421883a 	add	r16,r2,r16
   1d388:	88000115 	stw	zero,4(r17)
   1d38c:	880b883a 	mov	r5,r17
   1d390:	8c000015 	stw	r16,0(r17)
   1d394:	a009883a 	mov	r4,r20
   1d398:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1d39c:	10001b1e 	bne	r2,zero,1d40c <_sfread_r+0xf0>
   1d3a0:	8c000117 	ldw	r16,4(r17)
   1d3a4:	9809883a 	mov	r4,r19
   1d3a8:	89400017 	ldw	r5,0(r17)
   1d3ac:	800d883a 	mov	r6,r16
   1d3b0:	84bff036 	bltu	r16,r18,1d374 <__alt_data_end+0xfffdeb74>
   1d3b4:	900d883a 	mov	r6,r18
   1d3b8:	0012f240 	call	12f24 <memcpy>
   1d3bc:	88c00117 	ldw	r3,4(r17)
   1d3c0:	89000017 	ldw	r4,0(r17)
   1d3c4:	a805883a 	mov	r2,r21
   1d3c8:	1c87c83a 	sub	r3,r3,r18
   1d3cc:	24a5883a 	add	r18,r4,r18
   1d3d0:	88c00115 	stw	r3,4(r17)
   1d3d4:	8c800015 	stw	r18,0(r17)
   1d3d8:	dfc00817 	ldw	ra,32(sp)
   1d3dc:	ddc00717 	ldw	r23,28(sp)
   1d3e0:	dd800617 	ldw	r22,24(sp)
   1d3e4:	dd400517 	ldw	r21,20(sp)
   1d3e8:	dd000417 	ldw	r20,16(sp)
   1d3ec:	dcc00317 	ldw	r19,12(sp)
   1d3f0:	dc800217 	ldw	r18,8(sp)
   1d3f4:	dc400117 	ldw	r17,4(sp)
   1d3f8:	dc000017 	ldw	r16,0(sp)
   1d3fc:	dec00904 	addi	sp,sp,36
   1d400:	f800283a 	ret
   1d404:	0005883a 	mov	r2,zero
   1d408:	003ff306 	br	1d3d8 <__alt_data_end+0xfffdebd8>
   1d40c:	b80b883a 	mov	r5,r23
   1d410:	b489c83a 	sub	r4,r22,r18
   1d414:	0025e3c0 	call	25e3c <__udivsi3>
   1d418:	003fef06 	br	1d3d8 <__alt_data_end+0xfffdebd8>

0001d41c <__ssvfiscanf_r>:
   1d41c:	2880030b 	ldhu	r2,12(r5)
   1d420:	deff9b04 	addi	sp,sp,-404
   1d424:	dd005f15 	stw	r20,380(sp)
   1d428:	dc405c15 	stw	r17,368(sp)
   1d42c:	dfc06415 	stw	ra,400(sp)
   1d430:	df006315 	stw	fp,396(sp)
   1d434:	ddc06215 	stw	r23,392(sp)
   1d438:	dd806115 	stw	r22,388(sp)
   1d43c:	dd406015 	stw	r21,384(sp)
   1d440:	dcc05e15 	stw	r19,376(sp)
   1d444:	dc805d15 	stw	r18,372(sp)
   1d448:	dc005b15 	stw	r16,364(sp)
   1d44c:	10c8000c 	andi	r3,r2,8192
   1d450:	d9c04f15 	stw	r7,316(sp)
   1d454:	2829883a 	mov	r20,r5
   1d458:	2023883a 	mov	r17,r4
   1d45c:	1800061e 	bne	r3,zero,1d478 <__ssvfiscanf_r+0x5c>
   1d460:	29001917 	ldw	r4,100(r5)
   1d464:	00f7ffc4 	movi	r3,-8193
   1d468:	10880014 	ori	r2,r2,8192
   1d46c:	20c6703a 	and	r3,r4,r3
   1d470:	2880030d 	sth	r2,12(r5)
   1d474:	28c01915 	stw	r3,100(r5)
   1d478:	30800003 	ldbu	r2,0(r6)
   1d47c:	dac04104 	addi	r11,sp,260
   1d480:	0039883a 	mov	fp,zero
   1d484:	048000f4 	movhi	r18,3
   1d488:	d8005215 	stw	zero,328(sp)
   1d48c:	d8005015 	stw	zero,320(sp)
   1d490:	d8005115 	stw	zero,324(sp)
   1d494:	dac04e15 	stw	r11,312(sp)
   1d498:	d8804d15 	stw	r2,308(sp)
   1d49c:	e027883a 	mov	r19,fp
   1d4a0:	94ac5604 	addi	r18,r18,-20136
   1d4a4:	a039883a 	mov	fp,r20
   1d4a8:	35000044 	addi	r20,r6,1
   1d4ac:	10001e26 	beq	r2,zero,1d528 <__ssvfiscanf_r+0x10c>
   1d4b0:	95800017 	ldw	r22,0(r18)
   1d4b4:	b087883a 	add	r3,r22,r2
   1d4b8:	18c00043 	ldbu	r3,1(r3)
   1d4bc:	18c0020c 	andi	r3,r3,8
   1d4c0:	18001b26 	beq	r3,zero,1d530 <__ssvfiscanf_r+0x114>
   1d4c4:	e0800117 	ldw	r2,4(fp)
   1d4c8:	00800e0e 	bge	zero,r2,1d504 <__ssvfiscanf_r+0xe8>
   1d4cc:	e0c00017 	ldw	r3,0(fp)
   1d4d0:	91000017 	ldw	r4,0(r18)
   1d4d4:	18800003 	ldbu	r2,0(r3)
   1d4d8:	2085883a 	add	r2,r4,r2
   1d4dc:	10800043 	ldbu	r2,1(r2)
   1d4e0:	1080020c 	andi	r2,r2,8
   1d4e4:	10000b26 	beq	r2,zero,1d514 <__ssvfiscanf_r+0xf8>
   1d4e8:	e0800117 	ldw	r2,4(fp)
   1d4ec:	18c00044 	addi	r3,r3,1
   1d4f0:	e0c00015 	stw	r3,0(fp)
   1d4f4:	10bfffc4 	addi	r2,r2,-1
   1d4f8:	e0800115 	stw	r2,4(fp)
   1d4fc:	9cc00044 	addi	r19,r19,1
   1d500:	00bff216 	blt	zero,r2,1d4cc <__alt_data_end+0xfffdeccc>
   1d504:	e00b883a 	mov	r5,fp
   1d508:	8809883a 	mov	r4,r17
   1d50c:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1d510:	103fee26 	beq	r2,zero,1d4cc <__alt_data_end+0xfffdeccc>
   1d514:	a00d883a 	mov	r6,r20
   1d518:	30800003 	ldbu	r2,0(r6)
   1d51c:	35000044 	addi	r20,r6,1
   1d520:	d8804d15 	stw	r2,308(sp)
   1d524:	103fe21e 	bne	r2,zero,1d4b0 <__alt_data_end+0xfffdecb0>
   1d528:	d8805117 	ldw	r2,324(sp)
   1d52c:	00009a06 	br	1d798 <__ssvfiscanf_r+0x37c>
   1d530:	00c00944 	movi	r3,37
   1d534:	10c0891e 	bne	r2,r3,1d75c <__ssvfiscanf_r+0x340>
   1d538:	31800043 	ldbu	r6,1(r6)
   1d53c:	002f883a 	mov	r23,zero
   1d540:	b809883a 	mov	r4,r23
   1d544:	0021883a 	mov	r16,zero
   1d548:	01c01e04 	movi	r7,120
   1d54c:	00c01b04 	movi	r3,108
   1d550:	302f883a 	mov	r23,r6
   1d554:	a5400044 	addi	r21,r20,1
   1d558:	3dc0e436 	bltu	r7,r23,1d8ec <__ssvfiscanf_r+0x4d0>
   1d55c:	b80490ba 	slli	r2,r23,2
   1d560:	014000b4 	movhi	r5,2
   1d564:	29755d04 	addi	r5,r5,-10892
   1d568:	1145883a 	add	r2,r2,r5
   1d56c:	10800017 	ldw	r2,0(r2)
   1d570:	1000683a 	jmp	r2
   1d574:	0001d794 	movui	zero,1886
   1d578:	0001d8ec 	andhi	zero,zero,1891
   1d57c:	0001d8ec 	andhi	zero,zero,1891
   1d580:	0001d8ec 	andhi	zero,zero,1891
   1d584:	0001d8ec 	andhi	zero,zero,1891
   1d588:	0001d8ec 	andhi	zero,zero,1891
   1d58c:	0001d8ec 	andhi	zero,zero,1891
   1d590:	0001d8ec 	andhi	zero,zero,1891
   1d594:	0001d8ec 	andhi	zero,zero,1891
   1d598:	0001d8ec 	andhi	zero,zero,1891
   1d59c:	0001d8ec 	andhi	zero,zero,1891
   1d5a0:	0001d8ec 	andhi	zero,zero,1891
   1d5a4:	0001d8ec 	andhi	zero,zero,1891
   1d5a8:	0001d8ec 	andhi	zero,zero,1891
   1d5ac:	0001d8ec 	andhi	zero,zero,1891
   1d5b0:	0001d8ec 	andhi	zero,zero,1891
   1d5b4:	0001d8ec 	andhi	zero,zero,1891
   1d5b8:	0001d8ec 	andhi	zero,zero,1891
   1d5bc:	0001d8ec 	andhi	zero,zero,1891
   1d5c0:	0001d8ec 	andhi	zero,zero,1891
   1d5c4:	0001d8ec 	andhi	zero,zero,1891
   1d5c8:	0001d8ec 	andhi	zero,zero,1891
   1d5cc:	0001d8ec 	andhi	zero,zero,1891
   1d5d0:	0001d8ec 	andhi	zero,zero,1891
   1d5d4:	0001d8ec 	andhi	zero,zero,1891
   1d5d8:	0001d8ec 	andhi	zero,zero,1891
   1d5dc:	0001d8ec 	andhi	zero,zero,1891
   1d5e0:	0001d8ec 	andhi	zero,zero,1891
   1d5e4:	0001d8ec 	andhi	zero,zero,1891
   1d5e8:	0001d8ec 	andhi	zero,zero,1891
   1d5ec:	0001d8ec 	andhi	zero,zero,1891
   1d5f0:	0001d8ec 	andhi	zero,zero,1891
   1d5f4:	0001d8ec 	andhi	zero,zero,1891
   1d5f8:	0001d8ec 	andhi	zero,zero,1891
   1d5fc:	0001d8ec 	andhi	zero,zero,1891
   1d600:	0001d8ec 	andhi	zero,zero,1891
   1d604:	0001d8ec 	andhi	zero,zero,1891
   1d608:	0001d758 	cmpnei	zero,zero,1885
   1d60c:	0001d8ec 	andhi	zero,zero,1891
   1d610:	0001d8ec 	andhi	zero,zero,1891
   1d614:	0001d8ec 	andhi	zero,zero,1891
   1d618:	0001d8ec 	andhi	zero,zero,1891
   1d61c:	0001db30 	cmpltui	zero,zero,1900
   1d620:	0001d8ec 	andhi	zero,zero,1891
   1d624:	0001d8ec 	andhi	zero,zero,1891
   1d628:	0001d8ec 	andhi	zero,zero,1891
   1d62c:	0001d8ec 	andhi	zero,zero,1891
   1d630:	0001d8ec 	andhi	zero,zero,1891
   1d634:	0001da9c 	xori	zero,zero,1898
   1d638:	0001da9c 	xori	zero,zero,1898
   1d63c:	0001da9c 	xori	zero,zero,1898
   1d640:	0001da9c 	xori	zero,zero,1898
   1d644:	0001da9c 	xori	zero,zero,1898
   1d648:	0001da9c 	xori	zero,zero,1898
   1d64c:	0001da9c 	xori	zero,zero,1898
   1d650:	0001da9c 	xori	zero,zero,1898
   1d654:	0001da9c 	xori	zero,zero,1898
   1d658:	0001da9c 	xori	zero,zero,1898
   1d65c:	0001d8ec 	andhi	zero,zero,1891
   1d660:	0001d8ec 	andhi	zero,zero,1891
   1d664:	0001d8ec 	andhi	zero,zero,1891
   1d668:	0001d8ec 	andhi	zero,zero,1891
   1d66c:	0001d8ec 	andhi	zero,zero,1891
   1d670:	0001d8ec 	andhi	zero,zero,1891
   1d674:	0001d8ec 	andhi	zero,zero,1891
   1d678:	0001d8ec 	andhi	zero,zero,1891
   1d67c:	0001d8ec 	andhi	zero,zero,1891
   1d680:	0001d8ec 	andhi	zero,zero,1891
   1d684:	0001da70 	cmpltui	zero,zero,1897
   1d688:	0001d8ec 	andhi	zero,zero,1891
   1d68c:	0001d8ec 	andhi	zero,zero,1891
   1d690:	0001d8ec 	andhi	zero,zero,1891
   1d694:	0001d8ec 	andhi	zero,zero,1891
   1d698:	0001d8ec 	andhi	zero,zero,1891
   1d69c:	0001d8ec 	andhi	zero,zero,1891
   1d6a0:	0001d8ec 	andhi	zero,zero,1891
   1d6a4:	0001daf4 	movhi	zero,1899
   1d6a8:	0001d8ec 	andhi	zero,zero,1891
   1d6ac:	0001d8ec 	andhi	zero,zero,1891
   1d6b0:	0001dacc 	andi	zero,zero,1899
   1d6b4:	0001d8ec 	andhi	zero,zero,1891
   1d6b8:	0001d8ec 	andhi	zero,zero,1891
   1d6bc:	0001d8ec 	andhi	zero,zero,1891
   1d6c0:	0001d8ec 	andhi	zero,zero,1891
   1d6c4:	0001d8ec 	andhi	zero,zero,1891
   1d6c8:	0001d8ec 	andhi	zero,zero,1891
   1d6cc:	0001d8ec 	andhi	zero,zero,1891
   1d6d0:	0001d8ec 	andhi	zero,zero,1891
   1d6d4:	0001db08 	cmpgei	zero,zero,1900
   1d6d8:	0001d8ec 	andhi	zero,zero,1891
   1d6dc:	0001d8ec 	andhi	zero,zero,1891
   1d6e0:	0001d9e4 	muli	zero,zero,1895
   1d6e4:	0001d8ec 	andhi	zero,zero,1891
   1d6e8:	0001d8ec 	andhi	zero,zero,1891
   1d6ec:	0001d8ec 	andhi	zero,zero,1891
   1d6f0:	0001d8ec 	andhi	zero,zero,1891
   1d6f4:	0001d8ec 	andhi	zero,zero,1891
   1d6f8:	0001d8ec 	andhi	zero,zero,1891
   1d6fc:	0001d8ec 	andhi	zero,zero,1891
   1d700:	0001d968 	cmpgeui	zero,zero,1893
   1d704:	0001d940 	call	1d94 <set_addrs_to_default+0x568>
   1d708:	0001d8ec 	andhi	zero,zero,1891
   1d70c:	0001d8ec 	andhi	zero,zero,1891
   1d710:	0001d8ec 	andhi	zero,zero,1891
   1d714:	0001d92c 	andhi	zero,zero,1892
   1d718:	0001db44 	movi	zero,1901
   1d71c:	0001d8ec 	andhi	zero,zero,1891
   1d720:	0001d8ec 	andhi	zero,zero,1891
   1d724:	0001d8d4 	movui	zero,1891
   1d728:	0001d8ec 	andhi	zero,zero,1891
   1d72c:	0001d8a8 	cmpgeui	zero,zero,1890
   1d730:	0001d880 	call	1d88 <set_addrs_to_default+0x55c>
   1d734:	0001d854 	movui	zero,1889
   1d738:	0001d8ec 	andhi	zero,zero,1891
   1d73c:	0001d8ec 	andhi	zero,zero,1891
   1d740:	0001d840 	call	1d84 <set_addrs_to_default+0x558>
   1d744:	0001d8ec 	andhi	zero,zero,1891
   1d748:	0001d7c8 	cmpgei	zero,zero,1887
   1d74c:	0001d8ec 	andhi	zero,zero,1891
   1d750:	0001d8ec 	andhi	zero,zero,1891
   1d754:	0001db08 	cmpgei	zero,zero,1900
   1d758:	a829883a 	mov	r20,r21
   1d75c:	e0800117 	ldw	r2,4(fp)
   1d760:	0081e40e 	bge	zero,r2,1def4 <__ssvfiscanf_r+0xad8>
   1d764:	e0800017 	ldw	r2,0(fp)
   1d768:	a0ffffc3 	ldbu	r3,-1(r20)
   1d76c:	11000003 	ldbu	r4,0(r2)
   1d770:	20ff6d1e 	bne	r4,r3,1d528 <__alt_data_end+0xfffded28>
   1d774:	e0c00117 	ldw	r3,4(fp)
   1d778:	10800044 	addi	r2,r2,1
   1d77c:	e0800015 	stw	r2,0(fp)
   1d780:	18bfffc4 	addi	r2,r3,-1
   1d784:	e0800115 	stw	r2,4(fp)
   1d788:	9cc00044 	addi	r19,r19,1
   1d78c:	a00d883a 	mov	r6,r20
   1d790:	003f6106 	br	1d518 <__alt_data_end+0xfffded18>
   1d794:	00bfffc4 	movi	r2,-1
   1d798:	dfc06417 	ldw	ra,400(sp)
   1d79c:	df006317 	ldw	fp,396(sp)
   1d7a0:	ddc06217 	ldw	r23,392(sp)
   1d7a4:	dd806117 	ldw	r22,388(sp)
   1d7a8:	dd406017 	ldw	r21,384(sp)
   1d7ac:	dd005f17 	ldw	r20,380(sp)
   1d7b0:	dcc05e17 	ldw	r19,376(sp)
   1d7b4:	dc805d17 	ldw	r18,372(sp)
   1d7b8:	dc405c17 	ldw	r17,368(sp)
   1d7bc:	dc005b17 	ldw	r16,364(sp)
   1d7c0:	dec06504 	addi	sp,sp,404
   1d7c4:	f800283a 	ret
   1d7c8:	e0800117 	ldw	r2,4(fp)
   1d7cc:	202f883a 	mov	r23,r4
   1d7d0:	0081f20e 	bge	zero,r2,1df9c <__ssvfiscanf_r+0xb80>
   1d7d4:	008000b4 	movhi	r2,2
   1d7d8:	10b2fc04 	addi	r2,r2,-13328
   1d7dc:	02c00284 	movi	r11,10
   1d7e0:	d8805215 	stw	r2,328(sp)
   1d7e4:	dac05015 	stw	r11,320(sp)
   1d7e8:	050000c4 	movi	r20,3
   1d7ec:	e0800017 	ldw	r2,0(fp)
   1d7f0:	00000206 	br	1d7fc <__ssvfiscanf_r+0x3e0>
   1d7f4:	10800044 	addi	r2,r2,1
   1d7f8:	e0800015 	stw	r2,0(fp)
   1d7fc:	11000003 	ldbu	r4,0(r2)
   1d800:	20c03fcc 	andi	r3,r4,255
   1d804:	b0c7883a 	add	r3,r22,r3
   1d808:	18c00043 	ldbu	r3,1(r3)
   1d80c:	1940020c 	andi	r5,r3,8
   1d810:	2801ee26 	beq	r5,zero,1dfcc <__ssvfiscanf_r+0xbb0>
   1d814:	e0c00117 	ldw	r3,4(fp)
   1d818:	9cc00044 	addi	r19,r19,1
   1d81c:	18ffffc4 	addi	r3,r3,-1
   1d820:	e0c00115 	stw	r3,4(fp)
   1d824:	00fff316 	blt	zero,r3,1d7f4 <__alt_data_end+0xfffdeff4>
   1d828:	e00b883a 	mov	r5,fp
   1d82c:	8809883a 	mov	r4,r17
   1d830:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1d834:	10016a1e 	bne	r2,zero,1dde0 <__ssvfiscanf_r+0x9c4>
   1d838:	95800017 	ldw	r22,0(r18)
   1d83c:	003feb06 	br	1d7ec <__alt_data_end+0xfffdefec>
   1d840:	e0800117 	ldw	r2,4(fp)
   1d844:	202f883a 	mov	r23,r4
   1d848:	0081c80e 	bge	zero,r2,1df6c <__ssvfiscanf_r+0xb50>
   1d84c:	05000084 	movi	r20,2
   1d850:	003fe606 	br	1d7ec <__alt_data_end+0xfffdefec>
   1d854:	e0800117 	ldw	r2,4(fp)
   1d858:	202f883a 	mov	r23,r4
   1d85c:	84008814 	ori	r16,r16,544
   1d860:	0080ad0e 	bge	zero,r2,1db18 <__ssvfiscanf_r+0x6fc>
   1d864:	008000b4 	movhi	r2,2
   1d868:	10b2fc04 	addi	r2,r2,-13328
   1d86c:	02c00404 	movi	r11,16
   1d870:	d8805215 	stw	r2,328(sp)
   1d874:	dac05015 	stw	r11,320(sp)
   1d878:	050000c4 	movi	r20,3
   1d87c:	003fdb06 	br	1d7ec <__alt_data_end+0xfffdefec>
   1d880:	e0800117 	ldw	r2,4(fp)
   1d884:	202f883a 	mov	r23,r4
   1d888:	0080940e 	bge	zero,r2,1dadc <__ssvfiscanf_r+0x6c0>
   1d88c:	008000b4 	movhi	r2,2
   1d890:	10b2fc04 	addi	r2,r2,-13328
   1d894:	02c00204 	movi	r11,8
   1d898:	d8805215 	stw	r2,328(sp)
   1d89c:	dac05015 	stw	r11,320(sp)
   1d8a0:	050000c4 	movi	r20,3
   1d8a4:	003fd106 	br	1d7ec <__alt_data_end+0xfffdefec>
   1d8a8:	8080040c 	andi	r2,r16,16
   1d8ac:	1000e41e 	bne	r2,zero,1dc40 <__ssvfiscanf_r+0x824>
   1d8b0:	8080010c 	andi	r2,r16,4
   1d8b4:	10019926 	beq	r2,zero,1df1c <__ssvfiscanf_r+0xb00>
   1d8b8:	dac04f17 	ldw	r11,316(sp)
   1d8bc:	a829883a 	mov	r20,r21
   1d8c0:	58800017 	ldw	r2,0(r11)
   1d8c4:	5ac00104 	addi	r11,r11,4
   1d8c8:	dac04f15 	stw	r11,316(sp)
   1d8cc:	14c0000d 	sth	r19,0(r2)
   1d8d0:	003f1006 	br	1d514 <__alt_data_end+0xfffded14>
   1d8d4:	a5c00043 	ldbu	r23,1(r20)
   1d8d8:	b8c18b26 	beq	r23,r3,1df08 <__ssvfiscanf_r+0xaec>
   1d8dc:	a829883a 	mov	r20,r21
   1d8e0:	84000054 	ori	r16,r16,1
   1d8e4:	a5400044 	addi	r21,r20,1
   1d8e8:	3dff1c2e 	bgeu	r7,r23,1d55c <__alt_data_end+0xfffded5c>
   1d8ec:	b80d883a 	mov	r6,r23
   1d8f0:	b185883a 	add	r2,r22,r6
   1d8f4:	10800043 	ldbu	r2,1(r2)
   1d8f8:	00c00044 	movi	r3,1
   1d8fc:	202f883a 	mov	r23,r4
   1d900:	108000cc 	andi	r2,r2,3
   1d904:	10c17226 	beq	r2,r3,1ded0 <__ssvfiscanf_r+0xab4>
   1d908:	e0800117 	ldw	r2,4(fp)
   1d90c:	0081730e 	bge	zero,r2,1dedc <__ssvfiscanf_r+0xac0>
   1d910:	008000b4 	movhi	r2,2
   1d914:	10b19e04 	addi	r2,r2,-14728
   1d918:	02c00284 	movi	r11,10
   1d91c:	d8805215 	stw	r2,328(sp)
   1d920:	dac05015 	stw	r11,320(sp)
   1d924:	050000c4 	movi	r20,3
   1d928:	003fb006 	br	1d7ec <__alt_data_end+0xfffdefec>
   1d92c:	a1400043 	ldbu	r5,1(r20)
   1d930:	84000114 	ori	r16,r16,4
   1d934:	a829883a 	mov	r20,r21
   1d938:	2dc03fcc 	andi	r23,r5,255
   1d93c:	003f0506 	br	1d554 <__alt_data_end+0xfffded54>
   1d940:	e0800117 	ldw	r2,4(fp)
   1d944:	202f883a 	mov	r23,r4
   1d948:	0081640e 	bge	zero,r2,1dedc <__ssvfiscanf_r+0xac0>
   1d94c:	02c000b4 	movhi	r11,2
   1d950:	5af19e04 	addi	r11,r11,-14728
   1d954:	dac05215 	stw	r11,328(sp)
   1d958:	02c00284 	movi	r11,10
   1d95c:	dac05015 	stw	r11,320(sp)
   1d960:	050000c4 	movi	r20,3
   1d964:	003fa106 	br	1d7ec <__alt_data_end+0xfffdefec>
   1d968:	e0800117 	ldw	r2,4(fp)
   1d96c:	202f883a 	mov	r23,r4
   1d970:	00812c0e 	bge	zero,r2,1de24 <__ssvfiscanf_r+0xa08>
   1d974:	b800011e 	bne	r23,zero,1d97c <__ssvfiscanf_r+0x560>
   1d978:	05c00044 	movi	r23,1
   1d97c:	8080004c 	andi	r2,r16,1
   1d980:	1000791e 	bne	r2,zero,1db68 <__ssvfiscanf_r+0x74c>
   1d984:	8400040c 	andi	r16,r16,16
   1d988:	80013f26 	beq	r16,zero,1de88 <__ssvfiscanf_r+0xa6c>
   1d98c:	0021883a 	mov	r16,zero
   1d990:	00000806 	br	1d9b4 <__ssvfiscanf_r+0x598>
   1d994:	1887883a 	add	r3,r3,r2
   1d998:	e00b883a 	mov	r5,fp
   1d99c:	8809883a 	mov	r4,r17
   1d9a0:	e0c00015 	stw	r3,0(fp)
   1d9a4:	80a1883a 	add	r16,r16,r2
   1d9a8:	b8afc83a 	sub	r23,r23,r2
   1d9ac:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1d9b0:	1001331e 	bne	r2,zero,1de80 <__ssvfiscanf_r+0xa64>
   1d9b4:	e0800117 	ldw	r2,4(fp)
   1d9b8:	e0c00017 	ldw	r3,0(fp)
   1d9bc:	15fff516 	blt	r2,r23,1d994 <__alt_data_end+0xfffdf194>
   1d9c0:	15c5c83a 	sub	r2,r2,r23
   1d9c4:	1dd5883a 	add	r10,r3,r23
   1d9c8:	85e1883a 	add	r16,r16,r23
   1d9cc:	e0800115 	stw	r2,4(fp)
   1d9d0:	e2800015 	stw	r10,0(fp)
   1d9d4:	a829883a 	mov	r20,r21
   1d9d8:	9c27883a 	add	r19,r19,r16
   1d9dc:	a00d883a 	mov	r6,r20
   1d9e0:	003ecd06 	br	1d518 <__alt_data_end+0xfffded18>
   1d9e4:	202f883a 	mov	r23,r4
   1d9e8:	a80b883a 	mov	r5,r21
   1d9ec:	d9000104 	addi	r4,sp,4
   1d9f0:	001ad7c0 	call	1ad7c <__sccl>
   1d9f4:	1029883a 	mov	r20,r2
   1d9f8:	e0800117 	ldw	r2,4(fp)
   1d9fc:	0081620e 	bge	zero,r2,1df88 <__ssvfiscanf_r+0xb6c>
   1da00:	e1000017 	ldw	r4,0(fp)
   1da04:	20800003 	ldbu	r2,0(r4)
   1da08:	b8009026 	beq	r23,zero,1dc4c <__ssvfiscanf_r+0x830>
   1da0c:	8400040c 	andi	r16,r16,16
   1da10:	80009126 	beq	r16,zero,1dc58 <__ssvfiscanf_r+0x83c>
   1da14:	b821883a 	mov	r16,r23
   1da18:	002b883a 	mov	r21,zero
   1da1c:	00000106 	br	1da24 <__ssvfiscanf_r+0x608>
   1da20:	20800003 	ldbu	r2,0(r4)
   1da24:	10803fcc 	andi	r2,r2,255
   1da28:	d8c00104 	addi	r3,sp,4
   1da2c:	1885883a 	add	r2,r3,r2
   1da30:	10800007 	ldb	r2,0(r2)
   1da34:	10011026 	beq	r2,zero,1de78 <__ssvfiscanf_r+0xa5c>
   1da38:	e0800117 	ldw	r2,4(fp)
   1da3c:	21000044 	addi	r4,r4,1
   1da40:	ad400044 	addi	r21,r21,1
   1da44:	10bfffc4 	addi	r2,r2,-1
   1da48:	e0800115 	stw	r2,4(fp)
   1da4c:	e1000015 	stw	r4,0(fp)
   1da50:	adc0eb26 	beq	r21,r23,1de00 <__ssvfiscanf_r+0x9e4>
   1da54:	00bff216 	blt	zero,r2,1da20 <__alt_data_end+0xfffdf220>
   1da58:	e00b883a 	mov	r5,fp
   1da5c:	8809883a 	mov	r4,r17
   1da60:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1da64:	1000e51e 	bne	r2,zero,1ddfc <__ssvfiscanf_r+0x9e0>
   1da68:	e1000017 	ldw	r4,0(fp)
   1da6c:	003fec06 	br	1da20 <__alt_data_end+0xfffdf220>
   1da70:	e0800117 	ldw	r2,4(fp)
   1da74:	202f883a 	mov	r23,r4
   1da78:	84000054 	ori	r16,r16,1
   1da7c:	0081170e 	bge	zero,r2,1dedc <__ssvfiscanf_r+0xac0>
   1da80:	00c000b4 	movhi	r3,2
   1da84:	18f19e04 	addi	r3,r3,-14728
   1da88:	02c00284 	movi	r11,10
   1da8c:	d8c05215 	stw	r3,328(sp)
   1da90:	dac05015 	stw	r11,320(sp)
   1da94:	050000c4 	movi	r20,3
   1da98:	003f5406 	br	1d7ec <__alt_data_end+0xfffdefec>
   1da9c:	01400284 	movi	r5,10
   1daa0:	d8c05a15 	stw	r3,360(sp)
   1daa4:	d9c05915 	stw	r7,356(sp)
   1daa8:	0025ef80 	call	25ef8 <__mulsi3>
   1daac:	a1400043 	ldbu	r5,1(r20)
   1dab0:	15c5883a 	add	r2,r2,r23
   1dab4:	113ff404 	addi	r4,r2,-48
   1dab8:	a829883a 	mov	r20,r21
   1dabc:	2dc03fcc 	andi	r23,r5,255
   1dac0:	d8c05a17 	ldw	r3,360(sp)
   1dac4:	d9c05917 	ldw	r7,356(sp)
   1dac8:	003ea206 	br	1d554 <__alt_data_end+0xfffded54>
   1dacc:	e0800117 	ldw	r2,4(fp)
   1dad0:	202f883a 	mov	r23,r4
   1dad4:	84000054 	ori	r16,r16,1
   1dad8:	00bf6c16 	blt	zero,r2,1d88c <__alt_data_end+0xfffdf08c>
   1dadc:	e00b883a 	mov	r5,fp
   1dae0:	8809883a 	mov	r4,r17
   1dae4:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1dae8:	1000bd1e 	bne	r2,zero,1dde0 <__ssvfiscanf_r+0x9c4>
   1daec:	95800017 	ldw	r22,0(r18)
   1daf0:	003f6606 	br	1d88c <__alt_data_end+0xfffdf08c>
   1daf4:	a1400043 	ldbu	r5,1(r20)
   1daf8:	84000094 	ori	r16,r16,2
   1dafc:	a829883a 	mov	r20,r21
   1db00:	2dc03fcc 	andi	r23,r5,255
   1db04:	003e9306 	br	1d554 <__alt_data_end+0xfffded54>
   1db08:	e0800117 	ldw	r2,4(fp)
   1db0c:	202f883a 	mov	r23,r4
   1db10:	84008014 	ori	r16,r16,512
   1db14:	00bf5316 	blt	zero,r2,1d864 <__alt_data_end+0xfffdf064>
   1db18:	e00b883a 	mov	r5,fp
   1db1c:	8809883a 	mov	r4,r17
   1db20:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1db24:	1000ae1e 	bne	r2,zero,1dde0 <__ssvfiscanf_r+0x9c4>
   1db28:	95800017 	ldw	r22,0(r18)
   1db2c:	003f4d06 	br	1d864 <__alt_data_end+0xfffdf064>
   1db30:	a1400043 	ldbu	r5,1(r20)
   1db34:	84000414 	ori	r16,r16,16
   1db38:	a829883a 	mov	r20,r21
   1db3c:	2dc03fcc 	andi	r23,r5,255
   1db40:	003e8406 	br	1d554 <__alt_data_end+0xfffded54>
   1db44:	e0800117 	ldw	r2,4(fp)
   1db48:	202f883a 	mov	r23,r4
   1db4c:	0081190e 	bge	zero,r2,1dfb4 <__ssvfiscanf_r+0xb98>
   1db50:	008000b4 	movhi	r2,2
   1db54:	10b19e04 	addi	r2,r2,-14728
   1db58:	d8805215 	stw	r2,328(sp)
   1db5c:	d8005015 	stw	zero,320(sp)
   1db60:	050000c4 	movi	r20,3
   1db64:	003f2106 	br	1d7ec <__alt_data_end+0xfffdefec>
   1db68:	d8c04b04 	addi	r3,sp,300
   1db6c:	8400040c 	andi	r16,r16,16
   1db70:	01800204 	movi	r6,8
   1db74:	000b883a 	mov	r5,zero
   1db78:	1809883a 	mov	r4,r3
   1db7c:	dc005415 	stw	r16,336(sp)
   1db80:	d8c05315 	stw	r3,332(sp)
   1db84:	00131c80 	call	131c8 <memset>
   1db88:	dc005417 	ldw	r16,336(sp)
   1db8c:	8000a026 	beq	r16,zero,1de10 <__ssvfiscanf_r+0x9f4>
   1db90:	002d883a 	mov	r22,zero
   1db94:	0021883a 	mov	r16,zero
   1db98:	001998c0 	call	1998c <__locale_mb_cur_max>
   1db9c:	14009026 	beq	r2,r16,1dde0 <__ssvfiscanf_r+0x9c4>
   1dba0:	e0800017 	ldw	r2,0(fp)
   1dba4:	e0c00117 	ldw	r3,4(fp)
   1dba8:	dac05317 	ldw	r11,332(sp)
   1dbac:	12000003 	ldbu	r8,0(r2)
   1dbb0:	18ffffc4 	addi	r3,r3,-1
   1dbb4:	10800044 	addi	r2,r2,1
   1dbb8:	d9004104 	addi	r4,sp,260
   1dbbc:	e0c00115 	stw	r3,4(fp)
   1dbc0:	e0800015 	stw	r2,0(fp)
   1dbc4:	85000044 	addi	r20,r16,1
   1dbc8:	dac00015 	stw	r11,0(sp)
   1dbcc:	2421883a 	add	r16,r4,r16
   1dbd0:	200d883a 	mov	r6,r4
   1dbd4:	a00f883a 	mov	r7,r20
   1dbd8:	b00b883a 	mov	r5,r22
   1dbdc:	8809883a 	mov	r4,r17
   1dbe0:	82000005 	stb	r8,0(r16)
   1dbe4:	0019a400 	call	19a40 <_mbrtowc_r>
   1dbe8:	00ffffc4 	movi	r3,-1
   1dbec:	10c07c26 	beq	r2,r3,1dde0 <__ssvfiscanf_r+0x9c4>
   1dbf0:	1000911e 	bne	r2,zero,1de38 <__ssvfiscanf_r+0xa1c>
   1dbf4:	dac05417 	ldw	r11,336(sp)
   1dbf8:	5800951e 	bne	r11,zero,1de50 <__ssvfiscanf_r+0xa34>
   1dbfc:	b0000015 	stw	zero,0(r22)
   1dc00:	9d27883a 	add	r19,r19,r20
   1dc04:	b8ef883a 	add	r23,r23,r3
   1dc08:	b5800104 	addi	r22,r22,4
   1dc0c:	e0800117 	ldw	r2,4(fp)
   1dc10:	0021883a 	mov	r16,zero
   1dc14:	00807c16 	blt	zero,r2,1de08 <__ssvfiscanf_r+0x9ec>
   1dc18:	e00b883a 	mov	r5,fp
   1dc1c:	8809883a 	mov	r4,r17
   1dc20:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1dc24:	10007826 	beq	r2,zero,1de08 <__ssvfiscanf_r+0x9ec>
   1dc28:	80006d1e 	bne	r16,zero,1dde0 <__ssvfiscanf_r+0x9c4>
   1dc2c:	d8c05417 	ldw	r3,336(sp)
   1dc30:	1800031e 	bne	r3,zero,1dc40 <__ssvfiscanf_r+0x824>
   1dc34:	dac05117 	ldw	r11,324(sp)
   1dc38:	5ac00044 	addi	r11,r11,1
   1dc3c:	dac05115 	stw	r11,324(sp)
   1dc40:	a829883a 	mov	r20,r21
   1dc44:	a00d883a 	mov	r6,r20
   1dc48:	003e3306 	br	1d518 <__alt_data_end+0xfffded18>
   1dc4c:	8400040c 	andi	r16,r16,16
   1dc50:	05ffffc4 	movi	r23,-1
   1dc54:	803f6f1e 	bne	r16,zero,1da14 <__alt_data_end+0xfffdf214>
   1dc58:	dac04f17 	ldw	r11,316(sp)
   1dc5c:	babfffc4 	addi	r10,r23,-1
   1dc60:	5d400017 	ldw	r21,0(r11)
   1dc64:	5c000104 	addi	r16,r11,4
   1dc68:	a807883a 	mov	r3,r21
   1dc6c:	aaaf883a 	add	r23,r21,r10
   1dc70:	00000306 	br	1dc80 <__ssvfiscanf_r+0x864>
   1dc74:	e1000017 	ldw	r4,0(fp)
   1dc78:	b007883a 	mov	r3,r22
   1dc7c:	20800003 	ldbu	r2,0(r4)
   1dc80:	10803fcc 	andi	r2,r2,255
   1dc84:	d9400104 	addi	r5,sp,4
   1dc88:	2885883a 	add	r2,r5,r2
   1dc8c:	10800007 	ldb	r2,0(r2)
   1dc90:	10007726 	beq	r2,zero,1de70 <__ssvfiscanf_r+0xa54>
   1dc94:	e0800117 	ldw	r2,4(fp)
   1dc98:	21400044 	addi	r5,r4,1
   1dc9c:	e1400015 	stw	r5,0(fp)
   1dca0:	10bfffc4 	addi	r2,r2,-1
   1dca4:	e0800115 	stw	r2,4(fp)
   1dca8:	20800003 	ldbu	r2,0(r4)
   1dcac:	1d800044 	addi	r22,r3,1
   1dcb0:	18800005 	stb	r2,0(r3)
   1dcb4:	1dc00726 	beq	r3,r23,1dcd4 <__ssvfiscanf_r+0x8b8>
   1dcb8:	e0800117 	ldw	r2,4(fp)
   1dcbc:	00bfed16 	blt	zero,r2,1dc74 <__alt_data_end+0xfffdf474>
   1dcc0:	e00b883a 	mov	r5,fp
   1dcc4:	8809883a 	mov	r4,r17
   1dcc8:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1dccc:	103fe926 	beq	r2,zero,1dc74 <__alt_data_end+0xfffdf474>
   1dcd0:	ad804326 	beq	r21,r22,1dde0 <__ssvfiscanf_r+0x9c4>
   1dcd4:	b56bc83a 	sub	r21,r22,r21
   1dcd8:	a83e1326 	beq	r21,zero,1d528 <__alt_data_end+0xfffded28>
   1dcdc:	dac05117 	ldw	r11,324(sp)
   1dce0:	b0000005 	stb	zero,0(r22)
   1dce4:	dc004f15 	stw	r16,316(sp)
   1dce8:	5ac00044 	addi	r11,r11,1
   1dcec:	dac05115 	stw	r11,324(sp)
   1dcf0:	9d67883a 	add	r19,r19,r21
   1dcf4:	a00d883a 	mov	r6,r20
   1dcf8:	003e0706 	br	1d518 <__alt_data_end+0xfffded18>
   1dcfc:	d8c04b04 	addi	r3,sp,300
   1dd00:	8400040c 	andi	r16,r16,16
   1dd04:	01800204 	movi	r6,8
   1dd08:	000b883a 	mov	r5,zero
   1dd0c:	1809883a 	mov	r4,r3
   1dd10:	d8c05315 	stw	r3,332(sp)
   1dd14:	00131c80 	call	131c8 <memset>
   1dd18:	8001eb1e 	bne	r16,zero,1e4c8 <__ssvfiscanf_r+0x10ac>
   1dd1c:	dac04f17 	ldw	r11,316(sp)
   1dd20:	5d800017 	ldw	r22,0(r11)
   1dd24:	5ac00104 	addi	r11,r11,4
   1dd28:	dac04f15 	stw	r11,316(sp)
   1dd2c:	000d883a 	mov	r6,zero
   1dd30:	3029883a 	mov	r20,r6
   1dd34:	e0800017 	ldw	r2,0(fp)
   1dd38:	90c00017 	ldw	r3,0(r18)
   1dd3c:	10800003 	ldbu	r2,0(r2)
   1dd40:	1885883a 	add	r2,r3,r2
   1dd44:	10800043 	ldbu	r2,1(r2)
   1dd48:	1080020c 	andi	r2,r2,8
   1dd4c:	1001ce1e 	bne	r2,zero,1e488 <__ssvfiscanf_r+0x106c>
   1dd50:	b801cd26 	beq	r23,zero,1e488 <__ssvfiscanf_r+0x106c>
   1dd54:	001998c0 	call	1998c <__locale_mb_cur_max>
   1dd58:	a0802126 	beq	r20,r2,1dde0 <__ssvfiscanf_r+0x9c4>
   1dd5c:	e0800017 	ldw	r2,0(fp)
   1dd60:	e1000117 	ldw	r4,4(fp)
   1dd64:	dac05317 	ldw	r11,332(sp)
   1dd68:	12000003 	ldbu	r8,0(r2)
   1dd6c:	213fffc4 	addi	r4,r4,-1
   1dd70:	10800044 	addi	r2,r2,1
   1dd74:	e1000115 	stw	r4,4(fp)
   1dd78:	d9404104 	addi	r5,sp,260
   1dd7c:	e0800015 	stw	r2,0(fp)
   1dd80:	a0c00044 	addi	r3,r20,1
   1dd84:	dac00015 	stw	r11,0(sp)
   1dd88:	2d29883a 	add	r20,r5,r20
   1dd8c:	180f883a 	mov	r7,r3
   1dd90:	280d883a 	mov	r6,r5
   1dd94:	8809883a 	mov	r4,r17
   1dd98:	a2000005 	stb	r8,0(r20)
   1dd9c:	b00b883a 	mov	r5,r22
   1dda0:	d8c05a15 	stw	r3,360(sp)
   1dda4:	0019a400 	call	19a40 <_mbrtowc_r>
   1dda8:	013fffc4 	movi	r4,-1
   1ddac:	d8c05a17 	ldw	r3,360(sp)
   1ddb0:	11000b26 	beq	r2,r4,1dde0 <__ssvfiscanf_r+0x9c4>
   1ddb4:	1001a226 	beq	r2,zero,1e440 <__ssvfiscanf_r+0x1024>
   1ddb8:	017fff84 	movi	r5,-2
   1ddbc:	1829883a 	mov	r20,r3
   1ddc0:	1141e51e 	bne	r2,r5,1e558 <__ssvfiscanf_r+0x113c>
   1ddc4:	e0800117 	ldw	r2,4(fp)
   1ddc8:	00bfda16 	blt	zero,r2,1dd34 <__alt_data_end+0xfffdf534>
   1ddcc:	e00b883a 	mov	r5,fp
   1ddd0:	8809883a 	mov	r4,r17
   1ddd4:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1ddd8:	103fd626 	beq	r2,zero,1dd34 <__alt_data_end+0xfffdf534>
   1dddc:	a001aa26 	beq	r20,zero,1e488 <__ssvfiscanf_r+0x106c>
   1dde0:	dac05117 	ldw	r11,324(sp)
   1dde4:	583e6b26 	beq	r11,zero,1d794 <__alt_data_end+0xfffdef94>
   1dde8:	e080030b 	ldhu	r2,12(fp)
   1ddec:	1080100c 	andi	r2,r2,64
   1ddf0:	103e681e 	bne	r2,zero,1d794 <__alt_data_end+0xfffdef94>
   1ddf4:	5805883a 	mov	r2,r11
   1ddf8:	003e6706 	br	1d798 <__alt_data_end+0xfffdef98>
   1ddfc:	a821883a 	mov	r16,r21
   1de00:	802b883a 	mov	r21,r16
   1de04:	003fba06 	br	1dcf0 <__alt_data_end+0xfffdf4f0>
   1de08:	b83f631e 	bne	r23,zero,1db98 <__alt_data_end+0xfffdf398>
   1de0c:	003f8706 	br	1dc2c <__alt_data_end+0xfffdf42c>
   1de10:	dac04f17 	ldw	r11,316(sp)
   1de14:	5d800017 	ldw	r22,0(r11)
   1de18:	5ac00104 	addi	r11,r11,4
   1de1c:	dac04f15 	stw	r11,316(sp)
   1de20:	003f5c06 	br	1db94 <__alt_data_end+0xfffdf394>
   1de24:	e00b883a 	mov	r5,fp
   1de28:	8809883a 	mov	r4,r17
   1de2c:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1de30:	103ed026 	beq	r2,zero,1d974 <__alt_data_end+0xfffdf174>
   1de34:	003fea06 	br	1dde0 <__alt_data_end+0xfffdf5e0>
   1de38:	00ffff84 	movi	r3,-2
   1de3c:	10c0071e 	bne	r2,r3,1de5c <__ssvfiscanf_r+0xa40>
   1de40:	e0800117 	ldw	r2,4(fp)
   1de44:	a021883a 	mov	r16,r20
   1de48:	00bf5316 	blt	zero,r2,1db98 <__alt_data_end+0xfffdf398>
   1de4c:	003f7206 	br	1dc18 <__alt_data_end+0xfffdf418>
   1de50:	9d27883a 	add	r19,r19,r20
   1de54:	bdffffc4 	addi	r23,r23,-1
   1de58:	003f6c06 	br	1dc0c <__alt_data_end+0xfffdf40c>
   1de5c:	dac05417 	ldw	r11,336(sp)
   1de60:	9d27883a 	add	r19,r19,r20
   1de64:	bdffffc4 	addi	r23,r23,-1
   1de68:	583f6726 	beq	r11,zero,1dc08 <__alt_data_end+0xfffdf408>
   1de6c:	003f6706 	br	1dc0c <__alt_data_end+0xfffdf40c>
   1de70:	182d883a 	mov	r22,r3
   1de74:	003f9706 	br	1dcd4 <__alt_data_end+0xfffdf4d4>
   1de78:	a83f9d1e 	bne	r21,zero,1dcf0 <__alt_data_end+0xfffdf4f0>
   1de7c:	003daa06 	br	1d528 <__alt_data_end+0xfffded28>
   1de80:	803ed41e 	bne	r16,zero,1d9d4 <__alt_data_end+0xfffdf1d4>
   1de84:	003fd606 	br	1dde0 <__alt_data_end+0xfffdf5e0>
   1de88:	dac04f17 	ldw	r11,316(sp)
   1de8c:	df000015 	stw	fp,0(sp)
   1de90:	b80f883a 	mov	r7,r23
   1de94:	59400017 	ldw	r5,0(r11)
   1de98:	01800044 	movi	r6,1
   1de9c:	8809883a 	mov	r4,r17
   1dea0:	001d31c0 	call	1d31c <_sfread_r>
   1dea4:	dac04f17 	ldw	r11,316(sp)
   1dea8:	58c00104 	addi	r3,r11,4
   1deac:	103fcc26 	beq	r2,zero,1dde0 <__alt_data_end+0xfffdf5e0>
   1deb0:	dac05117 	ldw	r11,324(sp)
   1deb4:	a829883a 	mov	r20,r21
   1deb8:	98a7883a 	add	r19,r19,r2
   1debc:	5ac00044 	addi	r11,r11,1
   1dec0:	dac05115 	stw	r11,324(sp)
   1dec4:	d8c04f15 	stw	r3,316(sp)
   1dec8:	a00d883a 	mov	r6,r20
   1decc:	003d9206 	br	1d518 <__alt_data_end+0xfffded18>
   1ded0:	e0800117 	ldw	r2,4(fp)
   1ded4:	80e0b03a 	or	r16,r16,r3
   1ded8:	00be8d16 	blt	zero,r2,1d910 <__alt_data_end+0xfffdf110>
   1dedc:	e00b883a 	mov	r5,fp
   1dee0:	8809883a 	mov	r4,r17
   1dee4:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1dee8:	103fbd1e 	bne	r2,zero,1dde0 <__alt_data_end+0xfffdf5e0>
   1deec:	95800017 	ldw	r22,0(r18)
   1def0:	003e8706 	br	1d910 <__alt_data_end+0xfffdf110>
   1def4:	e00b883a 	mov	r5,fp
   1def8:	8809883a 	mov	r4,r17
   1defc:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1df00:	103e1826 	beq	r2,zero,1d764 <__alt_data_end+0xfffdef64>
   1df04:	003fb606 	br	1dde0 <__alt_data_end+0xfffdf5e0>
   1df08:	a1400083 	ldbu	r5,2(r20)
   1df0c:	84000094 	ori	r16,r16,2
   1df10:	a5000084 	addi	r20,r20,2
   1df14:	2dc03fcc 	andi	r23,r5,255
   1df18:	003d8e06 	br	1d554 <__alt_data_end+0xfffded54>
   1df1c:	8080004c 	andi	r2,r16,1
   1df20:	10000b1e 	bne	r2,zero,1df50 <__ssvfiscanf_r+0xb34>
   1df24:	8400008c 	andi	r16,r16,2
   1df28:	80000926 	beq	r16,zero,1df50 <__ssvfiscanf_r+0xb34>
   1df2c:	dac04f17 	ldw	r11,316(sp)
   1df30:	9807d7fa 	srai	r3,r19,31
   1df34:	a829883a 	mov	r20,r21
   1df38:	58800017 	ldw	r2,0(r11)
   1df3c:	5ac00104 	addi	r11,r11,4
   1df40:	dac04f15 	stw	r11,316(sp)
   1df44:	14c00015 	stw	r19,0(r2)
   1df48:	10c00115 	stw	r3,4(r2)
   1df4c:	003d7106 	br	1d514 <__alt_data_end+0xfffded14>
   1df50:	dac04f17 	ldw	r11,316(sp)
   1df54:	a829883a 	mov	r20,r21
   1df58:	58800017 	ldw	r2,0(r11)
   1df5c:	5ac00104 	addi	r11,r11,4
   1df60:	dac04f15 	stw	r11,316(sp)
   1df64:	14c00015 	stw	r19,0(r2)
   1df68:	003d6a06 	br	1d514 <__alt_data_end+0xfffded14>
   1df6c:	e00b883a 	mov	r5,fp
   1df70:	8809883a 	mov	r4,r17
   1df74:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1df78:	103f991e 	bne	r2,zero,1dde0 <__alt_data_end+0xfffdf5e0>
   1df7c:	95800017 	ldw	r22,0(r18)
   1df80:	05000084 	movi	r20,2
   1df84:	003e1906 	br	1d7ec <__alt_data_end+0xfffdefec>
   1df88:	e00b883a 	mov	r5,fp
   1df8c:	8809883a 	mov	r4,r17
   1df90:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1df94:	103e9a26 	beq	r2,zero,1da00 <__alt_data_end+0xfffdf200>
   1df98:	003f9106 	br	1dde0 <__alt_data_end+0xfffdf5e0>
   1df9c:	e00b883a 	mov	r5,fp
   1dfa0:	8809883a 	mov	r4,r17
   1dfa4:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1dfa8:	103f8d1e 	bne	r2,zero,1dde0 <__alt_data_end+0xfffdf5e0>
   1dfac:	95800017 	ldw	r22,0(r18)
   1dfb0:	003e0806 	br	1d7d4 <__alt_data_end+0xfffdefd4>
   1dfb4:	e00b883a 	mov	r5,fp
   1dfb8:	8809883a 	mov	r4,r17
   1dfbc:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1dfc0:	103f871e 	bne	r2,zero,1dde0 <__alt_data_end+0xfffdf5e0>
   1dfc4:	95800017 	ldw	r22,0(r18)
   1dfc8:	003ee106 	br	1db50 <__alt_data_end+0xfffdf350>
   1dfcc:	014000c4 	movi	r5,3
   1dfd0:	a140ae1e 	bne	r20,r5,1e28c <__ssvfiscanf_r+0xe70>
   1dfd4:	b8ffffc4 	addi	r3,r23,-1
   1dfd8:	01400984 	movi	r5,38
   1dfdc:	28c0d82e 	bgeu	r5,r3,1e340 <__ssvfiscanf_r+0xf24>
   1dfe0:	b9bff644 	addi	r6,r23,-39
   1dfe4:	05c009c4 	movi	r23,39
   1dfe8:	85836014 	ori	r22,r16,3456
   1dfec:	0021883a 	mov	r16,zero
   1dff0:	a815883a 	mov	r10,r21
   1dff4:	982b883a 	mov	r21,r19
   1dff8:	8027883a 	mov	r19,r16
   1dffc:	dc005017 	ldw	r16,320(sp)
   1e000:	dd004104 	addi	r20,sp,260
   1e004:	02401344 	movi	r9,77
   1e008:	01c08004 	movi	r7,512
   1e00c:	00ff7fc4 	movi	r3,-513
   1e010:	023fdfc4 	movi	r8,-129
   1e014:	217ff544 	addi	r5,r4,-43
   1e018:	29403fcc 	andi	r5,r5,255
   1e01c:	49408836 	bltu	r9,r5,1e240 <__ssvfiscanf_r+0xe24>
   1e020:	280a90ba 	slli	r5,r5,2
   1e024:	02c000b4 	movhi	r11,2
   1e028:	5af80e04 	addi	r11,r11,-8136
   1e02c:	2acb883a 	add	r5,r5,r11
   1e030:	29400017 	ldw	r5,0(r5)
   1e034:	2800683a 	jmp	r5
   1e038:	0001e1cc 	andi	zero,zero,1927
   1e03c:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e040:	0001e1cc 	andi	zero,zero,1927
   1e044:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e048:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e04c:	0001e1fc 	xorhi	zero,zero,1927
   1e050:	0001e1dc 	xori	zero,zero,1927
   1e054:	0001e1dc 	xori	zero,zero,1927
   1e058:	0001e1dc 	xori	zero,zero,1927
   1e05c:	0001e1dc 	xori	zero,zero,1927
   1e060:	0001e1dc 	xori	zero,zero,1927
   1e064:	0001e1dc 	xori	zero,zero,1927
   1e068:	0001e1dc 	xori	zero,zero,1927
   1e06c:	0001e224 	muli	zero,zero,1928
   1e070:	0001e224 	muli	zero,zero,1928
   1e074:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e078:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e07c:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e080:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e084:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e088:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e08c:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e090:	0001e1b8 	rdprs	zero,zero,1926
   1e094:	0001e1b8 	rdprs	zero,zero,1926
   1e098:	0001e1b8 	rdprs	zero,zero,1926
   1e09c:	0001e1b8 	rdprs	zero,zero,1926
   1e0a0:	0001e1b8 	rdprs	zero,zero,1926
   1e0a4:	0001e1b8 	rdprs	zero,zero,1926
   1e0a8:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0ac:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0b0:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0b4:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0b8:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0bc:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0c0:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0c4:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0c8:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0cc:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0d0:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0d4:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0d8:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0dc:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0e0:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0e4:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0e8:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0ec:	0001e170 	cmpltui	zero,zero,1925
   1e0f0:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0f4:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0f8:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e0fc:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e100:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e104:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e108:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e10c:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e110:	0001e1b8 	rdprs	zero,zero,1926
   1e114:	0001e1b8 	rdprs	zero,zero,1926
   1e118:	0001e1b8 	rdprs	zero,zero,1926
   1e11c:	0001e1b8 	rdprs	zero,zero,1926
   1e120:	0001e1b8 	rdprs	zero,zero,1926
   1e124:	0001e1b8 	rdprs	zero,zero,1926
   1e128:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e12c:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e130:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e134:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e138:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e13c:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e140:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e144:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e148:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e14c:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e150:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e154:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e158:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e15c:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e160:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e164:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e168:	0001e240 	call	1e24 <set_addrs_to_default+0x5f8>
   1e16c:	0001e170 	cmpltui	zero,zero,1925
   1e170:	b141800c 	andi	r5,r22,1536
   1e174:	29c0321e 	bne	r5,r7,1e240 <__ssvfiscanf_r+0xe24>
   1e178:	b0ec703a 	and	r22,r22,r3
   1e17c:	b5814014 	ori	r22,r22,1280
   1e180:	04000404 	movi	r16,16
   1e184:	a1000005 	stb	r4,0(r20)
   1e188:	a5000044 	addi	r20,r20,1
   1e18c:	e1000117 	ldw	r4,4(fp)
   1e190:	213fffc4 	addi	r4,r4,-1
   1e194:	e1000115 	stw	r4,4(fp)
   1e198:	0100580e 	bge	zero,r4,1e2fc <__ssvfiscanf_r+0xee0>
   1e19c:	10800044 	addi	r2,r2,1
   1e1a0:	e0800015 	stw	r2,0(fp)
   1e1a4:	bdffffc4 	addi	r23,r23,-1
   1e1a8:	b8002526 	beq	r23,zero,1e240 <__ssvfiscanf_r+0xe24>
   1e1ac:	e0800017 	ldw	r2,0(fp)
   1e1b0:	11000003 	ldbu	r4,0(r2)
   1e1b4:	003f9706 	br	1e014 <__alt_data_end+0xfffdf814>
   1e1b8:	01400284 	movi	r5,10
   1e1bc:	2c00200e 	bge	r5,r16,1e240 <__ssvfiscanf_r+0xe24>
   1e1c0:	017d1fc4 	movi	r5,-2945
   1e1c4:	b16c703a 	and	r22,r22,r5
   1e1c8:	003fee06 	br	1e184 <__alt_data_end+0xfffdf984>
   1e1cc:	b140200c 	andi	r5,r22,128
   1e1d0:	28001b26 	beq	r5,zero,1e240 <__ssvfiscanf_r+0xe24>
   1e1d4:	b22c703a 	and	r22,r22,r8
   1e1d8:	003fea06 	br	1e184 <__alt_data_end+0xfffdf984>
   1e1dc:	02c000f4 	movhi	r11,3
   1e1e0:	8421883a 	add	r16,r16,r16
   1e1e4:	5ae81804 	addi	r11,r11,-24480
   1e1e8:	5c0b883a 	add	r5,r11,r16
   1e1ec:	2c00000f 	ldh	r16,0(r5)
   1e1f0:	017d1fc4 	movi	r5,-2945
   1e1f4:	b16c703a 	and	r22,r22,r5
   1e1f8:	003fe206 	br	1e184 <__alt_data_end+0xfffdf984>
   1e1fc:	b142000c 	andi	r5,r22,2048
   1e200:	283fe026 	beq	r5,zero,1e184 <__alt_data_end+0xfffdf984>
   1e204:	8000021e 	bne	r16,zero,1e210 <__ssvfiscanf_r+0xdf4>
   1e208:	b5808014 	ori	r22,r22,512
   1e20c:	04000204 	movi	r16,8
   1e210:	b141000c 	andi	r5,r22,1024
   1e214:	28009f26 	beq	r5,zero,1e494 <__ssvfiscanf_r+0x1078>
   1e218:	017e9fc4 	movi	r5,-1409
   1e21c:	b16c703a 	and	r22,r22,r5
   1e220:	003fd806 	br	1e184 <__alt_data_end+0xfffdf984>
   1e224:	02c000f4 	movhi	r11,3
   1e228:	8421883a 	add	r16,r16,r16
   1e22c:	5ae81804 	addi	r11,r11,-24480
   1e230:	5c0b883a 	add	r5,r11,r16
   1e234:	2c00000f 	ldh	r16,0(r5)
   1e238:	01400204 	movi	r5,8
   1e23c:	2c3fe016 	blt	r5,r16,1e1c0 <__alt_data_end+0xfffdf9c0>
   1e240:	dc005015 	stw	r16,320(sp)
   1e244:	b080400c 	andi	r2,r22,256
   1e248:	9821883a 	mov	r16,r19
   1e24c:	a827883a 	mov	r19,r21
   1e250:	502b883a 	mov	r21,r10
   1e254:	10000426 	beq	r2,zero,1e268 <__ssvfiscanf_r+0xe4c>
   1e258:	dac04e17 	ldw	r11,312(sp)
   1e25c:	5d009c36 	bltu	r11,r20,1e4d0 <__ssvfiscanf_r+0x10b4>
   1e260:	dac04e17 	ldw	r11,312(sp)
   1e264:	a2fcb026 	beq	r20,r11,1d528 <__alt_data_end+0xfffded28>
   1e268:	b080040c 	andi	r2,r22,16
   1e26c:	10006026 	beq	r2,zero,1e3f0 <__ssvfiscanf_r+0xfd4>
   1e270:	dac04e17 	ldw	r11,312(sp)
   1e274:	a2e9c83a 	sub	r20,r20,r11
   1e278:	a429883a 	add	r20,r20,r16
   1e27c:	9d27883a 	add	r19,r19,r20
   1e280:	a829883a 	mov	r20,r21
   1e284:	a00d883a 	mov	r6,r20
   1e288:	003ca306 	br	1d518 <__alt_data_end+0xfffded18>
   1e28c:	b800011e 	bne	r23,zero,1e294 <__ssvfiscanf_r+0xe78>
   1e290:	05ffffc4 	movi	r23,-1
   1e294:	8100004c 	andi	r4,r16,1
   1e298:	203e981e 	bne	r4,zero,1dcfc <__alt_data_end+0xfffdf4fc>
   1e29c:	8400040c 	andi	r16,r16,16
   1e2a0:	80002926 	beq	r16,zero,1e348 <__ssvfiscanf_r+0xf2c>
   1e2a4:	0021883a 	mov	r16,zero
   1e2a8:	00000306 	br	1e2b8 <__ssvfiscanf_r+0xe9c>
   1e2ac:	10c00003 	ldbu	r3,0(r2)
   1e2b0:	b0c7883a 	add	r3,r22,r3
   1e2b4:	18c00043 	ldbu	r3,1(r3)
   1e2b8:	18c0020c 	andi	r3,r3,8
   1e2bc:	183dc51e 	bne	r3,zero,1d9d4 <__alt_data_end+0xfffdf1d4>
   1e2c0:	e0c00117 	ldw	r3,4(fp)
   1e2c4:	10800044 	addi	r2,r2,1
   1e2c8:	84000044 	addi	r16,r16,1
   1e2cc:	18ffffc4 	addi	r3,r3,-1
   1e2d0:	e0c00115 	stw	r3,4(fp)
   1e2d4:	e0800015 	stw	r2,0(fp)
   1e2d8:	85fdbe26 	beq	r16,r23,1d9d4 <__alt_data_end+0xfffdf1d4>
   1e2dc:	00fff316 	blt	zero,r3,1e2ac <__alt_data_end+0xfffdfaac>
   1e2e0:	e00b883a 	mov	r5,fp
   1e2e4:	8809883a 	mov	r4,r17
   1e2e8:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1e2ec:	103db91e 	bne	r2,zero,1d9d4 <__alt_data_end+0xfffdf1d4>
   1e2f0:	95800017 	ldw	r22,0(r18)
   1e2f4:	e0800017 	ldw	r2,0(fp)
   1e2f8:	003fec06 	br	1e2ac <__alt_data_end+0xfffdfaac>
   1e2fc:	e00b883a 	mov	r5,fp
   1e300:	8809883a 	mov	r4,r17
   1e304:	d8c05a15 	stw	r3,360(sp)
   1e308:	d9805715 	stw	r6,348(sp)
   1e30c:	d9c05915 	stw	r7,356(sp)
   1e310:	da005615 	stw	r8,344(sp)
   1e314:	da405515 	stw	r9,340(sp)
   1e318:	da805815 	stw	r10,352(sp)
   1e31c:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1e320:	d8c05a17 	ldw	r3,360(sp)
   1e324:	d9805717 	ldw	r6,348(sp)
   1e328:	d9c05917 	ldw	r7,356(sp)
   1e32c:	da005617 	ldw	r8,344(sp)
   1e330:	da405517 	ldw	r9,340(sp)
   1e334:	da805817 	ldw	r10,352(sp)
   1e338:	103f9a26 	beq	r2,zero,1e1a4 <__alt_data_end+0xfffdf9a4>
   1e33c:	003fc006 	br	1e240 <__alt_data_end+0xfffdfa40>
   1e340:	000d883a 	mov	r6,zero
   1e344:	003f2806 	br	1dfe8 <__alt_data_end+0xfffdf7e8>
   1e348:	dac04f17 	ldw	r11,316(sp)
   1e34c:	babfffc4 	addi	r10,r23,-1
   1e350:	5d000017 	ldw	r20,0(r11)
   1e354:	5c000104 	addi	r16,r11,4
   1e358:	a00b883a 	mov	r5,r20
   1e35c:	a2ad883a 	add	r22,r20,r10
   1e360:	00000606 	br	1e37c <__ssvfiscanf_r+0xf60>
   1e364:	e0800017 	ldw	r2,0(fp)
   1e368:	91000017 	ldw	r4,0(r18)
   1e36c:	b80b883a 	mov	r5,r23
   1e370:	10c00003 	ldbu	r3,0(r2)
   1e374:	20c7883a 	add	r3,r4,r3
   1e378:	18c00043 	ldbu	r3,1(r3)
   1e37c:	18c0020c 	andi	r3,r3,8
   1e380:	2809883a 	mov	r4,r5
   1e384:	1800101e 	bne	r3,zero,1e3c8 <__ssvfiscanf_r+0xfac>
   1e388:	e0c00117 	ldw	r3,4(fp)
   1e38c:	11800044 	addi	r6,r2,1
   1e390:	e1800015 	stw	r6,0(fp)
   1e394:	18ffffc4 	addi	r3,r3,-1
   1e398:	e0c00115 	stw	r3,4(fp)
   1e39c:	10800003 	ldbu	r2,0(r2)
   1e3a0:	25c00044 	addi	r23,r4,1
   1e3a4:	28800005 	stb	r2,0(r5)
   1e3a8:	25800626 	beq	r4,r22,1e3c4 <__ssvfiscanf_r+0xfa8>
   1e3ac:	e0800117 	ldw	r2,4(fp)
   1e3b0:	00bfec16 	blt	zero,r2,1e364 <__alt_data_end+0xfffdfb64>
   1e3b4:	e00b883a 	mov	r5,fp
   1e3b8:	8809883a 	mov	r4,r17
   1e3bc:	001d2ac0 	call	1d2ac <__ssrefill_r>
   1e3c0:	103fe826 	beq	r2,zero,1e364 <__alt_data_end+0xfffdfb64>
   1e3c4:	b809883a 	mov	r4,r23
   1e3c8:	dac05117 	ldw	r11,324(sp)
   1e3cc:	2529c83a 	sub	r20,r4,r20
   1e3d0:	9d27883a 	add	r19,r19,r20
   1e3d4:	5ac00044 	addi	r11,r11,1
   1e3d8:	a829883a 	mov	r20,r21
   1e3dc:	20000005 	stb	zero,0(r4)
   1e3e0:	dac05115 	stw	r11,324(sp)
   1e3e4:	dc004f15 	stw	r16,316(sp)
   1e3e8:	a00d883a 	mov	r6,r20
   1e3ec:	003c4a06 	br	1d518 <__alt_data_end+0xfffded18>
   1e3f0:	d9c05017 	ldw	r7,320(sp)
   1e3f4:	dac05217 	ldw	r11,328(sp)
   1e3f8:	000d883a 	mov	r6,zero
   1e3fc:	d9404104 	addi	r5,sp,260
   1e400:	8809883a 	mov	r4,r17
   1e404:	a0000005 	stb	zero,0(r20)
   1e408:	583ee83a 	callr	r11
   1e40c:	b0c0080c 	andi	r3,r22,32
   1e410:	1800271e 	bne	r3,zero,1e4b0 <__ssvfiscanf_r+0x1094>
   1e414:	b0c0010c 	andi	r3,r22,4
   1e418:	18003326 	beq	r3,zero,1e4e8 <__ssvfiscanf_r+0x10cc>
   1e41c:	dac04f17 	ldw	r11,316(sp)
   1e420:	58c00017 	ldw	r3,0(r11)
   1e424:	5ac00104 	addi	r11,r11,4
   1e428:	dac04f15 	stw	r11,316(sp)
   1e42c:	1880000d 	sth	r2,0(r3)
   1e430:	dac05117 	ldw	r11,324(sp)
   1e434:	5ac00044 	addi	r11,r11,1
   1e438:	dac05115 	stw	r11,324(sp)
   1e43c:	003f8c06 	br	1e270 <__alt_data_end+0xfffdfa70>
   1e440:	b0000015 	stw	zero,0(r22)
   1e444:	0009883a 	mov	r4,zero
   1e448:	d8c05a15 	stw	r3,360(sp)
   1e44c:	00198d40 	call	198d4 <iswspace>
   1e450:	d8c05a17 	ldw	r3,360(sp)
   1e454:	10003826 	beq	r2,zero,1e538 <__ssvfiscanf_r+0x111c>
   1e458:	18000b26 	beq	r3,zero,1e488 <__ssvfiscanf_r+0x106c>
   1e45c:	1d3fffc4 	addi	r20,r3,-1
   1e460:	dac04104 	addi	r11,sp,260
   1e464:	5d2f883a 	add	r23,r11,r20
   1e468:	00000106 	br	1e470 <__ssvfiscanf_r+0x1054>
   1e46c:	a53fffc4 	addi	r20,r20,-1
   1e470:	b9400003 	ldbu	r5,0(r23)
   1e474:	e00d883a 	mov	r6,fp
   1e478:	8809883a 	mov	r4,r17
   1e47c:	001d1a40 	call	1d1a4 <_sungetc_r>
   1e480:	bdffffc4 	addi	r23,r23,-1
   1e484:	a03ff91e 	bne	r20,zero,1e46c <__alt_data_end+0xfffdfc6c>
   1e488:	803ded1e 	bne	r16,zero,1dc40 <__alt_data_end+0xfffdf440>
   1e48c:	b0000015 	stw	zero,0(r22)
   1e490:	003de806 	br	1dc34 <__alt_data_end+0xfffdf434>
   1e494:	013f1fc4 	movi	r4,-897
   1e498:	b12c703a 	and	r22,r22,r4
   1e49c:	30000226 	beq	r6,zero,1e4a8 <__ssvfiscanf_r+0x108c>
   1e4a0:	31bfffc4 	addi	r6,r6,-1
   1e4a4:	bdc00044 	addi	r23,r23,1
   1e4a8:	9cc00044 	addi	r19,r19,1
   1e4ac:	003f3706 	br	1e18c <__alt_data_end+0xfffdf98c>
   1e4b0:	dac04f17 	ldw	r11,316(sp)
   1e4b4:	58c00017 	ldw	r3,0(r11)
   1e4b8:	5ac00104 	addi	r11,r11,4
   1e4bc:	dac04f15 	stw	r11,316(sp)
   1e4c0:	18800015 	stw	r2,0(r3)
   1e4c4:	003fda06 	br	1e430 <__alt_data_end+0xfffdfc30>
   1e4c8:	dd804d04 	addi	r22,sp,308
   1e4cc:	003e1706 	br	1dd2c <__alt_data_end+0xfffdf52c>
   1e4d0:	a17fffc7 	ldb	r5,-1(r20)
   1e4d4:	e00d883a 	mov	r6,fp
   1e4d8:	8809883a 	mov	r4,r17
   1e4dc:	a53fffc4 	addi	r20,r20,-1
   1e4e0:	001d1a40 	call	1d1a4 <_sungetc_r>
   1e4e4:	003f5e06 	br	1e260 <__alt_data_end+0xfffdfa60>
   1e4e8:	b0c0004c 	andi	r3,r22,1
   1e4ec:	183ff01e 	bne	r3,zero,1e4b0 <__alt_data_end+0xfffdfcb0>
   1e4f0:	b580008c 	andi	r22,r22,2
   1e4f4:	b03fee26 	beq	r22,zero,1e4b0 <__alt_data_end+0xfffdfcb0>
   1e4f8:	dac05217 	ldw	r11,328(sp)
   1e4fc:	008000b4 	movhi	r2,2
   1e500:	10b2fc04 	addi	r2,r2,-13328
   1e504:	d9c05017 	ldw	r7,320(sp)
   1e508:	000d883a 	mov	r6,zero
   1e50c:	d9404104 	addi	r5,sp,260
   1e510:	8809883a 	mov	r4,r17
   1e514:	58801226 	beq	r11,r2,1e560 <__ssvfiscanf_r+0x1144>
   1e518:	001c8ec0 	call	1c8ec <_strtoll_r>
   1e51c:	dac04f17 	ldw	r11,316(sp)
   1e520:	59000017 	ldw	r4,0(r11)
   1e524:	5ac00104 	addi	r11,r11,4
   1e528:	dac04f15 	stw	r11,316(sp)
   1e52c:	20800015 	stw	r2,0(r4)
   1e530:	20c00115 	stw	r3,4(r4)
   1e534:	003fbe06 	br	1e430 <__alt_data_end+0xfffdfc30>
   1e538:	98e7883a 	add	r19,r19,r3
   1e53c:	bdffffc4 	addi	r23,r23,-1
   1e540:	8000031e 	bne	r16,zero,1e550 <__ssvfiscanf_r+0x1134>
   1e544:	b5800104 	addi	r22,r22,4
   1e548:	0029883a 	mov	r20,zero
   1e54c:	003e1d06 	br	1ddc4 <__alt_data_end+0xfffdf5c4>
   1e550:	0029883a 	mov	r20,zero
   1e554:	003e1b06 	br	1ddc4 <__alt_data_end+0xfffdf5c4>
   1e558:	b1000017 	ldw	r4,0(r22)
   1e55c:	003fba06 	br	1e448 <__alt_data_end+0xfffdfc48>
   1e560:	001ce840 	call	1ce84 <_strtoull_r>
   1e564:	003fed06 	br	1e51c <__alt_data_end+0xfffdfd1c>

0001e568 <___svfprintf_internal_r>:
   1e568:	deffb704 	addi	sp,sp,-292
   1e56c:	dfc04815 	stw	ra,288(sp)
   1e570:	ddc04615 	stw	r23,280(sp)
   1e574:	d9402d15 	stw	r5,180(sp)
   1e578:	d9003915 	stw	r4,228(sp)
   1e57c:	302f883a 	mov	r23,r6
   1e580:	d9c02e15 	stw	r7,184(sp)
   1e584:	df004715 	stw	fp,284(sp)
   1e588:	dd804515 	stw	r22,276(sp)
   1e58c:	dd404415 	stw	r21,272(sp)
   1e590:	dd004315 	stw	r20,268(sp)
   1e594:	dcc04215 	stw	r19,264(sp)
   1e598:	dc804115 	stw	r18,260(sp)
   1e59c:	dc404015 	stw	r17,256(sp)
   1e5a0:	dc003f15 	stw	r16,252(sp)
   1e5a4:	00199b00 	call	199b0 <_localeconv_r>
   1e5a8:	10800017 	ldw	r2,0(r2)
   1e5ac:	1009883a 	mov	r4,r2
   1e5b0:	d8803415 	stw	r2,208(sp)
   1e5b4:	0013f440 	call	13f44 <strlen>
   1e5b8:	d8c02d17 	ldw	r3,180(sp)
   1e5bc:	d8803815 	stw	r2,224(sp)
   1e5c0:	1880030b 	ldhu	r2,12(r3)
   1e5c4:	1080200c 	andi	r2,r2,128
   1e5c8:	10000226 	beq	r2,zero,1e5d4 <___svfprintf_internal_r+0x6c>
   1e5cc:	18800417 	ldw	r2,16(r3)
   1e5d0:	1006b126 	beq	r2,zero,20098 <___svfprintf_internal_r+0x1b30>
   1e5d4:	dcc03917 	ldw	r19,228(sp)
   1e5d8:	d8c00404 	addi	r3,sp,16
   1e5dc:	054000f4 	movhi	r21,3
   1e5e0:	d9001e04 	addi	r4,sp,120
   1e5e4:	ad682084 	addi	r21,r21,-24446
   1e5e8:	d8c01e15 	stw	r3,120(sp)
   1e5ec:	d8002015 	stw	zero,128(sp)
   1e5f0:	d8001f15 	stw	zero,124(sp)
   1e5f4:	d8003315 	stw	zero,204(sp)
   1e5f8:	d8003615 	stw	zero,216(sp)
   1e5fc:	d8003715 	stw	zero,220(sp)
   1e600:	1811883a 	mov	r8,r3
   1e604:	d8003a15 	stw	zero,232(sp)
   1e608:	d8003b15 	stw	zero,236(sp)
   1e60c:	d8002f15 	stw	zero,188(sp)
   1e610:	d9002815 	stw	r4,160(sp)
   1e614:	b8800007 	ldb	r2,0(r23)
   1e618:	10027726 	beq	r2,zero,1eff8 <___svfprintf_internal_r+0xa90>
   1e61c:	00c00944 	movi	r3,37
   1e620:	b823883a 	mov	r17,r23
   1e624:	10c0021e 	bne	r2,r3,1e630 <___svfprintf_internal_r+0xc8>
   1e628:	00001406 	br	1e67c <___svfprintf_internal_r+0x114>
   1e62c:	10c00326 	beq	r2,r3,1e63c <___svfprintf_internal_r+0xd4>
   1e630:	8c400044 	addi	r17,r17,1
   1e634:	88800007 	ldb	r2,0(r17)
   1e638:	103ffc1e 	bne	r2,zero,1e62c <__alt_data_end+0xfffdfe2c>
   1e63c:	8de1c83a 	sub	r16,r17,r23
   1e640:	80000e26 	beq	r16,zero,1e67c <___svfprintf_internal_r+0x114>
   1e644:	d8c02017 	ldw	r3,128(sp)
   1e648:	d8801f17 	ldw	r2,124(sp)
   1e64c:	45c00015 	stw	r23,0(r8)
   1e650:	1c07883a 	add	r3,r3,r16
   1e654:	10800044 	addi	r2,r2,1
   1e658:	d8c02015 	stw	r3,128(sp)
   1e65c:	44000115 	stw	r16,4(r8)
   1e660:	d8801f15 	stw	r2,124(sp)
   1e664:	00c001c4 	movi	r3,7
   1e668:	18809916 	blt	r3,r2,1e8d0 <___svfprintf_internal_r+0x368>
   1e66c:	42000204 	addi	r8,r8,8
   1e670:	d9402f17 	ldw	r5,188(sp)
   1e674:	2c0b883a 	add	r5,r5,r16
   1e678:	d9402f15 	stw	r5,188(sp)
   1e67c:	88800007 	ldb	r2,0(r17)
   1e680:	10009a26 	beq	r2,zero,1e8ec <___svfprintf_internal_r+0x384>
   1e684:	8dc00044 	addi	r23,r17,1
   1e688:	8c400047 	ldb	r17,1(r17)
   1e68c:	0021883a 	mov	r16,zero
   1e690:	00bfffc4 	movi	r2,-1
   1e694:	0025883a 	mov	r18,zero
   1e698:	dc002905 	stb	r16,164(sp)
   1e69c:	d8002785 	stb	zero,158(sp)
   1e6a0:	d8002b05 	stb	zero,172(sp)
   1e6a4:	d8802a15 	stw	r2,168(sp)
   1e6a8:	d8003115 	stw	zero,196(sp)
   1e6ac:	05001604 	movi	r20,88
   1e6b0:	05800244 	movi	r22,9
   1e6b4:	4039883a 	mov	fp,r8
   1e6b8:	9021883a 	mov	r16,r18
   1e6bc:	bdc00044 	addi	r23,r23,1
   1e6c0:	88bff804 	addi	r2,r17,-32
   1e6c4:	a0831e36 	bltu	r20,r2,1f340 <___svfprintf_internal_r+0xdd8>
   1e6c8:	100490ba 	slli	r2,r2,2
   1e6cc:	00c000b4 	movhi	r3,2
   1e6d0:	18f9b804 	addi	r3,r3,-6432
   1e6d4:	10c5883a 	add	r2,r2,r3
   1e6d8:	10800017 	ldw	r2,0(r2)
   1e6dc:	1000683a 	jmp	r2
   1e6e0:	0001f288 	cmpgei	zero,zero,1994
   1e6e4:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e6e8:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e6ec:	0001f27c 	xorhi	zero,zero,1993
   1e6f0:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e6f4:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e6f8:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e6fc:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e700:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e704:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e708:	0001e948 	cmpgei	zero,zero,1957
   1e70c:	0001f18c 	andi	zero,zero,1990
   1e710:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e714:	0001e854 	movui	zero,1953
   1e718:	0001e96c 	andhi	zero,zero,1957
   1e71c:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e720:	0001e9f8 	rdprs	zero,zero,1959
   1e724:	0001e9bc 	xorhi	zero,zero,1958
   1e728:	0001e9bc 	xorhi	zero,zero,1958
   1e72c:	0001e9bc 	xorhi	zero,zero,1958
   1e730:	0001e9bc 	xorhi	zero,zero,1958
   1e734:	0001e9bc 	xorhi	zero,zero,1958
   1e738:	0001e9bc 	xorhi	zero,zero,1958
   1e73c:	0001e9bc 	xorhi	zero,zero,1958
   1e740:	0001e9bc 	xorhi	zero,zero,1958
   1e744:	0001e9bc 	xorhi	zero,zero,1958
   1e748:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e74c:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e750:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e754:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e758:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e75c:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e760:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e764:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e768:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e76c:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e770:	0001eabc 	xorhi	zero,zero,1962
   1e774:	0001ea04 	movi	zero,1960
   1e778:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e77c:	0001ea04 	movi	zero,1960
   1e780:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e784:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e788:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e78c:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e790:	0001eab0 	cmpltui	zero,zero,1962
   1e794:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e798:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e79c:	0001eb84 	movi	zero,1966
   1e7a0:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7a4:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7a8:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7ac:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7b0:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7b4:	0001f000 	call	1f00 <set_addrs_to_default+0x6d4>
   1e7b8:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7bc:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7c0:	0001f06c 	andhi	zero,zero,1985
   1e7c4:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7c8:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7cc:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7d0:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7d4:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7d8:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7dc:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7e0:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7e4:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7e8:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e7ec:	0001f128 	cmpgeui	zero,zero,1988
   1e7f0:	0001f2a8 	cmpgeui	zero,zero,1994
   1e7f4:	0001ea04 	movi	zero,1960
   1e7f8:	0001ea04 	movi	zero,1960
   1e7fc:	0001ea04 	movi	zero,1960
   1e800:	0001f31c 	xori	zero,zero,1996
   1e804:	0001f2a8 	cmpgeui	zero,zero,1994
   1e808:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e80c:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e810:	0001f2c8 	cmpgei	zero,zero,1995
   1e814:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e818:	0001f2dc 	xori	zero,zero,1995
   1e81c:	0001f16c 	andhi	zero,zero,1989
   1e820:	0001e860 	cmpeqi	zero,zero,1953
   1e824:	0001f1a4 	muli	zero,zero,1990
   1e828:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e82c:	0001f1b0 	cmpltui	zero,zero,1990
   1e830:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e834:	0001f214 	movui	zero,1992
   1e838:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e83c:	0001f340 	call	1f34 <set_addrs_to_default+0x708>
   1e840:	0001f234 	movhi	zero,1992
   1e844:	d8c03117 	ldw	r3,196(sp)
   1e848:	d8802e15 	stw	r2,184(sp)
   1e84c:	00c7c83a 	sub	r3,zero,r3
   1e850:	d8c03115 	stw	r3,196(sp)
   1e854:	84000114 	ori	r16,r16,4
   1e858:	bc400007 	ldb	r17,0(r23)
   1e85c:	003f9706 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1e860:	00800c04 	movi	r2,48
   1e864:	d8802705 	stb	r2,156(sp)
   1e868:	00801e04 	movi	r2,120
   1e86c:	d8802745 	stb	r2,157(sp)
   1e870:	d9002a17 	ldw	r4,168(sp)
   1e874:	d8802e17 	ldw	r2,184(sp)
   1e878:	d8002785 	stb	zero,158(sp)
   1e87c:	e011883a 	mov	r8,fp
   1e880:	10c00104 	addi	r3,r2,4
   1e884:	15000017 	ldw	r20,0(r2)
   1e888:	002d883a 	mov	r22,zero
   1e88c:	80800094 	ori	r2,r16,2
   1e890:	2002b616 	blt	r4,zero,1f36c <___svfprintf_internal_r+0xe04>
   1e894:	00bfdfc4 	movi	r2,-129
   1e898:	80a4703a 	and	r18,r16,r2
   1e89c:	d8c02e15 	stw	r3,184(sp)
   1e8a0:	94800094 	ori	r18,r18,2
   1e8a4:	a002a01e 	bne	r20,zero,1f328 <___svfprintf_internal_r+0xdc0>
   1e8a8:	014000f4 	movhi	r5,3
   1e8ac:	29670004 	addi	r5,r5,-25600
   1e8b0:	d9403a15 	stw	r5,232(sp)
   1e8b4:	04401e04 	movi	r17,120
   1e8b8:	d8c02a17 	ldw	r3,168(sp)
   1e8bc:	0039883a 	mov	fp,zero
   1e8c0:	1801e626 	beq	r3,zero,1f05c <___svfprintf_internal_r+0xaf4>
   1e8c4:	0029883a 	mov	r20,zero
   1e8c8:	002d883a 	mov	r22,zero
   1e8cc:	00020506 	br	1f0e4 <___svfprintf_internal_r+0xb7c>
   1e8d0:	d9402d17 	ldw	r5,180(sp)
   1e8d4:	d9801e04 	addi	r6,sp,120
   1e8d8:	9809883a 	mov	r4,r19
   1e8dc:	00230fc0 	call	230fc <__ssprint_r>
   1e8e0:	1000081e 	bne	r2,zero,1e904 <___svfprintf_internal_r+0x39c>
   1e8e4:	da000404 	addi	r8,sp,16
   1e8e8:	003f6106 	br	1e670 <__alt_data_end+0xfffdfe70>
   1e8ec:	d8802017 	ldw	r2,128(sp)
   1e8f0:	10000426 	beq	r2,zero,1e904 <___svfprintf_internal_r+0x39c>
   1e8f4:	d9402d17 	ldw	r5,180(sp)
   1e8f8:	d9003917 	ldw	r4,228(sp)
   1e8fc:	d9801e04 	addi	r6,sp,120
   1e900:	00230fc0 	call	230fc <__ssprint_r>
   1e904:	d8802d17 	ldw	r2,180(sp)
   1e908:	10c0030b 	ldhu	r3,12(r2)
   1e90c:	d8802f17 	ldw	r2,188(sp)
   1e910:	18c0100c 	andi	r3,r3,64
   1e914:	1806251e 	bne	r3,zero,201ac <___svfprintf_internal_r+0x1c44>
   1e918:	dfc04817 	ldw	ra,288(sp)
   1e91c:	df004717 	ldw	fp,284(sp)
   1e920:	ddc04617 	ldw	r23,280(sp)
   1e924:	dd804517 	ldw	r22,276(sp)
   1e928:	dd404417 	ldw	r21,272(sp)
   1e92c:	dd004317 	ldw	r20,268(sp)
   1e930:	dcc04217 	ldw	r19,264(sp)
   1e934:	dc804117 	ldw	r18,260(sp)
   1e938:	dc404017 	ldw	r17,256(sp)
   1e93c:	dc003f17 	ldw	r16,252(sp)
   1e940:	dec04904 	addi	sp,sp,292
   1e944:	f800283a 	ret
   1e948:	d9002e17 	ldw	r4,184(sp)
   1e94c:	d9402e17 	ldw	r5,184(sp)
   1e950:	21000017 	ldw	r4,0(r4)
   1e954:	28800104 	addi	r2,r5,4
   1e958:	d9003115 	stw	r4,196(sp)
   1e95c:	203fb916 	blt	r4,zero,1e844 <__alt_data_end+0xfffe0044>
   1e960:	d8802e15 	stw	r2,184(sp)
   1e964:	bc400007 	ldb	r17,0(r23)
   1e968:	003f5406 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1e96c:	bc400007 	ldb	r17,0(r23)
   1e970:	01000a84 	movi	r4,42
   1e974:	b8c00044 	addi	r3,r23,1
   1e978:	89076926 	beq	r17,r4,20720 <___svfprintf_internal_r+0x21b8>
   1e97c:	8cbff404 	addi	r18,r17,-48
   1e980:	b486b936 	bltu	r22,r18,20468 <___svfprintf_internal_r+0x1f00>
   1e984:	0009883a 	mov	r4,zero
   1e988:	1823883a 	mov	r17,r3
   1e98c:	01400284 	movi	r5,10
   1e990:	0025ef80 	call	25ef8 <__mulsi3>
   1e994:	88c00007 	ldb	r3,0(r17)
   1e998:	1489883a 	add	r4,r2,r18
   1e99c:	8dc00044 	addi	r23,r17,1
   1e9a0:	1cbff404 	addi	r18,r3,-48
   1e9a4:	b823883a 	mov	r17,r23
   1e9a8:	b4bff82e 	bgeu	r22,r18,1e98c <__alt_data_end+0xfffe018c>
   1e9ac:	1823883a 	mov	r17,r3
   1e9b0:	20060416 	blt	r4,zero,201c4 <___svfprintf_internal_r+0x1c5c>
   1e9b4:	d9002a15 	stw	r4,168(sp)
   1e9b8:	003f4106 	br	1e6c0 <__alt_data_end+0xfffdfec0>
   1e9bc:	8cbff404 	addi	r18,r17,-48
   1e9c0:	d8003115 	stw	zero,196(sp)
   1e9c4:	0009883a 	mov	r4,zero
   1e9c8:	b823883a 	mov	r17,r23
   1e9cc:	01400284 	movi	r5,10
   1e9d0:	0025ef80 	call	25ef8 <__mulsi3>
   1e9d4:	88c00007 	ldb	r3,0(r17)
   1e9d8:	9089883a 	add	r4,r18,r2
   1e9dc:	bdc00044 	addi	r23,r23,1
   1e9e0:	1cbff404 	addi	r18,r3,-48
   1e9e4:	b823883a 	mov	r17,r23
   1e9e8:	b4bff82e 	bgeu	r22,r18,1e9cc <__alt_data_end+0xfffe01cc>
   1e9ec:	1823883a 	mov	r17,r3
   1e9f0:	d9003115 	stw	r4,196(sp)
   1e9f4:	003f3206 	br	1e6c0 <__alt_data_end+0xfffdfec0>
   1e9f8:	84002014 	ori	r16,r16,128
   1e9fc:	bc400007 	ldb	r17,0(r23)
   1ea00:	003f2e06 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1ea04:	8025883a 	mov	r18,r16
   1ea08:	dc002903 	ldbu	r16,164(sp)
   1ea0c:	e011883a 	mov	r8,fp
   1ea10:	84003fcc 	andi	r16,r16,255
   1ea14:	8007721e 	bne	r16,zero,207e0 <___svfprintf_internal_r+0x2278>
   1ea18:	9080020c 	andi	r2,r18,8
   1ea1c:	1004a526 	beq	r2,zero,1fcb4 <___svfprintf_internal_r+0x174c>
   1ea20:	d9002e17 	ldw	r4,184(sp)
   1ea24:	d9402e17 	ldw	r5,184(sp)
   1ea28:	d8802e17 	ldw	r2,184(sp)
   1ea2c:	21000017 	ldw	r4,0(r4)
   1ea30:	29400117 	ldw	r5,4(r5)
   1ea34:	10800204 	addi	r2,r2,8
   1ea38:	d9003615 	stw	r4,216(sp)
   1ea3c:	d9403715 	stw	r5,220(sp)
   1ea40:	d8802e15 	stw	r2,184(sp)
   1ea44:	d9003617 	ldw	r4,216(sp)
   1ea48:	d9403717 	ldw	r5,220(sp)
   1ea4c:	da003e15 	stw	r8,248(sp)
   1ea50:	04000044 	movi	r16,1
   1ea54:	001074c0 	call	1074c <__fpclassifyd>
   1ea58:	da003e17 	ldw	r8,248(sp)
   1ea5c:	1404731e 	bne	r2,r16,1fc2c <___svfprintf_internal_r+0x16c4>
   1ea60:	d9003617 	ldw	r4,216(sp)
   1ea64:	d9403717 	ldw	r5,220(sp)
   1ea68:	000d883a 	mov	r6,zero
   1ea6c:	000f883a 	mov	r7,zero
   1ea70:	00274fc0 	call	274fc <__ledf2>
   1ea74:	da003e17 	ldw	r8,248(sp)
   1ea78:	10061b16 	blt	r2,zero,202e8 <___svfprintf_internal_r+0x1d80>
   1ea7c:	df002783 	ldbu	fp,158(sp)
   1ea80:	008011c4 	movi	r2,71
   1ea84:	1445810e 	bge	r2,r17,2008c <___svfprintf_internal_r+0x1b24>
   1ea88:	040000f4 	movhi	r16,3
   1ea8c:	8426f804 	addi	r16,r16,-25632
   1ea90:	00c000c4 	movi	r3,3
   1ea94:	00bfdfc4 	movi	r2,-129
   1ea98:	d8c02915 	stw	r3,164(sp)
   1ea9c:	90a4703a 	and	r18,r18,r2
   1eaa0:	d8c02b15 	stw	r3,172(sp)
   1eaa4:	d8002a15 	stw	zero,168(sp)
   1eaa8:	d8003215 	stw	zero,200(sp)
   1eaac:	00006c06 	br	1ec60 <___svfprintf_internal_r+0x6f8>
   1eab0:	84000214 	ori	r16,r16,8
   1eab4:	bc400007 	ldb	r17,0(r23)
   1eab8:	003f0006 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1eabc:	8025883a 	mov	r18,r16
   1eac0:	dc002903 	ldbu	r16,164(sp)
   1eac4:	e011883a 	mov	r8,fp
   1eac8:	84003fcc 	andi	r16,r16,255
   1eacc:	80073f1e 	bne	r16,zero,207cc <___svfprintf_internal_r+0x2264>
   1ead0:	94800414 	ori	r18,r18,16
   1ead4:	9080080c 	andi	r2,r18,32
   1ead8:	1003bb26 	beq	r2,zero,1f9c8 <___svfprintf_internal_r+0x1460>
   1eadc:	d9002e17 	ldw	r4,184(sp)
   1eae0:	20800117 	ldw	r2,4(r4)
   1eae4:	25000017 	ldw	r20,0(r4)
   1eae8:	21000204 	addi	r4,r4,8
   1eaec:	d9002e15 	stw	r4,184(sp)
   1eaf0:	102d883a 	mov	r22,r2
   1eaf4:	1003bd16 	blt	r2,zero,1f9ec <___svfprintf_internal_r+0x1484>
   1eaf8:	d9002a17 	ldw	r4,168(sp)
   1eafc:	df002783 	ldbu	fp,158(sp)
   1eb00:	2003d016 	blt	r4,zero,1fa44 <___svfprintf_internal_r+0x14dc>
   1eb04:	00ffdfc4 	movi	r3,-129
   1eb08:	a584b03a 	or	r2,r20,r22
   1eb0c:	90e4703a 	and	r18,r18,r3
   1eb10:	10015026 	beq	r2,zero,1f054 <___svfprintf_internal_r+0xaec>
   1eb14:	b0037026 	beq	r22,zero,1f8d8 <___svfprintf_internal_r+0x1370>
   1eb18:	dc402915 	stw	r17,164(sp)
   1eb1c:	dc001e04 	addi	r16,sp,120
   1eb20:	b023883a 	mov	r17,r22
   1eb24:	402d883a 	mov	r22,r8
   1eb28:	a009883a 	mov	r4,r20
   1eb2c:	880b883a 	mov	r5,r17
   1eb30:	01800284 	movi	r6,10
   1eb34:	000f883a 	mov	r7,zero
   1eb38:	00257800 	call	25780 <__umoddi3>
   1eb3c:	10800c04 	addi	r2,r2,48
   1eb40:	843fffc4 	addi	r16,r16,-1
   1eb44:	a009883a 	mov	r4,r20
   1eb48:	880b883a 	mov	r5,r17
   1eb4c:	80800005 	stb	r2,0(r16)
   1eb50:	01800284 	movi	r6,10
   1eb54:	000f883a 	mov	r7,zero
   1eb58:	00251840 	call	25184 <__udivdi3>
   1eb5c:	1029883a 	mov	r20,r2
   1eb60:	10c4b03a 	or	r2,r2,r3
   1eb64:	1823883a 	mov	r17,r3
   1eb68:	103fef1e 	bne	r2,zero,1eb28 <__alt_data_end+0xfffe0328>
   1eb6c:	d8c02817 	ldw	r3,160(sp)
   1eb70:	dc402917 	ldw	r17,164(sp)
   1eb74:	b011883a 	mov	r8,r22
   1eb78:	1c07c83a 	sub	r3,r3,r16
   1eb7c:	d8c02b15 	stw	r3,172(sp)
   1eb80:	00003106 	br	1ec48 <___svfprintf_internal_r+0x6e0>
   1eb84:	8025883a 	mov	r18,r16
   1eb88:	dc002903 	ldbu	r16,164(sp)
   1eb8c:	e011883a 	mov	r8,fp
   1eb90:	84003fcc 	andi	r16,r16,255
   1eb94:	80070a1e 	bne	r16,zero,207c0 <___svfprintf_internal_r+0x2258>
   1eb98:	94800414 	ori	r18,r18,16
   1eb9c:	9080080c 	andi	r2,r18,32
   1eba0:	1002f626 	beq	r2,zero,1f77c <___svfprintf_internal_r+0x1214>
   1eba4:	d9002e17 	ldw	r4,184(sp)
   1eba8:	d9402a17 	ldw	r5,168(sp)
   1ebac:	d8002785 	stb	zero,158(sp)
   1ebb0:	20800204 	addi	r2,r4,8
   1ebb4:	25000017 	ldw	r20,0(r4)
   1ebb8:	25800117 	ldw	r22,4(r4)
   1ebbc:	28043716 	blt	r5,zero,1fc9c <___svfprintf_internal_r+0x1734>
   1ebc0:	013fdfc4 	movi	r4,-129
   1ebc4:	a586b03a 	or	r3,r20,r22
   1ebc8:	d8802e15 	stw	r2,184(sp)
   1ebcc:	9124703a 	and	r18,r18,r4
   1ebd0:	1802f71e 	bne	r3,zero,1f7b0 <___svfprintf_internal_r+0x1248>
   1ebd4:	d9402a17 	ldw	r5,168(sp)
   1ebd8:	0039883a 	mov	fp,zero
   1ebdc:	2806df26 	beq	r5,zero,2075c <___svfprintf_internal_r+0x21f4>
   1ebe0:	0029883a 	mov	r20,zero
   1ebe4:	002d883a 	mov	r22,zero
   1ebe8:	dc001e04 	addi	r16,sp,120
   1ebec:	a006d0fa 	srli	r3,r20,3
   1ebf0:	b008977a 	slli	r4,r22,29
   1ebf4:	b02cd0fa 	srli	r22,r22,3
   1ebf8:	a50001cc 	andi	r20,r20,7
   1ebfc:	a0800c04 	addi	r2,r20,48
   1ec00:	843fffc4 	addi	r16,r16,-1
   1ec04:	20e8b03a 	or	r20,r4,r3
   1ec08:	80800005 	stb	r2,0(r16)
   1ec0c:	a586b03a 	or	r3,r20,r22
   1ec10:	183ff61e 	bne	r3,zero,1ebec <__alt_data_end+0xfffe03ec>
   1ec14:	90c0004c 	andi	r3,r18,1
   1ec18:	18013f26 	beq	r3,zero,1f118 <___svfprintf_internal_r+0xbb0>
   1ec1c:	10803fcc 	andi	r2,r2,255
   1ec20:	1080201c 	xori	r2,r2,128
   1ec24:	10bfe004 	addi	r2,r2,-128
   1ec28:	00c00c04 	movi	r3,48
   1ec2c:	10c13a26 	beq	r2,r3,1f118 <___svfprintf_internal_r+0xbb0>
   1ec30:	80ffffc5 	stb	r3,-1(r16)
   1ec34:	d8c02817 	ldw	r3,160(sp)
   1ec38:	80bfffc4 	addi	r2,r16,-1
   1ec3c:	1021883a 	mov	r16,r2
   1ec40:	1887c83a 	sub	r3,r3,r2
   1ec44:	d8c02b15 	stw	r3,172(sp)
   1ec48:	d8802b17 	ldw	r2,172(sp)
   1ec4c:	d9002a17 	ldw	r4,168(sp)
   1ec50:	1100010e 	bge	r2,r4,1ec58 <___svfprintf_internal_r+0x6f0>
   1ec54:	2005883a 	mov	r2,r4
   1ec58:	d8802915 	stw	r2,164(sp)
   1ec5c:	d8003215 	stw	zero,200(sp)
   1ec60:	e7003fcc 	andi	fp,fp,255
   1ec64:	e700201c 	xori	fp,fp,128
   1ec68:	e73fe004 	addi	fp,fp,-128
   1ec6c:	e0000326 	beq	fp,zero,1ec7c <___svfprintf_internal_r+0x714>
   1ec70:	d8c02917 	ldw	r3,164(sp)
   1ec74:	18c00044 	addi	r3,r3,1
   1ec78:	d8c02915 	stw	r3,164(sp)
   1ec7c:	90c0008c 	andi	r3,r18,2
   1ec80:	d8c02c15 	stw	r3,176(sp)
   1ec84:	18000326 	beq	r3,zero,1ec94 <___svfprintf_internal_r+0x72c>
   1ec88:	d8c02917 	ldw	r3,164(sp)
   1ec8c:	18c00084 	addi	r3,r3,2
   1ec90:	d8c02915 	stw	r3,164(sp)
   1ec94:	90c0210c 	andi	r3,r18,132
   1ec98:	d8c03015 	stw	r3,192(sp)
   1ec9c:	1801c31e 	bne	r3,zero,1f3ac <___svfprintf_internal_r+0xe44>
   1eca0:	d9003117 	ldw	r4,196(sp)
   1eca4:	d8c02917 	ldw	r3,164(sp)
   1eca8:	20e9c83a 	sub	r20,r4,r3
   1ecac:	0501bf0e 	bge	zero,r20,1f3ac <___svfprintf_internal_r+0xe44>
   1ecb0:	02400404 	movi	r9,16
   1ecb4:	d8c02017 	ldw	r3,128(sp)
   1ecb8:	d8801f17 	ldw	r2,124(sp)
   1ecbc:	4d053d0e 	bge	r9,r20,201b4 <___svfprintf_internal_r+0x1c4c>
   1ecc0:	014000f4 	movhi	r5,3
   1ecc4:	29682484 	addi	r5,r5,-24430
   1ecc8:	dc403c15 	stw	r17,240(sp)
   1eccc:	d9403515 	stw	r5,212(sp)
   1ecd0:	a023883a 	mov	r17,r20
   1ecd4:	482d883a 	mov	r22,r9
   1ecd8:	9029883a 	mov	r20,r18
   1ecdc:	070001c4 	movi	fp,7
   1ece0:	8025883a 	mov	r18,r16
   1ece4:	dc002d17 	ldw	r16,180(sp)
   1ece8:	00000306 	br	1ecf8 <___svfprintf_internal_r+0x790>
   1ecec:	8c7ffc04 	addi	r17,r17,-16
   1ecf0:	42000204 	addi	r8,r8,8
   1ecf4:	b440130e 	bge	r22,r17,1ed44 <___svfprintf_internal_r+0x7dc>
   1ecf8:	010000f4 	movhi	r4,3
   1ecfc:	18c00404 	addi	r3,r3,16
   1ed00:	10800044 	addi	r2,r2,1
   1ed04:	21282484 	addi	r4,r4,-24430
   1ed08:	41000015 	stw	r4,0(r8)
   1ed0c:	45800115 	stw	r22,4(r8)
   1ed10:	d8c02015 	stw	r3,128(sp)
   1ed14:	d8801f15 	stw	r2,124(sp)
   1ed18:	e0bff40e 	bge	fp,r2,1ecec <__alt_data_end+0xfffe04ec>
   1ed1c:	d9801e04 	addi	r6,sp,120
   1ed20:	800b883a 	mov	r5,r16
   1ed24:	9809883a 	mov	r4,r19
   1ed28:	00230fc0 	call	230fc <__ssprint_r>
   1ed2c:	103ef51e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1ed30:	8c7ffc04 	addi	r17,r17,-16
   1ed34:	d8c02017 	ldw	r3,128(sp)
   1ed38:	d8801f17 	ldw	r2,124(sp)
   1ed3c:	da000404 	addi	r8,sp,16
   1ed40:	b47fed16 	blt	r22,r17,1ecf8 <__alt_data_end+0xfffe04f8>
   1ed44:	9021883a 	mov	r16,r18
   1ed48:	a025883a 	mov	r18,r20
   1ed4c:	8829883a 	mov	r20,r17
   1ed50:	dc403c17 	ldw	r17,240(sp)
   1ed54:	d9403517 	ldw	r5,212(sp)
   1ed58:	a0c7883a 	add	r3,r20,r3
   1ed5c:	10800044 	addi	r2,r2,1
   1ed60:	41400015 	stw	r5,0(r8)
   1ed64:	45000115 	stw	r20,4(r8)
   1ed68:	d8c02015 	stw	r3,128(sp)
   1ed6c:	d8801f15 	stw	r2,124(sp)
   1ed70:	010001c4 	movi	r4,7
   1ed74:	2082c116 	blt	r4,r2,1f87c <___svfprintf_internal_r+0x1314>
   1ed78:	df002787 	ldb	fp,158(sp)
   1ed7c:	42000204 	addi	r8,r8,8
   1ed80:	e0000c26 	beq	fp,zero,1edb4 <___svfprintf_internal_r+0x84c>
   1ed84:	d8801f17 	ldw	r2,124(sp)
   1ed88:	d9002784 	addi	r4,sp,158
   1ed8c:	18c00044 	addi	r3,r3,1
   1ed90:	10800044 	addi	r2,r2,1
   1ed94:	41000015 	stw	r4,0(r8)
   1ed98:	01000044 	movi	r4,1
   1ed9c:	41000115 	stw	r4,4(r8)
   1eda0:	d8c02015 	stw	r3,128(sp)
   1eda4:	d8801f15 	stw	r2,124(sp)
   1eda8:	010001c4 	movi	r4,7
   1edac:	20825a16 	blt	r4,r2,1f718 <___svfprintf_internal_r+0x11b0>
   1edb0:	42000204 	addi	r8,r8,8
   1edb4:	d8802c17 	ldw	r2,176(sp)
   1edb8:	10000c26 	beq	r2,zero,1edec <___svfprintf_internal_r+0x884>
   1edbc:	d8801f17 	ldw	r2,124(sp)
   1edc0:	d9002704 	addi	r4,sp,156
   1edc4:	18c00084 	addi	r3,r3,2
   1edc8:	10800044 	addi	r2,r2,1
   1edcc:	41000015 	stw	r4,0(r8)
   1edd0:	01000084 	movi	r4,2
   1edd4:	41000115 	stw	r4,4(r8)
   1edd8:	d8c02015 	stw	r3,128(sp)
   1eddc:	d8801f15 	stw	r2,124(sp)
   1ede0:	010001c4 	movi	r4,7
   1ede4:	20825416 	blt	r4,r2,1f738 <___svfprintf_internal_r+0x11d0>
   1ede8:	42000204 	addi	r8,r8,8
   1edec:	d9003017 	ldw	r4,192(sp)
   1edf0:	00802004 	movi	r2,128
   1edf4:	2081b926 	beq	r4,r2,1f4dc <___svfprintf_internal_r+0xf74>
   1edf8:	d9402a17 	ldw	r5,168(sp)
   1edfc:	d8802b17 	ldw	r2,172(sp)
   1ee00:	28adc83a 	sub	r22,r5,r2
   1ee04:	05802f0e 	bge	zero,r22,1eec4 <___svfprintf_internal_r+0x95c>
   1ee08:	07000404 	movi	fp,16
   1ee0c:	d8801f17 	ldw	r2,124(sp)
   1ee10:	e583e20e 	bge	fp,r22,1fd9c <___svfprintf_internal_r+0x1834>
   1ee14:	014000f4 	movhi	r5,3
   1ee18:	29682084 	addi	r5,r5,-24446
   1ee1c:	dc402a15 	stw	r17,168(sp)
   1ee20:	d9402c15 	stw	r5,176(sp)
   1ee24:	b023883a 	mov	r17,r22
   1ee28:	050001c4 	movi	r20,7
   1ee2c:	902d883a 	mov	r22,r18
   1ee30:	8025883a 	mov	r18,r16
   1ee34:	dc002d17 	ldw	r16,180(sp)
   1ee38:	00000306 	br	1ee48 <___svfprintf_internal_r+0x8e0>
   1ee3c:	8c7ffc04 	addi	r17,r17,-16
   1ee40:	42000204 	addi	r8,r8,8
   1ee44:	e440110e 	bge	fp,r17,1ee8c <___svfprintf_internal_r+0x924>
   1ee48:	18c00404 	addi	r3,r3,16
   1ee4c:	10800044 	addi	r2,r2,1
   1ee50:	45400015 	stw	r21,0(r8)
   1ee54:	47000115 	stw	fp,4(r8)
   1ee58:	d8c02015 	stw	r3,128(sp)
   1ee5c:	d8801f15 	stw	r2,124(sp)
   1ee60:	a0bff60e 	bge	r20,r2,1ee3c <__alt_data_end+0xfffe063c>
   1ee64:	d9801e04 	addi	r6,sp,120
   1ee68:	800b883a 	mov	r5,r16
   1ee6c:	9809883a 	mov	r4,r19
   1ee70:	00230fc0 	call	230fc <__ssprint_r>
   1ee74:	103ea31e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1ee78:	8c7ffc04 	addi	r17,r17,-16
   1ee7c:	d8c02017 	ldw	r3,128(sp)
   1ee80:	d8801f17 	ldw	r2,124(sp)
   1ee84:	da000404 	addi	r8,sp,16
   1ee88:	e47fef16 	blt	fp,r17,1ee48 <__alt_data_end+0xfffe0648>
   1ee8c:	9021883a 	mov	r16,r18
   1ee90:	b025883a 	mov	r18,r22
   1ee94:	882d883a 	mov	r22,r17
   1ee98:	dc402a17 	ldw	r17,168(sp)
   1ee9c:	d9002c17 	ldw	r4,176(sp)
   1eea0:	1d87883a 	add	r3,r3,r22
   1eea4:	10800044 	addi	r2,r2,1
   1eea8:	41000015 	stw	r4,0(r8)
   1eeac:	45800115 	stw	r22,4(r8)
   1eeb0:	d8c02015 	stw	r3,128(sp)
   1eeb4:	d8801f15 	stw	r2,124(sp)
   1eeb8:	010001c4 	movi	r4,7
   1eebc:	20820e16 	blt	r4,r2,1f6f8 <___svfprintf_internal_r+0x1190>
   1eec0:	42000204 	addi	r8,r8,8
   1eec4:	9080400c 	andi	r2,r18,256
   1eec8:	10013a1e 	bne	r2,zero,1f3b4 <___svfprintf_internal_r+0xe4c>
   1eecc:	d9402b17 	ldw	r5,172(sp)
   1eed0:	d8801f17 	ldw	r2,124(sp)
   1eed4:	44000015 	stw	r16,0(r8)
   1eed8:	1947883a 	add	r3,r3,r5
   1eedc:	10800044 	addi	r2,r2,1
   1eee0:	41400115 	stw	r5,4(r8)
   1eee4:	d8c02015 	stw	r3,128(sp)
   1eee8:	d8801f15 	stw	r2,124(sp)
   1eeec:	010001c4 	movi	r4,7
   1eef0:	2081f316 	blt	r4,r2,1f6c0 <___svfprintf_internal_r+0x1158>
   1eef4:	42000204 	addi	r8,r8,8
   1eef8:	9480010c 	andi	r18,r18,4
   1eefc:	90003226 	beq	r18,zero,1efc8 <___svfprintf_internal_r+0xa60>
   1ef00:	d9403117 	ldw	r5,196(sp)
   1ef04:	d8802917 	ldw	r2,164(sp)
   1ef08:	28a1c83a 	sub	r16,r5,r2
   1ef0c:	04002e0e 	bge	zero,r16,1efc8 <___svfprintf_internal_r+0xa60>
   1ef10:	04400404 	movi	r17,16
   1ef14:	d8801f17 	ldw	r2,124(sp)
   1ef18:	8c04db0e 	bge	r17,r16,20288 <___svfprintf_internal_r+0x1d20>
   1ef1c:	014000f4 	movhi	r5,3
   1ef20:	29682484 	addi	r5,r5,-24430
   1ef24:	d9403515 	stw	r5,212(sp)
   1ef28:	048001c4 	movi	r18,7
   1ef2c:	dd002d17 	ldw	r20,180(sp)
   1ef30:	00000306 	br	1ef40 <___svfprintf_internal_r+0x9d8>
   1ef34:	843ffc04 	addi	r16,r16,-16
   1ef38:	42000204 	addi	r8,r8,8
   1ef3c:	8c00130e 	bge	r17,r16,1ef8c <___svfprintf_internal_r+0xa24>
   1ef40:	010000f4 	movhi	r4,3
   1ef44:	18c00404 	addi	r3,r3,16
   1ef48:	10800044 	addi	r2,r2,1
   1ef4c:	21282484 	addi	r4,r4,-24430
   1ef50:	41000015 	stw	r4,0(r8)
   1ef54:	44400115 	stw	r17,4(r8)
   1ef58:	d8c02015 	stw	r3,128(sp)
   1ef5c:	d8801f15 	stw	r2,124(sp)
   1ef60:	90bff40e 	bge	r18,r2,1ef34 <__alt_data_end+0xfffe0734>
   1ef64:	d9801e04 	addi	r6,sp,120
   1ef68:	a00b883a 	mov	r5,r20
   1ef6c:	9809883a 	mov	r4,r19
   1ef70:	00230fc0 	call	230fc <__ssprint_r>
   1ef74:	103e631e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1ef78:	843ffc04 	addi	r16,r16,-16
   1ef7c:	d8c02017 	ldw	r3,128(sp)
   1ef80:	d8801f17 	ldw	r2,124(sp)
   1ef84:	da000404 	addi	r8,sp,16
   1ef88:	8c3fed16 	blt	r17,r16,1ef40 <__alt_data_end+0xfffe0740>
   1ef8c:	d9403517 	ldw	r5,212(sp)
   1ef90:	1c07883a 	add	r3,r3,r16
   1ef94:	10800044 	addi	r2,r2,1
   1ef98:	41400015 	stw	r5,0(r8)
   1ef9c:	44000115 	stw	r16,4(r8)
   1efa0:	d8c02015 	stw	r3,128(sp)
   1efa4:	d8801f15 	stw	r2,124(sp)
   1efa8:	010001c4 	movi	r4,7
   1efac:	2080060e 	bge	r4,r2,1efc8 <___svfprintf_internal_r+0xa60>
   1efb0:	d9402d17 	ldw	r5,180(sp)
   1efb4:	d9801e04 	addi	r6,sp,120
   1efb8:	9809883a 	mov	r4,r19
   1efbc:	00230fc0 	call	230fc <__ssprint_r>
   1efc0:	103e501e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1efc4:	d8c02017 	ldw	r3,128(sp)
   1efc8:	d8803117 	ldw	r2,196(sp)
   1efcc:	d9002917 	ldw	r4,164(sp)
   1efd0:	1100010e 	bge	r2,r4,1efd8 <___svfprintf_internal_r+0xa70>
   1efd4:	2005883a 	mov	r2,r4
   1efd8:	d9402f17 	ldw	r5,188(sp)
   1efdc:	288b883a 	add	r5,r5,r2
   1efe0:	d9402f15 	stw	r5,188(sp)
   1efe4:	1801be1e 	bne	r3,zero,1f6e0 <___svfprintf_internal_r+0x1178>
   1efe8:	b8800007 	ldb	r2,0(r23)
   1efec:	d8001f15 	stw	zero,124(sp)
   1eff0:	da000404 	addi	r8,sp,16
   1eff4:	103d891e 	bne	r2,zero,1e61c <__alt_data_end+0xfffdfe1c>
   1eff8:	b823883a 	mov	r17,r23
   1effc:	003d9f06 	br	1e67c <__alt_data_end+0xfffdfe7c>
   1f000:	8025883a 	mov	r18,r16
   1f004:	dc002903 	ldbu	r16,164(sp)
   1f008:	e011883a 	mov	r8,fp
   1f00c:	84003fcc 	andi	r16,r16,255
   1f010:	8005e61e 	bne	r16,zero,207ac <___svfprintf_internal_r+0x2244>
   1f014:	94800414 	ori	r18,r18,16
   1f018:	9080080c 	andi	r2,r18,32
   1f01c:	10022026 	beq	r2,zero,1f8a0 <___svfprintf_internal_r+0x1338>
   1f020:	d9002e17 	ldw	r4,184(sp)
   1f024:	d9402a17 	ldw	r5,168(sp)
   1f028:	d8002785 	stb	zero,158(sp)
   1f02c:	20c00204 	addi	r3,r4,8
   1f030:	25000017 	ldw	r20,0(r4)
   1f034:	25800117 	ldw	r22,4(r4)
   1f038:	2803ad16 	blt	r5,zero,1fef0 <___svfprintf_internal_r+0x1988>
   1f03c:	013fdfc4 	movi	r4,-129
   1f040:	a584b03a 	or	r2,r20,r22
   1f044:	d8c02e15 	stw	r3,184(sp)
   1f048:	9124703a 	and	r18,r18,r4
   1f04c:	0039883a 	mov	fp,zero
   1f050:	103eb01e 	bne	r2,zero,1eb14 <__alt_data_end+0xfffe0314>
   1f054:	d8802a17 	ldw	r2,168(sp)
   1f058:	1002e71e 	bne	r2,zero,1fbf8 <___svfprintf_internal_r+0x1690>
   1f05c:	d8002a15 	stw	zero,168(sp)
   1f060:	d8002b15 	stw	zero,172(sp)
   1f064:	dc001e04 	addi	r16,sp,120
   1f068:	003ef706 	br	1ec48 <__alt_data_end+0xfffe0448>
   1f06c:	8025883a 	mov	r18,r16
   1f070:	dc002903 	ldbu	r16,164(sp)
   1f074:	e011883a 	mov	r8,fp
   1f078:	84003fcc 	andi	r16,r16,255
   1f07c:	8005c81e 	bne	r16,zero,207a0 <___svfprintf_internal_r+0x2238>
   1f080:	010000f4 	movhi	r4,3
   1f084:	2126fb04 	addi	r4,r4,-25620
   1f088:	d9003a15 	stw	r4,232(sp)
   1f08c:	9080080c 	andi	r2,r18,32
   1f090:	10007226 	beq	r2,zero,1f25c <___svfprintf_internal_r+0xcf4>
   1f094:	d9402e17 	ldw	r5,184(sp)
   1f098:	2d000017 	ldw	r20,0(r5)
   1f09c:	2d800117 	ldw	r22,4(r5)
   1f0a0:	29400204 	addi	r5,r5,8
   1f0a4:	d9402e15 	stw	r5,184(sp)
   1f0a8:	9080004c 	andi	r2,r18,1
   1f0ac:	1001aa26 	beq	r2,zero,1f758 <___svfprintf_internal_r+0x11f0>
   1f0b0:	a584b03a 	or	r2,r20,r22
   1f0b4:	10032526 	beq	r2,zero,1fd4c <___svfprintf_internal_r+0x17e4>
   1f0b8:	d8c02a17 	ldw	r3,168(sp)
   1f0bc:	00800c04 	movi	r2,48
   1f0c0:	d8802705 	stb	r2,156(sp)
   1f0c4:	dc402745 	stb	r17,157(sp)
   1f0c8:	d8002785 	stb	zero,158(sp)
   1f0cc:	90800094 	ori	r2,r18,2
   1f0d0:	1804a316 	blt	r3,zero,20360 <___svfprintf_internal_r+0x1df8>
   1f0d4:	00bfdfc4 	movi	r2,-129
   1f0d8:	90a4703a 	and	r18,r18,r2
   1f0dc:	94800094 	ori	r18,r18,2
   1f0e0:	0039883a 	mov	fp,zero
   1f0e4:	d9003a17 	ldw	r4,232(sp)
   1f0e8:	dc001e04 	addi	r16,sp,120
   1f0ec:	a08003cc 	andi	r2,r20,15
   1f0f0:	b006973a 	slli	r3,r22,28
   1f0f4:	2085883a 	add	r2,r4,r2
   1f0f8:	a028d13a 	srli	r20,r20,4
   1f0fc:	10800003 	ldbu	r2,0(r2)
   1f100:	b02cd13a 	srli	r22,r22,4
   1f104:	843fffc4 	addi	r16,r16,-1
   1f108:	1d28b03a 	or	r20,r3,r20
   1f10c:	80800005 	stb	r2,0(r16)
   1f110:	a584b03a 	or	r2,r20,r22
   1f114:	103ff51e 	bne	r2,zero,1f0ec <__alt_data_end+0xfffe08ec>
   1f118:	d8c02817 	ldw	r3,160(sp)
   1f11c:	1c07c83a 	sub	r3,r3,r16
   1f120:	d8c02b15 	stw	r3,172(sp)
   1f124:	003ec806 	br	1ec48 <__alt_data_end+0xfffe0448>
   1f128:	d8c02e17 	ldw	r3,184(sp)
   1f12c:	d9002e17 	ldw	r4,184(sp)
   1f130:	8025883a 	mov	r18,r16
   1f134:	18800017 	ldw	r2,0(r3)
   1f138:	21000104 	addi	r4,r4,4
   1f13c:	00c00044 	movi	r3,1
   1f140:	e011883a 	mov	r8,fp
   1f144:	d8c02915 	stw	r3,164(sp)
   1f148:	d8002785 	stb	zero,158(sp)
   1f14c:	d8801405 	stb	r2,80(sp)
   1f150:	d9002e15 	stw	r4,184(sp)
   1f154:	d8c02b15 	stw	r3,172(sp)
   1f158:	d8002a15 	stw	zero,168(sp)
   1f15c:	d8003215 	stw	zero,200(sp)
   1f160:	dc001404 	addi	r16,sp,80
   1f164:	0039883a 	mov	fp,zero
   1f168:	003ec406 	br	1ec7c <__alt_data_end+0xfffe047c>
   1f16c:	8025883a 	mov	r18,r16
   1f170:	dc002903 	ldbu	r16,164(sp)
   1f174:	e011883a 	mov	r8,fp
   1f178:	84003fcc 	andi	r16,r16,255
   1f17c:	803e8726 	beq	r16,zero,1eb9c <__alt_data_end+0xfffe039c>
   1f180:	d8c02b03 	ldbu	r3,172(sp)
   1f184:	d8c02785 	stb	r3,158(sp)
   1f188:	003e8406 	br	1eb9c <__alt_data_end+0xfffe039c>
   1f18c:	00c00044 	movi	r3,1
   1f190:	d8c02905 	stb	r3,164(sp)
   1f194:	00c00ac4 	movi	r3,43
   1f198:	d8c02b05 	stb	r3,172(sp)
   1f19c:	bc400007 	ldb	r17,0(r23)
   1f1a0:	003d4606 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1f1a4:	84000814 	ori	r16,r16,32
   1f1a8:	bc400007 	ldb	r17,0(r23)
   1f1ac:	003d4306 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1f1b0:	d8802e17 	ldw	r2,184(sp)
   1f1b4:	8025883a 	mov	r18,r16
   1f1b8:	d8002785 	stb	zero,158(sp)
   1f1bc:	14000017 	ldw	r16,0(r2)
   1f1c0:	e011883a 	mov	r8,fp
   1f1c4:	15000104 	addi	r20,r2,4
   1f1c8:	80042126 	beq	r16,zero,20250 <___svfprintf_internal_r+0x1ce8>
   1f1cc:	d8c02a17 	ldw	r3,168(sp)
   1f1d0:	1803ee16 	blt	r3,zero,2018c <___svfprintf_internal_r+0x1c24>
   1f1d4:	180d883a 	mov	r6,r3
   1f1d8:	000b883a 	mov	r5,zero
   1f1dc:	8009883a 	mov	r4,r16
   1f1e0:	df003e15 	stw	fp,248(sp)
   1f1e4:	0012e400 	call	12e40 <memchr>
   1f1e8:	da003e17 	ldw	r8,248(sp)
   1f1ec:	10046a26 	beq	r2,zero,20398 <___svfprintf_internal_r+0x1e30>
   1f1f0:	1405c83a 	sub	r2,r2,r16
   1f1f4:	d8802b15 	stw	r2,172(sp)
   1f1f8:	1003ea16 	blt	r2,zero,201a4 <___svfprintf_internal_r+0x1c3c>
   1f1fc:	df002783 	ldbu	fp,158(sp)
   1f200:	d8802915 	stw	r2,164(sp)
   1f204:	dd002e15 	stw	r20,184(sp)
   1f208:	d8002a15 	stw	zero,168(sp)
   1f20c:	d8003215 	stw	zero,200(sp)
   1f210:	003e9306 	br	1ec60 <__alt_data_end+0xfffe0460>
   1f214:	8025883a 	mov	r18,r16
   1f218:	dc002903 	ldbu	r16,164(sp)
   1f21c:	e011883a 	mov	r8,fp
   1f220:	84003fcc 	andi	r16,r16,255
   1f224:	803f7c26 	beq	r16,zero,1f018 <__alt_data_end+0xfffe0818>
   1f228:	d8c02b03 	ldbu	r3,172(sp)
   1f22c:	d8c02785 	stb	r3,158(sp)
   1f230:	003f7906 	br	1f018 <__alt_data_end+0xfffe0818>
   1f234:	8025883a 	mov	r18,r16
   1f238:	dc002903 	ldbu	r16,164(sp)
   1f23c:	e011883a 	mov	r8,fp
   1f240:	84003fcc 	andi	r16,r16,255
   1f244:	8005741e 	bne	r16,zero,20818 <___svfprintf_internal_r+0x22b0>
   1f248:	010000f4 	movhi	r4,3
   1f24c:	21270004 	addi	r4,r4,-25600
   1f250:	d9003a15 	stw	r4,232(sp)
   1f254:	9080080c 	andi	r2,r18,32
   1f258:	103f8e1e 	bne	r2,zero,1f094 <__alt_data_end+0xfffe0894>
   1f25c:	9080040c 	andi	r2,r18,16
   1f260:	1002a726 	beq	r2,zero,1fd00 <___svfprintf_internal_r+0x1798>
   1f264:	d8802e17 	ldw	r2,184(sp)
   1f268:	002d883a 	mov	r22,zero
   1f26c:	15000017 	ldw	r20,0(r2)
   1f270:	10800104 	addi	r2,r2,4
   1f274:	d8802e15 	stw	r2,184(sp)
   1f278:	003f8b06 	br	1f0a8 <__alt_data_end+0xfffe08a8>
   1f27c:	84000054 	ori	r16,r16,1
   1f280:	bc400007 	ldb	r17,0(r23)
   1f284:	003d0d06 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1f288:	d8802b07 	ldb	r2,172(sp)
   1f28c:	1002a41e 	bne	r2,zero,1fd20 <___svfprintf_internal_r+0x17b8>
   1f290:	00c00044 	movi	r3,1
   1f294:	d8c02905 	stb	r3,164(sp)
   1f298:	00c00804 	movi	r3,32
   1f29c:	d8c02b05 	stb	r3,172(sp)
   1f2a0:	bc400007 	ldb	r17,0(r23)
   1f2a4:	003d0506 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1f2a8:	8025883a 	mov	r18,r16
   1f2ac:	dc002903 	ldbu	r16,164(sp)
   1f2b0:	e011883a 	mov	r8,fp
   1f2b4:	84003fcc 	andi	r16,r16,255
   1f2b8:	803e0626 	beq	r16,zero,1ead4 <__alt_data_end+0xfffe02d4>
   1f2bc:	d8c02b03 	ldbu	r3,172(sp)
   1f2c0:	d8c02785 	stb	r3,158(sp)
   1f2c4:	003e0306 	br	1ead4 <__alt_data_end+0xfffe02d4>
   1f2c8:	bc400007 	ldb	r17,0(r23)
   1f2cc:	00801b04 	movi	r2,108
   1f2d0:	88830a26 	beq	r17,r2,1fefc <___svfprintf_internal_r+0x1994>
   1f2d4:	84000414 	ori	r16,r16,16
   1f2d8:	003cf806 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1f2dc:	8025883a 	mov	r18,r16
   1f2e0:	dc002903 	ldbu	r16,164(sp)
   1f2e4:	e011883a 	mov	r8,fp
   1f2e8:	84003fcc 	andi	r16,r16,255
   1f2ec:	8005471e 	bne	r16,zero,2080c <___svfprintf_internal_r+0x22a4>
   1f2f0:	9080080c 	andi	r2,r18,32
   1f2f4:	10028c26 	beq	r2,zero,1fd28 <___svfprintf_internal_r+0x17c0>
   1f2f8:	d9002e17 	ldw	r4,184(sp)
   1f2fc:	d9402f17 	ldw	r5,188(sp)
   1f300:	20800017 	ldw	r2,0(r4)
   1f304:	2807d7fa 	srai	r3,r5,31
   1f308:	21000104 	addi	r4,r4,4
   1f30c:	d9002e15 	stw	r4,184(sp)
   1f310:	11400015 	stw	r5,0(r2)
   1f314:	10c00115 	stw	r3,4(r2)
   1f318:	003cbe06 	br	1e614 <__alt_data_end+0xfffdfe14>
   1f31c:	84001014 	ori	r16,r16,64
   1f320:	bc400007 	ldb	r17,0(r23)
   1f324:	003ce506 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1f328:	010000f4 	movhi	r4,3
   1f32c:	21270004 	addi	r4,r4,-25600
   1f330:	0039883a 	mov	fp,zero
   1f334:	d9003a15 	stw	r4,232(sp)
   1f338:	04401e04 	movi	r17,120
   1f33c:	003f6906 	br	1f0e4 <__alt_data_end+0xfffe08e4>
   1f340:	8025883a 	mov	r18,r16
   1f344:	dc002903 	ldbu	r16,164(sp)
   1f348:	e011883a 	mov	r8,fp
   1f34c:	84003fcc 	andi	r16,r16,255
   1f350:	8005261e 	bne	r16,zero,207ec <___svfprintf_internal_r+0x2284>
   1f354:	883d6526 	beq	r17,zero,1e8ec <__alt_data_end+0xfffe00ec>
   1f358:	00c00044 	movi	r3,1
   1f35c:	d8c02915 	stw	r3,164(sp)
   1f360:	dc401405 	stb	r17,80(sp)
   1f364:	d8002785 	stb	zero,158(sp)
   1f368:	003f7a06 	br	1f154 <__alt_data_end+0xfffe0954>
   1f36c:	010000f4 	movhi	r4,3
   1f370:	21270004 	addi	r4,r4,-25600
   1f374:	d9003a15 	stw	r4,232(sp)
   1f378:	d8c02e15 	stw	r3,184(sp)
   1f37c:	1025883a 	mov	r18,r2
   1f380:	04401e04 	movi	r17,120
   1f384:	a584b03a 	or	r2,r20,r22
   1f388:	1000fa1e 	bne	r2,zero,1f774 <___svfprintf_internal_r+0x120c>
   1f38c:	0039883a 	mov	fp,zero
   1f390:	00800084 	movi	r2,2
   1f394:	10803fcc 	andi	r2,r2,255
   1f398:	00c00044 	movi	r3,1
   1f39c:	10c21626 	beq	r2,r3,1fbf8 <___svfprintf_internal_r+0x1690>
   1f3a0:	00c00084 	movi	r3,2
   1f3a4:	10fe0e1e 	bne	r2,r3,1ebe0 <__alt_data_end+0xfffe03e0>
   1f3a8:	003d4606 	br	1e8c4 <__alt_data_end+0xfffe00c4>
   1f3ac:	d8c02017 	ldw	r3,128(sp)
   1f3b0:	003e7306 	br	1ed80 <__alt_data_end+0xfffe0580>
   1f3b4:	00801944 	movi	r2,101
   1f3b8:	14407c0e 	bge	r2,r17,1f5ac <___svfprintf_internal_r+0x1044>
   1f3bc:	d9003617 	ldw	r4,216(sp)
   1f3c0:	d9403717 	ldw	r5,220(sp)
   1f3c4:	000d883a 	mov	r6,zero
   1f3c8:	000f883a 	mov	r7,zero
   1f3cc:	d8c03d15 	stw	r3,244(sp)
   1f3d0:	da003e15 	stw	r8,248(sp)
   1f3d4:	00273980 	call	27398 <__eqdf2>
   1f3d8:	d8c03d17 	ldw	r3,244(sp)
   1f3dc:	da003e17 	ldw	r8,248(sp)
   1f3e0:	1000f51e 	bne	r2,zero,1f7b8 <___svfprintf_internal_r+0x1250>
   1f3e4:	d8801f17 	ldw	r2,124(sp)
   1f3e8:	010000f4 	movhi	r4,3
   1f3ec:	21270704 	addi	r4,r4,-25572
   1f3f0:	18c00044 	addi	r3,r3,1
   1f3f4:	10800044 	addi	r2,r2,1
   1f3f8:	41000015 	stw	r4,0(r8)
   1f3fc:	01000044 	movi	r4,1
   1f400:	41000115 	stw	r4,4(r8)
   1f404:	d8c02015 	stw	r3,128(sp)
   1f408:	d8801f15 	stw	r2,124(sp)
   1f40c:	010001c4 	movi	r4,7
   1f410:	20826616 	blt	r4,r2,1fdac <___svfprintf_internal_r+0x1844>
   1f414:	42000204 	addi	r8,r8,8
   1f418:	d8802617 	ldw	r2,152(sp)
   1f41c:	d9403317 	ldw	r5,204(sp)
   1f420:	11400216 	blt	r2,r5,1f42c <___svfprintf_internal_r+0xec4>
   1f424:	9080004c 	andi	r2,r18,1
   1f428:	103eb326 	beq	r2,zero,1eef8 <__alt_data_end+0xfffe06f8>
   1f42c:	d8803817 	ldw	r2,224(sp)
   1f430:	d9003417 	ldw	r4,208(sp)
   1f434:	d9403817 	ldw	r5,224(sp)
   1f438:	1887883a 	add	r3,r3,r2
   1f43c:	d8801f17 	ldw	r2,124(sp)
   1f440:	41000015 	stw	r4,0(r8)
   1f444:	41400115 	stw	r5,4(r8)
   1f448:	10800044 	addi	r2,r2,1
   1f44c:	d8c02015 	stw	r3,128(sp)
   1f450:	d8801f15 	stw	r2,124(sp)
   1f454:	010001c4 	movi	r4,7
   1f458:	2082af16 	blt	r4,r2,1ff18 <___svfprintf_internal_r+0x19b0>
   1f45c:	42000204 	addi	r8,r8,8
   1f460:	d8803317 	ldw	r2,204(sp)
   1f464:	143fffc4 	addi	r16,r2,-1
   1f468:	043ea30e 	bge	zero,r16,1eef8 <__alt_data_end+0xfffe06f8>
   1f46c:	04400404 	movi	r17,16
   1f470:	d8801f17 	ldw	r2,124(sp)
   1f474:	8c00860e 	bge	r17,r16,1f690 <___svfprintf_internal_r+0x1128>
   1f478:	014000f4 	movhi	r5,3
   1f47c:	29682084 	addi	r5,r5,-24446
   1f480:	d9402c15 	stw	r5,176(sp)
   1f484:	058001c4 	movi	r22,7
   1f488:	dd002d17 	ldw	r20,180(sp)
   1f48c:	00000306 	br	1f49c <___svfprintf_internal_r+0xf34>
   1f490:	42000204 	addi	r8,r8,8
   1f494:	843ffc04 	addi	r16,r16,-16
   1f498:	8c00800e 	bge	r17,r16,1f69c <___svfprintf_internal_r+0x1134>
   1f49c:	18c00404 	addi	r3,r3,16
   1f4a0:	10800044 	addi	r2,r2,1
   1f4a4:	45400015 	stw	r21,0(r8)
   1f4a8:	44400115 	stw	r17,4(r8)
   1f4ac:	d8c02015 	stw	r3,128(sp)
   1f4b0:	d8801f15 	stw	r2,124(sp)
   1f4b4:	b0bff60e 	bge	r22,r2,1f490 <__alt_data_end+0xfffe0c90>
   1f4b8:	d9801e04 	addi	r6,sp,120
   1f4bc:	a00b883a 	mov	r5,r20
   1f4c0:	9809883a 	mov	r4,r19
   1f4c4:	00230fc0 	call	230fc <__ssprint_r>
   1f4c8:	103d0e1e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f4cc:	d8c02017 	ldw	r3,128(sp)
   1f4d0:	d8801f17 	ldw	r2,124(sp)
   1f4d4:	da000404 	addi	r8,sp,16
   1f4d8:	003fee06 	br	1f494 <__alt_data_end+0xfffe0c94>
   1f4dc:	d9403117 	ldw	r5,196(sp)
   1f4e0:	d8802917 	ldw	r2,164(sp)
   1f4e4:	28adc83a 	sub	r22,r5,r2
   1f4e8:	05be430e 	bge	zero,r22,1edf8 <__alt_data_end+0xfffe05f8>
   1f4ec:	07000404 	movi	fp,16
   1f4f0:	d8801f17 	ldw	r2,124(sp)
   1f4f4:	e583a20e 	bge	fp,r22,20380 <___svfprintf_internal_r+0x1e18>
   1f4f8:	014000f4 	movhi	r5,3
   1f4fc:	29682084 	addi	r5,r5,-24446
   1f500:	dc403015 	stw	r17,192(sp)
   1f504:	d9402c15 	stw	r5,176(sp)
   1f508:	b023883a 	mov	r17,r22
   1f50c:	050001c4 	movi	r20,7
   1f510:	902d883a 	mov	r22,r18
   1f514:	8025883a 	mov	r18,r16
   1f518:	dc002d17 	ldw	r16,180(sp)
   1f51c:	00000306 	br	1f52c <___svfprintf_internal_r+0xfc4>
   1f520:	8c7ffc04 	addi	r17,r17,-16
   1f524:	42000204 	addi	r8,r8,8
   1f528:	e440110e 	bge	fp,r17,1f570 <___svfprintf_internal_r+0x1008>
   1f52c:	18c00404 	addi	r3,r3,16
   1f530:	10800044 	addi	r2,r2,1
   1f534:	45400015 	stw	r21,0(r8)
   1f538:	47000115 	stw	fp,4(r8)
   1f53c:	d8c02015 	stw	r3,128(sp)
   1f540:	d8801f15 	stw	r2,124(sp)
   1f544:	a0bff60e 	bge	r20,r2,1f520 <__alt_data_end+0xfffe0d20>
   1f548:	d9801e04 	addi	r6,sp,120
   1f54c:	800b883a 	mov	r5,r16
   1f550:	9809883a 	mov	r4,r19
   1f554:	00230fc0 	call	230fc <__ssprint_r>
   1f558:	103cea1e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f55c:	8c7ffc04 	addi	r17,r17,-16
   1f560:	d8c02017 	ldw	r3,128(sp)
   1f564:	d8801f17 	ldw	r2,124(sp)
   1f568:	da000404 	addi	r8,sp,16
   1f56c:	e47fef16 	blt	fp,r17,1f52c <__alt_data_end+0xfffe0d2c>
   1f570:	9021883a 	mov	r16,r18
   1f574:	b025883a 	mov	r18,r22
   1f578:	882d883a 	mov	r22,r17
   1f57c:	dc403017 	ldw	r17,192(sp)
   1f580:	d9002c17 	ldw	r4,176(sp)
   1f584:	1d87883a 	add	r3,r3,r22
   1f588:	10800044 	addi	r2,r2,1
   1f58c:	41000015 	stw	r4,0(r8)
   1f590:	45800115 	stw	r22,4(r8)
   1f594:	d8c02015 	stw	r3,128(sp)
   1f598:	d8801f15 	stw	r2,124(sp)
   1f59c:	010001c4 	movi	r4,7
   1f5a0:	20819a16 	blt	r4,r2,1fc0c <___svfprintf_internal_r+0x16a4>
   1f5a4:	42000204 	addi	r8,r8,8
   1f5a8:	003e1306 	br	1edf8 <__alt_data_end+0xfffe05f8>
   1f5ac:	d9403317 	ldw	r5,204(sp)
   1f5b0:	00800044 	movi	r2,1
   1f5b4:	18c00044 	addi	r3,r3,1
   1f5b8:	1141710e 	bge	r2,r5,1fb80 <___svfprintf_internal_r+0x1618>
   1f5bc:	dc401f17 	ldw	r17,124(sp)
   1f5c0:	00800044 	movi	r2,1
   1f5c4:	40800115 	stw	r2,4(r8)
   1f5c8:	8c400044 	addi	r17,r17,1
   1f5cc:	44000015 	stw	r16,0(r8)
   1f5d0:	d8c02015 	stw	r3,128(sp)
   1f5d4:	dc401f15 	stw	r17,124(sp)
   1f5d8:	008001c4 	movi	r2,7
   1f5dc:	14417416 	blt	r2,r17,1fbb0 <___svfprintf_internal_r+0x1648>
   1f5e0:	42000204 	addi	r8,r8,8
   1f5e4:	d8803817 	ldw	r2,224(sp)
   1f5e8:	d9003417 	ldw	r4,208(sp)
   1f5ec:	8c400044 	addi	r17,r17,1
   1f5f0:	10c7883a 	add	r3,r2,r3
   1f5f4:	40800115 	stw	r2,4(r8)
   1f5f8:	41000015 	stw	r4,0(r8)
   1f5fc:	d8c02015 	stw	r3,128(sp)
   1f600:	dc401f15 	stw	r17,124(sp)
   1f604:	008001c4 	movi	r2,7
   1f608:	14417216 	blt	r2,r17,1fbd4 <___svfprintf_internal_r+0x166c>
   1f60c:	45800204 	addi	r22,r8,8
   1f610:	d9003617 	ldw	r4,216(sp)
   1f614:	d9403717 	ldw	r5,220(sp)
   1f618:	000d883a 	mov	r6,zero
   1f61c:	000f883a 	mov	r7,zero
   1f620:	d8c03d15 	stw	r3,244(sp)
   1f624:	00273980 	call	27398 <__eqdf2>
   1f628:	d8c03d17 	ldw	r3,244(sp)
   1f62c:	1000b326 	beq	r2,zero,1f8fc <___svfprintf_internal_r+0x1394>
   1f630:	d9403317 	ldw	r5,204(sp)
   1f634:	84000044 	addi	r16,r16,1
   1f638:	8c400044 	addi	r17,r17,1
   1f63c:	28bfffc4 	addi	r2,r5,-1
   1f640:	1887883a 	add	r3,r3,r2
   1f644:	b0800115 	stw	r2,4(r22)
   1f648:	b4000015 	stw	r16,0(r22)
   1f64c:	d8c02015 	stw	r3,128(sp)
   1f650:	dc401f15 	stw	r17,124(sp)
   1f654:	008001c4 	movi	r2,7
   1f658:	1440d216 	blt	r2,r17,1f9a4 <___svfprintf_internal_r+0x143c>
   1f65c:	b5800204 	addi	r22,r22,8
   1f660:	d9003b17 	ldw	r4,236(sp)
   1f664:	df0022c4 	addi	fp,sp,139
   1f668:	8c400044 	addi	r17,r17,1
   1f66c:	20c7883a 	add	r3,r4,r3
   1f670:	b7000015 	stw	fp,0(r22)
   1f674:	b1000115 	stw	r4,4(r22)
   1f678:	d8c02015 	stw	r3,128(sp)
   1f67c:	dc401f15 	stw	r17,124(sp)
   1f680:	008001c4 	movi	r2,7
   1f684:	14400e16 	blt	r2,r17,1f6c0 <___svfprintf_internal_r+0x1158>
   1f688:	b2000204 	addi	r8,r22,8
   1f68c:	003e1a06 	br	1eef8 <__alt_data_end+0xfffe06f8>
   1f690:	010000f4 	movhi	r4,3
   1f694:	21282084 	addi	r4,r4,-24446
   1f698:	d9002c15 	stw	r4,176(sp)
   1f69c:	d9002c17 	ldw	r4,176(sp)
   1f6a0:	1c07883a 	add	r3,r3,r16
   1f6a4:	44000115 	stw	r16,4(r8)
   1f6a8:	41000015 	stw	r4,0(r8)
   1f6ac:	10800044 	addi	r2,r2,1
   1f6b0:	d8c02015 	stw	r3,128(sp)
   1f6b4:	d8801f15 	stw	r2,124(sp)
   1f6b8:	010001c4 	movi	r4,7
   1f6bc:	20be0d0e 	bge	r4,r2,1eef4 <__alt_data_end+0xfffe06f4>
   1f6c0:	d9402d17 	ldw	r5,180(sp)
   1f6c4:	d9801e04 	addi	r6,sp,120
   1f6c8:	9809883a 	mov	r4,r19
   1f6cc:	00230fc0 	call	230fc <__ssprint_r>
   1f6d0:	103c8c1e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f6d4:	d8c02017 	ldw	r3,128(sp)
   1f6d8:	da000404 	addi	r8,sp,16
   1f6dc:	003e0606 	br	1eef8 <__alt_data_end+0xfffe06f8>
   1f6e0:	d9402d17 	ldw	r5,180(sp)
   1f6e4:	d9801e04 	addi	r6,sp,120
   1f6e8:	9809883a 	mov	r4,r19
   1f6ec:	00230fc0 	call	230fc <__ssprint_r>
   1f6f0:	103e3d26 	beq	r2,zero,1efe8 <__alt_data_end+0xfffe07e8>
   1f6f4:	003c8306 	br	1e904 <__alt_data_end+0xfffe0104>
   1f6f8:	d9402d17 	ldw	r5,180(sp)
   1f6fc:	d9801e04 	addi	r6,sp,120
   1f700:	9809883a 	mov	r4,r19
   1f704:	00230fc0 	call	230fc <__ssprint_r>
   1f708:	103c7e1e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f70c:	d8c02017 	ldw	r3,128(sp)
   1f710:	da000404 	addi	r8,sp,16
   1f714:	003deb06 	br	1eec4 <__alt_data_end+0xfffe06c4>
   1f718:	d9402d17 	ldw	r5,180(sp)
   1f71c:	d9801e04 	addi	r6,sp,120
   1f720:	9809883a 	mov	r4,r19
   1f724:	00230fc0 	call	230fc <__ssprint_r>
   1f728:	103c761e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f72c:	d8c02017 	ldw	r3,128(sp)
   1f730:	da000404 	addi	r8,sp,16
   1f734:	003d9f06 	br	1edb4 <__alt_data_end+0xfffe05b4>
   1f738:	d9402d17 	ldw	r5,180(sp)
   1f73c:	d9801e04 	addi	r6,sp,120
   1f740:	9809883a 	mov	r4,r19
   1f744:	00230fc0 	call	230fc <__ssprint_r>
   1f748:	103c6e1e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f74c:	d8c02017 	ldw	r3,128(sp)
   1f750:	da000404 	addi	r8,sp,16
   1f754:	003da506 	br	1edec <__alt_data_end+0xfffe05ec>
   1f758:	d9402a17 	ldw	r5,168(sp)
   1f75c:	d8002785 	stb	zero,158(sp)
   1f760:	283f0816 	blt	r5,zero,1f384 <__alt_data_end+0xfffe0b84>
   1f764:	00ffdfc4 	movi	r3,-129
   1f768:	a584b03a 	or	r2,r20,r22
   1f76c:	90e4703a 	and	r18,r18,r3
   1f770:	103c5126 	beq	r2,zero,1e8b8 <__alt_data_end+0xfffe00b8>
   1f774:	0039883a 	mov	fp,zero
   1f778:	003e5a06 	br	1f0e4 <__alt_data_end+0xfffe08e4>
   1f77c:	9080040c 	andi	r2,r18,16
   1f780:	10013d26 	beq	r2,zero,1fc78 <___svfprintf_internal_r+0x1710>
   1f784:	d8c02e17 	ldw	r3,184(sp)
   1f788:	d9002a17 	ldw	r4,168(sp)
   1f78c:	d8002785 	stb	zero,158(sp)
   1f790:	18800104 	addi	r2,r3,4
   1f794:	1d000017 	ldw	r20,0(r3)
   1f798:	002d883a 	mov	r22,zero
   1f79c:	20013f16 	blt	r4,zero,1fc9c <___svfprintf_internal_r+0x1734>
   1f7a0:	00ffdfc4 	movi	r3,-129
   1f7a4:	d8802e15 	stw	r2,184(sp)
   1f7a8:	90e4703a 	and	r18,r18,r3
   1f7ac:	a03d0926 	beq	r20,zero,1ebd4 <__alt_data_end+0xfffe03d4>
   1f7b0:	0039883a 	mov	fp,zero
   1f7b4:	003d0c06 	br	1ebe8 <__alt_data_end+0xfffe03e8>
   1f7b8:	dc402617 	ldw	r17,152(sp)
   1f7bc:	0441830e 	bge	zero,r17,1fdcc <___svfprintf_internal_r+0x1864>
   1f7c0:	dc403217 	ldw	r17,200(sp)
   1f7c4:	d8803317 	ldw	r2,204(sp)
   1f7c8:	1440010e 	bge	r2,r17,1f7d0 <___svfprintf_internal_r+0x1268>
   1f7cc:	1023883a 	mov	r17,r2
   1f7d0:	04400a0e 	bge	zero,r17,1f7fc <___svfprintf_internal_r+0x1294>
   1f7d4:	d8801f17 	ldw	r2,124(sp)
   1f7d8:	1c47883a 	add	r3,r3,r17
   1f7dc:	44000015 	stw	r16,0(r8)
   1f7e0:	10800044 	addi	r2,r2,1
   1f7e4:	44400115 	stw	r17,4(r8)
   1f7e8:	d8c02015 	stw	r3,128(sp)
   1f7ec:	d8801f15 	stw	r2,124(sp)
   1f7f0:	010001c4 	movi	r4,7
   1f7f4:	20827516 	blt	r4,r2,201cc <___svfprintf_internal_r+0x1c64>
   1f7f8:	42000204 	addi	r8,r8,8
   1f7fc:	88027b16 	blt	r17,zero,201ec <___svfprintf_internal_r+0x1c84>
   1f800:	d9003217 	ldw	r4,200(sp)
   1f804:	2463c83a 	sub	r17,r4,r17
   1f808:	0440990e 	bge	zero,r17,1fa70 <___svfprintf_internal_r+0x1508>
   1f80c:	05800404 	movi	r22,16
   1f810:	d8801f17 	ldw	r2,124(sp)
   1f814:	b441530e 	bge	r22,r17,1fd64 <___svfprintf_internal_r+0x17fc>
   1f818:	010000f4 	movhi	r4,3
   1f81c:	21282084 	addi	r4,r4,-24446
   1f820:	d9002c15 	stw	r4,176(sp)
   1f824:	070001c4 	movi	fp,7
   1f828:	dd002d17 	ldw	r20,180(sp)
   1f82c:	00000306 	br	1f83c <___svfprintf_internal_r+0x12d4>
   1f830:	42000204 	addi	r8,r8,8
   1f834:	8c7ffc04 	addi	r17,r17,-16
   1f838:	b4414d0e 	bge	r22,r17,1fd70 <___svfprintf_internal_r+0x1808>
   1f83c:	18c00404 	addi	r3,r3,16
   1f840:	10800044 	addi	r2,r2,1
   1f844:	45400015 	stw	r21,0(r8)
   1f848:	45800115 	stw	r22,4(r8)
   1f84c:	d8c02015 	stw	r3,128(sp)
   1f850:	d8801f15 	stw	r2,124(sp)
   1f854:	e0bff60e 	bge	fp,r2,1f830 <__alt_data_end+0xfffe1030>
   1f858:	d9801e04 	addi	r6,sp,120
   1f85c:	a00b883a 	mov	r5,r20
   1f860:	9809883a 	mov	r4,r19
   1f864:	00230fc0 	call	230fc <__ssprint_r>
   1f868:	103c261e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f86c:	d8c02017 	ldw	r3,128(sp)
   1f870:	d8801f17 	ldw	r2,124(sp)
   1f874:	da000404 	addi	r8,sp,16
   1f878:	003fee06 	br	1f834 <__alt_data_end+0xfffe1034>
   1f87c:	d9402d17 	ldw	r5,180(sp)
   1f880:	d9801e04 	addi	r6,sp,120
   1f884:	9809883a 	mov	r4,r19
   1f888:	00230fc0 	call	230fc <__ssprint_r>
   1f88c:	103c1d1e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f890:	d8c02017 	ldw	r3,128(sp)
   1f894:	df002787 	ldb	fp,158(sp)
   1f898:	da000404 	addi	r8,sp,16
   1f89c:	003d3806 	br	1ed80 <__alt_data_end+0xfffe0580>
   1f8a0:	9080040c 	andi	r2,r18,16
   1f8a4:	10005c26 	beq	r2,zero,1fa18 <___svfprintf_internal_r+0x14b0>
   1f8a8:	d8c02e17 	ldw	r3,184(sp)
   1f8ac:	d9002a17 	ldw	r4,168(sp)
   1f8b0:	d8002785 	stb	zero,158(sp)
   1f8b4:	18800104 	addi	r2,r3,4
   1f8b8:	1d000017 	ldw	r20,0(r3)
   1f8bc:	002d883a 	mov	r22,zero
   1f8c0:	20005e16 	blt	r4,zero,1fa3c <___svfprintf_internal_r+0x14d4>
   1f8c4:	00ffdfc4 	movi	r3,-129
   1f8c8:	d8802e15 	stw	r2,184(sp)
   1f8cc:	90e4703a 	and	r18,r18,r3
   1f8d0:	0039883a 	mov	fp,zero
   1f8d4:	a03ddf26 	beq	r20,zero,1f054 <__alt_data_end+0xfffe0854>
   1f8d8:	00800244 	movi	r2,9
   1f8dc:	153c8e36 	bltu	r2,r20,1eb18 <__alt_data_end+0xfffe0318>
   1f8e0:	a5000c04 	addi	r20,r20,48
   1f8e4:	dc001dc4 	addi	r16,sp,119
   1f8e8:	dd001dc5 	stb	r20,119(sp)
   1f8ec:	d8c02817 	ldw	r3,160(sp)
   1f8f0:	1c07c83a 	sub	r3,r3,r16
   1f8f4:	d8c02b15 	stw	r3,172(sp)
   1f8f8:	003cd306 	br	1ec48 <__alt_data_end+0xfffe0448>
   1f8fc:	d8803317 	ldw	r2,204(sp)
   1f900:	143fffc4 	addi	r16,r2,-1
   1f904:	043f560e 	bge	zero,r16,1f660 <__alt_data_end+0xfffe0e60>
   1f908:	07000404 	movi	fp,16
   1f90c:	e403530e 	bge	fp,r16,2065c <___svfprintf_internal_r+0x20f4>
   1f910:	014000f4 	movhi	r5,3
   1f914:	29682084 	addi	r5,r5,-24446
   1f918:	d9402c15 	stw	r5,176(sp)
   1f91c:	01c001c4 	movi	r7,7
   1f920:	dd002d17 	ldw	r20,180(sp)
   1f924:	00000306 	br	1f934 <___svfprintf_internal_r+0x13cc>
   1f928:	843ffc04 	addi	r16,r16,-16
   1f92c:	b5800204 	addi	r22,r22,8
   1f930:	e400130e 	bge	fp,r16,1f980 <___svfprintf_internal_r+0x1418>
   1f934:	18c00404 	addi	r3,r3,16
   1f938:	8c400044 	addi	r17,r17,1
   1f93c:	b5400015 	stw	r21,0(r22)
   1f940:	b7000115 	stw	fp,4(r22)
   1f944:	d8c02015 	stw	r3,128(sp)
   1f948:	dc401f15 	stw	r17,124(sp)
   1f94c:	3c7ff60e 	bge	r7,r17,1f928 <__alt_data_end+0xfffe1128>
   1f950:	d9801e04 	addi	r6,sp,120
   1f954:	a00b883a 	mov	r5,r20
   1f958:	9809883a 	mov	r4,r19
   1f95c:	d9c03d15 	stw	r7,244(sp)
   1f960:	00230fc0 	call	230fc <__ssprint_r>
   1f964:	d9c03d17 	ldw	r7,244(sp)
   1f968:	103be61e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f96c:	843ffc04 	addi	r16,r16,-16
   1f970:	d8c02017 	ldw	r3,128(sp)
   1f974:	dc401f17 	ldw	r17,124(sp)
   1f978:	dd800404 	addi	r22,sp,16
   1f97c:	e43fed16 	blt	fp,r16,1f934 <__alt_data_end+0xfffe1134>
   1f980:	d8802c17 	ldw	r2,176(sp)
   1f984:	1c07883a 	add	r3,r3,r16
   1f988:	8c400044 	addi	r17,r17,1
   1f98c:	b0800015 	stw	r2,0(r22)
   1f990:	b4000115 	stw	r16,4(r22)
   1f994:	d8c02015 	stw	r3,128(sp)
   1f998:	dc401f15 	stw	r17,124(sp)
   1f99c:	008001c4 	movi	r2,7
   1f9a0:	147f2e0e 	bge	r2,r17,1f65c <__alt_data_end+0xfffe0e5c>
   1f9a4:	d9402d17 	ldw	r5,180(sp)
   1f9a8:	d9801e04 	addi	r6,sp,120
   1f9ac:	9809883a 	mov	r4,r19
   1f9b0:	00230fc0 	call	230fc <__ssprint_r>
   1f9b4:	103bd31e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1f9b8:	d8c02017 	ldw	r3,128(sp)
   1f9bc:	dc401f17 	ldw	r17,124(sp)
   1f9c0:	dd800404 	addi	r22,sp,16
   1f9c4:	003f2606 	br	1f660 <__alt_data_end+0xfffe0e60>
   1f9c8:	9080040c 	andi	r2,r18,16
   1f9cc:	1000c326 	beq	r2,zero,1fcdc <___svfprintf_internal_r+0x1774>
   1f9d0:	d9402e17 	ldw	r5,184(sp)
   1f9d4:	2d000017 	ldw	r20,0(r5)
   1f9d8:	29400104 	addi	r5,r5,4
   1f9dc:	d9402e15 	stw	r5,184(sp)
   1f9e0:	a02dd7fa 	srai	r22,r20,31
   1f9e4:	b005883a 	mov	r2,r22
   1f9e8:	103c430e 	bge	r2,zero,1eaf8 <__alt_data_end+0xfffe02f8>
   1f9ec:	d9402a17 	ldw	r5,168(sp)
   1f9f0:	0529c83a 	sub	r20,zero,r20
   1f9f4:	07000b44 	movi	fp,45
   1f9f8:	a004c03a 	cmpne	r2,r20,zero
   1f9fc:	05adc83a 	sub	r22,zero,r22
   1fa00:	df002785 	stb	fp,158(sp)
   1fa04:	b0adc83a 	sub	r22,r22,r2
   1fa08:	28022e16 	blt	r5,zero,202c4 <___svfprintf_internal_r+0x1d5c>
   1fa0c:	00bfdfc4 	movi	r2,-129
   1fa10:	90a4703a 	and	r18,r18,r2
   1fa14:	003c3f06 	br	1eb14 <__alt_data_end+0xfffe0314>
   1fa18:	9080100c 	andi	r2,r18,64
   1fa1c:	d8002785 	stb	zero,158(sp)
   1fa20:	10012526 	beq	r2,zero,1feb8 <___svfprintf_internal_r+0x1950>
   1fa24:	d9402e17 	ldw	r5,184(sp)
   1fa28:	d8c02a17 	ldw	r3,168(sp)
   1fa2c:	002d883a 	mov	r22,zero
   1fa30:	28800104 	addi	r2,r5,4
   1fa34:	2d00000b 	ldhu	r20,0(r5)
   1fa38:	183fa20e 	bge	r3,zero,1f8c4 <__alt_data_end+0xfffe10c4>
   1fa3c:	d8802e15 	stw	r2,184(sp)
   1fa40:	0039883a 	mov	fp,zero
   1fa44:	a584b03a 	or	r2,r20,r22
   1fa48:	103c321e 	bne	r2,zero,1eb14 <__alt_data_end+0xfffe0314>
   1fa4c:	00800044 	movi	r2,1
   1fa50:	003e5006 	br	1f394 <__alt_data_end+0xfffe0b94>
   1fa54:	d9402d17 	ldw	r5,180(sp)
   1fa58:	d9801e04 	addi	r6,sp,120
   1fa5c:	9809883a 	mov	r4,r19
   1fa60:	00230fc0 	call	230fc <__ssprint_r>
   1fa64:	103ba71e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1fa68:	d8c02017 	ldw	r3,128(sp)
   1fa6c:	da000404 	addi	r8,sp,16
   1fa70:	d9003217 	ldw	r4,200(sp)
   1fa74:	d8802617 	ldw	r2,152(sp)
   1fa78:	d9403317 	ldw	r5,204(sp)
   1fa7c:	8123883a 	add	r17,r16,r4
   1fa80:	11400216 	blt	r2,r5,1fa8c <___svfprintf_internal_r+0x1524>
   1fa84:	9100004c 	andi	r4,r18,1
   1fa88:	20000d26 	beq	r4,zero,1fac0 <___svfprintf_internal_r+0x1558>
   1fa8c:	d9003817 	ldw	r4,224(sp)
   1fa90:	d9403417 	ldw	r5,208(sp)
   1fa94:	1907883a 	add	r3,r3,r4
   1fa98:	d9001f17 	ldw	r4,124(sp)
   1fa9c:	41400015 	stw	r5,0(r8)
   1faa0:	d9403817 	ldw	r5,224(sp)
   1faa4:	21000044 	addi	r4,r4,1
   1faa8:	d8c02015 	stw	r3,128(sp)
   1faac:	41400115 	stw	r5,4(r8)
   1fab0:	d9001f15 	stw	r4,124(sp)
   1fab4:	014001c4 	movi	r5,7
   1fab8:	2901dc16 	blt	r5,r4,2022c <___svfprintf_internal_r+0x1cc4>
   1fabc:	42000204 	addi	r8,r8,8
   1fac0:	d9003317 	ldw	r4,204(sp)
   1fac4:	8121883a 	add	r16,r16,r4
   1fac8:	2085c83a 	sub	r2,r4,r2
   1facc:	8461c83a 	sub	r16,r16,r17
   1fad0:	1400010e 	bge	r2,r16,1fad8 <___svfprintf_internal_r+0x1570>
   1fad4:	1021883a 	mov	r16,r2
   1fad8:	04000a0e 	bge	zero,r16,1fb04 <___svfprintf_internal_r+0x159c>
   1fadc:	d9001f17 	ldw	r4,124(sp)
   1fae0:	1c07883a 	add	r3,r3,r16
   1fae4:	44400015 	stw	r17,0(r8)
   1fae8:	21000044 	addi	r4,r4,1
   1faec:	44000115 	stw	r16,4(r8)
   1faf0:	d8c02015 	stw	r3,128(sp)
   1faf4:	d9001f15 	stw	r4,124(sp)
   1faf8:	014001c4 	movi	r5,7
   1fafc:	2901e616 	blt	r5,r4,20298 <___svfprintf_internal_r+0x1d30>
   1fb00:	42000204 	addi	r8,r8,8
   1fb04:	8001f616 	blt	r16,zero,202e0 <___svfprintf_internal_r+0x1d78>
   1fb08:	1421c83a 	sub	r16,r2,r16
   1fb0c:	043cfa0e 	bge	zero,r16,1eef8 <__alt_data_end+0xfffe06f8>
   1fb10:	04400404 	movi	r17,16
   1fb14:	d8801f17 	ldw	r2,124(sp)
   1fb18:	8c3edd0e 	bge	r17,r16,1f690 <__alt_data_end+0xfffe0e90>
   1fb1c:	014000f4 	movhi	r5,3
   1fb20:	29682084 	addi	r5,r5,-24446
   1fb24:	d9402c15 	stw	r5,176(sp)
   1fb28:	058001c4 	movi	r22,7
   1fb2c:	dd002d17 	ldw	r20,180(sp)
   1fb30:	00000306 	br	1fb40 <___svfprintf_internal_r+0x15d8>
   1fb34:	42000204 	addi	r8,r8,8
   1fb38:	843ffc04 	addi	r16,r16,-16
   1fb3c:	8c3ed70e 	bge	r17,r16,1f69c <__alt_data_end+0xfffe0e9c>
   1fb40:	18c00404 	addi	r3,r3,16
   1fb44:	10800044 	addi	r2,r2,1
   1fb48:	45400015 	stw	r21,0(r8)
   1fb4c:	44400115 	stw	r17,4(r8)
   1fb50:	d8c02015 	stw	r3,128(sp)
   1fb54:	d8801f15 	stw	r2,124(sp)
   1fb58:	b0bff60e 	bge	r22,r2,1fb34 <__alt_data_end+0xfffe1334>
   1fb5c:	d9801e04 	addi	r6,sp,120
   1fb60:	a00b883a 	mov	r5,r20
   1fb64:	9809883a 	mov	r4,r19
   1fb68:	00230fc0 	call	230fc <__ssprint_r>
   1fb6c:	103b651e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1fb70:	d8c02017 	ldw	r3,128(sp)
   1fb74:	d8801f17 	ldw	r2,124(sp)
   1fb78:	da000404 	addi	r8,sp,16
   1fb7c:	003fee06 	br	1fb38 <__alt_data_end+0xfffe1338>
   1fb80:	9088703a 	and	r4,r18,r2
   1fb84:	203e8d1e 	bne	r4,zero,1f5bc <__alt_data_end+0xfffe0dbc>
   1fb88:	dc401f17 	ldw	r17,124(sp)
   1fb8c:	40800115 	stw	r2,4(r8)
   1fb90:	44000015 	stw	r16,0(r8)
   1fb94:	8c400044 	addi	r17,r17,1
   1fb98:	d8c02015 	stw	r3,128(sp)
   1fb9c:	dc401f15 	stw	r17,124(sp)
   1fba0:	008001c4 	movi	r2,7
   1fba4:	147f7f16 	blt	r2,r17,1f9a4 <__alt_data_end+0xfffe11a4>
   1fba8:	45800204 	addi	r22,r8,8
   1fbac:	003eac06 	br	1f660 <__alt_data_end+0xfffe0e60>
   1fbb0:	d9402d17 	ldw	r5,180(sp)
   1fbb4:	d9801e04 	addi	r6,sp,120
   1fbb8:	9809883a 	mov	r4,r19
   1fbbc:	00230fc0 	call	230fc <__ssprint_r>
   1fbc0:	103b501e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1fbc4:	d8c02017 	ldw	r3,128(sp)
   1fbc8:	dc401f17 	ldw	r17,124(sp)
   1fbcc:	da000404 	addi	r8,sp,16
   1fbd0:	003e8406 	br	1f5e4 <__alt_data_end+0xfffe0de4>
   1fbd4:	d9402d17 	ldw	r5,180(sp)
   1fbd8:	d9801e04 	addi	r6,sp,120
   1fbdc:	9809883a 	mov	r4,r19
   1fbe0:	00230fc0 	call	230fc <__ssprint_r>
   1fbe4:	103b471e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1fbe8:	d8c02017 	ldw	r3,128(sp)
   1fbec:	dc401f17 	ldw	r17,124(sp)
   1fbf0:	dd800404 	addi	r22,sp,16
   1fbf4:	003e8606 	br	1f610 <__alt_data_end+0xfffe0e10>
   1fbf8:	0029883a 	mov	r20,zero
   1fbfc:	a5000c04 	addi	r20,r20,48
   1fc00:	dc001dc4 	addi	r16,sp,119
   1fc04:	dd001dc5 	stb	r20,119(sp)
   1fc08:	003f3806 	br	1f8ec <__alt_data_end+0xfffe10ec>
   1fc0c:	d9402d17 	ldw	r5,180(sp)
   1fc10:	d9801e04 	addi	r6,sp,120
   1fc14:	9809883a 	mov	r4,r19
   1fc18:	00230fc0 	call	230fc <__ssprint_r>
   1fc1c:	103b391e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1fc20:	d8c02017 	ldw	r3,128(sp)
   1fc24:	da000404 	addi	r8,sp,16
   1fc28:	003c7306 	br	1edf8 <__alt_data_end+0xfffe05f8>
   1fc2c:	d9003617 	ldw	r4,216(sp)
   1fc30:	d9403717 	ldw	r5,220(sp)
   1fc34:	da003e15 	stw	r8,248(sp)
   1fc38:	001074c0 	call	1074c <__fpclassifyd>
   1fc3c:	da003e17 	ldw	r8,248(sp)
   1fc40:	1000bd1e 	bne	r2,zero,1ff38 <___svfprintf_internal_r+0x19d0>
   1fc44:	008011c4 	movi	r2,71
   1fc48:	14411e0e 	bge	r2,r17,200c4 <___svfprintf_internal_r+0x1b5c>
   1fc4c:	040000f4 	movhi	r16,3
   1fc50:	8426fa04 	addi	r16,r16,-25624
   1fc54:	00c000c4 	movi	r3,3
   1fc58:	00bfdfc4 	movi	r2,-129
   1fc5c:	d8c02915 	stw	r3,164(sp)
   1fc60:	90a4703a 	and	r18,r18,r2
   1fc64:	df002783 	ldbu	fp,158(sp)
   1fc68:	d8c02b15 	stw	r3,172(sp)
   1fc6c:	d8002a15 	stw	zero,168(sp)
   1fc70:	d8003215 	stw	zero,200(sp)
   1fc74:	003bfa06 	br	1ec60 <__alt_data_end+0xfffe0460>
   1fc78:	9080100c 	andi	r2,r18,64
   1fc7c:	d8002785 	stb	zero,158(sp)
   1fc80:	10009426 	beq	r2,zero,1fed4 <___svfprintf_internal_r+0x196c>
   1fc84:	d9402e17 	ldw	r5,184(sp)
   1fc88:	d8c02a17 	ldw	r3,168(sp)
   1fc8c:	002d883a 	mov	r22,zero
   1fc90:	28800104 	addi	r2,r5,4
   1fc94:	2d00000b 	ldhu	r20,0(r5)
   1fc98:	183ec10e 	bge	r3,zero,1f7a0 <__alt_data_end+0xfffe0fa0>
   1fc9c:	a586b03a 	or	r3,r20,r22
   1fca0:	d8802e15 	stw	r2,184(sp)
   1fca4:	183ec21e 	bne	r3,zero,1f7b0 <__alt_data_end+0xfffe0fb0>
   1fca8:	0039883a 	mov	fp,zero
   1fcac:	0005883a 	mov	r2,zero
   1fcb0:	003db806 	br	1f394 <__alt_data_end+0xfffe0b94>
   1fcb4:	d8c02e17 	ldw	r3,184(sp)
   1fcb8:	d9002e17 	ldw	r4,184(sp)
   1fcbc:	d9402e17 	ldw	r5,184(sp)
   1fcc0:	18c00017 	ldw	r3,0(r3)
   1fcc4:	21000117 	ldw	r4,4(r4)
   1fcc8:	29400204 	addi	r5,r5,8
   1fccc:	d8c03615 	stw	r3,216(sp)
   1fcd0:	d9003715 	stw	r4,220(sp)
   1fcd4:	d9402e15 	stw	r5,184(sp)
   1fcd8:	003b5a06 	br	1ea44 <__alt_data_end+0xfffe0244>
   1fcdc:	9080100c 	andi	r2,r18,64
   1fce0:	10010726 	beq	r2,zero,20100 <___svfprintf_internal_r+0x1b98>
   1fce4:	d8802e17 	ldw	r2,184(sp)
   1fce8:	1500000f 	ldh	r20,0(r2)
   1fcec:	10800104 	addi	r2,r2,4
   1fcf0:	d8802e15 	stw	r2,184(sp)
   1fcf4:	a02dd7fa 	srai	r22,r20,31
   1fcf8:	b005883a 	mov	r2,r22
   1fcfc:	003b7d06 	br	1eaf4 <__alt_data_end+0xfffe02f4>
   1fd00:	9080100c 	andi	r2,r18,64
   1fd04:	10010526 	beq	r2,zero,2011c <___svfprintf_internal_r+0x1bb4>
   1fd08:	d8c02e17 	ldw	r3,184(sp)
   1fd0c:	002d883a 	mov	r22,zero
   1fd10:	1d00000b 	ldhu	r20,0(r3)
   1fd14:	18c00104 	addi	r3,r3,4
   1fd18:	d8c02e15 	stw	r3,184(sp)
   1fd1c:	003ce206 	br	1f0a8 <__alt_data_end+0xfffe08a8>
   1fd20:	bc400007 	ldb	r17,0(r23)
   1fd24:	003a6506 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1fd28:	9080040c 	andi	r2,r18,16
   1fd2c:	10010126 	beq	r2,zero,20134 <___svfprintf_internal_r+0x1bcc>
   1fd30:	d8c02e17 	ldw	r3,184(sp)
   1fd34:	d9002f17 	ldw	r4,188(sp)
   1fd38:	18800017 	ldw	r2,0(r3)
   1fd3c:	18c00104 	addi	r3,r3,4
   1fd40:	d8c02e15 	stw	r3,184(sp)
   1fd44:	11000015 	stw	r4,0(r2)
   1fd48:	003a3206 	br	1e614 <__alt_data_end+0xfffdfe14>
   1fd4c:	d9002a17 	ldw	r4,168(sp)
   1fd50:	d8002785 	stb	zero,158(sp)
   1fd54:	203d8d16 	blt	r4,zero,1f38c <__alt_data_end+0xfffe0b8c>
   1fd58:	00bfdfc4 	movi	r2,-129
   1fd5c:	90a4703a 	and	r18,r18,r2
   1fd60:	003ad506 	br	1e8b8 <__alt_data_end+0xfffe00b8>
   1fd64:	014000f4 	movhi	r5,3
   1fd68:	29682084 	addi	r5,r5,-24446
   1fd6c:	d9402c15 	stw	r5,176(sp)
   1fd70:	d9402c17 	ldw	r5,176(sp)
   1fd74:	1c47883a 	add	r3,r3,r17
   1fd78:	10800044 	addi	r2,r2,1
   1fd7c:	41400015 	stw	r5,0(r8)
   1fd80:	44400115 	stw	r17,4(r8)
   1fd84:	d8c02015 	stw	r3,128(sp)
   1fd88:	d8801f15 	stw	r2,124(sp)
   1fd8c:	010001c4 	movi	r4,7
   1fd90:	20bf3016 	blt	r4,r2,1fa54 <__alt_data_end+0xfffe1254>
   1fd94:	42000204 	addi	r8,r8,8
   1fd98:	003f3506 	br	1fa70 <__alt_data_end+0xfffe1270>
   1fd9c:	010000f4 	movhi	r4,3
   1fda0:	21282084 	addi	r4,r4,-24446
   1fda4:	d9002c15 	stw	r4,176(sp)
   1fda8:	003c3c06 	br	1ee9c <__alt_data_end+0xfffe069c>
   1fdac:	d9402d17 	ldw	r5,180(sp)
   1fdb0:	d9801e04 	addi	r6,sp,120
   1fdb4:	9809883a 	mov	r4,r19
   1fdb8:	00230fc0 	call	230fc <__ssprint_r>
   1fdbc:	103ad11e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1fdc0:	d8c02017 	ldw	r3,128(sp)
   1fdc4:	da000404 	addi	r8,sp,16
   1fdc8:	003d9306 	br	1f418 <__alt_data_end+0xfffe0c18>
   1fdcc:	d8801f17 	ldw	r2,124(sp)
   1fdd0:	014000f4 	movhi	r5,3
   1fdd4:	01000044 	movi	r4,1
   1fdd8:	18c00044 	addi	r3,r3,1
   1fddc:	10800044 	addi	r2,r2,1
   1fde0:	29670704 	addi	r5,r5,-25572
   1fde4:	41000115 	stw	r4,4(r8)
   1fde8:	41400015 	stw	r5,0(r8)
   1fdec:	d8c02015 	stw	r3,128(sp)
   1fdf0:	d8801f15 	stw	r2,124(sp)
   1fdf4:	010001c4 	movi	r4,7
   1fdf8:	2080b516 	blt	r4,r2,200d0 <___svfprintf_internal_r+0x1b68>
   1fdfc:	42000204 	addi	r8,r8,8
   1fe00:	8800041e 	bne	r17,zero,1fe14 <___svfprintf_internal_r+0x18ac>
   1fe04:	d8803317 	ldw	r2,204(sp)
   1fe08:	1000021e 	bne	r2,zero,1fe14 <___svfprintf_internal_r+0x18ac>
   1fe0c:	9080004c 	andi	r2,r18,1
   1fe10:	103c3926 	beq	r2,zero,1eef8 <__alt_data_end+0xfffe06f8>
   1fe14:	d9003817 	ldw	r4,224(sp)
   1fe18:	d8801f17 	ldw	r2,124(sp)
   1fe1c:	d9403417 	ldw	r5,208(sp)
   1fe20:	20c7883a 	add	r3,r4,r3
   1fe24:	10800044 	addi	r2,r2,1
   1fe28:	41000115 	stw	r4,4(r8)
   1fe2c:	41400015 	stw	r5,0(r8)
   1fe30:	d8c02015 	stw	r3,128(sp)
   1fe34:	d8801f15 	stw	r2,124(sp)
   1fe38:	010001c4 	movi	r4,7
   1fe3c:	20818016 	blt	r4,r2,20440 <___svfprintf_internal_r+0x1ed8>
   1fe40:	42000204 	addi	r8,r8,8
   1fe44:	0463c83a 	sub	r17,zero,r17
   1fe48:	0440cb0e 	bge	zero,r17,20178 <___svfprintf_internal_r+0x1c10>
   1fe4c:	05800404 	movi	r22,16
   1fe50:	b440e80e 	bge	r22,r17,201f4 <___svfprintf_internal_r+0x1c8c>
   1fe54:	014000f4 	movhi	r5,3
   1fe58:	29682084 	addi	r5,r5,-24446
   1fe5c:	d9402c15 	stw	r5,176(sp)
   1fe60:	070001c4 	movi	fp,7
   1fe64:	dd002d17 	ldw	r20,180(sp)
   1fe68:	00000306 	br	1fe78 <___svfprintf_internal_r+0x1910>
   1fe6c:	42000204 	addi	r8,r8,8
   1fe70:	8c7ffc04 	addi	r17,r17,-16
   1fe74:	b440e20e 	bge	r22,r17,20200 <___svfprintf_internal_r+0x1c98>
   1fe78:	18c00404 	addi	r3,r3,16
   1fe7c:	10800044 	addi	r2,r2,1
   1fe80:	45400015 	stw	r21,0(r8)
   1fe84:	45800115 	stw	r22,4(r8)
   1fe88:	d8c02015 	stw	r3,128(sp)
   1fe8c:	d8801f15 	stw	r2,124(sp)
   1fe90:	e0bff60e 	bge	fp,r2,1fe6c <__alt_data_end+0xfffe166c>
   1fe94:	d9801e04 	addi	r6,sp,120
   1fe98:	a00b883a 	mov	r5,r20
   1fe9c:	9809883a 	mov	r4,r19
   1fea0:	00230fc0 	call	230fc <__ssprint_r>
   1fea4:	103a971e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1fea8:	d8c02017 	ldw	r3,128(sp)
   1feac:	d8801f17 	ldw	r2,124(sp)
   1feb0:	da000404 	addi	r8,sp,16
   1feb4:	003fee06 	br	1fe70 <__alt_data_end+0xfffe1670>
   1feb8:	d9002e17 	ldw	r4,184(sp)
   1febc:	d9402a17 	ldw	r5,168(sp)
   1fec0:	002d883a 	mov	r22,zero
   1fec4:	20800104 	addi	r2,r4,4
   1fec8:	25000017 	ldw	r20,0(r4)
   1fecc:	283e7d0e 	bge	r5,zero,1f8c4 <__alt_data_end+0xfffe10c4>
   1fed0:	003eda06 	br	1fa3c <__alt_data_end+0xfffe123c>
   1fed4:	d9002e17 	ldw	r4,184(sp)
   1fed8:	d9402a17 	ldw	r5,168(sp)
   1fedc:	002d883a 	mov	r22,zero
   1fee0:	20800104 	addi	r2,r4,4
   1fee4:	25000017 	ldw	r20,0(r4)
   1fee8:	283e2d0e 	bge	r5,zero,1f7a0 <__alt_data_end+0xfffe0fa0>
   1feec:	003f6b06 	br	1fc9c <__alt_data_end+0xfffe149c>
   1fef0:	d8c02e15 	stw	r3,184(sp)
   1fef4:	0039883a 	mov	fp,zero
   1fef8:	003ed206 	br	1fa44 <__alt_data_end+0xfffe1244>
   1fefc:	bc400043 	ldbu	r17,1(r23)
   1ff00:	84000814 	ori	r16,r16,32
   1ff04:	bdc00044 	addi	r23,r23,1
   1ff08:	8c403fcc 	andi	r17,r17,255
   1ff0c:	8c40201c 	xori	r17,r17,128
   1ff10:	8c7fe004 	addi	r17,r17,-128
   1ff14:	0039e906 	br	1e6bc <__alt_data_end+0xfffdfebc>
   1ff18:	d9402d17 	ldw	r5,180(sp)
   1ff1c:	d9801e04 	addi	r6,sp,120
   1ff20:	9809883a 	mov	r4,r19
   1ff24:	00230fc0 	call	230fc <__ssprint_r>
   1ff28:	103a761e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   1ff2c:	d8c02017 	ldw	r3,128(sp)
   1ff30:	da000404 	addi	r8,sp,16
   1ff34:	003d4a06 	br	1f460 <__alt_data_end+0xfffe0c60>
   1ff38:	d9002a17 	ldw	r4,168(sp)
   1ff3c:	05bff7c4 	movi	r22,-33
   1ff40:	00bfffc4 	movi	r2,-1
   1ff44:	8dac703a 	and	r22,r17,r22
   1ff48:	20806a26 	beq	r4,r2,200f4 <___svfprintf_internal_r+0x1b8c>
   1ff4c:	008011c4 	movi	r2,71
   1ff50:	b0813726 	beq	r22,r2,20430 <___svfprintf_internal_r+0x1ec8>
   1ff54:	d9003717 	ldw	r4,220(sp)
   1ff58:	90c04014 	ori	r3,r18,256
   1ff5c:	d8c02c15 	stw	r3,176(sp)
   1ff60:	20015d16 	blt	r4,zero,204d8 <___svfprintf_internal_r+0x1f70>
   1ff64:	dd003717 	ldw	r20,220(sp)
   1ff68:	d8002905 	stb	zero,164(sp)
   1ff6c:	00801984 	movi	r2,102
   1ff70:	88814026 	beq	r17,r2,20474 <___svfprintf_internal_r+0x1f0c>
   1ff74:	00801184 	movi	r2,70
   1ff78:	88817126 	beq	r17,r2,20540 <___svfprintf_internal_r+0x1fd8>
   1ff7c:	00801144 	movi	r2,69
   1ff80:	b0816226 	beq	r22,r2,2050c <___svfprintf_internal_r+0x1fa4>
   1ff84:	d8c02a17 	ldw	r3,168(sp)
   1ff88:	d8802104 	addi	r2,sp,132
   1ff8c:	d8800315 	stw	r2,12(sp)
   1ff90:	d9403617 	ldw	r5,216(sp)
   1ff94:	d8802504 	addi	r2,sp,148
   1ff98:	d8800215 	stw	r2,8(sp)
   1ff9c:	d8802604 	addi	r2,sp,152
   1ffa0:	d8c00015 	stw	r3,0(sp)
   1ffa4:	d8800115 	stw	r2,4(sp)
   1ffa8:	01c00084 	movi	r7,2
   1ffac:	a00d883a 	mov	r6,r20
   1ffb0:	9809883a 	mov	r4,r19
   1ffb4:	d8c03d15 	stw	r3,244(sp)
   1ffb8:	da003e15 	stw	r8,248(sp)
   1ffbc:	001814c0 	call	1814c <_dtoa_r>
   1ffc0:	1021883a 	mov	r16,r2
   1ffc4:	008019c4 	movi	r2,103
   1ffc8:	d8c03d17 	ldw	r3,244(sp)
   1ffcc:	da003e17 	ldw	r8,248(sp)
   1ffd0:	8880e726 	beq	r17,r2,20370 <___svfprintf_internal_r+0x1e08>
   1ffd4:	008011c4 	movi	r2,71
   1ffd8:	8880d426 	beq	r17,r2,2032c <___svfprintf_internal_r+0x1dc4>
   1ffdc:	80f9883a 	add	fp,r16,r3
   1ffe0:	d9003617 	ldw	r4,216(sp)
   1ffe4:	000d883a 	mov	r6,zero
   1ffe8:	000f883a 	mov	r7,zero
   1ffec:	a00b883a 	mov	r5,r20
   1fff0:	da003e15 	stw	r8,248(sp)
   1fff4:	00273980 	call	27398 <__eqdf2>
   1fff8:	da003e17 	ldw	r8,248(sp)
   1fffc:	1000e426 	beq	r2,zero,20390 <___svfprintf_internal_r+0x1e28>
   20000:	d8802117 	ldw	r2,132(sp)
   20004:	1700062e 	bgeu	r2,fp,20020 <___svfprintf_internal_r+0x1ab8>
   20008:	01000c04 	movi	r4,48
   2000c:	10c00044 	addi	r3,r2,1
   20010:	d8c02115 	stw	r3,132(sp)
   20014:	11000005 	stb	r4,0(r2)
   20018:	d8802117 	ldw	r2,132(sp)
   2001c:	173ffb36 	bltu	r2,fp,2000c <__alt_data_end+0xfffe180c>
   20020:	1405c83a 	sub	r2,r2,r16
   20024:	d8803315 	stw	r2,204(sp)
   20028:	008011c4 	movi	r2,71
   2002c:	b080c526 	beq	r22,r2,20344 <___svfprintf_internal_r+0x1ddc>
   20030:	00801944 	movi	r2,101
   20034:	1441d80e 	bge	r2,r17,20798 <___svfprintf_internal_r+0x2230>
   20038:	d8c02617 	ldw	r3,152(sp)
   2003c:	00801984 	movi	r2,102
   20040:	d8c03215 	stw	r3,200(sp)
   20044:	88813426 	beq	r17,r2,20518 <___svfprintf_internal_r+0x1fb0>
   20048:	d8c03217 	ldw	r3,200(sp)
   2004c:	d9003317 	ldw	r4,204(sp)
   20050:	19012516 	blt	r3,r4,204e8 <___svfprintf_internal_r+0x1f80>
   20054:	9480004c 	andi	r18,r18,1
   20058:	9001841e 	bne	r18,zero,2066c <___svfprintf_internal_r+0x2104>
   2005c:	1805883a 	mov	r2,r3
   20060:	1801cb16 	blt	r3,zero,20790 <___svfprintf_internal_r+0x2228>
   20064:	d8c03217 	ldw	r3,200(sp)
   20068:	044019c4 	movi	r17,103
   2006c:	d8c02b15 	stw	r3,172(sp)
   20070:	df002907 	ldb	fp,164(sp)
   20074:	e000a61e 	bne	fp,zero,20310 <___svfprintf_internal_r+0x1da8>
   20078:	df002783 	ldbu	fp,158(sp)
   2007c:	d8802915 	stw	r2,164(sp)
   20080:	dc802c17 	ldw	r18,176(sp)
   20084:	d8002a15 	stw	zero,168(sp)
   20088:	003af506 	br	1ec60 <__alt_data_end+0xfffe0460>
   2008c:	040000f4 	movhi	r16,3
   20090:	8426f704 	addi	r16,r16,-25636
   20094:	003a7e06 	br	1ea90 <__alt_data_end+0xfffe0290>
   20098:	d9003917 	ldw	r4,228(sp)
   2009c:	04001004 	movi	r16,64
   200a0:	800b883a 	mov	r5,r16
   200a4:	00126340 	call	12634 <_malloc_r>
   200a8:	d9002d17 	ldw	r4,180(sp)
   200ac:	20800015 	stw	r2,0(r4)
   200b0:	20800415 	stw	r2,16(r4)
   200b4:	1001d026 	beq	r2,zero,207f8 <___svfprintf_internal_r+0x2290>
   200b8:	d8802d17 	ldw	r2,180(sp)
   200bc:	14000515 	stw	r16,20(r2)
   200c0:	00394406 	br	1e5d4 <__alt_data_end+0xfffdfdd4>
   200c4:	040000f4 	movhi	r16,3
   200c8:	8426f904 	addi	r16,r16,-25628
   200cc:	003ee106 	br	1fc54 <__alt_data_end+0xfffe1454>
   200d0:	d9402d17 	ldw	r5,180(sp)
   200d4:	d9801e04 	addi	r6,sp,120
   200d8:	9809883a 	mov	r4,r19
   200dc:	00230fc0 	call	230fc <__ssprint_r>
   200e0:	103a081e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   200e4:	dc402617 	ldw	r17,152(sp)
   200e8:	d8c02017 	ldw	r3,128(sp)
   200ec:	da000404 	addi	r8,sp,16
   200f0:	003f4306 	br	1fe00 <__alt_data_end+0xfffe1600>
   200f4:	01400184 	movi	r5,6
   200f8:	d9402a15 	stw	r5,168(sp)
   200fc:	003f9506 	br	1ff54 <__alt_data_end+0xfffe1754>
   20100:	d8c02e17 	ldw	r3,184(sp)
   20104:	1d000017 	ldw	r20,0(r3)
   20108:	18c00104 	addi	r3,r3,4
   2010c:	d8c02e15 	stw	r3,184(sp)
   20110:	a02dd7fa 	srai	r22,r20,31
   20114:	b005883a 	mov	r2,r22
   20118:	003a7606 	br	1eaf4 <__alt_data_end+0xfffe02f4>
   2011c:	d9002e17 	ldw	r4,184(sp)
   20120:	002d883a 	mov	r22,zero
   20124:	25000017 	ldw	r20,0(r4)
   20128:	21000104 	addi	r4,r4,4
   2012c:	d9002e15 	stw	r4,184(sp)
   20130:	003bdd06 	br	1f0a8 <__alt_data_end+0xfffe08a8>
   20134:	9480100c 	andi	r18,r18,64
   20138:	90006e26 	beq	r18,zero,202f4 <___svfprintf_internal_r+0x1d8c>
   2013c:	d9402e17 	ldw	r5,184(sp)
   20140:	d8c02f17 	ldw	r3,188(sp)
   20144:	28800017 	ldw	r2,0(r5)
   20148:	29400104 	addi	r5,r5,4
   2014c:	d9402e15 	stw	r5,184(sp)
   20150:	10c0000d 	sth	r3,0(r2)
   20154:	00392f06 	br	1e614 <__alt_data_end+0xfffdfe14>
   20158:	d9402d17 	ldw	r5,180(sp)
   2015c:	d9801e04 	addi	r6,sp,120
   20160:	9809883a 	mov	r4,r19
   20164:	00230fc0 	call	230fc <__ssprint_r>
   20168:	1039e61e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   2016c:	d8c02017 	ldw	r3,128(sp)
   20170:	d8801f17 	ldw	r2,124(sp)
   20174:	da000404 	addi	r8,sp,16
   20178:	d9403317 	ldw	r5,204(sp)
   2017c:	10800044 	addi	r2,r2,1
   20180:	44000015 	stw	r16,0(r8)
   20184:	28c7883a 	add	r3,r5,r3
   20188:	003b5506 	br	1eee0 <__alt_data_end+0xfffe06e0>
   2018c:	8009883a 	mov	r4,r16
   20190:	df003e15 	stw	fp,248(sp)
   20194:	0013f440 	call	13f44 <strlen>
   20198:	d8802b15 	stw	r2,172(sp)
   2019c:	da003e17 	ldw	r8,248(sp)
   201a0:	103c160e 	bge	r2,zero,1f1fc <__alt_data_end+0xfffe09fc>
   201a4:	0005883a 	mov	r2,zero
   201a8:	003c1406 	br	1f1fc <__alt_data_end+0xfffe09fc>
   201ac:	00bfffc4 	movi	r2,-1
   201b0:	0039d906 	br	1e918 <__alt_data_end+0xfffe0118>
   201b4:	010000f4 	movhi	r4,3
   201b8:	21282484 	addi	r4,r4,-24430
   201bc:	d9003515 	stw	r4,212(sp)
   201c0:	003ae406 	br	1ed54 <__alt_data_end+0xfffe0554>
   201c4:	013fffc4 	movi	r4,-1
   201c8:	0039fa06 	br	1e9b4 <__alt_data_end+0xfffe01b4>
   201cc:	d9402d17 	ldw	r5,180(sp)
   201d0:	d9801e04 	addi	r6,sp,120
   201d4:	9809883a 	mov	r4,r19
   201d8:	00230fc0 	call	230fc <__ssprint_r>
   201dc:	1039c91e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   201e0:	d8c02017 	ldw	r3,128(sp)
   201e4:	da000404 	addi	r8,sp,16
   201e8:	003d8406 	br	1f7fc <__alt_data_end+0xfffe0ffc>
   201ec:	0023883a 	mov	r17,zero
   201f0:	003d8306 	br	1f800 <__alt_data_end+0xfffe1000>
   201f4:	010000f4 	movhi	r4,3
   201f8:	21282084 	addi	r4,r4,-24446
   201fc:	d9002c15 	stw	r4,176(sp)
   20200:	d9002c17 	ldw	r4,176(sp)
   20204:	1c47883a 	add	r3,r3,r17
   20208:	10800044 	addi	r2,r2,1
   2020c:	41000015 	stw	r4,0(r8)
   20210:	44400115 	stw	r17,4(r8)
   20214:	d8c02015 	stw	r3,128(sp)
   20218:	d8801f15 	stw	r2,124(sp)
   2021c:	010001c4 	movi	r4,7
   20220:	20bfcd16 	blt	r4,r2,20158 <__alt_data_end+0xfffe1958>
   20224:	42000204 	addi	r8,r8,8
   20228:	003fd306 	br	20178 <__alt_data_end+0xfffe1978>
   2022c:	d9402d17 	ldw	r5,180(sp)
   20230:	d9801e04 	addi	r6,sp,120
   20234:	9809883a 	mov	r4,r19
   20238:	00230fc0 	call	230fc <__ssprint_r>
   2023c:	1039b11e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   20240:	d8802617 	ldw	r2,152(sp)
   20244:	d8c02017 	ldw	r3,128(sp)
   20248:	da000404 	addi	r8,sp,16
   2024c:	003e1c06 	br	1fac0 <__alt_data_end+0xfffe12c0>
   20250:	d8802a17 	ldw	r2,168(sp)
   20254:	00c00184 	movi	r3,6
   20258:	1880012e 	bgeu	r3,r2,20260 <___svfprintf_internal_r+0x1cf8>
   2025c:	1805883a 	mov	r2,r3
   20260:	d8802b15 	stw	r2,172(sp)
   20264:	1000f316 	blt	r2,zero,20634 <___svfprintf_internal_r+0x20cc>
   20268:	040000f4 	movhi	r16,3
   2026c:	d8802915 	stw	r2,164(sp)
   20270:	dd002e15 	stw	r20,184(sp)
   20274:	d8002a15 	stw	zero,168(sp)
   20278:	d8003215 	stw	zero,200(sp)
   2027c:	84270504 	addi	r16,r16,-25580
   20280:	0039883a 	mov	fp,zero
   20284:	003a7d06 	br	1ec7c <__alt_data_end+0xfffe047c>
   20288:	010000f4 	movhi	r4,3
   2028c:	21282484 	addi	r4,r4,-24430
   20290:	d9003515 	stw	r4,212(sp)
   20294:	003b3d06 	br	1ef8c <__alt_data_end+0xfffe078c>
   20298:	d9402d17 	ldw	r5,180(sp)
   2029c:	d9801e04 	addi	r6,sp,120
   202a0:	9809883a 	mov	r4,r19
   202a4:	00230fc0 	call	230fc <__ssprint_r>
   202a8:	1039961e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   202ac:	d8802617 	ldw	r2,152(sp)
   202b0:	d9403317 	ldw	r5,204(sp)
   202b4:	d8c02017 	ldw	r3,128(sp)
   202b8:	da000404 	addi	r8,sp,16
   202bc:	2885c83a 	sub	r2,r5,r2
   202c0:	003e1006 	br	1fb04 <__alt_data_end+0xfffe1304>
   202c4:	00800044 	movi	r2,1
   202c8:	10803fcc 	andi	r2,r2,255
   202cc:	00c00044 	movi	r3,1
   202d0:	10fa1026 	beq	r2,r3,1eb14 <__alt_data_end+0xfffe0314>
   202d4:	00c00084 	movi	r3,2
   202d8:	10fb8226 	beq	r2,r3,1f0e4 <__alt_data_end+0xfffe08e4>
   202dc:	003a4206 	br	1ebe8 <__alt_data_end+0xfffe03e8>
   202e0:	0021883a 	mov	r16,zero
   202e4:	003e0806 	br	1fb08 <__alt_data_end+0xfffe1308>
   202e8:	07000b44 	movi	fp,45
   202ec:	df002785 	stb	fp,158(sp)
   202f0:	0039e306 	br	1ea80 <__alt_data_end+0xfffe0280>
   202f4:	d9002e17 	ldw	r4,184(sp)
   202f8:	d9402f17 	ldw	r5,188(sp)
   202fc:	20800017 	ldw	r2,0(r4)
   20300:	21000104 	addi	r4,r4,4
   20304:	d9002e15 	stw	r4,184(sp)
   20308:	11400015 	stw	r5,0(r2)
   2030c:	0038c106 	br	1e614 <__alt_data_end+0xfffdfe14>
   20310:	00c00b44 	movi	r3,45
   20314:	d8c02785 	stb	r3,158(sp)
   20318:	d8802915 	stw	r2,164(sp)
   2031c:	dc802c17 	ldw	r18,176(sp)
   20320:	d8002a15 	stw	zero,168(sp)
   20324:	07000b44 	movi	fp,45
   20328:	003a5106 	br	1ec70 <__alt_data_end+0xfffe0470>
   2032c:	9080004c 	andi	r2,r18,1
   20330:	1000941e 	bne	r2,zero,20584 <___svfprintf_internal_r+0x201c>
   20334:	d8802117 	ldw	r2,132(sp)
   20338:	1405c83a 	sub	r2,r2,r16
   2033c:	d8803315 	stw	r2,204(sp)
   20340:	b441151e 	bne	r22,r17,20798 <___svfprintf_internal_r+0x2230>
   20344:	dd802617 	ldw	r22,152(sp)
   20348:	00bfff44 	movi	r2,-3
   2034c:	b0801a16 	blt	r22,r2,203b8 <___svfprintf_internal_r+0x1e50>
   20350:	d9402a17 	ldw	r5,168(sp)
   20354:	2d801816 	blt	r5,r22,203b8 <___svfprintf_internal_r+0x1e50>
   20358:	dd803215 	stw	r22,200(sp)
   2035c:	003f3a06 	br	20048 <__alt_data_end+0xfffe1848>
   20360:	1025883a 	mov	r18,r2
   20364:	0039883a 	mov	fp,zero
   20368:	00800084 	movi	r2,2
   2036c:	003fd606 	br	202c8 <__alt_data_end+0xfffe1ac8>
   20370:	9080004c 	andi	r2,r18,1
   20374:	103f191e 	bne	r2,zero,1ffdc <__alt_data_end+0xfffe17dc>
   20378:	d8802117 	ldw	r2,132(sp)
   2037c:	003f2806 	br	20020 <__alt_data_end+0xfffe1820>
   20380:	010000f4 	movhi	r4,3
   20384:	21282084 	addi	r4,r4,-24446
   20388:	d9002c15 	stw	r4,176(sp)
   2038c:	003c7c06 	br	1f580 <__alt_data_end+0xfffe0d80>
   20390:	e005883a 	mov	r2,fp
   20394:	003f2206 	br	20020 <__alt_data_end+0xfffe1820>
   20398:	d9002a17 	ldw	r4,168(sp)
   2039c:	df002783 	ldbu	fp,158(sp)
   203a0:	dd002e15 	stw	r20,184(sp)
   203a4:	d9002915 	stw	r4,164(sp)
   203a8:	d9002b15 	stw	r4,172(sp)
   203ac:	d8002a15 	stw	zero,168(sp)
   203b0:	d8003215 	stw	zero,200(sp)
   203b4:	003a2a06 	br	1ec60 <__alt_data_end+0xfffe0460>
   203b8:	8c7fff84 	addi	r17,r17,-2
   203bc:	b5bfffc4 	addi	r22,r22,-1
   203c0:	dd802615 	stw	r22,152(sp)
   203c4:	dc4022c5 	stb	r17,139(sp)
   203c8:	b000c316 	blt	r22,zero,206d8 <___svfprintf_internal_r+0x2170>
   203cc:	00800ac4 	movi	r2,43
   203d0:	d8802305 	stb	r2,140(sp)
   203d4:	00800244 	movi	r2,9
   203d8:	15806e16 	blt	r2,r22,20594 <___svfprintf_internal_r+0x202c>
   203dc:	00800c04 	movi	r2,48
   203e0:	b5800c04 	addi	r22,r22,48
   203e4:	d8802345 	stb	r2,141(sp)
   203e8:	dd802385 	stb	r22,142(sp)
   203ec:	d88023c4 	addi	r2,sp,143
   203f0:	df0022c4 	addi	fp,sp,139
   203f4:	d8c03317 	ldw	r3,204(sp)
   203f8:	1739c83a 	sub	fp,r2,fp
   203fc:	d9003317 	ldw	r4,204(sp)
   20400:	e0c7883a 	add	r3,fp,r3
   20404:	df003b15 	stw	fp,236(sp)
   20408:	d8c02b15 	stw	r3,172(sp)
   2040c:	00800044 	movi	r2,1
   20410:	1100b70e 	bge	r2,r4,206f0 <___svfprintf_internal_r+0x2188>
   20414:	d8c02b17 	ldw	r3,172(sp)
   20418:	18c00044 	addi	r3,r3,1
   2041c:	d8c02b15 	stw	r3,172(sp)
   20420:	1805883a 	mov	r2,r3
   20424:	1800b016 	blt	r3,zero,206e8 <___svfprintf_internal_r+0x2180>
   20428:	d8003215 	stw	zero,200(sp)
   2042c:	003f1006 	br	20070 <__alt_data_end+0xfffe1870>
   20430:	d8802a17 	ldw	r2,168(sp)
   20434:	103ec71e 	bne	r2,zero,1ff54 <__alt_data_end+0xfffe1754>
   20438:	dc002a15 	stw	r16,168(sp)
   2043c:	003ec506 	br	1ff54 <__alt_data_end+0xfffe1754>
   20440:	d9402d17 	ldw	r5,180(sp)
   20444:	d9801e04 	addi	r6,sp,120
   20448:	9809883a 	mov	r4,r19
   2044c:	00230fc0 	call	230fc <__ssprint_r>
   20450:	10392c1e 	bne	r2,zero,1e904 <__alt_data_end+0xfffe0104>
   20454:	dc402617 	ldw	r17,152(sp)
   20458:	d8c02017 	ldw	r3,128(sp)
   2045c:	d8801f17 	ldw	r2,124(sp)
   20460:	da000404 	addi	r8,sp,16
   20464:	003e7706 	br	1fe44 <__alt_data_end+0xfffe1644>
   20468:	182f883a 	mov	r23,r3
   2046c:	d8002a15 	stw	zero,168(sp)
   20470:	00389306 	br	1e6c0 <__alt_data_end+0xfffdfec0>
   20474:	d8c02a17 	ldw	r3,168(sp)
   20478:	d8802104 	addi	r2,sp,132
   2047c:	d8800315 	stw	r2,12(sp)
   20480:	d9403617 	ldw	r5,216(sp)
   20484:	d8802504 	addi	r2,sp,148
   20488:	d8800215 	stw	r2,8(sp)
   2048c:	d8802604 	addi	r2,sp,152
   20490:	d8c00015 	stw	r3,0(sp)
   20494:	9809883a 	mov	r4,r19
   20498:	d8800115 	stw	r2,4(sp)
   2049c:	01c000c4 	movi	r7,3
   204a0:	a00d883a 	mov	r6,r20
   204a4:	da003e15 	stw	r8,248(sp)
   204a8:	001814c0 	call	1814c <_dtoa_r>
   204ac:	d9002a17 	ldw	r4,168(sp)
   204b0:	da003e17 	ldw	r8,248(sp)
   204b4:	1021883a 	mov	r16,r2
   204b8:	1139883a 	add	fp,r2,r4
   204bc:	2007883a 	mov	r3,r4
   204c0:	81000007 	ldb	r4,0(r16)
   204c4:	00800c04 	movi	r2,48
   204c8:	20806f26 	beq	r4,r2,20688 <___svfprintf_internal_r+0x2120>
   204cc:	d8c02617 	ldw	r3,152(sp)
   204d0:	e0f9883a 	add	fp,fp,r3
   204d4:	003ec206 	br	1ffe0 <__alt_data_end+0xfffe17e0>
   204d8:	00c00b44 	movi	r3,45
   204dc:	2520003c 	xorhi	r20,r4,32768
   204e0:	d8c02905 	stb	r3,164(sp)
   204e4:	003ea106 	br	1ff6c <__alt_data_end+0xfffe176c>
   204e8:	d8c03217 	ldw	r3,200(sp)
   204ec:	00c0890e 	bge	zero,r3,20714 <___svfprintf_internal_r+0x21ac>
   204f0:	00800044 	movi	r2,1
   204f4:	d9003317 	ldw	r4,204(sp)
   204f8:	1105883a 	add	r2,r2,r4
   204fc:	d8802b15 	stw	r2,172(sp)
   20500:	10005f16 	blt	r2,zero,20680 <___svfprintf_internal_r+0x2118>
   20504:	044019c4 	movi	r17,103
   20508:	003ed906 	br	20070 <__alt_data_end+0xfffe1870>
   2050c:	d9002a17 	ldw	r4,168(sp)
   20510:	20c00044 	addi	r3,r4,1
   20514:	003e9c06 	br	1ff88 <__alt_data_end+0xfffe1788>
   20518:	d9002a17 	ldw	r4,168(sp)
   2051c:	00c0680e 	bge	zero,r3,206c0 <___svfprintf_internal_r+0x2158>
   20520:	2000461e 	bne	r4,zero,2063c <___svfprintf_internal_r+0x20d4>
   20524:	9480004c 	andi	r18,r18,1
   20528:	9000441e 	bne	r18,zero,2063c <___svfprintf_internal_r+0x20d4>
   2052c:	1805883a 	mov	r2,r3
   20530:	1800a116 	blt	r3,zero,207b8 <___svfprintf_internal_r+0x2250>
   20534:	d8c03217 	ldw	r3,200(sp)
   20538:	d8c02b15 	stw	r3,172(sp)
   2053c:	003ecc06 	br	20070 <__alt_data_end+0xfffe1870>
   20540:	d9402a17 	ldw	r5,168(sp)
   20544:	d8802104 	addi	r2,sp,132
   20548:	d8800315 	stw	r2,12(sp)
   2054c:	d9400015 	stw	r5,0(sp)
   20550:	d8802504 	addi	r2,sp,148
   20554:	d9403617 	ldw	r5,216(sp)
   20558:	d8800215 	stw	r2,8(sp)
   2055c:	d8802604 	addi	r2,sp,152
   20560:	d8800115 	stw	r2,4(sp)
   20564:	01c000c4 	movi	r7,3
   20568:	a00d883a 	mov	r6,r20
   2056c:	9809883a 	mov	r4,r19
   20570:	da003e15 	stw	r8,248(sp)
   20574:	001814c0 	call	1814c <_dtoa_r>
   20578:	d8c02a17 	ldw	r3,168(sp)
   2057c:	da003e17 	ldw	r8,248(sp)
   20580:	1021883a 	mov	r16,r2
   20584:	00801184 	movi	r2,70
   20588:	80f9883a 	add	fp,r16,r3
   2058c:	88bfcc26 	beq	r17,r2,204c0 <__alt_data_end+0xfffe1cc0>
   20590:	003e9306 	br	1ffe0 <__alt_data_end+0xfffe17e0>
   20594:	df0022c4 	addi	fp,sp,139
   20598:	dc002a15 	stw	r16,168(sp)
   2059c:	9829883a 	mov	r20,r19
   205a0:	e021883a 	mov	r16,fp
   205a4:	4027883a 	mov	r19,r8
   205a8:	b009883a 	mov	r4,r22
   205ac:	01400284 	movi	r5,10
   205b0:	0025dc80 	call	25dc8 <__modsi3>
   205b4:	10800c04 	addi	r2,r2,48
   205b8:	843fffc4 	addi	r16,r16,-1
   205bc:	b009883a 	mov	r4,r22
   205c0:	01400284 	movi	r5,10
   205c4:	80800005 	stb	r2,0(r16)
   205c8:	0025d440 	call	25d44 <__divsi3>
   205cc:	102d883a 	mov	r22,r2
   205d0:	00800244 	movi	r2,9
   205d4:	15bff416 	blt	r2,r22,205a8 <__alt_data_end+0xfffe1da8>
   205d8:	9811883a 	mov	r8,r19
   205dc:	b0800c04 	addi	r2,r22,48
   205e0:	a027883a 	mov	r19,r20
   205e4:	8029883a 	mov	r20,r16
   205e8:	a17fffc4 	addi	r5,r20,-1
   205ec:	a0bfffc5 	stb	r2,-1(r20)
   205f0:	dc002a17 	ldw	r16,168(sp)
   205f4:	2f00782e 	bgeu	r5,fp,207d8 <___svfprintf_internal_r+0x2270>
   205f8:	d9c02384 	addi	r7,sp,142
   205fc:	3d0fc83a 	sub	r7,r7,r20
   20600:	d9002344 	addi	r4,sp,141
   20604:	e1cf883a 	add	r7,fp,r7
   20608:	00000106 	br	20610 <___svfprintf_internal_r+0x20a8>
   2060c:	28800003 	ldbu	r2,0(r5)
   20610:	20800005 	stb	r2,0(r4)
   20614:	21000044 	addi	r4,r4,1
   20618:	29400044 	addi	r5,r5,1
   2061c:	21fffb1e 	bne	r4,r7,2060c <__alt_data_end+0xfffe1e0c>
   20620:	d8802304 	addi	r2,sp,140
   20624:	1505c83a 	sub	r2,r2,r20
   20628:	d8c02344 	addi	r3,sp,141
   2062c:	1885883a 	add	r2,r3,r2
   20630:	003f7006 	br	203f4 <__alt_data_end+0xfffe1bf4>
   20634:	0005883a 	mov	r2,zero
   20638:	003f0b06 	br	20268 <__alt_data_end+0xfffe1a68>
   2063c:	d9002a17 	ldw	r4,168(sp)
   20640:	d8c03217 	ldw	r3,200(sp)
   20644:	20800044 	addi	r2,r4,1
   20648:	1885883a 	add	r2,r3,r2
   2064c:	d8802b15 	stw	r2,172(sp)
   20650:	103e870e 	bge	r2,zero,20070 <__alt_data_end+0xfffe1870>
   20654:	0005883a 	mov	r2,zero
   20658:	003e8506 	br	20070 <__alt_data_end+0xfffe1870>
   2065c:	010000f4 	movhi	r4,3
   20660:	21282084 	addi	r4,r4,-24446
   20664:	d9002c15 	stw	r4,176(sp)
   20668:	003cc506 	br	1f980 <__alt_data_end+0xfffe1180>
   2066c:	d8c03217 	ldw	r3,200(sp)
   20670:	18c00044 	addi	r3,r3,1
   20674:	d8c02b15 	stw	r3,172(sp)
   20678:	1805883a 	mov	r2,r3
   2067c:	183fa10e 	bge	r3,zero,20504 <__alt_data_end+0xfffe1d04>
   20680:	0005883a 	mov	r2,zero
   20684:	003f9f06 	br	20504 <__alt_data_end+0xfffe1d04>
   20688:	d9003617 	ldw	r4,216(sp)
   2068c:	000d883a 	mov	r6,zero
   20690:	000f883a 	mov	r7,zero
   20694:	a00b883a 	mov	r5,r20
   20698:	d8c03d15 	stw	r3,244(sp)
   2069c:	da003e15 	stw	r8,248(sp)
   206a0:	00273980 	call	27398 <__eqdf2>
   206a4:	d8c03d17 	ldw	r3,244(sp)
   206a8:	da003e17 	ldw	r8,248(sp)
   206ac:	103f8726 	beq	r2,zero,204cc <__alt_data_end+0xfffe1ccc>
   206b0:	00800044 	movi	r2,1
   206b4:	10c7c83a 	sub	r3,r2,r3
   206b8:	d8c02615 	stw	r3,152(sp)
   206bc:	003f8406 	br	204d0 <__alt_data_end+0xfffe1cd0>
   206c0:	20000e1e 	bne	r4,zero,206fc <___svfprintf_internal_r+0x2194>
   206c4:	9480004c 	andi	r18,r18,1
   206c8:	90000c1e 	bne	r18,zero,206fc <___svfprintf_internal_r+0x2194>
   206cc:	00800044 	movi	r2,1
   206d0:	d8802b15 	stw	r2,172(sp)
   206d4:	003e6606 	br	20070 <__alt_data_end+0xfffe1870>
   206d8:	00800b44 	movi	r2,45
   206dc:	05adc83a 	sub	r22,zero,r22
   206e0:	d8802305 	stb	r2,140(sp)
   206e4:	003f3b06 	br	203d4 <__alt_data_end+0xfffe1bd4>
   206e8:	0005883a 	mov	r2,zero
   206ec:	003f4e06 	br	20428 <__alt_data_end+0xfffe1c28>
   206f0:	90a4703a 	and	r18,r18,r2
   206f4:	903f4a26 	beq	r18,zero,20420 <__alt_data_end+0xfffe1c20>
   206f8:	003f4606 	br	20414 <__alt_data_end+0xfffe1c14>
   206fc:	d8c02a17 	ldw	r3,168(sp)
   20700:	18c00084 	addi	r3,r3,2
   20704:	d8c02b15 	stw	r3,172(sp)
   20708:	1805883a 	mov	r2,r3
   2070c:	183e580e 	bge	r3,zero,20070 <__alt_data_end+0xfffe1870>
   20710:	003fd006 	br	20654 <__alt_data_end+0xfffe1e54>
   20714:	00800084 	movi	r2,2
   20718:	10c5c83a 	sub	r2,r2,r3
   2071c:	003f7506 	br	204f4 <__alt_data_end+0xfffe1cf4>
   20720:	d9402e17 	ldw	r5,184(sp)
   20724:	d9002e17 	ldw	r4,184(sp)
   20728:	bc400043 	ldbu	r17,1(r23)
   2072c:	29400017 	ldw	r5,0(r5)
   20730:	20800104 	addi	r2,r4,4
   20734:	d8802e15 	stw	r2,184(sp)
   20738:	d9402a15 	stw	r5,168(sp)
   2073c:	182f883a 	mov	r23,r3
   20740:	283df10e 	bge	r5,zero,1ff08 <__alt_data_end+0xfffe1708>
   20744:	8c403fcc 	andi	r17,r17,255
   20748:	017fffc4 	movi	r5,-1
   2074c:	8c40201c 	xori	r17,r17,128
   20750:	d9402a15 	stw	r5,168(sp)
   20754:	8c7fe004 	addi	r17,r17,-128
   20758:	0037d806 	br	1e6bc <__alt_data_end+0xfffdfebc>
   2075c:	9080004c 	andi	r2,r18,1
   20760:	0039883a 	mov	fp,zero
   20764:	10000726 	beq	r2,zero,20784 <___svfprintf_internal_r+0x221c>
   20768:	d8c02817 	ldw	r3,160(sp)
   2076c:	dc001dc4 	addi	r16,sp,119
   20770:	00800c04 	movi	r2,48
   20774:	1c07c83a 	sub	r3,r3,r16
   20778:	d8801dc5 	stb	r2,119(sp)
   2077c:	d8c02b15 	stw	r3,172(sp)
   20780:	00393106 	br	1ec48 <__alt_data_end+0xfffe0448>
   20784:	d8002b15 	stw	zero,172(sp)
   20788:	dc001e04 	addi	r16,sp,120
   2078c:	00392e06 	br	1ec48 <__alt_data_end+0xfffe0448>
   20790:	0005883a 	mov	r2,zero
   20794:	003e3306 	br	20064 <__alt_data_end+0xfffe1864>
   20798:	dd802617 	ldw	r22,152(sp)
   2079c:	003f0706 	br	203bc <__alt_data_end+0xfffe1bbc>
   207a0:	d8c02b03 	ldbu	r3,172(sp)
   207a4:	d8c02785 	stb	r3,158(sp)
   207a8:	003a3506 	br	1f080 <__alt_data_end+0xfffe0880>
   207ac:	d8c02b03 	ldbu	r3,172(sp)
   207b0:	d8c02785 	stb	r3,158(sp)
   207b4:	003a1706 	br	1f014 <__alt_data_end+0xfffe0814>
   207b8:	0005883a 	mov	r2,zero
   207bc:	003f5d06 	br	20534 <__alt_data_end+0xfffe1d34>
   207c0:	d8c02b03 	ldbu	r3,172(sp)
   207c4:	d8c02785 	stb	r3,158(sp)
   207c8:	0038f306 	br	1eb98 <__alt_data_end+0xfffe0398>
   207cc:	d8c02b03 	ldbu	r3,172(sp)
   207d0:	d8c02785 	stb	r3,158(sp)
   207d4:	0038be06 	br	1ead0 <__alt_data_end+0xfffe02d0>
   207d8:	d8802344 	addi	r2,sp,141
   207dc:	003f0506 	br	203f4 <__alt_data_end+0xfffe1bf4>
   207e0:	d8c02b03 	ldbu	r3,172(sp)
   207e4:	d8c02785 	stb	r3,158(sp)
   207e8:	00388b06 	br	1ea18 <__alt_data_end+0xfffe0218>
   207ec:	d8c02b03 	ldbu	r3,172(sp)
   207f0:	d8c02785 	stb	r3,158(sp)
   207f4:	003ad706 	br	1f354 <__alt_data_end+0xfffe0b54>
   207f8:	d9403917 	ldw	r5,228(sp)
   207fc:	00800304 	movi	r2,12
   20800:	28800015 	stw	r2,0(r5)
   20804:	00bfffc4 	movi	r2,-1
   20808:	00384306 	br	1e918 <__alt_data_end+0xfffe0118>
   2080c:	d8c02b03 	ldbu	r3,172(sp)
   20810:	d8c02785 	stb	r3,158(sp)
   20814:	003ab606 	br	1f2f0 <__alt_data_end+0xfffe0af0>
   20818:	d8c02b03 	ldbu	r3,172(sp)
   2081c:	d8c02785 	stb	r3,158(sp)
   20820:	003a8906 	br	1f248 <__alt_data_end+0xfffe0a48>

00020824 <__submore>:
   20824:	defffa04 	addi	sp,sp,-24
   20828:	dc000015 	stw	r16,0(sp)
   2082c:	2821883a 	mov	r16,r5
   20830:	29400c17 	ldw	r5,48(r5)
   20834:	dfc00515 	stw	ra,20(sp)
   20838:	dd000415 	stw	r20,16(sp)
   2083c:	dcc00315 	stw	r19,12(sp)
   20840:	dc800215 	stw	r18,8(sp)
   20844:	dc400115 	stw	r17,4(sp)
   20848:	80801004 	addi	r2,r16,64
   2084c:	28801726 	beq	r5,r2,208ac <__submore+0x88>
   20850:	84400d17 	ldw	r17,52(r16)
   20854:	8c67883a 	add	r19,r17,r17
   20858:	980d883a 	mov	r6,r19
   2085c:	00134900 	call	13490 <_realloc_r>
   20860:	1025883a 	mov	r18,r2
   20864:	10002226 	beq	r2,zero,208f0 <__submore+0xcc>
   20868:	1469883a 	add	r20,r2,r17
   2086c:	880d883a 	mov	r6,r17
   20870:	100b883a 	mov	r5,r2
   20874:	a009883a 	mov	r4,r20
   20878:	0012f240 	call	12f24 <memcpy>
   2087c:	0005883a 	mov	r2,zero
   20880:	85000015 	stw	r20,0(r16)
   20884:	84800c15 	stw	r18,48(r16)
   20888:	84c00d15 	stw	r19,52(r16)
   2088c:	dfc00517 	ldw	ra,20(sp)
   20890:	dd000417 	ldw	r20,16(sp)
   20894:	dcc00317 	ldw	r19,12(sp)
   20898:	dc800217 	ldw	r18,8(sp)
   2089c:	dc400117 	ldw	r17,4(sp)
   208a0:	dc000017 	ldw	r16,0(sp)
   208a4:	dec00604 	addi	sp,sp,24
   208a8:	f800283a 	ret
   208ac:	04410004 	movi	r17,1024
   208b0:	880b883a 	mov	r5,r17
   208b4:	00126340 	call	12634 <_malloc_r>
   208b8:	1007883a 	mov	r3,r2
   208bc:	10000c26 	beq	r2,zero,208f0 <__submore+0xcc>
   208c0:	80801083 	ldbu	r2,66(r16)
   208c4:	80c00c15 	stw	r3,48(r16)
   208c8:	84400d15 	stw	r17,52(r16)
   208cc:	1880ffc5 	stb	r2,1023(r3)
   208d0:	81401043 	ldbu	r5,65(r16)
   208d4:	1900ff44 	addi	r4,r3,1021
   208d8:	0005883a 	mov	r2,zero
   208dc:	1940ff85 	stb	r5,1022(r3)
   208e0:	81401003 	ldbu	r5,64(r16)
   208e4:	1940ff45 	stb	r5,1021(r3)
   208e8:	81000015 	stw	r4,0(r16)
   208ec:	003fe706 	br	2088c <__alt_data_end+0xfffe208c>
   208f0:	00bfffc4 	movi	r2,-1
   208f4:	003fe506 	br	2088c <__alt_data_end+0xfffe208c>

000208f8 <_ungetc_r>:
   208f8:	00bfffc4 	movi	r2,-1
   208fc:	28806126 	beq	r5,r2,20a84 <_ungetc_r+0x18c>
   20900:	defffb04 	addi	sp,sp,-20
   20904:	dcc00315 	stw	r19,12(sp)
   20908:	dc400115 	stw	r17,4(sp)
   2090c:	dc000015 	stw	r16,0(sp)
   20910:	dfc00415 	stw	ra,16(sp)
   20914:	dc800215 	stw	r18,8(sp)
   20918:	2023883a 	mov	r17,r4
   2091c:	3021883a 	mov	r16,r6
   20920:	2827883a 	mov	r19,r5
   20924:	20000226 	beq	r4,zero,20930 <_ungetc_r+0x38>
   20928:	20800e17 	ldw	r2,56(r4)
   2092c:	10002e26 	beq	r2,zero,209e8 <_ungetc_r+0xf0>
   20930:	80c0030b 	ldhu	r3,12(r16)
   20934:	1888000c 	andi	r2,r3,8192
   20938:	1000051e 	bne	r2,zero,20950 <_ungetc_r+0x58>
   2093c:	81001917 	ldw	r4,100(r16)
   20940:	00b7ffc4 	movi	r2,-8193
   20944:	18c80014 	ori	r3,r3,8192
   20948:	2084703a 	and	r2,r4,r2
   2094c:	80801915 	stw	r2,100(r16)
   20950:	00bff7c4 	movi	r2,-33
   20954:	1884703a 	and	r2,r3,r2
   20958:	8080030d 	sth	r2,12(r16)
   2095c:	1900010c 	andi	r4,r3,4
   20960:	2000061e 	bne	r4,zero,2097c <_ungetc_r+0x84>
   20964:	1900040c 	andi	r4,r3,16
   20968:	20001d26 	beq	r4,zero,209e0 <_ungetc_r+0xe8>
   2096c:	18c0020c 	andi	r3,r3,8
   20970:	1800331e 	bne	r3,zero,20a40 <_ungetc_r+0x148>
   20974:	10800114 	ori	r2,r2,4
   20978:	8080030d 	sth	r2,12(r16)
   2097c:	80800c17 	ldw	r2,48(r16)
   20980:	9c803fcc 	andi	r18,r19,255
   20984:	10001a26 	beq	r2,zero,209f0 <_ungetc_r+0xf8>
   20988:	80c00117 	ldw	r3,4(r16)
   2098c:	80800d17 	ldw	r2,52(r16)
   20990:	18800f0e 	bge	r3,r2,209d0 <_ungetc_r+0xd8>
   20994:	80c00017 	ldw	r3,0(r16)
   20998:	9005883a 	mov	r2,r18
   2099c:	193fffc4 	addi	r4,r3,-1
   209a0:	81000015 	stw	r4,0(r16)
   209a4:	1cffffc5 	stb	r19,-1(r3)
   209a8:	80c00117 	ldw	r3,4(r16)
   209ac:	18c00044 	addi	r3,r3,1
   209b0:	80c00115 	stw	r3,4(r16)
   209b4:	dfc00417 	ldw	ra,16(sp)
   209b8:	dcc00317 	ldw	r19,12(sp)
   209bc:	dc800217 	ldw	r18,8(sp)
   209c0:	dc400117 	ldw	r17,4(sp)
   209c4:	dc000017 	ldw	r16,0(sp)
   209c8:	dec00504 	addi	sp,sp,20
   209cc:	f800283a 	ret
   209d0:	800b883a 	mov	r5,r16
   209d4:	8809883a 	mov	r4,r17
   209d8:	00208240 	call	20824 <__submore>
   209dc:	103fed26 	beq	r2,zero,20994 <__alt_data_end+0xfffe2194>
   209e0:	00bfffc4 	movi	r2,-1
   209e4:	003ff306 	br	209b4 <__alt_data_end+0xfffe21b4>
   209e8:	00112940 	call	11294 <__sinit>
   209ec:	003fd006 	br	20930 <__alt_data_end+0xfffe2130>
   209f0:	80c00417 	ldw	r3,16(r16)
   209f4:	80800017 	ldw	r2,0(r16)
   209f8:	18000326 	beq	r3,zero,20a08 <_ungetc_r+0x110>
   209fc:	1880022e 	bgeu	r3,r2,20a08 <_ungetc_r+0x110>
   20a00:	10ffffc3 	ldbu	r3,-1(r2)
   20a04:	90c01826 	beq	r18,r3,20a68 <_ungetc_r+0x170>
   20a08:	81400117 	ldw	r5,4(r16)
   20a0c:	80800e15 	stw	r2,56(r16)
   20a10:	008000c4 	movi	r2,3
   20a14:	81001004 	addi	r4,r16,64
   20a18:	80c01084 	addi	r3,r16,66
   20a1c:	80800d15 	stw	r2,52(r16)
   20a20:	00800044 	movi	r2,1
   20a24:	80800115 	stw	r2,4(r16)
   20a28:	81400f15 	stw	r5,60(r16)
   20a2c:	81000c15 	stw	r4,48(r16)
   20a30:	84c01085 	stb	r19,66(r16)
   20a34:	80c00015 	stw	r3,0(r16)
   20a38:	9005883a 	mov	r2,r18
   20a3c:	003fdd06 	br	209b4 <__alt_data_end+0xfffe21b4>
   20a40:	800b883a 	mov	r5,r16
   20a44:	8809883a 	mov	r4,r17
   20a48:	0010ea80 	call	10ea8 <_fflush_r>
   20a4c:	103fe41e 	bne	r2,zero,209e0 <__alt_data_end+0xfffe21e0>
   20a50:	8080030b 	ldhu	r2,12(r16)
   20a54:	00fffdc4 	movi	r3,-9
   20a58:	80000215 	stw	zero,8(r16)
   20a5c:	1884703a 	and	r2,r3,r2
   20a60:	80000615 	stw	zero,24(r16)
   20a64:	003fc306 	br	20974 <__alt_data_end+0xfffe2174>
   20a68:	80c00117 	ldw	r3,4(r16)
   20a6c:	10bfffc4 	addi	r2,r2,-1
   20a70:	80800015 	stw	r2,0(r16)
   20a74:	18800044 	addi	r2,r3,1
   20a78:	80800115 	stw	r2,4(r16)
   20a7c:	9005883a 	mov	r2,r18
   20a80:	003fcc06 	br	209b4 <__alt_data_end+0xfffe21b4>
   20a84:	00bfffc4 	movi	r2,-1
   20a88:	f800283a 	ret

00020a8c <ungetc>:
   20a8c:	008000f4 	movhi	r2,3
   20a90:	10ac5304 	addi	r2,r2,-20148
   20a94:	280d883a 	mov	r6,r5
   20a98:	200b883a 	mov	r5,r4
   20a9c:	11000017 	ldw	r4,0(r2)
   20aa0:	00208f81 	jmpi	208f8 <_ungetc_r>

00020aa4 <__sprint_r.part.0>:
   20aa4:	28801917 	ldw	r2,100(r5)
   20aa8:	defff604 	addi	sp,sp,-40
   20aac:	dd400515 	stw	r21,20(sp)
   20ab0:	dfc00915 	stw	ra,36(sp)
   20ab4:	df000815 	stw	fp,32(sp)
   20ab8:	ddc00715 	stw	r23,28(sp)
   20abc:	dd800615 	stw	r22,24(sp)
   20ac0:	dd000415 	stw	r20,16(sp)
   20ac4:	dcc00315 	stw	r19,12(sp)
   20ac8:	dc800215 	stw	r18,8(sp)
   20acc:	dc400115 	stw	r17,4(sp)
   20ad0:	dc000015 	stw	r16,0(sp)
   20ad4:	1088000c 	andi	r2,r2,8192
   20ad8:	302b883a 	mov	r21,r6
   20adc:	10002e26 	beq	r2,zero,20b98 <__sprint_r.part.0+0xf4>
   20ae0:	30800217 	ldw	r2,8(r6)
   20ae4:	35800017 	ldw	r22,0(r6)
   20ae8:	10002926 	beq	r2,zero,20b90 <__sprint_r.part.0+0xec>
   20aec:	2827883a 	mov	r19,r5
   20af0:	2029883a 	mov	r20,r4
   20af4:	b5c00104 	addi	r23,r22,4
   20af8:	04bfffc4 	movi	r18,-1
   20afc:	bc400017 	ldw	r17,0(r23)
   20b00:	b4000017 	ldw	r16,0(r22)
   20b04:	0039883a 	mov	fp,zero
   20b08:	8822d0ba 	srli	r17,r17,2
   20b0c:	8800031e 	bne	r17,zero,20b1c <__sprint_r.part.0+0x78>
   20b10:	00001806 	br	20b74 <__sprint_r.part.0+0xd0>
   20b14:	84000104 	addi	r16,r16,4
   20b18:	8f001526 	beq	r17,fp,20b70 <__sprint_r.part.0+0xcc>
   20b1c:	81400017 	ldw	r5,0(r16)
   20b20:	980d883a 	mov	r6,r19
   20b24:	a009883a 	mov	r4,r20
   20b28:	00223dc0 	call	223dc <_fputwc_r>
   20b2c:	e7000044 	addi	fp,fp,1
   20b30:	14bff81e 	bne	r2,r18,20b14 <__alt_data_end+0xfffe2314>
   20b34:	9005883a 	mov	r2,r18
   20b38:	a8000215 	stw	zero,8(r21)
   20b3c:	a8000115 	stw	zero,4(r21)
   20b40:	dfc00917 	ldw	ra,36(sp)
   20b44:	df000817 	ldw	fp,32(sp)
   20b48:	ddc00717 	ldw	r23,28(sp)
   20b4c:	dd800617 	ldw	r22,24(sp)
   20b50:	dd400517 	ldw	r21,20(sp)
   20b54:	dd000417 	ldw	r20,16(sp)
   20b58:	dcc00317 	ldw	r19,12(sp)
   20b5c:	dc800217 	ldw	r18,8(sp)
   20b60:	dc400117 	ldw	r17,4(sp)
   20b64:	dc000017 	ldw	r16,0(sp)
   20b68:	dec00a04 	addi	sp,sp,40
   20b6c:	f800283a 	ret
   20b70:	a8800217 	ldw	r2,8(r21)
   20b74:	8c63883a 	add	r17,r17,r17
   20b78:	8c63883a 	add	r17,r17,r17
   20b7c:	1445c83a 	sub	r2,r2,r17
   20b80:	a8800215 	stw	r2,8(r21)
   20b84:	b5800204 	addi	r22,r22,8
   20b88:	bdc00204 	addi	r23,r23,8
   20b8c:	103fdb1e 	bne	r2,zero,20afc <__alt_data_end+0xfffe22fc>
   20b90:	0005883a 	mov	r2,zero
   20b94:	003fe806 	br	20b38 <__alt_data_end+0xfffe2338>
   20b98:	0011e000 	call	11e00 <__sfvwrite_r>
   20b9c:	003fe606 	br	20b38 <__alt_data_end+0xfffe2338>

00020ba0 <__sprint_r>:
   20ba0:	30c00217 	ldw	r3,8(r6)
   20ba4:	18000126 	beq	r3,zero,20bac <__sprint_r+0xc>
   20ba8:	0020aa41 	jmpi	20aa4 <__sprint_r.part.0>
   20bac:	30000115 	stw	zero,4(r6)
   20bb0:	0005883a 	mov	r2,zero
   20bb4:	f800283a 	ret

00020bb8 <___vfiprintf_internal_r>:
   20bb8:	deffca04 	addi	sp,sp,-216
   20bbc:	dd403115 	stw	r21,196(sp)
   20bc0:	dfc03515 	stw	ra,212(sp)
   20bc4:	df003415 	stw	fp,208(sp)
   20bc8:	ddc03315 	stw	r23,204(sp)
   20bcc:	dd803215 	stw	r22,200(sp)
   20bd0:	dd003015 	stw	r20,192(sp)
   20bd4:	dcc02f15 	stw	r19,188(sp)
   20bd8:	dc802e15 	stw	r18,184(sp)
   20bdc:	dc402d15 	stw	r17,180(sp)
   20be0:	dc002c15 	stw	r16,176(sp)
   20be4:	d9002115 	stw	r4,132(sp)
   20be8:	d9402015 	stw	r5,128(sp)
   20bec:	d9c02215 	stw	r7,136(sp)
   20bf0:	302b883a 	mov	r21,r6
   20bf4:	20000226 	beq	r4,zero,20c00 <___vfiprintf_internal_r+0x48>
   20bf8:	20800e17 	ldw	r2,56(r4)
   20bfc:	1000cf26 	beq	r2,zero,20f3c <___vfiprintf_internal_r+0x384>
   20c00:	d8c02017 	ldw	r3,128(sp)
   20c04:	1880030b 	ldhu	r2,12(r3)
   20c08:	10c8000c 	andi	r3,r2,8192
   20c0c:	1800071e 	bne	r3,zero,20c2c <___vfiprintf_internal_r+0x74>
   20c10:	d9402017 	ldw	r5,128(sp)
   20c14:	00f7ffc4 	movi	r3,-8193
   20c18:	10880014 	ori	r2,r2,8192
   20c1c:	29001917 	ldw	r4,100(r5)
   20c20:	2880030d 	sth	r2,12(r5)
   20c24:	20c6703a 	and	r3,r4,r3
   20c28:	28c01915 	stw	r3,100(r5)
   20c2c:	10c0020c 	andi	r3,r2,8
   20c30:	1800a526 	beq	r3,zero,20ec8 <___vfiprintf_internal_r+0x310>
   20c34:	d9002017 	ldw	r4,128(sp)
   20c38:	20c00417 	ldw	r3,16(r4)
   20c3c:	1800a226 	beq	r3,zero,20ec8 <___vfiprintf_internal_r+0x310>
   20c40:	1080068c 	andi	r2,r2,26
   20c44:	00c00284 	movi	r3,10
   20c48:	10c0a826 	beq	r2,r3,20eec <___vfiprintf_internal_r+0x334>
   20c4c:	d9001a04 	addi	r4,sp,104
   20c50:	d94019c4 	addi	r5,sp,103
   20c54:	048000f4 	movhi	r18,3
   20c58:	2145c83a 	sub	r2,r4,r5
   20c5c:	94a82884 	addi	r18,r18,-24414
   20c60:	d9001e15 	stw	r4,120(sp)
   20c64:	d9401f15 	stw	r5,124(sp)
   20c68:	dec01a15 	stw	sp,104(sp)
   20c6c:	d8001c15 	stw	zero,112(sp)
   20c70:	d8001b15 	stw	zero,108(sp)
   20c74:	d811883a 	mov	r8,sp
   20c78:	d8002615 	stw	zero,152(sp)
   20c7c:	d8002415 	stw	zero,144(sp)
   20c80:	d8802815 	stw	r2,160(sp)
   20c84:	a82d883a 	mov	r22,r21
   20c88:	b0800007 	ldb	r2,0(r22)
   20c8c:	10040d26 	beq	r2,zero,21cc4 <___vfiprintf_internal_r+0x110c>
   20c90:	00c00944 	movi	r3,37
   20c94:	b029883a 	mov	r20,r22
   20c98:	10c0021e 	bne	r2,r3,20ca4 <___vfiprintf_internal_r+0xec>
   20c9c:	00001606 	br	20cf8 <___vfiprintf_internal_r+0x140>
   20ca0:	10c00326 	beq	r2,r3,20cb0 <___vfiprintf_internal_r+0xf8>
   20ca4:	a5000044 	addi	r20,r20,1
   20ca8:	a0800007 	ldb	r2,0(r20)
   20cac:	103ffc1e 	bne	r2,zero,20ca0 <__alt_data_end+0xfffe24a0>
   20cb0:	a5a1c83a 	sub	r16,r20,r22
   20cb4:	80001026 	beq	r16,zero,20cf8 <___vfiprintf_internal_r+0x140>
   20cb8:	d8c01c17 	ldw	r3,112(sp)
   20cbc:	d8801b17 	ldw	r2,108(sp)
   20cc0:	45800015 	stw	r22,0(r8)
   20cc4:	80c7883a 	add	r3,r16,r3
   20cc8:	10800044 	addi	r2,r2,1
   20ccc:	44000115 	stw	r16,4(r8)
   20cd0:	d8c01c15 	stw	r3,112(sp)
   20cd4:	d8801b15 	stw	r2,108(sp)
   20cd8:	010001c4 	movi	r4,7
   20cdc:	2080750e 	bge	r4,r2,20eb4 <___vfiprintf_internal_r+0x2fc>
   20ce0:	1803951e 	bne	r3,zero,21b38 <___vfiprintf_internal_r+0xf80>
   20ce4:	d8c02417 	ldw	r3,144(sp)
   20ce8:	d8001b15 	stw	zero,108(sp)
   20cec:	d811883a 	mov	r8,sp
   20cf0:	1c07883a 	add	r3,r3,r16
   20cf4:	d8c02415 	stw	r3,144(sp)
   20cf8:	a0800007 	ldb	r2,0(r20)
   20cfc:	1002e026 	beq	r2,zero,21880 <___vfiprintf_internal_r+0xcc8>
   20d00:	a5800044 	addi	r22,r20,1
   20d04:	a0c00047 	ldb	r3,1(r20)
   20d08:	d8001d85 	stb	zero,118(sp)
   20d0c:	0027883a 	mov	r19,zero
   20d10:	d8002305 	stb	zero,140(sp)
   20d14:	043fffc4 	movi	r16,-1
   20d18:	d8002515 	stw	zero,148(sp)
   20d1c:	0023883a 	mov	r17,zero
   20d20:	05001604 	movi	r20,88
   20d24:	05400244 	movi	r21,9
   20d28:	402f883a 	mov	r23,r8
   20d2c:	b5800044 	addi	r22,r22,1
   20d30:	18bff804 	addi	r2,r3,-32
   20d34:	a0827736 	bltu	r20,r2,21714 <___vfiprintf_internal_r+0xb5c>
   20d38:	100490ba 	slli	r2,r2,2
   20d3c:	010000b4 	movhi	r4,2
   20d40:	21035404 	addi	r4,r4,3408
   20d44:	1105883a 	add	r2,r2,r4
   20d48:	10800017 	ldw	r2,0(r2)
   20d4c:	1000683a 	jmp	r2
   20d50:	00021414 	movui	zero,2128
   20d54:	00021714 	movui	zero,2140
   20d58:	00021714 	movui	zero,2140
   20d5c:	00021430 	cmpltui	zero,zero,2128
   20d60:	00021714 	movui	zero,2140
   20d64:	00021714 	movui	zero,2140
   20d68:	00021714 	movui	zero,2140
   20d6c:	00021714 	movui	zero,2140
   20d70:	00021714 	movui	zero,2140
   20d74:	00021714 	movui	zero,2140
   20d78:	00021638 	rdprs	zero,zero,2136
   20d7c:	0002165c 	xori	zero,zero,2137
   20d80:	00021714 	movui	zero,2140
   20d84:	00020f54 	movui	zero,2109
   20d88:	00021670 	cmpltui	zero,zero,2137
   20d8c:	00021714 	movui	zero,2140
   20d90:	0002143c 	xorhi	zero,zero,2128
   20d94:	00021448 	cmpgei	zero,zero,2129
   20d98:	00021448 	cmpgei	zero,zero,2129
   20d9c:	00021448 	cmpgei	zero,zero,2129
   20da0:	00021448 	cmpgei	zero,zero,2129
   20da4:	00021448 	cmpgei	zero,zero,2129
   20da8:	00021448 	cmpgei	zero,zero,2129
   20dac:	00021448 	cmpgei	zero,zero,2129
   20db0:	00021448 	cmpgei	zero,zero,2129
   20db4:	00021448 	cmpgei	zero,zero,2129
   20db8:	00021714 	movui	zero,2140
   20dbc:	00021714 	movui	zero,2140
   20dc0:	00021714 	movui	zero,2140
   20dc4:	00021714 	movui	zero,2140
   20dc8:	00021714 	movui	zero,2140
   20dcc:	00021714 	movui	zero,2140
   20dd0:	00021714 	movui	zero,2140
   20dd4:	00021714 	movui	zero,2140
   20dd8:	00021714 	movui	zero,2140
   20ddc:	00021714 	movui	zero,2140
   20de0:	00021488 	cmpgei	zero,zero,2130
   20de4:	00021714 	movui	zero,2140
   20de8:	00021714 	movui	zero,2140
   20dec:	00021714 	movui	zero,2140
   20df0:	00021714 	movui	zero,2140
   20df4:	00021714 	movui	zero,2140
   20df8:	00021714 	movui	zero,2140
   20dfc:	00021714 	movui	zero,2140
   20e00:	00021714 	movui	zero,2140
   20e04:	00021714 	movui	zero,2140
   20e08:	00021714 	movui	zero,2140
   20e0c:	000214c4 	movi	zero,2131
   20e10:	00021714 	movui	zero,2140
   20e14:	00021714 	movui	zero,2140
   20e18:	00021714 	movui	zero,2140
   20e1c:	00021714 	movui	zero,2140
   20e20:	00021714 	movui	zero,2140
   20e24:	00021520 	cmpeqi	zero,zero,2132
   20e28:	00021714 	movui	zero,2140
   20e2c:	00021714 	movui	zero,2140
   20e30:	00021594 	movui	zero,2134
   20e34:	00021714 	movui	zero,2140
   20e38:	00021714 	movui	zero,2140
   20e3c:	00021714 	movui	zero,2140
   20e40:	00021714 	movui	zero,2140
   20e44:	00021714 	movui	zero,2140
   20e48:	00021714 	movui	zero,2140
   20e4c:	00021714 	movui	zero,2140
   20e50:	00021714 	movui	zero,2140
   20e54:	00021714 	movui	zero,2140
   20e58:	00021714 	movui	zero,2140
   20e5c:	0002133c 	xorhi	zero,zero,2124
   20e60:	0002136c 	andhi	zero,zero,2125
   20e64:	00021714 	movui	zero,2140
   20e68:	00021714 	movui	zero,2140
   20e6c:	00021714 	movui	zero,2140
   20e70:	000216bc 	xorhi	zero,zero,2138
   20e74:	0002136c 	andhi	zero,zero,2125
   20e78:	00021714 	movui	zero,2140
   20e7c:	00021714 	movui	zero,2140
   20e80:	00021214 	movui	zero,2120
   20e84:	00021714 	movui	zero,2140
   20e88:	00021228 	cmpgeui	zero,zero,2120
   20e8c:	00021260 	cmpeqi	zero,zero,2121
   20e90:	00020f60 	cmpeqi	zero,zero,2109
   20e94:	00021208 	cmpgei	zero,zero,2120
   20e98:	00021714 	movui	zero,2140
   20e9c:	000215d4 	movui	zero,2135
   20ea0:	00021714 	movui	zero,2140
   20ea4:	00021620 	cmpeqi	zero,zero,2136
   20ea8:	00021714 	movui	zero,2140
   20eac:	00021714 	movui	zero,2140
   20eb0:	000212e4 	muli	zero,zero,2123
   20eb4:	42000204 	addi	r8,r8,8
   20eb8:	d8c02417 	ldw	r3,144(sp)
   20ebc:	1c07883a 	add	r3,r3,r16
   20ec0:	d8c02415 	stw	r3,144(sp)
   20ec4:	003f8c06 	br	20cf8 <__alt_data_end+0xfffe24f8>
   20ec8:	d9402017 	ldw	r5,128(sp)
   20ecc:	d9002117 	ldw	r4,132(sp)
   20ed0:	0017d7c0 	call	17d7c <__swsetup_r>
   20ed4:	1003c11e 	bne	r2,zero,21ddc <___vfiprintf_internal_r+0x1224>
   20ed8:	d9402017 	ldw	r5,128(sp)
   20edc:	00c00284 	movi	r3,10
   20ee0:	2880030b 	ldhu	r2,12(r5)
   20ee4:	1080068c 	andi	r2,r2,26
   20ee8:	10ff581e 	bne	r2,r3,20c4c <__alt_data_end+0xfffe244c>
   20eec:	d8c02017 	ldw	r3,128(sp)
   20ef0:	1880038f 	ldh	r2,14(r3)
   20ef4:	103f5516 	blt	r2,zero,20c4c <__alt_data_end+0xfffe244c>
   20ef8:	d9c02217 	ldw	r7,136(sp)
   20efc:	d9002117 	ldw	r4,132(sp)
   20f00:	a80d883a 	mov	r6,r21
   20f04:	180b883a 	mov	r5,r3
   20f08:	00220e00 	call	220e0 <__sbprintf>
   20f0c:	dfc03517 	ldw	ra,212(sp)
   20f10:	df003417 	ldw	fp,208(sp)
   20f14:	ddc03317 	ldw	r23,204(sp)
   20f18:	dd803217 	ldw	r22,200(sp)
   20f1c:	dd403117 	ldw	r21,196(sp)
   20f20:	dd003017 	ldw	r20,192(sp)
   20f24:	dcc02f17 	ldw	r19,188(sp)
   20f28:	dc802e17 	ldw	r18,184(sp)
   20f2c:	dc402d17 	ldw	r17,180(sp)
   20f30:	dc002c17 	ldw	r16,176(sp)
   20f34:	dec03604 	addi	sp,sp,216
   20f38:	f800283a 	ret
   20f3c:	00112940 	call	11294 <__sinit>
   20f40:	003f2f06 	br	20c00 <__alt_data_end+0xfffe2400>
   20f44:	d8c02517 	ldw	r3,148(sp)
   20f48:	d8802215 	stw	r2,136(sp)
   20f4c:	00c7c83a 	sub	r3,zero,r3
   20f50:	d8c02515 	stw	r3,148(sp)
   20f54:	8c400114 	ori	r17,r17,4
   20f58:	b0c00007 	ldb	r3,0(r22)
   20f5c:	003f7306 	br	20d2c <__alt_data_end+0xfffe252c>
   20f60:	00800c04 	movi	r2,48
   20f64:	d9402217 	ldw	r5,136(sp)
   20f68:	d8801d05 	stb	r2,116(sp)
   20f6c:	00801e04 	movi	r2,120
   20f70:	d8801d45 	stb	r2,117(sp)
   20f74:	d8001d85 	stb	zero,118(sp)
   20f78:	b811883a 	mov	r8,r23
   20f7c:	28c00104 	addi	r3,r5,4
   20f80:	2cc00017 	ldw	r19,0(r5)
   20f84:	0029883a 	mov	r20,zero
   20f88:	88800094 	ori	r2,r17,2
   20f8c:	80032516 	blt	r16,zero,21c24 <___vfiprintf_internal_r+0x106c>
   20f90:	00bfdfc4 	movi	r2,-129
   20f94:	88a2703a 	and	r17,r17,r2
   20f98:	d8c02215 	stw	r3,136(sp)
   20f9c:	8c400094 	ori	r17,r17,2
   20fa0:	98032a1e 	bne	r19,zero,21c4c <___vfiprintf_internal_r+0x1094>
   20fa4:	008000f4 	movhi	r2,3
   20fa8:	10a70004 	addi	r2,r2,-25600
   20fac:	d8802615 	stw	r2,152(sp)
   20fb0:	002b883a 	mov	r21,zero
   20fb4:	8001741e 	bne	r16,zero,21588 <___vfiprintf_internal_r+0x9d0>
   20fb8:	0021883a 	mov	r16,zero
   20fbc:	0029883a 	mov	r20,zero
   20fc0:	ddc01a04 	addi	r23,sp,104
   20fc4:	8027883a 	mov	r19,r16
   20fc8:	8500010e 	bge	r16,r20,20fd0 <___vfiprintf_internal_r+0x418>
   20fcc:	a027883a 	mov	r19,r20
   20fd0:	ad403fcc 	andi	r21,r21,255
   20fd4:	ad40201c 	xori	r21,r21,128
   20fd8:	ad7fe004 	addi	r21,r21,-128
   20fdc:	a8000126 	beq	r21,zero,20fe4 <___vfiprintf_internal_r+0x42c>
   20fe0:	9cc00044 	addi	r19,r19,1
   20fe4:	89c0008c 	andi	r7,r17,2
   20fe8:	38000126 	beq	r7,zero,20ff0 <___vfiprintf_internal_r+0x438>
   20fec:	9cc00084 	addi	r19,r19,2
   20ff0:	88c0210c 	andi	r3,r17,132
   20ff4:	1801dd1e 	bne	r3,zero,2176c <___vfiprintf_internal_r+0xbb4>
   20ff8:	d9402517 	ldw	r5,148(sp)
   20ffc:	2cebc83a 	sub	r21,r5,r19
   21000:	0541da0e 	bge	zero,r21,2176c <___vfiprintf_internal_r+0xbb4>
   21004:	07000404 	movi	fp,16
   21008:	d8801c17 	ldw	r2,112(sp)
   2100c:	e543be0e 	bge	fp,r21,21f08 <___vfiprintf_internal_r+0x1350>
   21010:	014000f4 	movhi	r5,3
   21014:	29682c84 	addi	r5,r5,-24398
   21018:	dc002715 	stw	r16,156(sp)
   2101c:	d9801b17 	ldw	r6,108(sp)
   21020:	a821883a 	mov	r16,r21
   21024:	d9402315 	stw	r5,140(sp)
   21028:	028001c4 	movi	r10,7
   2102c:	d9c02915 	stw	r7,164(sp)
   21030:	182b883a 	mov	r21,r3
   21034:	00000506 	br	2104c <___vfiprintf_internal_r+0x494>
   21038:	31000084 	addi	r4,r6,2
   2103c:	42000204 	addi	r8,r8,8
   21040:	180d883a 	mov	r6,r3
   21044:	843ffc04 	addi	r16,r16,-16
   21048:	e4000f0e 	bge	fp,r16,21088 <___vfiprintf_internal_r+0x4d0>
   2104c:	010000f4 	movhi	r4,3
   21050:	10800404 	addi	r2,r2,16
   21054:	30c00044 	addi	r3,r6,1
   21058:	21282c84 	addi	r4,r4,-24398
   2105c:	41000015 	stw	r4,0(r8)
   21060:	47000115 	stw	fp,4(r8)
   21064:	d8801c15 	stw	r2,112(sp)
   21068:	d8c01b15 	stw	r3,108(sp)
   2106c:	50fff20e 	bge	r10,r3,21038 <__alt_data_end+0xfffe2838>
   21070:	1001b21e 	bne	r2,zero,2173c <___vfiprintf_internal_r+0xb84>
   21074:	843ffc04 	addi	r16,r16,-16
   21078:	000d883a 	mov	r6,zero
   2107c:	01000044 	movi	r4,1
   21080:	d811883a 	mov	r8,sp
   21084:	e43ff116 	blt	fp,r16,2104c <__alt_data_end+0xfffe284c>
   21088:	a807883a 	mov	r3,r21
   2108c:	d9c02917 	ldw	r7,164(sp)
   21090:	802b883a 	mov	r21,r16
   21094:	dc002717 	ldw	r16,156(sp)
   21098:	d9402317 	ldw	r5,140(sp)
   2109c:	a885883a 	add	r2,r21,r2
   210a0:	45400115 	stw	r21,4(r8)
   210a4:	41400015 	stw	r5,0(r8)
   210a8:	d8801c15 	stw	r2,112(sp)
   210ac:	d9001b15 	stw	r4,108(sp)
   210b0:	014001c4 	movi	r5,7
   210b4:	29026216 	blt	r5,r4,21a40 <___vfiprintf_internal_r+0xe88>
   210b8:	d9801d87 	ldb	r6,118(sp)
   210bc:	42000204 	addi	r8,r8,8
   210c0:	21400044 	addi	r5,r4,1
   210c4:	3001ae1e 	bne	r6,zero,21780 <___vfiprintf_internal_r+0xbc8>
   210c8:	3801bb26 	beq	r7,zero,217b8 <___vfiprintf_internal_r+0xc00>
   210cc:	d9001d04 	addi	r4,sp,116
   210d0:	10800084 	addi	r2,r2,2
   210d4:	41000015 	stw	r4,0(r8)
   210d8:	01000084 	movi	r4,2
   210dc:	41000115 	stw	r4,4(r8)
   210e0:	d8801c15 	stw	r2,112(sp)
   210e4:	d9401b15 	stw	r5,108(sp)
   210e8:	010001c4 	movi	r4,7
   210ec:	2142680e 	bge	r4,r5,21a90 <___vfiprintf_internal_r+0xed8>
   210f0:	1002b11e 	bne	r2,zero,21bb8 <___vfiprintf_internal_r+0x1000>
   210f4:	01802004 	movi	r6,128
   210f8:	01400044 	movi	r5,1
   210fc:	0009883a 	mov	r4,zero
   21100:	d811883a 	mov	r8,sp
   21104:	1981ae1e 	bne	r3,r6,217c0 <___vfiprintf_internal_r+0xc08>
   21108:	d8c02517 	ldw	r3,148(sp)
   2110c:	1cf9c83a 	sub	fp,r3,r19
   21110:	0701ab0e 	bge	zero,fp,217c0 <___vfiprintf_internal_r+0xc08>
   21114:	05400404 	movi	r21,16
   21118:	af03a90e 	bge	r21,fp,21fc0 <___vfiprintf_internal_r+0x1408>
   2111c:	014000f4 	movhi	r5,3
   21120:	29682884 	addi	r5,r5,-24414
   21124:	d9402315 	stw	r5,140(sp)
   21128:	01c001c4 	movi	r7,7
   2112c:	00000506 	br	21144 <___vfiprintf_internal_r+0x58c>
   21130:	21800084 	addi	r6,r4,2
   21134:	42000204 	addi	r8,r8,8
   21138:	1809883a 	mov	r4,r3
   2113c:	e73ffc04 	addi	fp,fp,-16
   21140:	af000d0e 	bge	r21,fp,21178 <___vfiprintf_internal_r+0x5c0>
   21144:	10800404 	addi	r2,r2,16
   21148:	20c00044 	addi	r3,r4,1
   2114c:	44800015 	stw	r18,0(r8)
   21150:	45400115 	stw	r21,4(r8)
   21154:	d8801c15 	stw	r2,112(sp)
   21158:	d8c01b15 	stw	r3,108(sp)
   2115c:	38fff40e 	bge	r7,r3,21130 <__alt_data_end+0xfffe2930>
   21160:	10022b1e 	bne	r2,zero,21a10 <___vfiprintf_internal_r+0xe58>
   21164:	e73ffc04 	addi	fp,fp,-16
   21168:	01800044 	movi	r6,1
   2116c:	0009883a 	mov	r4,zero
   21170:	d811883a 	mov	r8,sp
   21174:	af3ff316 	blt	r21,fp,21144 <__alt_data_end+0xfffe2944>
   21178:	d8c02317 	ldw	r3,140(sp)
   2117c:	1705883a 	add	r2,r2,fp
   21180:	47000115 	stw	fp,4(r8)
   21184:	40c00015 	stw	r3,0(r8)
   21188:	d8801c15 	stw	r2,112(sp)
   2118c:	d9801b15 	stw	r6,108(sp)
   21190:	00c001c4 	movi	r3,7
   21194:	19829416 	blt	r3,r6,21be8 <___vfiprintf_internal_r+0x1030>
   21198:	8521c83a 	sub	r16,r16,r20
   2119c:	42000204 	addi	r8,r8,8
   211a0:	31400044 	addi	r5,r6,1
   211a4:	3009883a 	mov	r4,r6
   211a8:	04018716 	blt	zero,r16,217c8 <___vfiprintf_internal_r+0xc10>
   211ac:	a085883a 	add	r2,r20,r2
   211b0:	45c00015 	stw	r23,0(r8)
   211b4:	45000115 	stw	r20,4(r8)
   211b8:	d8801c15 	stw	r2,112(sp)
   211bc:	d9401b15 	stw	r5,108(sp)
   211c0:	00c001c4 	movi	r3,7
   211c4:	1941c20e 	bge	r3,r5,218d0 <___vfiprintf_internal_r+0xd18>
   211c8:	1002531e 	bne	r2,zero,21b18 <___vfiprintf_internal_r+0xf60>
   211cc:	d8001b15 	stw	zero,108(sp)
   211d0:	8c40010c 	andi	r17,r17,4
   211d4:	88023226 	beq	r17,zero,21aa0 <___vfiprintf_internal_r+0xee8>
   211d8:	d9002517 	ldw	r4,148(sp)
   211dc:	24e3c83a 	sub	r17,r4,r19
   211e0:	04432916 	blt	zero,r17,21e88 <___vfiprintf_internal_r+0x12d0>
   211e4:	d8802517 	ldw	r2,148(sp)
   211e8:	14c0010e 	bge	r2,r19,211f0 <___vfiprintf_internal_r+0x638>
   211ec:	9805883a 	mov	r2,r19
   211f0:	d8c02417 	ldw	r3,144(sp)
   211f4:	1887883a 	add	r3,r3,r2
   211f8:	d8c02415 	stw	r3,144(sp)
   211fc:	d8001b15 	stw	zero,108(sp)
   21200:	d811883a 	mov	r8,sp
   21204:	003ea006 	br	20c88 <__alt_data_end+0xfffe2488>
   21208:	8c400814 	ori	r17,r17,32
   2120c:	b0c00007 	ldb	r3,0(r22)
   21210:	003ec606 	br	20d2c <__alt_data_end+0xfffe252c>
   21214:	b0c00007 	ldb	r3,0(r22)
   21218:	00801b04 	movi	r2,108
   2121c:	18832026 	beq	r3,r2,21ea0 <___vfiprintf_internal_r+0x12e8>
   21220:	8c400414 	ori	r17,r17,16
   21224:	003ec106 	br	20d2c <__alt_data_end+0xfffe252c>
   21228:	9cc03fcc 	andi	r19,r19,255
   2122c:	b811883a 	mov	r8,r23
   21230:	9803981e 	bne	r19,zero,22094 <___vfiprintf_internal_r+0x14dc>
   21234:	8880080c 	andi	r2,r17,32
   21238:	1002be26 	beq	r2,zero,21d34 <___vfiprintf_internal_r+0x117c>
   2123c:	d9002217 	ldw	r4,136(sp)
   21240:	d9402417 	ldw	r5,144(sp)
   21244:	20800017 	ldw	r2,0(r4)
   21248:	2807d7fa 	srai	r3,r5,31
   2124c:	21000104 	addi	r4,r4,4
   21250:	d9002215 	stw	r4,136(sp)
   21254:	11400015 	stw	r5,0(r2)
   21258:	10c00115 	stw	r3,4(r2)
   2125c:	003e8a06 	br	20c88 <__alt_data_end+0xfffe2488>
   21260:	9cc03fcc 	andi	r19,r19,255
   21264:	b811883a 	mov	r8,r23
   21268:	9803871e 	bne	r19,zero,22088 <___vfiprintf_internal_r+0x14d0>
   2126c:	8880080c 	andi	r2,r17,32
   21270:	10009a26 	beq	r2,zero,214dc <___vfiprintf_internal_r+0x924>
   21274:	d9002217 	ldw	r4,136(sp)
   21278:	d8001d85 	stb	zero,118(sp)
   2127c:	20800204 	addi	r2,r4,8
   21280:	24c00017 	ldw	r19,0(r4)
   21284:	25000117 	ldw	r20,4(r4)
   21288:	8002a416 	blt	r16,zero,21d1c <___vfiprintf_internal_r+0x1164>
   2128c:	013fdfc4 	movi	r4,-129
   21290:	9d06b03a 	or	r3,r19,r20
   21294:	d8802215 	stw	r2,136(sp)
   21298:	8922703a 	and	r17,r17,r4
   2129c:	18009b26 	beq	r3,zero,2150c <___vfiprintf_internal_r+0x954>
   212a0:	002b883a 	mov	r21,zero
   212a4:	ddc01a04 	addi	r23,sp,104
   212a8:	9806d0fa 	srli	r3,r19,3
   212ac:	a008977a 	slli	r4,r20,29
   212b0:	a028d0fa 	srli	r20,r20,3
   212b4:	9cc001cc 	andi	r19,r19,7
   212b8:	98800c04 	addi	r2,r19,48
   212bc:	bdffffc4 	addi	r23,r23,-1
   212c0:	20e6b03a 	or	r19,r4,r3
   212c4:	b8800005 	stb	r2,0(r23)
   212c8:	9d06b03a 	or	r3,r19,r20
   212cc:	183ff61e 	bne	r3,zero,212a8 <__alt_data_end+0xfffe2aa8>
   212d0:	88c0004c 	andi	r3,r17,1
   212d4:	18021f1e 	bne	r3,zero,21b54 <___vfiprintf_internal_r+0xf9c>
   212d8:	d9401e17 	ldw	r5,120(sp)
   212dc:	2de9c83a 	sub	r20,r5,r23
   212e0:	003f3806 	br	20fc4 <__alt_data_end+0xfffe27c4>
   212e4:	9cc03fcc 	andi	r19,r19,255
   212e8:	b811883a 	mov	r8,r23
   212ec:	98034f1e 	bne	r19,zero,2202c <___vfiprintf_internal_r+0x1474>
   212f0:	008000f4 	movhi	r2,3
   212f4:	10a70004 	addi	r2,r2,-25600
   212f8:	d8802615 	stw	r2,152(sp)
   212fc:	8880080c 	andi	r2,r17,32
   21300:	1000ac26 	beq	r2,zero,215b4 <___vfiprintf_internal_r+0x9fc>
   21304:	d9002217 	ldw	r4,136(sp)
   21308:	24c00017 	ldw	r19,0(r4)
   2130c:	25000117 	ldw	r20,4(r4)
   21310:	21000204 	addi	r4,r4,8
   21314:	d9002215 	stw	r4,136(sp)
   21318:	8880004c 	andi	r2,r17,1
   2131c:	1001e726 	beq	r2,zero,21abc <___vfiprintf_internal_r+0xf04>
   21320:	9d04b03a 	or	r2,r19,r20
   21324:	10025c1e 	bne	r2,zero,21c98 <___vfiprintf_internal_r+0x10e0>
   21328:	d8001d85 	stb	zero,118(sp)
   2132c:	80024416 	blt	r16,zero,21c40 <___vfiprintf_internal_r+0x1088>
   21330:	00bfdfc4 	movi	r2,-129
   21334:	88a2703a 	and	r17,r17,r2
   21338:	003f1d06 	br	20fb0 <__alt_data_end+0xfffe27b0>
   2133c:	d8c02217 	ldw	r3,136(sp)
   21340:	04c00044 	movi	r19,1
   21344:	b811883a 	mov	r8,r23
   21348:	18800017 	ldw	r2,0(r3)
   2134c:	18c00104 	addi	r3,r3,4
   21350:	d8001d85 	stb	zero,118(sp)
   21354:	d8801005 	stb	r2,64(sp)
   21358:	d8c02215 	stw	r3,136(sp)
   2135c:	9829883a 	mov	r20,r19
   21360:	ddc01004 	addi	r23,sp,64
   21364:	0021883a 	mov	r16,zero
   21368:	003f1e06 	br	20fe4 <__alt_data_end+0xfffe27e4>
   2136c:	9cc03fcc 	andi	r19,r19,255
   21370:	b811883a 	mov	r8,r23
   21374:	9803331e 	bne	r19,zero,22044 <___vfiprintf_internal_r+0x148c>
   21378:	8880080c 	andi	r2,r17,32
   2137c:	10004826 	beq	r2,zero,214a0 <___vfiprintf_internal_r+0x8e8>
   21380:	d9002217 	ldw	r4,136(sp)
   21384:	20800117 	ldw	r2,4(r4)
   21388:	24c00017 	ldw	r19,0(r4)
   2138c:	21000204 	addi	r4,r4,8
   21390:	d9002215 	stw	r4,136(sp)
   21394:	1029883a 	mov	r20,r2
   21398:	10024c16 	blt	r2,zero,21ccc <___vfiprintf_internal_r+0x1114>
   2139c:	dd401d83 	ldbu	r21,118(sp)
   213a0:	80007116 	blt	r16,zero,21568 <___vfiprintf_internal_r+0x9b0>
   213a4:	00ffdfc4 	movi	r3,-129
   213a8:	9d04b03a 	or	r2,r19,r20
   213ac:	88e2703a 	and	r17,r17,r3
   213b0:	1000d126 	beq	r2,zero,216f8 <___vfiprintf_internal_r+0xb40>
   213b4:	a0023526 	beq	r20,zero,21c8c <___vfiprintf_internal_r+0x10d4>
   213b8:	ddc01a04 	addi	r23,sp,104
   213bc:	4039883a 	mov	fp,r8
   213c0:	9809883a 	mov	r4,r19
   213c4:	a00b883a 	mov	r5,r20
   213c8:	01800284 	movi	r6,10
   213cc:	000f883a 	mov	r7,zero
   213d0:	00257800 	call	25780 <__umoddi3>
   213d4:	10800c04 	addi	r2,r2,48
   213d8:	bdffffc4 	addi	r23,r23,-1
   213dc:	9809883a 	mov	r4,r19
   213e0:	a00b883a 	mov	r5,r20
   213e4:	b8800005 	stb	r2,0(r23)
   213e8:	01800284 	movi	r6,10
   213ec:	000f883a 	mov	r7,zero
   213f0:	00251840 	call	25184 <__udivdi3>
   213f4:	1027883a 	mov	r19,r2
   213f8:	10c4b03a 	or	r2,r2,r3
   213fc:	1829883a 	mov	r20,r3
   21400:	103fef1e 	bne	r2,zero,213c0 <__alt_data_end+0xfffe2bc0>
   21404:	d9001e17 	ldw	r4,120(sp)
   21408:	e011883a 	mov	r8,fp
   2140c:	25e9c83a 	sub	r20,r4,r23
   21410:	003eec06 	br	20fc4 <__alt_data_end+0xfffe27c4>
   21414:	d8802307 	ldb	r2,140(sp)
   21418:	1002361e 	bne	r2,zero,21cf4 <___vfiprintf_internal_r+0x113c>
   2141c:	00c00804 	movi	r3,32
   21420:	d8c02305 	stb	r3,140(sp)
   21424:	04c00044 	movi	r19,1
   21428:	b0c00007 	ldb	r3,0(r22)
   2142c:	003e3f06 	br	20d2c <__alt_data_end+0xfffe252c>
   21430:	8c400054 	ori	r17,r17,1
   21434:	b0c00007 	ldb	r3,0(r22)
   21438:	003e3c06 	br	20d2c <__alt_data_end+0xfffe252c>
   2143c:	8c402014 	ori	r17,r17,128
   21440:	b0c00007 	ldb	r3,0(r22)
   21444:	003e3906 	br	20d2c <__alt_data_end+0xfffe252c>
   21448:	dc002715 	stw	r16,156(sp)
   2144c:	d8002515 	stw	zero,148(sp)
   21450:	1f3ff404 	addi	fp,r3,-48
   21454:	0009883a 	mov	r4,zero
   21458:	b021883a 	mov	r16,r22
   2145c:	01400284 	movi	r5,10
   21460:	0025ef80 	call	25ef8 <__mulsi3>
   21464:	80c00007 	ldb	r3,0(r16)
   21468:	e089883a 	add	r4,fp,r2
   2146c:	b5800044 	addi	r22,r22,1
   21470:	1f3ff404 	addi	fp,r3,-48
   21474:	b021883a 	mov	r16,r22
   21478:	af3ff82e 	bgeu	r21,fp,2145c <__alt_data_end+0xfffe2c5c>
   2147c:	d9002515 	stw	r4,148(sp)
   21480:	dc002717 	ldw	r16,156(sp)
   21484:	003e2a06 	br	20d30 <__alt_data_end+0xfffe2530>
   21488:	9cc03fcc 	andi	r19,r19,255
   2148c:	b811883a 	mov	r8,r23
   21490:	9802e91e 	bne	r19,zero,22038 <___vfiprintf_internal_r+0x1480>
   21494:	8c400414 	ori	r17,r17,16
   21498:	8880080c 	andi	r2,r17,32
   2149c:	103fb81e 	bne	r2,zero,21380 <__alt_data_end+0xfffe2b80>
   214a0:	8880040c 	andi	r2,r17,16
   214a4:	10022e26 	beq	r2,zero,21d60 <___vfiprintf_internal_r+0x11a8>
   214a8:	d9402217 	ldw	r5,136(sp)
   214ac:	2cc00017 	ldw	r19,0(r5)
   214b0:	29400104 	addi	r5,r5,4
   214b4:	d9402215 	stw	r5,136(sp)
   214b8:	9829d7fa 	srai	r20,r19,31
   214bc:	a005883a 	mov	r2,r20
   214c0:	003fb506 	br	21398 <__alt_data_end+0xfffe2b98>
   214c4:	9cc03fcc 	andi	r19,r19,255
   214c8:	b811883a 	mov	r8,r23
   214cc:	9802fa1e 	bne	r19,zero,220b8 <___vfiprintf_internal_r+0x1500>
   214d0:	8c400414 	ori	r17,r17,16
   214d4:	8880080c 	andi	r2,r17,32
   214d8:	103f661e 	bne	r2,zero,21274 <__alt_data_end+0xfffe2a74>
   214dc:	8880040c 	andi	r2,r17,16
   214e0:	10020626 	beq	r2,zero,21cfc <___vfiprintf_internal_r+0x1144>
   214e4:	d9402217 	ldw	r5,136(sp)
   214e8:	d8001d85 	stb	zero,118(sp)
   214ec:	0029883a 	mov	r20,zero
   214f0:	28800104 	addi	r2,r5,4
   214f4:	2cc00017 	ldw	r19,0(r5)
   214f8:	80020816 	blt	r16,zero,21d1c <___vfiprintf_internal_r+0x1164>
   214fc:	00ffdfc4 	movi	r3,-129
   21500:	d8802215 	stw	r2,136(sp)
   21504:	88e2703a 	and	r17,r17,r3
   21508:	983f651e 	bne	r19,zero,212a0 <__alt_data_end+0xfffe2aa0>
   2150c:	002b883a 	mov	r21,zero
   21510:	8002cf26 	beq	r16,zero,22050 <___vfiprintf_internal_r+0x1498>
   21514:	0027883a 	mov	r19,zero
   21518:	0029883a 	mov	r20,zero
   2151c:	003f6106 	br	212a4 <__alt_data_end+0xfffe2aa4>
   21520:	9cc03fcc 	andi	r19,r19,255
   21524:	b811883a 	mov	r8,r23
   21528:	9802e01e 	bne	r19,zero,220ac <___vfiprintf_internal_r+0x14f4>
   2152c:	8c400414 	ori	r17,r17,16
   21530:	8880080c 	andi	r2,r17,32
   21534:	1000641e 	bne	r2,zero,216c8 <___vfiprintf_internal_r+0xb10>
   21538:	8880040c 	andi	r2,r17,16
   2153c:	1001c81e 	bne	r2,zero,21c60 <___vfiprintf_internal_r+0x10a8>
   21540:	8880100c 	andi	r2,r17,64
   21544:	d8001d85 	stb	zero,118(sp)
   21548:	1002281e 	bne	r2,zero,21dec <___vfiprintf_internal_r+0x1234>
   2154c:	d9002217 	ldw	r4,136(sp)
   21550:	0029883a 	mov	r20,zero
   21554:	20800104 	addi	r2,r4,4
   21558:	24c00017 	ldw	r19,0(r4)
   2155c:	8001c60e 	bge	r16,zero,21c78 <___vfiprintf_internal_r+0x10c0>
   21560:	d8802215 	stw	r2,136(sp)
   21564:	002b883a 	mov	r21,zero
   21568:	9d04b03a 	or	r2,r19,r20
   2156c:	103f911e 	bne	r2,zero,213b4 <__alt_data_end+0xfffe2bb4>
   21570:	00800044 	movi	r2,1
   21574:	10803fcc 	andi	r2,r2,255
   21578:	00c00044 	movi	r3,1
   2157c:	10c05f26 	beq	r2,r3,216fc <___vfiprintf_internal_r+0xb44>
   21580:	00c00084 	movi	r3,2
   21584:	10ffe31e 	bne	r2,r3,21514 <__alt_data_end+0xfffe2d14>
   21588:	0027883a 	mov	r19,zero
   2158c:	0029883a 	mov	r20,zero
   21590:	00015106 	br	21ad8 <___vfiprintf_internal_r+0xf20>
   21594:	9cc03fcc 	andi	r19,r19,255
   21598:	b811883a 	mov	r8,r23
   2159c:	9802c01e 	bne	r19,zero,220a0 <___vfiprintf_internal_r+0x14e8>
   215a0:	014000f4 	movhi	r5,3
   215a4:	2966fb04 	addi	r5,r5,-25620
   215a8:	d9402615 	stw	r5,152(sp)
   215ac:	8880080c 	andi	r2,r17,32
   215b0:	103f541e 	bne	r2,zero,21304 <__alt_data_end+0xfffe2b04>
   215b4:	8880040c 	andi	r2,r17,16
   215b8:	1001f226 	beq	r2,zero,21d84 <___vfiprintf_internal_r+0x11cc>
   215bc:	d9402217 	ldw	r5,136(sp)
   215c0:	0029883a 	mov	r20,zero
   215c4:	2cc00017 	ldw	r19,0(r5)
   215c8:	29400104 	addi	r5,r5,4
   215cc:	d9402215 	stw	r5,136(sp)
   215d0:	003f5106 	br	21318 <__alt_data_end+0xfffe2b18>
   215d4:	d8c02217 	ldw	r3,136(sp)
   215d8:	b811883a 	mov	r8,r23
   215dc:	d8001d85 	stb	zero,118(sp)
   215e0:	1dc00017 	ldw	r23,0(r3)
   215e4:	1f000104 	addi	fp,r3,4
   215e8:	b8025926 	beq	r23,zero,21f50 <___vfiprintf_internal_r+0x1398>
   215ec:	80023316 	blt	r16,zero,21ebc <___vfiprintf_internal_r+0x1304>
   215f0:	800d883a 	mov	r6,r16
   215f4:	000b883a 	mov	r5,zero
   215f8:	b809883a 	mov	r4,r23
   215fc:	da002a15 	stw	r8,168(sp)
   21600:	0012e400 	call	12e40 <memchr>
   21604:	da002a17 	ldw	r8,168(sp)
   21608:	10026826 	beq	r2,zero,21fac <___vfiprintf_internal_r+0x13f4>
   2160c:	15e9c83a 	sub	r20,r2,r23
   21610:	dd401d83 	ldbu	r21,118(sp)
   21614:	df002215 	stw	fp,136(sp)
   21618:	0021883a 	mov	r16,zero
   2161c:	003e6906 	br	20fc4 <__alt_data_end+0xfffe27c4>
   21620:	9cc03fcc 	andi	r19,r19,255
   21624:	b811883a 	mov	r8,r23
   21628:	983fc126 	beq	r19,zero,21530 <__alt_data_end+0xfffe2d30>
   2162c:	d8c02303 	ldbu	r3,140(sp)
   21630:	d8c01d85 	stb	r3,118(sp)
   21634:	003fbe06 	br	21530 <__alt_data_end+0xfffe2d30>
   21638:	d9002217 	ldw	r4,136(sp)
   2163c:	d9402217 	ldw	r5,136(sp)
   21640:	21000017 	ldw	r4,0(r4)
   21644:	28800104 	addi	r2,r5,4
   21648:	d9002515 	stw	r4,148(sp)
   2164c:	203e3d16 	blt	r4,zero,20f44 <__alt_data_end+0xfffe2744>
   21650:	d8802215 	stw	r2,136(sp)
   21654:	b0c00007 	ldb	r3,0(r22)
   21658:	003db406 	br	20d2c <__alt_data_end+0xfffe252c>
   2165c:	00c00ac4 	movi	r3,43
   21660:	d8c02305 	stb	r3,140(sp)
   21664:	04c00044 	movi	r19,1
   21668:	b0c00007 	ldb	r3,0(r22)
   2166c:	003daf06 	br	20d2c <__alt_data_end+0xfffe252c>
   21670:	b0c00007 	ldb	r3,0(r22)
   21674:	01000a84 	movi	r4,42
   21678:	b4000044 	addi	r16,r22,1
   2167c:	19025e26 	beq	r3,r4,21ff8 <___vfiprintf_internal_r+0x1440>
   21680:	1f3ff404 	addi	fp,r3,-48
   21684:	0009883a 	mov	r4,zero
   21688:	af025236 	bltu	r21,fp,21fd4 <___vfiprintf_internal_r+0x141c>
   2168c:	01400284 	movi	r5,10
   21690:	0025ef80 	call	25ef8 <__mulsi3>
   21694:	80c00007 	ldb	r3,0(r16)
   21698:	1709883a 	add	r4,r2,fp
   2169c:	85800044 	addi	r22,r16,1
   216a0:	1f3ff404 	addi	fp,r3,-48
   216a4:	b021883a 	mov	r16,r22
   216a8:	af3ff82e 	bgeu	r21,fp,2168c <__alt_data_end+0xfffe2e8c>
   216ac:	2021883a 	mov	r16,r4
   216b0:	203d9f0e 	bge	r4,zero,20d30 <__alt_data_end+0xfffe2530>
   216b4:	043fffc4 	movi	r16,-1
   216b8:	003d9d06 	br	20d30 <__alt_data_end+0xfffe2530>
   216bc:	8c401014 	ori	r17,r17,64
   216c0:	b0c00007 	ldb	r3,0(r22)
   216c4:	003d9906 	br	20d2c <__alt_data_end+0xfffe252c>
   216c8:	d9002217 	ldw	r4,136(sp)
   216cc:	d8001d85 	stb	zero,118(sp)
   216d0:	20c00204 	addi	r3,r4,8
   216d4:	24c00017 	ldw	r19,0(r4)
   216d8:	25000117 	ldw	r20,4(r4)
   216dc:	8001e716 	blt	r16,zero,21e7c <___vfiprintf_internal_r+0x12c4>
   216e0:	013fdfc4 	movi	r4,-129
   216e4:	9d04b03a 	or	r2,r19,r20
   216e8:	d8c02215 	stw	r3,136(sp)
   216ec:	8922703a 	and	r17,r17,r4
   216f0:	002b883a 	mov	r21,zero
   216f4:	103f2f1e 	bne	r2,zero,213b4 <__alt_data_end+0xfffe2bb4>
   216f8:	803e2f26 	beq	r16,zero,20fb8 <__alt_data_end+0xfffe27b8>
   216fc:	0027883a 	mov	r19,zero
   21700:	9cc00c04 	addi	r19,r19,48
   21704:	dcc019c5 	stb	r19,103(sp)
   21708:	dd002817 	ldw	r20,160(sp)
   2170c:	ddc019c4 	addi	r23,sp,103
   21710:	003e2c06 	br	20fc4 <__alt_data_end+0xfffe27c4>
   21714:	9cc03fcc 	andi	r19,r19,255
   21718:	b811883a 	mov	r8,r23
   2171c:	9802571e 	bne	r19,zero,2207c <___vfiprintf_internal_r+0x14c4>
   21720:	18005726 	beq	r3,zero,21880 <___vfiprintf_internal_r+0xcc8>
   21724:	04c00044 	movi	r19,1
   21728:	d8c01005 	stb	r3,64(sp)
   2172c:	d8001d85 	stb	zero,118(sp)
   21730:	9829883a 	mov	r20,r19
   21734:	ddc01004 	addi	r23,sp,64
   21738:	003f0a06 	br	21364 <__alt_data_end+0xfffe2b64>
   2173c:	d9402017 	ldw	r5,128(sp)
   21740:	d9002117 	ldw	r4,132(sp)
   21744:	d9801a04 	addi	r6,sp,104
   21748:	da802a15 	stw	r10,168(sp)
   2174c:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21750:	da802a17 	ldw	r10,168(sp)
   21754:	1000501e 	bne	r2,zero,21898 <___vfiprintf_internal_r+0xce0>
   21758:	d9801b17 	ldw	r6,108(sp)
   2175c:	d8801c17 	ldw	r2,112(sp)
   21760:	d811883a 	mov	r8,sp
   21764:	31000044 	addi	r4,r6,1
   21768:	003e3606 	br	21044 <__alt_data_end+0xfffe2844>
   2176c:	d9001b17 	ldw	r4,108(sp)
   21770:	d8801c17 	ldw	r2,112(sp)
   21774:	21400044 	addi	r5,r4,1
   21778:	d9801d87 	ldb	r6,118(sp)
   2177c:	303e5226 	beq	r6,zero,210c8 <__alt_data_end+0xfffe28c8>
   21780:	01800044 	movi	r6,1
   21784:	d9001d84 	addi	r4,sp,118
   21788:	1185883a 	add	r2,r2,r6
   2178c:	41000015 	stw	r4,0(r8)
   21790:	41800115 	stw	r6,4(r8)
   21794:	d8801c15 	stw	r2,112(sp)
   21798:	d9401b15 	stw	r5,108(sp)
   2179c:	010001c4 	movi	r4,7
   217a0:	2140b00e 	bge	r4,r5,21a64 <___vfiprintf_internal_r+0xeac>
   217a4:	1000f61e 	bne	r2,zero,21b80 <___vfiprintf_internal_r+0xfc8>
   217a8:	3800b31e 	bne	r7,zero,21a78 <___vfiprintf_internal_r+0xec0>
   217ac:	0009883a 	mov	r4,zero
   217b0:	300b883a 	mov	r5,r6
   217b4:	d811883a 	mov	r8,sp
   217b8:	01802004 	movi	r6,128
   217bc:	19be5226 	beq	r3,r6,21108 <__alt_data_end+0xfffe2908>
   217c0:	8521c83a 	sub	r16,r16,r20
   217c4:	043e790e 	bge	zero,r16,211ac <__alt_data_end+0xfffe29ac>
   217c8:	05400404 	movi	r21,16
   217cc:	ac01b00e 	bge	r21,r16,21e90 <___vfiprintf_internal_r+0x12d8>
   217d0:	014000f4 	movhi	r5,3
   217d4:	29682884 	addi	r5,r5,-24414
   217d8:	d9402315 	stw	r5,140(sp)
   217dc:	070001c4 	movi	fp,7
   217e0:	00000506 	br	217f8 <___vfiprintf_internal_r+0xc40>
   217e4:	21400084 	addi	r5,r4,2
   217e8:	42000204 	addi	r8,r8,8
   217ec:	1809883a 	mov	r4,r3
   217f0:	843ffc04 	addi	r16,r16,-16
   217f4:	ac000d0e 	bge	r21,r16,2182c <___vfiprintf_internal_r+0xc74>
   217f8:	10800404 	addi	r2,r2,16
   217fc:	20c00044 	addi	r3,r4,1
   21800:	44800015 	stw	r18,0(r8)
   21804:	45400115 	stw	r21,4(r8)
   21808:	d8801c15 	stw	r2,112(sp)
   2180c:	d8c01b15 	stw	r3,108(sp)
   21810:	e0fff40e 	bge	fp,r3,217e4 <__alt_data_end+0xfffe2fe4>
   21814:	1000101e 	bne	r2,zero,21858 <___vfiprintf_internal_r+0xca0>
   21818:	843ffc04 	addi	r16,r16,-16
   2181c:	01400044 	movi	r5,1
   21820:	0009883a 	mov	r4,zero
   21824:	d811883a 	mov	r8,sp
   21828:	ac3ff316 	blt	r21,r16,217f8 <__alt_data_end+0xfffe2ff8>
   2182c:	d8c02317 	ldw	r3,140(sp)
   21830:	1405883a 	add	r2,r2,r16
   21834:	44000115 	stw	r16,4(r8)
   21838:	40c00015 	stw	r3,0(r8)
   2183c:	d8801c15 	stw	r2,112(sp)
   21840:	d9401b15 	stw	r5,108(sp)
   21844:	00c001c4 	movi	r3,7
   21848:	19401916 	blt	r3,r5,218b0 <___vfiprintf_internal_r+0xcf8>
   2184c:	42000204 	addi	r8,r8,8
   21850:	29400044 	addi	r5,r5,1
   21854:	003e5506 	br	211ac <__alt_data_end+0xfffe29ac>
   21858:	d9402017 	ldw	r5,128(sp)
   2185c:	d9002117 	ldw	r4,132(sp)
   21860:	d9801a04 	addi	r6,sp,104
   21864:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21868:	10000b1e 	bne	r2,zero,21898 <___vfiprintf_internal_r+0xce0>
   2186c:	d9001b17 	ldw	r4,108(sp)
   21870:	d8801c17 	ldw	r2,112(sp)
   21874:	d811883a 	mov	r8,sp
   21878:	21400044 	addi	r5,r4,1
   2187c:	003fdc06 	br	217f0 <__alt_data_end+0xfffe2ff0>
   21880:	d8801c17 	ldw	r2,112(sp)
   21884:	10000426 	beq	r2,zero,21898 <___vfiprintf_internal_r+0xce0>
   21888:	d9402017 	ldw	r5,128(sp)
   2188c:	d9002117 	ldw	r4,132(sp)
   21890:	d9801a04 	addi	r6,sp,104
   21894:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21898:	d9402017 	ldw	r5,128(sp)
   2189c:	2880030b 	ldhu	r2,12(r5)
   218a0:	1080100c 	andi	r2,r2,64
   218a4:	10014d1e 	bne	r2,zero,21ddc <___vfiprintf_internal_r+0x1224>
   218a8:	d8802417 	ldw	r2,144(sp)
   218ac:	003d9706 	br	20f0c <__alt_data_end+0xfffe270c>
   218b0:	1000d21e 	bne	r2,zero,21bfc <___vfiprintf_internal_r+0x1044>
   218b4:	00c00044 	movi	r3,1
   218b8:	a005883a 	mov	r2,r20
   218bc:	ddc00015 	stw	r23,0(sp)
   218c0:	dd000115 	stw	r20,4(sp)
   218c4:	dd001c15 	stw	r20,112(sp)
   218c8:	d8c01b15 	stw	r3,108(sp)
   218cc:	d811883a 	mov	r8,sp
   218d0:	42000204 	addi	r8,r8,8
   218d4:	8c40010c 	andi	r17,r17,4
   218d8:	88004026 	beq	r17,zero,219dc <___vfiprintf_internal_r+0xe24>
   218dc:	d9002517 	ldw	r4,148(sp)
   218e0:	24e3c83a 	sub	r17,r4,r19
   218e4:	04403d0e 	bge	zero,r17,219dc <___vfiprintf_internal_r+0xe24>
   218e8:	04000404 	movi	r16,16
   218ec:	8441a90e 	bge	r16,r17,21f94 <___vfiprintf_internal_r+0x13dc>
   218f0:	00c000f4 	movhi	r3,3
   218f4:	18e82c84 	addi	r3,r3,-24398
   218f8:	d9001b17 	ldw	r4,108(sp)
   218fc:	d8c02315 	stw	r3,140(sp)
   21900:	050001c4 	movi	r20,7
   21904:	dd402117 	ldw	r21,132(sp)
   21908:	ddc02017 	ldw	r23,128(sp)
   2190c:	00000506 	br	21924 <___vfiprintf_internal_r+0xd6c>
   21910:	21400084 	addi	r5,r4,2
   21914:	42000204 	addi	r8,r8,8
   21918:	1809883a 	mov	r4,r3
   2191c:	8c7ffc04 	addi	r17,r17,-16
   21920:	84400f0e 	bge	r16,r17,21960 <___vfiprintf_internal_r+0xda8>
   21924:	014000f4 	movhi	r5,3
   21928:	10800404 	addi	r2,r2,16
   2192c:	20c00044 	addi	r3,r4,1
   21930:	29682c84 	addi	r5,r5,-24398
   21934:	41400015 	stw	r5,0(r8)
   21938:	44000115 	stw	r16,4(r8)
   2193c:	d8801c15 	stw	r2,112(sp)
   21940:	d8c01b15 	stw	r3,108(sp)
   21944:	a0fff20e 	bge	r20,r3,21910 <__alt_data_end+0xfffe3110>
   21948:	1000141e 	bne	r2,zero,2199c <___vfiprintf_internal_r+0xde4>
   2194c:	8c7ffc04 	addi	r17,r17,-16
   21950:	01400044 	movi	r5,1
   21954:	0009883a 	mov	r4,zero
   21958:	d811883a 	mov	r8,sp
   2195c:	847ff116 	blt	r16,r17,21924 <__alt_data_end+0xfffe3124>
   21960:	d8c02317 	ldw	r3,140(sp)
   21964:	1445883a 	add	r2,r2,r17
   21968:	44400115 	stw	r17,4(r8)
   2196c:	40c00015 	stw	r3,0(r8)
   21970:	d8801c15 	stw	r2,112(sp)
   21974:	d9401b15 	stw	r5,108(sp)
   21978:	00c001c4 	movi	r3,7
   2197c:	1940170e 	bge	r3,r5,219dc <___vfiprintf_internal_r+0xe24>
   21980:	1000101e 	bne	r2,zero,219c4 <___vfiprintf_internal_r+0xe0c>
   21984:	d8802517 	ldw	r2,148(sp)
   21988:	14c11616 	blt	r2,r19,21de4 <___vfiprintf_internal_r+0x122c>
   2198c:	d9002417 	ldw	r4,144(sp)
   21990:	2089883a 	add	r4,r4,r2
   21994:	d9002415 	stw	r4,144(sp)
   21998:	003e1806 	br	211fc <__alt_data_end+0xfffe29fc>
   2199c:	d9801a04 	addi	r6,sp,104
   219a0:	b80b883a 	mov	r5,r23
   219a4:	a809883a 	mov	r4,r21
   219a8:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   219ac:	103fba1e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   219b0:	d9001b17 	ldw	r4,108(sp)
   219b4:	d8801c17 	ldw	r2,112(sp)
   219b8:	d811883a 	mov	r8,sp
   219bc:	21400044 	addi	r5,r4,1
   219c0:	003fd606 	br	2191c <__alt_data_end+0xfffe311c>
   219c4:	d9402017 	ldw	r5,128(sp)
   219c8:	d9002117 	ldw	r4,132(sp)
   219cc:	d9801a04 	addi	r6,sp,104
   219d0:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   219d4:	103fb01e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   219d8:	d8801c17 	ldw	r2,112(sp)
   219dc:	d8c02517 	ldw	r3,148(sp)
   219e0:	1cc0010e 	bge	r3,r19,219e8 <___vfiprintf_internal_r+0xe30>
   219e4:	9807883a 	mov	r3,r19
   219e8:	d9002417 	ldw	r4,144(sp)
   219ec:	20c9883a 	add	r4,r4,r3
   219f0:	d9002415 	stw	r4,144(sp)
   219f4:	103e0126 	beq	r2,zero,211fc <__alt_data_end+0xfffe29fc>
   219f8:	d9402017 	ldw	r5,128(sp)
   219fc:	d9002117 	ldw	r4,132(sp)
   21a00:	d9801a04 	addi	r6,sp,104
   21a04:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21a08:	103dfc26 	beq	r2,zero,211fc <__alt_data_end+0xfffe29fc>
   21a0c:	003fa206 	br	21898 <__alt_data_end+0xfffe3098>
   21a10:	d9402017 	ldw	r5,128(sp)
   21a14:	d9002117 	ldw	r4,132(sp)
   21a18:	d9801a04 	addi	r6,sp,104
   21a1c:	d9c02b15 	stw	r7,172(sp)
   21a20:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21a24:	d9c02b17 	ldw	r7,172(sp)
   21a28:	103f9b1e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   21a2c:	d9001b17 	ldw	r4,108(sp)
   21a30:	d8801c17 	ldw	r2,112(sp)
   21a34:	d811883a 	mov	r8,sp
   21a38:	21800044 	addi	r6,r4,1
   21a3c:	003dbf06 	br	2113c <__alt_data_end+0xfffe293c>
   21a40:	1000d81e 	bne	r2,zero,21da4 <___vfiprintf_internal_r+0x11ec>
   21a44:	d9001d87 	ldb	r4,118(sp)
   21a48:	20000a26 	beq	r4,zero,21a74 <___vfiprintf_internal_r+0xebc>
   21a4c:	00800044 	movi	r2,1
   21a50:	d9001d84 	addi	r4,sp,118
   21a54:	100b883a 	mov	r5,r2
   21a58:	d9000015 	stw	r4,0(sp)
   21a5c:	d8800115 	stw	r2,4(sp)
   21a60:	d811883a 	mov	r8,sp
   21a64:	2809883a 	mov	r4,r5
   21a68:	42000204 	addi	r8,r8,8
   21a6c:	29400044 	addi	r5,r5,1
   21a70:	003d9506 	br	210c8 <__alt_data_end+0xfffe28c8>
   21a74:	3800fd26 	beq	r7,zero,21e6c <___vfiprintf_internal_r+0x12b4>
   21a78:	00800084 	movi	r2,2
   21a7c:	d9001d04 	addi	r4,sp,116
   21a80:	d9000015 	stw	r4,0(sp)
   21a84:	d8800115 	stw	r2,4(sp)
   21a88:	01400044 	movi	r5,1
   21a8c:	d811883a 	mov	r8,sp
   21a90:	2809883a 	mov	r4,r5
   21a94:	42000204 	addi	r8,r8,8
   21a98:	29400044 	addi	r5,r5,1
   21a9c:	003f4606 	br	217b8 <__alt_data_end+0xfffe2fb8>
   21aa0:	d8802517 	ldw	r2,148(sp)
   21aa4:	14c0010e 	bge	r2,r19,21aac <___vfiprintf_internal_r+0xef4>
   21aa8:	9805883a 	mov	r2,r19
   21aac:	d9402417 	ldw	r5,144(sp)
   21ab0:	288b883a 	add	r5,r5,r2
   21ab4:	d9402415 	stw	r5,144(sp)
   21ab8:	003dd006 	br	211fc <__alt_data_end+0xfffe29fc>
   21abc:	d8001d85 	stb	zero,118(sp)
   21ac0:	80005d16 	blt	r16,zero,21c38 <___vfiprintf_internal_r+0x1080>
   21ac4:	00ffdfc4 	movi	r3,-129
   21ac8:	9d04b03a 	or	r2,r19,r20
   21acc:	88e2703a 	and	r17,r17,r3
   21ad0:	103d3726 	beq	r2,zero,20fb0 <__alt_data_end+0xfffe27b0>
   21ad4:	002b883a 	mov	r21,zero
   21ad8:	d9002617 	ldw	r4,152(sp)
   21adc:	ddc01a04 	addi	r23,sp,104
   21ae0:	988003cc 	andi	r2,r19,15
   21ae4:	a006973a 	slli	r3,r20,28
   21ae8:	2085883a 	add	r2,r4,r2
   21aec:	9826d13a 	srli	r19,r19,4
   21af0:	10800003 	ldbu	r2,0(r2)
   21af4:	a028d13a 	srli	r20,r20,4
   21af8:	bdffffc4 	addi	r23,r23,-1
   21afc:	1ce6b03a 	or	r19,r3,r19
   21b00:	b8800005 	stb	r2,0(r23)
   21b04:	9d04b03a 	or	r2,r19,r20
   21b08:	103ff51e 	bne	r2,zero,21ae0 <__alt_data_end+0xfffe32e0>
   21b0c:	d8801e17 	ldw	r2,120(sp)
   21b10:	15e9c83a 	sub	r20,r2,r23
   21b14:	003d2b06 	br	20fc4 <__alt_data_end+0xfffe27c4>
   21b18:	d9402017 	ldw	r5,128(sp)
   21b1c:	d9002117 	ldw	r4,132(sp)
   21b20:	d9801a04 	addi	r6,sp,104
   21b24:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21b28:	103f5b1e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   21b2c:	d8801c17 	ldw	r2,112(sp)
   21b30:	d811883a 	mov	r8,sp
   21b34:	003f6706 	br	218d4 <__alt_data_end+0xfffe30d4>
   21b38:	d9402017 	ldw	r5,128(sp)
   21b3c:	d9002117 	ldw	r4,132(sp)
   21b40:	d9801a04 	addi	r6,sp,104
   21b44:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21b48:	103f531e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   21b4c:	d811883a 	mov	r8,sp
   21b50:	003cd906 	br	20eb8 <__alt_data_end+0xfffe26b8>
   21b54:	10803fcc 	andi	r2,r2,255
   21b58:	1080201c 	xori	r2,r2,128
   21b5c:	10bfe004 	addi	r2,r2,-128
   21b60:	00c00c04 	movi	r3,48
   21b64:	10ffe926 	beq	r2,r3,21b0c <__alt_data_end+0xfffe330c>
   21b68:	b8ffffc5 	stb	r3,-1(r23)
   21b6c:	d8c01e17 	ldw	r3,120(sp)
   21b70:	b8bfffc4 	addi	r2,r23,-1
   21b74:	102f883a 	mov	r23,r2
   21b78:	18a9c83a 	sub	r20,r3,r2
   21b7c:	003d1106 	br	20fc4 <__alt_data_end+0xfffe27c4>
   21b80:	d9402017 	ldw	r5,128(sp)
   21b84:	d9002117 	ldw	r4,132(sp)
   21b88:	d9801a04 	addi	r6,sp,104
   21b8c:	d8c02a15 	stw	r3,168(sp)
   21b90:	d9c02b15 	stw	r7,172(sp)
   21b94:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21b98:	d8c02a17 	ldw	r3,168(sp)
   21b9c:	d9c02b17 	ldw	r7,172(sp)
   21ba0:	103f3d1e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   21ba4:	d9001b17 	ldw	r4,108(sp)
   21ba8:	d8801c17 	ldw	r2,112(sp)
   21bac:	d811883a 	mov	r8,sp
   21bb0:	21400044 	addi	r5,r4,1
   21bb4:	003d4406 	br	210c8 <__alt_data_end+0xfffe28c8>
   21bb8:	d9402017 	ldw	r5,128(sp)
   21bbc:	d9002117 	ldw	r4,132(sp)
   21bc0:	d9801a04 	addi	r6,sp,104
   21bc4:	d8c02a15 	stw	r3,168(sp)
   21bc8:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21bcc:	d8c02a17 	ldw	r3,168(sp)
   21bd0:	103f311e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   21bd4:	d9001b17 	ldw	r4,108(sp)
   21bd8:	d8801c17 	ldw	r2,112(sp)
   21bdc:	d811883a 	mov	r8,sp
   21be0:	21400044 	addi	r5,r4,1
   21be4:	003ef406 	br	217b8 <__alt_data_end+0xfffe2fb8>
   21be8:	1000bd1e 	bne	r2,zero,21ee0 <___vfiprintf_internal_r+0x1328>
   21bec:	01400044 	movi	r5,1
   21bf0:	0009883a 	mov	r4,zero
   21bf4:	d811883a 	mov	r8,sp
   21bf8:	003ef106 	br	217c0 <__alt_data_end+0xfffe2fc0>
   21bfc:	d9402017 	ldw	r5,128(sp)
   21c00:	d9002117 	ldw	r4,132(sp)
   21c04:	d9801a04 	addi	r6,sp,104
   21c08:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21c0c:	103f221e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   21c10:	d9401b17 	ldw	r5,108(sp)
   21c14:	d8801c17 	ldw	r2,112(sp)
   21c18:	d811883a 	mov	r8,sp
   21c1c:	29400044 	addi	r5,r5,1
   21c20:	003d6206 	br	211ac <__alt_data_end+0xfffe29ac>
   21c24:	014000f4 	movhi	r5,3
   21c28:	29670004 	addi	r5,r5,-25600
   21c2c:	d9402615 	stw	r5,152(sp)
   21c30:	d8c02215 	stw	r3,136(sp)
   21c34:	1023883a 	mov	r17,r2
   21c38:	9d04b03a 	or	r2,r19,r20
   21c3c:	103fa51e 	bne	r2,zero,21ad4 <__alt_data_end+0xfffe32d4>
   21c40:	002b883a 	mov	r21,zero
   21c44:	00800084 	movi	r2,2
   21c48:	003e4a06 	br	21574 <__alt_data_end+0xfffe2d74>
   21c4c:	014000f4 	movhi	r5,3
   21c50:	29670004 	addi	r5,r5,-25600
   21c54:	002b883a 	mov	r21,zero
   21c58:	d9402615 	stw	r5,152(sp)
   21c5c:	003f9e06 	br	21ad8 <__alt_data_end+0xfffe32d8>
   21c60:	d9402217 	ldw	r5,136(sp)
   21c64:	d8001d85 	stb	zero,118(sp)
   21c68:	0029883a 	mov	r20,zero
   21c6c:	28800104 	addi	r2,r5,4
   21c70:	2cc00017 	ldw	r19,0(r5)
   21c74:	803e3a16 	blt	r16,zero,21560 <__alt_data_end+0xfffe2d60>
   21c78:	00ffdfc4 	movi	r3,-129
   21c7c:	d8802215 	stw	r2,136(sp)
   21c80:	88e2703a 	and	r17,r17,r3
   21c84:	002b883a 	mov	r21,zero
   21c88:	983e9b26 	beq	r19,zero,216f8 <__alt_data_end+0xfffe2ef8>
   21c8c:	00800244 	movi	r2,9
   21c90:	14fdc936 	bltu	r2,r19,213b8 <__alt_data_end+0xfffe2bb8>
   21c94:	003e9a06 	br	21700 <__alt_data_end+0xfffe2f00>
   21c98:	00800c04 	movi	r2,48
   21c9c:	d8c01d45 	stb	r3,117(sp)
   21ca0:	d8801d05 	stb	r2,116(sp)
   21ca4:	d8001d85 	stb	zero,118(sp)
   21ca8:	88c00094 	ori	r3,r17,2
   21cac:	80009c16 	blt	r16,zero,21f20 <___vfiprintf_internal_r+0x1368>
   21cb0:	00bfdfc4 	movi	r2,-129
   21cb4:	88a2703a 	and	r17,r17,r2
   21cb8:	8c400094 	ori	r17,r17,2
   21cbc:	002b883a 	mov	r21,zero
   21cc0:	003f8506 	br	21ad8 <__alt_data_end+0xfffe32d8>
   21cc4:	b029883a 	mov	r20,r22
   21cc8:	003c0b06 	br	20cf8 <__alt_data_end+0xfffe24f8>
   21ccc:	04e7c83a 	sub	r19,zero,r19
   21cd0:	05400b44 	movi	r21,45
   21cd4:	9804c03a 	cmpne	r2,r19,zero
   21cd8:	0529c83a 	sub	r20,zero,r20
   21cdc:	dd401d85 	stb	r21,118(sp)
   21ce0:	a0a9c83a 	sub	r20,r20,r2
   21ce4:	80009716 	blt	r16,zero,21f44 <___vfiprintf_internal_r+0x138c>
   21ce8:	00bfdfc4 	movi	r2,-129
   21cec:	88a2703a 	and	r17,r17,r2
   21cf0:	003db006 	br	213b4 <__alt_data_end+0xfffe2bb4>
   21cf4:	b0c00007 	ldb	r3,0(r22)
   21cf8:	003c0c06 	br	20d2c <__alt_data_end+0xfffe252c>
   21cfc:	8880100c 	andi	r2,r17,64
   21d00:	d8001d85 	stb	zero,118(sp)
   21d04:	1000461e 	bne	r2,zero,21e20 <___vfiprintf_internal_r+0x1268>
   21d08:	d9002217 	ldw	r4,136(sp)
   21d0c:	0029883a 	mov	r20,zero
   21d10:	20800104 	addi	r2,r4,4
   21d14:	24c00017 	ldw	r19,0(r4)
   21d18:	803df80e 	bge	r16,zero,214fc <__alt_data_end+0xfffe2cfc>
   21d1c:	9d06b03a 	or	r3,r19,r20
   21d20:	d8802215 	stw	r2,136(sp)
   21d24:	183d5e1e 	bne	r3,zero,212a0 <__alt_data_end+0xfffe2aa0>
   21d28:	002b883a 	mov	r21,zero
   21d2c:	0005883a 	mov	r2,zero
   21d30:	003e1006 	br	21574 <__alt_data_end+0xfffe2d74>
   21d34:	8880040c 	andi	r2,r17,16
   21d38:	1000321e 	bne	r2,zero,21e04 <___vfiprintf_internal_r+0x124c>
   21d3c:	8c40100c 	andi	r17,r17,64
   21d40:	88008d26 	beq	r17,zero,21f78 <___vfiprintf_internal_r+0x13c0>
   21d44:	d9402217 	ldw	r5,136(sp)
   21d48:	d8c02417 	ldw	r3,144(sp)
   21d4c:	28800017 	ldw	r2,0(r5)
   21d50:	29400104 	addi	r5,r5,4
   21d54:	d9402215 	stw	r5,136(sp)
   21d58:	10c0000d 	sth	r3,0(r2)
   21d5c:	003bca06 	br	20c88 <__alt_data_end+0xfffe2488>
   21d60:	8880100c 	andi	r2,r17,64
   21d64:	10003a26 	beq	r2,zero,21e50 <___vfiprintf_internal_r+0x1298>
   21d68:	d8802217 	ldw	r2,136(sp)
   21d6c:	14c0000f 	ldh	r19,0(r2)
   21d70:	10800104 	addi	r2,r2,4
   21d74:	d8802215 	stw	r2,136(sp)
   21d78:	9829d7fa 	srai	r20,r19,31
   21d7c:	a005883a 	mov	r2,r20
   21d80:	003d8506 	br	21398 <__alt_data_end+0xfffe2b98>
   21d84:	8880100c 	andi	r2,r17,64
   21d88:	10002b26 	beq	r2,zero,21e38 <___vfiprintf_internal_r+0x1280>
   21d8c:	d8802217 	ldw	r2,136(sp)
   21d90:	0029883a 	mov	r20,zero
   21d94:	14c0000b 	ldhu	r19,0(r2)
   21d98:	10800104 	addi	r2,r2,4
   21d9c:	d8802215 	stw	r2,136(sp)
   21da0:	003d5d06 	br	21318 <__alt_data_end+0xfffe2b18>
   21da4:	d9402017 	ldw	r5,128(sp)
   21da8:	d9002117 	ldw	r4,132(sp)
   21dac:	d9801a04 	addi	r6,sp,104
   21db0:	d8c02a15 	stw	r3,168(sp)
   21db4:	d9c02b15 	stw	r7,172(sp)
   21db8:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21dbc:	d8c02a17 	ldw	r3,168(sp)
   21dc0:	d9c02b17 	ldw	r7,172(sp)
   21dc4:	103eb41e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   21dc8:	d9001b17 	ldw	r4,108(sp)
   21dcc:	d8801c17 	ldw	r2,112(sp)
   21dd0:	d811883a 	mov	r8,sp
   21dd4:	21400044 	addi	r5,r4,1
   21dd8:	003e6706 	br	21778 <__alt_data_end+0xfffe2f78>
   21ddc:	00bfffc4 	movi	r2,-1
   21de0:	003c4a06 	br	20f0c <__alt_data_end+0xfffe270c>
   21de4:	9805883a 	mov	r2,r19
   21de8:	003ee806 	br	2198c <__alt_data_end+0xfffe318c>
   21dec:	d8c02217 	ldw	r3,136(sp)
   21df0:	0029883a 	mov	r20,zero
   21df4:	18800104 	addi	r2,r3,4
   21df8:	1cc0000b 	ldhu	r19,0(r3)
   21dfc:	803f9e0e 	bge	r16,zero,21c78 <__alt_data_end+0xfffe3478>
   21e00:	003dd706 	br	21560 <__alt_data_end+0xfffe2d60>
   21e04:	d8c02217 	ldw	r3,136(sp)
   21e08:	d9002417 	ldw	r4,144(sp)
   21e0c:	18800017 	ldw	r2,0(r3)
   21e10:	18c00104 	addi	r3,r3,4
   21e14:	d8c02215 	stw	r3,136(sp)
   21e18:	11000015 	stw	r4,0(r2)
   21e1c:	003b9a06 	br	20c88 <__alt_data_end+0xfffe2488>
   21e20:	d8c02217 	ldw	r3,136(sp)
   21e24:	0029883a 	mov	r20,zero
   21e28:	18800104 	addi	r2,r3,4
   21e2c:	1cc0000b 	ldhu	r19,0(r3)
   21e30:	803db20e 	bge	r16,zero,214fc <__alt_data_end+0xfffe2cfc>
   21e34:	003fb906 	br	21d1c <__alt_data_end+0xfffe351c>
   21e38:	d9002217 	ldw	r4,136(sp)
   21e3c:	0029883a 	mov	r20,zero
   21e40:	24c00017 	ldw	r19,0(r4)
   21e44:	21000104 	addi	r4,r4,4
   21e48:	d9002215 	stw	r4,136(sp)
   21e4c:	003d3206 	br	21318 <__alt_data_end+0xfffe2b18>
   21e50:	d8c02217 	ldw	r3,136(sp)
   21e54:	1cc00017 	ldw	r19,0(r3)
   21e58:	18c00104 	addi	r3,r3,4
   21e5c:	d8c02215 	stw	r3,136(sp)
   21e60:	9829d7fa 	srai	r20,r19,31
   21e64:	a005883a 	mov	r2,r20
   21e68:	003d4b06 	br	21398 <__alt_data_end+0xfffe2b98>
   21e6c:	0009883a 	mov	r4,zero
   21e70:	01400044 	movi	r5,1
   21e74:	d811883a 	mov	r8,sp
   21e78:	003e4f06 	br	217b8 <__alt_data_end+0xfffe2fb8>
   21e7c:	d8c02215 	stw	r3,136(sp)
   21e80:	002b883a 	mov	r21,zero
   21e84:	003db806 	br	21568 <__alt_data_end+0xfffe2d68>
   21e88:	d811883a 	mov	r8,sp
   21e8c:	003e9606 	br	218e8 <__alt_data_end+0xfffe30e8>
   21e90:	010000f4 	movhi	r4,3
   21e94:	21282884 	addi	r4,r4,-24414
   21e98:	d9002315 	stw	r4,140(sp)
   21e9c:	003e6306 	br	2182c <__alt_data_end+0xfffe302c>
   21ea0:	b0c00043 	ldbu	r3,1(r22)
   21ea4:	8c400814 	ori	r17,r17,32
   21ea8:	b5800044 	addi	r22,r22,1
   21eac:	18c03fcc 	andi	r3,r3,255
   21eb0:	18c0201c 	xori	r3,r3,128
   21eb4:	18ffe004 	addi	r3,r3,-128
   21eb8:	003b9c06 	br	20d2c <__alt_data_end+0xfffe252c>
   21ebc:	b809883a 	mov	r4,r23
   21ec0:	da002a15 	stw	r8,168(sp)
   21ec4:	0013f440 	call	13f44 <strlen>
   21ec8:	1029883a 	mov	r20,r2
   21ecc:	dd401d83 	ldbu	r21,118(sp)
   21ed0:	df002215 	stw	fp,136(sp)
   21ed4:	0021883a 	mov	r16,zero
   21ed8:	da002a17 	ldw	r8,168(sp)
   21edc:	003c3906 	br	20fc4 <__alt_data_end+0xfffe27c4>
   21ee0:	d9402017 	ldw	r5,128(sp)
   21ee4:	d9002117 	ldw	r4,132(sp)
   21ee8:	d9801a04 	addi	r6,sp,104
   21eec:	0020aa40 	call	20aa4 <__sprint_r.part.0>
   21ef0:	103e691e 	bne	r2,zero,21898 <__alt_data_end+0xfffe3098>
   21ef4:	d9001b17 	ldw	r4,108(sp)
   21ef8:	d8801c17 	ldw	r2,112(sp)
   21efc:	d811883a 	mov	r8,sp
   21f00:	21400044 	addi	r5,r4,1
   21f04:	003e2e06 	br	217c0 <__alt_data_end+0xfffe2fc0>
   21f08:	010000f4 	movhi	r4,3
   21f0c:	21282c84 	addi	r4,r4,-24398
   21f10:	d9002315 	stw	r4,140(sp)
   21f14:	d9001b17 	ldw	r4,108(sp)
   21f18:	21000044 	addi	r4,r4,1
   21f1c:	003c5e06 	br	21098 <__alt_data_end+0xfffe2898>
   21f20:	002b883a 	mov	r21,zero
   21f24:	00800084 	movi	r2,2
   21f28:	10803fcc 	andi	r2,r2,255
   21f2c:	01000044 	movi	r4,1
   21f30:	11002b26 	beq	r2,r4,21fe0 <___vfiprintf_internal_r+0x1428>
   21f34:	01000084 	movi	r4,2
   21f38:	11002b1e 	bne	r2,r4,21fe8 <___vfiprintf_internal_r+0x1430>
   21f3c:	1823883a 	mov	r17,r3
   21f40:	003ee506 	br	21ad8 <__alt_data_end+0xfffe32d8>
   21f44:	8807883a 	mov	r3,r17
   21f48:	00800044 	movi	r2,1
   21f4c:	003ff606 	br	21f28 <__alt_data_end+0xfffe3728>
   21f50:	00800184 	movi	r2,6
   21f54:	1400012e 	bgeu	r2,r16,21f5c <___vfiprintf_internal_r+0x13a4>
   21f58:	1021883a 	mov	r16,r2
   21f5c:	8029883a 	mov	r20,r16
   21f60:	8027883a 	mov	r19,r16
   21f64:	80002216 	blt	r16,zero,21ff0 <___vfiprintf_internal_r+0x1438>
   21f68:	05c000f4 	movhi	r23,3
   21f6c:	df002215 	stw	fp,136(sp)
   21f70:	bde70504 	addi	r23,r23,-25580
   21f74:	003cfb06 	br	21364 <__alt_data_end+0xfffe2b64>
   21f78:	d9002217 	ldw	r4,136(sp)
   21f7c:	d9402417 	ldw	r5,144(sp)
   21f80:	20800017 	ldw	r2,0(r4)
   21f84:	21000104 	addi	r4,r4,4
   21f88:	d9002215 	stw	r4,136(sp)
   21f8c:	11400015 	stw	r5,0(r2)
   21f90:	003b3d06 	br	20c88 <__alt_data_end+0xfffe2488>
   21f94:	014000f4 	movhi	r5,3
   21f98:	29682c84 	addi	r5,r5,-24398
   21f9c:	d9402315 	stw	r5,140(sp)
   21fa0:	d9401b17 	ldw	r5,108(sp)
   21fa4:	29400044 	addi	r5,r5,1
   21fa8:	003e6d06 	br	21960 <__alt_data_end+0xfffe3160>
   21fac:	8029883a 	mov	r20,r16
   21fb0:	dd401d83 	ldbu	r21,118(sp)
   21fb4:	df002215 	stw	fp,136(sp)
   21fb8:	0021883a 	mov	r16,zero
   21fbc:	003c0106 	br	20fc4 <__alt_data_end+0xfffe27c4>
   21fc0:	00c000f4 	movhi	r3,3
   21fc4:	18e82884 	addi	r3,r3,-24414
   21fc8:	d8c02315 	stw	r3,140(sp)
   21fcc:	280d883a 	mov	r6,r5
   21fd0:	003c6906 	br	21178 <__alt_data_end+0xfffe2978>
   21fd4:	802d883a 	mov	r22,r16
   21fd8:	0021883a 	mov	r16,zero
   21fdc:	003b5406 	br	20d30 <__alt_data_end+0xfffe2530>
   21fe0:	1823883a 	mov	r17,r3
   21fe4:	003cf306 	br	213b4 <__alt_data_end+0xfffe2bb4>
   21fe8:	1823883a 	mov	r17,r3
   21fec:	003cad06 	br	212a4 <__alt_data_end+0xfffe2aa4>
   21ff0:	0027883a 	mov	r19,zero
   21ff4:	003fdc06 	br	21f68 <__alt_data_end+0xfffe3768>
   21ff8:	d9402217 	ldw	r5,136(sp)
   21ffc:	8005883a 	mov	r2,r16
   22000:	b0c00043 	ldbu	r3,1(r22)
   22004:	2c000017 	ldw	r16,0(r5)
   22008:	29000104 	addi	r4,r5,4
   2200c:	d9002215 	stw	r4,136(sp)
   22010:	102d883a 	mov	r22,r2
   22014:	803fa50e 	bge	r16,zero,21eac <__alt_data_end+0xfffe36ac>
   22018:	18c03fcc 	andi	r3,r3,255
   2201c:	18c0201c 	xori	r3,r3,128
   22020:	043fffc4 	movi	r16,-1
   22024:	18ffe004 	addi	r3,r3,-128
   22028:	003b4006 	br	20d2c <__alt_data_end+0xfffe252c>
   2202c:	d9402303 	ldbu	r5,140(sp)
   22030:	d9401d85 	stb	r5,118(sp)
   22034:	003cae06 	br	212f0 <__alt_data_end+0xfffe2af0>
   22038:	d8c02303 	ldbu	r3,140(sp)
   2203c:	d8c01d85 	stb	r3,118(sp)
   22040:	003d1406 	br	21494 <__alt_data_end+0xfffe2c94>
   22044:	d8c02303 	ldbu	r3,140(sp)
   22048:	d8c01d85 	stb	r3,118(sp)
   2204c:	003cca06 	br	21378 <__alt_data_end+0xfffe2b78>
   22050:	8880004c 	andi	r2,r17,1
   22054:	002b883a 	mov	r21,zero
   22058:	10000526 	beq	r2,zero,22070 <___vfiprintf_internal_r+0x14b8>
   2205c:	00800c04 	movi	r2,48
   22060:	d88019c5 	stb	r2,103(sp)
   22064:	dd002817 	ldw	r20,160(sp)
   22068:	ddc019c4 	addi	r23,sp,103
   2206c:	003bd506 	br	20fc4 <__alt_data_end+0xfffe27c4>
   22070:	0029883a 	mov	r20,zero
   22074:	ddc01a04 	addi	r23,sp,104
   22078:	003bd206 	br	20fc4 <__alt_data_end+0xfffe27c4>
   2207c:	d9002303 	ldbu	r4,140(sp)
   22080:	d9001d85 	stb	r4,118(sp)
   22084:	003da606 	br	21720 <__alt_data_end+0xfffe2f20>
   22088:	d8c02303 	ldbu	r3,140(sp)
   2208c:	d8c01d85 	stb	r3,118(sp)
   22090:	003c7606 	br	2126c <__alt_data_end+0xfffe2a6c>
   22094:	d8c02303 	ldbu	r3,140(sp)
   22098:	d8c01d85 	stb	r3,118(sp)
   2209c:	003c6506 	br	21234 <__alt_data_end+0xfffe2a34>
   220a0:	d9002303 	ldbu	r4,140(sp)
   220a4:	d9001d85 	stb	r4,118(sp)
   220a8:	003d3d06 	br	215a0 <__alt_data_end+0xfffe2da0>
   220ac:	d8c02303 	ldbu	r3,140(sp)
   220b0:	d8c01d85 	stb	r3,118(sp)
   220b4:	003d1d06 	br	2152c <__alt_data_end+0xfffe2d2c>
   220b8:	d8c02303 	ldbu	r3,140(sp)
   220bc:	d8c01d85 	stb	r3,118(sp)
   220c0:	003d0306 	br	214d0 <__alt_data_end+0xfffe2cd0>

000220c4 <__vfiprintf_internal>:
   220c4:	008000f4 	movhi	r2,3
   220c8:	10ac5304 	addi	r2,r2,-20148
   220cc:	300f883a 	mov	r7,r6
   220d0:	280d883a 	mov	r6,r5
   220d4:	200b883a 	mov	r5,r4
   220d8:	11000017 	ldw	r4,0(r2)
   220dc:	0020bb81 	jmpi	20bb8 <___vfiprintf_internal_r>

000220e0 <__sbprintf>:
   220e0:	2880030b 	ldhu	r2,12(r5)
   220e4:	2ac01917 	ldw	r11,100(r5)
   220e8:	2a80038b 	ldhu	r10,14(r5)
   220ec:	2a400717 	ldw	r9,28(r5)
   220f0:	2a000917 	ldw	r8,36(r5)
   220f4:	defee204 	addi	sp,sp,-1144
   220f8:	00c10004 	movi	r3,1024
   220fc:	dc011a15 	stw	r16,1128(sp)
   22100:	10bfff4c 	andi	r2,r2,65533
   22104:	2821883a 	mov	r16,r5
   22108:	d8cb883a 	add	r5,sp,r3
   2210c:	dc811c15 	stw	r18,1136(sp)
   22110:	dc411b15 	stw	r17,1132(sp)
   22114:	dfc11d15 	stw	ra,1140(sp)
   22118:	2025883a 	mov	r18,r4
   2211c:	d881030d 	sth	r2,1036(sp)
   22120:	dac11915 	stw	r11,1124(sp)
   22124:	da81038d 	sth	r10,1038(sp)
   22128:	da410715 	stw	r9,1052(sp)
   2212c:	da010915 	stw	r8,1060(sp)
   22130:	dec10015 	stw	sp,1024(sp)
   22134:	dec10415 	stw	sp,1040(sp)
   22138:	d8c10215 	stw	r3,1032(sp)
   2213c:	d8c10515 	stw	r3,1044(sp)
   22140:	d8010615 	stw	zero,1048(sp)
   22144:	0020bb80 	call	20bb8 <___vfiprintf_internal_r>
   22148:	1023883a 	mov	r17,r2
   2214c:	10000416 	blt	r2,zero,22160 <__sbprintf+0x80>
   22150:	d9410004 	addi	r5,sp,1024
   22154:	9009883a 	mov	r4,r18
   22158:	0010ea80 	call	10ea8 <_fflush_r>
   2215c:	10000d1e 	bne	r2,zero,22194 <__sbprintf+0xb4>
   22160:	d881030b 	ldhu	r2,1036(sp)
   22164:	1080100c 	andi	r2,r2,64
   22168:	10000326 	beq	r2,zero,22178 <__sbprintf+0x98>
   2216c:	8080030b 	ldhu	r2,12(r16)
   22170:	10801014 	ori	r2,r2,64
   22174:	8080030d 	sth	r2,12(r16)
   22178:	8805883a 	mov	r2,r17
   2217c:	dfc11d17 	ldw	ra,1140(sp)
   22180:	dc811c17 	ldw	r18,1136(sp)
   22184:	dc411b17 	ldw	r17,1132(sp)
   22188:	dc011a17 	ldw	r16,1128(sp)
   2218c:	dec11e04 	addi	sp,sp,1144
   22190:	f800283a 	ret
   22194:	047fffc4 	movi	r17,-1
   22198:	003ff106 	br	22160 <__alt_data_end+0xfffe3960>

0002219c <_calloc_r>:
   2219c:	defffe04 	addi	sp,sp,-8
   221a0:	2805883a 	mov	r2,r5
   221a4:	dc000015 	stw	r16,0(sp)
   221a8:	300b883a 	mov	r5,r6
   221ac:	2021883a 	mov	r16,r4
   221b0:	1009883a 	mov	r4,r2
   221b4:	dfc00115 	stw	ra,4(sp)
   221b8:	0025ef80 	call	25ef8 <__mulsi3>
   221bc:	100b883a 	mov	r5,r2
   221c0:	8009883a 	mov	r4,r16
   221c4:	00126340 	call	12634 <_malloc_r>
   221c8:	10002926 	beq	r2,zero,22270 <_calloc_r+0xd4>
   221cc:	11bfff17 	ldw	r6,-4(r2)
   221d0:	1021883a 	mov	r16,r2
   221d4:	00bfff04 	movi	r2,-4
   221d8:	308c703a 	and	r6,r6,r2
   221dc:	00c00904 	movi	r3,36
   221e0:	308d883a 	add	r6,r6,r2
   221e4:	19801636 	bltu	r3,r6,22240 <_calloc_r+0xa4>
   221e8:	008004c4 	movi	r2,19
   221ec:	11800b2e 	bgeu	r2,r6,2221c <_calloc_r+0x80>
   221f0:	80000015 	stw	zero,0(r16)
   221f4:	80000115 	stw	zero,4(r16)
   221f8:	008006c4 	movi	r2,27
   221fc:	11801a2e 	bgeu	r2,r6,22268 <_calloc_r+0xcc>
   22200:	80000215 	stw	zero,8(r16)
   22204:	80000315 	stw	zero,12(r16)
   22208:	30c0151e 	bne	r6,r3,22260 <_calloc_r+0xc4>
   2220c:	80000415 	stw	zero,16(r16)
   22210:	80800604 	addi	r2,r16,24
   22214:	80000515 	stw	zero,20(r16)
   22218:	00000106 	br	22220 <_calloc_r+0x84>
   2221c:	8005883a 	mov	r2,r16
   22220:	10000015 	stw	zero,0(r2)
   22224:	10000115 	stw	zero,4(r2)
   22228:	10000215 	stw	zero,8(r2)
   2222c:	8005883a 	mov	r2,r16
   22230:	dfc00117 	ldw	ra,4(sp)
   22234:	dc000017 	ldw	r16,0(sp)
   22238:	dec00204 	addi	sp,sp,8
   2223c:	f800283a 	ret
   22240:	000b883a 	mov	r5,zero
   22244:	8009883a 	mov	r4,r16
   22248:	00131c80 	call	131c8 <memset>
   2224c:	8005883a 	mov	r2,r16
   22250:	dfc00117 	ldw	ra,4(sp)
   22254:	dc000017 	ldw	r16,0(sp)
   22258:	dec00204 	addi	sp,sp,8
   2225c:	f800283a 	ret
   22260:	80800404 	addi	r2,r16,16
   22264:	003fee06 	br	22220 <__alt_data_end+0xfffe3a20>
   22268:	80800204 	addi	r2,r16,8
   2226c:	003fec06 	br	22220 <__alt_data_end+0xfffe3a20>
   22270:	0005883a 	mov	r2,zero
   22274:	003fee06 	br	22230 <__alt_data_end+0xfffe3a30>

00022278 <__fputwc>:
   22278:	defff804 	addi	sp,sp,-32
   2227c:	dcc00415 	stw	r19,16(sp)
   22280:	dc800315 	stw	r18,12(sp)
   22284:	dc000115 	stw	r16,4(sp)
   22288:	dfc00715 	stw	ra,28(sp)
   2228c:	dd400615 	stw	r21,24(sp)
   22290:	dd000515 	stw	r20,20(sp)
   22294:	dc400215 	stw	r17,8(sp)
   22298:	2027883a 	mov	r19,r4
   2229c:	2825883a 	mov	r18,r5
   222a0:	3021883a 	mov	r16,r6
   222a4:	001998c0 	call	1998c <__locale_mb_cur_max>
   222a8:	00c00044 	movi	r3,1
   222ac:	10c03e26 	beq	r2,r3,223a8 <__fputwc+0x130>
   222b0:	81c01704 	addi	r7,r16,92
   222b4:	900d883a 	mov	r6,r18
   222b8:	d80b883a 	mov	r5,sp
   222bc:	9809883a 	mov	r4,r19
   222c0:	00247c40 	call	247c4 <_wcrtomb_r>
   222c4:	1029883a 	mov	r20,r2
   222c8:	00bfffc4 	movi	r2,-1
   222cc:	a0802026 	beq	r20,r2,22350 <__fputwc+0xd8>
   222d0:	d9400003 	ldbu	r5,0(sp)
   222d4:	a0001c26 	beq	r20,zero,22348 <__fputwc+0xd0>
   222d8:	0023883a 	mov	r17,zero
   222dc:	05400284 	movi	r21,10
   222e0:	00000906 	br	22308 <__fputwc+0x90>
   222e4:	80800017 	ldw	r2,0(r16)
   222e8:	11400005 	stb	r5,0(r2)
   222ec:	80c00017 	ldw	r3,0(r16)
   222f0:	18c00044 	addi	r3,r3,1
   222f4:	80c00015 	stw	r3,0(r16)
   222f8:	8c400044 	addi	r17,r17,1
   222fc:	dc45883a 	add	r2,sp,r17
   22300:	8d00112e 	bgeu	r17,r20,22348 <__fputwc+0xd0>
   22304:	11400003 	ldbu	r5,0(r2)
   22308:	80c00217 	ldw	r3,8(r16)
   2230c:	18ffffc4 	addi	r3,r3,-1
   22310:	80c00215 	stw	r3,8(r16)
   22314:	183ff30e 	bge	r3,zero,222e4 <__alt_data_end+0xfffe3ae4>
   22318:	80800617 	ldw	r2,24(r16)
   2231c:	18801916 	blt	r3,r2,22384 <__fputwc+0x10c>
   22320:	80800017 	ldw	r2,0(r16)
   22324:	11400005 	stb	r5,0(r2)
   22328:	80800017 	ldw	r2,0(r16)
   2232c:	10c00003 	ldbu	r3,0(r2)
   22330:	10800044 	addi	r2,r2,1
   22334:	1d402326 	beq	r3,r21,223c4 <__fputwc+0x14c>
   22338:	80800015 	stw	r2,0(r16)
   2233c:	8c400044 	addi	r17,r17,1
   22340:	dc45883a 	add	r2,sp,r17
   22344:	8d3fef36 	bltu	r17,r20,22304 <__alt_data_end+0xfffe3b04>
   22348:	9005883a 	mov	r2,r18
   2234c:	00000406 	br	22360 <__fputwc+0xe8>
   22350:	80c0030b 	ldhu	r3,12(r16)
   22354:	a005883a 	mov	r2,r20
   22358:	18c01014 	ori	r3,r3,64
   2235c:	80c0030d 	sth	r3,12(r16)
   22360:	dfc00717 	ldw	ra,28(sp)
   22364:	dd400617 	ldw	r21,24(sp)
   22368:	dd000517 	ldw	r20,20(sp)
   2236c:	dcc00417 	ldw	r19,16(sp)
   22370:	dc800317 	ldw	r18,12(sp)
   22374:	dc400217 	ldw	r17,8(sp)
   22378:	dc000117 	ldw	r16,4(sp)
   2237c:	dec00804 	addi	sp,sp,32
   22380:	f800283a 	ret
   22384:	800d883a 	mov	r6,r16
   22388:	29403fcc 	andi	r5,r5,255
   2238c:	9809883a 	mov	r4,r19
   22390:	002466c0 	call	2466c <__swbuf_r>
   22394:	10bfffe0 	cmpeqi	r2,r2,-1
   22398:	10803fcc 	andi	r2,r2,255
   2239c:	103fd626 	beq	r2,zero,222f8 <__alt_data_end+0xfffe3af8>
   223a0:	00bfffc4 	movi	r2,-1
   223a4:	003fee06 	br	22360 <__alt_data_end+0xfffe3b60>
   223a8:	90ffffc4 	addi	r3,r18,-1
   223ac:	01003f84 	movi	r4,254
   223b0:	20ffbf36 	bltu	r4,r3,222b0 <__alt_data_end+0xfffe3ab0>
   223b4:	900b883a 	mov	r5,r18
   223b8:	dc800005 	stb	r18,0(sp)
   223bc:	1029883a 	mov	r20,r2
   223c0:	003fc506 	br	222d8 <__alt_data_end+0xfffe3ad8>
   223c4:	800d883a 	mov	r6,r16
   223c8:	a80b883a 	mov	r5,r21
   223cc:	9809883a 	mov	r4,r19
   223d0:	002466c0 	call	2466c <__swbuf_r>
   223d4:	10bfffe0 	cmpeqi	r2,r2,-1
   223d8:	003fef06 	br	22398 <__alt_data_end+0xfffe3b98>

000223dc <_fputwc_r>:
   223dc:	3080030b 	ldhu	r2,12(r6)
   223e0:	10c8000c 	andi	r3,r2,8192
   223e4:	1800051e 	bne	r3,zero,223fc <_fputwc_r+0x20>
   223e8:	30c01917 	ldw	r3,100(r6)
   223ec:	10880014 	ori	r2,r2,8192
   223f0:	3080030d 	sth	r2,12(r6)
   223f4:	18880014 	ori	r2,r3,8192
   223f8:	30801915 	stw	r2,100(r6)
   223fc:	00222781 	jmpi	22278 <__fputwc>

00022400 <fputwc>:
   22400:	008000f4 	movhi	r2,3
   22404:	defffc04 	addi	sp,sp,-16
   22408:	10ac5304 	addi	r2,r2,-20148
   2240c:	dc000115 	stw	r16,4(sp)
   22410:	14000017 	ldw	r16,0(r2)
   22414:	dc400215 	stw	r17,8(sp)
   22418:	dfc00315 	stw	ra,12(sp)
   2241c:	2023883a 	mov	r17,r4
   22420:	80000226 	beq	r16,zero,2242c <fputwc+0x2c>
   22424:	80800e17 	ldw	r2,56(r16)
   22428:	10001026 	beq	r2,zero,2246c <fputwc+0x6c>
   2242c:	2880030b 	ldhu	r2,12(r5)
   22430:	10c8000c 	andi	r3,r2,8192
   22434:	1800051e 	bne	r3,zero,2244c <fputwc+0x4c>
   22438:	28c01917 	ldw	r3,100(r5)
   2243c:	10880014 	ori	r2,r2,8192
   22440:	2880030d 	sth	r2,12(r5)
   22444:	18880014 	ori	r2,r3,8192
   22448:	28801915 	stw	r2,100(r5)
   2244c:	280d883a 	mov	r6,r5
   22450:	8009883a 	mov	r4,r16
   22454:	880b883a 	mov	r5,r17
   22458:	dfc00317 	ldw	ra,12(sp)
   2245c:	dc400217 	ldw	r17,8(sp)
   22460:	dc000117 	ldw	r16,4(sp)
   22464:	dec00404 	addi	sp,sp,16
   22468:	00222781 	jmpi	22278 <__fputwc>
   2246c:	8009883a 	mov	r4,r16
   22470:	d9400015 	stw	r5,0(sp)
   22474:	00112940 	call	11294 <__sinit>
   22478:	d9400017 	ldw	r5,0(sp)
   2247c:	003feb06 	br	2242c <__alt_data_end+0xfffe3c2c>

00022480 <rshift>:
   22480:	2807d17a 	srai	r3,r5,5
   22484:	20800417 	ldw	r2,16(r4)
   22488:	22000504 	addi	r8,r4,20
   2248c:	1880250e 	bge	r3,r2,22524 <rshift+0xa4>
   22490:	1085883a 	add	r2,r2,r2
   22494:	18c7883a 	add	r3,r3,r3
   22498:	1085883a 	add	r2,r2,r2
   2249c:	18c7883a 	add	r3,r3,r3
   224a0:	294007cc 	andi	r5,r5,31
   224a4:	4085883a 	add	r2,r8,r2
   224a8:	40c7883a 	add	r3,r8,r3
   224ac:	28002026 	beq	r5,zero,22530 <rshift+0xb0>
   224b0:	19800017 	ldw	r6,0(r3)
   224b4:	02c00804 	movi	r11,32
   224b8:	19c00104 	addi	r7,r3,4
   224bc:	5957c83a 	sub	r11,r11,r5
   224c0:	314cd83a 	srl	r6,r6,r5
   224c4:	38802c2e 	bgeu	r7,r2,22578 <rshift+0xf8>
   224c8:	4015883a 	mov	r10,r8
   224cc:	3a400017 	ldw	r9,0(r7)
   224d0:	52800104 	addi	r10,r10,4
   224d4:	39c00104 	addi	r7,r7,4
   224d8:	4ad2983a 	sll	r9,r9,r11
   224dc:	498cb03a 	or	r6,r9,r6
   224e0:	51bfff15 	stw	r6,-4(r10)
   224e4:	39bfff17 	ldw	r6,-4(r7)
   224e8:	314cd83a 	srl	r6,r6,r5
   224ec:	38bff736 	bltu	r7,r2,224cc <__alt_data_end+0xfffe3ccc>
   224f0:	10c7c83a 	sub	r3,r2,r3
   224f4:	18fffec4 	addi	r3,r3,-5
   224f8:	1806d0ba 	srli	r3,r3,2
   224fc:	18c00044 	addi	r3,r3,1
   22500:	18c7883a 	add	r3,r3,r3
   22504:	18c7883a 	add	r3,r3,r3
   22508:	40c7883a 	add	r3,r8,r3
   2250c:	19800015 	stw	r6,0(r3)
   22510:	30000126 	beq	r6,zero,22518 <rshift+0x98>
   22514:	18c00104 	addi	r3,r3,4
   22518:	1a05c83a 	sub	r2,r3,r8
   2251c:	1005d0ba 	srai	r2,r2,2
   22520:	00001206 	br	2256c <rshift+0xec>
   22524:	20000415 	stw	zero,16(r4)
   22528:	20000515 	stw	zero,20(r4)
   2252c:	f800283a 	ret
   22530:	18bffc2e 	bgeu	r3,r2,22524 <__alt_data_end+0xfffe3d24>
   22534:	180d883a 	mov	r6,r3
   22538:	400b883a 	mov	r5,r8
   2253c:	31c00017 	ldw	r7,0(r6)
   22540:	29400104 	addi	r5,r5,4
   22544:	31800104 	addi	r6,r6,4
   22548:	29ffff15 	stw	r7,-4(r5)
   2254c:	30bffb36 	bltu	r6,r2,2253c <__alt_data_end+0xfffe3d3c>
   22550:	00c6303a 	nor	r3,zero,r3
   22554:	1885883a 	add	r2,r3,r2
   22558:	1004d0ba 	srli	r2,r2,2
   2255c:	10800044 	addi	r2,r2,1
   22560:	1085883a 	add	r2,r2,r2
   22564:	1085883a 	add	r2,r2,r2
   22568:	1005d0ba 	srai	r2,r2,2
   2256c:	20800415 	stw	r2,16(r4)
   22570:	103fed26 	beq	r2,zero,22528 <__alt_data_end+0xfffe3d28>
   22574:	f800283a 	ret
   22578:	4007883a 	mov	r3,r8
   2257c:	003fe306 	br	2250c <__alt_data_end+0xfffe3d0c>

00022580 <__gethex>:
   22580:	deffea04 	addi	sp,sp,-88
   22584:	d9c00415 	stw	r7,16(sp)
   22588:	dfc01515 	stw	ra,84(sp)
   2258c:	dd001015 	stw	r20,64(sp)
   22590:	dcc00f15 	stw	r19,60(sp)
   22594:	2829883a 	mov	r20,r5
   22598:	dc800e15 	stw	r18,56(sp)
   2259c:	d9000215 	stw	r4,8(sp)
   225a0:	d9800115 	stw	r6,4(sp)
   225a4:	df001415 	stw	fp,80(sp)
   225a8:	ddc01315 	stw	r23,76(sp)
   225ac:	dd801215 	stw	r22,72(sp)
   225b0:	dd401115 	stw	r21,68(sp)
   225b4:	dc400d15 	stw	r17,52(sp)
   225b8:	dc000c15 	stw	r16,48(sp)
   225bc:	00199b00 	call	199b0 <_localeconv_r>
   225c0:	14800017 	ldw	r18,0(r2)
   225c4:	9009883a 	mov	r4,r18
   225c8:	0013f440 	call	13f44 <strlen>
   225cc:	a1c00017 	ldw	r7,0(r20)
   225d0:	1027883a 	mov	r19,r2
   225d4:	9085883a 	add	r2,r18,r2
   225d8:	10bfffc3 	ldbu	r2,-1(r2)
   225dc:	38c00083 	ldbu	r3,2(r7)
   225e0:	d8800305 	stb	r2,12(sp)
   225e4:	00800c04 	movi	r2,48
   225e8:	18815a1e 	bne	r3,r2,22b54 <__gethex+0x5d4>
   225ec:	013fff84 	movi	r4,-2
   225f0:	388000c4 	addi	r2,r7,3
   225f4:	21c9c83a 	sub	r4,r4,r7
   225f8:	180b883a 	mov	r5,r3
   225fc:	20b9883a 	add	fp,r4,r2
   22600:	102f883a 	mov	r23,r2
   22604:	10800044 	addi	r2,r2,1
   22608:	10ffffc3 	ldbu	r3,-1(r2)
   2260c:	197ffb26 	beq	r3,r5,225fc <__alt_data_end+0xfffe3dfc>
   22610:	058000f4 	movhi	r22,3
   22614:	b5a83084 	addi	r22,r22,-24382
   22618:	b0c7883a 	add	r3,r22,r3
   2261c:	18800003 	ldbu	r2,0(r3)
   22620:	10008726 	beq	r2,zero,22840 <__gethex+0x2c0>
   22624:	b8800003 	ldbu	r2,0(r23)
   22628:	d8000015 	stw	zero,0(sp)
   2262c:	0021883a 	mov	r16,zero
   22630:	b085883a 	add	r2,r22,r2
   22634:	10800003 	ldbu	r2,0(r2)
   22638:	b823883a 	mov	r17,r23
   2263c:	10000526 	beq	r2,zero,22654 <__gethex+0xd4>
   22640:	8c400044 	addi	r17,r17,1
   22644:	88800003 	ldbu	r2,0(r17)
   22648:	b085883a 	add	r2,r22,r2
   2264c:	10800003 	ldbu	r2,0(r2)
   22650:	103ffb1e 	bne	r2,zero,22640 <__alt_data_end+0xfffe3e40>
   22654:	980d883a 	mov	r6,r19
   22658:	900b883a 	mov	r5,r18
   2265c:	8809883a 	mov	r4,r17
   22660:	002302c0 	call	2302c <strncmp>
   22664:	1000031e 	bne	r2,zero,22674 <__gethex+0xf4>
   22668:	80015c26 	beq	r16,zero,22bdc <__gethex+0x65c>
   2266c:	88800003 	ldbu	r2,0(r17)
   22670:	00000206 	br	2267c <__gethex+0xfc>
   22674:	88800003 	ldbu	r2,0(r17)
   22678:	80012926 	beq	r16,zero,22b20 <__gethex+0x5a0>
   2267c:	8c21c83a 	sub	r16,r17,r16
   22680:	8421883a 	add	r16,r16,r16
   22684:	8421883a 	add	r16,r16,r16
   22688:	0421c83a 	sub	r16,zero,r16
   2268c:	10803fcc 	andi	r2,r2,255
   22690:	01001404 	movi	r4,80
   22694:	11008826 	beq	r2,r4,228b8 <__gethex+0x338>
   22698:	01001c04 	movi	r4,112
   2269c:	11008626 	beq	r2,r4,228b8 <__gethex+0x338>
   226a0:	882b883a 	mov	r21,r17
   226a4:	d8c00017 	ldw	r3,0(sp)
   226a8:	a4400015 	stw	r17,0(r20)
   226ac:	1800711e 	bne	r3,zero,22874 <__gethex+0x2f4>
   226b0:	adc5c83a 	sub	r2,r21,r23
   226b4:	10bfffc4 	addi	r2,r2,-1
   226b8:	00c001c4 	movi	r3,7
   226bc:	000b883a 	mov	r5,zero
   226c0:	1880030e 	bge	r3,r2,226d0 <__gethex+0x150>
   226c4:	1005d07a 	srai	r2,r2,1
   226c8:	29400044 	addi	r5,r5,1
   226cc:	18bffd16 	blt	r3,r2,226c4 <__alt_data_end+0xfffe3ec4>
   226d0:	d9000217 	ldw	r4,8(sp)
   226d4:	0019c640 	call	19c64 <_Balloc>
   226d8:	10c00504 	addi	r3,r2,20
   226dc:	d8c00015 	stw	r3,0(sp)
   226e0:	1029883a 	mov	r20,r2
   226e4:	bd417c2e 	bgeu	r23,r21,22cd8 <__gethex+0x758>
   226e8:	dc400303 	ldbu	r17,12(sp)
   226ec:	03000044 	movi	r12,1
   226f0:	1813883a 	mov	r9,r3
   226f4:	0039883a 	mov	fp,zero
   226f8:	0007883a 	mov	r3,zero
   226fc:	64d9c83a 	sub	r12,r12,r19
   22700:	02800804 	movi	r10,32
   22704:	a8bfffc3 	ldbu	r2,-1(r21)
   22708:	ab7fffc4 	addi	r13,r21,-1
   2270c:	88803026 	beq	r17,r2,227d0 <__gethex+0x250>
   22710:	e2804526 	beq	fp,r10,22828 <__gethex+0x2a8>
   22714:	e00b883a 	mov	r5,fp
   22718:	e7000104 	addi	fp,fp,4
   2271c:	a93fffc3 	ldbu	r4,-1(r21)
   22720:	682b883a 	mov	r21,r13
   22724:	b109883a 	add	r4,r22,r4
   22728:	20800003 	ldbu	r2,0(r4)
   2272c:	108003cc 	andi	r2,r2,15
   22730:	1144983a 	sll	r2,r2,r5
   22734:	1886b03a 	or	r3,r3,r2
   22738:	bd7ff236 	bltu	r23,r21,22704 <__alt_data_end+0xfffe3f04>
   2273c:	d9000017 	ldw	r4,0(sp)
   22740:	48800104 	addi	r2,r9,4
   22744:	48c00015 	stw	r3,0(r9)
   22748:	1105c83a 	sub	r2,r2,r4
   2274c:	1005d0ba 	srai	r2,r2,2
   22750:	1809883a 	mov	r4,r3
   22754:	a0800415 	stw	r2,16(r20)
   22758:	1022917a 	slli	r17,r2,5
   2275c:	0019f800 	call	19f80 <__hi0bits>
   22760:	d8c00117 	ldw	r3,4(sp)
   22764:	8885c83a 	sub	r2,r17,r2
   22768:	1c800017 	ldw	r18,0(r3)
   2276c:	9080d016 	blt	r18,r2,22ab0 <__gethex+0x530>
   22770:	1480ed16 	blt	r2,r18,22b28 <__gethex+0x5a8>
   22774:	0027883a 	mov	r19,zero
   22778:	d8c00117 	ldw	r3,4(sp)
   2277c:	18800217 	ldw	r2,8(r3)
   22780:	14009416 	blt	r2,r16,229d4 <__gethex+0x454>
   22784:	d8c00117 	ldw	r3,4(sp)
   22788:	18800117 	ldw	r2,4(r3)
   2278c:	8080b30e 	bge	r16,r2,22a5c <__gethex+0x4dc>
   22790:	1421c83a 	sub	r16,r2,r16
   22794:	8480f616 	blt	r16,r18,22b70 <__gethex+0x5f0>
   22798:	18c00317 	ldw	r3,12(r3)
   2279c:	01000084 	movi	r4,2
   227a0:	19015226 	beq	r3,r4,22cec <__gethex+0x76c>
   227a4:	010000c4 	movi	r4,3
   227a8:	19013726 	beq	r3,r4,22c88 <__gethex+0x708>
   227ac:	01000044 	movi	r4,1
   227b0:	19015126 	beq	r3,r4,22cf8 <__gethex+0x778>
   227b4:	d9000217 	ldw	r4,8(sp)
   227b8:	a00b883a 	mov	r5,r20
   227bc:	0019d0c0 	call	19d0c <_Bfree>
   227c0:	d8801617 	ldw	r2,88(sp)
   227c4:	10000015 	stw	zero,0(r2)
   227c8:	00801404 	movi	r2,80
   227cc:	00002b06 	br	2287c <__gethex+0x2fc>
   227d0:	6b1d883a 	add	r14,r13,r12
   227d4:	75ffce36 	bltu	r14,r23,22710 <__alt_data_end+0xfffe3f10>
   227d8:	7009883a 	mov	r4,r14
   227dc:	980d883a 	mov	r6,r19
   227e0:	900b883a 	mov	r5,r18
   227e4:	d8c00715 	stw	r3,28(sp)
   227e8:	da400615 	stw	r9,24(sp)
   227ec:	da800b15 	stw	r10,44(sp)
   227f0:	db000a15 	stw	r12,40(sp)
   227f4:	db400815 	stw	r13,32(sp)
   227f8:	db800915 	stw	r14,36(sp)
   227fc:	002302c0 	call	2302c <strncmp>
   22800:	d8c00717 	ldw	r3,28(sp)
   22804:	da400617 	ldw	r9,24(sp)
   22808:	da800b17 	ldw	r10,44(sp)
   2280c:	db000a17 	ldw	r12,40(sp)
   22810:	db400817 	ldw	r13,32(sp)
   22814:	db800917 	ldw	r14,36(sp)
   22818:	103fbd1e 	bne	r2,zero,22710 <__alt_data_end+0xfffe3f10>
   2281c:	702b883a 	mov	r21,r14
   22820:	bd7fb836 	bltu	r23,r21,22704 <__alt_data_end+0xfffe3f04>
   22824:	003fc506 	br	2273c <__alt_data_end+0xfffe3f3c>
   22828:	07000104 	movi	fp,4
   2282c:	48c00015 	stw	r3,0(r9)
   22830:	000b883a 	mov	r5,zero
   22834:	4f13883a 	add	r9,r9,fp
   22838:	0007883a 	mov	r3,zero
   2283c:	003fb706 	br	2271c <__alt_data_end+0xfffe3f1c>
   22840:	980d883a 	mov	r6,r19
   22844:	900b883a 	mov	r5,r18
   22848:	b809883a 	mov	r4,r23
   2284c:	002302c0 	call	2302c <strncmp>
   22850:	10006c26 	beq	r2,zero,22a04 <__gethex+0x484>
   22854:	b8800003 	ldbu	r2,0(r23)
   22858:	b823883a 	mov	r17,r23
   2285c:	10803fcc 	andi	r2,r2,255
   22860:	01001404 	movi	r4,80
   22864:	11001126 	beq	r2,r4,228ac <__gethex+0x32c>
   22868:	01001c04 	movi	r4,112
   2286c:	11000f26 	beq	r2,r4,228ac <__gethex+0x32c>
   22870:	a4400015 	stw	r17,0(r20)
   22874:	e0008c1e 	bne	fp,zero,22aa8 <__gethex+0x528>
   22878:	00800184 	movi	r2,6
   2287c:	dfc01517 	ldw	ra,84(sp)
   22880:	df001417 	ldw	fp,80(sp)
   22884:	ddc01317 	ldw	r23,76(sp)
   22888:	dd801217 	ldw	r22,72(sp)
   2288c:	dd401117 	ldw	r21,68(sp)
   22890:	dd001017 	ldw	r20,64(sp)
   22894:	dcc00f17 	ldw	r19,60(sp)
   22898:	dc800e17 	ldw	r18,56(sp)
   2289c:	dc400d17 	ldw	r17,52(sp)
   228a0:	dc000c17 	ldw	r16,48(sp)
   228a4:	dec01604 	addi	sp,sp,88
   228a8:	f800283a 	ret
   228ac:	00c00044 	movi	r3,1
   228b0:	0021883a 	mov	r16,zero
   228b4:	d8c00015 	stw	r3,0(sp)
   228b8:	88800043 	ldbu	r2,1(r17)
   228bc:	01400ac4 	movi	r5,43
   228c0:	11003fcc 	andi	r4,r2,255
   228c4:	21407626 	beq	r4,r5,22aa0 <__gethex+0x520>
   228c8:	01400b44 	movi	r5,45
   228cc:	21404826 	beq	r4,r5,229f0 <__gethex+0x470>
   228d0:	8ac00044 	addi	r11,r17,1
   228d4:	d8000515 	stw	zero,20(sp)
   228d8:	10803fcc 	andi	r2,r2,255
   228dc:	b085883a 	add	r2,r22,r2
   228e0:	11000003 	ldbu	r4,0(r2)
   228e4:	05400604 	movi	r21,24
   228e8:	20bfffc4 	addi	r2,r4,-1
   228ec:	10803fcc 	andi	r2,r2,255
   228f0:	a8bf6b36 	bltu	r21,r2,226a0 <__alt_data_end+0xfffe3ea0>
   228f4:	58800043 	ldbu	r2,1(r11)
   228f8:	014000f4 	movhi	r5,3
   228fc:	29683084 	addi	r5,r5,-24382
   22900:	2885883a 	add	r2,r5,r2
   22904:	12800003 	ldbu	r10,0(r2)
   22908:	21003fcc 	andi	r4,r4,255
   2290c:	213ffc04 	addi	r4,r4,-16
   22910:	50bfffc4 	addi	r2,r10,-1
   22914:	10803fcc 	andi	r2,r2,255
   22918:	5ac00044 	addi	r11,r11,1
   2291c:	51803fcc 	andi	r6,r10,255
   22920:	a8801036 	bltu	r21,r2,22964 <__gethex+0x3e4>
   22924:	5ac00044 	addi	r11,r11,1
   22928:	01400284 	movi	r5,10
   2292c:	d9800715 	stw	r6,28(sp)
   22930:	dac00615 	stw	r11,24(sp)
   22934:	0025ef80 	call	25ef8 <__mulsi3>
   22938:	dac00617 	ldw	r11,24(sp)
   2293c:	d9800717 	ldw	r6,28(sp)
   22940:	5a800003 	ldbu	r10,0(r11)
   22944:	1185883a 	add	r2,r2,r6
   22948:	113ffc04 	addi	r4,r2,-16
   2294c:	b295883a 	add	r10,r22,r10
   22950:	51400003 	ldbu	r5,0(r10)
   22954:	2abfffc4 	addi	r10,r5,-1
   22958:	52803fcc 	andi	r10,r10,255
   2295c:	29803fcc 	andi	r6,r5,255
   22960:	aabff02e 	bgeu	r21,r10,22924 <__alt_data_end+0xfffe4124>
   22964:	d8c00517 	ldw	r3,20(sp)
   22968:	18000126 	beq	r3,zero,22970 <__gethex+0x3f0>
   2296c:	0109c83a 	sub	r4,zero,r4
   22970:	882b883a 	mov	r21,r17
   22974:	8121883a 	add	r16,r16,r4
   22978:	5823883a 	mov	r17,r11
   2297c:	003f4906 	br	226a4 <__alt_data_end+0xfffe3ea4>
   22980:	a0800217 	ldw	r2,8(r20)
   22984:	a880f20e 	bge	r21,r2,22d50 <__gethex+0x7d0>
   22988:	a807883a 	mov	r3,r21
   2298c:	18800144 	addi	r2,r3,5
   22990:	1085883a 	add	r2,r2,r2
   22994:	18c00044 	addi	r3,r3,1
   22998:	1085883a 	add	r2,r2,r2
   2299c:	a085883a 	add	r2,r20,r2
   229a0:	a0c00415 	stw	r3,16(r20)
   229a4:	01000044 	movi	r4,1
   229a8:	11000015 	stw	r4,0(r2)
   229ac:	00800084 	movi	r2,2
   229b0:	8880da26 	beq	r17,r2,22d1c <__gethex+0x79c>
   229b4:	a8c0ae0e 	bge	r21,r3,22c70 <__gethex+0x6f0>
   229b8:	01400044 	movi	r5,1
   229bc:	a009883a 	mov	r4,r20
   229c0:	00224800 	call	22480 <rshift>
   229c4:	d8c00117 	ldw	r3,4(sp)
   229c8:	84000044 	addi	r16,r16,1
   229cc:	18800217 	ldw	r2,8(r3)
   229d0:	1400a90e 	bge	r2,r16,22c78 <__gethex+0x6f8>
   229d4:	d9000217 	ldw	r4,8(sp)
   229d8:	a00b883a 	mov	r5,r20
   229dc:	0019d0c0 	call	19d0c <_Bfree>
   229e0:	d9001617 	ldw	r4,88(sp)
   229e4:	008028c4 	movi	r2,163
   229e8:	20000015 	stw	zero,0(r4)
   229ec:	003fa306 	br	2287c <__alt_data_end+0xfffe407c>
   229f0:	00c00044 	movi	r3,1
   229f4:	d8c00515 	stw	r3,20(sp)
   229f8:	88800083 	ldbu	r2,2(r17)
   229fc:	8ac00084 	addi	r11,r17,2
   22a00:	003fb506 	br	228d8 <__alt_data_end+0xfffe40d8>
   22a04:	bce3883a 	add	r17,r23,r19
   22a08:	89000003 	ldbu	r4,0(r17)
   22a0c:	21403fcc 	andi	r5,r4,255
   22a10:	b145883a 	add	r2,r22,r5
   22a14:	10800003 	ldbu	r2,0(r2)
   22a18:	11803fcc 	andi	r6,r2,255
   22a1c:	30005026 	beq	r6,zero,22b60 <__gethex+0x5e0>
   22a20:	01000c04 	movi	r4,48
   22a24:	882f883a 	mov	r23,r17
   22a28:	2900061e 	bne	r5,r4,22a44 <__gethex+0x4c4>
   22a2c:	2809883a 	mov	r4,r5
   22a30:	bdc00044 	addi	r23,r23,1
   22a34:	b8800003 	ldbu	r2,0(r23)
   22a38:	113ffd26 	beq	r2,r4,22a30 <__alt_data_end+0xfffe4230>
   22a3c:	b085883a 	add	r2,r22,r2
   22a40:	10800003 	ldbu	r2,0(r2)
   22a44:	10803fcc 	andi	r2,r2,255
   22a48:	1007003a 	cmpeq	r3,r2,zero
   22a4c:	d8c00015 	stw	r3,0(sp)
   22a50:	8821883a 	mov	r16,r17
   22a54:	07000044 	movi	fp,1
   22a58:	003ef706 	br	22638 <__alt_data_end+0xfffe3e38>
   22a5c:	04400044 	movi	r17,1
   22a60:	98000926 	beq	r19,zero,22a88 <__gethex+0x508>
   22a64:	d8c00117 	ldw	r3,4(sp)
   22a68:	18800317 	ldw	r2,12(r3)
   22a6c:	00c00084 	movi	r3,2
   22a70:	10c06826 	beq	r2,r3,22c14 <__gethex+0x694>
   22a74:	00c000c4 	movi	r3,3
   22a78:	10c06a26 	beq	r2,r3,22c24 <__gethex+0x6a4>
   22a7c:	00c00044 	movi	r3,1
   22a80:	10c08d26 	beq	r2,r3,22cb8 <__gethex+0x738>
   22a84:	8c400414 	ori	r17,r17,16
   22a88:	d9001617 	ldw	r4,88(sp)
   22a8c:	d8c00417 	ldw	r3,16(sp)
   22a90:	8805883a 	mov	r2,r17
   22a94:	25000015 	stw	r20,0(r4)
   22a98:	1c000015 	stw	r16,0(r3)
   22a9c:	003f7706 	br	2287c <__alt_data_end+0xfffe407c>
   22aa0:	d8000515 	stw	zero,20(sp)
   22aa4:	003fd406 	br	229f8 <__alt_data_end+0xfffe41f8>
   22aa8:	0005883a 	mov	r2,zero
   22aac:	003f7306 	br	2287c <__alt_data_end+0xfffe407c>
   22ab0:	14a3c83a 	sub	r17,r2,r18
   22ab4:	880b883a 	mov	r5,r17
   22ab8:	a009883a 	mov	r4,r20
   22abc:	001ac900 	call	1ac90 <__any_on>
   22ac0:	10002926 	beq	r2,zero,22b68 <__gethex+0x5e8>
   22ac4:	897fffc4 	addi	r5,r17,-1
   22ac8:	2807d17a 	srai	r3,r5,5
   22acc:	d8800017 	ldw	r2,0(sp)
   22ad0:	290007cc 	andi	r4,r5,31
   22ad4:	18c7883a 	add	r3,r3,r3
   22ad8:	18c7883a 	add	r3,r3,r3
   22adc:	04c00044 	movi	r19,1
   22ae0:	10c7883a 	add	r3,r2,r3
   22ae4:	9908983a 	sll	r4,r19,r4
   22ae8:	18c00017 	ldw	r3,0(r3)
   22aec:	20c6703a 	and	r3,r4,r3
   22af0:	18000626 	beq	r3,zero,22b0c <__gethex+0x58c>
   22af4:	99407b0e 	bge	r19,r5,22ce4 <__gethex+0x764>
   22af8:	897fff84 	addi	r5,r17,-2
   22afc:	a009883a 	mov	r4,r20
   22b00:	001ac900 	call	1ac90 <__any_on>
   22b04:	10007726 	beq	r2,zero,22ce4 <__gethex+0x764>
   22b08:	04c000c4 	movi	r19,3
   22b0c:	880b883a 	mov	r5,r17
   22b10:	a009883a 	mov	r4,r20
   22b14:	00224800 	call	22480 <rshift>
   22b18:	8461883a 	add	r16,r16,r17
   22b1c:	003f1606 	br	22778 <__alt_data_end+0xfffe3f78>
   22b20:	0021883a 	mov	r16,zero
   22b24:	003ed906 	br	2268c <__alt_data_end+0xfffe3e8c>
   22b28:	d9000217 	ldw	r4,8(sp)
   22b2c:	90a3c83a 	sub	r17,r18,r2
   22b30:	a00b883a 	mov	r5,r20
   22b34:	880d883a 	mov	r6,r17
   22b38:	001a4a00 	call	1a4a0 <__lshift>
   22b3c:	10c00504 	addi	r3,r2,20
   22b40:	1029883a 	mov	r20,r2
   22b44:	8461c83a 	sub	r16,r16,r17
   22b48:	d8c00015 	stw	r3,0(sp)
   22b4c:	0027883a 	mov	r19,zero
   22b50:	003f0906 	br	22778 <__alt_data_end+0xfffe3f78>
   22b54:	3dc00084 	addi	r23,r7,2
   22b58:	0039883a 	mov	fp,zero
   22b5c:	003eac06 	br	22610 <__alt_data_end+0xfffe3e10>
   22b60:	2005883a 	mov	r2,r4
   22b64:	003f3d06 	br	2285c <__alt_data_end+0xfffe405c>
   22b68:	0027883a 	mov	r19,zero
   22b6c:	003fe706 	br	22b0c <__alt_data_end+0xfffe430c>
   22b70:	847fffc4 	addi	r17,r16,-1
   22b74:	9800421e 	bne	r19,zero,22c80 <__gethex+0x700>
   22b78:	88000426 	beq	r17,zero,22b8c <__gethex+0x60c>
   22b7c:	880b883a 	mov	r5,r17
   22b80:	a009883a 	mov	r4,r20
   22b84:	001ac900 	call	1ac90 <__any_on>
   22b88:	1027883a 	mov	r19,r2
   22b8c:	8805d17a 	srai	r2,r17,5
   22b90:	d8c00017 	ldw	r3,0(sp)
   22b94:	8c4007cc 	andi	r17,r17,31
   22b98:	1085883a 	add	r2,r2,r2
   22b9c:	1085883a 	add	r2,r2,r2
   22ba0:	1885883a 	add	r2,r3,r2
   22ba4:	00c00044 	movi	r3,1
   22ba8:	1c62983a 	sll	r17,r3,r17
   22bac:	10800017 	ldw	r2,0(r2)
   22bb0:	8884703a 	and	r2,r17,r2
   22bb4:	10000126 	beq	r2,zero,22bbc <__gethex+0x63c>
   22bb8:	9cc00094 	ori	r19,r19,2
   22bbc:	800b883a 	mov	r5,r16
   22bc0:	a009883a 	mov	r4,r20
   22bc4:	00224800 	call	22480 <rshift>
   22bc8:	d8c00117 	ldw	r3,4(sp)
   22bcc:	9425c83a 	sub	r18,r18,r16
   22bd0:	04400084 	movi	r17,2
   22bd4:	1c000117 	ldw	r16,4(r3)
   22bd8:	003fa106 	br	22a60 <__alt_data_end+0xfffe4260>
   22bdc:	8ce1883a 	add	r16,r17,r19
   22be0:	80800003 	ldbu	r2,0(r16)
   22be4:	8023883a 	mov	r17,r16
   22be8:	10c03fcc 	andi	r3,r2,255
   22bec:	b0c7883a 	add	r3,r22,r3
   22bf0:	18c00003 	ldbu	r3,0(r3)
   22bf4:	183ea026 	beq	r3,zero,22678 <__alt_data_end+0xfffe3e78>
   22bf8:	8c400044 	addi	r17,r17,1
   22bfc:	88800003 	ldbu	r2,0(r17)
   22c00:	11003fcc 	andi	r4,r2,255
   22c04:	b109883a 	add	r4,r22,r4
   22c08:	21000003 	ldbu	r4,0(r4)
   22c0c:	203ffa1e 	bne	r4,zero,22bf8 <__alt_data_end+0xfffe43f8>
   22c10:	003e9906 	br	22678 <__alt_data_end+0xfffe3e78>
   22c14:	d9001717 	ldw	r4,92(sp)
   22c18:	00800044 	movi	r2,1
   22c1c:	1109c83a 	sub	r4,r2,r4
   22c20:	d9001715 	stw	r4,92(sp)
   22c24:	d8801717 	ldw	r2,92(sp)
   22c28:	103f9626 	beq	r2,zero,22a84 <__alt_data_end+0xfffe4284>
   22c2c:	a5400417 	ldw	r21,16(r20)
   22c30:	d9800017 	ldw	r6,0(sp)
   22c34:	013fffc4 	movi	r4,-1
   22c38:	ad67883a 	add	r19,r21,r21
   22c3c:	9ce7883a 	add	r19,r19,r19
   22c40:	3005883a 	mov	r2,r6
   22c44:	34cb883a 	add	r5,r6,r19
   22c48:	00000306 	br	22c58 <__gethex+0x6d8>
   22c4c:	10000015 	stw	zero,0(r2)
   22c50:	10800104 	addi	r2,r2,4
   22c54:	117f4a2e 	bgeu	r2,r5,22980 <__alt_data_end+0xfffe4180>
   22c58:	10c00017 	ldw	r3,0(r2)
   22c5c:	193ffb26 	beq	r3,r4,22c4c <__alt_data_end+0xfffe444c>
   22c60:	18c00044 	addi	r3,r3,1
   22c64:	10c00015 	stw	r3,0(r2)
   22c68:	00800084 	movi	r2,2
   22c6c:	88802b26 	beq	r17,r2,22d1c <__gethex+0x79c>
   22c70:	948007cc 	andi	r18,r18,31
   22c74:	90002f1e 	bne	r18,zero,22d34 <__gethex+0x7b4>
   22c78:	04400844 	movi	r17,33
   22c7c:	003f8206 	br	22a88 <__alt_data_end+0xfffe4288>
   22c80:	04c00044 	movi	r19,1
   22c84:	003fc106 	br	22b8c <__alt_data_end+0xfffe438c>
   22c88:	d8c01717 	ldw	r3,92(sp)
   22c8c:	183ec926 	beq	r3,zero,227b4 <__alt_data_end+0xfffe3fb4>
   22c90:	d8c00417 	ldw	r3,16(sp)
   22c94:	d9001617 	ldw	r4,88(sp)
   22c98:	18800015 	stw	r2,0(r3)
   22c9c:	d8c00017 	ldw	r3,0(sp)
   22ca0:	00800044 	movi	r2,1
   22ca4:	a0800415 	stw	r2,16(r20)
   22ca8:	18800015 	stw	r2,0(r3)
   22cac:	25000015 	stw	r20,0(r4)
   22cb0:	00801884 	movi	r2,98
   22cb4:	003ef106 	br	2287c <__alt_data_end+0xfffe407c>
   22cb8:	9880008c 	andi	r2,r19,2
   22cbc:	103f7126 	beq	r2,zero,22a84 <__alt_data_end+0xfffe4284>
   22cc0:	d8c00017 	ldw	r3,0(sp)
   22cc4:	18800017 	ldw	r2,0(r3)
   22cc8:	9884b03a 	or	r2,r19,r2
   22ccc:	1080004c 	andi	r2,r2,1
   22cd0:	103fd61e 	bne	r2,zero,22c2c <__alt_data_end+0xfffe442c>
   22cd4:	003f6b06 	br	22a84 <__alt_data_end+0xfffe4284>
   22cd8:	da400017 	ldw	r9,0(sp)
   22cdc:	0007883a 	mov	r3,zero
   22ce0:	003e9606 	br	2273c <__alt_data_end+0xfffe3f3c>
   22ce4:	04c00084 	movi	r19,2
   22ce8:	003f8806 	br	22b0c <__alt_data_end+0xfffe430c>
   22cec:	d9001717 	ldw	r4,92(sp)
   22cf0:	203fe726 	beq	r4,zero,22c90 <__alt_data_end+0xfffe4490>
   22cf4:	003eaf06 	br	227b4 <__alt_data_end+0xfffe3fb4>
   22cf8:	943eae1e 	bne	r18,r16,227b4 <__alt_data_end+0xfffe3fb4>
   22cfc:	1cbfe40e 	bge	r3,r18,22c90 <__alt_data_end+0xfffe4490>
   22d00:	917fffc4 	addi	r5,r18,-1
   22d04:	a009883a 	mov	r4,r20
   22d08:	001ac900 	call	1ac90 <__any_on>
   22d0c:	103ea926 	beq	r2,zero,227b4 <__alt_data_end+0xfffe3fb4>
   22d10:	d8c00117 	ldw	r3,4(sp)
   22d14:	18800117 	ldw	r2,4(r3)
   22d18:	003fdd06 	br	22c90 <__alt_data_end+0xfffe4490>
   22d1c:	d8c00117 	ldw	r3,4(sp)
   22d20:	18800017 	ldw	r2,0(r3)
   22d24:	10bfffc4 	addi	r2,r2,-1
   22d28:	90801c26 	beq	r18,r2,22d9c <__gethex+0x81c>
   22d2c:	04400884 	movi	r17,34
   22d30:	003f5506 	br	22a88 <__alt_data_end+0xfffe4288>
   22d34:	34c5883a 	add	r2,r6,r19
   22d38:	113fff17 	ldw	r4,-4(r2)
   22d3c:	0019f800 	call	19f80 <__hi0bits>
   22d40:	00c00804 	movi	r3,32
   22d44:	1ca5c83a 	sub	r18,r3,r18
   22d48:	14bfcb0e 	bge	r2,r18,22c78 <__alt_data_end+0xfffe4478>
   22d4c:	003f1a06 	br	229b8 <__alt_data_end+0xfffe41b8>
   22d50:	a1400117 	ldw	r5,4(r20)
   22d54:	d9000217 	ldw	r4,8(sp)
   22d58:	29400044 	addi	r5,r5,1
   22d5c:	0019c640 	call	19c64 <_Balloc>
   22d60:	a1800417 	ldw	r6,16(r20)
   22d64:	a1400304 	addi	r5,r20,12
   22d68:	11000304 	addi	r4,r2,12
   22d6c:	31800084 	addi	r6,r6,2
   22d70:	318d883a 	add	r6,r6,r6
   22d74:	318d883a 	add	r6,r6,r6
   22d78:	102d883a 	mov	r22,r2
   22d7c:	0012f240 	call	12f24 <memcpy>
   22d80:	d9000217 	ldw	r4,8(sp)
   22d84:	a00b883a 	mov	r5,r20
   22d88:	b029883a 	mov	r20,r22
   22d8c:	0019d0c0 	call	19d0c <_Bfree>
   22d90:	b0c00417 	ldw	r3,16(r22)
   22d94:	b1800504 	addi	r6,r22,20
   22d98:	003efc06 	br	2298c <__alt_data_end+0xfffe418c>
   22d9c:	9005d17a 	srai	r2,r18,5
   22da0:	944007cc 	andi	r17,r18,31
   22da4:	1085883a 	add	r2,r2,r2
   22da8:	1085883a 	add	r2,r2,r2
   22dac:	3087883a 	add	r3,r6,r2
   22db0:	00800044 	movi	r2,1
   22db4:	1462983a 	sll	r17,r2,r17
   22db8:	18800017 	ldw	r2,0(r3)
   22dbc:	8884703a 	and	r2,r17,r2
   22dc0:	1022c03a 	cmpne	r17,r2,zero
   22dc4:	00800884 	movi	r2,34
   22dc8:	1463c83a 	sub	r17,r2,r17
   22dcc:	003f2e06 	br	22a88 <__alt_data_end+0xfffe4288>

00022dd0 <__hexnan>:
   22dd0:	defff904 	addi	sp,sp,-28
   22dd4:	dc800215 	stw	r18,8(sp)
   22dd8:	2c800017 	ldw	r18,0(r5)
   22ddc:	dfc00615 	stw	ra,24(sp)
   22de0:	dd400515 	stw	r21,20(sp)
   22de4:	901fd17a 	srai	r15,r18,5
   22de8:	dd000415 	stw	r20,16(sp)
   22dec:	dcc00315 	stw	r19,12(sp)
   22df0:	7bdf883a 	add	r15,r15,r15
   22df4:	7bdf883a 	add	r15,r15,r15
   22df8:	dc400115 	stw	r17,4(sp)
   22dfc:	dc000015 	stw	r16,0(sp)
   22e00:	948007cc 	andi	r18,r18,31
   22e04:	33df883a 	add	r15,r6,r15
   22e08:	90000126 	beq	r18,zero,22e10 <__hexnan+0x40>
   22e0c:	7bc00104 	addi	r15,r15,4
   22e10:	22000017 	ldw	r8,0(r4)
   22e14:	7affff04 	addi	r11,r15,-4
   22e18:	038000f4 	movhi	r14,3
   22e1c:	783fff15 	stw	zero,-4(r15)
   22e20:	581b883a 	mov	r13,r11
   22e24:	580b883a 	mov	r5,r11
   22e28:	000f883a 	mov	r7,zero
   22e2c:	003f883a 	mov	ra,zero
   22e30:	0019883a 	mov	r12,zero
   22e34:	73a83084 	addi	r14,r14,-24382
   22e38:	04400204 	movi	r17,8
   22e3c:	04000804 	movi	r16,32
   22e40:	04c001c4 	movi	r19,7
   22e44:	42000044 	addi	r8,r8,1
   22e48:	40c00003 	ldbu	r3,0(r8)
   22e4c:	18001d26 	beq	r3,zero,22ec4 <__hexnan+0xf4>
   22e50:	70c5883a 	add	r2,r14,r3
   22e54:	10800003 	ldbu	r2,0(r2)
   22e58:	12403fcc 	andi	r9,r2,255
   22e5c:	4800301e 	bne	r9,zero,22f20 <__hexnan+0x150>
   22e60:	80c04236 	bltu	r16,r3,22f6c <__hexnan+0x19c>
   22e64:	fb3ff70e 	bge	ra,r12,22e44 <__alt_data_end+0xfffe4644>
   22e68:	2b40112e 	bgeu	r5,r13,22eb0 <__hexnan+0xe0>
   22e6c:	99c01016 	blt	r19,r7,22eb0 <__hexnan+0xe0>
   22e70:	89e9c83a 	sub	r20,r17,r7
   22e74:	a529883a 	add	r20,r20,r20
   22e78:	2a800017 	ldw	r10,0(r5)
   22e7c:	a529883a 	add	r20,r20,r20
   22e80:	852bc83a 	sub	r21,r16,r20
   22e84:	28c00104 	addi	r3,r5,4
   22e88:	2805883a 	mov	r2,r5
   22e8c:	19c00017 	ldw	r7,0(r3)
   22e90:	10800104 	addi	r2,r2,4
   22e94:	18c00104 	addi	r3,r3,4
   22e98:	3d52983a 	sll	r9,r7,r21
   22e9c:	4a92b03a 	or	r9,r9,r10
   22ea0:	3d14d83a 	srl	r10,r7,r20
   22ea4:	127fff15 	stw	r9,-4(r2)
   22ea8:	1abfff15 	stw	r10,-4(r3)
   22eac:	137ff736 	bltu	r2,r13,22e8c <__alt_data_end+0xfffe468c>
   22eb0:	31402836 	bltu	r6,r5,22f54 <__hexnan+0x184>
   22eb4:	42000044 	addi	r8,r8,1
   22eb8:	40c00003 	ldbu	r3,0(r8)
   22ebc:	01c00204 	movi	r7,8
   22ec0:	183fe31e 	bne	r3,zero,22e50 <__alt_data_end+0xfffe4650>
   22ec4:	60002b26 	beq	r12,zero,22f74 <__hexnan+0x1a4>
   22ec8:	2b40022e 	bgeu	r5,r13,22ed4 <__hexnan+0x104>
   22ecc:	008001c4 	movi	r2,7
   22ed0:	11c0430e 	bge	r2,r7,22fe0 <__hexnan+0x210>
   22ed4:	3140312e 	bgeu	r6,r5,22f9c <__hexnan+0x1cc>
   22ed8:	3007883a 	mov	r3,r6
   22edc:	29000017 	ldw	r4,0(r5)
   22ee0:	18800104 	addi	r2,r3,4
   22ee4:	29400104 	addi	r5,r5,4
   22ee8:	19000015 	stw	r4,0(r3)
   22eec:	1007883a 	mov	r3,r2
   22ef0:	597ffa2e 	bgeu	r11,r5,22edc <__alt_data_end+0xfffe46dc>
   22ef4:	10000015 	stw	zero,0(r2)
   22ef8:	10800104 	addi	r2,r2,4
   22efc:	58bffd2e 	bgeu	r11,r2,22ef4 <__alt_data_end+0xfffe46f4>
   22f00:	78bfff17 	ldw	r2,-4(r15)
   22f04:	1000041e 	bne	r2,zero,22f18 <__hexnan+0x148>
   22f08:	32c02d26 	beq	r6,r11,22fc0 <__hexnan+0x1f0>
   22f0c:	5affff04 	addi	r11,r11,-4
   22f10:	58800017 	ldw	r2,0(r11)
   22f14:	103ffc26 	beq	r2,zero,22f08 <__alt_data_end+0xfffe4708>
   22f18:	00800144 	movi	r2,5
   22f1c:	00001606 	br	22f78 <__hexnan+0x1a8>
   22f20:	39c00044 	addi	r7,r7,1
   22f24:	63000044 	addi	r12,r12,1
   22f28:	89c0040e 	bge	r17,r7,22f3c <__hexnan+0x16c>
   22f2c:	317fc52e 	bgeu	r6,r5,22e44 <__alt_data_end+0xfffe4644>
   22f30:	283fff15 	stw	zero,-4(r5)
   22f34:	01c00044 	movi	r7,1
   22f38:	297fff04 	addi	r5,r5,-4
   22f3c:	28c00017 	ldw	r3,0(r5)
   22f40:	108003cc 	andi	r2,r2,15
   22f44:	1806913a 	slli	r3,r3,4
   22f48:	1884b03a 	or	r2,r3,r2
   22f4c:	28800015 	stw	r2,0(r5)
   22f50:	003fbc06 	br	22e44 <__alt_data_end+0xfffe4644>
   22f54:	2b7fff04 	addi	r13,r5,-4
   22f58:	283fff15 	stw	zero,-4(r5)
   22f5c:	603f883a 	mov	ra,r12
   22f60:	680b883a 	mov	r5,r13
   22f64:	000f883a 	mov	r7,zero
   22f68:	003fb606 	br	22e44 <__alt_data_end+0xfffe4644>
   22f6c:	00800a44 	movi	r2,41
   22f70:	18801726 	beq	r3,r2,22fd0 <__hexnan+0x200>
   22f74:	00800104 	movi	r2,4
   22f78:	dfc00617 	ldw	ra,24(sp)
   22f7c:	dd400517 	ldw	r21,20(sp)
   22f80:	dd000417 	ldw	r20,16(sp)
   22f84:	dcc00317 	ldw	r19,12(sp)
   22f88:	dc800217 	ldw	r18,8(sp)
   22f8c:	dc400117 	ldw	r17,4(sp)
   22f90:	dc000017 	ldw	r16,0(sp)
   22f94:	dec00704 	addi	sp,sp,28
   22f98:	f800283a 	ret
   22f9c:	903fd826 	beq	r18,zero,22f00 <__alt_data_end+0xfffe4700>
   22fa0:	00c00804 	movi	r3,32
   22fa4:	1ca5c83a 	sub	r18,r3,r18
   22fa8:	00ffffc4 	movi	r3,-1
   22fac:	78bfff17 	ldw	r2,-4(r15)
   22fb0:	1c86d83a 	srl	r3,r3,r18
   22fb4:	1884703a 	and	r2,r3,r2
   22fb8:	78bfff15 	stw	r2,-4(r15)
   22fbc:	003fd106 	br	22f04 <__alt_data_end+0xfffe4704>
   22fc0:	00800044 	movi	r2,1
   22fc4:	58800015 	stw	r2,0(r11)
   22fc8:	00800144 	movi	r2,5
   22fcc:	003fea06 	br	22f78 <__alt_data_end+0xfffe4778>
   22fd0:	42000044 	addi	r8,r8,1
   22fd4:	22000015 	stw	r8,0(r4)
   22fd8:	603fbb1e 	bne	r12,zero,22ec8 <__alt_data_end+0xfffe46c8>
   22fdc:	003fe506 	br	22f74 <__alt_data_end+0xfffe4774>
   22fe0:	02400204 	movi	r9,8
   22fe4:	49d3c83a 	sub	r9,r9,r7
   22fe8:	4a53883a 	add	r9,r9,r9
   22fec:	2a000017 	ldw	r8,0(r5)
   22ff0:	4a53883a 	add	r9,r9,r9
   22ff4:	02800804 	movi	r10,32
   22ff8:	5255c83a 	sub	r10,r10,r9
   22ffc:	28c00104 	addi	r3,r5,4
   23000:	2805883a 	mov	r2,r5
   23004:	19c00017 	ldw	r7,0(r3)
   23008:	10800104 	addi	r2,r2,4
   2300c:	18c00104 	addi	r3,r3,4
   23010:	3a88983a 	sll	r4,r7,r10
   23014:	2208b03a 	or	r4,r4,r8
   23018:	3a50d83a 	srl	r8,r7,r9
   2301c:	113fff15 	stw	r4,-4(r2)
   23020:	1a3fff15 	stw	r8,-4(r3)
   23024:	137ff736 	bltu	r2,r13,23004 <__alt_data_end+0xfffe4804>
   23028:	003faa06 	br	22ed4 <__alt_data_end+0xfffe46d4>

0002302c <strncmp>:
   2302c:	30003126 	beq	r6,zero,230f4 <strncmp+0xc8>
   23030:	2144b03a 	or	r2,r4,r5
   23034:	108000cc 	andi	r2,r2,3
   23038:	10001e1e 	bne	r2,zero,230b4 <strncmp+0x88>
   2303c:	024000c4 	movi	r9,3
   23040:	49801c2e 	bgeu	r9,r6,230b4 <strncmp+0x88>
   23044:	20800017 	ldw	r2,0(r4)
   23048:	28c00017 	ldw	r3,0(r5)
   2304c:	10c0191e 	bne	r2,r3,230b4 <strncmp+0x88>
   23050:	31bfff04 	addi	r6,r6,-4
   23054:	30002726 	beq	r6,zero,230f4 <strncmp+0xc8>
   23058:	02ffbff4 	movhi	r11,65279
   2305c:	5affbfc4 	addi	r11,r11,-257
   23060:	0086303a 	nor	r3,zero,r2
   23064:	02a02074 	movhi	r10,32897
   23068:	12c5883a 	add	r2,r2,r11
   2306c:	52a02004 	addi	r10,r10,-32640
   23070:	10c4703a 	and	r2,r2,r3
   23074:	1284703a 	and	r2,r2,r10
   23078:	10000b26 	beq	r2,zero,230a8 <strncmp+0x7c>
   2307c:	00001d06 	br	230f4 <strncmp+0xc8>
   23080:	20c00017 	ldw	r3,0(r4)
   23084:	29c00017 	ldw	r7,0(r5)
   23088:	1ad1883a 	add	r8,r3,r11
   2308c:	00c4303a 	nor	r2,zero,r3
   23090:	4084703a 	and	r2,r8,r2
   23094:	1284703a 	and	r2,r2,r10
   23098:	19c0061e 	bne	r3,r7,230b4 <strncmp+0x88>
   2309c:	31bfff04 	addi	r6,r6,-4
   230a0:	30001426 	beq	r6,zero,230f4 <strncmp+0xc8>
   230a4:	1000131e 	bne	r2,zero,230f4 <strncmp+0xc8>
   230a8:	21000104 	addi	r4,r4,4
   230ac:	29400104 	addi	r5,r5,4
   230b0:	49bff336 	bltu	r9,r6,23080 <__alt_data_end+0xfffe4880>
   230b4:	28800007 	ldb	r2,0(r5)
   230b8:	20c00007 	ldb	r3,0(r4)
   230bc:	31bfffc4 	addi	r6,r6,-1
   230c0:	10c0081e 	bne	r2,r3,230e4 <strncmp+0xb8>
   230c4:	30000b26 	beq	r6,zero,230f4 <strncmp+0xc8>
   230c8:	10000a26 	beq	r2,zero,230f4 <strncmp+0xc8>
   230cc:	21000044 	addi	r4,r4,1
   230d0:	29400044 	addi	r5,r5,1
   230d4:	20800007 	ldb	r2,0(r4)
   230d8:	28c00007 	ldb	r3,0(r5)
   230dc:	31bfffc4 	addi	r6,r6,-1
   230e0:	10fff826 	beq	r2,r3,230c4 <__alt_data_end+0xfffe48c4>
   230e4:	20800003 	ldbu	r2,0(r4)
   230e8:	28c00003 	ldbu	r3,0(r5)
   230ec:	10c5c83a 	sub	r2,r2,r3
   230f0:	f800283a 	ret
   230f4:	0005883a 	mov	r2,zero
   230f8:	f800283a 	ret

000230fc <__ssprint_r>:
   230fc:	30800217 	ldw	r2,8(r6)
   23100:	defff604 	addi	sp,sp,-40
   23104:	dc800215 	stw	r18,8(sp)
   23108:	dfc00915 	stw	ra,36(sp)
   2310c:	df000815 	stw	fp,32(sp)
   23110:	ddc00715 	stw	r23,28(sp)
   23114:	dd800615 	stw	r22,24(sp)
   23118:	dd400515 	stw	r21,20(sp)
   2311c:	dd000415 	stw	r20,16(sp)
   23120:	dcc00315 	stw	r19,12(sp)
   23124:	dc400115 	stw	r17,4(sp)
   23128:	dc000015 	stw	r16,0(sp)
   2312c:	3025883a 	mov	r18,r6
   23130:	10005826 	beq	r2,zero,23294 <__ssprint_r+0x198>
   23134:	2027883a 	mov	r19,r4
   23138:	35c00017 	ldw	r23,0(r6)
   2313c:	29000017 	ldw	r4,0(r5)
   23140:	28800217 	ldw	r2,8(r5)
   23144:	2823883a 	mov	r17,r5
   23148:	0039883a 	mov	fp,zero
   2314c:	0021883a 	mov	r16,zero
   23150:	80003926 	beq	r16,zero,23238 <__ssprint_r+0x13c>
   23154:	102b883a 	mov	r21,r2
   23158:	102d883a 	mov	r22,r2
   2315c:	80803a36 	bltu	r16,r2,23248 <__ssprint_r+0x14c>
   23160:	88c0030b 	ldhu	r3,12(r17)
   23164:	1881200c 	andi	r2,r3,1152
   23168:	10002626 	beq	r2,zero,23204 <__ssprint_r+0x108>
   2316c:	88800517 	ldw	r2,20(r17)
   23170:	89400417 	ldw	r5,16(r17)
   23174:	81800044 	addi	r6,r16,1
   23178:	108f883a 	add	r7,r2,r2
   2317c:	3885883a 	add	r2,r7,r2
   23180:	100ed7fa 	srli	r7,r2,31
   23184:	216dc83a 	sub	r22,r4,r5
   23188:	3589883a 	add	r4,r6,r22
   2318c:	3885883a 	add	r2,r7,r2
   23190:	102bd07a 	srai	r21,r2,1
   23194:	a80d883a 	mov	r6,r21
   23198:	a900022e 	bgeu	r21,r4,231a4 <__ssprint_r+0xa8>
   2319c:	202b883a 	mov	r21,r4
   231a0:	200d883a 	mov	r6,r4
   231a4:	18c1000c 	andi	r3,r3,1024
   231a8:	18002a26 	beq	r3,zero,23254 <__ssprint_r+0x158>
   231ac:	300b883a 	mov	r5,r6
   231b0:	9809883a 	mov	r4,r19
   231b4:	00126340 	call	12634 <_malloc_r>
   231b8:	1029883a 	mov	r20,r2
   231bc:	10002c26 	beq	r2,zero,23270 <__ssprint_r+0x174>
   231c0:	89400417 	ldw	r5,16(r17)
   231c4:	b00d883a 	mov	r6,r22
   231c8:	1009883a 	mov	r4,r2
   231cc:	0012f240 	call	12f24 <memcpy>
   231d0:	8880030b 	ldhu	r2,12(r17)
   231d4:	00fedfc4 	movi	r3,-1153
   231d8:	10c4703a 	and	r2,r2,r3
   231dc:	10802014 	ori	r2,r2,128
   231e0:	8880030d 	sth	r2,12(r17)
   231e4:	a589883a 	add	r4,r20,r22
   231e8:	adadc83a 	sub	r22,r21,r22
   231ec:	8d400515 	stw	r21,20(r17)
   231f0:	8d800215 	stw	r22,8(r17)
   231f4:	8d000415 	stw	r20,16(r17)
   231f8:	89000015 	stw	r4,0(r17)
   231fc:	802b883a 	mov	r21,r16
   23200:	802d883a 	mov	r22,r16
   23204:	b00d883a 	mov	r6,r22
   23208:	e00b883a 	mov	r5,fp
   2320c:	001306c0 	call	1306c <memmove>
   23210:	88800217 	ldw	r2,8(r17)
   23214:	89000017 	ldw	r4,0(r17)
   23218:	90c00217 	ldw	r3,8(r18)
   2321c:	1545c83a 	sub	r2,r2,r21
   23220:	2589883a 	add	r4,r4,r22
   23224:	88800215 	stw	r2,8(r17)
   23228:	89000015 	stw	r4,0(r17)
   2322c:	1c21c83a 	sub	r16,r3,r16
   23230:	94000215 	stw	r16,8(r18)
   23234:	80001726 	beq	r16,zero,23294 <__ssprint_r+0x198>
   23238:	bf000017 	ldw	fp,0(r23)
   2323c:	bc000117 	ldw	r16,4(r23)
   23240:	bdc00204 	addi	r23,r23,8
   23244:	003fc206 	br	23150 <__alt_data_end+0xfffe4950>
   23248:	802b883a 	mov	r21,r16
   2324c:	802d883a 	mov	r22,r16
   23250:	003fec06 	br	23204 <__alt_data_end+0xfffe4a04>
   23254:	9809883a 	mov	r4,r19
   23258:	00134900 	call	13490 <_realloc_r>
   2325c:	1029883a 	mov	r20,r2
   23260:	103fe01e 	bne	r2,zero,231e4 <__alt_data_end+0xfffe49e4>
   23264:	89400417 	ldw	r5,16(r17)
   23268:	9809883a 	mov	r4,r19
   2326c:	00116140 	call	11614 <_free_r>
   23270:	88c0030b 	ldhu	r3,12(r17)
   23274:	00800304 	movi	r2,12
   23278:	98800015 	stw	r2,0(r19)
   2327c:	18c01014 	ori	r3,r3,64
   23280:	88c0030d 	sth	r3,12(r17)
   23284:	00bfffc4 	movi	r2,-1
   23288:	90000215 	stw	zero,8(r18)
   2328c:	90000115 	stw	zero,4(r18)
   23290:	00000206 	br	2329c <__ssprint_r+0x1a0>
   23294:	90000115 	stw	zero,4(r18)
   23298:	0005883a 	mov	r2,zero
   2329c:	dfc00917 	ldw	ra,36(sp)
   232a0:	df000817 	ldw	fp,32(sp)
   232a4:	ddc00717 	ldw	r23,28(sp)
   232a8:	dd800617 	ldw	r22,24(sp)
   232ac:	dd400517 	ldw	r21,20(sp)
   232b0:	dd000417 	ldw	r20,16(sp)
   232b4:	dcc00317 	ldw	r19,12(sp)
   232b8:	dc800217 	ldw	r18,8(sp)
   232bc:	dc400117 	ldw	r17,4(sp)
   232c0:	dc000017 	ldw	r16,0(sp)
   232c4:	dec00a04 	addi	sp,sp,40
   232c8:	f800283a 	ret

000232cc <___svfiprintf_internal_r>:
   232cc:	2880030b 	ldhu	r2,12(r5)
   232d0:	deffc804 	addi	sp,sp,-224
   232d4:	dcc03115 	stw	r19,196(sp)
   232d8:	dfc03715 	stw	ra,220(sp)
   232dc:	df003615 	stw	fp,216(sp)
   232e0:	ddc03515 	stw	r23,212(sp)
   232e4:	dd803415 	stw	r22,208(sp)
   232e8:	dd403315 	stw	r21,204(sp)
   232ec:	dd003215 	stw	r20,200(sp)
   232f0:	dc803015 	stw	r18,192(sp)
   232f4:	dc402f15 	stw	r17,188(sp)
   232f8:	dc002e15 	stw	r16,184(sp)
   232fc:	d9402315 	stw	r5,140(sp)
   23300:	d9002715 	stw	r4,156(sp)
   23304:	1080200c 	andi	r2,r2,128
   23308:	d9c02415 	stw	r7,144(sp)
   2330c:	3027883a 	mov	r19,r6
   23310:	10000226 	beq	r2,zero,2331c <___svfiprintf_internal_r+0x50>
   23314:	28800417 	ldw	r2,16(r5)
   23318:	10046d26 	beq	r2,zero,244d0 <___svfiprintf_internal_r+0x1204>
   2331c:	d8801a04 	addi	r2,sp,104
   23320:	d8c019c4 	addi	r3,sp,103
   23324:	058000f4 	movhi	r22,3
   23328:	10c9c83a 	sub	r4,r2,r3
   2332c:	b5a87084 	addi	r22,r22,-24126
   23330:	d8801e15 	stw	r2,120(sp)
   23334:	d8c01f15 	stw	r3,124(sp)
   23338:	dec01a15 	stw	sp,104(sp)
   2333c:	d8001c15 	stw	zero,112(sp)
   23340:	d8001b15 	stw	zero,108(sp)
   23344:	d811883a 	mov	r8,sp
   23348:	d8002915 	stw	zero,164(sp)
   2334c:	d8002615 	stw	zero,152(sp)
   23350:	d9002c15 	stw	r4,176(sp)
   23354:	98800007 	ldb	r2,0(r19)
   23358:	10031426 	beq	r2,zero,23fac <___svfiprintf_internal_r+0xce0>
   2335c:	00c00944 	movi	r3,37
   23360:	9825883a 	mov	r18,r19
   23364:	10c0021e 	bne	r2,r3,23370 <___svfiprintf_internal_r+0xa4>
   23368:	00001406 	br	233bc <___svfiprintf_internal_r+0xf0>
   2336c:	10c00326 	beq	r2,r3,2337c <___svfiprintf_internal_r+0xb0>
   23370:	94800044 	addi	r18,r18,1
   23374:	90800007 	ldb	r2,0(r18)
   23378:	103ffc1e 	bne	r2,zero,2336c <__alt_data_end+0xfffe4b6c>
   2337c:	94e1c83a 	sub	r16,r18,r19
   23380:	80000e26 	beq	r16,zero,233bc <___svfiprintf_internal_r+0xf0>
   23384:	d8c01c17 	ldw	r3,112(sp)
   23388:	d8801b17 	ldw	r2,108(sp)
   2338c:	44c00015 	stw	r19,0(r8)
   23390:	1c07883a 	add	r3,r3,r16
   23394:	10800044 	addi	r2,r2,1
   23398:	d8c01c15 	stw	r3,112(sp)
   2339c:	44000115 	stw	r16,4(r8)
   233a0:	d8801b15 	stw	r2,108(sp)
   233a4:	00c001c4 	movi	r3,7
   233a8:	18835c16 	blt	r3,r2,2411c <___svfiprintf_internal_r+0xe50>
   233ac:	42000204 	addi	r8,r8,8
   233b0:	d9402617 	ldw	r5,152(sp)
   233b4:	2c0b883a 	add	r5,r5,r16
   233b8:	d9402615 	stw	r5,152(sp)
   233bc:	90800007 	ldb	r2,0(r18)
   233c0:	1002fc26 	beq	r2,zero,23fb4 <___svfiprintf_internal_r+0xce8>
   233c4:	0023883a 	mov	r17,zero
   233c8:	00bfffc4 	movi	r2,-1
   233cc:	0021883a 	mov	r16,zero
   233d0:	94c00044 	addi	r19,r18,1
   233d4:	90c00047 	ldb	r3,1(r18)
   233d8:	dc402105 	stb	r17,132(sp)
   233dc:	d8001d85 	stb	zero,118(sp)
   233e0:	002b883a 	mov	r21,zero
   233e4:	d8802015 	stw	r2,128(sp)
   233e8:	d8002515 	stw	zero,148(sp)
   233ec:	04801604 	movi	r18,88
   233f0:	05000244 	movi	r20,9
   233f4:	402f883a 	mov	r23,r8
   233f8:	8023883a 	mov	r17,r16
   233fc:	9cc00044 	addi	r19,r19,1
   23400:	18bff804 	addi	r2,r3,-32
   23404:	9081fb36 	bltu	r18,r2,23bf4 <___svfiprintf_internal_r+0x928>
   23408:	100490ba 	slli	r2,r2,2
   2340c:	010000b4 	movhi	r4,2
   23410:	210d0804 	addi	r4,r4,13344
   23414:	1105883a 	add	r2,r2,r4
   23418:	10800017 	ldw	r2,0(r2)
   2341c:	1000683a 	jmp	r2
   23420:	00023620 	cmpeqi	zero,zero,2264
   23424:	00023bf4 	movhi	zero,2287
   23428:	00023bf4 	movhi	zero,2287
   2342c:	00023614 	movui	zero,2264
   23430:	00023bf4 	movhi	zero,2287
   23434:	00023bf4 	movhi	zero,2287
   23438:	00023bf4 	movhi	zero,2287
   2343c:	00023bf4 	movhi	zero,2287
   23440:	00023bf4 	movhi	zero,2287
   23444:	00023bf4 	movhi	zero,2287
   23448:	00023584 	movi	zero,2262
   2344c:	00023780 	call	2378 <set_addrs_to_default+0xb4c>
   23450:	00023bf4 	movhi	zero,2287
   23454:	000235ac 	andhi	zero,zero,2262
   23458:	00023c30 	cmpltui	zero,zero,2288
   2345c:	00023bf4 	movhi	zero,2287
   23460:	00023c24 	muli	zero,zero,2288
   23464:	00023bb8 	rdprs	zero,zero,2286
   23468:	00023bb8 	rdprs	zero,zero,2286
   2346c:	00023bb8 	rdprs	zero,zero,2286
   23470:	00023bb8 	rdprs	zero,zero,2286
   23474:	00023bb8 	rdprs	zero,zero,2286
   23478:	00023bb8 	rdprs	zero,zero,2286
   2347c:	00023bb8 	rdprs	zero,zero,2286
   23480:	00023bb8 	rdprs	zero,zero,2286
   23484:	00023bb8 	rdprs	zero,zero,2286
   23488:	00023bf4 	movhi	zero,2287
   2348c:	00023bf4 	movhi	zero,2287
   23490:	00023bf4 	movhi	zero,2287
   23494:	00023bf4 	movhi	zero,2287
   23498:	00023bf4 	movhi	zero,2287
   2349c:	00023bf4 	movhi	zero,2287
   234a0:	00023bf4 	movhi	zero,2287
   234a4:	00023bf4 	movhi	zero,2287
   234a8:	00023bf4 	movhi	zero,2287
   234ac:	00023bf4 	movhi	zero,2287
   234b0:	00023b3c 	xorhi	zero,zero,2284
   234b4:	00023bf4 	movhi	zero,2287
   234b8:	00023bf4 	movhi	zero,2287
   234bc:	00023bf4 	movhi	zero,2287
   234c0:	00023bf4 	movhi	zero,2287
   234c4:	00023bf4 	movhi	zero,2287
   234c8:	00023bf4 	movhi	zero,2287
   234cc:	00023bf4 	movhi	zero,2287
   234d0:	00023bf4 	movhi	zero,2287
   234d4:	00023bf4 	movhi	zero,2287
   234d8:	00023bf4 	movhi	zero,2287
   234dc:	00023cec 	andhi	zero,zero,2291
   234e0:	00023bf4 	movhi	zero,2287
   234e4:	00023bf4 	movhi	zero,2287
   234e8:	00023bf4 	movhi	zero,2287
   234ec:	00023bf4 	movhi	zero,2287
   234f0:	00023bf4 	movhi	zero,2287
   234f4:	00023c78 	rdprs	zero,zero,2289
   234f8:	00023bf4 	movhi	zero,2287
   234fc:	00023bf4 	movhi	zero,2287
   23500:	00023978 	rdprs	zero,zero,2277
   23504:	00023bf4 	movhi	zero,2287
   23508:	00023bf4 	movhi	zero,2287
   2350c:	00023bf4 	movhi	zero,2287
   23510:	00023bf4 	movhi	zero,2287
   23514:	00023bf4 	movhi	zero,2287
   23518:	00023bf4 	movhi	zero,2287
   2351c:	00023bf4 	movhi	zero,2287
   23520:	00023bf4 	movhi	zero,2287
   23524:	00023bf4 	movhi	zero,2287
   23528:	00023bf4 	movhi	zero,2287
   2352c:	00023844 	movi	zero,2273
   23530:	00023a28 	cmpgeui	zero,zero,2280
   23534:	00023bf4 	movhi	zero,2287
   23538:	00023bf4 	movhi	zero,2287
   2353c:	00023bf4 	movhi	zero,2287
   23540:	00023a1c 	xori	zero,zero,2280
   23544:	00023a28 	cmpgeui	zero,zero,2280
   23548:	00023bf4 	movhi	zero,2287
   2354c:	00023bf4 	movhi	zero,2287
   23550:	00023a08 	cmpgei	zero,zero,2280
   23554:	00023bf4 	movhi	zero,2287
   23558:	000239c8 	cmpgei	zero,zero,2279
   2355c:	00023794 	movui	zero,2270
   23560:	000235b8 	rdprs	zero,zero,2262
   23564:	00023b30 	cmpltui	zero,zero,2284
   23568:	00023bf4 	movhi	zero,2287
   2356c:	00023adc 	xori	zero,zero,2283
   23570:	00023bf4 	movhi	zero,2287
   23574:	000236f8 	rdprs	zero,zero,2267
   23578:	00023bf4 	movhi	zero,2287
   2357c:	00023bf4 	movhi	zero,2287
   23580:	00023644 	movi	zero,2265
   23584:	d9002417 	ldw	r4,144(sp)
   23588:	d9402417 	ldw	r5,144(sp)
   2358c:	21000017 	ldw	r4,0(r4)
   23590:	28800104 	addi	r2,r5,4
   23594:	d9002515 	stw	r4,148(sp)
   23598:	20032b0e 	bge	r4,zero,24248 <___svfiprintf_internal_r+0xf7c>
   2359c:	d8c02517 	ldw	r3,148(sp)
   235a0:	d8802415 	stw	r2,144(sp)
   235a4:	00c7c83a 	sub	r3,zero,r3
   235a8:	d8c02515 	stw	r3,148(sp)
   235ac:	8c400114 	ori	r17,r17,4
   235b0:	98c00007 	ldb	r3,0(r19)
   235b4:	003f9106 	br	233fc <__alt_data_end+0xfffe4bfc>
   235b8:	00800c04 	movi	r2,48
   235bc:	d9402417 	ldw	r5,144(sp)
   235c0:	d9002017 	ldw	r4,128(sp)
   235c4:	d8801d05 	stb	r2,116(sp)
   235c8:	00801e04 	movi	r2,120
   235cc:	d8801d45 	stb	r2,117(sp)
   235d0:	d8001d85 	stb	zero,118(sp)
   235d4:	b811883a 	mov	r8,r23
   235d8:	28c00104 	addi	r3,r5,4
   235dc:	2c800017 	ldw	r18,0(r5)
   235e0:	0029883a 	mov	r20,zero
   235e4:	88800094 	ori	r2,r17,2
   235e8:	20036316 	blt	r4,zero,24378 <___svfiprintf_internal_r+0x10ac>
   235ec:	00bfdfc4 	movi	r2,-129
   235f0:	88a0703a 	and	r16,r17,r2
   235f4:	d8c02415 	stw	r3,144(sp)
   235f8:	84000094 	ori	r16,r16,2
   235fc:	90031c26 	beq	r18,zero,24270 <___svfiprintf_internal_r+0xfa4>
   23600:	014000f4 	movhi	r5,3
   23604:	29670004 	addi	r5,r5,-25600
   23608:	002b883a 	mov	r21,zero
   2360c:	d9402915 	stw	r5,164(sp)
   23610:	00002906 	br	236b8 <___svfiprintf_internal_r+0x3ec>
   23614:	8c400054 	ori	r17,r17,1
   23618:	98c00007 	ldb	r3,0(r19)
   2361c:	003f7706 	br	233fc <__alt_data_end+0xfffe4bfc>
   23620:	a8803fcc 	andi	r2,r21,255
   23624:	1080201c 	xori	r2,r2,128
   23628:	10bfe004 	addi	r2,r2,-128
   2362c:	10032a1e 	bne	r2,zero,242d8 <___svfiprintf_internal_r+0x100c>
   23630:	00c00044 	movi	r3,1
   23634:	d8c02105 	stb	r3,132(sp)
   23638:	05400804 	movi	r21,32
   2363c:	98c00007 	ldb	r3,0(r19)
   23640:	003f6e06 	br	233fc <__alt_data_end+0xfffe4bfc>
   23644:	8821883a 	mov	r16,r17
   23648:	dc402103 	ldbu	r17,132(sp)
   2364c:	b811883a 	mov	r8,r23
   23650:	8c403fcc 	andi	r17,r17,255
   23654:	8803f01e 	bne	r17,zero,24618 <___svfiprintf_internal_r+0x134c>
   23658:	008000f4 	movhi	r2,3
   2365c:	10a70004 	addi	r2,r2,-25600
   23660:	d8802915 	stw	r2,164(sp)
   23664:	8080080c 	andi	r2,r16,32
   23668:	1000cd26 	beq	r2,zero,239a0 <___svfiprintf_internal_r+0x6d4>
   2366c:	d9002417 	ldw	r4,144(sp)
   23670:	24800017 	ldw	r18,0(r4)
   23674:	25000117 	ldw	r20,4(r4)
   23678:	21000204 	addi	r4,r4,8
   2367c:	d9002415 	stw	r4,144(sp)
   23680:	8080004c 	andi	r2,r16,1
   23684:	1002c726 	beq	r2,zero,241a4 <___svfiprintf_internal_r+0xed8>
   23688:	9504b03a 	or	r2,r18,r20
   2368c:	1003061e 	bne	r2,zero,242a8 <___svfiprintf_internal_r+0xfdc>
   23690:	d9002017 	ldw	r4,128(sp)
   23694:	d8001d85 	stb	zero,118(sp)
   23698:	20033e16 	blt	r4,zero,24394 <___svfiprintf_internal_r+0x10c8>
   2369c:	00bfdfc4 	movi	r2,-129
   236a0:	80a0703a 	and	r16,r16,r2
   236a4:	d9402017 	ldw	r5,128(sp)
   236a8:	002b883a 	mov	r21,zero
   236ac:	28002826 	beq	r5,zero,23750 <___svfiprintf_internal_r+0x484>
   236b0:	0025883a 	mov	r18,zero
   236b4:	0029883a 	mov	r20,zero
   236b8:	d9002917 	ldw	r4,164(sp)
   236bc:	dc401a04 	addi	r17,sp,104
   236c0:	908003cc 	andi	r2,r18,15
   236c4:	a006973a 	slli	r3,r20,28
   236c8:	2085883a 	add	r2,r4,r2
   236cc:	9024d13a 	srli	r18,r18,4
   236d0:	10800003 	ldbu	r2,0(r2)
   236d4:	a028d13a 	srli	r20,r20,4
   236d8:	8c7fffc4 	addi	r17,r17,-1
   236dc:	1ca4b03a 	or	r18,r3,r18
   236e0:	88800005 	stb	r2,0(r17)
   236e4:	9504b03a 	or	r2,r18,r20
   236e8:	103ff51e 	bne	r2,zero,236c0 <__alt_data_end+0xfffe4ec0>
   236ec:	d8801e17 	ldw	r2,120(sp)
   236f0:	1469c83a 	sub	r20,r2,r17
   236f4:	00001906 	br	2375c <___svfiprintf_internal_r+0x490>
   236f8:	8821883a 	mov	r16,r17
   236fc:	dc402103 	ldbu	r17,132(sp)
   23700:	b811883a 	mov	r8,r23
   23704:	8c403fcc 	andi	r17,r17,255
   23708:	8803d01e 	bne	r17,zero,2464c <___svfiprintf_internal_r+0x1380>
   2370c:	8080080c 	andi	r2,r16,32
   23710:	10016126 	beq	r2,zero,23c98 <___svfiprintf_internal_r+0x9cc>
   23714:	d9002417 	ldw	r4,144(sp)
   23718:	d9402017 	ldw	r5,128(sp)
   2371c:	d8001d85 	stb	zero,118(sp)
   23720:	20c00204 	addi	r3,r4,8
   23724:	24800017 	ldw	r18,0(r4)
   23728:	25000117 	ldw	r20,4(r4)
   2372c:	28030f16 	blt	r5,zero,2436c <___svfiprintf_internal_r+0x10a0>
   23730:	013fdfc4 	movi	r4,-129
   23734:	9504b03a 	or	r2,r18,r20
   23738:	d8c02415 	stw	r3,144(sp)
   2373c:	8120703a 	and	r16,r16,r4
   23740:	002b883a 	mov	r21,zero
   23744:	1000cd1e 	bne	r2,zero,23a7c <___svfiprintf_internal_r+0x7b0>
   23748:	d8c02017 	ldw	r3,128(sp)
   2374c:	1803141e 	bne	r3,zero,243a0 <___svfiprintf_internal_r+0x10d4>
   23750:	d8002015 	stw	zero,128(sp)
   23754:	0029883a 	mov	r20,zero
   23758:	dc401a04 	addi	r17,sp,104
   2375c:	dc802017 	ldw	r18,128(sp)
   23760:	9500010e 	bge	r18,r20,23768 <___svfiprintf_internal_r+0x49c>
   23764:	a025883a 	mov	r18,r20
   23768:	ad403fcc 	andi	r21,r21,255
   2376c:	ad40201c 	xori	r21,r21,128
   23770:	ad7fe004 	addi	r21,r21,-128
   23774:	a8003f26 	beq	r21,zero,23874 <___svfiprintf_internal_r+0x5a8>
   23778:	94800044 	addi	r18,r18,1
   2377c:	00003d06 	br	23874 <___svfiprintf_internal_r+0x5a8>
   23780:	00c00044 	movi	r3,1
   23784:	d8c02105 	stb	r3,132(sp)
   23788:	05400ac4 	movi	r21,43
   2378c:	98c00007 	ldb	r3,0(r19)
   23790:	003f1a06 	br	233fc <__alt_data_end+0xfffe4bfc>
   23794:	8821883a 	mov	r16,r17
   23798:	dc402103 	ldbu	r17,132(sp)
   2379c:	b811883a 	mov	r8,r23
   237a0:	8c403fcc 	andi	r17,r17,255
   237a4:	8803a71e 	bne	r17,zero,24644 <___svfiprintf_internal_r+0x1378>
   237a8:	8080080c 	andi	r2,r16,32
   237ac:	10015726 	beq	r2,zero,23d0c <___svfiprintf_internal_r+0xa40>
   237b0:	d8c02417 	ldw	r3,144(sp)
   237b4:	d9002017 	ldw	r4,128(sp)
   237b8:	d8001d85 	stb	zero,118(sp)
   237bc:	18800204 	addi	r2,r3,8
   237c0:	1c800017 	ldw	r18,0(r3)
   237c4:	1d000117 	ldw	r20,4(r3)
   237c8:	2002db16 	blt	r4,zero,24338 <___svfiprintf_internal_r+0x106c>
   237cc:	013fdfc4 	movi	r4,-129
   237d0:	9506b03a 	or	r3,r18,r20
   237d4:	d8802415 	stw	r2,144(sp)
   237d8:	8120703a 	and	r16,r16,r4
   237dc:	18015826 	beq	r3,zero,23d40 <___svfiprintf_internal_r+0xa74>
   237e0:	002b883a 	mov	r21,zero
   237e4:	dc401a04 	addi	r17,sp,104
   237e8:	9006d0fa 	srli	r3,r18,3
   237ec:	a008977a 	slli	r4,r20,29
   237f0:	a028d0fa 	srli	r20,r20,3
   237f4:	948001cc 	andi	r18,r18,7
   237f8:	90800c04 	addi	r2,r18,48
   237fc:	8c7fffc4 	addi	r17,r17,-1
   23800:	20e4b03a 	or	r18,r4,r3
   23804:	88800005 	stb	r2,0(r17)
   23808:	9506b03a 	or	r3,r18,r20
   2380c:	183ff61e 	bne	r3,zero,237e8 <__alt_data_end+0xfffe4fe8>
   23810:	80c0004c 	andi	r3,r16,1
   23814:	18028926 	beq	r3,zero,2423c <___svfiprintf_internal_r+0xf70>
   23818:	10803fcc 	andi	r2,r2,255
   2381c:	1080201c 	xori	r2,r2,128
   23820:	10bfe004 	addi	r2,r2,-128
   23824:	00c00c04 	movi	r3,48
   23828:	10ffb026 	beq	r2,r3,236ec <__alt_data_end+0xfffe4eec>
   2382c:	88ffffc5 	stb	r3,-1(r17)
   23830:	d8c01e17 	ldw	r3,120(sp)
   23834:	88bfffc4 	addi	r2,r17,-1
   23838:	1023883a 	mov	r17,r2
   2383c:	18a9c83a 	sub	r20,r3,r2
   23840:	003fc606 	br	2375c <__alt_data_end+0xfffe4f5c>
   23844:	d8c02417 	ldw	r3,144(sp)
   23848:	04800044 	movi	r18,1
   2384c:	8821883a 	mov	r16,r17
   23850:	18800017 	ldw	r2,0(r3)
   23854:	18c00104 	addi	r3,r3,4
   23858:	b811883a 	mov	r8,r23
   2385c:	d8001d85 	stb	zero,118(sp)
   23860:	d8801005 	stb	r2,64(sp)
   23864:	d8c02415 	stw	r3,144(sp)
   23868:	9029883a 	mov	r20,r18
   2386c:	dc401004 	addi	r17,sp,64
   23870:	d8002015 	stw	zero,128(sp)
   23874:	80c0008c 	andi	r3,r16,2
   23878:	d8c02115 	stw	r3,132(sp)
   2387c:	18000126 	beq	r3,zero,23884 <___svfiprintf_internal_r+0x5b8>
   23880:	94800084 	addi	r18,r18,2
   23884:	80c0210c 	andi	r3,r16,132
   23888:	d8c02215 	stw	r3,136(sp)
   2388c:	1801321e 	bne	r3,zero,23d58 <___svfiprintf_internal_r+0xa8c>
   23890:	d9002517 	ldw	r4,148(sp)
   23894:	24b9c83a 	sub	fp,r4,r18
   23898:	07012f0e 	bge	zero,fp,23d58 <___svfiprintf_internal_r+0xa8c>
   2389c:	02400404 	movi	r9,16
   238a0:	d8c01c17 	ldw	r3,112(sp)
   238a4:	d8801b17 	ldw	r2,108(sp)
   238a8:	4f03250e 	bge	r9,fp,24540 <___svfiprintf_internal_r+0x1274>
   238ac:	010000f4 	movhi	r4,3
   238b0:	21287484 	addi	r4,r4,-24110
   238b4:	dc002a15 	stw	r16,168(sp)
   238b8:	dc402b15 	stw	r17,172(sp)
   238bc:	d9002815 	stw	r4,160(sp)
   238c0:	e023883a 	mov	r17,fp
   238c4:	482f883a 	mov	r23,r9
   238c8:	9839883a 	mov	fp,r19
   238cc:	054001c4 	movi	r21,7
   238d0:	9027883a 	mov	r19,r18
   238d4:	dc002717 	ldw	r16,156(sp)
   238d8:	dc802317 	ldw	r18,140(sp)
   238dc:	00000306 	br	238ec <___svfiprintf_internal_r+0x620>
   238e0:	8c7ffc04 	addi	r17,r17,-16
   238e4:	42000204 	addi	r8,r8,8
   238e8:	bc40130e 	bge	r23,r17,23938 <___svfiprintf_internal_r+0x66c>
   238ec:	014000f4 	movhi	r5,3
   238f0:	18c00404 	addi	r3,r3,16
   238f4:	10800044 	addi	r2,r2,1
   238f8:	29687484 	addi	r5,r5,-24110
   238fc:	41400015 	stw	r5,0(r8)
   23900:	45c00115 	stw	r23,4(r8)
   23904:	d8c01c15 	stw	r3,112(sp)
   23908:	d8801b15 	stw	r2,108(sp)
   2390c:	a8bff40e 	bge	r21,r2,238e0 <__alt_data_end+0xfffe50e0>
   23910:	d9801a04 	addi	r6,sp,104
   23914:	900b883a 	mov	r5,r18
   23918:	8009883a 	mov	r4,r16
   2391c:	00230fc0 	call	230fc <__ssprint_r>
   23920:	1001aa1e 	bne	r2,zero,23fcc <___svfiprintf_internal_r+0xd00>
   23924:	8c7ffc04 	addi	r17,r17,-16
   23928:	d8c01c17 	ldw	r3,112(sp)
   2392c:	d8801b17 	ldw	r2,108(sp)
   23930:	d811883a 	mov	r8,sp
   23934:	bc7fed16 	blt	r23,r17,238ec <__alt_data_end+0xfffe50ec>
   23938:	9825883a 	mov	r18,r19
   2393c:	dc002a17 	ldw	r16,168(sp)
   23940:	e027883a 	mov	r19,fp
   23944:	8839883a 	mov	fp,r17
   23948:	dc402b17 	ldw	r17,172(sp)
   2394c:	d9002817 	ldw	r4,160(sp)
   23950:	e0c7883a 	add	r3,fp,r3
   23954:	10800044 	addi	r2,r2,1
   23958:	41000015 	stw	r4,0(r8)
   2395c:	47000115 	stw	fp,4(r8)
   23960:	d8c01c15 	stw	r3,112(sp)
   23964:	d8801b15 	stw	r2,108(sp)
   23968:	010001c4 	movi	r4,7
   2396c:	20821616 	blt	r4,r2,241c8 <___svfiprintf_internal_r+0xefc>
   23970:	42000204 	addi	r8,r8,8
   23974:	0000fa06 	br	23d60 <___svfiprintf_internal_r+0xa94>
   23978:	8821883a 	mov	r16,r17
   2397c:	dc402103 	ldbu	r17,132(sp)
   23980:	b811883a 	mov	r8,r23
   23984:	8c403fcc 	andi	r17,r17,255
   23988:	8803361e 	bne	r17,zero,24664 <___svfiprintf_internal_r+0x1398>
   2398c:	014000f4 	movhi	r5,3
   23990:	2966fb04 	addi	r5,r5,-25620
   23994:	d9402915 	stw	r5,164(sp)
   23998:	8080080c 	andi	r2,r16,32
   2399c:	103f331e 	bne	r2,zero,2366c <__alt_data_end+0xfffe4e6c>
   239a0:	8080040c 	andi	r2,r16,16
   239a4:	1002551e 	bne	r2,zero,242fc <___svfiprintf_internal_r+0x1030>
   239a8:	8080100c 	andi	r2,r16,64
   239ac:	1002a626 	beq	r2,zero,24448 <___svfiprintf_internal_r+0x117c>
   239b0:	d8802417 	ldw	r2,144(sp)
   239b4:	0029883a 	mov	r20,zero
   239b8:	1480000b 	ldhu	r18,0(r2)
   239bc:	10800104 	addi	r2,r2,4
   239c0:	d8802415 	stw	r2,144(sp)
   239c4:	003f2e06 	br	23680 <__alt_data_end+0xfffe4e80>
   239c8:	8821883a 	mov	r16,r17
   239cc:	dc402103 	ldbu	r17,132(sp)
   239d0:	b811883a 	mov	r8,r23
   239d4:	8c403fcc 	andi	r17,r17,255
   239d8:	88030b1e 	bne	r17,zero,24608 <___svfiprintf_internal_r+0x133c>
   239dc:	8080080c 	andi	r2,r16,32
   239e0:	1002271e 	bne	r2,zero,24280 <___svfiprintf_internal_r+0xfb4>
   239e4:	8080040c 	andi	r2,r16,16
   239e8:	10028e26 	beq	r2,zero,24424 <___svfiprintf_internal_r+0x1158>
   239ec:	d8c02417 	ldw	r3,144(sp)
   239f0:	d9002617 	ldw	r4,152(sp)
   239f4:	18800017 	ldw	r2,0(r3)
   239f8:	18c00104 	addi	r3,r3,4
   239fc:	d8c02415 	stw	r3,144(sp)
   23a00:	11000015 	stw	r4,0(r2)
   23a04:	003e5306 	br	23354 <__alt_data_end+0xfffe4b54>
   23a08:	98c00007 	ldb	r3,0(r19)
   23a0c:	01401b04 	movi	r5,108
   23a10:	19424f26 	beq	r3,r5,24350 <___svfiprintf_internal_r+0x1084>
   23a14:	8c400414 	ori	r17,r17,16
   23a18:	003e7806 	br	233fc <__alt_data_end+0xfffe4bfc>
   23a1c:	8c401014 	ori	r17,r17,64
   23a20:	98c00007 	ldb	r3,0(r19)
   23a24:	003e7506 	br	233fc <__alt_data_end+0xfffe4bfc>
   23a28:	8821883a 	mov	r16,r17
   23a2c:	dc402103 	ldbu	r17,132(sp)
   23a30:	b811883a 	mov	r8,r23
   23a34:	8c403fcc 	andi	r17,r17,255
   23a38:	8802fe1e 	bne	r17,zero,24634 <___svfiprintf_internal_r+0x1368>
   23a3c:	8080080c 	andi	r2,r16,32
   23a40:	10004626 	beq	r2,zero,23b5c <___svfiprintf_internal_r+0x890>
   23a44:	d9002417 	ldw	r4,144(sp)
   23a48:	20800117 	ldw	r2,4(r4)
   23a4c:	24800017 	ldw	r18,0(r4)
   23a50:	21000204 	addi	r4,r4,8
   23a54:	d9002415 	stw	r4,144(sp)
   23a58:	1029883a 	mov	r20,r2
   23a5c:	10004a16 	blt	r2,zero,23b88 <___svfiprintf_internal_r+0x8bc>
   23a60:	d9002017 	ldw	r4,128(sp)
   23a64:	dd401d83 	ldbu	r21,118(sp)
   23a68:	2001eb16 	blt	r4,zero,24218 <___svfiprintf_internal_r+0xf4c>
   23a6c:	00ffdfc4 	movi	r3,-129
   23a70:	9504b03a 	or	r2,r18,r20
   23a74:	80e0703a 	and	r16,r16,r3
   23a78:	103f3326 	beq	r2,zero,23748 <__alt_data_end+0xfffe4f48>
   23a7c:	a0009426 	beq	r20,zero,23cd0 <___svfiprintf_internal_r+0xa04>
   23a80:	dc401a04 	addi	r17,sp,104
   23a84:	402f883a 	mov	r23,r8
   23a88:	9009883a 	mov	r4,r18
   23a8c:	a00b883a 	mov	r5,r20
   23a90:	01800284 	movi	r6,10
   23a94:	000f883a 	mov	r7,zero
   23a98:	00257800 	call	25780 <__umoddi3>
   23a9c:	10800c04 	addi	r2,r2,48
   23aa0:	8c7fffc4 	addi	r17,r17,-1
   23aa4:	9009883a 	mov	r4,r18
   23aa8:	a00b883a 	mov	r5,r20
   23aac:	88800005 	stb	r2,0(r17)
   23ab0:	01800284 	movi	r6,10
   23ab4:	000f883a 	mov	r7,zero
   23ab8:	00251840 	call	25184 <__udivdi3>
   23abc:	1025883a 	mov	r18,r2
   23ac0:	10c4b03a 	or	r2,r2,r3
   23ac4:	1829883a 	mov	r20,r3
   23ac8:	103fef1e 	bne	r2,zero,23a88 <__alt_data_end+0xfffe5288>
   23acc:	d9001e17 	ldw	r4,120(sp)
   23ad0:	b811883a 	mov	r8,r23
   23ad4:	2469c83a 	sub	r20,r4,r17
   23ad8:	003f2006 	br	2375c <__alt_data_end+0xfffe4f5c>
   23adc:	d8802417 	ldw	r2,144(sp)
   23ae0:	8821883a 	mov	r16,r17
   23ae4:	d8001d85 	stb	zero,118(sp)
   23ae8:	14400017 	ldw	r17,0(r2)
   23aec:	b811883a 	mov	r8,r23
   23af0:	15c00104 	addi	r23,r2,4
   23af4:	88026c26 	beq	r17,zero,244a8 <___svfiprintf_internal_r+0x11dc>
   23af8:	d8c02017 	ldw	r3,128(sp)
   23afc:	18025f16 	blt	r3,zero,2447c <___svfiprintf_internal_r+0x11b0>
   23b00:	180d883a 	mov	r6,r3
   23b04:	000b883a 	mov	r5,zero
   23b08:	8809883a 	mov	r4,r17
   23b0c:	da002d15 	stw	r8,180(sp)
   23b10:	0012e400 	call	12e40 <memchr>
   23b14:	da002d17 	ldw	r8,180(sp)
   23b18:	1002a526 	beq	r2,zero,245b0 <___svfiprintf_internal_r+0x12e4>
   23b1c:	1469c83a 	sub	r20,r2,r17
   23b20:	dd401d83 	ldbu	r21,118(sp)
   23b24:	ddc02415 	stw	r23,144(sp)
   23b28:	d8002015 	stw	zero,128(sp)
   23b2c:	003f0b06 	br	2375c <__alt_data_end+0xfffe4f5c>
   23b30:	8c400814 	ori	r17,r17,32
   23b34:	98c00007 	ldb	r3,0(r19)
   23b38:	003e3006 	br	233fc <__alt_data_end+0xfffe4bfc>
   23b3c:	8821883a 	mov	r16,r17
   23b40:	dc402103 	ldbu	r17,132(sp)
   23b44:	b811883a 	mov	r8,r23
   23b48:	8c403fcc 	andi	r17,r17,255
   23b4c:	8802b01e 	bne	r17,zero,24610 <___svfiprintf_internal_r+0x1344>
   23b50:	84000414 	ori	r16,r16,16
   23b54:	8080080c 	andi	r2,r16,32
   23b58:	103fba1e 	bne	r2,zero,23a44 <__alt_data_end+0xfffe5244>
   23b5c:	8080040c 	andi	r2,r16,16
   23b60:	1001df1e 	bne	r2,zero,242e0 <___svfiprintf_internal_r+0x1014>
   23b64:	8080100c 	andi	r2,r16,64
   23b68:	10023d26 	beq	r2,zero,24460 <___svfiprintf_internal_r+0x1194>
   23b6c:	d8802417 	ldw	r2,144(sp)
   23b70:	1480000f 	ldh	r18,0(r2)
   23b74:	10800104 	addi	r2,r2,4
   23b78:	d8802415 	stw	r2,144(sp)
   23b7c:	9029d7fa 	srai	r20,r18,31
   23b80:	a005883a 	mov	r2,r20
   23b84:	103fb60e 	bge	r2,zero,23a60 <__alt_data_end+0xfffe5260>
   23b88:	d9402017 	ldw	r5,128(sp)
   23b8c:	04a5c83a 	sub	r18,zero,r18
   23b90:	05400b44 	movi	r21,45
   23b94:	9004c03a 	cmpne	r2,r18,zero
   23b98:	0529c83a 	sub	r20,zero,r20
   23b9c:	dd401d85 	stb	r21,118(sp)
   23ba0:	a0a9c83a 	sub	r20,r20,r2
   23ba4:	28026c16 	blt	r5,zero,24558 <___svfiprintf_internal_r+0x128c>
   23ba8:	00bfdfc4 	movi	r2,-129
   23bac:	80a0703a 	and	r16,r16,r2
   23bb0:	a03fb31e 	bne	r20,zero,23a80 <__alt_data_end+0xfffe5280>
   23bb4:	00004606 	br	23cd0 <___svfiprintf_internal_r+0xa04>
   23bb8:	9839883a 	mov	fp,r19
   23bbc:	d8002515 	stw	zero,148(sp)
   23bc0:	1c3ff404 	addi	r16,r3,-48
   23bc4:	0009883a 	mov	r4,zero
   23bc8:	01400284 	movi	r5,10
   23bcc:	0025ef80 	call	25ef8 <__mulsi3>
   23bd0:	e0c00007 	ldb	r3,0(fp)
   23bd4:	8089883a 	add	r4,r16,r2
   23bd8:	9cc00044 	addi	r19,r19,1
   23bdc:	1c3ff404 	addi	r16,r3,-48
   23be0:	9839883a 	mov	fp,r19
   23be4:	a43ff82e 	bgeu	r20,r16,23bc8 <__alt_data_end+0xfffe53c8>
   23be8:	d9002515 	stw	r4,148(sp)
   23bec:	18bff804 	addi	r2,r3,-32
   23bf0:	90be052e 	bgeu	r18,r2,23408 <__alt_data_end+0xfffe4c08>
   23bf4:	8821883a 	mov	r16,r17
   23bf8:	dc402103 	ldbu	r17,132(sp)
   23bfc:	b811883a 	mov	r8,r23
   23c00:	8c403fcc 	andi	r17,r17,255
   23c04:	88028d1e 	bne	r17,zero,2463c <___svfiprintf_internal_r+0x1370>
   23c08:	1800ea26 	beq	r3,zero,23fb4 <___svfiprintf_internal_r+0xce8>
   23c0c:	04800044 	movi	r18,1
   23c10:	d8c01005 	stb	r3,64(sp)
   23c14:	d8001d85 	stb	zero,118(sp)
   23c18:	9029883a 	mov	r20,r18
   23c1c:	dc401004 	addi	r17,sp,64
   23c20:	003f1306 	br	23870 <__alt_data_end+0xfffe5070>
   23c24:	8c402014 	ori	r17,r17,128
   23c28:	98c00007 	ldb	r3,0(r19)
   23c2c:	003df306 	br	233fc <__alt_data_end+0xfffe4bfc>
   23c30:	98c00007 	ldb	r3,0(r19)
   23c34:	01000a84 	movi	r4,42
   23c38:	9f000044 	addi	fp,r19,1
   23c3c:	19026326 	beq	r3,r4,245cc <___svfiprintf_internal_r+0x1300>
   23c40:	1c3ff404 	addi	r16,r3,-48
   23c44:	0009883a 	mov	r4,zero
   23c48:	a4025636 	bltu	r20,r16,245a4 <___svfiprintf_internal_r+0x12d8>
   23c4c:	01400284 	movi	r5,10
   23c50:	0025ef80 	call	25ef8 <__mulsi3>
   23c54:	e0c00007 	ldb	r3,0(fp)
   23c58:	1409883a 	add	r4,r2,r16
   23c5c:	e4c00044 	addi	r19,fp,1
   23c60:	1c3ff404 	addi	r16,r3,-48
   23c64:	9839883a 	mov	fp,r19
   23c68:	a43ff82e 	bgeu	r20,r16,23c4c <__alt_data_end+0xfffe544c>
   23c6c:	20020c16 	blt	r4,zero,244a0 <___svfiprintf_internal_r+0x11d4>
   23c70:	d9002015 	stw	r4,128(sp)
   23c74:	003de206 	br	23400 <__alt_data_end+0xfffe4c00>
   23c78:	8821883a 	mov	r16,r17
   23c7c:	dc402103 	ldbu	r17,132(sp)
   23c80:	b811883a 	mov	r8,r23
   23c84:	8c403fcc 	andi	r17,r17,255
   23c88:	8802721e 	bne	r17,zero,24654 <___svfiprintf_internal_r+0x1388>
   23c8c:	84000414 	ori	r16,r16,16
   23c90:	8080080c 	andi	r2,r16,32
   23c94:	103e9f1e 	bne	r2,zero,23714 <__alt_data_end+0xfffe4f14>
   23c98:	8080040c 	andi	r2,r16,16
   23c9c:	10015326 	beq	r2,zero,241ec <___svfiprintf_internal_r+0xf20>
   23ca0:	d8c02417 	ldw	r3,144(sp)
   23ca4:	d9002017 	ldw	r4,128(sp)
   23ca8:	d8001d85 	stb	zero,118(sp)
   23cac:	18800104 	addi	r2,r3,4
   23cb0:	1c800017 	ldw	r18,0(r3)
   23cb4:	0029883a 	mov	r20,zero
   23cb8:	20015516 	blt	r4,zero,24210 <___svfiprintf_internal_r+0xf44>
   23cbc:	00ffdfc4 	movi	r3,-129
   23cc0:	d8802415 	stw	r2,144(sp)
   23cc4:	80e0703a 	and	r16,r16,r3
   23cc8:	002b883a 	mov	r21,zero
   23ccc:	903e9e26 	beq	r18,zero,23748 <__alt_data_end+0xfffe4f48>
   23cd0:	00800244 	movi	r2,9
   23cd4:	14bf6a36 	bltu	r2,r18,23a80 <__alt_data_end+0xfffe5280>
   23cd8:	94800c04 	addi	r18,r18,48
   23cdc:	dc8019c5 	stb	r18,103(sp)
   23ce0:	dd002c17 	ldw	r20,176(sp)
   23ce4:	dc4019c4 	addi	r17,sp,103
   23ce8:	003e9c06 	br	2375c <__alt_data_end+0xfffe4f5c>
   23cec:	8821883a 	mov	r16,r17
   23cf0:	dc402103 	ldbu	r17,132(sp)
   23cf4:	b811883a 	mov	r8,r23
   23cf8:	8c403fcc 	andi	r17,r17,255
   23cfc:	8802571e 	bne	r17,zero,2465c <___svfiprintf_internal_r+0x1390>
   23d00:	84000414 	ori	r16,r16,16
   23d04:	8080080c 	andi	r2,r16,32
   23d08:	103ea91e 	bne	r2,zero,237b0 <__alt_data_end+0xfffe4fb0>
   23d0c:	8080040c 	andi	r2,r16,16
   23d10:	10018026 	beq	r2,zero,24314 <___svfiprintf_internal_r+0x1048>
   23d14:	d9402417 	ldw	r5,144(sp)
   23d18:	d8c02017 	ldw	r3,128(sp)
   23d1c:	d8001d85 	stb	zero,118(sp)
   23d20:	28800104 	addi	r2,r5,4
   23d24:	2c800017 	ldw	r18,0(r5)
   23d28:	0029883a 	mov	r20,zero
   23d2c:	18018216 	blt	r3,zero,24338 <___svfiprintf_internal_r+0x106c>
   23d30:	00ffdfc4 	movi	r3,-129
   23d34:	d8802415 	stw	r2,144(sp)
   23d38:	80e0703a 	and	r16,r16,r3
   23d3c:	903ea81e 	bne	r18,zero,237e0 <__alt_data_end+0xfffe4fe0>
   23d40:	d8802017 	ldw	r2,128(sp)
   23d44:	002b883a 	mov	r21,zero
   23d48:	1001f226 	beq	r2,zero,24514 <___svfiprintf_internal_r+0x1248>
   23d4c:	0025883a 	mov	r18,zero
   23d50:	0029883a 	mov	r20,zero
   23d54:	003ea306 	br	237e4 <__alt_data_end+0xfffe4fe4>
   23d58:	d8c01c17 	ldw	r3,112(sp)
   23d5c:	d8801b17 	ldw	r2,108(sp)
   23d60:	d9001d87 	ldb	r4,118(sp)
   23d64:	20000b26 	beq	r4,zero,23d94 <___svfiprintf_internal_r+0xac8>
   23d68:	d9001d84 	addi	r4,sp,118
   23d6c:	18c00044 	addi	r3,r3,1
   23d70:	10800044 	addi	r2,r2,1
   23d74:	41000015 	stw	r4,0(r8)
   23d78:	01000044 	movi	r4,1
   23d7c:	41000115 	stw	r4,4(r8)
   23d80:	d8c01c15 	stw	r3,112(sp)
   23d84:	d8801b15 	stw	r2,108(sp)
   23d88:	010001c4 	movi	r4,7
   23d8c:	2080f316 	blt	r4,r2,2415c <___svfiprintf_internal_r+0xe90>
   23d90:	42000204 	addi	r8,r8,8
   23d94:	d9402117 	ldw	r5,132(sp)
   23d98:	28000b26 	beq	r5,zero,23dc8 <___svfiprintf_internal_r+0xafc>
   23d9c:	d9001d04 	addi	r4,sp,116
   23da0:	18c00084 	addi	r3,r3,2
   23da4:	10800044 	addi	r2,r2,1
   23da8:	41000015 	stw	r4,0(r8)
   23dac:	01000084 	movi	r4,2
   23db0:	41000115 	stw	r4,4(r8)
   23db4:	d8c01c15 	stw	r3,112(sp)
   23db8:	d8801b15 	stw	r2,108(sp)
   23dbc:	010001c4 	movi	r4,7
   23dc0:	2080ef16 	blt	r4,r2,24180 <___svfiprintf_internal_r+0xeb4>
   23dc4:	42000204 	addi	r8,r8,8
   23dc8:	d9402217 	ldw	r5,136(sp)
   23dcc:	01002004 	movi	r4,128
   23dd0:	29008f26 	beq	r5,r4,24010 <___svfiprintf_internal_r+0xd44>
   23dd4:	d9002017 	ldw	r4,128(sp)
   23dd8:	252fc83a 	sub	r23,r4,r20
   23ddc:	05c0310e 	bge	zero,r23,23ea4 <___svfiprintf_internal_r+0xbd8>
   23de0:	07000404 	movi	fp,16
   23de4:	e5c17d0e 	bge	fp,r23,243dc <___svfiprintf_internal_r+0x1110>
   23de8:	010000f4 	movhi	r4,3
   23dec:	21287084 	addi	r4,r4,-24126
   23df0:	dc002015 	stw	r16,128(sp)
   23df4:	dc402215 	stw	r17,136(sp)
   23df8:	d9002115 	stw	r4,132(sp)
   23dfc:	b823883a 	mov	r17,r23
   23e00:	054001c4 	movi	r21,7
   23e04:	982f883a 	mov	r23,r19
   23e08:	dc002717 	ldw	r16,156(sp)
   23e0c:	9027883a 	mov	r19,r18
   23e10:	dc802317 	ldw	r18,140(sp)
   23e14:	00000306 	br	23e24 <___svfiprintf_internal_r+0xb58>
   23e18:	8c7ffc04 	addi	r17,r17,-16
   23e1c:	42000204 	addi	r8,r8,8
   23e20:	e440110e 	bge	fp,r17,23e68 <___svfiprintf_internal_r+0xb9c>
   23e24:	18c00404 	addi	r3,r3,16
   23e28:	10800044 	addi	r2,r2,1
   23e2c:	45800015 	stw	r22,0(r8)
   23e30:	47000115 	stw	fp,4(r8)
   23e34:	d8c01c15 	stw	r3,112(sp)
   23e38:	d8801b15 	stw	r2,108(sp)
   23e3c:	a8bff60e 	bge	r21,r2,23e18 <__alt_data_end+0xfffe5618>
   23e40:	d9801a04 	addi	r6,sp,104
   23e44:	900b883a 	mov	r5,r18
   23e48:	8009883a 	mov	r4,r16
   23e4c:	00230fc0 	call	230fc <__ssprint_r>
   23e50:	10005e1e 	bne	r2,zero,23fcc <___svfiprintf_internal_r+0xd00>
   23e54:	8c7ffc04 	addi	r17,r17,-16
   23e58:	d8c01c17 	ldw	r3,112(sp)
   23e5c:	d8801b17 	ldw	r2,108(sp)
   23e60:	d811883a 	mov	r8,sp
   23e64:	e47fef16 	blt	fp,r17,23e24 <__alt_data_end+0xfffe5624>
   23e68:	9825883a 	mov	r18,r19
   23e6c:	dc002017 	ldw	r16,128(sp)
   23e70:	b827883a 	mov	r19,r23
   23e74:	882f883a 	mov	r23,r17
   23e78:	dc402217 	ldw	r17,136(sp)
   23e7c:	d9402117 	ldw	r5,132(sp)
   23e80:	1dc7883a 	add	r3,r3,r23
   23e84:	10800044 	addi	r2,r2,1
   23e88:	41400015 	stw	r5,0(r8)
   23e8c:	45c00115 	stw	r23,4(r8)
   23e90:	d8c01c15 	stw	r3,112(sp)
   23e94:	d8801b15 	stw	r2,108(sp)
   23e98:	010001c4 	movi	r4,7
   23e9c:	2080a616 	blt	r4,r2,24138 <___svfiprintf_internal_r+0xe6c>
   23ea0:	42000204 	addi	r8,r8,8
   23ea4:	a0c7883a 	add	r3,r20,r3
   23ea8:	10800044 	addi	r2,r2,1
   23eac:	44400015 	stw	r17,0(r8)
   23eb0:	45000115 	stw	r20,4(r8)
   23eb4:	d8c01c15 	stw	r3,112(sp)
   23eb8:	d8801b15 	stw	r2,108(sp)
   23ebc:	010001c4 	movi	r4,7
   23ec0:	20808816 	blt	r4,r2,240e4 <___svfiprintf_internal_r+0xe18>
   23ec4:	42000204 	addi	r8,r8,8
   23ec8:	8400010c 	andi	r16,r16,4
   23ecc:	80002c26 	beq	r16,zero,23f80 <___svfiprintf_internal_r+0xcb4>
   23ed0:	d8802517 	ldw	r2,148(sp)
   23ed4:	14a1c83a 	sub	r16,r2,r18
   23ed8:	0400290e 	bge	zero,r16,23f80 <___svfiprintf_internal_r+0xcb4>
   23edc:	04400404 	movi	r17,16
   23ee0:	d8801b17 	ldw	r2,108(sp)
   23ee4:	8c01a70e 	bge	r17,r16,24584 <___svfiprintf_internal_r+0x12b8>
   23ee8:	014000f4 	movhi	r5,3
   23eec:	29687484 	addi	r5,r5,-24110
   23ef0:	d9402815 	stw	r5,160(sp)
   23ef4:	050001c4 	movi	r20,7
   23ef8:	dd402717 	ldw	r21,156(sp)
   23efc:	ddc02317 	ldw	r23,140(sp)
   23f00:	00000306 	br	23f10 <___svfiprintf_internal_r+0xc44>
   23f04:	843ffc04 	addi	r16,r16,-16
   23f08:	42000204 	addi	r8,r8,8
   23f0c:	8c00130e 	bge	r17,r16,23f5c <___svfiprintf_internal_r+0xc90>
   23f10:	010000f4 	movhi	r4,3
   23f14:	18c00404 	addi	r3,r3,16
   23f18:	10800044 	addi	r2,r2,1
   23f1c:	21287484 	addi	r4,r4,-24110
   23f20:	41000015 	stw	r4,0(r8)
   23f24:	44400115 	stw	r17,4(r8)
   23f28:	d8c01c15 	stw	r3,112(sp)
   23f2c:	d8801b15 	stw	r2,108(sp)
   23f30:	a0bff40e 	bge	r20,r2,23f04 <__alt_data_end+0xfffe5704>
   23f34:	d9801a04 	addi	r6,sp,104
   23f38:	b80b883a 	mov	r5,r23
   23f3c:	a809883a 	mov	r4,r21
   23f40:	00230fc0 	call	230fc <__ssprint_r>
   23f44:	1000211e 	bne	r2,zero,23fcc <___svfiprintf_internal_r+0xd00>
   23f48:	843ffc04 	addi	r16,r16,-16
   23f4c:	d8c01c17 	ldw	r3,112(sp)
   23f50:	d8801b17 	ldw	r2,108(sp)
   23f54:	d811883a 	mov	r8,sp
   23f58:	8c3fed16 	blt	r17,r16,23f10 <__alt_data_end+0xfffe5710>
   23f5c:	d9402817 	ldw	r5,160(sp)
   23f60:	1c07883a 	add	r3,r3,r16
   23f64:	10800044 	addi	r2,r2,1
   23f68:	41400015 	stw	r5,0(r8)
   23f6c:	44000115 	stw	r16,4(r8)
   23f70:	d8c01c15 	stw	r3,112(sp)
   23f74:	d8801b15 	stw	r2,108(sp)
   23f78:	010001c4 	movi	r4,7
   23f7c:	2080b516 	blt	r4,r2,24254 <___svfiprintf_internal_r+0xf88>
   23f80:	d8802517 	ldw	r2,148(sp)
   23f84:	1480010e 	bge	r2,r18,23f8c <___svfiprintf_internal_r+0xcc0>
   23f88:	9005883a 	mov	r2,r18
   23f8c:	d9002617 	ldw	r4,152(sp)
   23f90:	2089883a 	add	r4,r4,r2
   23f94:	d9002615 	stw	r4,152(sp)
   23f98:	18005a1e 	bne	r3,zero,24104 <___svfiprintf_internal_r+0xe38>
   23f9c:	98800007 	ldb	r2,0(r19)
   23fa0:	d8001b15 	stw	zero,108(sp)
   23fa4:	d811883a 	mov	r8,sp
   23fa8:	103cec1e 	bne	r2,zero,2335c <__alt_data_end+0xfffe4b5c>
   23fac:	9825883a 	mov	r18,r19
   23fb0:	003d0206 	br	233bc <__alt_data_end+0xfffe4bbc>
   23fb4:	d8801c17 	ldw	r2,112(sp)
   23fb8:	10000426 	beq	r2,zero,23fcc <___svfiprintf_internal_r+0xd00>
   23fbc:	d9402317 	ldw	r5,140(sp)
   23fc0:	d9002717 	ldw	r4,156(sp)
   23fc4:	d9801a04 	addi	r6,sp,104
   23fc8:	00230fc0 	call	230fc <__ssprint_r>
   23fcc:	d9402317 	ldw	r5,140(sp)
   23fd0:	d8802617 	ldw	r2,152(sp)
   23fd4:	28c0030b 	ldhu	r3,12(r5)
   23fd8:	18c0100c 	andi	r3,r3,64
   23fdc:	18015c1e 	bne	r3,zero,24550 <___svfiprintf_internal_r+0x1284>
   23fe0:	dfc03717 	ldw	ra,220(sp)
   23fe4:	df003617 	ldw	fp,216(sp)
   23fe8:	ddc03517 	ldw	r23,212(sp)
   23fec:	dd803417 	ldw	r22,208(sp)
   23ff0:	dd403317 	ldw	r21,204(sp)
   23ff4:	dd003217 	ldw	r20,200(sp)
   23ff8:	dcc03117 	ldw	r19,196(sp)
   23ffc:	dc803017 	ldw	r18,192(sp)
   24000:	dc402f17 	ldw	r17,188(sp)
   24004:	dc002e17 	ldw	r16,184(sp)
   24008:	dec03804 	addi	sp,sp,224
   2400c:	f800283a 	ret
   24010:	d9002517 	ldw	r4,148(sp)
   24014:	24afc83a 	sub	r23,r4,r18
   24018:	05ff6e0e 	bge	zero,r23,23dd4 <__alt_data_end+0xfffe55d4>
   2401c:	07000404 	movi	fp,16
   24020:	e5c15c0e 	bge	fp,r23,24594 <___svfiprintf_internal_r+0x12c8>
   24024:	010000f4 	movhi	r4,3
   24028:	21287084 	addi	r4,r4,-24126
   2402c:	dc002215 	stw	r16,136(sp)
   24030:	dc402815 	stw	r17,160(sp)
   24034:	d9002115 	stw	r4,132(sp)
   24038:	b823883a 	mov	r17,r23
   2403c:	054001c4 	movi	r21,7
   24040:	982f883a 	mov	r23,r19
   24044:	dc002717 	ldw	r16,156(sp)
   24048:	9027883a 	mov	r19,r18
   2404c:	dc802317 	ldw	r18,140(sp)
   24050:	00000306 	br	24060 <___svfiprintf_internal_r+0xd94>
   24054:	8c7ffc04 	addi	r17,r17,-16
   24058:	42000204 	addi	r8,r8,8
   2405c:	e440110e 	bge	fp,r17,240a4 <___svfiprintf_internal_r+0xdd8>
   24060:	18c00404 	addi	r3,r3,16
   24064:	10800044 	addi	r2,r2,1
   24068:	45800015 	stw	r22,0(r8)
   2406c:	47000115 	stw	fp,4(r8)
   24070:	d8c01c15 	stw	r3,112(sp)
   24074:	d8801b15 	stw	r2,108(sp)
   24078:	a8bff60e 	bge	r21,r2,24054 <__alt_data_end+0xfffe5854>
   2407c:	d9801a04 	addi	r6,sp,104
   24080:	900b883a 	mov	r5,r18
   24084:	8009883a 	mov	r4,r16
   24088:	00230fc0 	call	230fc <__ssprint_r>
   2408c:	103fcf1e 	bne	r2,zero,23fcc <__alt_data_end+0xfffe57cc>
   24090:	8c7ffc04 	addi	r17,r17,-16
   24094:	d8c01c17 	ldw	r3,112(sp)
   24098:	d8801b17 	ldw	r2,108(sp)
   2409c:	d811883a 	mov	r8,sp
   240a0:	e47fef16 	blt	fp,r17,24060 <__alt_data_end+0xfffe5860>
   240a4:	9825883a 	mov	r18,r19
   240a8:	dc002217 	ldw	r16,136(sp)
   240ac:	b827883a 	mov	r19,r23
   240b0:	882f883a 	mov	r23,r17
   240b4:	dc402817 	ldw	r17,160(sp)
   240b8:	d9402117 	ldw	r5,132(sp)
   240bc:	1dc7883a 	add	r3,r3,r23
   240c0:	10800044 	addi	r2,r2,1
   240c4:	41400015 	stw	r5,0(r8)
   240c8:	45c00115 	stw	r23,4(r8)
   240cc:	d8c01c15 	stw	r3,112(sp)
   240d0:	d8801b15 	stw	r2,108(sp)
   240d4:	010001c4 	movi	r4,7
   240d8:	2080b716 	blt	r4,r2,243b8 <___svfiprintf_internal_r+0x10ec>
   240dc:	42000204 	addi	r8,r8,8
   240e0:	003f3c06 	br	23dd4 <__alt_data_end+0xfffe55d4>
   240e4:	d9402317 	ldw	r5,140(sp)
   240e8:	d9002717 	ldw	r4,156(sp)
   240ec:	d9801a04 	addi	r6,sp,104
   240f0:	00230fc0 	call	230fc <__ssprint_r>
   240f4:	103fb51e 	bne	r2,zero,23fcc <__alt_data_end+0xfffe57cc>
   240f8:	d8c01c17 	ldw	r3,112(sp)
   240fc:	d811883a 	mov	r8,sp
   24100:	003f7106 	br	23ec8 <__alt_data_end+0xfffe56c8>
   24104:	d9402317 	ldw	r5,140(sp)
   24108:	d9002717 	ldw	r4,156(sp)
   2410c:	d9801a04 	addi	r6,sp,104
   24110:	00230fc0 	call	230fc <__ssprint_r>
   24114:	103fa126 	beq	r2,zero,23f9c <__alt_data_end+0xfffe579c>
   24118:	003fac06 	br	23fcc <__alt_data_end+0xfffe57cc>
   2411c:	d9402317 	ldw	r5,140(sp)
   24120:	d9002717 	ldw	r4,156(sp)
   24124:	d9801a04 	addi	r6,sp,104
   24128:	00230fc0 	call	230fc <__ssprint_r>
   2412c:	103fa71e 	bne	r2,zero,23fcc <__alt_data_end+0xfffe57cc>
   24130:	d811883a 	mov	r8,sp
   24134:	003c9e06 	br	233b0 <__alt_data_end+0xfffe4bb0>
   24138:	d9402317 	ldw	r5,140(sp)
   2413c:	d9002717 	ldw	r4,156(sp)
   24140:	d9801a04 	addi	r6,sp,104
   24144:	00230fc0 	call	230fc <__ssprint_r>
   24148:	103fa01e 	bne	r2,zero,23fcc <__alt_data_end+0xfffe57cc>
   2414c:	d8c01c17 	ldw	r3,112(sp)
   24150:	d8801b17 	ldw	r2,108(sp)
   24154:	d811883a 	mov	r8,sp
   24158:	003f5206 	br	23ea4 <__alt_data_end+0xfffe56a4>
   2415c:	d9402317 	ldw	r5,140(sp)
   24160:	d9002717 	ldw	r4,156(sp)
   24164:	d9801a04 	addi	r6,sp,104
   24168:	00230fc0 	call	230fc <__ssprint_r>
   2416c:	103f971e 	bne	r2,zero,23fcc <__alt_data_end+0xfffe57cc>
   24170:	d8c01c17 	ldw	r3,112(sp)
   24174:	d8801b17 	ldw	r2,108(sp)
   24178:	d811883a 	mov	r8,sp
   2417c:	003f0506 	br	23d94 <__alt_data_end+0xfffe5594>
   24180:	d9402317 	ldw	r5,140(sp)
   24184:	d9002717 	ldw	r4,156(sp)
   24188:	d9801a04 	addi	r6,sp,104
   2418c:	00230fc0 	call	230fc <__ssprint_r>
   24190:	103f8e1e 	bne	r2,zero,23fcc <__alt_data_end+0xfffe57cc>
   24194:	d8c01c17 	ldw	r3,112(sp)
   24198:	d8801b17 	ldw	r2,108(sp)
   2419c:	d811883a 	mov	r8,sp
   241a0:	003f0906 	br	23dc8 <__alt_data_end+0xfffe55c8>
   241a4:	d9402017 	ldw	r5,128(sp)
   241a8:	d8001d85 	stb	zero,118(sp)
   241ac:	28007716 	blt	r5,zero,2438c <___svfiprintf_internal_r+0x10c0>
   241b0:	00ffdfc4 	movi	r3,-129
   241b4:	9504b03a 	or	r2,r18,r20
   241b8:	80e0703a 	and	r16,r16,r3
   241bc:	103d3926 	beq	r2,zero,236a4 <__alt_data_end+0xfffe4ea4>
   241c0:	002b883a 	mov	r21,zero
   241c4:	003d3c06 	br	236b8 <__alt_data_end+0xfffe4eb8>
   241c8:	d9402317 	ldw	r5,140(sp)
   241cc:	d9002717 	ldw	r4,156(sp)
   241d0:	d9801a04 	addi	r6,sp,104
   241d4:	00230fc0 	call	230fc <__ssprint_r>
   241d8:	103f7c1e 	bne	r2,zero,23fcc <__alt_data_end+0xfffe57cc>
   241dc:	d8c01c17 	ldw	r3,112(sp)
   241e0:	d8801b17 	ldw	r2,108(sp)
   241e4:	d811883a 	mov	r8,sp
   241e8:	003edd06 	br	23d60 <__alt_data_end+0xfffe5560>
   241ec:	8080100c 	andi	r2,r16,64
   241f0:	d8001d85 	stb	zero,118(sp)
   241f4:	10008426 	beq	r2,zero,24408 <___svfiprintf_internal_r+0x113c>
   241f8:	d9402417 	ldw	r5,144(sp)
   241fc:	d8c02017 	ldw	r3,128(sp)
   24200:	0029883a 	mov	r20,zero
   24204:	28800104 	addi	r2,r5,4
   24208:	2c80000b 	ldhu	r18,0(r5)
   2420c:	183eab0e 	bge	r3,zero,23cbc <__alt_data_end+0xfffe54bc>
   24210:	d8802415 	stw	r2,144(sp)
   24214:	002b883a 	mov	r21,zero
   24218:	9504b03a 	or	r2,r18,r20
   2421c:	103e171e 	bne	r2,zero,23a7c <__alt_data_end+0xfffe527c>
   24220:	00800044 	movi	r2,1
   24224:	10803fcc 	andi	r2,r2,255
   24228:	00c00044 	movi	r3,1
   2422c:	10c05c26 	beq	r2,r3,243a0 <___svfiprintf_internal_r+0x10d4>
   24230:	00c00084 	movi	r3,2
   24234:	10fd1e26 	beq	r2,r3,236b0 <__alt_data_end+0xfffe4eb0>
   24238:	003ec406 	br	23d4c <__alt_data_end+0xfffe554c>
   2423c:	d9401e17 	ldw	r5,120(sp)
   24240:	2c69c83a 	sub	r20,r5,r17
   24244:	003d4506 	br	2375c <__alt_data_end+0xfffe4f5c>
   24248:	d8802415 	stw	r2,144(sp)
   2424c:	98c00007 	ldb	r3,0(r19)
   24250:	003c6a06 	br	233fc <__alt_data_end+0xfffe4bfc>
   24254:	d9402317 	ldw	r5,140(sp)
   24258:	d9002717 	ldw	r4,156(sp)
   2425c:	d9801a04 	addi	r6,sp,104
   24260:	00230fc0 	call	230fc <__ssprint_r>
   24264:	103f591e 	bne	r2,zero,23fcc <__alt_data_end+0xfffe57cc>
   24268:	d8c01c17 	ldw	r3,112(sp)
   2426c:	003f4406 	br	23f80 <__alt_data_end+0xfffe5780>
   24270:	014000f4 	movhi	r5,3
   24274:	29670004 	addi	r5,r5,-25600
   24278:	d9402915 	stw	r5,164(sp)
   2427c:	003d0906 	br	236a4 <__alt_data_end+0xfffe4ea4>
   24280:	d8c02417 	ldw	r3,144(sp)
   24284:	d9002617 	ldw	r4,152(sp)
   24288:	d9402417 	ldw	r5,144(sp)
   2428c:	18800017 	ldw	r2,0(r3)
   24290:	2007d7fa 	srai	r3,r4,31
   24294:	29400104 	addi	r5,r5,4
   24298:	d9402415 	stw	r5,144(sp)
   2429c:	11000015 	stw	r4,0(r2)
   242a0:	10c00115 	stw	r3,4(r2)
   242a4:	003c2b06 	br	23354 <__alt_data_end+0xfffe4b54>
   242a8:	d8c01d45 	stb	r3,117(sp)
   242ac:	d8c02017 	ldw	r3,128(sp)
   242b0:	00800c04 	movi	r2,48
   242b4:	d8801d05 	stb	r2,116(sp)
   242b8:	d8001d85 	stb	zero,118(sp)
   242bc:	80800094 	ori	r2,r16,2
   242c0:	1800ac16 	blt	r3,zero,24574 <___svfiprintf_internal_r+0x12a8>
   242c4:	00bfdfc4 	movi	r2,-129
   242c8:	80a0703a 	and	r16,r16,r2
   242cc:	84000094 	ori	r16,r16,2
   242d0:	002b883a 	mov	r21,zero
   242d4:	003cf806 	br	236b8 <__alt_data_end+0xfffe4eb8>
   242d8:	98c00007 	ldb	r3,0(r19)
   242dc:	003c4706 	br	233fc <__alt_data_end+0xfffe4bfc>
   242e0:	d9402417 	ldw	r5,144(sp)
   242e4:	2c800017 	ldw	r18,0(r5)
   242e8:	29400104 	addi	r5,r5,4
   242ec:	d9402415 	stw	r5,144(sp)
   242f0:	9029d7fa 	srai	r20,r18,31
   242f4:	a005883a 	mov	r2,r20
   242f8:	003dd806 	br	23a5c <__alt_data_end+0xfffe525c>
   242fc:	d9402417 	ldw	r5,144(sp)
   24300:	0029883a 	mov	r20,zero
   24304:	2c800017 	ldw	r18,0(r5)
   24308:	29400104 	addi	r5,r5,4
   2430c:	d9402415 	stw	r5,144(sp)
   24310:	003cdb06 	br	23680 <__alt_data_end+0xfffe4e80>
   24314:	8080100c 	andi	r2,r16,64
   24318:	d8001d85 	stb	zero,118(sp)
   2431c:	10003326 	beq	r2,zero,243ec <___svfiprintf_internal_r+0x1120>
   24320:	d9002417 	ldw	r4,144(sp)
   24324:	d9402017 	ldw	r5,128(sp)
   24328:	0029883a 	mov	r20,zero
   2432c:	20800104 	addi	r2,r4,4
   24330:	2480000b 	ldhu	r18,0(r4)
   24334:	283e7e0e 	bge	r5,zero,23d30 <__alt_data_end+0xfffe5530>
   24338:	9506b03a 	or	r3,r18,r20
   2433c:	d8802415 	stw	r2,144(sp)
   24340:	183d271e 	bne	r3,zero,237e0 <__alt_data_end+0xfffe4fe0>
   24344:	002b883a 	mov	r21,zero
   24348:	0005883a 	mov	r2,zero
   2434c:	003fb506 	br	24224 <__alt_data_end+0xfffe5a24>
   24350:	98c00043 	ldbu	r3,1(r19)
   24354:	8c400814 	ori	r17,r17,32
   24358:	9cc00044 	addi	r19,r19,1
   2435c:	18c03fcc 	andi	r3,r3,255
   24360:	18c0201c 	xori	r3,r3,128
   24364:	18ffe004 	addi	r3,r3,-128
   24368:	003c2406 	br	233fc <__alt_data_end+0xfffe4bfc>
   2436c:	d8c02415 	stw	r3,144(sp)
   24370:	002b883a 	mov	r21,zero
   24374:	003fa806 	br	24218 <__alt_data_end+0xfffe5a18>
   24378:	010000f4 	movhi	r4,3
   2437c:	21270004 	addi	r4,r4,-25600
   24380:	d9002915 	stw	r4,164(sp)
   24384:	d8c02415 	stw	r3,144(sp)
   24388:	1021883a 	mov	r16,r2
   2438c:	9504b03a 	or	r2,r18,r20
   24390:	103f8b1e 	bne	r2,zero,241c0 <__alt_data_end+0xfffe59c0>
   24394:	002b883a 	mov	r21,zero
   24398:	00800084 	movi	r2,2
   2439c:	003fa106 	br	24224 <__alt_data_end+0xfffe5a24>
   243a0:	0025883a 	mov	r18,zero
   243a4:	94800c04 	addi	r18,r18,48
   243a8:	dc8019c5 	stb	r18,103(sp)
   243ac:	dd002c17 	ldw	r20,176(sp)
   243b0:	dc4019c4 	addi	r17,sp,103
   243b4:	003ce906 	br	2375c <__alt_data_end+0xfffe4f5c>
   243b8:	d9402317 	ldw	r5,140(sp)
   243bc:	d9002717 	ldw	r4,156(sp)
   243c0:	d9801a04 	addi	r6,sp,104
   243c4:	00230fc0 	call	230fc <__ssprint_r>
   243c8:	103f001e 	bne	r2,zero,23fcc <__alt_data_end+0xfffe57cc>
   243cc:	d8c01c17 	ldw	r3,112(sp)
   243d0:	d8801b17 	ldw	r2,108(sp)
   243d4:	d811883a 	mov	r8,sp
   243d8:	003e7e06 	br	23dd4 <__alt_data_end+0xfffe55d4>
   243dc:	014000f4 	movhi	r5,3
   243e0:	29687084 	addi	r5,r5,-24126
   243e4:	d9402115 	stw	r5,132(sp)
   243e8:	003ea406 	br	23e7c <__alt_data_end+0xfffe567c>
   243ec:	d8c02417 	ldw	r3,144(sp)
   243f0:	d9002017 	ldw	r4,128(sp)
   243f4:	0029883a 	mov	r20,zero
   243f8:	18800104 	addi	r2,r3,4
   243fc:	1c800017 	ldw	r18,0(r3)
   24400:	203e4b0e 	bge	r4,zero,23d30 <__alt_data_end+0xfffe5530>
   24404:	003fcc06 	br	24338 <__alt_data_end+0xfffe5b38>
   24408:	d9002417 	ldw	r4,144(sp)
   2440c:	d9402017 	ldw	r5,128(sp)
   24410:	0029883a 	mov	r20,zero
   24414:	20800104 	addi	r2,r4,4
   24418:	24800017 	ldw	r18,0(r4)
   2441c:	283e270e 	bge	r5,zero,23cbc <__alt_data_end+0xfffe54bc>
   24420:	003f7b06 	br	24210 <__alt_data_end+0xfffe5a10>
   24424:	8400100c 	andi	r16,r16,64
   24428:	80003326 	beq	r16,zero,244f8 <___svfiprintf_internal_r+0x122c>
   2442c:	d9402417 	ldw	r5,144(sp)
   24430:	d8c02617 	ldw	r3,152(sp)
   24434:	28800017 	ldw	r2,0(r5)
   24438:	29400104 	addi	r5,r5,4
   2443c:	d9402415 	stw	r5,144(sp)
   24440:	10c0000d 	sth	r3,0(r2)
   24444:	003bc306 	br	23354 <__alt_data_end+0xfffe4b54>
   24448:	d9002417 	ldw	r4,144(sp)
   2444c:	0029883a 	mov	r20,zero
   24450:	24800017 	ldw	r18,0(r4)
   24454:	21000104 	addi	r4,r4,4
   24458:	d9002415 	stw	r4,144(sp)
   2445c:	003c8806 	br	23680 <__alt_data_end+0xfffe4e80>
   24460:	d8c02417 	ldw	r3,144(sp)
   24464:	1c800017 	ldw	r18,0(r3)
   24468:	18c00104 	addi	r3,r3,4
   2446c:	d8c02415 	stw	r3,144(sp)
   24470:	9029d7fa 	srai	r20,r18,31
   24474:	a005883a 	mov	r2,r20
   24478:	003d7806 	br	23a5c <__alt_data_end+0xfffe525c>
   2447c:	8809883a 	mov	r4,r17
   24480:	da002d15 	stw	r8,180(sp)
   24484:	0013f440 	call	13f44 <strlen>
   24488:	1029883a 	mov	r20,r2
   2448c:	dd401d83 	ldbu	r21,118(sp)
   24490:	ddc02415 	stw	r23,144(sp)
   24494:	d8002015 	stw	zero,128(sp)
   24498:	da002d17 	ldw	r8,180(sp)
   2449c:	003caf06 	br	2375c <__alt_data_end+0xfffe4f5c>
   244a0:	013fffc4 	movi	r4,-1
   244a4:	003df206 	br	23c70 <__alt_data_end+0xfffe5470>
   244a8:	dd002017 	ldw	r20,128(sp)
   244ac:	00800184 	movi	r2,6
   244b0:	1500012e 	bgeu	r2,r20,244b8 <___svfiprintf_internal_r+0x11ec>
   244b4:	1029883a 	mov	r20,r2
   244b8:	a025883a 	mov	r18,r20
   244bc:	a0004116 	blt	r20,zero,245c4 <___svfiprintf_internal_r+0x12f8>
   244c0:	044000f4 	movhi	r17,3
   244c4:	ddc02415 	stw	r23,144(sp)
   244c8:	8c670504 	addi	r17,r17,-25580
   244cc:	003ce806 	br	23870 <__alt_data_end+0xfffe5070>
   244d0:	04001004 	movi	r16,64
   244d4:	800b883a 	mov	r5,r16
   244d8:	00126340 	call	12634 <_malloc_r>
   244dc:	d8c02317 	ldw	r3,140(sp)
   244e0:	18800015 	stw	r2,0(r3)
   244e4:	18800415 	stw	r2,16(r3)
   244e8:	10004d26 	beq	r2,zero,24620 <___svfiprintf_internal_r+0x1354>
   244ec:	d9402317 	ldw	r5,140(sp)
   244f0:	2c000515 	stw	r16,20(r5)
   244f4:	003b8906 	br	2331c <__alt_data_end+0xfffe4b1c>
   244f8:	d9002417 	ldw	r4,144(sp)
   244fc:	d9402617 	ldw	r5,152(sp)
   24500:	20800017 	ldw	r2,0(r4)
   24504:	21000104 	addi	r4,r4,4
   24508:	d9002415 	stw	r4,144(sp)
   2450c:	11400015 	stw	r5,0(r2)
   24510:	003b9006 	br	23354 <__alt_data_end+0xfffe4b54>
   24514:	8080004c 	andi	r2,r16,1
   24518:	002b883a 	mov	r21,zero
   2451c:	10000526 	beq	r2,zero,24534 <___svfiprintf_internal_r+0x1268>
   24520:	00800c04 	movi	r2,48
   24524:	d88019c5 	stb	r2,103(sp)
   24528:	dd002c17 	ldw	r20,176(sp)
   2452c:	dc4019c4 	addi	r17,sp,103
   24530:	003c8a06 	br	2375c <__alt_data_end+0xfffe4f5c>
   24534:	0029883a 	mov	r20,zero
   24538:	dc401a04 	addi	r17,sp,104
   2453c:	003c8706 	br	2375c <__alt_data_end+0xfffe4f5c>
   24540:	014000f4 	movhi	r5,3
   24544:	29687484 	addi	r5,r5,-24110
   24548:	d9402815 	stw	r5,160(sp)
   2454c:	003cff06 	br	2394c <__alt_data_end+0xfffe514c>
   24550:	00bfffc4 	movi	r2,-1
   24554:	003ea206 	br	23fe0 <__alt_data_end+0xfffe57e0>
   24558:	00800044 	movi	r2,1
   2455c:	10803fcc 	andi	r2,r2,255
   24560:	00c00044 	movi	r3,1
   24564:	10fd4526 	beq	r2,r3,23a7c <__alt_data_end+0xfffe527c>
   24568:	00c00084 	movi	r3,2
   2456c:	10fc5226 	beq	r2,r3,236b8 <__alt_data_end+0xfffe4eb8>
   24570:	003c9c06 	br	237e4 <__alt_data_end+0xfffe4fe4>
   24574:	1021883a 	mov	r16,r2
   24578:	002b883a 	mov	r21,zero
   2457c:	00800084 	movi	r2,2
   24580:	003ff606 	br	2455c <__alt_data_end+0xfffe5d5c>
   24584:	010000f4 	movhi	r4,3
   24588:	21287484 	addi	r4,r4,-24110
   2458c:	d9002815 	stw	r4,160(sp)
   24590:	003e7206 	br	23f5c <__alt_data_end+0xfffe575c>
   24594:	014000f4 	movhi	r5,3
   24598:	29687084 	addi	r5,r5,-24126
   2459c:	d9402115 	stw	r5,132(sp)
   245a0:	003ec506 	br	240b8 <__alt_data_end+0xfffe58b8>
   245a4:	e027883a 	mov	r19,fp
   245a8:	d8002015 	stw	zero,128(sp)
   245ac:	003b9406 	br	23400 <__alt_data_end+0xfffe4c00>
   245b0:	dd002017 	ldw	r20,128(sp)
   245b4:	dd401d83 	ldbu	r21,118(sp)
   245b8:	ddc02415 	stw	r23,144(sp)
   245bc:	d8002015 	stw	zero,128(sp)
   245c0:	003c6606 	br	2375c <__alt_data_end+0xfffe4f5c>
   245c4:	0025883a 	mov	r18,zero
   245c8:	003fbd06 	br	244c0 <__alt_data_end+0xfffe5cc0>
   245cc:	d9402417 	ldw	r5,144(sp)
   245d0:	d8c02417 	ldw	r3,144(sp)
   245d4:	29400017 	ldw	r5,0(r5)
   245d8:	19000104 	addi	r4,r3,4
   245dc:	d9002415 	stw	r4,144(sp)
   245e0:	d9402015 	stw	r5,128(sp)
   245e4:	98c00043 	ldbu	r3,1(r19)
   245e8:	e027883a 	mov	r19,fp
   245ec:	283f5b0e 	bge	r5,zero,2435c <__alt_data_end+0xfffe5b5c>
   245f0:	18c03fcc 	andi	r3,r3,255
   245f4:	013fffc4 	movi	r4,-1
   245f8:	18c0201c 	xori	r3,r3,128
   245fc:	d9002015 	stw	r4,128(sp)
   24600:	18ffe004 	addi	r3,r3,-128
   24604:	003b7d06 	br	233fc <__alt_data_end+0xfffe4bfc>
   24608:	dd401d85 	stb	r21,118(sp)
   2460c:	003cf306 	br	239dc <__alt_data_end+0xfffe51dc>
   24610:	dd401d85 	stb	r21,118(sp)
   24614:	003d4e06 	br	23b50 <__alt_data_end+0xfffe5350>
   24618:	dd401d85 	stb	r21,118(sp)
   2461c:	003c0e06 	br	23658 <__alt_data_end+0xfffe4e58>
   24620:	d9002717 	ldw	r4,156(sp)
   24624:	00800304 	movi	r2,12
   24628:	20800015 	stw	r2,0(r4)
   2462c:	00bfffc4 	movi	r2,-1
   24630:	003e6b06 	br	23fe0 <__alt_data_end+0xfffe57e0>
   24634:	dd401d85 	stb	r21,118(sp)
   24638:	003d0006 	br	23a3c <__alt_data_end+0xfffe523c>
   2463c:	dd401d85 	stb	r21,118(sp)
   24640:	003d7106 	br	23c08 <__alt_data_end+0xfffe5408>
   24644:	dd401d85 	stb	r21,118(sp)
   24648:	003c5706 	br	237a8 <__alt_data_end+0xfffe4fa8>
   2464c:	dd401d85 	stb	r21,118(sp)
   24650:	003c2e06 	br	2370c <__alt_data_end+0xfffe4f0c>
   24654:	dd401d85 	stb	r21,118(sp)
   24658:	003d8c06 	br	23c8c <__alt_data_end+0xfffe548c>
   2465c:	dd401d85 	stb	r21,118(sp)
   24660:	003da706 	br	23d00 <__alt_data_end+0xfffe5500>
   24664:	dd401d85 	stb	r21,118(sp)
   24668:	003cc806 	br	2398c <__alt_data_end+0xfffe518c>

0002466c <__swbuf_r>:
   2466c:	defffb04 	addi	sp,sp,-20
   24670:	dcc00315 	stw	r19,12(sp)
   24674:	dc800215 	stw	r18,8(sp)
   24678:	dc000015 	stw	r16,0(sp)
   2467c:	dfc00415 	stw	ra,16(sp)
   24680:	dc400115 	stw	r17,4(sp)
   24684:	2025883a 	mov	r18,r4
   24688:	2827883a 	mov	r19,r5
   2468c:	3021883a 	mov	r16,r6
   24690:	20000226 	beq	r4,zero,2469c <__swbuf_r+0x30>
   24694:	20800e17 	ldw	r2,56(r4)
   24698:	10004226 	beq	r2,zero,247a4 <__swbuf_r+0x138>
   2469c:	80800617 	ldw	r2,24(r16)
   246a0:	8100030b 	ldhu	r4,12(r16)
   246a4:	80800215 	stw	r2,8(r16)
   246a8:	2080020c 	andi	r2,r4,8
   246ac:	10003626 	beq	r2,zero,24788 <__swbuf_r+0x11c>
   246b0:	80c00417 	ldw	r3,16(r16)
   246b4:	18003426 	beq	r3,zero,24788 <__swbuf_r+0x11c>
   246b8:	2088000c 	andi	r2,r4,8192
   246bc:	9c403fcc 	andi	r17,r19,255
   246c0:	10001a26 	beq	r2,zero,2472c <__swbuf_r+0xc0>
   246c4:	80800017 	ldw	r2,0(r16)
   246c8:	81000517 	ldw	r4,20(r16)
   246cc:	10c7c83a 	sub	r3,r2,r3
   246d0:	1900200e 	bge	r3,r4,24754 <__swbuf_r+0xe8>
   246d4:	18c00044 	addi	r3,r3,1
   246d8:	81000217 	ldw	r4,8(r16)
   246dc:	11400044 	addi	r5,r2,1
   246e0:	81400015 	stw	r5,0(r16)
   246e4:	213fffc4 	addi	r4,r4,-1
   246e8:	81000215 	stw	r4,8(r16)
   246ec:	14c00005 	stb	r19,0(r2)
   246f0:	80800517 	ldw	r2,20(r16)
   246f4:	10c01e26 	beq	r2,r3,24770 <__swbuf_r+0x104>
   246f8:	8080030b 	ldhu	r2,12(r16)
   246fc:	1080004c 	andi	r2,r2,1
   24700:	10000226 	beq	r2,zero,2470c <__swbuf_r+0xa0>
   24704:	00800284 	movi	r2,10
   24708:	88801926 	beq	r17,r2,24770 <__swbuf_r+0x104>
   2470c:	8805883a 	mov	r2,r17
   24710:	dfc00417 	ldw	ra,16(sp)
   24714:	dcc00317 	ldw	r19,12(sp)
   24718:	dc800217 	ldw	r18,8(sp)
   2471c:	dc400117 	ldw	r17,4(sp)
   24720:	dc000017 	ldw	r16,0(sp)
   24724:	dec00504 	addi	sp,sp,20
   24728:	f800283a 	ret
   2472c:	81401917 	ldw	r5,100(r16)
   24730:	00b7ffc4 	movi	r2,-8193
   24734:	21080014 	ori	r4,r4,8192
   24738:	2884703a 	and	r2,r5,r2
   2473c:	80801915 	stw	r2,100(r16)
   24740:	80800017 	ldw	r2,0(r16)
   24744:	8100030d 	sth	r4,12(r16)
   24748:	81000517 	ldw	r4,20(r16)
   2474c:	10c7c83a 	sub	r3,r2,r3
   24750:	193fe016 	blt	r3,r4,246d4 <__alt_data_end+0xfffe5ed4>
   24754:	800b883a 	mov	r5,r16
   24758:	9009883a 	mov	r4,r18
   2475c:	0010ea80 	call	10ea8 <_fflush_r>
   24760:	1000071e 	bne	r2,zero,24780 <__swbuf_r+0x114>
   24764:	80800017 	ldw	r2,0(r16)
   24768:	00c00044 	movi	r3,1
   2476c:	003fda06 	br	246d8 <__alt_data_end+0xfffe5ed8>
   24770:	800b883a 	mov	r5,r16
   24774:	9009883a 	mov	r4,r18
   24778:	0010ea80 	call	10ea8 <_fflush_r>
   2477c:	103fe326 	beq	r2,zero,2470c <__alt_data_end+0xfffe5f0c>
   24780:	00bfffc4 	movi	r2,-1
   24784:	003fe206 	br	24710 <__alt_data_end+0xfffe5f10>
   24788:	800b883a 	mov	r5,r16
   2478c:	9009883a 	mov	r4,r18
   24790:	0017d7c0 	call	17d7c <__swsetup_r>
   24794:	103ffa1e 	bne	r2,zero,24780 <__alt_data_end+0xfffe5f80>
   24798:	8100030b 	ldhu	r4,12(r16)
   2479c:	80c00417 	ldw	r3,16(r16)
   247a0:	003fc506 	br	246b8 <__alt_data_end+0xfffe5eb8>
   247a4:	00112940 	call	11294 <__sinit>
   247a8:	003fbc06 	br	2469c <__alt_data_end+0xfffe5e9c>

000247ac <__swbuf>:
   247ac:	008000f4 	movhi	r2,3
   247b0:	10ac5304 	addi	r2,r2,-20148
   247b4:	280d883a 	mov	r6,r5
   247b8:	200b883a 	mov	r5,r4
   247bc:	11000017 	ldw	r4,0(r2)
   247c0:	002466c1 	jmpi	2466c <__swbuf_r>

000247c4 <_wcrtomb_r>:
   247c4:	defff604 	addi	sp,sp,-40
   247c8:	008000f4 	movhi	r2,3
   247cc:	dc800815 	stw	r18,32(sp)
   247d0:	dc400715 	stw	r17,28(sp)
   247d4:	dc000615 	stw	r16,24(sp)
   247d8:	10ac5904 	addi	r2,r2,-20124
   247dc:	dfc00915 	stw	ra,36(sp)
   247e0:	2021883a 	mov	r16,r4
   247e4:	3823883a 	mov	r17,r7
   247e8:	14800017 	ldw	r18,0(r2)
   247ec:	28001426 	beq	r5,zero,24840 <_wcrtomb_r+0x7c>
   247f0:	d9400415 	stw	r5,16(sp)
   247f4:	d9800515 	stw	r6,20(sp)
   247f8:	00199800 	call	19980 <__locale_charset>
   247fc:	d9800517 	ldw	r6,20(sp)
   24800:	d9400417 	ldw	r5,16(sp)
   24804:	100f883a 	mov	r7,r2
   24808:	dc400015 	stw	r17,0(sp)
   2480c:	8009883a 	mov	r4,r16
   24810:	903ee83a 	callr	r18
   24814:	00ffffc4 	movi	r3,-1
   24818:	10c0031e 	bne	r2,r3,24828 <_wcrtomb_r+0x64>
   2481c:	88000015 	stw	zero,0(r17)
   24820:	00c02284 	movi	r3,138
   24824:	80c00015 	stw	r3,0(r16)
   24828:	dfc00917 	ldw	ra,36(sp)
   2482c:	dc800817 	ldw	r18,32(sp)
   24830:	dc400717 	ldw	r17,28(sp)
   24834:	dc000617 	ldw	r16,24(sp)
   24838:	dec00a04 	addi	sp,sp,40
   2483c:	f800283a 	ret
   24840:	00199800 	call	19980 <__locale_charset>
   24844:	100f883a 	mov	r7,r2
   24848:	dc400015 	stw	r17,0(sp)
   2484c:	000d883a 	mov	r6,zero
   24850:	d9400104 	addi	r5,sp,4
   24854:	8009883a 	mov	r4,r16
   24858:	903ee83a 	callr	r18
   2485c:	003fed06 	br	24814 <__alt_data_end+0xfffe6014>

00024860 <wcrtomb>:
   24860:	defff604 	addi	sp,sp,-40
   24864:	008000f4 	movhi	r2,3
   24868:	dc800615 	stw	r18,24(sp)
   2486c:	dc400515 	stw	r17,20(sp)
   24870:	10ac5304 	addi	r2,r2,-20148
   24874:	dfc00915 	stw	ra,36(sp)
   24878:	dd000815 	stw	r20,32(sp)
   2487c:	dcc00715 	stw	r19,28(sp)
   24880:	dc000415 	stw	r16,16(sp)
   24884:	3025883a 	mov	r18,r6
   24888:	14400017 	ldw	r17,0(r2)
   2488c:	20001926 	beq	r4,zero,248f4 <wcrtomb+0x94>
   24890:	008000f4 	movhi	r2,3
   24894:	10ac5904 	addi	r2,r2,-20124
   24898:	15000017 	ldw	r20,0(r2)
   2489c:	2021883a 	mov	r16,r4
   248a0:	2827883a 	mov	r19,r5
   248a4:	00199800 	call	19980 <__locale_charset>
   248a8:	100f883a 	mov	r7,r2
   248ac:	dc800015 	stw	r18,0(sp)
   248b0:	980d883a 	mov	r6,r19
   248b4:	800b883a 	mov	r5,r16
   248b8:	8809883a 	mov	r4,r17
   248bc:	a03ee83a 	callr	r20
   248c0:	00ffffc4 	movi	r3,-1
   248c4:	10c0031e 	bne	r2,r3,248d4 <wcrtomb+0x74>
   248c8:	90000015 	stw	zero,0(r18)
   248cc:	00c02284 	movi	r3,138
   248d0:	88c00015 	stw	r3,0(r17)
   248d4:	dfc00917 	ldw	ra,36(sp)
   248d8:	dd000817 	ldw	r20,32(sp)
   248dc:	dcc00717 	ldw	r19,28(sp)
   248e0:	dc800617 	ldw	r18,24(sp)
   248e4:	dc400517 	ldw	r17,20(sp)
   248e8:	dc000417 	ldw	r16,16(sp)
   248ec:	dec00a04 	addi	sp,sp,40
   248f0:	f800283a 	ret
   248f4:	008000f4 	movhi	r2,3
   248f8:	10ac5904 	addi	r2,r2,-20124
   248fc:	14000017 	ldw	r16,0(r2)
   24900:	00199800 	call	19980 <__locale_charset>
   24904:	100f883a 	mov	r7,r2
   24908:	dc800015 	stw	r18,0(sp)
   2490c:	000d883a 	mov	r6,zero
   24910:	d9400104 	addi	r5,sp,4
   24914:	8809883a 	mov	r4,r17
   24918:	803ee83a 	callr	r16
   2491c:	003fe806 	br	248c0 <__alt_data_end+0xfffe60c0>

00024920 <__ascii_wctomb>:
   24920:	28000526 	beq	r5,zero,24938 <__ascii_wctomb+0x18>
   24924:	00803fc4 	movi	r2,255
   24928:	11800536 	bltu	r2,r6,24940 <__ascii_wctomb+0x20>
   2492c:	29800005 	stb	r6,0(r5)
   24930:	00800044 	movi	r2,1
   24934:	f800283a 	ret
   24938:	0005883a 	mov	r2,zero
   2493c:	f800283a 	ret
   24940:	00802284 	movi	r2,138
   24944:	20800015 	stw	r2,0(r4)
   24948:	00bfffc4 	movi	r2,-1
   2494c:	f800283a 	ret

00024950 <_wctomb_r>:
   24950:	008000f4 	movhi	r2,3
   24954:	defff904 	addi	sp,sp,-28
   24958:	10ac5904 	addi	r2,r2,-20124
   2495c:	dfc00615 	stw	ra,24(sp)
   24960:	dc400515 	stw	r17,20(sp)
   24964:	dc000415 	stw	r16,16(sp)
   24968:	3823883a 	mov	r17,r7
   2496c:	14000017 	ldw	r16,0(r2)
   24970:	d9000115 	stw	r4,4(sp)
   24974:	d9400215 	stw	r5,8(sp)
   24978:	d9800315 	stw	r6,12(sp)
   2497c:	00199800 	call	19980 <__locale_charset>
   24980:	d9800317 	ldw	r6,12(sp)
   24984:	d9400217 	ldw	r5,8(sp)
   24988:	d9000117 	ldw	r4,4(sp)
   2498c:	100f883a 	mov	r7,r2
   24990:	dc400015 	stw	r17,0(sp)
   24994:	803ee83a 	callr	r16
   24998:	dfc00617 	ldw	ra,24(sp)
   2499c:	dc400517 	ldw	r17,20(sp)
   249a0:	dc000417 	ldw	r16,16(sp)
   249a4:	dec00704 	addi	sp,sp,28
   249a8:	f800283a 	ret

000249ac <__muldi3>:
   249ac:	defff604 	addi	sp,sp,-40
   249b0:	dd800615 	stw	r22,24(sp)
   249b4:	dd400515 	stw	r21,20(sp)
   249b8:	dc400115 	stw	r17,4(sp)
   249bc:	357fffcc 	andi	r21,r6,65535
   249c0:	2022d43a 	srli	r17,r4,16
   249c4:	25bfffcc 	andi	r22,r4,65535
   249c8:	dcc00315 	stw	r19,12(sp)
   249cc:	dc800215 	stw	r18,8(sp)
   249d0:	2027883a 	mov	r19,r4
   249d4:	2825883a 	mov	r18,r5
   249d8:	b009883a 	mov	r4,r22
   249dc:	a80b883a 	mov	r5,r21
   249e0:	dfc00915 	stw	ra,36(sp)
   249e4:	df000815 	stw	fp,32(sp)
   249e8:	ddc00715 	stw	r23,28(sp)
   249ec:	3839883a 	mov	fp,r7
   249f0:	302ed43a 	srli	r23,r6,16
   249f4:	dd000415 	stw	r20,16(sp)
   249f8:	dc000015 	stw	r16,0(sp)
   249fc:	3029883a 	mov	r20,r6
   24a00:	0025ef80 	call	25ef8 <__mulsi3>
   24a04:	a80b883a 	mov	r5,r21
   24a08:	8809883a 	mov	r4,r17
   24a0c:	1021883a 	mov	r16,r2
   24a10:	0025ef80 	call	25ef8 <__mulsi3>
   24a14:	8809883a 	mov	r4,r17
   24a18:	b80b883a 	mov	r5,r23
   24a1c:	102b883a 	mov	r21,r2
   24a20:	0025ef80 	call	25ef8 <__mulsi3>
   24a24:	b80b883a 	mov	r5,r23
   24a28:	b009883a 	mov	r4,r22
   24a2c:	1023883a 	mov	r17,r2
   24a30:	0025ef80 	call	25ef8 <__mulsi3>
   24a34:	8006d43a 	srli	r3,r16,16
   24a38:	1545883a 	add	r2,r2,r21
   24a3c:	1885883a 	add	r2,r3,r2
   24a40:	1540022e 	bgeu	r2,r21,24a4c <__muldi3+0xa0>
   24a44:	00c00074 	movhi	r3,1
   24a48:	88e3883a 	add	r17,r17,r3
   24a4c:	1006d43a 	srli	r3,r2,16
   24a50:	1004943a 	slli	r2,r2,16
   24a54:	e00b883a 	mov	r5,fp
   24a58:	9809883a 	mov	r4,r19
   24a5c:	843fffcc 	andi	r16,r16,65535
   24a60:	1c63883a 	add	r17,r3,r17
   24a64:	1421883a 	add	r16,r2,r16
   24a68:	0025ef80 	call	25ef8 <__mulsi3>
   24a6c:	900b883a 	mov	r5,r18
   24a70:	a009883a 	mov	r4,r20
   24a74:	1027883a 	mov	r19,r2
   24a78:	0025ef80 	call	25ef8 <__mulsi3>
   24a7c:	9885883a 	add	r2,r19,r2
   24a80:	1447883a 	add	r3,r2,r17
   24a84:	8005883a 	mov	r2,r16
   24a88:	dfc00917 	ldw	ra,36(sp)
   24a8c:	df000817 	ldw	fp,32(sp)
   24a90:	ddc00717 	ldw	r23,28(sp)
   24a94:	dd800617 	ldw	r22,24(sp)
   24a98:	dd400517 	ldw	r21,20(sp)
   24a9c:	dd000417 	ldw	r20,16(sp)
   24aa0:	dcc00317 	ldw	r19,12(sp)
   24aa4:	dc800217 	ldw	r18,8(sp)
   24aa8:	dc400117 	ldw	r17,4(sp)
   24aac:	dc000017 	ldw	r16,0(sp)
   24ab0:	dec00a04 	addi	sp,sp,40
   24ab4:	f800283a 	ret

00024ab8 <__fixunsdfsi>:
   24ab8:	defffd04 	addi	sp,sp,-12
   24abc:	000d883a 	mov	r6,zero
   24ac0:	01d07834 	movhi	r7,16864
   24ac4:	dc400115 	stw	r17,4(sp)
   24ac8:	dc000015 	stw	r16,0(sp)
   24acc:	dfc00215 	stw	ra,8(sp)
   24ad0:	2023883a 	mov	r17,r4
   24ad4:	2821883a 	mov	r16,r5
   24ad8:	00274200 	call	27420 <__gedf2>
   24adc:	1000080e 	bge	r2,zero,24b00 <__fixunsdfsi+0x48>
   24ae0:	8809883a 	mov	r4,r17
   24ae4:	800b883a 	mov	r5,r16
   24ae8:	00287580 	call	28758 <__fixdfsi>
   24aec:	dfc00217 	ldw	ra,8(sp)
   24af0:	dc400117 	ldw	r17,4(sp)
   24af4:	dc000017 	ldw	r16,0(sp)
   24af8:	dec00304 	addi	sp,sp,12
   24afc:	f800283a 	ret
   24b00:	000d883a 	mov	r6,zero
   24b04:	01d07834 	movhi	r7,16864
   24b08:	8809883a 	mov	r4,r17
   24b0c:	800b883a 	mov	r5,r16
   24b10:	0027e5c0 	call	27e5c <__subdf3>
   24b14:	180b883a 	mov	r5,r3
   24b18:	1009883a 	mov	r4,r2
   24b1c:	00287580 	call	28758 <__fixdfsi>
   24b20:	00e00034 	movhi	r3,32768
   24b24:	10c5883a 	add	r2,r2,r3
   24b28:	003ff006 	br	24aec <__alt_data_end+0xfffe62ec>

00024b2c <__divdi3>:
   24b2c:	defff304 	addi	sp,sp,-52
   24b30:	dfc00c15 	stw	ra,48(sp)
   24b34:	df000b15 	stw	fp,44(sp)
   24b38:	ddc00a15 	stw	r23,40(sp)
   24b3c:	dd800915 	stw	r22,36(sp)
   24b40:	dd400815 	stw	r21,32(sp)
   24b44:	dd000715 	stw	r20,28(sp)
   24b48:	dcc00615 	stw	r19,24(sp)
   24b4c:	dc800515 	stw	r18,20(sp)
   24b50:	dc400415 	stw	r17,16(sp)
   24b54:	dc000315 	stw	r16,12(sp)
   24b58:	2800be16 	blt	r5,zero,24e54 <__divdi3+0x328>
   24b5c:	2027883a 	mov	r19,r4
   24b60:	2821883a 	mov	r16,r5
   24b64:	0023883a 	mov	r17,zero
   24b68:	3800b416 	blt	r7,zero,24e3c <__divdi3+0x310>
   24b6c:	302f883a 	mov	r23,r6
   24b70:	9825883a 	mov	r18,r19
   24b74:	802d883a 	mov	r22,r16
   24b78:	3800441e 	bne	r7,zero,24c8c <__divdi3+0x160>
   24b7c:	81806b2e 	bgeu	r16,r6,24d2c <__divdi3+0x200>
   24b80:	00bfffd4 	movui	r2,65535
   24b84:	1180be2e 	bgeu	r2,r6,24e80 <__divdi3+0x354>
   24b88:	00804034 	movhi	r2,256
   24b8c:	10bfffc4 	addi	r2,r2,-1
   24b90:	11816536 	bltu	r2,r6,25128 <__divdi3+0x5fc>
   24b94:	00800404 	movi	r2,16
   24b98:	3088d83a 	srl	r4,r6,r2
   24b9c:	00c000f4 	movhi	r3,3
   24ba0:	18e87884 	addi	r3,r3,-24094
   24ba4:	1909883a 	add	r4,r3,r4
   24ba8:	20c00003 	ldbu	r3,0(r4)
   24bac:	01c00804 	movi	r7,32
   24bb0:	1885883a 	add	r2,r3,r2
   24bb4:	388fc83a 	sub	r7,r7,r2
   24bb8:	38000526 	beq	r7,zero,24bd0 <__divdi3+0xa4>
   24bbc:	81ca983a 	sll	r5,r16,r7
   24bc0:	9884d83a 	srl	r2,r19,r2
   24bc4:	31ee983a 	sll	r23,r6,r7
   24bc8:	99e4983a 	sll	r18,r19,r7
   24bcc:	116cb03a 	or	r22,r2,r5
   24bd0:	b82ad43a 	srli	r21,r23,16
   24bd4:	b009883a 	mov	r4,r22
   24bd8:	bd3fffcc 	andi	r20,r23,65535
   24bdc:	a80b883a 	mov	r5,r21
   24be0:	0025ea00 	call	25ea0 <__umodsi3>
   24be4:	b009883a 	mov	r4,r22
   24be8:	a80b883a 	mov	r5,r21
   24bec:	1027883a 	mov	r19,r2
   24bf0:	0025e3c0 	call	25e3c <__udivsi3>
   24bf4:	100b883a 	mov	r5,r2
   24bf8:	a009883a 	mov	r4,r20
   24bfc:	102d883a 	mov	r22,r2
   24c00:	0025ef80 	call	25ef8 <__mulsi3>
   24c04:	9826943a 	slli	r19,r19,16
   24c08:	9006d43a 	srli	r3,r18,16
   24c0c:	1cc6b03a 	or	r3,r3,r19
   24c10:	1880052e 	bgeu	r3,r2,24c28 <__divdi3+0xfc>
   24c14:	1dc7883a 	add	r3,r3,r23
   24c18:	b13fffc4 	addi	r4,r22,-1
   24c1c:	1dc00136 	bltu	r3,r23,24c24 <__divdi3+0xf8>
   24c20:	18815236 	bltu	r3,r2,2516c <__divdi3+0x640>
   24c24:	202d883a 	mov	r22,r4
   24c28:	18a1c83a 	sub	r16,r3,r2
   24c2c:	8009883a 	mov	r4,r16
   24c30:	a80b883a 	mov	r5,r21
   24c34:	0025ea00 	call	25ea0 <__umodsi3>
   24c38:	1027883a 	mov	r19,r2
   24c3c:	8009883a 	mov	r4,r16
   24c40:	a80b883a 	mov	r5,r21
   24c44:	9826943a 	slli	r19,r19,16
   24c48:	0025e3c0 	call	25e3c <__udivsi3>
   24c4c:	100b883a 	mov	r5,r2
   24c50:	a009883a 	mov	r4,r20
   24c54:	94bfffcc 	andi	r18,r18,65535
   24c58:	1021883a 	mov	r16,r2
   24c5c:	94e4b03a 	or	r18,r18,r19
   24c60:	0025ef80 	call	25ef8 <__mulsi3>
   24c64:	9080052e 	bgeu	r18,r2,24c7c <__divdi3+0x150>
   24c68:	bca5883a 	add	r18,r23,r18
   24c6c:	80ffffc4 	addi	r3,r16,-1
   24c70:	95c00136 	bltu	r18,r23,24c78 <__divdi3+0x14c>
   24c74:	90813b36 	bltu	r18,r2,25164 <__divdi3+0x638>
   24c78:	1821883a 	mov	r16,r3
   24c7c:	b004943a 	slli	r2,r22,16
   24c80:	0029883a 	mov	r20,zero
   24c84:	1404b03a 	or	r2,r2,r16
   24c88:	00000306 	br	24c98 <__divdi3+0x16c>
   24c8c:	81c0142e 	bgeu	r16,r7,24ce0 <__divdi3+0x1b4>
   24c90:	0029883a 	mov	r20,zero
   24c94:	0005883a 	mov	r2,zero
   24c98:	a007883a 	mov	r3,r20
   24c9c:	88000426 	beq	r17,zero,24cb0 <__divdi3+0x184>
   24ca0:	0085c83a 	sub	r2,zero,r2
   24ca4:	1008c03a 	cmpne	r4,r2,zero
   24ca8:	0507c83a 	sub	r3,zero,r20
   24cac:	1907c83a 	sub	r3,r3,r4
   24cb0:	dfc00c17 	ldw	ra,48(sp)
   24cb4:	df000b17 	ldw	fp,44(sp)
   24cb8:	ddc00a17 	ldw	r23,40(sp)
   24cbc:	dd800917 	ldw	r22,36(sp)
   24cc0:	dd400817 	ldw	r21,32(sp)
   24cc4:	dd000717 	ldw	r20,28(sp)
   24cc8:	dcc00617 	ldw	r19,24(sp)
   24ccc:	dc800517 	ldw	r18,20(sp)
   24cd0:	dc400417 	ldw	r17,16(sp)
   24cd4:	dc000317 	ldw	r16,12(sp)
   24cd8:	dec00d04 	addi	sp,sp,52
   24cdc:	f800283a 	ret
   24ce0:	00bfffd4 	movui	r2,65535
   24ce4:	11c06a2e 	bgeu	r2,r7,24e90 <__divdi3+0x364>
   24ce8:	00804034 	movhi	r2,256
   24cec:	10bfffc4 	addi	r2,r2,-1
   24cf0:	11c10b36 	bltu	r2,r7,25120 <__divdi3+0x5f4>
   24cf4:	00800404 	movi	r2,16
   24cf8:	3886d83a 	srl	r3,r7,r2
   24cfc:	010000f4 	movhi	r4,3
   24d00:	21287884 	addi	r4,r4,-24094
   24d04:	20c7883a 	add	r3,r4,r3
   24d08:	18c00003 	ldbu	r3,0(r3)
   24d0c:	07000804 	movi	fp,32
   24d10:	1885883a 	add	r2,r3,r2
   24d14:	e0b9c83a 	sub	fp,fp,r2
   24d18:	e000991e 	bne	fp,zero,24f80 <__divdi3+0x454>
   24d1c:	3c010436 	bltu	r7,r16,25130 <__divdi3+0x604>
   24d20:	9985403a 	cmpgeu	r2,r19,r6
   24d24:	0029883a 	mov	r20,zero
   24d28:	003fdb06 	br	24c98 <__alt_data_end+0xfffe6498>
   24d2c:	3000041e 	bne	r6,zero,24d40 <__divdi3+0x214>
   24d30:	000b883a 	mov	r5,zero
   24d34:	01000044 	movi	r4,1
   24d38:	0025e3c0 	call	25e3c <__udivsi3>
   24d3c:	102f883a 	mov	r23,r2
   24d40:	00bfffd4 	movui	r2,65535
   24d44:	15c04a2e 	bgeu	r2,r23,24e70 <__divdi3+0x344>
   24d48:	00804034 	movhi	r2,256
   24d4c:	10bfffc4 	addi	r2,r2,-1
   24d50:	15c0f136 	bltu	r2,r23,25118 <__divdi3+0x5ec>
   24d54:	00800404 	movi	r2,16
   24d58:	b886d83a 	srl	r3,r23,r2
   24d5c:	010000f4 	movhi	r4,3
   24d60:	21287884 	addi	r4,r4,-24094
   24d64:	20c7883a 	add	r3,r4,r3
   24d68:	18c00003 	ldbu	r3,0(r3)
   24d6c:	01800804 	movi	r6,32
   24d70:	1885883a 	add	r2,r3,r2
   24d74:	308dc83a 	sub	r6,r6,r2
   24d78:	3000491e 	bne	r6,zero,24ea0 <__divdi3+0x374>
   24d7c:	b82cd43a 	srli	r22,r23,16
   24d80:	85e1c83a 	sub	r16,r16,r23
   24d84:	bd7fffcc 	andi	r21,r23,65535
   24d88:	05000044 	movi	r20,1
   24d8c:	b00b883a 	mov	r5,r22
   24d90:	8009883a 	mov	r4,r16
   24d94:	0025ea00 	call	25ea0 <__umodsi3>
   24d98:	b00b883a 	mov	r5,r22
   24d9c:	8009883a 	mov	r4,r16
   24da0:	1027883a 	mov	r19,r2
   24da4:	0025e3c0 	call	25e3c <__udivsi3>
   24da8:	a80b883a 	mov	r5,r21
   24dac:	1009883a 	mov	r4,r2
   24db0:	1039883a 	mov	fp,r2
   24db4:	0025ef80 	call	25ef8 <__mulsi3>
   24db8:	9826943a 	slli	r19,r19,16
   24dbc:	900ed43a 	srli	r7,r18,16
   24dc0:	3cceb03a 	or	r7,r7,r19
   24dc4:	3880052e 	bgeu	r7,r2,24ddc <__divdi3+0x2b0>
   24dc8:	3dcf883a 	add	r7,r7,r23
   24dcc:	e0ffffc4 	addi	r3,fp,-1
   24dd0:	3dc00136 	bltu	r7,r23,24dd8 <__divdi3+0x2ac>
   24dd4:	3880e836 	bltu	r7,r2,25178 <__divdi3+0x64c>
   24dd8:	1839883a 	mov	fp,r3
   24ddc:	38a1c83a 	sub	r16,r7,r2
   24de0:	8009883a 	mov	r4,r16
   24de4:	b00b883a 	mov	r5,r22
   24de8:	0025ea00 	call	25ea0 <__umodsi3>
   24dec:	1027883a 	mov	r19,r2
   24df0:	8009883a 	mov	r4,r16
   24df4:	b00b883a 	mov	r5,r22
   24df8:	9826943a 	slli	r19,r19,16
   24dfc:	0025e3c0 	call	25e3c <__udivsi3>
   24e00:	a80b883a 	mov	r5,r21
   24e04:	1009883a 	mov	r4,r2
   24e08:	94bfffcc 	andi	r18,r18,65535
   24e0c:	1021883a 	mov	r16,r2
   24e10:	94e4b03a 	or	r18,r18,r19
   24e14:	0025ef80 	call	25ef8 <__mulsi3>
   24e18:	9080052e 	bgeu	r18,r2,24e30 <__divdi3+0x304>
   24e1c:	bca5883a 	add	r18,r23,r18
   24e20:	80ffffc4 	addi	r3,r16,-1
   24e24:	95c00136 	bltu	r18,r23,24e2c <__divdi3+0x300>
   24e28:	9080cc36 	bltu	r18,r2,2515c <__divdi3+0x630>
   24e2c:	1821883a 	mov	r16,r3
   24e30:	e004943a 	slli	r2,fp,16
   24e34:	1404b03a 	or	r2,r2,r16
   24e38:	003f9706 	br	24c98 <__alt_data_end+0xfffe6498>
   24e3c:	018dc83a 	sub	r6,zero,r6
   24e40:	3004c03a 	cmpne	r2,r6,zero
   24e44:	01cfc83a 	sub	r7,zero,r7
   24e48:	0462303a 	nor	r17,zero,r17
   24e4c:	388fc83a 	sub	r7,r7,r2
   24e50:	003f4606 	br	24b6c <__alt_data_end+0xfffe636c>
   24e54:	0105c83a 	sub	r2,zero,r4
   24e58:	1006c03a 	cmpne	r3,r2,zero
   24e5c:	014bc83a 	sub	r5,zero,r5
   24e60:	1027883a 	mov	r19,r2
   24e64:	28e1c83a 	sub	r16,r5,r3
   24e68:	047fffc4 	movi	r17,-1
   24e6c:	003f3e06 	br	24b68 <__alt_data_end+0xfffe6368>
   24e70:	00803fc4 	movi	r2,255
   24e74:	15c5803a 	cmpltu	r2,r2,r23
   24e78:	100490fa 	slli	r2,r2,3
   24e7c:	003fb606 	br	24d58 <__alt_data_end+0xfffe6558>
   24e80:	00803fc4 	movi	r2,255
   24e84:	1185803a 	cmpltu	r2,r2,r6
   24e88:	100490fa 	slli	r2,r2,3
   24e8c:	003f4206 	br	24b98 <__alt_data_end+0xfffe6398>
   24e90:	00803fc4 	movi	r2,255
   24e94:	11c5803a 	cmpltu	r2,r2,r7
   24e98:	100490fa 	slli	r2,r2,3
   24e9c:	003f9606 	br	24cf8 <__alt_data_end+0xfffe64f8>
   24ea0:	b9ae983a 	sll	r23,r23,r6
   24ea4:	80a8d83a 	srl	r20,r16,r2
   24ea8:	81a0983a 	sll	r16,r16,r6
   24eac:	b82cd43a 	srli	r22,r23,16
   24eb0:	9884d83a 	srl	r2,r19,r2
   24eb4:	a009883a 	mov	r4,r20
   24eb8:	b00b883a 	mov	r5,r22
   24ebc:	99a4983a 	sll	r18,r19,r6
   24ec0:	1438b03a 	or	fp,r2,r16
   24ec4:	0025ea00 	call	25ea0 <__umodsi3>
   24ec8:	a009883a 	mov	r4,r20
   24ecc:	b00b883a 	mov	r5,r22
   24ed0:	1027883a 	mov	r19,r2
   24ed4:	bd7fffcc 	andi	r21,r23,65535
   24ed8:	0025e3c0 	call	25e3c <__udivsi3>
   24edc:	a809883a 	mov	r4,r21
   24ee0:	100b883a 	mov	r5,r2
   24ee4:	1029883a 	mov	r20,r2
   24ee8:	0025ef80 	call	25ef8 <__mulsi3>
   24eec:	9826943a 	slli	r19,r19,16
   24ef0:	e008d43a 	srli	r4,fp,16
   24ef4:	24c8b03a 	or	r4,r4,r19
   24ef8:	2080062e 	bgeu	r4,r2,24f14 <__divdi3+0x3e8>
   24efc:	25c9883a 	add	r4,r4,r23
   24f00:	a0ffffc4 	addi	r3,r20,-1
   24f04:	25c09336 	bltu	r4,r23,25154 <__divdi3+0x628>
   24f08:	2080922e 	bgeu	r4,r2,25154 <__divdi3+0x628>
   24f0c:	a53fff84 	addi	r20,r20,-2
   24f10:	25c9883a 	add	r4,r4,r23
   24f14:	20a1c83a 	sub	r16,r4,r2
   24f18:	b00b883a 	mov	r5,r22
   24f1c:	8009883a 	mov	r4,r16
   24f20:	0025ea00 	call	25ea0 <__umodsi3>
   24f24:	b00b883a 	mov	r5,r22
   24f28:	8009883a 	mov	r4,r16
   24f2c:	1027883a 	mov	r19,r2
   24f30:	0025e3c0 	call	25e3c <__udivsi3>
   24f34:	a809883a 	mov	r4,r21
   24f38:	100b883a 	mov	r5,r2
   24f3c:	9826943a 	slli	r19,r19,16
   24f40:	d8800215 	stw	r2,8(sp)
   24f44:	0025ef80 	call	25ef8 <__mulsi3>
   24f48:	e13fffcc 	andi	r4,fp,65535
   24f4c:	24c8b03a 	or	r4,r4,r19
   24f50:	d8c00217 	ldw	r3,8(sp)
   24f54:	2080062e 	bgeu	r4,r2,24f70 <__divdi3+0x444>
   24f58:	25c9883a 	add	r4,r4,r23
   24f5c:	197fffc4 	addi	r5,r3,-1
   24f60:	25c07836 	bltu	r4,r23,25144 <__divdi3+0x618>
   24f64:	2080772e 	bgeu	r4,r2,25144 <__divdi3+0x618>
   24f68:	18ffff84 	addi	r3,r3,-2
   24f6c:	25c9883a 	add	r4,r4,r23
   24f70:	a028943a 	slli	r20,r20,16
   24f74:	20a1c83a 	sub	r16,r4,r2
   24f78:	a0e8b03a 	or	r20,r20,r3
   24f7c:	003f8306 	br	24d8c <__alt_data_end+0xfffe658c>
   24f80:	3f0e983a 	sll	r7,r7,fp
   24f84:	3086d83a 	srl	r3,r6,r2
   24f88:	80a8d83a 	srl	r20,r16,r2
   24f8c:	9884d83a 	srl	r2,r19,r2
   24f90:	38ecb03a 	or	r22,r7,r3
   24f94:	b024d43a 	srli	r18,r22,16
   24f98:	8706983a 	sll	r3,r16,fp
   24f9c:	370c983a 	sll	r6,r6,fp
   24fa0:	a009883a 	mov	r4,r20
   24fa4:	10c4b03a 	or	r2,r2,r3
   24fa8:	900b883a 	mov	r5,r18
   24fac:	d9800015 	stw	r6,0(sp)
   24fb0:	d8800115 	stw	r2,4(sp)
   24fb4:	0025ea00 	call	25ea0 <__umodsi3>
   24fb8:	900b883a 	mov	r5,r18
   24fbc:	a009883a 	mov	r4,r20
   24fc0:	102b883a 	mov	r21,r2
   24fc4:	b5ffffcc 	andi	r23,r22,65535
   24fc8:	0025e3c0 	call	25e3c <__udivsi3>
   24fcc:	b809883a 	mov	r4,r23
   24fd0:	100b883a 	mov	r5,r2
   24fd4:	1021883a 	mov	r16,r2
   24fd8:	0025ef80 	call	25ef8 <__mulsi3>
   24fdc:	d9000117 	ldw	r4,4(sp)
   24fe0:	a82a943a 	slli	r21,r21,16
   24fe4:	2006d43a 	srli	r3,r4,16
   24fe8:	1d46b03a 	or	r3,r3,r21
   24fec:	1880062e 	bgeu	r3,r2,25008 <__divdi3+0x4dc>
   24ff0:	1d87883a 	add	r3,r3,r22
   24ff4:	813fffc4 	addi	r4,r16,-1
   24ff8:	1d805436 	bltu	r3,r22,2514c <__divdi3+0x620>
   24ffc:	1880532e 	bgeu	r3,r2,2514c <__divdi3+0x620>
   25000:	843fff84 	addi	r16,r16,-2
   25004:	1d87883a 	add	r3,r3,r22
   25008:	18a9c83a 	sub	r20,r3,r2
   2500c:	900b883a 	mov	r5,r18
   25010:	a009883a 	mov	r4,r20
   25014:	0025ea00 	call	25ea0 <__umodsi3>
   25018:	900b883a 	mov	r5,r18
   2501c:	a009883a 	mov	r4,r20
   25020:	102b883a 	mov	r21,r2
   25024:	0025e3c0 	call	25e3c <__udivsi3>
   25028:	b809883a 	mov	r4,r23
   2502c:	100b883a 	mov	r5,r2
   25030:	1025883a 	mov	r18,r2
   25034:	0025ef80 	call	25ef8 <__mulsi3>
   25038:	d9000117 	ldw	r4,4(sp)
   2503c:	a82a943a 	slli	r21,r21,16
   25040:	20ffffcc 	andi	r3,r4,65535
   25044:	1d46b03a 	or	r3,r3,r21
   25048:	1880062e 	bgeu	r3,r2,25064 <__divdi3+0x538>
   2504c:	1d87883a 	add	r3,r3,r22
   25050:	913fffc4 	addi	r4,r18,-1
   25054:	1d803936 	bltu	r3,r22,2513c <__divdi3+0x610>
   25058:	1880382e 	bgeu	r3,r2,2513c <__divdi3+0x610>
   2505c:	94bfff84 	addi	r18,r18,-2
   25060:	1d87883a 	add	r3,r3,r22
   25064:	8010943a 	slli	r8,r16,16
   25068:	d9000017 	ldw	r4,0(sp)
   2506c:	18a1c83a 	sub	r16,r3,r2
   25070:	44a8b03a 	or	r20,r8,r18
   25074:	257fffcc 	andi	r21,r4,65535
   25078:	a024d43a 	srli	r18,r20,16
   2507c:	a5ffffcc 	andi	r23,r20,65535
   25080:	202cd43a 	srli	r22,r4,16
   25084:	a80b883a 	mov	r5,r21
   25088:	b809883a 	mov	r4,r23
   2508c:	0025ef80 	call	25ef8 <__mulsi3>
   25090:	a80b883a 	mov	r5,r21
   25094:	9009883a 	mov	r4,r18
   25098:	d8800215 	stw	r2,8(sp)
   2509c:	0025ef80 	call	25ef8 <__mulsi3>
   250a0:	9009883a 	mov	r4,r18
   250a4:	b00b883a 	mov	r5,r22
   250a8:	102b883a 	mov	r21,r2
   250ac:	0025ef80 	call	25ef8 <__mulsi3>
   250b0:	b00b883a 	mov	r5,r22
   250b4:	b809883a 	mov	r4,r23
   250b8:	1025883a 	mov	r18,r2
   250bc:	0025ef80 	call	25ef8 <__mulsi3>
   250c0:	d9800217 	ldw	r6,8(sp)
   250c4:	1545883a 	add	r2,r2,r21
   250c8:	3006d43a 	srli	r3,r6,16
   250cc:	1885883a 	add	r2,r3,r2
   250d0:	1540022e 	bgeu	r2,r21,250dc <__divdi3+0x5b0>
   250d4:	00c00074 	movhi	r3,1
   250d8:	90e5883a 	add	r18,r18,r3
   250dc:	1006d43a 	srli	r3,r2,16
   250e0:	1ca5883a 	add	r18,r3,r18
   250e4:	84800936 	bltu	r16,r18,2510c <__divdi3+0x5e0>
   250e8:	84800326 	beq	r16,r18,250f8 <__divdi3+0x5cc>
   250ec:	a005883a 	mov	r2,r20
   250f0:	0029883a 	mov	r20,zero
   250f4:	003ee806 	br	24c98 <__alt_data_end+0xfffe6498>
   250f8:	1006943a 	slli	r3,r2,16
   250fc:	9f04983a 	sll	r2,r19,fp
   25100:	31bfffcc 	andi	r6,r6,65535
   25104:	1987883a 	add	r3,r3,r6
   25108:	10fff82e 	bgeu	r2,r3,250ec <__alt_data_end+0xfffe68ec>
   2510c:	a0bfffc4 	addi	r2,r20,-1
   25110:	0029883a 	mov	r20,zero
   25114:	003ee006 	br	24c98 <__alt_data_end+0xfffe6498>
   25118:	00800604 	movi	r2,24
   2511c:	003f0e06 	br	24d58 <__alt_data_end+0xfffe6558>
   25120:	00800604 	movi	r2,24
   25124:	003ef406 	br	24cf8 <__alt_data_end+0xfffe64f8>
   25128:	00800604 	movi	r2,24
   2512c:	003e9a06 	br	24b98 <__alt_data_end+0xfffe6398>
   25130:	0029883a 	mov	r20,zero
   25134:	00800044 	movi	r2,1
   25138:	003ed706 	br	24c98 <__alt_data_end+0xfffe6498>
   2513c:	2025883a 	mov	r18,r4
   25140:	003fc806 	br	25064 <__alt_data_end+0xfffe6864>
   25144:	2807883a 	mov	r3,r5
   25148:	003f8906 	br	24f70 <__alt_data_end+0xfffe6770>
   2514c:	2021883a 	mov	r16,r4
   25150:	003fad06 	br	25008 <__alt_data_end+0xfffe6808>
   25154:	1829883a 	mov	r20,r3
   25158:	003f6e06 	br	24f14 <__alt_data_end+0xfffe6714>
   2515c:	843fff84 	addi	r16,r16,-2
   25160:	003f3306 	br	24e30 <__alt_data_end+0xfffe6630>
   25164:	843fff84 	addi	r16,r16,-2
   25168:	003ec406 	br	24c7c <__alt_data_end+0xfffe647c>
   2516c:	b5bfff84 	addi	r22,r22,-2
   25170:	1dc7883a 	add	r3,r3,r23
   25174:	003eac06 	br	24c28 <__alt_data_end+0xfffe6428>
   25178:	e73fff84 	addi	fp,fp,-2
   2517c:	3dcf883a 	add	r7,r7,r23
   25180:	003f1606 	br	24ddc <__alt_data_end+0xfffe65dc>

00025184 <__udivdi3>:
   25184:	defff404 	addi	sp,sp,-48
   25188:	dcc00515 	stw	r19,20(sp)
   2518c:	dc000215 	stw	r16,8(sp)
   25190:	dfc00b15 	stw	ra,44(sp)
   25194:	df000a15 	stw	fp,40(sp)
   25198:	ddc00915 	stw	r23,36(sp)
   2519c:	dd800815 	stw	r22,32(sp)
   251a0:	dd400715 	stw	r21,28(sp)
   251a4:	dd000615 	stw	r20,24(sp)
   251a8:	dc800415 	stw	r18,16(sp)
   251ac:	dc400315 	stw	r17,12(sp)
   251b0:	2027883a 	mov	r19,r4
   251b4:	2821883a 	mov	r16,r5
   251b8:	3800461e 	bne	r7,zero,252d4 <__udivdi3+0x150>
   251bc:	3023883a 	mov	r17,r6
   251c0:	2025883a 	mov	r18,r4
   251c4:	2980572e 	bgeu	r5,r6,25324 <__udivdi3+0x1a0>
   251c8:	00bfffd4 	movui	r2,65535
   251cc:	282d883a 	mov	r22,r5
   251d0:	1180b236 	bltu	r2,r6,2549c <__udivdi3+0x318>
   251d4:	00803fc4 	movi	r2,255
   251d8:	1185803a 	cmpltu	r2,r2,r6
   251dc:	100490fa 	slli	r2,r2,3
   251e0:	3086d83a 	srl	r3,r6,r2
   251e4:	010000f4 	movhi	r4,3
   251e8:	21287884 	addi	r4,r4,-24094
   251ec:	20c7883a 	add	r3,r4,r3
   251f0:	18c00003 	ldbu	r3,0(r3)
   251f4:	1885883a 	add	r2,r3,r2
   251f8:	00c00804 	movi	r3,32
   251fc:	1887c83a 	sub	r3,r3,r2
   25200:	18000526 	beq	r3,zero,25218 <__udivdi3+0x94>
   25204:	80e0983a 	sll	r16,r16,r3
   25208:	9884d83a 	srl	r2,r19,r2
   2520c:	30e2983a 	sll	r17,r6,r3
   25210:	98e4983a 	sll	r18,r19,r3
   25214:	142cb03a 	or	r22,r2,r16
   25218:	882ad43a 	srli	r21,r17,16
   2521c:	b009883a 	mov	r4,r22
   25220:	8d3fffcc 	andi	r20,r17,65535
   25224:	a80b883a 	mov	r5,r21
   25228:	0025ea00 	call	25ea0 <__umodsi3>
   2522c:	b009883a 	mov	r4,r22
   25230:	a80b883a 	mov	r5,r21
   25234:	1027883a 	mov	r19,r2
   25238:	0025e3c0 	call	25e3c <__udivsi3>
   2523c:	100b883a 	mov	r5,r2
   25240:	a009883a 	mov	r4,r20
   25244:	102d883a 	mov	r22,r2
   25248:	0025ef80 	call	25ef8 <__mulsi3>
   2524c:	9826943a 	slli	r19,r19,16
   25250:	9006d43a 	srli	r3,r18,16
   25254:	1cc6b03a 	or	r3,r3,r19
   25258:	1880052e 	bgeu	r3,r2,25270 <__udivdi3+0xec>
   2525c:	1c47883a 	add	r3,r3,r17
   25260:	b13fffc4 	addi	r4,r22,-1
   25264:	1c400136 	bltu	r3,r17,2526c <__udivdi3+0xe8>
   25268:	18814236 	bltu	r3,r2,25774 <__udivdi3+0x5f0>
   2526c:	202d883a 	mov	r22,r4
   25270:	18a1c83a 	sub	r16,r3,r2
   25274:	8009883a 	mov	r4,r16
   25278:	a80b883a 	mov	r5,r21
   2527c:	0025ea00 	call	25ea0 <__umodsi3>
   25280:	1027883a 	mov	r19,r2
   25284:	8009883a 	mov	r4,r16
   25288:	a80b883a 	mov	r5,r21
   2528c:	9826943a 	slli	r19,r19,16
   25290:	0025e3c0 	call	25e3c <__udivsi3>
   25294:	100b883a 	mov	r5,r2
   25298:	a009883a 	mov	r4,r20
   2529c:	94bfffcc 	andi	r18,r18,65535
   252a0:	1021883a 	mov	r16,r2
   252a4:	94e4b03a 	or	r18,r18,r19
   252a8:	0025ef80 	call	25ef8 <__mulsi3>
   252ac:	9080052e 	bgeu	r18,r2,252c4 <__udivdi3+0x140>
   252b0:	8ca5883a 	add	r18,r17,r18
   252b4:	80ffffc4 	addi	r3,r16,-1
   252b8:	94410c36 	bltu	r18,r17,256ec <__udivdi3+0x568>
   252bc:	90810b2e 	bgeu	r18,r2,256ec <__udivdi3+0x568>
   252c0:	843fff84 	addi	r16,r16,-2
   252c4:	b004943a 	slli	r2,r22,16
   252c8:	0007883a 	mov	r3,zero
   252cc:	1404b03a 	or	r2,r2,r16
   252d0:	00005e06 	br	2544c <__udivdi3+0x2c8>
   252d4:	29c05b36 	bltu	r5,r7,25444 <__udivdi3+0x2c0>
   252d8:	00bfffd4 	movui	r2,65535
   252dc:	11c0672e 	bgeu	r2,r7,2547c <__udivdi3+0x2f8>
   252e0:	00804034 	movhi	r2,256
   252e4:	10bfffc4 	addi	r2,r2,-1
   252e8:	11c10a36 	bltu	r2,r7,25714 <__udivdi3+0x590>
   252ec:	00800404 	movi	r2,16
   252f0:	3886d83a 	srl	r3,r7,r2
   252f4:	010000f4 	movhi	r4,3
   252f8:	21287884 	addi	r4,r4,-24094
   252fc:	20c7883a 	add	r3,r4,r3
   25300:	18c00003 	ldbu	r3,0(r3)
   25304:	05c00804 	movi	r23,32
   25308:	1885883a 	add	r2,r3,r2
   2530c:	b8afc83a 	sub	r23,r23,r2
   25310:	b800671e 	bne	r23,zero,254b0 <__udivdi3+0x32c>
   25314:	3c010536 	bltu	r7,r16,2572c <__udivdi3+0x5a8>
   25318:	9985403a 	cmpgeu	r2,r19,r6
   2531c:	0007883a 	mov	r3,zero
   25320:	00004a06 	br	2544c <__udivdi3+0x2c8>
   25324:	3000041e 	bne	r6,zero,25338 <__udivdi3+0x1b4>
   25328:	000b883a 	mov	r5,zero
   2532c:	01000044 	movi	r4,1
   25330:	0025e3c0 	call	25e3c <__udivsi3>
   25334:	1023883a 	mov	r17,r2
   25338:	00bfffd4 	movui	r2,65535
   2533c:	1440532e 	bgeu	r2,r17,2548c <__udivdi3+0x308>
   25340:	00804034 	movhi	r2,256
   25344:	10bfffc4 	addi	r2,r2,-1
   25348:	1440f436 	bltu	r2,r17,2571c <__udivdi3+0x598>
   2534c:	00800404 	movi	r2,16
   25350:	8886d83a 	srl	r3,r17,r2
   25354:	010000f4 	movhi	r4,3
   25358:	21287884 	addi	r4,r4,-24094
   2535c:	20c7883a 	add	r3,r4,r3
   25360:	18c00003 	ldbu	r3,0(r3)
   25364:	1885883a 	add	r2,r3,r2
   25368:	00c00804 	movi	r3,32
   2536c:	1887c83a 	sub	r3,r3,r2
   25370:	1800a51e 	bne	r3,zero,25608 <__udivdi3+0x484>
   25374:	882ad43a 	srli	r21,r17,16
   25378:	8461c83a 	sub	r16,r16,r17
   2537c:	8d3fffcc 	andi	r20,r17,65535
   25380:	00c00044 	movi	r3,1
   25384:	a80b883a 	mov	r5,r21
   25388:	8009883a 	mov	r4,r16
   2538c:	d8c00115 	stw	r3,4(sp)
   25390:	0025ea00 	call	25ea0 <__umodsi3>
   25394:	a80b883a 	mov	r5,r21
   25398:	8009883a 	mov	r4,r16
   2539c:	1027883a 	mov	r19,r2
   253a0:	0025e3c0 	call	25e3c <__udivsi3>
   253a4:	a00b883a 	mov	r5,r20
   253a8:	1009883a 	mov	r4,r2
   253ac:	102d883a 	mov	r22,r2
   253b0:	0025ef80 	call	25ef8 <__mulsi3>
   253b4:	9826943a 	slli	r19,r19,16
   253b8:	900ed43a 	srli	r7,r18,16
   253bc:	d8c00117 	ldw	r3,4(sp)
   253c0:	3cceb03a 	or	r7,r7,r19
   253c4:	3880052e 	bgeu	r7,r2,253dc <__udivdi3+0x258>
   253c8:	3c4f883a 	add	r7,r7,r17
   253cc:	b13fffc4 	addi	r4,r22,-1
   253d0:	3c400136 	bltu	r7,r17,253d8 <__udivdi3+0x254>
   253d4:	3880e436 	bltu	r7,r2,25768 <__udivdi3+0x5e4>
   253d8:	202d883a 	mov	r22,r4
   253dc:	38a1c83a 	sub	r16,r7,r2
   253e0:	8009883a 	mov	r4,r16
   253e4:	a80b883a 	mov	r5,r21
   253e8:	d8c00115 	stw	r3,4(sp)
   253ec:	0025ea00 	call	25ea0 <__umodsi3>
   253f0:	1027883a 	mov	r19,r2
   253f4:	8009883a 	mov	r4,r16
   253f8:	a80b883a 	mov	r5,r21
   253fc:	9826943a 	slli	r19,r19,16
   25400:	0025e3c0 	call	25e3c <__udivsi3>
   25404:	a00b883a 	mov	r5,r20
   25408:	1009883a 	mov	r4,r2
   2540c:	94bfffcc 	andi	r18,r18,65535
   25410:	1021883a 	mov	r16,r2
   25414:	94e4b03a 	or	r18,r18,r19
   25418:	0025ef80 	call	25ef8 <__mulsi3>
   2541c:	d8c00117 	ldw	r3,4(sp)
   25420:	9080052e 	bgeu	r18,r2,25438 <__udivdi3+0x2b4>
   25424:	8ca5883a 	add	r18,r17,r18
   25428:	813fffc4 	addi	r4,r16,-1
   2542c:	9440ad36 	bltu	r18,r17,256e4 <__udivdi3+0x560>
   25430:	9080ac2e 	bgeu	r18,r2,256e4 <__udivdi3+0x560>
   25434:	843fff84 	addi	r16,r16,-2
   25438:	b004943a 	slli	r2,r22,16
   2543c:	1404b03a 	or	r2,r2,r16
   25440:	00000206 	br	2544c <__udivdi3+0x2c8>
   25444:	0007883a 	mov	r3,zero
   25448:	0005883a 	mov	r2,zero
   2544c:	dfc00b17 	ldw	ra,44(sp)
   25450:	df000a17 	ldw	fp,40(sp)
   25454:	ddc00917 	ldw	r23,36(sp)
   25458:	dd800817 	ldw	r22,32(sp)
   2545c:	dd400717 	ldw	r21,28(sp)
   25460:	dd000617 	ldw	r20,24(sp)
   25464:	dcc00517 	ldw	r19,20(sp)
   25468:	dc800417 	ldw	r18,16(sp)
   2546c:	dc400317 	ldw	r17,12(sp)
   25470:	dc000217 	ldw	r16,8(sp)
   25474:	dec00c04 	addi	sp,sp,48
   25478:	f800283a 	ret
   2547c:	00803fc4 	movi	r2,255
   25480:	11c5803a 	cmpltu	r2,r2,r7
   25484:	100490fa 	slli	r2,r2,3
   25488:	003f9906 	br	252f0 <__alt_data_end+0xfffe6af0>
   2548c:	00803fc4 	movi	r2,255
   25490:	1445803a 	cmpltu	r2,r2,r17
   25494:	100490fa 	slli	r2,r2,3
   25498:	003fad06 	br	25350 <__alt_data_end+0xfffe6b50>
   2549c:	00804034 	movhi	r2,256
   254a0:	10bfffc4 	addi	r2,r2,-1
   254a4:	11809f36 	bltu	r2,r6,25724 <__udivdi3+0x5a0>
   254a8:	00800404 	movi	r2,16
   254ac:	003f4c06 	br	251e0 <__alt_data_end+0xfffe69e0>
   254b0:	3dce983a 	sll	r7,r7,r23
   254b4:	30b8d83a 	srl	fp,r6,r2
   254b8:	80a2d83a 	srl	r17,r16,r2
   254bc:	35cc983a 	sll	r6,r6,r23
   254c0:	3f38b03a 	or	fp,r7,fp
   254c4:	e024d43a 	srli	r18,fp,16
   254c8:	9884d83a 	srl	r2,r19,r2
   254cc:	85e0983a 	sll	r16,r16,r23
   254d0:	8809883a 	mov	r4,r17
   254d4:	900b883a 	mov	r5,r18
   254d8:	d9800015 	stw	r6,0(sp)
   254dc:	1420b03a 	or	r16,r2,r16
   254e0:	0025ea00 	call	25ea0 <__umodsi3>
   254e4:	900b883a 	mov	r5,r18
   254e8:	8809883a 	mov	r4,r17
   254ec:	1029883a 	mov	r20,r2
   254f0:	e5bfffcc 	andi	r22,fp,65535
   254f4:	0025e3c0 	call	25e3c <__udivsi3>
   254f8:	100b883a 	mov	r5,r2
   254fc:	b009883a 	mov	r4,r22
   25500:	102b883a 	mov	r21,r2
   25504:	0025ef80 	call	25ef8 <__mulsi3>
   25508:	a028943a 	slli	r20,r20,16
   2550c:	8006d43a 	srli	r3,r16,16
   25510:	1d06b03a 	or	r3,r3,r20
   25514:	1880042e 	bgeu	r3,r2,25528 <__udivdi3+0x3a4>
   25518:	1f07883a 	add	r3,r3,fp
   2551c:	a93fffc4 	addi	r4,r21,-1
   25520:	1f00892e 	bgeu	r3,fp,25748 <__udivdi3+0x5c4>
   25524:	202b883a 	mov	r21,r4
   25528:	18a3c83a 	sub	r17,r3,r2
   2552c:	8809883a 	mov	r4,r17
   25530:	900b883a 	mov	r5,r18
   25534:	0025ea00 	call	25ea0 <__umodsi3>
   25538:	1029883a 	mov	r20,r2
   2553c:	8809883a 	mov	r4,r17
   25540:	900b883a 	mov	r5,r18
   25544:	a028943a 	slli	r20,r20,16
   25548:	0025e3c0 	call	25e3c <__udivsi3>
   2554c:	100b883a 	mov	r5,r2
   25550:	b009883a 	mov	r4,r22
   25554:	843fffcc 	andi	r16,r16,65535
   25558:	1023883a 	mov	r17,r2
   2555c:	8520b03a 	or	r16,r16,r20
   25560:	0025ef80 	call	25ef8 <__mulsi3>
   25564:	8080042e 	bgeu	r16,r2,25578 <__udivdi3+0x3f4>
   25568:	8721883a 	add	r16,r16,fp
   2556c:	88ffffc4 	addi	r3,r17,-1
   25570:	8700712e 	bgeu	r16,fp,25738 <__udivdi3+0x5b4>
   25574:	1823883a 	mov	r17,r3
   25578:	a80e943a 	slli	r7,r21,16
   2557c:	d8c00017 	ldw	r3,0(sp)
   25580:	80a1c83a 	sub	r16,r16,r2
   25584:	3c64b03a 	or	r18,r7,r17
   25588:	1d3fffcc 	andi	r20,r3,65535
   2558c:	9022d43a 	srli	r17,r18,16
   25590:	95bfffcc 	andi	r22,r18,65535
   25594:	a00b883a 	mov	r5,r20
   25598:	b009883a 	mov	r4,r22
   2559c:	182ad43a 	srli	r21,r3,16
   255a0:	0025ef80 	call	25ef8 <__mulsi3>
   255a4:	a00b883a 	mov	r5,r20
   255a8:	8809883a 	mov	r4,r17
   255ac:	1039883a 	mov	fp,r2
   255b0:	0025ef80 	call	25ef8 <__mulsi3>
   255b4:	8809883a 	mov	r4,r17
   255b8:	a80b883a 	mov	r5,r21
   255bc:	1029883a 	mov	r20,r2
   255c0:	0025ef80 	call	25ef8 <__mulsi3>
   255c4:	a80b883a 	mov	r5,r21
   255c8:	b009883a 	mov	r4,r22
   255cc:	1023883a 	mov	r17,r2
   255d0:	0025ef80 	call	25ef8 <__mulsi3>
   255d4:	e006d43a 	srli	r3,fp,16
   255d8:	1505883a 	add	r2,r2,r20
   255dc:	1887883a 	add	r3,r3,r2
   255e0:	1d00022e 	bgeu	r3,r20,255ec <__udivdi3+0x468>
   255e4:	00800074 	movhi	r2,1
   255e8:	88a3883a 	add	r17,r17,r2
   255ec:	1804d43a 	srli	r2,r3,16
   255f0:	1463883a 	add	r17,r2,r17
   255f4:	84404436 	bltu	r16,r17,25708 <__udivdi3+0x584>
   255f8:	84403e26 	beq	r16,r17,256f4 <__udivdi3+0x570>
   255fc:	9005883a 	mov	r2,r18
   25600:	0007883a 	mov	r3,zero
   25604:	003f9106 	br	2544c <__alt_data_end+0xfffe6c4c>
   25608:	88e2983a 	sll	r17,r17,r3
   2560c:	80aed83a 	srl	r23,r16,r2
   25610:	80e0983a 	sll	r16,r16,r3
   25614:	882ad43a 	srli	r21,r17,16
   25618:	9884d83a 	srl	r2,r19,r2
   2561c:	b809883a 	mov	r4,r23
   25620:	a80b883a 	mov	r5,r21
   25624:	98e4983a 	sll	r18,r19,r3
   25628:	142cb03a 	or	r22,r2,r16
   2562c:	0025ea00 	call	25ea0 <__umodsi3>
   25630:	b809883a 	mov	r4,r23
   25634:	a80b883a 	mov	r5,r21
   25638:	1027883a 	mov	r19,r2
   2563c:	8d3fffcc 	andi	r20,r17,65535
   25640:	0025e3c0 	call	25e3c <__udivsi3>
   25644:	a009883a 	mov	r4,r20
   25648:	100b883a 	mov	r5,r2
   2564c:	102f883a 	mov	r23,r2
   25650:	0025ef80 	call	25ef8 <__mulsi3>
   25654:	9826943a 	slli	r19,r19,16
   25658:	b008d43a 	srli	r4,r22,16
   2565c:	24c8b03a 	or	r4,r4,r19
   25660:	2080062e 	bgeu	r4,r2,2567c <__udivdi3+0x4f8>
   25664:	2449883a 	add	r4,r4,r17
   25668:	b8ffffc4 	addi	r3,r23,-1
   2566c:	24403c36 	bltu	r4,r17,25760 <__udivdi3+0x5dc>
   25670:	20803b2e 	bgeu	r4,r2,25760 <__udivdi3+0x5dc>
   25674:	bdffff84 	addi	r23,r23,-2
   25678:	2449883a 	add	r4,r4,r17
   2567c:	20a1c83a 	sub	r16,r4,r2
   25680:	a80b883a 	mov	r5,r21
   25684:	8009883a 	mov	r4,r16
   25688:	0025ea00 	call	25ea0 <__umodsi3>
   2568c:	a80b883a 	mov	r5,r21
   25690:	8009883a 	mov	r4,r16
   25694:	1027883a 	mov	r19,r2
   25698:	0025e3c0 	call	25e3c <__udivsi3>
   2569c:	a009883a 	mov	r4,r20
   256a0:	100b883a 	mov	r5,r2
   256a4:	9826943a 	slli	r19,r19,16
   256a8:	1039883a 	mov	fp,r2
   256ac:	0025ef80 	call	25ef8 <__mulsi3>
   256b0:	b13fffcc 	andi	r4,r22,65535
   256b4:	24c8b03a 	or	r4,r4,r19
   256b8:	2080062e 	bgeu	r4,r2,256d4 <__udivdi3+0x550>
   256bc:	2449883a 	add	r4,r4,r17
   256c0:	e0ffffc4 	addi	r3,fp,-1
   256c4:	24402436 	bltu	r4,r17,25758 <__udivdi3+0x5d4>
   256c8:	2080232e 	bgeu	r4,r2,25758 <__udivdi3+0x5d4>
   256cc:	e73fff84 	addi	fp,fp,-2
   256d0:	2449883a 	add	r4,r4,r17
   256d4:	b82e943a 	slli	r23,r23,16
   256d8:	20a1c83a 	sub	r16,r4,r2
   256dc:	bf06b03a 	or	r3,r23,fp
   256e0:	003f2806 	br	25384 <__alt_data_end+0xfffe6b84>
   256e4:	2021883a 	mov	r16,r4
   256e8:	003f5306 	br	25438 <__alt_data_end+0xfffe6c38>
   256ec:	1821883a 	mov	r16,r3
   256f0:	003ef406 	br	252c4 <__alt_data_end+0xfffe6ac4>
   256f4:	1806943a 	slli	r3,r3,16
   256f8:	9de6983a 	sll	r19,r19,r23
   256fc:	e73fffcc 	andi	fp,fp,65535
   25700:	1f07883a 	add	r3,r3,fp
   25704:	98ffbd2e 	bgeu	r19,r3,255fc <__alt_data_end+0xfffe6dfc>
   25708:	90bfffc4 	addi	r2,r18,-1
   2570c:	0007883a 	mov	r3,zero
   25710:	003f4e06 	br	2544c <__alt_data_end+0xfffe6c4c>
   25714:	00800604 	movi	r2,24
   25718:	003ef506 	br	252f0 <__alt_data_end+0xfffe6af0>
   2571c:	00800604 	movi	r2,24
   25720:	003f0b06 	br	25350 <__alt_data_end+0xfffe6b50>
   25724:	00800604 	movi	r2,24
   25728:	003ead06 	br	251e0 <__alt_data_end+0xfffe69e0>
   2572c:	0007883a 	mov	r3,zero
   25730:	00800044 	movi	r2,1
   25734:	003f4506 	br	2544c <__alt_data_end+0xfffe6c4c>
   25738:	80bf8e2e 	bgeu	r16,r2,25574 <__alt_data_end+0xfffe6d74>
   2573c:	8c7fff84 	addi	r17,r17,-2
   25740:	8721883a 	add	r16,r16,fp
   25744:	003f8c06 	br	25578 <__alt_data_end+0xfffe6d78>
   25748:	18bf762e 	bgeu	r3,r2,25524 <__alt_data_end+0xfffe6d24>
   2574c:	ad7fff84 	addi	r21,r21,-2
   25750:	1f07883a 	add	r3,r3,fp
   25754:	003f7406 	br	25528 <__alt_data_end+0xfffe6d28>
   25758:	1839883a 	mov	fp,r3
   2575c:	003fdd06 	br	256d4 <__alt_data_end+0xfffe6ed4>
   25760:	182f883a 	mov	r23,r3
   25764:	003fc506 	br	2567c <__alt_data_end+0xfffe6e7c>
   25768:	b5bfff84 	addi	r22,r22,-2
   2576c:	3c4f883a 	add	r7,r7,r17
   25770:	003f1a06 	br	253dc <__alt_data_end+0xfffe6bdc>
   25774:	b5bfff84 	addi	r22,r22,-2
   25778:	1c47883a 	add	r3,r3,r17
   2577c:	003ebc06 	br	25270 <__alt_data_end+0xfffe6a70>

00025780 <__umoddi3>:
   25780:	defff304 	addi	sp,sp,-52
   25784:	df000b15 	stw	fp,44(sp)
   25788:	dc400415 	stw	r17,16(sp)
   2578c:	dc000315 	stw	r16,12(sp)
   25790:	dfc00c15 	stw	ra,48(sp)
   25794:	ddc00a15 	stw	r23,40(sp)
   25798:	dd800915 	stw	r22,36(sp)
   2579c:	dd400815 	stw	r21,32(sp)
   257a0:	dd000715 	stw	r20,28(sp)
   257a4:	dcc00615 	stw	r19,24(sp)
   257a8:	dc800515 	stw	r18,20(sp)
   257ac:	2021883a 	mov	r16,r4
   257b0:	2823883a 	mov	r17,r5
   257b4:	2839883a 	mov	fp,r5
   257b8:	3800401e 	bne	r7,zero,258bc <__umoddi3+0x13c>
   257bc:	3027883a 	mov	r19,r6
   257c0:	2029883a 	mov	r20,r4
   257c4:	2980552e 	bgeu	r5,r6,2591c <__umoddi3+0x19c>
   257c8:	00bfffd4 	movui	r2,65535
   257cc:	1180a236 	bltu	r2,r6,25a58 <__umoddi3+0x2d8>
   257d0:	01003fc4 	movi	r4,255
   257d4:	2189803a 	cmpltu	r4,r4,r6
   257d8:	200890fa 	slli	r4,r4,3
   257dc:	3104d83a 	srl	r2,r6,r4
   257e0:	00c000f4 	movhi	r3,3
   257e4:	18e87884 	addi	r3,r3,-24094
   257e8:	1885883a 	add	r2,r3,r2
   257ec:	10c00003 	ldbu	r3,0(r2)
   257f0:	00800804 	movi	r2,32
   257f4:	1909883a 	add	r4,r3,r4
   257f8:	1125c83a 	sub	r18,r2,r4
   257fc:	90000526 	beq	r18,zero,25814 <__umoddi3+0x94>
   25800:	8ca2983a 	sll	r17,r17,r18
   25804:	8108d83a 	srl	r4,r16,r4
   25808:	34a6983a 	sll	r19,r6,r18
   2580c:	84a8983a 	sll	r20,r16,r18
   25810:	2478b03a 	or	fp,r4,r17
   25814:	982cd43a 	srli	r22,r19,16
   25818:	e009883a 	mov	r4,fp
   2581c:	9dffffcc 	andi	r23,r19,65535
   25820:	b00b883a 	mov	r5,r22
   25824:	0025ea00 	call	25ea0 <__umodsi3>
   25828:	b00b883a 	mov	r5,r22
   2582c:	e009883a 	mov	r4,fp
   25830:	102b883a 	mov	r21,r2
   25834:	0025e3c0 	call	25e3c <__udivsi3>
   25838:	100b883a 	mov	r5,r2
   2583c:	b809883a 	mov	r4,r23
   25840:	0025ef80 	call	25ef8 <__mulsi3>
   25844:	a82a943a 	slli	r21,r21,16
   25848:	a006d43a 	srli	r3,r20,16
   2584c:	1d46b03a 	or	r3,r3,r21
   25850:	1880032e 	bgeu	r3,r2,25860 <__umoddi3+0xe0>
   25854:	1cc7883a 	add	r3,r3,r19
   25858:	1cc00136 	bltu	r3,r19,25860 <__umoddi3+0xe0>
   2585c:	18813136 	bltu	r3,r2,25d24 <__umoddi3+0x5a4>
   25860:	18a1c83a 	sub	r16,r3,r2
   25864:	b00b883a 	mov	r5,r22
   25868:	8009883a 	mov	r4,r16
   2586c:	0025ea00 	call	25ea0 <__umodsi3>
   25870:	b00b883a 	mov	r5,r22
   25874:	8009883a 	mov	r4,r16
   25878:	1023883a 	mov	r17,r2
   2587c:	0025e3c0 	call	25e3c <__udivsi3>
   25880:	100b883a 	mov	r5,r2
   25884:	b809883a 	mov	r4,r23
   25888:	8822943a 	slli	r17,r17,16
   2588c:	0025ef80 	call	25ef8 <__mulsi3>
   25890:	a0ffffcc 	andi	r3,r20,65535
   25894:	1c46b03a 	or	r3,r3,r17
   25898:	1880042e 	bgeu	r3,r2,258ac <__umoddi3+0x12c>
   2589c:	1cc7883a 	add	r3,r3,r19
   258a0:	1cc00236 	bltu	r3,r19,258ac <__umoddi3+0x12c>
   258a4:	1880012e 	bgeu	r3,r2,258ac <__umoddi3+0x12c>
   258a8:	1cc7883a 	add	r3,r3,r19
   258ac:	1885c83a 	sub	r2,r3,r2
   258b0:	1484d83a 	srl	r2,r2,r18
   258b4:	0007883a 	mov	r3,zero
   258b8:	00005306 	br	25a08 <__umoddi3+0x288>
   258bc:	29c05036 	bltu	r5,r7,25a00 <__umoddi3+0x280>
   258c0:	00bfffd4 	movui	r2,65535
   258c4:	11c05c2e 	bgeu	r2,r7,25a38 <__umoddi3+0x2b8>
   258c8:	00804034 	movhi	r2,256
   258cc:	10bfffc4 	addi	r2,r2,-1
   258d0:	11c10636 	bltu	r2,r7,25cec <__umoddi3+0x56c>
   258d4:	01000404 	movi	r4,16
   258d8:	3904d83a 	srl	r2,r7,r4
   258dc:	00c000f4 	movhi	r3,3
   258e0:	18e87884 	addi	r3,r3,-24094
   258e4:	1885883a 	add	r2,r3,r2
   258e8:	14c00003 	ldbu	r19,0(r2)
   258ec:	00c00804 	movi	r3,32
   258f0:	9927883a 	add	r19,r19,r4
   258f4:	1ce9c83a 	sub	r20,r3,r19
   258f8:	a0005c1e 	bne	r20,zero,25a6c <__umoddi3+0x2ec>
   258fc:	3c400136 	bltu	r7,r17,25904 <__umoddi3+0x184>
   25900:	81810a36 	bltu	r16,r6,25d2c <__umoddi3+0x5ac>
   25904:	8185c83a 	sub	r2,r16,r6
   25908:	89e3c83a 	sub	r17,r17,r7
   2590c:	8089803a 	cmpltu	r4,r16,r2
   25910:	8939c83a 	sub	fp,r17,r4
   25914:	e007883a 	mov	r3,fp
   25918:	00003b06 	br	25a08 <__umoddi3+0x288>
   2591c:	3000041e 	bne	r6,zero,25930 <__umoddi3+0x1b0>
   25920:	000b883a 	mov	r5,zero
   25924:	01000044 	movi	r4,1
   25928:	0025e3c0 	call	25e3c <__udivsi3>
   2592c:	1027883a 	mov	r19,r2
   25930:	00bfffd4 	movui	r2,65535
   25934:	14c0442e 	bgeu	r2,r19,25a48 <__umoddi3+0x2c8>
   25938:	00804034 	movhi	r2,256
   2593c:	10bfffc4 	addi	r2,r2,-1
   25940:	14c0ec36 	bltu	r2,r19,25cf4 <__umoddi3+0x574>
   25944:	00800404 	movi	r2,16
   25948:	9886d83a 	srl	r3,r19,r2
   2594c:	010000f4 	movhi	r4,3
   25950:	21287884 	addi	r4,r4,-24094
   25954:	20c7883a 	add	r3,r4,r3
   25958:	18c00003 	ldbu	r3,0(r3)
   2595c:	1887883a 	add	r3,r3,r2
   25960:	00800804 	movi	r2,32
   25964:	10e5c83a 	sub	r18,r2,r3
   25968:	9000ab1e 	bne	r18,zero,25c18 <__umoddi3+0x498>
   2596c:	982cd43a 	srli	r22,r19,16
   25970:	8ce3c83a 	sub	r17,r17,r19
   25974:	9dffffcc 	andi	r23,r19,65535
   25978:	b00b883a 	mov	r5,r22
   2597c:	8809883a 	mov	r4,r17
   25980:	0025ea00 	call	25ea0 <__umodsi3>
   25984:	b00b883a 	mov	r5,r22
   25988:	8809883a 	mov	r4,r17
   2598c:	102b883a 	mov	r21,r2
   25990:	0025e3c0 	call	25e3c <__udivsi3>
   25994:	b80b883a 	mov	r5,r23
   25998:	1009883a 	mov	r4,r2
   2599c:	0025ef80 	call	25ef8 <__mulsi3>
   259a0:	a82a943a 	slli	r21,r21,16
   259a4:	a006d43a 	srli	r3,r20,16
   259a8:	1d46b03a 	or	r3,r3,r21
   259ac:	1880042e 	bgeu	r3,r2,259c0 <__umoddi3+0x240>
   259b0:	1cc7883a 	add	r3,r3,r19
   259b4:	1cc00236 	bltu	r3,r19,259c0 <__umoddi3+0x240>
   259b8:	1880012e 	bgeu	r3,r2,259c0 <__umoddi3+0x240>
   259bc:	1cc7883a 	add	r3,r3,r19
   259c0:	18a1c83a 	sub	r16,r3,r2
   259c4:	b00b883a 	mov	r5,r22
   259c8:	8009883a 	mov	r4,r16
   259cc:	0025ea00 	call	25ea0 <__umodsi3>
   259d0:	1023883a 	mov	r17,r2
   259d4:	b00b883a 	mov	r5,r22
   259d8:	8009883a 	mov	r4,r16
   259dc:	0025e3c0 	call	25e3c <__udivsi3>
   259e0:	8822943a 	slli	r17,r17,16
   259e4:	b80b883a 	mov	r5,r23
   259e8:	1009883a 	mov	r4,r2
   259ec:	0025ef80 	call	25ef8 <__mulsi3>
   259f0:	a53fffcc 	andi	r20,r20,65535
   259f4:	a446b03a 	or	r3,r20,r17
   259f8:	18bfac2e 	bgeu	r3,r2,258ac <__alt_data_end+0xfffe70ac>
   259fc:	003fa706 	br	2589c <__alt_data_end+0xfffe709c>
   25a00:	2005883a 	mov	r2,r4
   25a04:	2807883a 	mov	r3,r5
   25a08:	dfc00c17 	ldw	ra,48(sp)
   25a0c:	df000b17 	ldw	fp,44(sp)
   25a10:	ddc00a17 	ldw	r23,40(sp)
   25a14:	dd800917 	ldw	r22,36(sp)
   25a18:	dd400817 	ldw	r21,32(sp)
   25a1c:	dd000717 	ldw	r20,28(sp)
   25a20:	dcc00617 	ldw	r19,24(sp)
   25a24:	dc800517 	ldw	r18,20(sp)
   25a28:	dc400417 	ldw	r17,16(sp)
   25a2c:	dc000317 	ldw	r16,12(sp)
   25a30:	dec00d04 	addi	sp,sp,52
   25a34:	f800283a 	ret
   25a38:	04c03fc4 	movi	r19,255
   25a3c:	99c9803a 	cmpltu	r4,r19,r7
   25a40:	200890fa 	slli	r4,r4,3
   25a44:	003fa406 	br	258d8 <__alt_data_end+0xfffe70d8>
   25a48:	00803fc4 	movi	r2,255
   25a4c:	14c5803a 	cmpltu	r2,r2,r19
   25a50:	100490fa 	slli	r2,r2,3
   25a54:	003fbc06 	br	25948 <__alt_data_end+0xfffe7148>
   25a58:	00804034 	movhi	r2,256
   25a5c:	10bfffc4 	addi	r2,r2,-1
   25a60:	1180a636 	bltu	r2,r6,25cfc <__umoddi3+0x57c>
   25a64:	01000404 	movi	r4,16
   25a68:	003f5c06 	br	257dc <__alt_data_end+0xfffe6fdc>
   25a6c:	3d0e983a 	sll	r7,r7,r20
   25a70:	34ead83a 	srl	r21,r6,r19
   25a74:	8cc6d83a 	srl	r3,r17,r19
   25a78:	8d10983a 	sll	r8,r17,r20
   25a7c:	3d6ab03a 	or	r21,r7,r21
   25a80:	a82cd43a 	srli	r22,r21,16
   25a84:	84e2d83a 	srl	r17,r16,r19
   25a88:	1809883a 	mov	r4,r3
   25a8c:	b00b883a 	mov	r5,r22
   25a90:	8a22b03a 	or	r17,r17,r8
   25a94:	3524983a 	sll	r18,r6,r20
   25a98:	dc400015 	stw	r17,0(sp)
   25a9c:	d8c00115 	stw	r3,4(sp)
   25aa0:	0025ea00 	call	25ea0 <__umodsi3>
   25aa4:	d8c00117 	ldw	r3,4(sp)
   25aa8:	b00b883a 	mov	r5,r22
   25aac:	1039883a 	mov	fp,r2
   25ab0:	1809883a 	mov	r4,r3
   25ab4:	0025e3c0 	call	25e3c <__udivsi3>
   25ab8:	adffffcc 	andi	r23,r21,65535
   25abc:	100b883a 	mov	r5,r2
   25ac0:	b809883a 	mov	r4,r23
   25ac4:	1023883a 	mov	r17,r2
   25ac8:	0025ef80 	call	25ef8 <__mulsi3>
   25acc:	d9400017 	ldw	r5,0(sp)
   25ad0:	e008943a 	slli	r4,fp,16
   25ad4:	8520983a 	sll	r16,r16,r20
   25ad8:	2806d43a 	srli	r3,r5,16
   25adc:	1906b03a 	or	r3,r3,r4
   25ae0:	1880042e 	bgeu	r3,r2,25af4 <__umoddi3+0x374>
   25ae4:	1d47883a 	add	r3,r3,r21
   25ae8:	893fffc4 	addi	r4,r17,-1
   25aec:	1d40892e 	bgeu	r3,r21,25d14 <__umoddi3+0x594>
   25af0:	2023883a 	mov	r17,r4
   25af4:	18b9c83a 	sub	fp,r3,r2
   25af8:	b00b883a 	mov	r5,r22
   25afc:	e009883a 	mov	r4,fp
   25b00:	0025ea00 	call	25ea0 <__umodsi3>
   25b04:	b00b883a 	mov	r5,r22
   25b08:	e009883a 	mov	r4,fp
   25b0c:	d8800215 	stw	r2,8(sp)
   25b10:	0025e3c0 	call	25e3c <__udivsi3>
   25b14:	100b883a 	mov	r5,r2
   25b18:	b809883a 	mov	r4,r23
   25b1c:	102d883a 	mov	r22,r2
   25b20:	0025ef80 	call	25ef8 <__mulsi3>
   25b24:	d9800217 	ldw	r6,8(sp)
   25b28:	d8c00017 	ldw	r3,0(sp)
   25b2c:	300c943a 	slli	r6,r6,16
   25b30:	1a3fffcc 	andi	r8,r3,65535
   25b34:	4190b03a 	or	r8,r8,r6
   25b38:	4080042e 	bgeu	r8,r2,25b4c <__umoddi3+0x3cc>
   25b3c:	4551883a 	add	r8,r8,r21
   25b40:	b0ffffc4 	addi	r3,r22,-1
   25b44:	45406f2e 	bgeu	r8,r21,25d04 <__umoddi3+0x584>
   25b48:	182d883a 	mov	r22,r3
   25b4c:	880e943a 	slli	r7,r17,16
   25b50:	9006d43a 	srli	r3,r18,16
   25b54:	91bfffcc 	andi	r6,r18,65535
   25b58:	3dacb03a 	or	r22,r7,r22
   25b5c:	b02ed43a 	srli	r23,r22,16
   25b60:	b5bfffcc 	andi	r22,r22,65535
   25b64:	300b883a 	mov	r5,r6
   25b68:	b009883a 	mov	r4,r22
   25b6c:	40a3c83a 	sub	r17,r8,r2
   25b70:	d8c00115 	stw	r3,4(sp)
   25b74:	d9800215 	stw	r6,8(sp)
   25b78:	0025ef80 	call	25ef8 <__mulsi3>
   25b7c:	d9800217 	ldw	r6,8(sp)
   25b80:	b809883a 	mov	r4,r23
   25b84:	1039883a 	mov	fp,r2
   25b88:	300b883a 	mov	r5,r6
   25b8c:	0025ef80 	call	25ef8 <__mulsi3>
   25b90:	d8c00117 	ldw	r3,4(sp)
   25b94:	b809883a 	mov	r4,r23
   25b98:	d8800215 	stw	r2,8(sp)
   25b9c:	180b883a 	mov	r5,r3
   25ba0:	0025ef80 	call	25ef8 <__mulsi3>
   25ba4:	d8c00117 	ldw	r3,4(sp)
   25ba8:	b009883a 	mov	r4,r22
   25bac:	102f883a 	mov	r23,r2
   25bb0:	180b883a 	mov	r5,r3
   25bb4:	0025ef80 	call	25ef8 <__mulsi3>
   25bb8:	d9800217 	ldw	r6,8(sp)
   25bbc:	e006d43a 	srli	r3,fp,16
   25bc0:	1185883a 	add	r2,r2,r6
   25bc4:	1885883a 	add	r2,r3,r2
   25bc8:	1180022e 	bgeu	r2,r6,25bd4 <__umoddi3+0x454>
   25bcc:	00c00074 	movhi	r3,1
   25bd0:	b8ef883a 	add	r23,r23,r3
   25bd4:	1006d43a 	srli	r3,r2,16
   25bd8:	1004943a 	slli	r2,r2,16
   25bdc:	e73fffcc 	andi	fp,fp,65535
   25be0:	1dc7883a 	add	r3,r3,r23
   25be4:	1739883a 	add	fp,r2,fp
   25be8:	88c03a36 	bltu	r17,r3,25cd4 <__umoddi3+0x554>
   25bec:	88c05126 	beq	r17,r3,25d34 <__umoddi3+0x5b4>
   25bf0:	88c9c83a 	sub	r4,r17,r3
   25bf4:	e00f883a 	mov	r7,fp
   25bf8:	81cfc83a 	sub	r7,r16,r7
   25bfc:	81c7803a 	cmpltu	r3,r16,r7
   25c00:	20c7c83a 	sub	r3,r4,r3
   25c04:	1cc4983a 	sll	r2,r3,r19
   25c08:	3d0ed83a 	srl	r7,r7,r20
   25c0c:	1d06d83a 	srl	r3,r3,r20
   25c10:	11c4b03a 	or	r2,r2,r7
   25c14:	003f7c06 	br	25a08 <__alt_data_end+0xfffe7208>
   25c18:	9ca6983a 	sll	r19,r19,r18
   25c1c:	88f8d83a 	srl	fp,r17,r3
   25c20:	80c4d83a 	srl	r2,r16,r3
   25c24:	982cd43a 	srli	r22,r19,16
   25c28:	8ca2983a 	sll	r17,r17,r18
   25c2c:	e009883a 	mov	r4,fp
   25c30:	b00b883a 	mov	r5,r22
   25c34:	146ab03a 	or	r21,r2,r17
   25c38:	0025ea00 	call	25ea0 <__umodsi3>
   25c3c:	b00b883a 	mov	r5,r22
   25c40:	e009883a 	mov	r4,fp
   25c44:	1029883a 	mov	r20,r2
   25c48:	9dffffcc 	andi	r23,r19,65535
   25c4c:	0025e3c0 	call	25e3c <__udivsi3>
   25c50:	b809883a 	mov	r4,r23
   25c54:	100b883a 	mov	r5,r2
   25c58:	0025ef80 	call	25ef8 <__mulsi3>
   25c5c:	a008943a 	slli	r4,r20,16
   25c60:	a806d43a 	srli	r3,r21,16
   25c64:	84a8983a 	sll	r20,r16,r18
   25c68:	1906b03a 	or	r3,r3,r4
   25c6c:	1880042e 	bgeu	r3,r2,25c80 <__umoddi3+0x500>
   25c70:	1cc7883a 	add	r3,r3,r19
   25c74:	1cc00236 	bltu	r3,r19,25c80 <__umoddi3+0x500>
   25c78:	1880012e 	bgeu	r3,r2,25c80 <__umoddi3+0x500>
   25c7c:	1cc7883a 	add	r3,r3,r19
   25c80:	18a3c83a 	sub	r17,r3,r2
   25c84:	b00b883a 	mov	r5,r22
   25c88:	8809883a 	mov	r4,r17
   25c8c:	0025ea00 	call	25ea0 <__umodsi3>
   25c90:	b00b883a 	mov	r5,r22
   25c94:	8809883a 	mov	r4,r17
   25c98:	1021883a 	mov	r16,r2
   25c9c:	0025e3c0 	call	25e3c <__udivsi3>
   25ca0:	100b883a 	mov	r5,r2
   25ca4:	b809883a 	mov	r4,r23
   25ca8:	8020943a 	slli	r16,r16,16
   25cac:	0025ef80 	call	25ef8 <__mulsi3>
   25cb0:	a8ffffcc 	andi	r3,r21,65535
   25cb4:	1c06b03a 	or	r3,r3,r16
   25cb8:	1880042e 	bgeu	r3,r2,25ccc <__umoddi3+0x54c>
   25cbc:	1cc7883a 	add	r3,r3,r19
   25cc0:	1cc00236 	bltu	r3,r19,25ccc <__umoddi3+0x54c>
   25cc4:	1880012e 	bgeu	r3,r2,25ccc <__umoddi3+0x54c>
   25cc8:	1cc7883a 	add	r3,r3,r19
   25ccc:	18a3c83a 	sub	r17,r3,r2
   25cd0:	003f2906 	br	25978 <__alt_data_end+0xfffe7178>
   25cd4:	e48fc83a 	sub	r7,fp,r18
   25cd8:	1d49c83a 	sub	r4,r3,r21
   25cdc:	e1f9803a 	cmpltu	fp,fp,r7
   25ce0:	2739c83a 	sub	fp,r4,fp
   25ce4:	8f09c83a 	sub	r4,r17,fp
   25ce8:	003fc306 	br	25bf8 <__alt_data_end+0xfffe73f8>
   25cec:	01000604 	movi	r4,24
   25cf0:	003ef906 	br	258d8 <__alt_data_end+0xfffe70d8>
   25cf4:	00800604 	movi	r2,24
   25cf8:	003f1306 	br	25948 <__alt_data_end+0xfffe7148>
   25cfc:	01000604 	movi	r4,24
   25d00:	003eb606 	br	257dc <__alt_data_end+0xfffe6fdc>
   25d04:	40bf902e 	bgeu	r8,r2,25b48 <__alt_data_end+0xfffe7348>
   25d08:	b5bfff84 	addi	r22,r22,-2
   25d0c:	4551883a 	add	r8,r8,r21
   25d10:	003f8e06 	br	25b4c <__alt_data_end+0xfffe734c>
   25d14:	18bf762e 	bgeu	r3,r2,25af0 <__alt_data_end+0xfffe72f0>
   25d18:	8c7fff84 	addi	r17,r17,-2
   25d1c:	1d47883a 	add	r3,r3,r21
   25d20:	003f7406 	br	25af4 <__alt_data_end+0xfffe72f4>
   25d24:	1cc7883a 	add	r3,r3,r19
   25d28:	003ecd06 	br	25860 <__alt_data_end+0xfffe7060>
   25d2c:	8005883a 	mov	r2,r16
   25d30:	003ef806 	br	25914 <__alt_data_end+0xfffe7114>
   25d34:	873fe736 	bltu	r16,fp,25cd4 <__alt_data_end+0xfffe74d4>
   25d38:	e00f883a 	mov	r7,fp
   25d3c:	0009883a 	mov	r4,zero
   25d40:	003fad06 	br	25bf8 <__alt_data_end+0xfffe73f8>

00025d44 <__divsi3>:
   25d44:	20001b16 	blt	r4,zero,25db4 <__divsi3+0x70>
   25d48:	000f883a 	mov	r7,zero
   25d4c:	28001616 	blt	r5,zero,25da8 <__divsi3+0x64>
   25d50:	200d883a 	mov	r6,r4
   25d54:	29001a2e 	bgeu	r5,r4,25dc0 <__divsi3+0x7c>
   25d58:	00800804 	movi	r2,32
   25d5c:	00c00044 	movi	r3,1
   25d60:	00000106 	br	25d68 <__divsi3+0x24>
   25d64:	10000d26 	beq	r2,zero,25d9c <__divsi3+0x58>
   25d68:	294b883a 	add	r5,r5,r5
   25d6c:	10bfffc4 	addi	r2,r2,-1
   25d70:	18c7883a 	add	r3,r3,r3
   25d74:	293ffb36 	bltu	r5,r4,25d64 <__alt_data_end+0xfffe7564>
   25d78:	0005883a 	mov	r2,zero
   25d7c:	18000726 	beq	r3,zero,25d9c <__divsi3+0x58>
   25d80:	0005883a 	mov	r2,zero
   25d84:	31400236 	bltu	r6,r5,25d90 <__divsi3+0x4c>
   25d88:	314dc83a 	sub	r6,r6,r5
   25d8c:	10c4b03a 	or	r2,r2,r3
   25d90:	1806d07a 	srli	r3,r3,1
   25d94:	280ad07a 	srli	r5,r5,1
   25d98:	183ffa1e 	bne	r3,zero,25d84 <__alt_data_end+0xfffe7584>
   25d9c:	38000126 	beq	r7,zero,25da4 <__divsi3+0x60>
   25da0:	0085c83a 	sub	r2,zero,r2
   25da4:	f800283a 	ret
   25da8:	014bc83a 	sub	r5,zero,r5
   25dac:	39c0005c 	xori	r7,r7,1
   25db0:	003fe706 	br	25d50 <__alt_data_end+0xfffe7550>
   25db4:	0109c83a 	sub	r4,zero,r4
   25db8:	01c00044 	movi	r7,1
   25dbc:	003fe306 	br	25d4c <__alt_data_end+0xfffe754c>
   25dc0:	00c00044 	movi	r3,1
   25dc4:	003fee06 	br	25d80 <__alt_data_end+0xfffe7580>

00025dc8 <__modsi3>:
   25dc8:	20001716 	blt	r4,zero,25e28 <__modsi3+0x60>
   25dcc:	000f883a 	mov	r7,zero
   25dd0:	2005883a 	mov	r2,r4
   25dd4:	28001216 	blt	r5,zero,25e20 <__modsi3+0x58>
   25dd8:	2900162e 	bgeu	r5,r4,25e34 <__modsi3+0x6c>
   25ddc:	01800804 	movi	r6,32
   25de0:	00c00044 	movi	r3,1
   25de4:	00000106 	br	25dec <__modsi3+0x24>
   25de8:	30000a26 	beq	r6,zero,25e14 <__modsi3+0x4c>
   25dec:	294b883a 	add	r5,r5,r5
   25df0:	31bfffc4 	addi	r6,r6,-1
   25df4:	18c7883a 	add	r3,r3,r3
   25df8:	293ffb36 	bltu	r5,r4,25de8 <__alt_data_end+0xfffe75e8>
   25dfc:	18000526 	beq	r3,zero,25e14 <__modsi3+0x4c>
   25e00:	1806d07a 	srli	r3,r3,1
   25e04:	11400136 	bltu	r2,r5,25e0c <__modsi3+0x44>
   25e08:	1145c83a 	sub	r2,r2,r5
   25e0c:	280ad07a 	srli	r5,r5,1
   25e10:	183ffb1e 	bne	r3,zero,25e00 <__alt_data_end+0xfffe7600>
   25e14:	38000126 	beq	r7,zero,25e1c <__modsi3+0x54>
   25e18:	0085c83a 	sub	r2,zero,r2
   25e1c:	f800283a 	ret
   25e20:	014bc83a 	sub	r5,zero,r5
   25e24:	003fec06 	br	25dd8 <__alt_data_end+0xfffe75d8>
   25e28:	0109c83a 	sub	r4,zero,r4
   25e2c:	01c00044 	movi	r7,1
   25e30:	003fe706 	br	25dd0 <__alt_data_end+0xfffe75d0>
   25e34:	00c00044 	movi	r3,1
   25e38:	003ff106 	br	25e00 <__alt_data_end+0xfffe7600>

00025e3c <__udivsi3>:
   25e3c:	200d883a 	mov	r6,r4
   25e40:	2900152e 	bgeu	r5,r4,25e98 <__udivsi3+0x5c>
   25e44:	28001416 	blt	r5,zero,25e98 <__udivsi3+0x5c>
   25e48:	00800804 	movi	r2,32
   25e4c:	00c00044 	movi	r3,1
   25e50:	00000206 	br	25e5c <__udivsi3+0x20>
   25e54:	10000e26 	beq	r2,zero,25e90 <__udivsi3+0x54>
   25e58:	28000516 	blt	r5,zero,25e70 <__udivsi3+0x34>
   25e5c:	294b883a 	add	r5,r5,r5
   25e60:	10bfffc4 	addi	r2,r2,-1
   25e64:	18c7883a 	add	r3,r3,r3
   25e68:	293ffa36 	bltu	r5,r4,25e54 <__alt_data_end+0xfffe7654>
   25e6c:	18000826 	beq	r3,zero,25e90 <__udivsi3+0x54>
   25e70:	0005883a 	mov	r2,zero
   25e74:	31400236 	bltu	r6,r5,25e80 <__udivsi3+0x44>
   25e78:	314dc83a 	sub	r6,r6,r5
   25e7c:	10c4b03a 	or	r2,r2,r3
   25e80:	1806d07a 	srli	r3,r3,1
   25e84:	280ad07a 	srli	r5,r5,1
   25e88:	183ffa1e 	bne	r3,zero,25e74 <__alt_data_end+0xfffe7674>
   25e8c:	f800283a 	ret
   25e90:	0005883a 	mov	r2,zero
   25e94:	f800283a 	ret
   25e98:	00c00044 	movi	r3,1
   25e9c:	003ff406 	br	25e70 <__alt_data_end+0xfffe7670>

00025ea0 <__umodsi3>:
   25ea0:	2005883a 	mov	r2,r4
   25ea4:	2900122e 	bgeu	r5,r4,25ef0 <__umodsi3+0x50>
   25ea8:	28001116 	blt	r5,zero,25ef0 <__umodsi3+0x50>
   25eac:	01800804 	movi	r6,32
   25eb0:	00c00044 	movi	r3,1
   25eb4:	00000206 	br	25ec0 <__umodsi3+0x20>
   25eb8:	30000c26 	beq	r6,zero,25eec <__umodsi3+0x4c>
   25ebc:	28000516 	blt	r5,zero,25ed4 <__umodsi3+0x34>
   25ec0:	294b883a 	add	r5,r5,r5
   25ec4:	31bfffc4 	addi	r6,r6,-1
   25ec8:	18c7883a 	add	r3,r3,r3
   25ecc:	293ffa36 	bltu	r5,r4,25eb8 <__alt_data_end+0xfffe76b8>
   25ed0:	18000626 	beq	r3,zero,25eec <__umodsi3+0x4c>
   25ed4:	1806d07a 	srli	r3,r3,1
   25ed8:	11400136 	bltu	r2,r5,25ee0 <__umodsi3+0x40>
   25edc:	1145c83a 	sub	r2,r2,r5
   25ee0:	280ad07a 	srli	r5,r5,1
   25ee4:	183ffb1e 	bne	r3,zero,25ed4 <__alt_data_end+0xfffe76d4>
   25ee8:	f800283a 	ret
   25eec:	f800283a 	ret
   25ef0:	00c00044 	movi	r3,1
   25ef4:	003ff706 	br	25ed4 <__alt_data_end+0xfffe76d4>

00025ef8 <__mulsi3>:
   25ef8:	0005883a 	mov	r2,zero
   25efc:	20000726 	beq	r4,zero,25f1c <__mulsi3+0x24>
   25f00:	20c0004c 	andi	r3,r4,1
   25f04:	2008d07a 	srli	r4,r4,1
   25f08:	18000126 	beq	r3,zero,25f10 <__mulsi3+0x18>
   25f0c:	1145883a 	add	r2,r2,r5
   25f10:	294b883a 	add	r5,r5,r5
   25f14:	203ffa1e 	bne	r4,zero,25f00 <__alt_data_end+0xfffe7700>
   25f18:	f800283a 	ret
   25f1c:	f800283a 	ret

00025f20 <__eqsf2>:
   25f20:	2006d5fa 	srli	r3,r4,23
   25f24:	280cd5fa 	srli	r6,r5,23
   25f28:	01c02034 	movhi	r7,128
   25f2c:	39ffffc4 	addi	r7,r7,-1
   25f30:	18c03fcc 	andi	r3,r3,255
   25f34:	02003fc4 	movi	r8,255
   25f38:	3904703a 	and	r2,r7,r4
   25f3c:	31803fcc 	andi	r6,r6,255
   25f40:	394e703a 	and	r7,r7,r5
   25f44:	2008d7fa 	srli	r4,r4,31
   25f48:	280ad7fa 	srli	r5,r5,31
   25f4c:	1a000d26 	beq	r3,r8,25f84 <__eqsf2+0x64>
   25f50:	02003fc4 	movi	r8,255
   25f54:	32000826 	beq	r6,r8,25f78 <__eqsf2+0x58>
   25f58:	19800226 	beq	r3,r6,25f64 <__eqsf2+0x44>
   25f5c:	00800044 	movi	r2,1
   25f60:	f800283a 	ret
   25f64:	11fffd1e 	bne	r2,r7,25f5c <__alt_data_end+0xfffe775c>
   25f68:	21400926 	beq	r4,r5,25f90 <__eqsf2+0x70>
   25f6c:	183ffb1e 	bne	r3,zero,25f5c <__alt_data_end+0xfffe775c>
   25f70:	1004c03a 	cmpne	r2,r2,zero
   25f74:	f800283a 	ret
   25f78:	383ff726 	beq	r7,zero,25f58 <__alt_data_end+0xfffe7758>
   25f7c:	00800044 	movi	r2,1
   25f80:	f800283a 	ret
   25f84:	103ff226 	beq	r2,zero,25f50 <__alt_data_end+0xfffe7750>
   25f88:	00800044 	movi	r2,1
   25f8c:	f800283a 	ret
   25f90:	0005883a 	mov	r2,zero
   25f94:	f800283a 	ret

00025f98 <__gesf2>:
   25f98:	2004d5fa 	srli	r2,r4,23
   25f9c:	2806d5fa 	srli	r3,r5,23
   25fa0:	01802034 	movhi	r6,128
   25fa4:	31bfffc4 	addi	r6,r6,-1
   25fa8:	10803fcc 	andi	r2,r2,255
   25fac:	01c03fc4 	movi	r7,255
   25fb0:	3110703a 	and	r8,r6,r4
   25fb4:	18c03fcc 	andi	r3,r3,255
   25fb8:	314c703a 	and	r6,r6,r5
   25fbc:	2008d7fa 	srli	r4,r4,31
   25fc0:	280ad7fa 	srli	r5,r5,31
   25fc4:	11c01926 	beq	r2,r7,2602c <__gesf2+0x94>
   25fc8:	01c03fc4 	movi	r7,255
   25fcc:	19c00f26 	beq	r3,r7,2600c <__gesf2+0x74>
   25fd0:	1000061e 	bne	r2,zero,25fec <__gesf2+0x54>
   25fd4:	400f003a 	cmpeq	r7,r8,zero
   25fd8:	1800071e 	bne	r3,zero,25ff8 <__gesf2+0x60>
   25fdc:	3000061e 	bne	r6,zero,25ff8 <__gesf2+0x60>
   25fe0:	0005883a 	mov	r2,zero
   25fe4:	40000e1e 	bne	r8,zero,26020 <__gesf2+0x88>
   25fe8:	f800283a 	ret
   25fec:	18000a1e 	bne	r3,zero,26018 <__gesf2+0x80>
   25ff0:	30000b26 	beq	r6,zero,26020 <__gesf2+0x88>
   25ff4:	000f883a 	mov	r7,zero
   25ff8:	29403fcc 	andi	r5,r5,255
   25ffc:	38000726 	beq	r7,zero,2601c <__gesf2+0x84>
   26000:	28000826 	beq	r5,zero,26024 <__gesf2+0x8c>
   26004:	00800044 	movi	r2,1
   26008:	f800283a 	ret
   2600c:	303ff026 	beq	r6,zero,25fd0 <__alt_data_end+0xfffe77d0>
   26010:	00bfff84 	movi	r2,-2
   26014:	f800283a 	ret
   26018:	29403fcc 	andi	r5,r5,255
   2601c:	21400526 	beq	r4,r5,26034 <__gesf2+0x9c>
   26020:	203ff826 	beq	r4,zero,26004 <__alt_data_end+0xfffe7804>
   26024:	00bfffc4 	movi	r2,-1
   26028:	f800283a 	ret
   2602c:	403fe626 	beq	r8,zero,25fc8 <__alt_data_end+0xfffe77c8>
   26030:	003ff706 	br	26010 <__alt_data_end+0xfffe7810>
   26034:	18bffa16 	blt	r3,r2,26020 <__alt_data_end+0xfffe7820>
   26038:	10c00216 	blt	r2,r3,26044 <__gesf2+0xac>
   2603c:	323ff836 	bltu	r6,r8,26020 <__alt_data_end+0xfffe7820>
   26040:	4180022e 	bgeu	r8,r6,2604c <__gesf2+0xb4>
   26044:	203fef1e 	bne	r4,zero,26004 <__alt_data_end+0xfffe7804>
   26048:	003ff606 	br	26024 <__alt_data_end+0xfffe7824>
   2604c:	0005883a 	mov	r2,zero
   26050:	f800283a 	ret

00026054 <__lesf2>:
   26054:	2004d5fa 	srli	r2,r4,23
   26058:	280cd5fa 	srli	r6,r5,23
   2605c:	00c02034 	movhi	r3,128
   26060:	18ffffc4 	addi	r3,r3,-1
   26064:	10803fcc 	andi	r2,r2,255
   26068:	01c03fc4 	movi	r7,255
   2606c:	1910703a 	and	r8,r3,r4
   26070:	31803fcc 	andi	r6,r6,255
   26074:	1946703a 	and	r3,r3,r5
   26078:	2008d7fa 	srli	r4,r4,31
   2607c:	280ad7fa 	srli	r5,r5,31
   26080:	11c01b26 	beq	r2,r7,260f0 <__lesf2+0x9c>
   26084:	01c03fc4 	movi	r7,255
   26088:	31c01126 	beq	r6,r7,260d0 <__lesf2+0x7c>
   2608c:	1000071e 	bne	r2,zero,260ac <__lesf2+0x58>
   26090:	400f003a 	cmpeq	r7,r8,zero
   26094:	21003fcc 	andi	r4,r4,255
   26098:	3000081e 	bne	r6,zero,260bc <__lesf2+0x68>
   2609c:	1800071e 	bne	r3,zero,260bc <__lesf2+0x68>
   260a0:	0005883a 	mov	r2,zero
   260a4:	40000f1e 	bne	r8,zero,260e4 <__lesf2+0x90>
   260a8:	f800283a 	ret
   260ac:	21003fcc 	andi	r4,r4,255
   260b0:	30000a1e 	bne	r6,zero,260dc <__lesf2+0x88>
   260b4:	18000b26 	beq	r3,zero,260e4 <__lesf2+0x90>
   260b8:	000f883a 	mov	r7,zero
   260bc:	29403fcc 	andi	r5,r5,255
   260c0:	38000726 	beq	r7,zero,260e0 <__lesf2+0x8c>
   260c4:	28000826 	beq	r5,zero,260e8 <__lesf2+0x94>
   260c8:	00800044 	movi	r2,1
   260cc:	f800283a 	ret
   260d0:	183fee26 	beq	r3,zero,2608c <__alt_data_end+0xfffe788c>
   260d4:	00800084 	movi	r2,2
   260d8:	f800283a 	ret
   260dc:	29403fcc 	andi	r5,r5,255
   260e0:	21400626 	beq	r4,r5,260fc <__lesf2+0xa8>
   260e4:	203ff826 	beq	r4,zero,260c8 <__alt_data_end+0xfffe78c8>
   260e8:	00bfffc4 	movi	r2,-1
   260ec:	f800283a 	ret
   260f0:	403fe426 	beq	r8,zero,26084 <__alt_data_end+0xfffe7884>
   260f4:	00800084 	movi	r2,2
   260f8:	f800283a 	ret
   260fc:	30bff916 	blt	r6,r2,260e4 <__alt_data_end+0xfffe78e4>
   26100:	11800216 	blt	r2,r6,2610c <__lesf2+0xb8>
   26104:	1a3ff736 	bltu	r3,r8,260e4 <__alt_data_end+0xfffe78e4>
   26108:	40c0022e 	bgeu	r8,r3,26114 <__lesf2+0xc0>
   2610c:	203fee1e 	bne	r4,zero,260c8 <__alt_data_end+0xfffe78c8>
   26110:	003ff506 	br	260e8 <__alt_data_end+0xfffe78e8>
   26114:	0005883a 	mov	r2,zero
   26118:	f800283a 	ret

0002611c <__adddf3>:
   2611c:	02c00434 	movhi	r11,16
   26120:	5affffc4 	addi	r11,r11,-1
   26124:	2806d7fa 	srli	r3,r5,31
   26128:	2ad4703a 	and	r10,r5,r11
   2612c:	3ad2703a 	and	r9,r7,r11
   26130:	3804d53a 	srli	r2,r7,20
   26134:	3018d77a 	srli	r12,r6,29
   26138:	280ad53a 	srli	r5,r5,20
   2613c:	501490fa 	slli	r10,r10,3
   26140:	2010d77a 	srli	r8,r4,29
   26144:	481290fa 	slli	r9,r9,3
   26148:	380ed7fa 	srli	r7,r7,31
   2614c:	defffb04 	addi	sp,sp,-20
   26150:	dc800215 	stw	r18,8(sp)
   26154:	dc400115 	stw	r17,4(sp)
   26158:	dc000015 	stw	r16,0(sp)
   2615c:	dfc00415 	stw	ra,16(sp)
   26160:	dcc00315 	stw	r19,12(sp)
   26164:	1c803fcc 	andi	r18,r3,255
   26168:	2c01ffcc 	andi	r16,r5,2047
   2616c:	5210b03a 	or	r8,r10,r8
   26170:	202290fa 	slli	r17,r4,3
   26174:	1081ffcc 	andi	r2,r2,2047
   26178:	4b12b03a 	or	r9,r9,r12
   2617c:	300c90fa 	slli	r6,r6,3
   26180:	91c07526 	beq	r18,r7,26358 <__adddf3+0x23c>
   26184:	8087c83a 	sub	r3,r16,r2
   26188:	00c0ab0e 	bge	zero,r3,26438 <__adddf3+0x31c>
   2618c:	10002a1e 	bne	r2,zero,26238 <__adddf3+0x11c>
   26190:	4984b03a 	or	r2,r9,r6
   26194:	1000961e 	bne	r2,zero,263f0 <__adddf3+0x2d4>
   26198:	888001cc 	andi	r2,r17,7
   2619c:	10000726 	beq	r2,zero,261bc <__adddf3+0xa0>
   261a0:	888003cc 	andi	r2,r17,15
   261a4:	00c00104 	movi	r3,4
   261a8:	10c00426 	beq	r2,r3,261bc <__adddf3+0xa0>
   261ac:	88c7883a 	add	r3,r17,r3
   261b0:	1c63803a 	cmpltu	r17,r3,r17
   261b4:	4451883a 	add	r8,r8,r17
   261b8:	1823883a 	mov	r17,r3
   261bc:	4080202c 	andhi	r2,r8,128
   261c0:	10005926 	beq	r2,zero,26328 <__adddf3+0x20c>
   261c4:	84000044 	addi	r16,r16,1
   261c8:	0081ffc4 	movi	r2,2047
   261cc:	8080ba26 	beq	r16,r2,264b8 <__adddf3+0x39c>
   261d0:	00bfe034 	movhi	r2,65408
   261d4:	10bfffc4 	addi	r2,r2,-1
   261d8:	4090703a 	and	r8,r8,r2
   261dc:	4004977a 	slli	r2,r8,29
   261e0:	4010927a 	slli	r8,r8,9
   261e4:	8822d0fa 	srli	r17,r17,3
   261e8:	8401ffcc 	andi	r16,r16,2047
   261ec:	4010d33a 	srli	r8,r8,12
   261f0:	9007883a 	mov	r3,r18
   261f4:	1444b03a 	or	r2,r2,r17
   261f8:	8401ffcc 	andi	r16,r16,2047
   261fc:	8020953a 	slli	r16,r16,20
   26200:	18c03fcc 	andi	r3,r3,255
   26204:	01000434 	movhi	r4,16
   26208:	213fffc4 	addi	r4,r4,-1
   2620c:	180697fa 	slli	r3,r3,31
   26210:	4110703a 	and	r8,r8,r4
   26214:	4410b03a 	or	r8,r8,r16
   26218:	40c6b03a 	or	r3,r8,r3
   2621c:	dfc00417 	ldw	ra,16(sp)
   26220:	dcc00317 	ldw	r19,12(sp)
   26224:	dc800217 	ldw	r18,8(sp)
   26228:	dc400117 	ldw	r17,4(sp)
   2622c:	dc000017 	ldw	r16,0(sp)
   26230:	dec00504 	addi	sp,sp,20
   26234:	f800283a 	ret
   26238:	0081ffc4 	movi	r2,2047
   2623c:	80bfd626 	beq	r16,r2,26198 <__alt_data_end+0xfffe7998>
   26240:	4a402034 	orhi	r9,r9,128
   26244:	00800e04 	movi	r2,56
   26248:	10c09f16 	blt	r2,r3,264c8 <__adddf3+0x3ac>
   2624c:	008007c4 	movi	r2,31
   26250:	10c0c216 	blt	r2,r3,2655c <__adddf3+0x440>
   26254:	00800804 	movi	r2,32
   26258:	10c5c83a 	sub	r2,r2,r3
   2625c:	488a983a 	sll	r5,r9,r2
   26260:	30c8d83a 	srl	r4,r6,r3
   26264:	3084983a 	sll	r2,r6,r2
   26268:	48c6d83a 	srl	r3,r9,r3
   2626c:	290cb03a 	or	r6,r5,r4
   26270:	1004c03a 	cmpne	r2,r2,zero
   26274:	308cb03a 	or	r6,r6,r2
   26278:	898dc83a 	sub	r6,r17,r6
   2627c:	89a3803a 	cmpltu	r17,r17,r6
   26280:	40d1c83a 	sub	r8,r8,r3
   26284:	4451c83a 	sub	r8,r8,r17
   26288:	3023883a 	mov	r17,r6
   2628c:	4080202c 	andhi	r2,r8,128
   26290:	10002326 	beq	r2,zero,26320 <__adddf3+0x204>
   26294:	04c02034 	movhi	r19,128
   26298:	9cffffc4 	addi	r19,r19,-1
   2629c:	44e6703a 	and	r19,r8,r19
   262a0:	98007626 	beq	r19,zero,2647c <__adddf3+0x360>
   262a4:	9809883a 	mov	r4,r19
   262a8:	0028b040 	call	28b04 <__clzsi2>
   262ac:	10fffe04 	addi	r3,r2,-8
   262b0:	010007c4 	movi	r4,31
   262b4:	20c07716 	blt	r4,r3,26494 <__adddf3+0x378>
   262b8:	00800804 	movi	r2,32
   262bc:	10c5c83a 	sub	r2,r2,r3
   262c0:	8884d83a 	srl	r2,r17,r2
   262c4:	98d0983a 	sll	r8,r19,r3
   262c8:	88e2983a 	sll	r17,r17,r3
   262cc:	1204b03a 	or	r2,r2,r8
   262d0:	1c007416 	blt	r3,r16,264a4 <__adddf3+0x388>
   262d4:	1c21c83a 	sub	r16,r3,r16
   262d8:	82000044 	addi	r8,r16,1
   262dc:	00c007c4 	movi	r3,31
   262e0:	1a009116 	blt	r3,r8,26528 <__adddf3+0x40c>
   262e4:	00c00804 	movi	r3,32
   262e8:	1a07c83a 	sub	r3,r3,r8
   262ec:	8a08d83a 	srl	r4,r17,r8
   262f0:	88e2983a 	sll	r17,r17,r3
   262f4:	10c6983a 	sll	r3,r2,r3
   262f8:	1210d83a 	srl	r8,r2,r8
   262fc:	8804c03a 	cmpne	r2,r17,zero
   26300:	1906b03a 	or	r3,r3,r4
   26304:	18a2b03a 	or	r17,r3,r2
   26308:	0021883a 	mov	r16,zero
   2630c:	003fa206 	br	26198 <__alt_data_end+0xfffe7998>
   26310:	1890b03a 	or	r8,r3,r2
   26314:	40017d26 	beq	r8,zero,2690c <__adddf3+0x7f0>
   26318:	1011883a 	mov	r8,r2
   2631c:	1823883a 	mov	r17,r3
   26320:	888001cc 	andi	r2,r17,7
   26324:	103f9e1e 	bne	r2,zero,261a0 <__alt_data_end+0xfffe79a0>
   26328:	4004977a 	slli	r2,r8,29
   2632c:	8822d0fa 	srli	r17,r17,3
   26330:	4010d0fa 	srli	r8,r8,3
   26334:	9007883a 	mov	r3,r18
   26338:	1444b03a 	or	r2,r2,r17
   2633c:	0101ffc4 	movi	r4,2047
   26340:	81002426 	beq	r16,r4,263d4 <__adddf3+0x2b8>
   26344:	8120703a 	and	r16,r16,r4
   26348:	01000434 	movhi	r4,16
   2634c:	213fffc4 	addi	r4,r4,-1
   26350:	4110703a 	and	r8,r8,r4
   26354:	003fa806 	br	261f8 <__alt_data_end+0xfffe79f8>
   26358:	8089c83a 	sub	r4,r16,r2
   2635c:	01005e0e 	bge	zero,r4,264d8 <__adddf3+0x3bc>
   26360:	10002b26 	beq	r2,zero,26410 <__adddf3+0x2f4>
   26364:	0081ffc4 	movi	r2,2047
   26368:	80bf8b26 	beq	r16,r2,26198 <__alt_data_end+0xfffe7998>
   2636c:	4a402034 	orhi	r9,r9,128
   26370:	00800e04 	movi	r2,56
   26374:	1100a40e 	bge	r2,r4,26608 <__adddf3+0x4ec>
   26378:	498cb03a 	or	r6,r9,r6
   2637c:	300ac03a 	cmpne	r5,r6,zero
   26380:	0013883a 	mov	r9,zero
   26384:	2c4b883a 	add	r5,r5,r17
   26388:	2c63803a 	cmpltu	r17,r5,r17
   2638c:	4a11883a 	add	r8,r9,r8
   26390:	8a11883a 	add	r8,r17,r8
   26394:	2823883a 	mov	r17,r5
   26398:	4080202c 	andhi	r2,r8,128
   2639c:	103fe026 	beq	r2,zero,26320 <__alt_data_end+0xfffe7b20>
   263a0:	84000044 	addi	r16,r16,1
   263a4:	0081ffc4 	movi	r2,2047
   263a8:	8080d226 	beq	r16,r2,266f4 <__adddf3+0x5d8>
   263ac:	00bfe034 	movhi	r2,65408
   263b0:	10bfffc4 	addi	r2,r2,-1
   263b4:	4090703a 	and	r8,r8,r2
   263b8:	880ad07a 	srli	r5,r17,1
   263bc:	400897fa 	slli	r4,r8,31
   263c0:	88c0004c 	andi	r3,r17,1
   263c4:	28e2b03a 	or	r17,r5,r3
   263c8:	4010d07a 	srli	r8,r8,1
   263cc:	2462b03a 	or	r17,r4,r17
   263d0:	003f7106 	br	26198 <__alt_data_end+0xfffe7998>
   263d4:	4088b03a 	or	r4,r8,r2
   263d8:	20014526 	beq	r4,zero,268f0 <__adddf3+0x7d4>
   263dc:	01000434 	movhi	r4,16
   263e0:	42000234 	orhi	r8,r8,8
   263e4:	213fffc4 	addi	r4,r4,-1
   263e8:	4110703a 	and	r8,r8,r4
   263ec:	003f8206 	br	261f8 <__alt_data_end+0xfffe79f8>
   263f0:	18ffffc4 	addi	r3,r3,-1
   263f4:	1800491e 	bne	r3,zero,2651c <__adddf3+0x400>
   263f8:	898bc83a 	sub	r5,r17,r6
   263fc:	8963803a 	cmpltu	r17,r17,r5
   26400:	4251c83a 	sub	r8,r8,r9
   26404:	4451c83a 	sub	r8,r8,r17
   26408:	2823883a 	mov	r17,r5
   2640c:	003f9f06 	br	2628c <__alt_data_end+0xfffe7a8c>
   26410:	4984b03a 	or	r2,r9,r6
   26414:	103f6026 	beq	r2,zero,26198 <__alt_data_end+0xfffe7998>
   26418:	213fffc4 	addi	r4,r4,-1
   2641c:	2000931e 	bne	r4,zero,2666c <__adddf3+0x550>
   26420:	898d883a 	add	r6,r17,r6
   26424:	3463803a 	cmpltu	r17,r6,r17
   26428:	4251883a 	add	r8,r8,r9
   2642c:	8a11883a 	add	r8,r17,r8
   26430:	3023883a 	mov	r17,r6
   26434:	003fd806 	br	26398 <__alt_data_end+0xfffe7b98>
   26438:	1800541e 	bne	r3,zero,2658c <__adddf3+0x470>
   2643c:	80800044 	addi	r2,r16,1
   26440:	1081ffcc 	andi	r2,r2,2047
   26444:	00c00044 	movi	r3,1
   26448:	1880a00e 	bge	r3,r2,266cc <__adddf3+0x5b0>
   2644c:	8989c83a 	sub	r4,r17,r6
   26450:	8905803a 	cmpltu	r2,r17,r4
   26454:	4267c83a 	sub	r19,r8,r9
   26458:	98a7c83a 	sub	r19,r19,r2
   2645c:	9880202c 	andhi	r2,r19,128
   26460:	10006326 	beq	r2,zero,265f0 <__adddf3+0x4d4>
   26464:	3463c83a 	sub	r17,r6,r17
   26468:	4a07c83a 	sub	r3,r9,r8
   2646c:	344d803a 	cmpltu	r6,r6,r17
   26470:	19a7c83a 	sub	r19,r3,r6
   26474:	3825883a 	mov	r18,r7
   26478:	983f8a1e 	bne	r19,zero,262a4 <__alt_data_end+0xfffe7aa4>
   2647c:	8809883a 	mov	r4,r17
   26480:	0028b040 	call	28b04 <__clzsi2>
   26484:	10800804 	addi	r2,r2,32
   26488:	10fffe04 	addi	r3,r2,-8
   2648c:	010007c4 	movi	r4,31
   26490:	20ff890e 	bge	r4,r3,262b8 <__alt_data_end+0xfffe7ab8>
   26494:	10bff604 	addi	r2,r2,-40
   26498:	8884983a 	sll	r2,r17,r2
   2649c:	0023883a 	mov	r17,zero
   264a0:	1c3f8c0e 	bge	r3,r16,262d4 <__alt_data_end+0xfffe7ad4>
   264a4:	023fe034 	movhi	r8,65408
   264a8:	423fffc4 	addi	r8,r8,-1
   264ac:	80e1c83a 	sub	r16,r16,r3
   264b0:	1210703a 	and	r8,r2,r8
   264b4:	003f3806 	br	26198 <__alt_data_end+0xfffe7998>
   264b8:	9007883a 	mov	r3,r18
   264bc:	0011883a 	mov	r8,zero
   264c0:	0005883a 	mov	r2,zero
   264c4:	003f4c06 	br	261f8 <__alt_data_end+0xfffe79f8>
   264c8:	498cb03a 	or	r6,r9,r6
   264cc:	300cc03a 	cmpne	r6,r6,zero
   264d0:	0007883a 	mov	r3,zero
   264d4:	003f6806 	br	26278 <__alt_data_end+0xfffe7a78>
   264d8:	20009c1e 	bne	r4,zero,2674c <__adddf3+0x630>
   264dc:	80800044 	addi	r2,r16,1
   264e0:	1141ffcc 	andi	r5,r2,2047
   264e4:	01000044 	movi	r4,1
   264e8:	2140670e 	bge	r4,r5,26688 <__adddf3+0x56c>
   264ec:	0101ffc4 	movi	r4,2047
   264f0:	11007f26 	beq	r2,r4,266f0 <__adddf3+0x5d4>
   264f4:	898d883a 	add	r6,r17,r6
   264f8:	4247883a 	add	r3,r8,r9
   264fc:	3451803a 	cmpltu	r8,r6,r17
   26500:	40d1883a 	add	r8,r8,r3
   26504:	402297fa 	slli	r17,r8,31
   26508:	300cd07a 	srli	r6,r6,1
   2650c:	4010d07a 	srli	r8,r8,1
   26510:	1021883a 	mov	r16,r2
   26514:	89a2b03a 	or	r17,r17,r6
   26518:	003f1f06 	br	26198 <__alt_data_end+0xfffe7998>
   2651c:	0081ffc4 	movi	r2,2047
   26520:	80bf481e 	bne	r16,r2,26244 <__alt_data_end+0xfffe7a44>
   26524:	003f1c06 	br	26198 <__alt_data_end+0xfffe7998>
   26528:	843ff844 	addi	r16,r16,-31
   2652c:	01000804 	movi	r4,32
   26530:	1406d83a 	srl	r3,r2,r16
   26534:	41005026 	beq	r8,r4,26678 <__adddf3+0x55c>
   26538:	01001004 	movi	r4,64
   2653c:	2211c83a 	sub	r8,r4,r8
   26540:	1204983a 	sll	r2,r2,r8
   26544:	88a2b03a 	or	r17,r17,r2
   26548:	8822c03a 	cmpne	r17,r17,zero
   2654c:	1c62b03a 	or	r17,r3,r17
   26550:	0011883a 	mov	r8,zero
   26554:	0021883a 	mov	r16,zero
   26558:	003f7106 	br	26320 <__alt_data_end+0xfffe7b20>
   2655c:	193ff804 	addi	r4,r3,-32
   26560:	00800804 	movi	r2,32
   26564:	4908d83a 	srl	r4,r9,r4
   26568:	18804526 	beq	r3,r2,26680 <__adddf3+0x564>
   2656c:	00801004 	movi	r2,64
   26570:	10c5c83a 	sub	r2,r2,r3
   26574:	4886983a 	sll	r3,r9,r2
   26578:	198cb03a 	or	r6,r3,r6
   2657c:	300cc03a 	cmpne	r6,r6,zero
   26580:	218cb03a 	or	r6,r4,r6
   26584:	0007883a 	mov	r3,zero
   26588:	003f3b06 	br	26278 <__alt_data_end+0xfffe7a78>
   2658c:	80002a26 	beq	r16,zero,26638 <__adddf3+0x51c>
   26590:	0101ffc4 	movi	r4,2047
   26594:	11006826 	beq	r2,r4,26738 <__adddf3+0x61c>
   26598:	00c7c83a 	sub	r3,zero,r3
   2659c:	42002034 	orhi	r8,r8,128
   265a0:	01000e04 	movi	r4,56
   265a4:	20c07c16 	blt	r4,r3,26798 <__adddf3+0x67c>
   265a8:	010007c4 	movi	r4,31
   265ac:	20c0da16 	blt	r4,r3,26918 <__adddf3+0x7fc>
   265b0:	01000804 	movi	r4,32
   265b4:	20c9c83a 	sub	r4,r4,r3
   265b8:	4114983a 	sll	r10,r8,r4
   265bc:	88cad83a 	srl	r5,r17,r3
   265c0:	8908983a 	sll	r4,r17,r4
   265c4:	40c6d83a 	srl	r3,r8,r3
   265c8:	5162b03a 	or	r17,r10,r5
   265cc:	2008c03a 	cmpne	r4,r4,zero
   265d0:	8922b03a 	or	r17,r17,r4
   265d4:	3463c83a 	sub	r17,r6,r17
   265d8:	48c7c83a 	sub	r3,r9,r3
   265dc:	344d803a 	cmpltu	r6,r6,r17
   265e0:	1991c83a 	sub	r8,r3,r6
   265e4:	1021883a 	mov	r16,r2
   265e8:	3825883a 	mov	r18,r7
   265ec:	003f2706 	br	2628c <__alt_data_end+0xfffe7a8c>
   265f0:	24d0b03a 	or	r8,r4,r19
   265f4:	40001b1e 	bne	r8,zero,26664 <__adddf3+0x548>
   265f8:	0005883a 	mov	r2,zero
   265fc:	0007883a 	mov	r3,zero
   26600:	0021883a 	mov	r16,zero
   26604:	003f4d06 	br	2633c <__alt_data_end+0xfffe7b3c>
   26608:	008007c4 	movi	r2,31
   2660c:	11003c16 	blt	r2,r4,26700 <__adddf3+0x5e4>
   26610:	00800804 	movi	r2,32
   26614:	1105c83a 	sub	r2,r2,r4
   26618:	488e983a 	sll	r7,r9,r2
   2661c:	310ad83a 	srl	r5,r6,r4
   26620:	3084983a 	sll	r2,r6,r2
   26624:	4912d83a 	srl	r9,r9,r4
   26628:	394ab03a 	or	r5,r7,r5
   2662c:	1004c03a 	cmpne	r2,r2,zero
   26630:	288ab03a 	or	r5,r5,r2
   26634:	003f5306 	br	26384 <__alt_data_end+0xfffe7b84>
   26638:	4448b03a 	or	r4,r8,r17
   2663c:	20003e26 	beq	r4,zero,26738 <__adddf3+0x61c>
   26640:	00c6303a 	nor	r3,zero,r3
   26644:	18003a1e 	bne	r3,zero,26730 <__adddf3+0x614>
   26648:	3463c83a 	sub	r17,r6,r17
   2664c:	4a07c83a 	sub	r3,r9,r8
   26650:	344d803a 	cmpltu	r6,r6,r17
   26654:	1991c83a 	sub	r8,r3,r6
   26658:	1021883a 	mov	r16,r2
   2665c:	3825883a 	mov	r18,r7
   26660:	003f0a06 	br	2628c <__alt_data_end+0xfffe7a8c>
   26664:	2023883a 	mov	r17,r4
   26668:	003f0d06 	br	262a0 <__alt_data_end+0xfffe7aa0>
   2666c:	0081ffc4 	movi	r2,2047
   26670:	80bf3f1e 	bne	r16,r2,26370 <__alt_data_end+0xfffe7b70>
   26674:	003ec806 	br	26198 <__alt_data_end+0xfffe7998>
   26678:	0005883a 	mov	r2,zero
   2667c:	003fb106 	br	26544 <__alt_data_end+0xfffe7d44>
   26680:	0007883a 	mov	r3,zero
   26684:	003fbc06 	br	26578 <__alt_data_end+0xfffe7d78>
   26688:	4444b03a 	or	r2,r8,r17
   2668c:	8000871e 	bne	r16,zero,268ac <__adddf3+0x790>
   26690:	1000ba26 	beq	r2,zero,2697c <__adddf3+0x860>
   26694:	4984b03a 	or	r2,r9,r6
   26698:	103ebf26 	beq	r2,zero,26198 <__alt_data_end+0xfffe7998>
   2669c:	8985883a 	add	r2,r17,r6
   266a0:	4247883a 	add	r3,r8,r9
   266a4:	1451803a 	cmpltu	r8,r2,r17
   266a8:	40d1883a 	add	r8,r8,r3
   266ac:	40c0202c 	andhi	r3,r8,128
   266b0:	1023883a 	mov	r17,r2
   266b4:	183f1a26 	beq	r3,zero,26320 <__alt_data_end+0xfffe7b20>
   266b8:	00bfe034 	movhi	r2,65408
   266bc:	10bfffc4 	addi	r2,r2,-1
   266c0:	2021883a 	mov	r16,r4
   266c4:	4090703a 	and	r8,r8,r2
   266c8:	003eb306 	br	26198 <__alt_data_end+0xfffe7998>
   266cc:	4444b03a 	or	r2,r8,r17
   266d0:	8000291e 	bne	r16,zero,26778 <__adddf3+0x65c>
   266d4:	10004b1e 	bne	r2,zero,26804 <__adddf3+0x6e8>
   266d8:	4990b03a 	or	r8,r9,r6
   266dc:	40008b26 	beq	r8,zero,2690c <__adddf3+0x7f0>
   266e0:	4811883a 	mov	r8,r9
   266e4:	3023883a 	mov	r17,r6
   266e8:	3825883a 	mov	r18,r7
   266ec:	003eaa06 	br	26198 <__alt_data_end+0xfffe7998>
   266f0:	1021883a 	mov	r16,r2
   266f4:	0011883a 	mov	r8,zero
   266f8:	0005883a 	mov	r2,zero
   266fc:	003f0f06 	br	2633c <__alt_data_end+0xfffe7b3c>
   26700:	217ff804 	addi	r5,r4,-32
   26704:	00800804 	movi	r2,32
   26708:	494ad83a 	srl	r5,r9,r5
   2670c:	20807d26 	beq	r4,r2,26904 <__adddf3+0x7e8>
   26710:	00801004 	movi	r2,64
   26714:	1109c83a 	sub	r4,r2,r4
   26718:	4912983a 	sll	r9,r9,r4
   2671c:	498cb03a 	or	r6,r9,r6
   26720:	300cc03a 	cmpne	r6,r6,zero
   26724:	298ab03a 	or	r5,r5,r6
   26728:	0013883a 	mov	r9,zero
   2672c:	003f1506 	br	26384 <__alt_data_end+0xfffe7b84>
   26730:	0101ffc4 	movi	r4,2047
   26734:	113f9a1e 	bne	r2,r4,265a0 <__alt_data_end+0xfffe7da0>
   26738:	4811883a 	mov	r8,r9
   2673c:	3023883a 	mov	r17,r6
   26740:	1021883a 	mov	r16,r2
   26744:	3825883a 	mov	r18,r7
   26748:	003e9306 	br	26198 <__alt_data_end+0xfffe7998>
   2674c:	8000161e 	bne	r16,zero,267a8 <__adddf3+0x68c>
   26750:	444ab03a 	or	r5,r8,r17
   26754:	28005126 	beq	r5,zero,2689c <__adddf3+0x780>
   26758:	0108303a 	nor	r4,zero,r4
   2675c:	20004d1e 	bne	r4,zero,26894 <__adddf3+0x778>
   26760:	89a3883a 	add	r17,r17,r6
   26764:	4253883a 	add	r9,r8,r9
   26768:	898d803a 	cmpltu	r6,r17,r6
   2676c:	3251883a 	add	r8,r6,r9
   26770:	1021883a 	mov	r16,r2
   26774:	003f0806 	br	26398 <__alt_data_end+0xfffe7b98>
   26778:	1000301e 	bne	r2,zero,2683c <__adddf3+0x720>
   2677c:	4984b03a 	or	r2,r9,r6
   26780:	10007126 	beq	r2,zero,26948 <__adddf3+0x82c>
   26784:	4811883a 	mov	r8,r9
   26788:	3023883a 	mov	r17,r6
   2678c:	3825883a 	mov	r18,r7
   26790:	0401ffc4 	movi	r16,2047
   26794:	003e8006 	br	26198 <__alt_data_end+0xfffe7998>
   26798:	4462b03a 	or	r17,r8,r17
   2679c:	8822c03a 	cmpne	r17,r17,zero
   267a0:	0007883a 	mov	r3,zero
   267a4:	003f8b06 	br	265d4 <__alt_data_end+0xfffe7dd4>
   267a8:	0141ffc4 	movi	r5,2047
   267ac:	11403b26 	beq	r2,r5,2689c <__adddf3+0x780>
   267b0:	0109c83a 	sub	r4,zero,r4
   267b4:	42002034 	orhi	r8,r8,128
   267b8:	01400e04 	movi	r5,56
   267bc:	29006716 	blt	r5,r4,2695c <__adddf3+0x840>
   267c0:	014007c4 	movi	r5,31
   267c4:	29007016 	blt	r5,r4,26988 <__adddf3+0x86c>
   267c8:	01400804 	movi	r5,32
   267cc:	290bc83a 	sub	r5,r5,r4
   267d0:	4154983a 	sll	r10,r8,r5
   267d4:	890ed83a 	srl	r7,r17,r4
   267d8:	894a983a 	sll	r5,r17,r5
   267dc:	4108d83a 	srl	r4,r8,r4
   267e0:	51e2b03a 	or	r17,r10,r7
   267e4:	280ac03a 	cmpne	r5,r5,zero
   267e8:	8962b03a 	or	r17,r17,r5
   267ec:	89a3883a 	add	r17,r17,r6
   267f0:	2253883a 	add	r9,r4,r9
   267f4:	898d803a 	cmpltu	r6,r17,r6
   267f8:	3251883a 	add	r8,r6,r9
   267fc:	1021883a 	mov	r16,r2
   26800:	003ee506 	br	26398 <__alt_data_end+0xfffe7b98>
   26804:	4984b03a 	or	r2,r9,r6
   26808:	103e6326 	beq	r2,zero,26198 <__alt_data_end+0xfffe7998>
   2680c:	8987c83a 	sub	r3,r17,r6
   26810:	88c9803a 	cmpltu	r4,r17,r3
   26814:	4245c83a 	sub	r2,r8,r9
   26818:	1105c83a 	sub	r2,r2,r4
   2681c:	1100202c 	andhi	r4,r2,128
   26820:	203ebb26 	beq	r4,zero,26310 <__alt_data_end+0xfffe7b10>
   26824:	3463c83a 	sub	r17,r6,r17
   26828:	4a07c83a 	sub	r3,r9,r8
   2682c:	344d803a 	cmpltu	r6,r6,r17
   26830:	1991c83a 	sub	r8,r3,r6
   26834:	3825883a 	mov	r18,r7
   26838:	003e5706 	br	26198 <__alt_data_end+0xfffe7998>
   2683c:	4984b03a 	or	r2,r9,r6
   26840:	10002e26 	beq	r2,zero,268fc <__adddf3+0x7e0>
   26844:	4004d0fa 	srli	r2,r8,3
   26848:	8822d0fa 	srli	r17,r17,3
   2684c:	4010977a 	slli	r8,r8,29
   26850:	10c0022c 	andhi	r3,r2,8
   26854:	4462b03a 	or	r17,r8,r17
   26858:	18000826 	beq	r3,zero,2687c <__adddf3+0x760>
   2685c:	4808d0fa 	srli	r4,r9,3
   26860:	20c0022c 	andhi	r3,r4,8
   26864:	1800051e 	bne	r3,zero,2687c <__adddf3+0x760>
   26868:	300cd0fa 	srli	r6,r6,3
   2686c:	4806977a 	slli	r3,r9,29
   26870:	2005883a 	mov	r2,r4
   26874:	3825883a 	mov	r18,r7
   26878:	19a2b03a 	or	r17,r3,r6
   2687c:	8810d77a 	srli	r8,r17,29
   26880:	100490fa 	slli	r2,r2,3
   26884:	882290fa 	slli	r17,r17,3
   26888:	0401ffc4 	movi	r16,2047
   2688c:	4090b03a 	or	r8,r8,r2
   26890:	003e4106 	br	26198 <__alt_data_end+0xfffe7998>
   26894:	0141ffc4 	movi	r5,2047
   26898:	117fc71e 	bne	r2,r5,267b8 <__alt_data_end+0xfffe7fb8>
   2689c:	4811883a 	mov	r8,r9
   268a0:	3023883a 	mov	r17,r6
   268a4:	1021883a 	mov	r16,r2
   268a8:	003e3b06 	br	26198 <__alt_data_end+0xfffe7998>
   268ac:	10002f26 	beq	r2,zero,2696c <__adddf3+0x850>
   268b0:	4984b03a 	or	r2,r9,r6
   268b4:	10001126 	beq	r2,zero,268fc <__adddf3+0x7e0>
   268b8:	4004d0fa 	srli	r2,r8,3
   268bc:	8822d0fa 	srli	r17,r17,3
   268c0:	4010977a 	slli	r8,r8,29
   268c4:	10c0022c 	andhi	r3,r2,8
   268c8:	4462b03a 	or	r17,r8,r17
   268cc:	183feb26 	beq	r3,zero,2687c <__alt_data_end+0xfffe807c>
   268d0:	4808d0fa 	srli	r4,r9,3
   268d4:	20c0022c 	andhi	r3,r4,8
   268d8:	183fe81e 	bne	r3,zero,2687c <__alt_data_end+0xfffe807c>
   268dc:	300cd0fa 	srli	r6,r6,3
   268e0:	4806977a 	slli	r3,r9,29
   268e4:	2005883a 	mov	r2,r4
   268e8:	19a2b03a 	or	r17,r3,r6
   268ec:	003fe306 	br	2687c <__alt_data_end+0xfffe807c>
   268f0:	0011883a 	mov	r8,zero
   268f4:	0005883a 	mov	r2,zero
   268f8:	003e3f06 	br	261f8 <__alt_data_end+0xfffe79f8>
   268fc:	0401ffc4 	movi	r16,2047
   26900:	003e2506 	br	26198 <__alt_data_end+0xfffe7998>
   26904:	0013883a 	mov	r9,zero
   26908:	003f8406 	br	2671c <__alt_data_end+0xfffe7f1c>
   2690c:	0005883a 	mov	r2,zero
   26910:	0007883a 	mov	r3,zero
   26914:	003e8906 	br	2633c <__alt_data_end+0xfffe7b3c>
   26918:	197ff804 	addi	r5,r3,-32
   2691c:	01000804 	movi	r4,32
   26920:	414ad83a 	srl	r5,r8,r5
   26924:	19002426 	beq	r3,r4,269b8 <__adddf3+0x89c>
   26928:	01001004 	movi	r4,64
   2692c:	20c7c83a 	sub	r3,r4,r3
   26930:	40c6983a 	sll	r3,r8,r3
   26934:	1c46b03a 	or	r3,r3,r17
   26938:	1806c03a 	cmpne	r3,r3,zero
   2693c:	28e2b03a 	or	r17,r5,r3
   26940:	0007883a 	mov	r3,zero
   26944:	003f2306 	br	265d4 <__alt_data_end+0xfffe7dd4>
   26948:	0007883a 	mov	r3,zero
   2694c:	5811883a 	mov	r8,r11
   26950:	00bfffc4 	movi	r2,-1
   26954:	0401ffc4 	movi	r16,2047
   26958:	003e7806 	br	2633c <__alt_data_end+0xfffe7b3c>
   2695c:	4462b03a 	or	r17,r8,r17
   26960:	8822c03a 	cmpne	r17,r17,zero
   26964:	0009883a 	mov	r4,zero
   26968:	003fa006 	br	267ec <__alt_data_end+0xfffe7fec>
   2696c:	4811883a 	mov	r8,r9
   26970:	3023883a 	mov	r17,r6
   26974:	0401ffc4 	movi	r16,2047
   26978:	003e0706 	br	26198 <__alt_data_end+0xfffe7998>
   2697c:	4811883a 	mov	r8,r9
   26980:	3023883a 	mov	r17,r6
   26984:	003e0406 	br	26198 <__alt_data_end+0xfffe7998>
   26988:	21fff804 	addi	r7,r4,-32
   2698c:	01400804 	movi	r5,32
   26990:	41ced83a 	srl	r7,r8,r7
   26994:	21400a26 	beq	r4,r5,269c0 <__adddf3+0x8a4>
   26998:	01401004 	movi	r5,64
   2699c:	2909c83a 	sub	r4,r5,r4
   269a0:	4108983a 	sll	r4,r8,r4
   269a4:	2448b03a 	or	r4,r4,r17
   269a8:	2008c03a 	cmpne	r4,r4,zero
   269ac:	3922b03a 	or	r17,r7,r4
   269b0:	0009883a 	mov	r4,zero
   269b4:	003f8d06 	br	267ec <__alt_data_end+0xfffe7fec>
   269b8:	0007883a 	mov	r3,zero
   269bc:	003fdd06 	br	26934 <__alt_data_end+0xfffe8134>
   269c0:	0009883a 	mov	r4,zero
   269c4:	003ff706 	br	269a4 <__alt_data_end+0xfffe81a4>

000269c8 <__divdf3>:
   269c8:	defff004 	addi	sp,sp,-64
   269cc:	dc800815 	stw	r18,32(sp)
   269d0:	2824d53a 	srli	r18,r5,20
   269d4:	dd800c15 	stw	r22,48(sp)
   269d8:	282cd7fa 	srli	r22,r5,31
   269dc:	dc000615 	stw	r16,24(sp)
   269e0:	04000434 	movhi	r16,16
   269e4:	843fffc4 	addi	r16,r16,-1
   269e8:	dfc00f15 	stw	ra,60(sp)
   269ec:	df000e15 	stw	fp,56(sp)
   269f0:	ddc00d15 	stw	r23,52(sp)
   269f4:	dd400b15 	stw	r21,44(sp)
   269f8:	dd000a15 	stw	r20,40(sp)
   269fc:	dcc00915 	stw	r19,36(sp)
   26a00:	dc400715 	stw	r17,28(sp)
   26a04:	9481ffcc 	andi	r18,r18,2047
   26a08:	2c20703a 	and	r16,r5,r16
   26a0c:	b2003fcc 	andi	r8,r22,255
   26a10:	90006126 	beq	r18,zero,26b98 <__divdf3+0x1d0>
   26a14:	0081ffc4 	movi	r2,2047
   26a18:	202b883a 	mov	r21,r4
   26a1c:	90803726 	beq	r18,r2,26afc <__divdf3+0x134>
   26a20:	80800434 	orhi	r2,r16,16
   26a24:	100490fa 	slli	r2,r2,3
   26a28:	2020d77a 	srli	r16,r4,29
   26a2c:	202a90fa 	slli	r21,r4,3
   26a30:	94bf0044 	addi	r18,r18,-1023
   26a34:	80a0b03a 	or	r16,r16,r2
   26a38:	0013883a 	mov	r9,zero
   26a3c:	000b883a 	mov	r5,zero
   26a40:	3806d53a 	srli	r3,r7,20
   26a44:	382ed7fa 	srli	r23,r7,31
   26a48:	04400434 	movhi	r17,16
   26a4c:	8c7fffc4 	addi	r17,r17,-1
   26a50:	18c1ffcc 	andi	r3,r3,2047
   26a54:	3029883a 	mov	r20,r6
   26a58:	3c62703a 	and	r17,r7,r17
   26a5c:	bf003fcc 	andi	fp,r23,255
   26a60:	18006e26 	beq	r3,zero,26c1c <__divdf3+0x254>
   26a64:	0081ffc4 	movi	r2,2047
   26a68:	18806626 	beq	r3,r2,26c04 <__divdf3+0x23c>
   26a6c:	88800434 	orhi	r2,r17,16
   26a70:	100490fa 	slli	r2,r2,3
   26a74:	3022d77a 	srli	r17,r6,29
   26a78:	302890fa 	slli	r20,r6,3
   26a7c:	18ff0044 	addi	r3,r3,-1023
   26a80:	88a2b03a 	or	r17,r17,r2
   26a84:	000f883a 	mov	r7,zero
   26a88:	b5e6f03a 	xor	r19,r22,r23
   26a8c:	3a4cb03a 	or	r6,r7,r9
   26a90:	008003c4 	movi	r2,15
   26a94:	9809883a 	mov	r4,r19
   26a98:	90c7c83a 	sub	r3,r18,r3
   26a9c:	9cc03fcc 	andi	r19,r19,255
   26aa0:	11809636 	bltu	r2,r6,26cfc <__divdf3+0x334>
   26aa4:	300c90ba 	slli	r6,r6,2
   26aa8:	008000b4 	movhi	r2,2
   26aac:	109aaf04 	addi	r2,r2,27324
   26ab0:	308d883a 	add	r6,r6,r2
   26ab4:	30800017 	ldw	r2,0(r6)
   26ab8:	1000683a 	jmp	r2
   26abc:	00026cfc 	xorhi	zero,zero,2483
   26ac0:	00026b34 	movhi	zero,2476
   26ac4:	00026cec 	andhi	zero,zero,2483
   26ac8:	00026b28 	cmpgeui	zero,zero,2476
   26acc:	00026cec 	andhi	zero,zero,2483
   26ad0:	00026cc0 	call	26cc <set_addrs_to_default+0xea0>
   26ad4:	00026cec 	andhi	zero,zero,2483
   26ad8:	00026b28 	cmpgeui	zero,zero,2476
   26adc:	00026b34 	movhi	zero,2476
   26ae0:	00026b34 	movhi	zero,2476
   26ae4:	00026cc0 	call	26cc <set_addrs_to_default+0xea0>
   26ae8:	00026b28 	cmpgeui	zero,zero,2476
   26aec:	00026b18 	cmpnei	zero,zero,2476
   26af0:	00026b18 	cmpnei	zero,zero,2476
   26af4:	00026b18 	cmpnei	zero,zero,2476
   26af8:	00027084 	movi	zero,2498
   26afc:	2404b03a 	or	r2,r4,r16
   26b00:	10006c1e 	bne	r2,zero,26cb4 <__divdf3+0x2ec>
   26b04:	02400204 	movi	r9,8
   26b08:	0021883a 	mov	r16,zero
   26b0c:	002b883a 	mov	r21,zero
   26b10:	01400084 	movi	r5,2
   26b14:	003fca06 	br	26a40 <__alt_data_end+0xfffe8240>
   26b18:	8023883a 	mov	r17,r16
   26b1c:	a829883a 	mov	r20,r21
   26b20:	4039883a 	mov	fp,r8
   26b24:	280f883a 	mov	r7,r5
   26b28:	00800084 	movi	r2,2
   26b2c:	3881601e 	bne	r7,r2,270b0 <__divdf3+0x6e8>
   26b30:	e027883a 	mov	r19,fp
   26b34:	9900004c 	andi	r4,r19,1
   26b38:	0081ffc4 	movi	r2,2047
   26b3c:	0021883a 	mov	r16,zero
   26b40:	002b883a 	mov	r21,zero
   26b44:	1004953a 	slli	r2,r2,20
   26b48:	20c03fcc 	andi	r3,r4,255
   26b4c:	01400434 	movhi	r5,16
   26b50:	297fffc4 	addi	r5,r5,-1
   26b54:	180697fa 	slli	r3,r3,31
   26b58:	8160703a 	and	r16,r16,r5
   26b5c:	80a0b03a 	or	r16,r16,r2
   26b60:	80c6b03a 	or	r3,r16,r3
   26b64:	a805883a 	mov	r2,r21
   26b68:	dfc00f17 	ldw	ra,60(sp)
   26b6c:	df000e17 	ldw	fp,56(sp)
   26b70:	ddc00d17 	ldw	r23,52(sp)
   26b74:	dd800c17 	ldw	r22,48(sp)
   26b78:	dd400b17 	ldw	r21,44(sp)
   26b7c:	dd000a17 	ldw	r20,40(sp)
   26b80:	dcc00917 	ldw	r19,36(sp)
   26b84:	dc800817 	ldw	r18,32(sp)
   26b88:	dc400717 	ldw	r17,28(sp)
   26b8c:	dc000617 	ldw	r16,24(sp)
   26b90:	dec01004 	addi	sp,sp,64
   26b94:	f800283a 	ret
   26b98:	2404b03a 	or	r2,r4,r16
   26b9c:	2023883a 	mov	r17,r4
   26ba0:	10003f26 	beq	r2,zero,26ca0 <__divdf3+0x2d8>
   26ba4:	80015e26 	beq	r16,zero,27120 <__divdf3+0x758>
   26ba8:	8009883a 	mov	r4,r16
   26bac:	d9800215 	stw	r6,8(sp)
   26bb0:	d9c00515 	stw	r7,20(sp)
   26bb4:	da000415 	stw	r8,16(sp)
   26bb8:	0028b040 	call	28b04 <__clzsi2>
   26bbc:	d9800217 	ldw	r6,8(sp)
   26bc0:	d9c00517 	ldw	r7,20(sp)
   26bc4:	da000417 	ldw	r8,16(sp)
   26bc8:	113ffd44 	addi	r4,r2,-11
   26bcc:	00c00704 	movi	r3,28
   26bd0:	19014f16 	blt	r3,r4,27110 <__divdf3+0x748>
   26bd4:	00c00744 	movi	r3,29
   26bd8:	157ffe04 	addi	r21,r2,-8
   26bdc:	1907c83a 	sub	r3,r3,r4
   26be0:	8560983a 	sll	r16,r16,r21
   26be4:	88c6d83a 	srl	r3,r17,r3
   26be8:	8d6a983a 	sll	r21,r17,r21
   26bec:	1c20b03a 	or	r16,r3,r16
   26bf0:	1080fcc4 	addi	r2,r2,1011
   26bf4:	00a5c83a 	sub	r18,zero,r2
   26bf8:	0013883a 	mov	r9,zero
   26bfc:	000b883a 	mov	r5,zero
   26c00:	003f8f06 	br	26a40 <__alt_data_end+0xfffe8240>
   26c04:	3444b03a 	or	r2,r6,r17
   26c08:	1000231e 	bne	r2,zero,26c98 <__divdf3+0x2d0>
   26c0c:	0023883a 	mov	r17,zero
   26c10:	0029883a 	mov	r20,zero
   26c14:	01c00084 	movi	r7,2
   26c18:	003f9b06 	br	26a88 <__alt_data_end+0xfffe8288>
   26c1c:	3444b03a 	or	r2,r6,r17
   26c20:	10001926 	beq	r2,zero,26c88 <__divdf3+0x2c0>
   26c24:	88014b26 	beq	r17,zero,27154 <__divdf3+0x78c>
   26c28:	8809883a 	mov	r4,r17
   26c2c:	d9400115 	stw	r5,4(sp)
   26c30:	d9800215 	stw	r6,8(sp)
   26c34:	da000415 	stw	r8,16(sp)
   26c38:	da400315 	stw	r9,12(sp)
   26c3c:	0028b040 	call	28b04 <__clzsi2>
   26c40:	d9400117 	ldw	r5,4(sp)
   26c44:	d9800217 	ldw	r6,8(sp)
   26c48:	da000417 	ldw	r8,16(sp)
   26c4c:	da400317 	ldw	r9,12(sp)
   26c50:	113ffd44 	addi	r4,r2,-11
   26c54:	00c00704 	movi	r3,28
   26c58:	19013a16 	blt	r3,r4,27144 <__divdf3+0x77c>
   26c5c:	00c00744 	movi	r3,29
   26c60:	153ffe04 	addi	r20,r2,-8
   26c64:	1907c83a 	sub	r3,r3,r4
   26c68:	8d22983a 	sll	r17,r17,r20
   26c6c:	30c6d83a 	srl	r3,r6,r3
   26c70:	3528983a 	sll	r20,r6,r20
   26c74:	1c62b03a 	or	r17,r3,r17
   26c78:	1080fcc4 	addi	r2,r2,1011
   26c7c:	0087c83a 	sub	r3,zero,r2
   26c80:	000f883a 	mov	r7,zero
   26c84:	003f8006 	br	26a88 <__alt_data_end+0xfffe8288>
   26c88:	0023883a 	mov	r17,zero
   26c8c:	0029883a 	mov	r20,zero
   26c90:	01c00044 	movi	r7,1
   26c94:	003f7c06 	br	26a88 <__alt_data_end+0xfffe8288>
   26c98:	01c000c4 	movi	r7,3
   26c9c:	003f7a06 	br	26a88 <__alt_data_end+0xfffe8288>
   26ca0:	02400104 	movi	r9,4
   26ca4:	0021883a 	mov	r16,zero
   26ca8:	002b883a 	mov	r21,zero
   26cac:	01400044 	movi	r5,1
   26cb0:	003f6306 	br	26a40 <__alt_data_end+0xfffe8240>
   26cb4:	02400304 	movi	r9,12
   26cb8:	014000c4 	movi	r5,3
   26cbc:	003f6006 	br	26a40 <__alt_data_end+0xfffe8240>
   26cc0:	04000434 	movhi	r16,16
   26cc4:	0009883a 	mov	r4,zero
   26cc8:	843fffc4 	addi	r16,r16,-1
   26ccc:	057fffc4 	movi	r21,-1
   26cd0:	0081ffc4 	movi	r2,2047
   26cd4:	003f9b06 	br	26b44 <__alt_data_end+0xfffe8344>
   26cd8:	00c00044 	movi	r3,1
   26cdc:	1887c83a 	sub	r3,r3,r2
   26ce0:	01000e04 	movi	r4,56
   26ce4:	20c1530e 	bge	r4,r3,27234 <__divdf3+0x86c>
   26ce8:	9900004c 	andi	r4,r19,1
   26cec:	0005883a 	mov	r2,zero
   26cf0:	0021883a 	mov	r16,zero
   26cf4:	002b883a 	mov	r21,zero
   26cf8:	003f9206 	br	26b44 <__alt_data_end+0xfffe8344>
   26cfc:	8c012e36 	bltu	r17,r16,271b8 <__divdf3+0x7f0>
   26d00:	84412c26 	beq	r16,r17,271b4 <__divdf3+0x7ec>
   26d04:	a82f883a 	mov	r23,r21
   26d08:	18ffffc4 	addi	r3,r3,-1
   26d0c:	002b883a 	mov	r21,zero
   26d10:	a004d63a 	srli	r2,r20,24
   26d14:	8822923a 	slli	r17,r17,8
   26d18:	a028923a 	slli	r20,r20,8
   26d1c:	8009883a 	mov	r4,r16
   26d20:	88acb03a 	or	r22,r17,r2
   26d24:	dd000015 	stw	r20,0(sp)
   26d28:	b028d43a 	srli	r20,r22,16
   26d2c:	d8c00215 	stw	r3,8(sp)
   26d30:	b4bfffcc 	andi	r18,r22,65535
   26d34:	a00b883a 	mov	r5,r20
   26d38:	0025e3c0 	call	25e3c <__udivsi3>
   26d3c:	100b883a 	mov	r5,r2
   26d40:	9009883a 	mov	r4,r18
   26d44:	1023883a 	mov	r17,r2
   26d48:	0025ef80 	call	25ef8 <__mulsi3>
   26d4c:	8009883a 	mov	r4,r16
   26d50:	a00b883a 	mov	r5,r20
   26d54:	1039883a 	mov	fp,r2
   26d58:	0025ea00 	call	25ea0 <__umodsi3>
   26d5c:	1004943a 	slli	r2,r2,16
   26d60:	b808d43a 	srli	r4,r23,16
   26d64:	d8c00217 	ldw	r3,8(sp)
   26d68:	2084b03a 	or	r2,r4,r2
   26d6c:	1700062e 	bgeu	r2,fp,26d88 <__divdf3+0x3c0>
   26d70:	1585883a 	add	r2,r2,r22
   26d74:	893fffc4 	addi	r4,r17,-1
   26d78:	15811d36 	bltu	r2,r22,271f0 <__divdf3+0x828>
   26d7c:	17011c2e 	bgeu	r2,fp,271f0 <__divdf3+0x828>
   26d80:	8c7fff84 	addi	r17,r17,-2
   26d84:	1585883a 	add	r2,r2,r22
   26d88:	1739c83a 	sub	fp,r2,fp
   26d8c:	a00b883a 	mov	r5,r20
   26d90:	e009883a 	mov	r4,fp
   26d94:	d8c00215 	stw	r3,8(sp)
   26d98:	0025e3c0 	call	25e3c <__udivsi3>
   26d9c:	100b883a 	mov	r5,r2
   26da0:	9009883a 	mov	r4,r18
   26da4:	1021883a 	mov	r16,r2
   26da8:	0025ef80 	call	25ef8 <__mulsi3>
   26dac:	a00b883a 	mov	r5,r20
   26db0:	e009883a 	mov	r4,fp
   26db4:	d8800415 	stw	r2,16(sp)
   26db8:	0025ea00 	call	25ea0 <__umodsi3>
   26dbc:	1004943a 	slli	r2,r2,16
   26dc0:	da000417 	ldw	r8,16(sp)
   26dc4:	bdffffcc 	andi	r23,r23,65535
   26dc8:	b884b03a 	or	r2,r23,r2
   26dcc:	d8c00217 	ldw	r3,8(sp)
   26dd0:	1200062e 	bgeu	r2,r8,26dec <__divdf3+0x424>
   26dd4:	1585883a 	add	r2,r2,r22
   26dd8:	813fffc4 	addi	r4,r16,-1
   26ddc:	15810236 	bltu	r2,r22,271e8 <__divdf3+0x820>
   26de0:	1201012e 	bgeu	r2,r8,271e8 <__divdf3+0x820>
   26de4:	843fff84 	addi	r16,r16,-2
   26de8:	1585883a 	add	r2,r2,r22
   26dec:	8822943a 	slli	r17,r17,16
   26df0:	d9800017 	ldw	r6,0(sp)
   26df4:	1211c83a 	sub	r8,r2,r8
   26df8:	8c22b03a 	or	r17,r17,r16
   26dfc:	373fffcc 	andi	fp,r6,65535
   26e00:	8abfffcc 	andi	r10,r17,65535
   26e04:	8820d43a 	srli	r16,r17,16
   26e08:	5009883a 	mov	r4,r10
   26e0c:	e00b883a 	mov	r5,fp
   26e10:	302ed43a 	srli	r23,r6,16
   26e14:	d8c00215 	stw	r3,8(sp)
   26e18:	da000415 	stw	r8,16(sp)
   26e1c:	da800115 	stw	r10,4(sp)
   26e20:	0025ef80 	call	25ef8 <__mulsi3>
   26e24:	800b883a 	mov	r5,r16
   26e28:	e009883a 	mov	r4,fp
   26e2c:	d8800515 	stw	r2,20(sp)
   26e30:	0025ef80 	call	25ef8 <__mulsi3>
   26e34:	8009883a 	mov	r4,r16
   26e38:	b80b883a 	mov	r5,r23
   26e3c:	d8800315 	stw	r2,12(sp)
   26e40:	0025ef80 	call	25ef8 <__mulsi3>
   26e44:	da800117 	ldw	r10,4(sp)
   26e48:	b80b883a 	mov	r5,r23
   26e4c:	1021883a 	mov	r16,r2
   26e50:	5009883a 	mov	r4,r10
   26e54:	0025ef80 	call	25ef8 <__mulsi3>
   26e58:	d9c00517 	ldw	r7,20(sp)
   26e5c:	da400317 	ldw	r9,12(sp)
   26e60:	d8c00217 	ldw	r3,8(sp)
   26e64:	3808d43a 	srli	r4,r7,16
   26e68:	1245883a 	add	r2,r2,r9
   26e6c:	da000417 	ldw	r8,16(sp)
   26e70:	2085883a 	add	r2,r4,r2
   26e74:	1240022e 	bgeu	r2,r9,26e80 <__divdf3+0x4b8>
   26e78:	01000074 	movhi	r4,1
   26e7c:	8121883a 	add	r16,r16,r4
   26e80:	1008d43a 	srli	r4,r2,16
   26e84:	1004943a 	slli	r2,r2,16
   26e88:	39ffffcc 	andi	r7,r7,65535
   26e8c:	2409883a 	add	r4,r4,r16
   26e90:	11c5883a 	add	r2,r2,r7
   26e94:	4100bb36 	bltu	r8,r4,27184 <__divdf3+0x7bc>
   26e98:	4100d726 	beq	r8,r4,271f8 <__divdf3+0x830>
   26e9c:	4109c83a 	sub	r4,r8,r4
   26ea0:	a8a1c83a 	sub	r16,r21,r2
   26ea4:	ac2b803a 	cmpltu	r21,r21,r16
   26ea8:	256bc83a 	sub	r21,r4,r21
   26eac:	b540d926 	beq	r22,r21,27214 <__divdf3+0x84c>
   26eb0:	a00b883a 	mov	r5,r20
   26eb4:	a809883a 	mov	r4,r21
   26eb8:	d8c00215 	stw	r3,8(sp)
   26ebc:	0025e3c0 	call	25e3c <__udivsi3>
   26ec0:	100b883a 	mov	r5,r2
   26ec4:	9009883a 	mov	r4,r18
   26ec8:	d8800515 	stw	r2,20(sp)
   26ecc:	0025ef80 	call	25ef8 <__mulsi3>
   26ed0:	a809883a 	mov	r4,r21
   26ed4:	a00b883a 	mov	r5,r20
   26ed8:	d8800415 	stw	r2,16(sp)
   26edc:	0025ea00 	call	25ea0 <__umodsi3>
   26ee0:	1004943a 	slli	r2,r2,16
   26ee4:	8008d43a 	srli	r4,r16,16
   26ee8:	da000417 	ldw	r8,16(sp)
   26eec:	d8c00217 	ldw	r3,8(sp)
   26ef0:	2084b03a 	or	r2,r4,r2
   26ef4:	d9c00517 	ldw	r7,20(sp)
   26ef8:	1200062e 	bgeu	r2,r8,26f14 <__divdf3+0x54c>
   26efc:	1585883a 	add	r2,r2,r22
   26f00:	393fffc4 	addi	r4,r7,-1
   26f04:	1580c536 	bltu	r2,r22,2721c <__divdf3+0x854>
   26f08:	1200c42e 	bgeu	r2,r8,2721c <__divdf3+0x854>
   26f0c:	39ffff84 	addi	r7,r7,-2
   26f10:	1585883a 	add	r2,r2,r22
   26f14:	122bc83a 	sub	r21,r2,r8
   26f18:	a00b883a 	mov	r5,r20
   26f1c:	a809883a 	mov	r4,r21
   26f20:	d8c00215 	stw	r3,8(sp)
   26f24:	d9c00515 	stw	r7,20(sp)
   26f28:	0025e3c0 	call	25e3c <__udivsi3>
   26f2c:	9009883a 	mov	r4,r18
   26f30:	100b883a 	mov	r5,r2
   26f34:	d8800415 	stw	r2,16(sp)
   26f38:	0025ef80 	call	25ef8 <__mulsi3>
   26f3c:	a809883a 	mov	r4,r21
   26f40:	a00b883a 	mov	r5,r20
   26f44:	1025883a 	mov	r18,r2
   26f48:	0025ea00 	call	25ea0 <__umodsi3>
   26f4c:	1004943a 	slli	r2,r2,16
   26f50:	813fffcc 	andi	r4,r16,65535
   26f54:	d8c00217 	ldw	r3,8(sp)
   26f58:	20a0b03a 	or	r16,r4,r2
   26f5c:	d9c00517 	ldw	r7,20(sp)
   26f60:	da000417 	ldw	r8,16(sp)
   26f64:	8480062e 	bgeu	r16,r18,26f80 <__divdf3+0x5b8>
   26f68:	85a1883a 	add	r16,r16,r22
   26f6c:	40bfffc4 	addi	r2,r8,-1
   26f70:	8580ac36 	bltu	r16,r22,27224 <__divdf3+0x85c>
   26f74:	8480ab2e 	bgeu	r16,r18,27224 <__divdf3+0x85c>
   26f78:	423fff84 	addi	r8,r8,-2
   26f7c:	85a1883a 	add	r16,r16,r22
   26f80:	3804943a 	slli	r2,r7,16
   26f84:	84a1c83a 	sub	r16,r16,r18
   26f88:	e009883a 	mov	r4,fp
   26f8c:	1228b03a 	or	r20,r2,r8
   26f90:	a1ffffcc 	andi	r7,r20,65535
   26f94:	a024d43a 	srli	r18,r20,16
   26f98:	380b883a 	mov	r5,r7
   26f9c:	d8c00215 	stw	r3,8(sp)
   26fa0:	d9c00515 	stw	r7,20(sp)
   26fa4:	0025ef80 	call	25ef8 <__mulsi3>
   26fa8:	900b883a 	mov	r5,r18
   26fac:	e009883a 	mov	r4,fp
   26fb0:	102b883a 	mov	r21,r2
   26fb4:	0025ef80 	call	25ef8 <__mulsi3>
   26fb8:	900b883a 	mov	r5,r18
   26fbc:	b809883a 	mov	r4,r23
   26fc0:	1039883a 	mov	fp,r2
   26fc4:	0025ef80 	call	25ef8 <__mulsi3>
   26fc8:	d9c00517 	ldw	r7,20(sp)
   26fcc:	b80b883a 	mov	r5,r23
   26fd0:	1025883a 	mov	r18,r2
   26fd4:	3809883a 	mov	r4,r7
   26fd8:	0025ef80 	call	25ef8 <__mulsi3>
   26fdc:	a808d43a 	srli	r4,r21,16
   26fe0:	1705883a 	add	r2,r2,fp
   26fe4:	d8c00217 	ldw	r3,8(sp)
   26fe8:	2085883a 	add	r2,r4,r2
   26fec:	1700022e 	bgeu	r2,fp,26ff8 <__divdf3+0x630>
   26ff0:	01000074 	movhi	r4,1
   26ff4:	9125883a 	add	r18,r18,r4
   26ff8:	1008d43a 	srli	r4,r2,16
   26ffc:	1004943a 	slli	r2,r2,16
   27000:	ad7fffcc 	andi	r21,r21,65535
   27004:	2489883a 	add	r4,r4,r18
   27008:	1545883a 	add	r2,r2,r21
   2700c:	81003836 	bltu	r16,r4,270f0 <__divdf3+0x728>
   27010:	81003626 	beq	r16,r4,270ec <__divdf3+0x724>
   27014:	a5000054 	ori	r20,r20,1
   27018:	1880ffc4 	addi	r2,r3,1023
   2701c:	00bf2e0e 	bge	zero,r2,26cd8 <__alt_data_end+0xfffe84d8>
   27020:	a10001cc 	andi	r4,r20,7
   27024:	20000726 	beq	r4,zero,27044 <__divdf3+0x67c>
   27028:	a10003cc 	andi	r4,r20,15
   2702c:	01400104 	movi	r5,4
   27030:	21400426 	beq	r4,r5,27044 <__divdf3+0x67c>
   27034:	a149883a 	add	r4,r20,r5
   27038:	2529803a 	cmpltu	r20,r4,r20
   2703c:	8d23883a 	add	r17,r17,r20
   27040:	2029883a 	mov	r20,r4
   27044:	8900402c 	andhi	r4,r17,256
   27048:	20000426 	beq	r4,zero,2705c <__divdf3+0x694>
   2704c:	18810004 	addi	r2,r3,1024
   27050:	00ffc034 	movhi	r3,65280
   27054:	18ffffc4 	addi	r3,r3,-1
   27058:	88e2703a 	and	r17,r17,r3
   2705c:	00c1ff84 	movi	r3,2046
   27060:	18beb416 	blt	r3,r2,26b34 <__alt_data_end+0xfffe8334>
   27064:	a028d0fa 	srli	r20,r20,3
   27068:	882a977a 	slli	r21,r17,29
   2706c:	8820927a 	slli	r16,r17,9
   27070:	1081ffcc 	andi	r2,r2,2047
   27074:	ad2ab03a 	or	r21,r21,r20
   27078:	8020d33a 	srli	r16,r16,12
   2707c:	9900004c 	andi	r4,r19,1
   27080:	003eb006 	br	26b44 <__alt_data_end+0xfffe8344>
   27084:	8080022c 	andhi	r2,r16,8
   27088:	10001226 	beq	r2,zero,270d4 <__divdf3+0x70c>
   2708c:	8880022c 	andhi	r2,r17,8
   27090:	1000101e 	bne	r2,zero,270d4 <__divdf3+0x70c>
   27094:	00800434 	movhi	r2,16
   27098:	8c000234 	orhi	r16,r17,8
   2709c:	10bfffc4 	addi	r2,r2,-1
   270a0:	b809883a 	mov	r4,r23
   270a4:	80a0703a 	and	r16,r16,r2
   270a8:	a02b883a 	mov	r21,r20
   270ac:	003f0806 	br	26cd0 <__alt_data_end+0xfffe84d0>
   270b0:	008000c4 	movi	r2,3
   270b4:	3880b126 	beq	r7,r2,2737c <__divdf3+0x9b4>
   270b8:	00800044 	movi	r2,1
   270bc:	38805b1e 	bne	r7,r2,2722c <__divdf3+0x864>
   270c0:	e009883a 	mov	r4,fp
   270c4:	0005883a 	mov	r2,zero
   270c8:	0021883a 	mov	r16,zero
   270cc:	002b883a 	mov	r21,zero
   270d0:	003e9c06 	br	26b44 <__alt_data_end+0xfffe8344>
   270d4:	00800434 	movhi	r2,16
   270d8:	84000234 	orhi	r16,r16,8
   270dc:	10bfffc4 	addi	r2,r2,-1
   270e0:	b009883a 	mov	r4,r22
   270e4:	80a0703a 	and	r16,r16,r2
   270e8:	003ef906 	br	26cd0 <__alt_data_end+0xfffe84d0>
   270ec:	103fca26 	beq	r2,zero,27018 <__alt_data_end+0xfffe8818>
   270f0:	b421883a 	add	r16,r22,r16
   270f4:	a17fffc4 	addi	r5,r20,-1
   270f8:	8580422e 	bgeu	r16,r22,27204 <__divdf3+0x83c>
   270fc:	2829883a 	mov	r20,r5
   27100:	813fc41e 	bne	r16,r4,27014 <__alt_data_end+0xfffe8814>
   27104:	d9800017 	ldw	r6,0(sp)
   27108:	30bfc21e 	bne	r6,r2,27014 <__alt_data_end+0xfffe8814>
   2710c:	003fc206 	br	27018 <__alt_data_end+0xfffe8818>
   27110:	143ff604 	addi	r16,r2,-40
   27114:	8c20983a 	sll	r16,r17,r16
   27118:	002b883a 	mov	r21,zero
   2711c:	003eb406 	br	26bf0 <__alt_data_end+0xfffe83f0>
   27120:	d9800215 	stw	r6,8(sp)
   27124:	d9c00515 	stw	r7,20(sp)
   27128:	da000415 	stw	r8,16(sp)
   2712c:	0028b040 	call	28b04 <__clzsi2>
   27130:	10800804 	addi	r2,r2,32
   27134:	da000417 	ldw	r8,16(sp)
   27138:	d9c00517 	ldw	r7,20(sp)
   2713c:	d9800217 	ldw	r6,8(sp)
   27140:	003ea106 	br	26bc8 <__alt_data_end+0xfffe83c8>
   27144:	147ff604 	addi	r17,r2,-40
   27148:	3462983a 	sll	r17,r6,r17
   2714c:	0029883a 	mov	r20,zero
   27150:	003ec906 	br	26c78 <__alt_data_end+0xfffe8478>
   27154:	3009883a 	mov	r4,r6
   27158:	d9400115 	stw	r5,4(sp)
   2715c:	d9800215 	stw	r6,8(sp)
   27160:	da000415 	stw	r8,16(sp)
   27164:	da400315 	stw	r9,12(sp)
   27168:	0028b040 	call	28b04 <__clzsi2>
   2716c:	10800804 	addi	r2,r2,32
   27170:	da400317 	ldw	r9,12(sp)
   27174:	da000417 	ldw	r8,16(sp)
   27178:	d9800217 	ldw	r6,8(sp)
   2717c:	d9400117 	ldw	r5,4(sp)
   27180:	003eb306 	br	26c50 <__alt_data_end+0xfffe8450>
   27184:	d9800017 	ldw	r6,0(sp)
   27188:	a9ab883a 	add	r21,r21,r6
   2718c:	a98b803a 	cmpltu	r5,r21,r6
   27190:	2d8b883a 	add	r5,r5,r22
   27194:	2a11883a 	add	r8,r5,r8
   27198:	897fffc4 	addi	r5,r17,-1
   2719c:	b2000c2e 	bgeu	r22,r8,271d0 <__divdf3+0x808>
   271a0:	41003f36 	bltu	r8,r4,272a0 <__divdf3+0x8d8>
   271a4:	22006c26 	beq	r4,r8,27358 <__divdf3+0x990>
   271a8:	4109c83a 	sub	r4,r8,r4
   271ac:	2823883a 	mov	r17,r5
   271b0:	003f3b06 	br	26ea0 <__alt_data_end+0xfffe86a0>
   271b4:	ad3ed336 	bltu	r21,r20,26d04 <__alt_data_end+0xfffe8504>
   271b8:	a804d07a 	srli	r2,r21,1
   271bc:	802e97fa 	slli	r23,r16,31
   271c0:	a82a97fa 	slli	r21,r21,31
   271c4:	8020d07a 	srli	r16,r16,1
   271c8:	b8aeb03a 	or	r23,r23,r2
   271cc:	003ed006 	br	26d10 <__alt_data_end+0xfffe8510>
   271d0:	b23ff51e 	bne	r22,r8,271a8 <__alt_data_end+0xfffe89a8>
   271d4:	d9800017 	ldw	r6,0(sp)
   271d8:	a9bff12e 	bgeu	r21,r6,271a0 <__alt_data_end+0xfffe89a0>
   271dc:	b109c83a 	sub	r4,r22,r4
   271e0:	2823883a 	mov	r17,r5
   271e4:	003f2e06 	br	26ea0 <__alt_data_end+0xfffe86a0>
   271e8:	2021883a 	mov	r16,r4
   271ec:	003eff06 	br	26dec <__alt_data_end+0xfffe85ec>
   271f0:	2023883a 	mov	r17,r4
   271f4:	003ee406 	br	26d88 <__alt_data_end+0xfffe8588>
   271f8:	a8bfe236 	bltu	r21,r2,27184 <__alt_data_end+0xfffe8984>
   271fc:	0009883a 	mov	r4,zero
   27200:	003f2706 	br	26ea0 <__alt_data_end+0xfffe86a0>
   27204:	81002d36 	bltu	r16,r4,272bc <__divdf3+0x8f4>
   27208:	24005626 	beq	r4,r16,27364 <__divdf3+0x99c>
   2720c:	2829883a 	mov	r20,r5
   27210:	003f8006 	br	27014 <__alt_data_end+0xfffe8814>
   27214:	053fffc4 	movi	r20,-1
   27218:	003f7f06 	br	27018 <__alt_data_end+0xfffe8818>
   2721c:	200f883a 	mov	r7,r4
   27220:	003f3c06 	br	26f14 <__alt_data_end+0xfffe8714>
   27224:	1011883a 	mov	r8,r2
   27228:	003f5506 	br	26f80 <__alt_data_end+0xfffe8780>
   2722c:	e027883a 	mov	r19,fp
   27230:	003f7906 	br	27018 <__alt_data_end+0xfffe8818>
   27234:	010007c4 	movi	r4,31
   27238:	20c02816 	blt	r4,r3,272dc <__divdf3+0x914>
   2723c:	00800804 	movi	r2,32
   27240:	10c5c83a 	sub	r2,r2,r3
   27244:	888a983a 	sll	r5,r17,r2
   27248:	a0c8d83a 	srl	r4,r20,r3
   2724c:	a084983a 	sll	r2,r20,r2
   27250:	88e2d83a 	srl	r17,r17,r3
   27254:	2906b03a 	or	r3,r5,r4
   27258:	1004c03a 	cmpne	r2,r2,zero
   2725c:	1886b03a 	or	r3,r3,r2
   27260:	188001cc 	andi	r2,r3,7
   27264:	10000726 	beq	r2,zero,27284 <__divdf3+0x8bc>
   27268:	188003cc 	andi	r2,r3,15
   2726c:	01000104 	movi	r4,4
   27270:	11000426 	beq	r2,r4,27284 <__divdf3+0x8bc>
   27274:	1805883a 	mov	r2,r3
   27278:	10c00104 	addi	r3,r2,4
   2727c:	1885803a 	cmpltu	r2,r3,r2
   27280:	88a3883a 	add	r17,r17,r2
   27284:	8880202c 	andhi	r2,r17,128
   27288:	10002926 	beq	r2,zero,27330 <__divdf3+0x968>
   2728c:	9900004c 	andi	r4,r19,1
   27290:	00800044 	movi	r2,1
   27294:	0021883a 	mov	r16,zero
   27298:	002b883a 	mov	r21,zero
   2729c:	003e2906 	br	26b44 <__alt_data_end+0xfffe8344>
   272a0:	d9800017 	ldw	r6,0(sp)
   272a4:	8c7fff84 	addi	r17,r17,-2
   272a8:	a9ab883a 	add	r21,r21,r6
   272ac:	a98b803a 	cmpltu	r5,r21,r6
   272b0:	2d8b883a 	add	r5,r5,r22
   272b4:	2a11883a 	add	r8,r5,r8
   272b8:	003ef806 	br	26e9c <__alt_data_end+0xfffe869c>
   272bc:	d9800017 	ldw	r6,0(sp)
   272c0:	318f883a 	add	r7,r6,r6
   272c4:	398b803a 	cmpltu	r5,r7,r6
   272c8:	2d8d883a 	add	r6,r5,r22
   272cc:	81a1883a 	add	r16,r16,r6
   272d0:	a17fff84 	addi	r5,r20,-2
   272d4:	d9c00015 	stw	r7,0(sp)
   272d8:	003f8806 	br	270fc <__alt_data_end+0xfffe88fc>
   272dc:	013ff844 	movi	r4,-31
   272e0:	2085c83a 	sub	r2,r4,r2
   272e4:	8888d83a 	srl	r4,r17,r2
   272e8:	00800804 	movi	r2,32
   272ec:	18802126 	beq	r3,r2,27374 <__divdf3+0x9ac>
   272f0:	04001004 	movi	r16,64
   272f4:	80c7c83a 	sub	r3,r16,r3
   272f8:	88e0983a 	sll	r16,r17,r3
   272fc:	8504b03a 	or	r2,r16,r20
   27300:	1004c03a 	cmpne	r2,r2,zero
   27304:	2084b03a 	or	r2,r4,r2
   27308:	144001cc 	andi	r17,r2,7
   2730c:	88000d1e 	bne	r17,zero,27344 <__divdf3+0x97c>
   27310:	0021883a 	mov	r16,zero
   27314:	102ad0fa 	srli	r21,r2,3
   27318:	9900004c 	andi	r4,r19,1
   2731c:	0005883a 	mov	r2,zero
   27320:	ac6ab03a 	or	r21,r21,r17
   27324:	003e0706 	br	26b44 <__alt_data_end+0xfffe8344>
   27328:	1007883a 	mov	r3,r2
   2732c:	0023883a 	mov	r17,zero
   27330:	8820927a 	slli	r16,r17,9
   27334:	1805883a 	mov	r2,r3
   27338:	8822977a 	slli	r17,r17,29
   2733c:	8020d33a 	srli	r16,r16,12
   27340:	003ff406 	br	27314 <__alt_data_end+0xfffe8b14>
   27344:	10c003cc 	andi	r3,r2,15
   27348:	01000104 	movi	r4,4
   2734c:	193ff626 	beq	r3,r4,27328 <__alt_data_end+0xfffe8b28>
   27350:	0023883a 	mov	r17,zero
   27354:	003fc806 	br	27278 <__alt_data_end+0xfffe8a78>
   27358:	a8bfd136 	bltu	r21,r2,272a0 <__alt_data_end+0xfffe8aa0>
   2735c:	2823883a 	mov	r17,r5
   27360:	003fa606 	br	271fc <__alt_data_end+0xfffe89fc>
   27364:	d9800017 	ldw	r6,0(sp)
   27368:	30bfd436 	bltu	r6,r2,272bc <__alt_data_end+0xfffe8abc>
   2736c:	2829883a 	mov	r20,r5
   27370:	003f6406 	br	27104 <__alt_data_end+0xfffe8904>
   27374:	0021883a 	mov	r16,zero
   27378:	003fe006 	br	272fc <__alt_data_end+0xfffe8afc>
   2737c:	00800434 	movhi	r2,16
   27380:	8c000234 	orhi	r16,r17,8
   27384:	10bfffc4 	addi	r2,r2,-1
   27388:	e009883a 	mov	r4,fp
   2738c:	80a0703a 	and	r16,r16,r2
   27390:	a02b883a 	mov	r21,r20
   27394:	003e4e06 	br	26cd0 <__alt_data_end+0xfffe84d0>

00027398 <__eqdf2>:
   27398:	2804d53a 	srli	r2,r5,20
   2739c:	3806d53a 	srli	r3,r7,20
   273a0:	02000434 	movhi	r8,16
   273a4:	423fffc4 	addi	r8,r8,-1
   273a8:	1081ffcc 	andi	r2,r2,2047
   273ac:	0281ffc4 	movi	r10,2047
   273b0:	2a12703a 	and	r9,r5,r8
   273b4:	18c1ffcc 	andi	r3,r3,2047
   273b8:	3a10703a 	and	r8,r7,r8
   273bc:	280ad7fa 	srli	r5,r5,31
   273c0:	380ed7fa 	srli	r7,r7,31
   273c4:	12801026 	beq	r2,r10,27408 <__eqdf2+0x70>
   273c8:	0281ffc4 	movi	r10,2047
   273cc:	1a800a26 	beq	r3,r10,273f8 <__eqdf2+0x60>
   273d0:	10c00226 	beq	r2,r3,273dc <__eqdf2+0x44>
   273d4:	00800044 	movi	r2,1
   273d8:	f800283a 	ret
   273dc:	4a3ffd1e 	bne	r9,r8,273d4 <__alt_data_end+0xfffe8bd4>
   273e0:	21bffc1e 	bne	r4,r6,273d4 <__alt_data_end+0xfffe8bd4>
   273e4:	29c00c26 	beq	r5,r7,27418 <__eqdf2+0x80>
   273e8:	103ffa1e 	bne	r2,zero,273d4 <__alt_data_end+0xfffe8bd4>
   273ec:	2244b03a 	or	r2,r4,r9
   273f0:	1004c03a 	cmpne	r2,r2,zero
   273f4:	f800283a 	ret
   273f8:	3214b03a 	or	r10,r6,r8
   273fc:	503ff426 	beq	r10,zero,273d0 <__alt_data_end+0xfffe8bd0>
   27400:	00800044 	movi	r2,1
   27404:	f800283a 	ret
   27408:	2254b03a 	or	r10,r4,r9
   2740c:	503fee26 	beq	r10,zero,273c8 <__alt_data_end+0xfffe8bc8>
   27410:	00800044 	movi	r2,1
   27414:	f800283a 	ret
   27418:	0005883a 	mov	r2,zero
   2741c:	f800283a 	ret

00027420 <__gedf2>:
   27420:	2804d53a 	srli	r2,r5,20
   27424:	3806d53a 	srli	r3,r7,20
   27428:	02000434 	movhi	r8,16
   2742c:	423fffc4 	addi	r8,r8,-1
   27430:	1081ffcc 	andi	r2,r2,2047
   27434:	0241ffc4 	movi	r9,2047
   27438:	2a14703a 	and	r10,r5,r8
   2743c:	18c1ffcc 	andi	r3,r3,2047
   27440:	3a10703a 	and	r8,r7,r8
   27444:	280ad7fa 	srli	r5,r5,31
   27448:	380ed7fa 	srli	r7,r7,31
   2744c:	12401d26 	beq	r2,r9,274c4 <__gedf2+0xa4>
   27450:	0241ffc4 	movi	r9,2047
   27454:	1a401226 	beq	r3,r9,274a0 <__gedf2+0x80>
   27458:	1000081e 	bne	r2,zero,2747c <__gedf2+0x5c>
   2745c:	2296b03a 	or	r11,r4,r10
   27460:	5813003a 	cmpeq	r9,r11,zero
   27464:	1800091e 	bne	r3,zero,2748c <__gedf2+0x6c>
   27468:	3218b03a 	or	r12,r6,r8
   2746c:	6000071e 	bne	r12,zero,2748c <__gedf2+0x6c>
   27470:	0005883a 	mov	r2,zero
   27474:	5800101e 	bne	r11,zero,274b8 <__gedf2+0x98>
   27478:	f800283a 	ret
   2747c:	18000c1e 	bne	r3,zero,274b0 <__gedf2+0x90>
   27480:	3212b03a 	or	r9,r6,r8
   27484:	48000c26 	beq	r9,zero,274b8 <__gedf2+0x98>
   27488:	0013883a 	mov	r9,zero
   2748c:	39c03fcc 	andi	r7,r7,255
   27490:	48000826 	beq	r9,zero,274b4 <__gedf2+0x94>
   27494:	38000926 	beq	r7,zero,274bc <__gedf2+0x9c>
   27498:	00800044 	movi	r2,1
   2749c:	f800283a 	ret
   274a0:	3212b03a 	or	r9,r6,r8
   274a4:	483fec26 	beq	r9,zero,27458 <__alt_data_end+0xfffe8c58>
   274a8:	00bfff84 	movi	r2,-2
   274ac:	f800283a 	ret
   274b0:	39c03fcc 	andi	r7,r7,255
   274b4:	29c00626 	beq	r5,r7,274d0 <__gedf2+0xb0>
   274b8:	283ff726 	beq	r5,zero,27498 <__alt_data_end+0xfffe8c98>
   274bc:	00bfffc4 	movi	r2,-1
   274c0:	f800283a 	ret
   274c4:	2292b03a 	or	r9,r4,r10
   274c8:	483fe126 	beq	r9,zero,27450 <__alt_data_end+0xfffe8c50>
   274cc:	003ff606 	br	274a8 <__alt_data_end+0xfffe8ca8>
   274d0:	18bff916 	blt	r3,r2,274b8 <__alt_data_end+0xfffe8cb8>
   274d4:	10c00316 	blt	r2,r3,274e4 <__gedf2+0xc4>
   274d8:	42bff736 	bltu	r8,r10,274b8 <__alt_data_end+0xfffe8cb8>
   274dc:	52000326 	beq	r10,r8,274ec <__gedf2+0xcc>
   274e0:	5200042e 	bgeu	r10,r8,274f4 <__gedf2+0xd4>
   274e4:	283fec1e 	bne	r5,zero,27498 <__alt_data_end+0xfffe8c98>
   274e8:	003ff406 	br	274bc <__alt_data_end+0xfffe8cbc>
   274ec:	313ff236 	bltu	r6,r4,274b8 <__alt_data_end+0xfffe8cb8>
   274f0:	21bffc36 	bltu	r4,r6,274e4 <__alt_data_end+0xfffe8ce4>
   274f4:	0005883a 	mov	r2,zero
   274f8:	f800283a 	ret

000274fc <__ledf2>:
   274fc:	2804d53a 	srli	r2,r5,20
   27500:	3810d53a 	srli	r8,r7,20
   27504:	00c00434 	movhi	r3,16
   27508:	18ffffc4 	addi	r3,r3,-1
   2750c:	1081ffcc 	andi	r2,r2,2047
   27510:	0241ffc4 	movi	r9,2047
   27514:	28d4703a 	and	r10,r5,r3
   27518:	4201ffcc 	andi	r8,r8,2047
   2751c:	38c6703a 	and	r3,r7,r3
   27520:	280ad7fa 	srli	r5,r5,31
   27524:	380ed7fa 	srli	r7,r7,31
   27528:	12401f26 	beq	r2,r9,275a8 <__ledf2+0xac>
   2752c:	0241ffc4 	movi	r9,2047
   27530:	42401426 	beq	r8,r9,27584 <__ledf2+0x88>
   27534:	1000091e 	bne	r2,zero,2755c <__ledf2+0x60>
   27538:	2296b03a 	or	r11,r4,r10
   2753c:	5813003a 	cmpeq	r9,r11,zero
   27540:	29403fcc 	andi	r5,r5,255
   27544:	40000a1e 	bne	r8,zero,27570 <__ledf2+0x74>
   27548:	30d8b03a 	or	r12,r6,r3
   2754c:	6000081e 	bne	r12,zero,27570 <__ledf2+0x74>
   27550:	0005883a 	mov	r2,zero
   27554:	5800111e 	bne	r11,zero,2759c <__ledf2+0xa0>
   27558:	f800283a 	ret
   2755c:	29403fcc 	andi	r5,r5,255
   27560:	40000c1e 	bne	r8,zero,27594 <__ledf2+0x98>
   27564:	30d2b03a 	or	r9,r6,r3
   27568:	48000c26 	beq	r9,zero,2759c <__ledf2+0xa0>
   2756c:	0013883a 	mov	r9,zero
   27570:	39c03fcc 	andi	r7,r7,255
   27574:	48000826 	beq	r9,zero,27598 <__ledf2+0x9c>
   27578:	38001126 	beq	r7,zero,275c0 <__ledf2+0xc4>
   2757c:	00800044 	movi	r2,1
   27580:	f800283a 	ret
   27584:	30d2b03a 	or	r9,r6,r3
   27588:	483fea26 	beq	r9,zero,27534 <__alt_data_end+0xfffe8d34>
   2758c:	00800084 	movi	r2,2
   27590:	f800283a 	ret
   27594:	39c03fcc 	andi	r7,r7,255
   27598:	39400726 	beq	r7,r5,275b8 <__ledf2+0xbc>
   2759c:	2800081e 	bne	r5,zero,275c0 <__ledf2+0xc4>
   275a0:	00800044 	movi	r2,1
   275a4:	f800283a 	ret
   275a8:	2292b03a 	or	r9,r4,r10
   275ac:	483fdf26 	beq	r9,zero,2752c <__alt_data_end+0xfffe8d2c>
   275b0:	00800084 	movi	r2,2
   275b4:	f800283a 	ret
   275b8:	4080030e 	bge	r8,r2,275c8 <__ledf2+0xcc>
   275bc:	383fef26 	beq	r7,zero,2757c <__alt_data_end+0xfffe8d7c>
   275c0:	00bfffc4 	movi	r2,-1
   275c4:	f800283a 	ret
   275c8:	123feb16 	blt	r2,r8,27578 <__alt_data_end+0xfffe8d78>
   275cc:	1abff336 	bltu	r3,r10,2759c <__alt_data_end+0xfffe8d9c>
   275d0:	50c00326 	beq	r10,r3,275e0 <__ledf2+0xe4>
   275d4:	50c0042e 	bgeu	r10,r3,275e8 <__ledf2+0xec>
   275d8:	283fe81e 	bne	r5,zero,2757c <__alt_data_end+0xfffe8d7c>
   275dc:	003ff806 	br	275c0 <__alt_data_end+0xfffe8dc0>
   275e0:	313fee36 	bltu	r6,r4,2759c <__alt_data_end+0xfffe8d9c>
   275e4:	21bffc36 	bltu	r4,r6,275d8 <__alt_data_end+0xfffe8dd8>
   275e8:	0005883a 	mov	r2,zero
   275ec:	f800283a 	ret

000275f0 <__muldf3>:
   275f0:	deffee04 	addi	sp,sp,-72
   275f4:	dd000c15 	stw	r20,48(sp)
   275f8:	2828d53a 	srli	r20,r5,20
   275fc:	ddc00f15 	stw	r23,60(sp)
   27600:	282ed7fa 	srli	r23,r5,31
   27604:	dc000815 	stw	r16,32(sp)
   27608:	04000434 	movhi	r16,16
   2760c:	dcc00b15 	stw	r19,44(sp)
   27610:	843fffc4 	addi	r16,r16,-1
   27614:	dfc01115 	stw	ra,68(sp)
   27618:	df001015 	stw	fp,64(sp)
   2761c:	dd800e15 	stw	r22,56(sp)
   27620:	dd400d15 	stw	r21,52(sp)
   27624:	dc800a15 	stw	r18,40(sp)
   27628:	dc400915 	stw	r17,36(sp)
   2762c:	a501ffcc 	andi	r20,r20,2047
   27630:	2c20703a 	and	r16,r5,r16
   27634:	b827883a 	mov	r19,r23
   27638:	ba403fcc 	andi	r9,r23,255
   2763c:	a0006026 	beq	r20,zero,277c0 <__muldf3+0x1d0>
   27640:	0081ffc4 	movi	r2,2047
   27644:	202d883a 	mov	r22,r4
   27648:	a0803626 	beq	r20,r2,27724 <__muldf3+0x134>
   2764c:	84000434 	orhi	r16,r16,16
   27650:	200ad77a 	srli	r5,r4,29
   27654:	800490fa 	slli	r2,r16,3
   27658:	202c90fa 	slli	r22,r4,3
   2765c:	a53f0044 	addi	r20,r20,-1023
   27660:	28a0b03a 	or	r16,r5,r2
   27664:	002b883a 	mov	r21,zero
   27668:	000b883a 	mov	r5,zero
   2766c:	3804d53a 	srli	r2,r7,20
   27670:	3838d7fa 	srli	fp,r7,31
   27674:	04400434 	movhi	r17,16
   27678:	8c7fffc4 	addi	r17,r17,-1
   2767c:	1081ffcc 	andi	r2,r2,2047
   27680:	3025883a 	mov	r18,r6
   27684:	3c62703a 	and	r17,r7,r17
   27688:	e2803fcc 	andi	r10,fp,255
   2768c:	10006d26 	beq	r2,zero,27844 <__muldf3+0x254>
   27690:	00c1ffc4 	movi	r3,2047
   27694:	10c06526 	beq	r2,r3,2782c <__muldf3+0x23c>
   27698:	8c400434 	orhi	r17,r17,16
   2769c:	300ed77a 	srli	r7,r6,29
   276a0:	880690fa 	slli	r3,r17,3
   276a4:	302490fa 	slli	r18,r6,3
   276a8:	10bf0044 	addi	r2,r2,-1023
   276ac:	38e2b03a 	or	r17,r7,r3
   276b0:	000f883a 	mov	r7,zero
   276b4:	a087883a 	add	r3,r20,r2
   276b8:	010003c4 	movi	r4,15
   276bc:	3d44b03a 	or	r2,r7,r21
   276c0:	e5ccf03a 	xor	r6,fp,r23
   276c4:	1a000044 	addi	r8,r3,1
   276c8:	20809b36 	bltu	r4,r2,27938 <__muldf3+0x348>
   276cc:	100490ba 	slli	r2,r2,2
   276d0:	010000b4 	movhi	r4,2
   276d4:	211db904 	addi	r4,r4,30436
   276d8:	1105883a 	add	r2,r2,r4
   276dc:	10800017 	ldw	r2,0(r2)
   276e0:	1000683a 	jmp	r2
   276e4:	00027938 	rdprs	zero,zero,2532
   276e8:	00027744 	movi	zero,2525
   276ec:	00027744 	movi	zero,2525
   276f0:	00027740 	call	2774 <set_addrs_to_default+0xf48>
   276f4:	00027914 	movui	zero,2532
   276f8:	00027914 	movui	zero,2532
   276fc:	000278fc 	xorhi	zero,zero,2531
   27700:	00027740 	call	2774 <set_addrs_to_default+0xf48>
   27704:	00027914 	movui	zero,2532
   27708:	000278fc 	xorhi	zero,zero,2531
   2770c:	00027914 	movui	zero,2532
   27710:	00027740 	call	2774 <set_addrs_to_default+0xf48>
   27714:	00027924 	muli	zero,zero,2532
   27718:	00027924 	muli	zero,zero,2532
   2771c:	00027924 	muli	zero,zero,2532
   27720:	00027c84 	movi	zero,2546
   27724:	2404b03a 	or	r2,r4,r16
   27728:	1000711e 	bne	r2,zero,278f0 <__muldf3+0x300>
   2772c:	05400204 	movi	r21,8
   27730:	0021883a 	mov	r16,zero
   27734:	002d883a 	mov	r22,zero
   27738:	01400084 	movi	r5,2
   2773c:	003fcb06 	br	2766c <__alt_data_end+0xfffe8e6c>
   27740:	500d883a 	mov	r6,r10
   27744:	00800084 	movi	r2,2
   27748:	38805926 	beq	r7,r2,278b0 <__muldf3+0x2c0>
   2774c:	008000c4 	movi	r2,3
   27750:	3881bb26 	beq	r7,r2,27e40 <__muldf3+0x850>
   27754:	00800044 	movi	r2,1
   27758:	3881961e 	bne	r7,r2,27db4 <__muldf3+0x7c4>
   2775c:	3027883a 	mov	r19,r6
   27760:	0005883a 	mov	r2,zero
   27764:	0021883a 	mov	r16,zero
   27768:	002d883a 	mov	r22,zero
   2776c:	1004953a 	slli	r2,r2,20
   27770:	98c03fcc 	andi	r3,r19,255
   27774:	04400434 	movhi	r17,16
   27778:	8c7fffc4 	addi	r17,r17,-1
   2777c:	180697fa 	slli	r3,r3,31
   27780:	8460703a 	and	r16,r16,r17
   27784:	80a0b03a 	or	r16,r16,r2
   27788:	80c6b03a 	or	r3,r16,r3
   2778c:	b005883a 	mov	r2,r22
   27790:	dfc01117 	ldw	ra,68(sp)
   27794:	df001017 	ldw	fp,64(sp)
   27798:	ddc00f17 	ldw	r23,60(sp)
   2779c:	dd800e17 	ldw	r22,56(sp)
   277a0:	dd400d17 	ldw	r21,52(sp)
   277a4:	dd000c17 	ldw	r20,48(sp)
   277a8:	dcc00b17 	ldw	r19,44(sp)
   277ac:	dc800a17 	ldw	r18,40(sp)
   277b0:	dc400917 	ldw	r17,36(sp)
   277b4:	dc000817 	ldw	r16,32(sp)
   277b8:	dec01204 	addi	sp,sp,72
   277bc:	f800283a 	ret
   277c0:	2404b03a 	or	r2,r4,r16
   277c4:	202b883a 	mov	r21,r4
   277c8:	10004426 	beq	r2,zero,278dc <__muldf3+0x2ec>
   277cc:	80015126 	beq	r16,zero,27d14 <__muldf3+0x724>
   277d0:	8009883a 	mov	r4,r16
   277d4:	d9800715 	stw	r6,28(sp)
   277d8:	d9c00215 	stw	r7,8(sp)
   277dc:	da400415 	stw	r9,16(sp)
   277e0:	0028b040 	call	28b04 <__clzsi2>
   277e4:	d9800717 	ldw	r6,28(sp)
   277e8:	d9c00217 	ldw	r7,8(sp)
   277ec:	da400417 	ldw	r9,16(sp)
   277f0:	113ffd44 	addi	r4,r2,-11
   277f4:	00c00704 	movi	r3,28
   277f8:	19014216 	blt	r3,r4,27d04 <__muldf3+0x714>
   277fc:	00c00744 	movi	r3,29
   27800:	15bffe04 	addi	r22,r2,-8
   27804:	1907c83a 	sub	r3,r3,r4
   27808:	85a0983a 	sll	r16,r16,r22
   2780c:	a8c6d83a 	srl	r3,r21,r3
   27810:	adac983a 	sll	r22,r21,r22
   27814:	1c20b03a 	or	r16,r3,r16
   27818:	1080fcc4 	addi	r2,r2,1011
   2781c:	00a9c83a 	sub	r20,zero,r2
   27820:	002b883a 	mov	r21,zero
   27824:	000b883a 	mov	r5,zero
   27828:	003f9006 	br	2766c <__alt_data_end+0xfffe8e6c>
   2782c:	3446b03a 	or	r3,r6,r17
   27830:	1800281e 	bne	r3,zero,278d4 <__muldf3+0x2e4>
   27834:	0023883a 	mov	r17,zero
   27838:	0025883a 	mov	r18,zero
   2783c:	01c00084 	movi	r7,2
   27840:	003f9c06 	br	276b4 <__alt_data_end+0xfffe8eb4>
   27844:	3446b03a 	or	r3,r6,r17
   27848:	18001e26 	beq	r3,zero,278c4 <__muldf3+0x2d4>
   2784c:	88012126 	beq	r17,zero,27cd4 <__muldf3+0x6e4>
   27850:	8809883a 	mov	r4,r17
   27854:	d9400215 	stw	r5,8(sp)
   27858:	d9800715 	stw	r6,28(sp)
   2785c:	da400415 	stw	r9,16(sp)
   27860:	da800315 	stw	r10,12(sp)
   27864:	0028b040 	call	28b04 <__clzsi2>
   27868:	d9400217 	ldw	r5,8(sp)
   2786c:	d9800717 	ldw	r6,28(sp)
   27870:	da400417 	ldw	r9,16(sp)
   27874:	da800317 	ldw	r10,12(sp)
   27878:	113ffd44 	addi	r4,r2,-11
   2787c:	00c00704 	movi	r3,28
   27880:	19011016 	blt	r3,r4,27cc4 <__muldf3+0x6d4>
   27884:	00c00744 	movi	r3,29
   27888:	14bffe04 	addi	r18,r2,-8
   2788c:	1907c83a 	sub	r3,r3,r4
   27890:	8ca2983a 	sll	r17,r17,r18
   27894:	30c6d83a 	srl	r3,r6,r3
   27898:	34a4983a 	sll	r18,r6,r18
   2789c:	1c62b03a 	or	r17,r3,r17
   278a0:	1080fcc4 	addi	r2,r2,1011
   278a4:	0085c83a 	sub	r2,zero,r2
   278a8:	000f883a 	mov	r7,zero
   278ac:	003f8106 	br	276b4 <__alt_data_end+0xfffe8eb4>
   278b0:	3027883a 	mov	r19,r6
   278b4:	0081ffc4 	movi	r2,2047
   278b8:	0021883a 	mov	r16,zero
   278bc:	002d883a 	mov	r22,zero
   278c0:	003faa06 	br	2776c <__alt_data_end+0xfffe8f6c>
   278c4:	0023883a 	mov	r17,zero
   278c8:	0025883a 	mov	r18,zero
   278cc:	01c00044 	movi	r7,1
   278d0:	003f7806 	br	276b4 <__alt_data_end+0xfffe8eb4>
   278d4:	01c000c4 	movi	r7,3
   278d8:	003f7606 	br	276b4 <__alt_data_end+0xfffe8eb4>
   278dc:	05400104 	movi	r21,4
   278e0:	0021883a 	mov	r16,zero
   278e4:	002d883a 	mov	r22,zero
   278e8:	01400044 	movi	r5,1
   278ec:	003f5f06 	br	2766c <__alt_data_end+0xfffe8e6c>
   278f0:	05400304 	movi	r21,12
   278f4:	014000c4 	movi	r5,3
   278f8:	003f5c06 	br	2766c <__alt_data_end+0xfffe8e6c>
   278fc:	04000434 	movhi	r16,16
   27900:	0027883a 	mov	r19,zero
   27904:	843fffc4 	addi	r16,r16,-1
   27908:	05bfffc4 	movi	r22,-1
   2790c:	0081ffc4 	movi	r2,2047
   27910:	003f9606 	br	2776c <__alt_data_end+0xfffe8f6c>
   27914:	8023883a 	mov	r17,r16
   27918:	b025883a 	mov	r18,r22
   2791c:	280f883a 	mov	r7,r5
   27920:	003f8806 	br	27744 <__alt_data_end+0xfffe8f44>
   27924:	8023883a 	mov	r17,r16
   27928:	b025883a 	mov	r18,r22
   2792c:	480d883a 	mov	r6,r9
   27930:	280f883a 	mov	r7,r5
   27934:	003f8306 	br	27744 <__alt_data_end+0xfffe8f44>
   27938:	b026d43a 	srli	r19,r22,16
   2793c:	902ed43a 	srli	r23,r18,16
   27940:	b5bfffcc 	andi	r22,r22,65535
   27944:	94bfffcc 	andi	r18,r18,65535
   27948:	b00b883a 	mov	r5,r22
   2794c:	9009883a 	mov	r4,r18
   27950:	d8c00515 	stw	r3,20(sp)
   27954:	d9800715 	stw	r6,28(sp)
   27958:	da000615 	stw	r8,24(sp)
   2795c:	0025ef80 	call	25ef8 <__mulsi3>
   27960:	980b883a 	mov	r5,r19
   27964:	9009883a 	mov	r4,r18
   27968:	1029883a 	mov	r20,r2
   2796c:	0025ef80 	call	25ef8 <__mulsi3>
   27970:	b80b883a 	mov	r5,r23
   27974:	9809883a 	mov	r4,r19
   27978:	102b883a 	mov	r21,r2
   2797c:	0025ef80 	call	25ef8 <__mulsi3>
   27980:	b809883a 	mov	r4,r23
   27984:	b00b883a 	mov	r5,r22
   27988:	1039883a 	mov	fp,r2
   2798c:	0025ef80 	call	25ef8 <__mulsi3>
   27990:	a008d43a 	srli	r4,r20,16
   27994:	1545883a 	add	r2,r2,r21
   27998:	d8c00517 	ldw	r3,20(sp)
   2799c:	2085883a 	add	r2,r4,r2
   279a0:	d9800717 	ldw	r6,28(sp)
   279a4:	da000617 	ldw	r8,24(sp)
   279a8:	1540022e 	bgeu	r2,r21,279b4 <__muldf3+0x3c4>
   279ac:	01000074 	movhi	r4,1
   279b0:	e139883a 	add	fp,fp,r4
   279b4:	100e943a 	slli	r7,r2,16
   279b8:	1004d43a 	srli	r2,r2,16
   279bc:	882ad43a 	srli	r21,r17,16
   279c0:	a53fffcc 	andi	r20,r20,65535
   279c4:	8c7fffcc 	andi	r17,r17,65535
   279c8:	3d29883a 	add	r20,r7,r20
   279cc:	b00b883a 	mov	r5,r22
   279d0:	8809883a 	mov	r4,r17
   279d4:	d8c00515 	stw	r3,20(sp)
   279d8:	d9800715 	stw	r6,28(sp)
   279dc:	da000615 	stw	r8,24(sp)
   279e0:	dd000115 	stw	r20,4(sp)
   279e4:	d8800015 	stw	r2,0(sp)
   279e8:	0025ef80 	call	25ef8 <__mulsi3>
   279ec:	980b883a 	mov	r5,r19
   279f0:	8809883a 	mov	r4,r17
   279f4:	d8800215 	stw	r2,8(sp)
   279f8:	0025ef80 	call	25ef8 <__mulsi3>
   279fc:	9809883a 	mov	r4,r19
   27a00:	a80b883a 	mov	r5,r21
   27a04:	1029883a 	mov	r20,r2
   27a08:	0025ef80 	call	25ef8 <__mulsi3>
   27a0c:	b00b883a 	mov	r5,r22
   27a10:	a809883a 	mov	r4,r21
   27a14:	d8800415 	stw	r2,16(sp)
   27a18:	0025ef80 	call	25ef8 <__mulsi3>
   27a1c:	d9c00217 	ldw	r7,8(sp)
   27a20:	1505883a 	add	r2,r2,r20
   27a24:	d8c00517 	ldw	r3,20(sp)
   27a28:	3826d43a 	srli	r19,r7,16
   27a2c:	d9800717 	ldw	r6,28(sp)
   27a30:	da000617 	ldw	r8,24(sp)
   27a34:	9885883a 	add	r2,r19,r2
   27a38:	da400417 	ldw	r9,16(sp)
   27a3c:	1500022e 	bgeu	r2,r20,27a48 <__muldf3+0x458>
   27a40:	01000074 	movhi	r4,1
   27a44:	4913883a 	add	r9,r9,r4
   27a48:	1028d43a 	srli	r20,r2,16
   27a4c:	1004943a 	slli	r2,r2,16
   27a50:	802cd43a 	srli	r22,r16,16
   27a54:	843fffcc 	andi	r16,r16,65535
   27a58:	3cffffcc 	andi	r19,r7,65535
   27a5c:	9009883a 	mov	r4,r18
   27a60:	800b883a 	mov	r5,r16
   27a64:	a269883a 	add	r20,r20,r9
   27a68:	d8c00515 	stw	r3,20(sp)
   27a6c:	d9800715 	stw	r6,28(sp)
   27a70:	da000615 	stw	r8,24(sp)
   27a74:	14e7883a 	add	r19,r2,r19
   27a78:	0025ef80 	call	25ef8 <__mulsi3>
   27a7c:	9009883a 	mov	r4,r18
   27a80:	b00b883a 	mov	r5,r22
   27a84:	d8800315 	stw	r2,12(sp)
   27a88:	0025ef80 	call	25ef8 <__mulsi3>
   27a8c:	b809883a 	mov	r4,r23
   27a90:	b00b883a 	mov	r5,r22
   27a94:	d8800215 	stw	r2,8(sp)
   27a98:	0025ef80 	call	25ef8 <__mulsi3>
   27a9c:	b80b883a 	mov	r5,r23
   27aa0:	8009883a 	mov	r4,r16
   27aa4:	d8800415 	stw	r2,16(sp)
   27aa8:	0025ef80 	call	25ef8 <__mulsi3>
   27aac:	da800317 	ldw	r10,12(sp)
   27ab0:	d9c00217 	ldw	r7,8(sp)
   27ab4:	d9000017 	ldw	r4,0(sp)
   27ab8:	502ed43a 	srli	r23,r10,16
   27abc:	11c5883a 	add	r2,r2,r7
   27ac0:	24e5883a 	add	r18,r4,r19
   27ac4:	b885883a 	add	r2,r23,r2
   27ac8:	d8c00517 	ldw	r3,20(sp)
   27acc:	d9800717 	ldw	r6,28(sp)
   27ad0:	da000617 	ldw	r8,24(sp)
   27ad4:	da400417 	ldw	r9,16(sp)
   27ad8:	11c0022e 	bgeu	r2,r7,27ae4 <__muldf3+0x4f4>
   27adc:	01000074 	movhi	r4,1
   27ae0:	4913883a 	add	r9,r9,r4
   27ae4:	100ed43a 	srli	r7,r2,16
   27ae8:	1004943a 	slli	r2,r2,16
   27aec:	55ffffcc 	andi	r23,r10,65535
   27af0:	3a53883a 	add	r9,r7,r9
   27af4:	8809883a 	mov	r4,r17
   27af8:	800b883a 	mov	r5,r16
   27afc:	d8c00515 	stw	r3,20(sp)
   27b00:	d9800715 	stw	r6,28(sp)
   27b04:	da000615 	stw	r8,24(sp)
   27b08:	da400415 	stw	r9,16(sp)
   27b0c:	15ef883a 	add	r23,r2,r23
   27b10:	0025ef80 	call	25ef8 <__mulsi3>
   27b14:	8809883a 	mov	r4,r17
   27b18:	b00b883a 	mov	r5,r22
   27b1c:	d8800215 	stw	r2,8(sp)
   27b20:	0025ef80 	call	25ef8 <__mulsi3>
   27b24:	b00b883a 	mov	r5,r22
   27b28:	a809883a 	mov	r4,r21
   27b2c:	d8800315 	stw	r2,12(sp)
   27b30:	0025ef80 	call	25ef8 <__mulsi3>
   27b34:	8009883a 	mov	r4,r16
   27b38:	a80b883a 	mov	r5,r21
   27b3c:	1023883a 	mov	r17,r2
   27b40:	0025ef80 	call	25ef8 <__mulsi3>
   27b44:	d9c00217 	ldw	r7,8(sp)
   27b48:	da800317 	ldw	r10,12(sp)
   27b4c:	d8c00517 	ldw	r3,20(sp)
   27b50:	3808d43a 	srli	r4,r7,16
   27b54:	1285883a 	add	r2,r2,r10
   27b58:	d9800717 	ldw	r6,28(sp)
   27b5c:	2085883a 	add	r2,r4,r2
   27b60:	da000617 	ldw	r8,24(sp)
   27b64:	da400417 	ldw	r9,16(sp)
   27b68:	1280022e 	bgeu	r2,r10,27b74 <__muldf3+0x584>
   27b6c:	01000074 	movhi	r4,1
   27b70:	8923883a 	add	r17,r17,r4
   27b74:	1008943a 	slli	r4,r2,16
   27b78:	39ffffcc 	andi	r7,r7,65535
   27b7c:	e4b9883a 	add	fp,fp,r18
   27b80:	21cf883a 	add	r7,r4,r7
   27b84:	e4e7803a 	cmpltu	r19,fp,r19
   27b88:	3d0f883a 	add	r7,r7,r20
   27b8c:	bf39883a 	add	fp,r23,fp
   27b90:	99c9883a 	add	r4,r19,r7
   27b94:	e5ef803a 	cmpltu	r23,fp,r23
   27b98:	490b883a 	add	r5,r9,r4
   27b9c:	1004d43a 	srli	r2,r2,16
   27ba0:	b965883a 	add	r18,r23,r5
   27ba4:	24c9803a 	cmpltu	r4,r4,r19
   27ba8:	3d29803a 	cmpltu	r20,r7,r20
   27bac:	a128b03a 	or	r20,r20,r4
   27bb0:	95ef803a 	cmpltu	r23,r18,r23
   27bb4:	2a53803a 	cmpltu	r9,r5,r9
   27bb8:	a0a9883a 	add	r20,r20,r2
   27bbc:	4deeb03a 	or	r23,r9,r23
   27bc0:	a5ef883a 	add	r23,r20,r23
   27bc4:	bc63883a 	add	r17,r23,r17
   27bc8:	e004927a 	slli	r2,fp,9
   27bcc:	d9000117 	ldw	r4,4(sp)
   27bd0:	882e927a 	slli	r23,r17,9
   27bd4:	9022d5fa 	srli	r17,r18,23
   27bd8:	e038d5fa 	srli	fp,fp,23
   27bdc:	1104b03a 	or	r2,r2,r4
   27be0:	9024927a 	slli	r18,r18,9
   27be4:	1004c03a 	cmpne	r2,r2,zero
   27be8:	bc62b03a 	or	r17,r23,r17
   27bec:	1738b03a 	or	fp,r2,fp
   27bf0:	8880402c 	andhi	r2,r17,256
   27bf4:	e4a4b03a 	or	r18,fp,r18
   27bf8:	10000726 	beq	r2,zero,27c18 <__muldf3+0x628>
   27bfc:	9006d07a 	srli	r3,r18,1
   27c00:	880497fa 	slli	r2,r17,31
   27c04:	9480004c 	andi	r18,r18,1
   27c08:	8822d07a 	srli	r17,r17,1
   27c0c:	1ca4b03a 	or	r18,r3,r18
   27c10:	14a4b03a 	or	r18,r2,r18
   27c14:	4007883a 	mov	r3,r8
   27c18:	1880ffc4 	addi	r2,r3,1023
   27c1c:	0080460e 	bge	zero,r2,27d38 <__muldf3+0x748>
   27c20:	910001cc 	andi	r4,r18,7
   27c24:	20000726 	beq	r4,zero,27c44 <__muldf3+0x654>
   27c28:	910003cc 	andi	r4,r18,15
   27c2c:	01400104 	movi	r5,4
   27c30:	21400426 	beq	r4,r5,27c44 <__muldf3+0x654>
   27c34:	9149883a 	add	r4,r18,r5
   27c38:	24a5803a 	cmpltu	r18,r4,r18
   27c3c:	8ca3883a 	add	r17,r17,r18
   27c40:	2025883a 	mov	r18,r4
   27c44:	8900402c 	andhi	r4,r17,256
   27c48:	20000426 	beq	r4,zero,27c5c <__muldf3+0x66c>
   27c4c:	18810004 	addi	r2,r3,1024
   27c50:	00ffc034 	movhi	r3,65280
   27c54:	18ffffc4 	addi	r3,r3,-1
   27c58:	88e2703a 	and	r17,r17,r3
   27c5c:	00c1ff84 	movi	r3,2046
   27c60:	18bf1316 	blt	r3,r2,278b0 <__alt_data_end+0xfffe90b0>
   27c64:	882c977a 	slli	r22,r17,29
   27c68:	9024d0fa 	srli	r18,r18,3
   27c6c:	8822927a 	slli	r17,r17,9
   27c70:	1081ffcc 	andi	r2,r2,2047
   27c74:	b4acb03a 	or	r22,r22,r18
   27c78:	8820d33a 	srli	r16,r17,12
   27c7c:	3027883a 	mov	r19,r6
   27c80:	003eba06 	br	2776c <__alt_data_end+0xfffe8f6c>
   27c84:	8080022c 	andhi	r2,r16,8
   27c88:	10000926 	beq	r2,zero,27cb0 <__muldf3+0x6c0>
   27c8c:	8880022c 	andhi	r2,r17,8
   27c90:	1000071e 	bne	r2,zero,27cb0 <__muldf3+0x6c0>
   27c94:	00800434 	movhi	r2,16
   27c98:	8c000234 	orhi	r16,r17,8
   27c9c:	10bfffc4 	addi	r2,r2,-1
   27ca0:	e027883a 	mov	r19,fp
   27ca4:	80a0703a 	and	r16,r16,r2
   27ca8:	902d883a 	mov	r22,r18
   27cac:	003f1706 	br	2790c <__alt_data_end+0xfffe910c>
   27cb0:	00800434 	movhi	r2,16
   27cb4:	84000234 	orhi	r16,r16,8
   27cb8:	10bfffc4 	addi	r2,r2,-1
   27cbc:	80a0703a 	and	r16,r16,r2
   27cc0:	003f1206 	br	2790c <__alt_data_end+0xfffe910c>
   27cc4:	147ff604 	addi	r17,r2,-40
   27cc8:	3462983a 	sll	r17,r6,r17
   27ccc:	0025883a 	mov	r18,zero
   27cd0:	003ef306 	br	278a0 <__alt_data_end+0xfffe90a0>
   27cd4:	3009883a 	mov	r4,r6
   27cd8:	d9400215 	stw	r5,8(sp)
   27cdc:	d9800715 	stw	r6,28(sp)
   27ce0:	da400415 	stw	r9,16(sp)
   27ce4:	da800315 	stw	r10,12(sp)
   27ce8:	0028b040 	call	28b04 <__clzsi2>
   27cec:	10800804 	addi	r2,r2,32
   27cf0:	da800317 	ldw	r10,12(sp)
   27cf4:	da400417 	ldw	r9,16(sp)
   27cf8:	d9800717 	ldw	r6,28(sp)
   27cfc:	d9400217 	ldw	r5,8(sp)
   27d00:	003edd06 	br	27878 <__alt_data_end+0xfffe9078>
   27d04:	143ff604 	addi	r16,r2,-40
   27d08:	ac20983a 	sll	r16,r21,r16
   27d0c:	002d883a 	mov	r22,zero
   27d10:	003ec106 	br	27818 <__alt_data_end+0xfffe9018>
   27d14:	d9800715 	stw	r6,28(sp)
   27d18:	d9c00215 	stw	r7,8(sp)
   27d1c:	da400415 	stw	r9,16(sp)
   27d20:	0028b040 	call	28b04 <__clzsi2>
   27d24:	10800804 	addi	r2,r2,32
   27d28:	da400417 	ldw	r9,16(sp)
   27d2c:	d9c00217 	ldw	r7,8(sp)
   27d30:	d9800717 	ldw	r6,28(sp)
   27d34:	003eae06 	br	277f0 <__alt_data_end+0xfffe8ff0>
   27d38:	00c00044 	movi	r3,1
   27d3c:	1887c83a 	sub	r3,r3,r2
   27d40:	01000e04 	movi	r4,56
   27d44:	20fe8516 	blt	r4,r3,2775c <__alt_data_end+0xfffe8f5c>
   27d48:	010007c4 	movi	r4,31
   27d4c:	20c01b16 	blt	r4,r3,27dbc <__muldf3+0x7cc>
   27d50:	00800804 	movi	r2,32
   27d54:	10c5c83a 	sub	r2,r2,r3
   27d58:	888a983a 	sll	r5,r17,r2
   27d5c:	90c8d83a 	srl	r4,r18,r3
   27d60:	9084983a 	sll	r2,r18,r2
   27d64:	88e2d83a 	srl	r17,r17,r3
   27d68:	2906b03a 	or	r3,r5,r4
   27d6c:	1004c03a 	cmpne	r2,r2,zero
   27d70:	1886b03a 	or	r3,r3,r2
   27d74:	188001cc 	andi	r2,r3,7
   27d78:	10000726 	beq	r2,zero,27d98 <__muldf3+0x7a8>
   27d7c:	188003cc 	andi	r2,r3,15
   27d80:	01000104 	movi	r4,4
   27d84:	11000426 	beq	r2,r4,27d98 <__muldf3+0x7a8>
   27d88:	1805883a 	mov	r2,r3
   27d8c:	10c00104 	addi	r3,r2,4
   27d90:	1885803a 	cmpltu	r2,r3,r2
   27d94:	88a3883a 	add	r17,r17,r2
   27d98:	8880202c 	andhi	r2,r17,128
   27d9c:	10001c26 	beq	r2,zero,27e10 <__muldf3+0x820>
   27da0:	3027883a 	mov	r19,r6
   27da4:	00800044 	movi	r2,1
   27da8:	0021883a 	mov	r16,zero
   27dac:	002d883a 	mov	r22,zero
   27db0:	003e6e06 	br	2776c <__alt_data_end+0xfffe8f6c>
   27db4:	4007883a 	mov	r3,r8
   27db8:	003f9706 	br	27c18 <__alt_data_end+0xfffe9418>
   27dbc:	017ff844 	movi	r5,-31
   27dc0:	2885c83a 	sub	r2,r5,r2
   27dc4:	888ad83a 	srl	r5,r17,r2
   27dc8:	00800804 	movi	r2,32
   27dcc:	18801a26 	beq	r3,r2,27e38 <__muldf3+0x848>
   27dd0:	01001004 	movi	r4,64
   27dd4:	20c7c83a 	sub	r3,r4,r3
   27dd8:	88e2983a 	sll	r17,r17,r3
   27ddc:	8ca4b03a 	or	r18,r17,r18
   27de0:	9004c03a 	cmpne	r2,r18,zero
   27de4:	2884b03a 	or	r2,r5,r2
   27de8:	144001cc 	andi	r17,r2,7
   27dec:	88000d1e 	bne	r17,zero,27e24 <__muldf3+0x834>
   27df0:	0021883a 	mov	r16,zero
   27df4:	102cd0fa 	srli	r22,r2,3
   27df8:	3027883a 	mov	r19,r6
   27dfc:	0005883a 	mov	r2,zero
   27e00:	b46cb03a 	or	r22,r22,r17
   27e04:	003e5906 	br	2776c <__alt_data_end+0xfffe8f6c>
   27e08:	1007883a 	mov	r3,r2
   27e0c:	0023883a 	mov	r17,zero
   27e10:	8820927a 	slli	r16,r17,9
   27e14:	1805883a 	mov	r2,r3
   27e18:	8822977a 	slli	r17,r17,29
   27e1c:	8020d33a 	srli	r16,r16,12
   27e20:	003ff406 	br	27df4 <__alt_data_end+0xfffe95f4>
   27e24:	10c003cc 	andi	r3,r2,15
   27e28:	01000104 	movi	r4,4
   27e2c:	193ff626 	beq	r3,r4,27e08 <__alt_data_end+0xfffe9608>
   27e30:	0023883a 	mov	r17,zero
   27e34:	003fd506 	br	27d8c <__alt_data_end+0xfffe958c>
   27e38:	0023883a 	mov	r17,zero
   27e3c:	003fe706 	br	27ddc <__alt_data_end+0xfffe95dc>
   27e40:	00800434 	movhi	r2,16
   27e44:	8c000234 	orhi	r16,r17,8
   27e48:	10bfffc4 	addi	r2,r2,-1
   27e4c:	3027883a 	mov	r19,r6
   27e50:	80a0703a 	and	r16,r16,r2
   27e54:	902d883a 	mov	r22,r18
   27e58:	003eac06 	br	2790c <__alt_data_end+0xfffe910c>

00027e5c <__subdf3>:
   27e5c:	02000434 	movhi	r8,16
   27e60:	423fffc4 	addi	r8,r8,-1
   27e64:	defffb04 	addi	sp,sp,-20
   27e68:	2a14703a 	and	r10,r5,r8
   27e6c:	3812d53a 	srli	r9,r7,20
   27e70:	3a10703a 	and	r8,r7,r8
   27e74:	2006d77a 	srli	r3,r4,29
   27e78:	3004d77a 	srli	r2,r6,29
   27e7c:	dc000015 	stw	r16,0(sp)
   27e80:	501490fa 	slli	r10,r10,3
   27e84:	2820d53a 	srli	r16,r5,20
   27e88:	401090fa 	slli	r8,r8,3
   27e8c:	dc800215 	stw	r18,8(sp)
   27e90:	dc400115 	stw	r17,4(sp)
   27e94:	dfc00415 	stw	ra,16(sp)
   27e98:	202290fa 	slli	r17,r4,3
   27e9c:	dcc00315 	stw	r19,12(sp)
   27ea0:	4a41ffcc 	andi	r9,r9,2047
   27ea4:	0101ffc4 	movi	r4,2047
   27ea8:	2824d7fa 	srli	r18,r5,31
   27eac:	8401ffcc 	andi	r16,r16,2047
   27eb0:	50c6b03a 	or	r3,r10,r3
   27eb4:	380ed7fa 	srli	r7,r7,31
   27eb8:	408ab03a 	or	r5,r8,r2
   27ebc:	300c90fa 	slli	r6,r6,3
   27ec0:	49009626 	beq	r9,r4,2811c <__subdf3+0x2c0>
   27ec4:	39c0005c 	xori	r7,r7,1
   27ec8:	8245c83a 	sub	r2,r16,r9
   27ecc:	3c807426 	beq	r7,r18,280a0 <__subdf3+0x244>
   27ed0:	0080af0e 	bge	zero,r2,28190 <__subdf3+0x334>
   27ed4:	48002a1e 	bne	r9,zero,27f80 <__subdf3+0x124>
   27ed8:	2988b03a 	or	r4,r5,r6
   27edc:	20009a1e 	bne	r4,zero,28148 <__subdf3+0x2ec>
   27ee0:	888001cc 	andi	r2,r17,7
   27ee4:	10000726 	beq	r2,zero,27f04 <__subdf3+0xa8>
   27ee8:	888003cc 	andi	r2,r17,15
   27eec:	01000104 	movi	r4,4
   27ef0:	11000426 	beq	r2,r4,27f04 <__subdf3+0xa8>
   27ef4:	890b883a 	add	r5,r17,r4
   27ef8:	2c63803a 	cmpltu	r17,r5,r17
   27efc:	1c47883a 	add	r3,r3,r17
   27f00:	2823883a 	mov	r17,r5
   27f04:	1880202c 	andhi	r2,r3,128
   27f08:	10005926 	beq	r2,zero,28070 <__subdf3+0x214>
   27f0c:	84000044 	addi	r16,r16,1
   27f10:	0081ffc4 	movi	r2,2047
   27f14:	8080be26 	beq	r16,r2,28210 <__subdf3+0x3b4>
   27f18:	017fe034 	movhi	r5,65408
   27f1c:	297fffc4 	addi	r5,r5,-1
   27f20:	1946703a 	and	r3,r3,r5
   27f24:	1804977a 	slli	r2,r3,29
   27f28:	1806927a 	slli	r3,r3,9
   27f2c:	8822d0fa 	srli	r17,r17,3
   27f30:	8401ffcc 	andi	r16,r16,2047
   27f34:	180ad33a 	srli	r5,r3,12
   27f38:	9100004c 	andi	r4,r18,1
   27f3c:	1444b03a 	or	r2,r2,r17
   27f40:	80c1ffcc 	andi	r3,r16,2047
   27f44:	1820953a 	slli	r16,r3,20
   27f48:	20c03fcc 	andi	r3,r4,255
   27f4c:	180897fa 	slli	r4,r3,31
   27f50:	00c00434 	movhi	r3,16
   27f54:	18ffffc4 	addi	r3,r3,-1
   27f58:	28c6703a 	and	r3,r5,r3
   27f5c:	1c06b03a 	or	r3,r3,r16
   27f60:	1906b03a 	or	r3,r3,r4
   27f64:	dfc00417 	ldw	ra,16(sp)
   27f68:	dcc00317 	ldw	r19,12(sp)
   27f6c:	dc800217 	ldw	r18,8(sp)
   27f70:	dc400117 	ldw	r17,4(sp)
   27f74:	dc000017 	ldw	r16,0(sp)
   27f78:	dec00504 	addi	sp,sp,20
   27f7c:	f800283a 	ret
   27f80:	0101ffc4 	movi	r4,2047
   27f84:	813fd626 	beq	r16,r4,27ee0 <__alt_data_end+0xfffe96e0>
   27f88:	29402034 	orhi	r5,r5,128
   27f8c:	01000e04 	movi	r4,56
   27f90:	2080a316 	blt	r4,r2,28220 <__subdf3+0x3c4>
   27f94:	010007c4 	movi	r4,31
   27f98:	2080c616 	blt	r4,r2,282b4 <__subdf3+0x458>
   27f9c:	01000804 	movi	r4,32
   27fa0:	2089c83a 	sub	r4,r4,r2
   27fa4:	2910983a 	sll	r8,r5,r4
   27fa8:	308ed83a 	srl	r7,r6,r2
   27fac:	3108983a 	sll	r4,r6,r4
   27fb0:	2884d83a 	srl	r2,r5,r2
   27fb4:	41ccb03a 	or	r6,r8,r7
   27fb8:	2008c03a 	cmpne	r4,r4,zero
   27fbc:	310cb03a 	or	r6,r6,r4
   27fc0:	898dc83a 	sub	r6,r17,r6
   27fc4:	89a3803a 	cmpltu	r17,r17,r6
   27fc8:	1887c83a 	sub	r3,r3,r2
   27fcc:	1c47c83a 	sub	r3,r3,r17
   27fd0:	3023883a 	mov	r17,r6
   27fd4:	1880202c 	andhi	r2,r3,128
   27fd8:	10002326 	beq	r2,zero,28068 <__subdf3+0x20c>
   27fdc:	04c02034 	movhi	r19,128
   27fe0:	9cffffc4 	addi	r19,r19,-1
   27fe4:	1ce6703a 	and	r19,r3,r19
   27fe8:	98007a26 	beq	r19,zero,281d4 <__subdf3+0x378>
   27fec:	9809883a 	mov	r4,r19
   27ff0:	0028b040 	call	28b04 <__clzsi2>
   27ff4:	113ffe04 	addi	r4,r2,-8
   27ff8:	00c007c4 	movi	r3,31
   27ffc:	19007b16 	blt	r3,r4,281ec <__subdf3+0x390>
   28000:	00800804 	movi	r2,32
   28004:	1105c83a 	sub	r2,r2,r4
   28008:	8884d83a 	srl	r2,r17,r2
   2800c:	9906983a 	sll	r3,r19,r4
   28010:	8922983a 	sll	r17,r17,r4
   28014:	10c4b03a 	or	r2,r2,r3
   28018:	24007816 	blt	r4,r16,281fc <__subdf3+0x3a0>
   2801c:	2421c83a 	sub	r16,r4,r16
   28020:	80c00044 	addi	r3,r16,1
   28024:	010007c4 	movi	r4,31
   28028:	20c09516 	blt	r4,r3,28280 <__subdf3+0x424>
   2802c:	01400804 	movi	r5,32
   28030:	28cbc83a 	sub	r5,r5,r3
   28034:	88c8d83a 	srl	r4,r17,r3
   28038:	8962983a 	sll	r17,r17,r5
   2803c:	114a983a 	sll	r5,r2,r5
   28040:	10c6d83a 	srl	r3,r2,r3
   28044:	8804c03a 	cmpne	r2,r17,zero
   28048:	290ab03a 	or	r5,r5,r4
   2804c:	28a2b03a 	or	r17,r5,r2
   28050:	0021883a 	mov	r16,zero
   28054:	003fa206 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28058:	2090b03a 	or	r8,r4,r2
   2805c:	40018e26 	beq	r8,zero,28698 <__subdf3+0x83c>
   28060:	1007883a 	mov	r3,r2
   28064:	2023883a 	mov	r17,r4
   28068:	888001cc 	andi	r2,r17,7
   2806c:	103f9e1e 	bne	r2,zero,27ee8 <__alt_data_end+0xfffe96e8>
   28070:	1804977a 	slli	r2,r3,29
   28074:	8822d0fa 	srli	r17,r17,3
   28078:	1810d0fa 	srli	r8,r3,3
   2807c:	9100004c 	andi	r4,r18,1
   28080:	1444b03a 	or	r2,r2,r17
   28084:	00c1ffc4 	movi	r3,2047
   28088:	80c02826 	beq	r16,r3,2812c <__subdf3+0x2d0>
   2808c:	01400434 	movhi	r5,16
   28090:	297fffc4 	addi	r5,r5,-1
   28094:	80e0703a 	and	r16,r16,r3
   28098:	414a703a 	and	r5,r8,r5
   2809c:	003fa806 	br	27f40 <__alt_data_end+0xfffe9740>
   280a0:	0080630e 	bge	zero,r2,28230 <__subdf3+0x3d4>
   280a4:	48003026 	beq	r9,zero,28168 <__subdf3+0x30c>
   280a8:	0101ffc4 	movi	r4,2047
   280ac:	813f8c26 	beq	r16,r4,27ee0 <__alt_data_end+0xfffe96e0>
   280b0:	29402034 	orhi	r5,r5,128
   280b4:	01000e04 	movi	r4,56
   280b8:	2080a90e 	bge	r4,r2,28360 <__subdf3+0x504>
   280bc:	298cb03a 	or	r6,r5,r6
   280c0:	3012c03a 	cmpne	r9,r6,zero
   280c4:	0005883a 	mov	r2,zero
   280c8:	4c53883a 	add	r9,r9,r17
   280cc:	4c63803a 	cmpltu	r17,r9,r17
   280d0:	10c7883a 	add	r3,r2,r3
   280d4:	88c7883a 	add	r3,r17,r3
   280d8:	4823883a 	mov	r17,r9
   280dc:	1880202c 	andhi	r2,r3,128
   280e0:	1000d026 	beq	r2,zero,28424 <__subdf3+0x5c8>
   280e4:	84000044 	addi	r16,r16,1
   280e8:	0081ffc4 	movi	r2,2047
   280ec:	8080fe26 	beq	r16,r2,284e8 <__subdf3+0x68c>
   280f0:	00bfe034 	movhi	r2,65408
   280f4:	10bfffc4 	addi	r2,r2,-1
   280f8:	1886703a 	and	r3,r3,r2
   280fc:	880ad07a 	srli	r5,r17,1
   28100:	180497fa 	slli	r2,r3,31
   28104:	8900004c 	andi	r4,r17,1
   28108:	2922b03a 	or	r17,r5,r4
   2810c:	1806d07a 	srli	r3,r3,1
   28110:	1462b03a 	or	r17,r2,r17
   28114:	3825883a 	mov	r18,r7
   28118:	003f7106 	br	27ee0 <__alt_data_end+0xfffe96e0>
   2811c:	2984b03a 	or	r2,r5,r6
   28120:	103f6826 	beq	r2,zero,27ec4 <__alt_data_end+0xfffe96c4>
   28124:	39c03fcc 	andi	r7,r7,255
   28128:	003f6706 	br	27ec8 <__alt_data_end+0xfffe96c8>
   2812c:	4086b03a 	or	r3,r8,r2
   28130:	18015226 	beq	r3,zero,2867c <__subdf3+0x820>
   28134:	00c00434 	movhi	r3,16
   28138:	41400234 	orhi	r5,r8,8
   2813c:	18ffffc4 	addi	r3,r3,-1
   28140:	28ca703a 	and	r5,r5,r3
   28144:	003f7e06 	br	27f40 <__alt_data_end+0xfffe9740>
   28148:	10bfffc4 	addi	r2,r2,-1
   2814c:	1000491e 	bne	r2,zero,28274 <__subdf3+0x418>
   28150:	898fc83a 	sub	r7,r17,r6
   28154:	89e3803a 	cmpltu	r17,r17,r7
   28158:	1947c83a 	sub	r3,r3,r5
   2815c:	1c47c83a 	sub	r3,r3,r17
   28160:	3823883a 	mov	r17,r7
   28164:	003f9b06 	br	27fd4 <__alt_data_end+0xfffe97d4>
   28168:	2988b03a 	or	r4,r5,r6
   2816c:	203f5c26 	beq	r4,zero,27ee0 <__alt_data_end+0xfffe96e0>
   28170:	10bfffc4 	addi	r2,r2,-1
   28174:	1000931e 	bne	r2,zero,283c4 <__subdf3+0x568>
   28178:	898d883a 	add	r6,r17,r6
   2817c:	3463803a 	cmpltu	r17,r6,r17
   28180:	1947883a 	add	r3,r3,r5
   28184:	88c7883a 	add	r3,r17,r3
   28188:	3023883a 	mov	r17,r6
   2818c:	003fd306 	br	280dc <__alt_data_end+0xfffe98dc>
   28190:	1000541e 	bne	r2,zero,282e4 <__subdf3+0x488>
   28194:	80800044 	addi	r2,r16,1
   28198:	1081ffcc 	andi	r2,r2,2047
   2819c:	01000044 	movi	r4,1
   281a0:	2080a20e 	bge	r4,r2,2842c <__subdf3+0x5d0>
   281a4:	8989c83a 	sub	r4,r17,r6
   281a8:	8905803a 	cmpltu	r2,r17,r4
   281ac:	1967c83a 	sub	r19,r3,r5
   281b0:	98a7c83a 	sub	r19,r19,r2
   281b4:	9880202c 	andhi	r2,r19,128
   281b8:	10006326 	beq	r2,zero,28348 <__subdf3+0x4ec>
   281bc:	3463c83a 	sub	r17,r6,r17
   281c0:	28c7c83a 	sub	r3,r5,r3
   281c4:	344d803a 	cmpltu	r6,r6,r17
   281c8:	19a7c83a 	sub	r19,r3,r6
   281cc:	3825883a 	mov	r18,r7
   281d0:	983f861e 	bne	r19,zero,27fec <__alt_data_end+0xfffe97ec>
   281d4:	8809883a 	mov	r4,r17
   281d8:	0028b040 	call	28b04 <__clzsi2>
   281dc:	10800804 	addi	r2,r2,32
   281e0:	113ffe04 	addi	r4,r2,-8
   281e4:	00c007c4 	movi	r3,31
   281e8:	193f850e 	bge	r3,r4,28000 <__alt_data_end+0xfffe9800>
   281ec:	10bff604 	addi	r2,r2,-40
   281f0:	8884983a 	sll	r2,r17,r2
   281f4:	0023883a 	mov	r17,zero
   281f8:	243f880e 	bge	r4,r16,2801c <__alt_data_end+0xfffe981c>
   281fc:	00ffe034 	movhi	r3,65408
   28200:	18ffffc4 	addi	r3,r3,-1
   28204:	8121c83a 	sub	r16,r16,r4
   28208:	10c6703a 	and	r3,r2,r3
   2820c:	003f3406 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28210:	9100004c 	andi	r4,r18,1
   28214:	000b883a 	mov	r5,zero
   28218:	0005883a 	mov	r2,zero
   2821c:	003f4806 	br	27f40 <__alt_data_end+0xfffe9740>
   28220:	298cb03a 	or	r6,r5,r6
   28224:	300cc03a 	cmpne	r6,r6,zero
   28228:	0005883a 	mov	r2,zero
   2822c:	003f6406 	br	27fc0 <__alt_data_end+0xfffe97c0>
   28230:	10009a1e 	bne	r2,zero,2849c <__subdf3+0x640>
   28234:	82400044 	addi	r9,r16,1
   28238:	4881ffcc 	andi	r2,r9,2047
   2823c:	02800044 	movi	r10,1
   28240:	5080670e 	bge	r10,r2,283e0 <__subdf3+0x584>
   28244:	0081ffc4 	movi	r2,2047
   28248:	4880af26 	beq	r9,r2,28508 <__subdf3+0x6ac>
   2824c:	898d883a 	add	r6,r17,r6
   28250:	1945883a 	add	r2,r3,r5
   28254:	3447803a 	cmpltu	r3,r6,r17
   28258:	1887883a 	add	r3,r3,r2
   2825c:	182297fa 	slli	r17,r3,31
   28260:	300cd07a 	srli	r6,r6,1
   28264:	1806d07a 	srli	r3,r3,1
   28268:	4821883a 	mov	r16,r9
   2826c:	89a2b03a 	or	r17,r17,r6
   28270:	003f1b06 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28274:	0101ffc4 	movi	r4,2047
   28278:	813f441e 	bne	r16,r4,27f8c <__alt_data_end+0xfffe978c>
   2827c:	003f1806 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28280:	843ff844 	addi	r16,r16,-31
   28284:	01400804 	movi	r5,32
   28288:	1408d83a 	srl	r4,r2,r16
   2828c:	19405026 	beq	r3,r5,283d0 <__subdf3+0x574>
   28290:	01401004 	movi	r5,64
   28294:	28c7c83a 	sub	r3,r5,r3
   28298:	10c4983a 	sll	r2,r2,r3
   2829c:	88a2b03a 	or	r17,r17,r2
   282a0:	8822c03a 	cmpne	r17,r17,zero
   282a4:	2462b03a 	or	r17,r4,r17
   282a8:	0007883a 	mov	r3,zero
   282ac:	0021883a 	mov	r16,zero
   282b0:	003f6d06 	br	28068 <__alt_data_end+0xfffe9868>
   282b4:	11fff804 	addi	r7,r2,-32
   282b8:	01000804 	movi	r4,32
   282bc:	29ced83a 	srl	r7,r5,r7
   282c0:	11004526 	beq	r2,r4,283d8 <__subdf3+0x57c>
   282c4:	01001004 	movi	r4,64
   282c8:	2089c83a 	sub	r4,r4,r2
   282cc:	2904983a 	sll	r2,r5,r4
   282d0:	118cb03a 	or	r6,r2,r6
   282d4:	300cc03a 	cmpne	r6,r6,zero
   282d8:	398cb03a 	or	r6,r7,r6
   282dc:	0005883a 	mov	r2,zero
   282e0:	003f3706 	br	27fc0 <__alt_data_end+0xfffe97c0>
   282e4:	80002a26 	beq	r16,zero,28390 <__subdf3+0x534>
   282e8:	0101ffc4 	movi	r4,2047
   282ec:	49006626 	beq	r9,r4,28488 <__subdf3+0x62c>
   282f0:	0085c83a 	sub	r2,zero,r2
   282f4:	18c02034 	orhi	r3,r3,128
   282f8:	01000e04 	movi	r4,56
   282fc:	20807e16 	blt	r4,r2,284f8 <__subdf3+0x69c>
   28300:	010007c4 	movi	r4,31
   28304:	2080e716 	blt	r4,r2,286a4 <__subdf3+0x848>
   28308:	01000804 	movi	r4,32
   2830c:	2089c83a 	sub	r4,r4,r2
   28310:	1914983a 	sll	r10,r3,r4
   28314:	8890d83a 	srl	r8,r17,r2
   28318:	8908983a 	sll	r4,r17,r4
   2831c:	1884d83a 	srl	r2,r3,r2
   28320:	5222b03a 	or	r17,r10,r8
   28324:	2006c03a 	cmpne	r3,r4,zero
   28328:	88e2b03a 	or	r17,r17,r3
   2832c:	3463c83a 	sub	r17,r6,r17
   28330:	2885c83a 	sub	r2,r5,r2
   28334:	344d803a 	cmpltu	r6,r6,r17
   28338:	1187c83a 	sub	r3,r2,r6
   2833c:	4821883a 	mov	r16,r9
   28340:	3825883a 	mov	r18,r7
   28344:	003f2306 	br	27fd4 <__alt_data_end+0xfffe97d4>
   28348:	24d0b03a 	or	r8,r4,r19
   2834c:	40001b1e 	bne	r8,zero,283bc <__subdf3+0x560>
   28350:	0005883a 	mov	r2,zero
   28354:	0009883a 	mov	r4,zero
   28358:	0021883a 	mov	r16,zero
   2835c:	003f4906 	br	28084 <__alt_data_end+0xfffe9884>
   28360:	010007c4 	movi	r4,31
   28364:	20803a16 	blt	r4,r2,28450 <__subdf3+0x5f4>
   28368:	01000804 	movi	r4,32
   2836c:	2089c83a 	sub	r4,r4,r2
   28370:	2912983a 	sll	r9,r5,r4
   28374:	3090d83a 	srl	r8,r6,r2
   28378:	3108983a 	sll	r4,r6,r4
   2837c:	2884d83a 	srl	r2,r5,r2
   28380:	4a12b03a 	or	r9,r9,r8
   28384:	2008c03a 	cmpne	r4,r4,zero
   28388:	4912b03a 	or	r9,r9,r4
   2838c:	003f4e06 	br	280c8 <__alt_data_end+0xfffe98c8>
   28390:	1c48b03a 	or	r4,r3,r17
   28394:	20003c26 	beq	r4,zero,28488 <__subdf3+0x62c>
   28398:	0084303a 	nor	r2,zero,r2
   2839c:	1000381e 	bne	r2,zero,28480 <__subdf3+0x624>
   283a0:	3463c83a 	sub	r17,r6,r17
   283a4:	28c5c83a 	sub	r2,r5,r3
   283a8:	344d803a 	cmpltu	r6,r6,r17
   283ac:	1187c83a 	sub	r3,r2,r6
   283b0:	4821883a 	mov	r16,r9
   283b4:	3825883a 	mov	r18,r7
   283b8:	003f0606 	br	27fd4 <__alt_data_end+0xfffe97d4>
   283bc:	2023883a 	mov	r17,r4
   283c0:	003f0906 	br	27fe8 <__alt_data_end+0xfffe97e8>
   283c4:	0101ffc4 	movi	r4,2047
   283c8:	813f3a1e 	bne	r16,r4,280b4 <__alt_data_end+0xfffe98b4>
   283cc:	003ec406 	br	27ee0 <__alt_data_end+0xfffe96e0>
   283d0:	0005883a 	mov	r2,zero
   283d4:	003fb106 	br	2829c <__alt_data_end+0xfffe9a9c>
   283d8:	0005883a 	mov	r2,zero
   283dc:	003fbc06 	br	282d0 <__alt_data_end+0xfffe9ad0>
   283e0:	1c44b03a 	or	r2,r3,r17
   283e4:	80008e1e 	bne	r16,zero,28620 <__subdf3+0x7c4>
   283e8:	1000c826 	beq	r2,zero,2870c <__subdf3+0x8b0>
   283ec:	2984b03a 	or	r2,r5,r6
   283f0:	103ebb26 	beq	r2,zero,27ee0 <__alt_data_end+0xfffe96e0>
   283f4:	8989883a 	add	r4,r17,r6
   283f8:	1945883a 	add	r2,r3,r5
   283fc:	2447803a 	cmpltu	r3,r4,r17
   28400:	1887883a 	add	r3,r3,r2
   28404:	1880202c 	andhi	r2,r3,128
   28408:	2023883a 	mov	r17,r4
   2840c:	103f1626 	beq	r2,zero,28068 <__alt_data_end+0xfffe9868>
   28410:	00bfe034 	movhi	r2,65408
   28414:	10bfffc4 	addi	r2,r2,-1
   28418:	5021883a 	mov	r16,r10
   2841c:	1886703a 	and	r3,r3,r2
   28420:	003eaf06 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28424:	3825883a 	mov	r18,r7
   28428:	003f0f06 	br	28068 <__alt_data_end+0xfffe9868>
   2842c:	1c44b03a 	or	r2,r3,r17
   28430:	8000251e 	bne	r16,zero,284c8 <__subdf3+0x66c>
   28434:	1000661e 	bne	r2,zero,285d0 <__subdf3+0x774>
   28438:	2990b03a 	or	r8,r5,r6
   2843c:	40009626 	beq	r8,zero,28698 <__subdf3+0x83c>
   28440:	2807883a 	mov	r3,r5
   28444:	3023883a 	mov	r17,r6
   28448:	3825883a 	mov	r18,r7
   2844c:	003ea406 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28450:	127ff804 	addi	r9,r2,-32
   28454:	01000804 	movi	r4,32
   28458:	2a52d83a 	srl	r9,r5,r9
   2845c:	11008c26 	beq	r2,r4,28690 <__subdf3+0x834>
   28460:	01001004 	movi	r4,64
   28464:	2085c83a 	sub	r2,r4,r2
   28468:	2884983a 	sll	r2,r5,r2
   2846c:	118cb03a 	or	r6,r2,r6
   28470:	300cc03a 	cmpne	r6,r6,zero
   28474:	4992b03a 	or	r9,r9,r6
   28478:	0005883a 	mov	r2,zero
   2847c:	003f1206 	br	280c8 <__alt_data_end+0xfffe98c8>
   28480:	0101ffc4 	movi	r4,2047
   28484:	493f9c1e 	bne	r9,r4,282f8 <__alt_data_end+0xfffe9af8>
   28488:	2807883a 	mov	r3,r5
   2848c:	3023883a 	mov	r17,r6
   28490:	4821883a 	mov	r16,r9
   28494:	3825883a 	mov	r18,r7
   28498:	003e9106 	br	27ee0 <__alt_data_end+0xfffe96e0>
   2849c:	80001f1e 	bne	r16,zero,2851c <__subdf3+0x6c0>
   284a0:	1c48b03a 	or	r4,r3,r17
   284a4:	20005a26 	beq	r4,zero,28610 <__subdf3+0x7b4>
   284a8:	0084303a 	nor	r2,zero,r2
   284ac:	1000561e 	bne	r2,zero,28608 <__subdf3+0x7ac>
   284b0:	89a3883a 	add	r17,r17,r6
   284b4:	1945883a 	add	r2,r3,r5
   284b8:	898d803a 	cmpltu	r6,r17,r6
   284bc:	3087883a 	add	r3,r6,r2
   284c0:	4821883a 	mov	r16,r9
   284c4:	003f0506 	br	280dc <__alt_data_end+0xfffe98dc>
   284c8:	10002b1e 	bne	r2,zero,28578 <__subdf3+0x71c>
   284cc:	2984b03a 	or	r2,r5,r6
   284d0:	10008026 	beq	r2,zero,286d4 <__subdf3+0x878>
   284d4:	2807883a 	mov	r3,r5
   284d8:	3023883a 	mov	r17,r6
   284dc:	3825883a 	mov	r18,r7
   284e0:	0401ffc4 	movi	r16,2047
   284e4:	003e7e06 	br	27ee0 <__alt_data_end+0xfffe96e0>
   284e8:	3809883a 	mov	r4,r7
   284ec:	0011883a 	mov	r8,zero
   284f0:	0005883a 	mov	r2,zero
   284f4:	003ee306 	br	28084 <__alt_data_end+0xfffe9884>
   284f8:	1c62b03a 	or	r17,r3,r17
   284fc:	8822c03a 	cmpne	r17,r17,zero
   28500:	0005883a 	mov	r2,zero
   28504:	003f8906 	br	2832c <__alt_data_end+0xfffe9b2c>
   28508:	3809883a 	mov	r4,r7
   2850c:	4821883a 	mov	r16,r9
   28510:	0011883a 	mov	r8,zero
   28514:	0005883a 	mov	r2,zero
   28518:	003eda06 	br	28084 <__alt_data_end+0xfffe9884>
   2851c:	0101ffc4 	movi	r4,2047
   28520:	49003b26 	beq	r9,r4,28610 <__subdf3+0x7b4>
   28524:	0085c83a 	sub	r2,zero,r2
   28528:	18c02034 	orhi	r3,r3,128
   2852c:	01000e04 	movi	r4,56
   28530:	20806e16 	blt	r4,r2,286ec <__subdf3+0x890>
   28534:	010007c4 	movi	r4,31
   28538:	20807716 	blt	r4,r2,28718 <__subdf3+0x8bc>
   2853c:	01000804 	movi	r4,32
   28540:	2089c83a 	sub	r4,r4,r2
   28544:	1914983a 	sll	r10,r3,r4
   28548:	8890d83a 	srl	r8,r17,r2
   2854c:	8908983a 	sll	r4,r17,r4
   28550:	1884d83a 	srl	r2,r3,r2
   28554:	5222b03a 	or	r17,r10,r8
   28558:	2006c03a 	cmpne	r3,r4,zero
   2855c:	88e2b03a 	or	r17,r17,r3
   28560:	89a3883a 	add	r17,r17,r6
   28564:	1145883a 	add	r2,r2,r5
   28568:	898d803a 	cmpltu	r6,r17,r6
   2856c:	3087883a 	add	r3,r6,r2
   28570:	4821883a 	mov	r16,r9
   28574:	003ed906 	br	280dc <__alt_data_end+0xfffe98dc>
   28578:	2984b03a 	or	r2,r5,r6
   2857c:	10004226 	beq	r2,zero,28688 <__subdf3+0x82c>
   28580:	1808d0fa 	srli	r4,r3,3
   28584:	8822d0fa 	srli	r17,r17,3
   28588:	1806977a 	slli	r3,r3,29
   2858c:	2080022c 	andhi	r2,r4,8
   28590:	1c62b03a 	or	r17,r3,r17
   28594:	10000826 	beq	r2,zero,285b8 <__subdf3+0x75c>
   28598:	2812d0fa 	srli	r9,r5,3
   2859c:	4880022c 	andhi	r2,r9,8
   285a0:	1000051e 	bne	r2,zero,285b8 <__subdf3+0x75c>
   285a4:	300cd0fa 	srli	r6,r6,3
   285a8:	2804977a 	slli	r2,r5,29
   285ac:	4809883a 	mov	r4,r9
   285b0:	3825883a 	mov	r18,r7
   285b4:	11a2b03a 	or	r17,r2,r6
   285b8:	8806d77a 	srli	r3,r17,29
   285bc:	200890fa 	slli	r4,r4,3
   285c0:	882290fa 	slli	r17,r17,3
   285c4:	0401ffc4 	movi	r16,2047
   285c8:	1906b03a 	or	r3,r3,r4
   285cc:	003e4406 	br	27ee0 <__alt_data_end+0xfffe96e0>
   285d0:	2984b03a 	or	r2,r5,r6
   285d4:	103e4226 	beq	r2,zero,27ee0 <__alt_data_end+0xfffe96e0>
   285d8:	8989c83a 	sub	r4,r17,r6
   285dc:	8911803a 	cmpltu	r8,r17,r4
   285e0:	1945c83a 	sub	r2,r3,r5
   285e4:	1205c83a 	sub	r2,r2,r8
   285e8:	1200202c 	andhi	r8,r2,128
   285ec:	403e9a26 	beq	r8,zero,28058 <__alt_data_end+0xfffe9858>
   285f0:	3463c83a 	sub	r17,r6,r17
   285f4:	28c5c83a 	sub	r2,r5,r3
   285f8:	344d803a 	cmpltu	r6,r6,r17
   285fc:	1187c83a 	sub	r3,r2,r6
   28600:	3825883a 	mov	r18,r7
   28604:	003e3606 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28608:	0101ffc4 	movi	r4,2047
   2860c:	493fc71e 	bne	r9,r4,2852c <__alt_data_end+0xfffe9d2c>
   28610:	2807883a 	mov	r3,r5
   28614:	3023883a 	mov	r17,r6
   28618:	4821883a 	mov	r16,r9
   2861c:	003e3006 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28620:	10003626 	beq	r2,zero,286fc <__subdf3+0x8a0>
   28624:	2984b03a 	or	r2,r5,r6
   28628:	10001726 	beq	r2,zero,28688 <__subdf3+0x82c>
   2862c:	1808d0fa 	srli	r4,r3,3
   28630:	8822d0fa 	srli	r17,r17,3
   28634:	1806977a 	slli	r3,r3,29
   28638:	2080022c 	andhi	r2,r4,8
   2863c:	1c62b03a 	or	r17,r3,r17
   28640:	10000726 	beq	r2,zero,28660 <__subdf3+0x804>
   28644:	2812d0fa 	srli	r9,r5,3
   28648:	4880022c 	andhi	r2,r9,8
   2864c:	1000041e 	bne	r2,zero,28660 <__subdf3+0x804>
   28650:	300cd0fa 	srli	r6,r6,3
   28654:	2804977a 	slli	r2,r5,29
   28658:	4809883a 	mov	r4,r9
   2865c:	11a2b03a 	or	r17,r2,r6
   28660:	8806d77a 	srli	r3,r17,29
   28664:	200890fa 	slli	r4,r4,3
   28668:	882290fa 	slli	r17,r17,3
   2866c:	3825883a 	mov	r18,r7
   28670:	1906b03a 	or	r3,r3,r4
   28674:	0401ffc4 	movi	r16,2047
   28678:	003e1906 	br	27ee0 <__alt_data_end+0xfffe96e0>
   2867c:	000b883a 	mov	r5,zero
   28680:	0005883a 	mov	r2,zero
   28684:	003e2e06 	br	27f40 <__alt_data_end+0xfffe9740>
   28688:	0401ffc4 	movi	r16,2047
   2868c:	003e1406 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28690:	0005883a 	mov	r2,zero
   28694:	003f7506 	br	2846c <__alt_data_end+0xfffe9c6c>
   28698:	0005883a 	mov	r2,zero
   2869c:	0009883a 	mov	r4,zero
   286a0:	003e7806 	br	28084 <__alt_data_end+0xfffe9884>
   286a4:	123ff804 	addi	r8,r2,-32
   286a8:	01000804 	movi	r4,32
   286ac:	1a10d83a 	srl	r8,r3,r8
   286b0:	11002526 	beq	r2,r4,28748 <__subdf3+0x8ec>
   286b4:	01001004 	movi	r4,64
   286b8:	2085c83a 	sub	r2,r4,r2
   286bc:	1884983a 	sll	r2,r3,r2
   286c0:	1444b03a 	or	r2,r2,r17
   286c4:	1004c03a 	cmpne	r2,r2,zero
   286c8:	40a2b03a 	or	r17,r8,r2
   286cc:	0005883a 	mov	r2,zero
   286d0:	003f1606 	br	2832c <__alt_data_end+0xfffe9b2c>
   286d4:	02000434 	movhi	r8,16
   286d8:	0009883a 	mov	r4,zero
   286dc:	423fffc4 	addi	r8,r8,-1
   286e0:	00bfffc4 	movi	r2,-1
   286e4:	0401ffc4 	movi	r16,2047
   286e8:	003e6606 	br	28084 <__alt_data_end+0xfffe9884>
   286ec:	1c62b03a 	or	r17,r3,r17
   286f0:	8822c03a 	cmpne	r17,r17,zero
   286f4:	0005883a 	mov	r2,zero
   286f8:	003f9906 	br	28560 <__alt_data_end+0xfffe9d60>
   286fc:	2807883a 	mov	r3,r5
   28700:	3023883a 	mov	r17,r6
   28704:	0401ffc4 	movi	r16,2047
   28708:	003df506 	br	27ee0 <__alt_data_end+0xfffe96e0>
   2870c:	2807883a 	mov	r3,r5
   28710:	3023883a 	mov	r17,r6
   28714:	003df206 	br	27ee0 <__alt_data_end+0xfffe96e0>
   28718:	123ff804 	addi	r8,r2,-32
   2871c:	01000804 	movi	r4,32
   28720:	1a10d83a 	srl	r8,r3,r8
   28724:	11000a26 	beq	r2,r4,28750 <__subdf3+0x8f4>
   28728:	01001004 	movi	r4,64
   2872c:	2085c83a 	sub	r2,r4,r2
   28730:	1884983a 	sll	r2,r3,r2
   28734:	1444b03a 	or	r2,r2,r17
   28738:	1004c03a 	cmpne	r2,r2,zero
   2873c:	40a2b03a 	or	r17,r8,r2
   28740:	0005883a 	mov	r2,zero
   28744:	003f8606 	br	28560 <__alt_data_end+0xfffe9d60>
   28748:	0005883a 	mov	r2,zero
   2874c:	003fdc06 	br	286c0 <__alt_data_end+0xfffe9ec0>
   28750:	0005883a 	mov	r2,zero
   28754:	003ff706 	br	28734 <__alt_data_end+0xfffe9f34>

00028758 <__fixdfsi>:
   28758:	280cd53a 	srli	r6,r5,20
   2875c:	00c00434 	movhi	r3,16
   28760:	18ffffc4 	addi	r3,r3,-1
   28764:	3181ffcc 	andi	r6,r6,2047
   28768:	01c0ff84 	movi	r7,1022
   2876c:	28c6703a 	and	r3,r5,r3
   28770:	280ad7fa 	srli	r5,r5,31
   28774:	3980120e 	bge	r7,r6,287c0 <__fixdfsi+0x68>
   28778:	00810744 	movi	r2,1053
   2877c:	11800c16 	blt	r2,r6,287b0 <__fixdfsi+0x58>
   28780:	00810cc4 	movi	r2,1075
   28784:	1185c83a 	sub	r2,r2,r6
   28788:	01c007c4 	movi	r7,31
   2878c:	18c00434 	orhi	r3,r3,16
   28790:	38800d16 	blt	r7,r2,287c8 <__fixdfsi+0x70>
   28794:	31befb44 	addi	r6,r6,-1043
   28798:	2084d83a 	srl	r2,r4,r2
   2879c:	1986983a 	sll	r3,r3,r6
   287a0:	1884b03a 	or	r2,r3,r2
   287a4:	28000726 	beq	r5,zero,287c4 <__fixdfsi+0x6c>
   287a8:	0085c83a 	sub	r2,zero,r2
   287ac:	f800283a 	ret
   287b0:	00a00034 	movhi	r2,32768
   287b4:	10bfffc4 	addi	r2,r2,-1
   287b8:	2885883a 	add	r2,r5,r2
   287bc:	f800283a 	ret
   287c0:	0005883a 	mov	r2,zero
   287c4:	f800283a 	ret
   287c8:	008104c4 	movi	r2,1043
   287cc:	1185c83a 	sub	r2,r2,r6
   287d0:	1884d83a 	srl	r2,r3,r2
   287d4:	003ff306 	br	287a4 <__alt_data_end+0xfffe9fa4>

000287d8 <__floatsidf>:
   287d8:	defffd04 	addi	sp,sp,-12
   287dc:	dfc00215 	stw	ra,8(sp)
   287e0:	dc400115 	stw	r17,4(sp)
   287e4:	dc000015 	stw	r16,0(sp)
   287e8:	20002b26 	beq	r4,zero,28898 <__floatsidf+0xc0>
   287ec:	2023883a 	mov	r17,r4
   287f0:	2020d7fa 	srli	r16,r4,31
   287f4:	20002d16 	blt	r4,zero,288ac <__floatsidf+0xd4>
   287f8:	8809883a 	mov	r4,r17
   287fc:	0028b040 	call	28b04 <__clzsi2>
   28800:	01410784 	movi	r5,1054
   28804:	288bc83a 	sub	r5,r5,r2
   28808:	01010cc4 	movi	r4,1075
   2880c:	2149c83a 	sub	r4,r4,r5
   28810:	00c007c4 	movi	r3,31
   28814:	1900160e 	bge	r3,r4,28870 <__floatsidf+0x98>
   28818:	00c104c4 	movi	r3,1043
   2881c:	1947c83a 	sub	r3,r3,r5
   28820:	88c6983a 	sll	r3,r17,r3
   28824:	00800434 	movhi	r2,16
   28828:	10bfffc4 	addi	r2,r2,-1
   2882c:	1886703a 	and	r3,r3,r2
   28830:	2941ffcc 	andi	r5,r5,2047
   28834:	800d883a 	mov	r6,r16
   28838:	0005883a 	mov	r2,zero
   2883c:	280a953a 	slli	r5,r5,20
   28840:	31803fcc 	andi	r6,r6,255
   28844:	01000434 	movhi	r4,16
   28848:	300c97fa 	slli	r6,r6,31
   2884c:	213fffc4 	addi	r4,r4,-1
   28850:	1906703a 	and	r3,r3,r4
   28854:	1946b03a 	or	r3,r3,r5
   28858:	1986b03a 	or	r3,r3,r6
   2885c:	dfc00217 	ldw	ra,8(sp)
   28860:	dc400117 	ldw	r17,4(sp)
   28864:	dc000017 	ldw	r16,0(sp)
   28868:	dec00304 	addi	sp,sp,12
   2886c:	f800283a 	ret
   28870:	00c002c4 	movi	r3,11
   28874:	1887c83a 	sub	r3,r3,r2
   28878:	88c6d83a 	srl	r3,r17,r3
   2887c:	8904983a 	sll	r2,r17,r4
   28880:	01000434 	movhi	r4,16
   28884:	213fffc4 	addi	r4,r4,-1
   28888:	2941ffcc 	andi	r5,r5,2047
   2888c:	1906703a 	and	r3,r3,r4
   28890:	800d883a 	mov	r6,r16
   28894:	003fe906 	br	2883c <__alt_data_end+0xfffea03c>
   28898:	000d883a 	mov	r6,zero
   2889c:	000b883a 	mov	r5,zero
   288a0:	0007883a 	mov	r3,zero
   288a4:	0005883a 	mov	r2,zero
   288a8:	003fe406 	br	2883c <__alt_data_end+0xfffea03c>
   288ac:	0123c83a 	sub	r17,zero,r4
   288b0:	003fd106 	br	287f8 <__alt_data_end+0xfffe9ff8>

000288b4 <__floatunsidf>:
   288b4:	defffe04 	addi	sp,sp,-8
   288b8:	dc000015 	stw	r16,0(sp)
   288bc:	dfc00115 	stw	ra,4(sp)
   288c0:	2021883a 	mov	r16,r4
   288c4:	20002226 	beq	r4,zero,28950 <__floatunsidf+0x9c>
   288c8:	0028b040 	call	28b04 <__clzsi2>
   288cc:	01010784 	movi	r4,1054
   288d0:	2089c83a 	sub	r4,r4,r2
   288d4:	01810cc4 	movi	r6,1075
   288d8:	310dc83a 	sub	r6,r6,r4
   288dc:	00c007c4 	movi	r3,31
   288e0:	1980120e 	bge	r3,r6,2892c <__floatunsidf+0x78>
   288e4:	00c104c4 	movi	r3,1043
   288e8:	1907c83a 	sub	r3,r3,r4
   288ec:	80ca983a 	sll	r5,r16,r3
   288f0:	00800434 	movhi	r2,16
   288f4:	10bfffc4 	addi	r2,r2,-1
   288f8:	2101ffcc 	andi	r4,r4,2047
   288fc:	0021883a 	mov	r16,zero
   28900:	288a703a 	and	r5,r5,r2
   28904:	2008953a 	slli	r4,r4,20
   28908:	00c00434 	movhi	r3,16
   2890c:	18ffffc4 	addi	r3,r3,-1
   28910:	28c6703a 	and	r3,r5,r3
   28914:	8005883a 	mov	r2,r16
   28918:	1906b03a 	or	r3,r3,r4
   2891c:	dfc00117 	ldw	ra,4(sp)
   28920:	dc000017 	ldw	r16,0(sp)
   28924:	dec00204 	addi	sp,sp,8
   28928:	f800283a 	ret
   2892c:	00c002c4 	movi	r3,11
   28930:	188bc83a 	sub	r5,r3,r2
   28934:	814ad83a 	srl	r5,r16,r5
   28938:	00c00434 	movhi	r3,16
   2893c:	18ffffc4 	addi	r3,r3,-1
   28940:	81a0983a 	sll	r16,r16,r6
   28944:	2101ffcc 	andi	r4,r4,2047
   28948:	28ca703a 	and	r5,r5,r3
   2894c:	003fed06 	br	28904 <__alt_data_end+0xfffea104>
   28950:	0009883a 	mov	r4,zero
   28954:	000b883a 	mov	r5,zero
   28958:	003fea06 	br	28904 <__alt_data_end+0xfffea104>

0002895c <__truncdfsf2>:
   2895c:	2810d53a 	srli	r8,r5,20
   28960:	01c00434 	movhi	r7,16
   28964:	39ffffc4 	addi	r7,r7,-1
   28968:	29ce703a 	and	r7,r5,r7
   2896c:	4201ffcc 	andi	r8,r8,2047
   28970:	380e90fa 	slli	r7,r7,3
   28974:	200cd77a 	srli	r6,r4,29
   28978:	42400044 	addi	r9,r8,1
   2897c:	4a41ffcc 	andi	r9,r9,2047
   28980:	00c00044 	movi	r3,1
   28984:	280ad7fa 	srli	r5,r5,31
   28988:	31ceb03a 	or	r7,r6,r7
   2898c:	200490fa 	slli	r2,r4,3
   28990:	1a40230e 	bge	r3,r9,28a20 <__truncdfsf2+0xc4>
   28994:	40ff2004 	addi	r3,r8,-896
   28998:	01803f84 	movi	r6,254
   2899c:	30c01516 	blt	r6,r3,289f4 <__truncdfsf2+0x98>
   289a0:	00c0380e 	bge	zero,r3,28a84 <__truncdfsf2+0x128>
   289a4:	200c91ba 	slli	r6,r4,6
   289a8:	380e90fa 	slli	r7,r7,3
   289ac:	1004d77a 	srli	r2,r2,29
   289b0:	300cc03a 	cmpne	r6,r6,zero
   289b4:	31ccb03a 	or	r6,r6,r7
   289b8:	308cb03a 	or	r6,r6,r2
   289bc:	308001cc 	andi	r2,r6,7
   289c0:	10000426 	beq	r2,zero,289d4 <__truncdfsf2+0x78>
   289c4:	308003cc 	andi	r2,r6,15
   289c8:	01000104 	movi	r4,4
   289cc:	11000126 	beq	r2,r4,289d4 <__truncdfsf2+0x78>
   289d0:	31800104 	addi	r6,r6,4
   289d4:	3081002c 	andhi	r2,r6,1024
   289d8:	10001626 	beq	r2,zero,28a34 <__truncdfsf2+0xd8>
   289dc:	18c00044 	addi	r3,r3,1
   289e0:	00803fc4 	movi	r2,255
   289e4:	18800326 	beq	r3,r2,289f4 <__truncdfsf2+0x98>
   289e8:	300c91ba 	slli	r6,r6,6
   289ec:	300cd27a 	srli	r6,r6,9
   289f0:	00000206 	br	289fc <__truncdfsf2+0xa0>
   289f4:	00ffffc4 	movi	r3,-1
   289f8:	000d883a 	mov	r6,zero
   289fc:	18c03fcc 	andi	r3,r3,255
   28a00:	180895fa 	slli	r4,r3,23
   28a04:	00c02034 	movhi	r3,128
   28a08:	280a97fa 	slli	r5,r5,31
   28a0c:	18ffffc4 	addi	r3,r3,-1
   28a10:	30c6703a 	and	r3,r6,r3
   28a14:	1906b03a 	or	r3,r3,r4
   28a18:	1944b03a 	or	r2,r3,r5
   28a1c:	f800283a 	ret
   28a20:	40000b1e 	bne	r8,zero,28a50 <__truncdfsf2+0xf4>
   28a24:	388cb03a 	or	r6,r7,r2
   28a28:	0007883a 	mov	r3,zero
   28a2c:	30000426 	beq	r6,zero,28a40 <__truncdfsf2+0xe4>
   28a30:	01800144 	movi	r6,5
   28a34:	00803fc4 	movi	r2,255
   28a38:	300cd0fa 	srli	r6,r6,3
   28a3c:	18800a26 	beq	r3,r2,28a68 <__truncdfsf2+0x10c>
   28a40:	00802034 	movhi	r2,128
   28a44:	10bfffc4 	addi	r2,r2,-1
   28a48:	308c703a 	and	r6,r6,r2
   28a4c:	003feb06 	br	289fc <__alt_data_end+0xfffea1fc>
   28a50:	3888b03a 	or	r4,r7,r2
   28a54:	203fe726 	beq	r4,zero,289f4 <__alt_data_end+0xfffea1f4>
   28a58:	380c90fa 	slli	r6,r7,3
   28a5c:	00c03fc4 	movi	r3,255
   28a60:	31808034 	orhi	r6,r6,512
   28a64:	003fd506 	br	289bc <__alt_data_end+0xfffea1bc>
   28a68:	303fe226 	beq	r6,zero,289f4 <__alt_data_end+0xfffea1f4>
   28a6c:	00802034 	movhi	r2,128
   28a70:	31801034 	orhi	r6,r6,64
   28a74:	10bfffc4 	addi	r2,r2,-1
   28a78:	00ffffc4 	movi	r3,-1
   28a7c:	308c703a 	and	r6,r6,r2
   28a80:	003fde06 	br	289fc <__alt_data_end+0xfffea1fc>
   28a84:	013ffa44 	movi	r4,-23
   28a88:	19000e16 	blt	r3,r4,28ac4 <__truncdfsf2+0x168>
   28a8c:	01000784 	movi	r4,30
   28a90:	20c9c83a 	sub	r4,r4,r3
   28a94:	018007c4 	movi	r6,31
   28a98:	39c02034 	orhi	r7,r7,128
   28a9c:	31000b16 	blt	r6,r4,28acc <__truncdfsf2+0x170>
   28aa0:	423f2084 	addi	r8,r8,-894
   28aa4:	120c983a 	sll	r6,r2,r8
   28aa8:	3a0e983a 	sll	r7,r7,r8
   28aac:	1104d83a 	srl	r2,r2,r4
   28ab0:	300cc03a 	cmpne	r6,r6,zero
   28ab4:	31ceb03a 	or	r7,r6,r7
   28ab8:	388cb03a 	or	r6,r7,r2
   28abc:	0007883a 	mov	r3,zero
   28ac0:	003fbe06 	br	289bc <__alt_data_end+0xfffea1bc>
   28ac4:	0007883a 	mov	r3,zero
   28ac8:	003fd906 	br	28a30 <__alt_data_end+0xfffea230>
   28acc:	01bfff84 	movi	r6,-2
   28ad0:	30cdc83a 	sub	r6,r6,r3
   28ad4:	00c00804 	movi	r3,32
   28ad8:	398cd83a 	srl	r6,r7,r6
   28adc:	20c00726 	beq	r4,r3,28afc <__truncdfsf2+0x1a0>
   28ae0:	423f2884 	addi	r8,r8,-862
   28ae4:	3a0e983a 	sll	r7,r7,r8
   28ae8:	3884b03a 	or	r2,r7,r2
   28aec:	1004c03a 	cmpne	r2,r2,zero
   28af0:	118cb03a 	or	r6,r2,r6
   28af4:	0007883a 	mov	r3,zero
   28af8:	003fb006 	br	289bc <__alt_data_end+0xfffea1bc>
   28afc:	000f883a 	mov	r7,zero
   28b00:	003ff906 	br	28ae8 <__alt_data_end+0xfffea2e8>

00028b04 <__clzsi2>:
   28b04:	00bfffd4 	movui	r2,65535
   28b08:	11000536 	bltu	r2,r4,28b20 <__clzsi2+0x1c>
   28b0c:	00803fc4 	movi	r2,255
   28b10:	11000f36 	bltu	r2,r4,28b50 <__clzsi2+0x4c>
   28b14:	00800804 	movi	r2,32
   28b18:	0007883a 	mov	r3,zero
   28b1c:	00000506 	br	28b34 <__clzsi2+0x30>
   28b20:	00804034 	movhi	r2,256
   28b24:	10bfffc4 	addi	r2,r2,-1
   28b28:	11000c2e 	bgeu	r2,r4,28b5c <__clzsi2+0x58>
   28b2c:	00800204 	movi	r2,8
   28b30:	00c00604 	movi	r3,24
   28b34:	20c8d83a 	srl	r4,r4,r3
   28b38:	00c000f4 	movhi	r3,3
   28b3c:	18e87884 	addi	r3,r3,-24094
   28b40:	1909883a 	add	r4,r3,r4
   28b44:	20c00003 	ldbu	r3,0(r4)
   28b48:	10c5c83a 	sub	r2,r2,r3
   28b4c:	f800283a 	ret
   28b50:	00800604 	movi	r2,24
   28b54:	00c00204 	movi	r3,8
   28b58:	003ff606 	br	28b34 <__alt_data_end+0xfffea334>
   28b5c:	00800404 	movi	r2,16
   28b60:	1007883a 	mov	r3,r2
   28b64:	003ff306 	br	28b34 <__alt_data_end+0xfffea334>

00028b68 <close>:

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
   28b68:	d0a00b17 	ldw	r2,-32724(gp)
   28b6c:	10000926 	beq	r2,zero,28b94 <close+0x2c>
#include "os/alt_syscall.h"

#ifdef ALT_USE_DIRECT_DRIVERS

int ALT_CLOSE (int fildes)
{
   28b70:	deffff04 	addi	sp,sp,-4
   28b74:	dfc00015 	stw	ra,0(sp)
   28b78:	103ee83a 	callr	r2
  
  ALT_STUB_WARNING(close);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28b7c:	00c01604 	movi	r3,88
   28b80:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28b84:	00bfffc4 	movi	r2,-1
   28b88:	dfc00017 	ldw	ra,0(sp)
   28b8c:	dec00104 	addi	sp,sp,4
   28b90:	f800283a 	ret
   28b94:	d0a3bc04 	addi	r2,gp,-28944
  
  ALT_STUB_WARNING(close);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28b98:	00c01604 	movi	r3,88
   28b9c:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28ba0:	00bfffc4 	movi	r2,-1
   28ba4:	f800283a 	ret

00028ba8 <fstat>:
 * Provide minimal version that just describes all file descriptors 
 * as character devices for provided stdio devices.
 */
int ALT_FSTAT (int file, struct stat *st)
{
    switch (file) {
   28ba8:	00800084 	movi	r2,2
   28bac:	11000436 	bltu	r2,r4,28bc0 <fstat+0x18>
    case 1: /* stdout file descriptor */
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
#endif /* ALT_STDERR_PRESENT */
        st->st_mode = _IFCHR;
   28bb0:	00880004 	movi	r2,8192
   28bb4:	28800115 	stw	r2,4(r5)
        return 0;
   28bb8:	0005883a 	mov	r2,zero
   28bbc:	f800283a 	ret
    default:
        return -1;
   28bc0:	00bfffc4 	movi	r2,-1

#if !defined(ALT_STDIN_PRESENT) && !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(fstat);
#endif
}
   28bc4:	f800283a 	ret

00028bc8 <gettimeofday>:
 */
 

#if defined (__GNUC__) && (__GNUC__ >= 4)
int ALT_GETTIMEOFDAY (struct timeval  *ptimeval, void *ptimezone_vptr)
{
   28bc8:	defffb04 	addi	sp,sp,-20
   28bcc:	dc800215 	stw	r18,8(sp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   28bd0:	d4a3cc17 	ldw	r18,-28880(gp)
   28bd4:	dcc00315 	stw	r19,12(sp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   28bd8:	d4e3cb17 	ldw	r19,-28884(gp)
   28bdc:	dfc00415 	stw	ra,16(sp)
   28be0:	dc400115 	stw	r17,4(sp)
   28be4:	dc000015 	stw	r16,0(sp)
   * non-zero system clock rate. If the system clock is not running, an error
   * is generated and the contents of "ptimeval" and "ptimezone" are not
   * updated.
   */

  if (tick_rate)
   28be8:	90003a26 	beq	r18,zero,28cd4 <gettimeofday+0x10c>
   28bec:	2021883a 	mov	r16,r4
   28bf0:	2823883a 	mov	r17,r5
  {
    ptimeval->tv_sec  = alt_resettime.tv_sec  + nticks/tick_rate;
   28bf4:	9809883a 	mov	r4,r19
   28bf8:	900b883a 	mov	r5,r18
   28bfc:	0025e3c0 	call	25e3c <__udivsi3>
   28c00:	d0e3c317 	ldw	r3,-28916(gp)
    ptimeval->tv_usec = alt_resettime.tv_usec +
   28c04:	010003f4 	movhi	r4,15
   28c08:	900b883a 	mov	r5,r18
   * updated.
   */

  if (tick_rate)
  {
    ptimeval->tv_sec  = alt_resettime.tv_sec  + nticks/tick_rate;
   28c0c:	1885883a 	add	r2,r3,r2
    ptimeval->tv_usec = alt_resettime.tv_usec +
   28c10:	21109004 	addi	r4,r4,16960
   * updated.
   */

  if (tick_rate)
  {
    ptimeval->tv_sec  = alt_resettime.tv_sec  + nticks/tick_rate;
   28c14:	80800015 	stw	r2,0(r16)
    ptimeval->tv_usec = alt_resettime.tv_usec +
   28c18:	0025e3c0 	call	25e3c <__udivsi3>
   28c1c:	980d883a 	mov	r6,r19
   28c20:	000f883a 	mov	r7,zero
   28c24:	1009883a 	mov	r4,r2
   28c28:	000b883a 	mov	r5,zero
   28c2c:	00249ac0 	call	249ac <__muldi3>
   28c30:	018003f4 	movhi	r6,15
   28c34:	1009883a 	mov	r4,r2
   28c38:	31909004 	addi	r6,r6,16960
   28c3c:	000f883a 	mov	r7,zero
   28c40:	180b883a 	mov	r5,r3
   28c44:	00257800 	call	25780 <__umoddi3>
   28c48:	d0e3c417 	ldw	r3,-28912(gp)
          break;
      }
      else
      {
          ptimeval->tv_sec--;
          ptimeval->tv_usec += ALT_US;
   28c4c:	010003f4 	movhi	r4,15
   28c50:	21109004 	addi	r4,r4,16960
   */

  if (tick_rate)
  {
    ptimeval->tv_sec  = alt_resettime.tv_sec  + nticks/tick_rate;
    ptimeval->tv_usec = alt_resettime.tv_usec +
   28c54:	1885883a 	add	r2,r3,r2
   28c58:	80800115 	stw	r2,4(r16)
     (alt_u32)(((alt_u64)nticks*(ALT_US/tick_rate))%ALT_US);
      
    while(ptimeval->tv_usec < 0) {
   28c5c:	80800117 	ldw	r2,4(r16)
   28c60:	10000a0e 	bge	r2,zero,28c8c <gettimeofday+0xc4>
      if (ptimeval->tv_sec <= 0)
   28c64:	80c00017 	ldw	r3,0(r16)
   28c68:	00c00316 	blt	zero,r3,28c78 <gettimeofday+0xb0>
      {
          ptimeval->tv_sec = 0;
   28c6c:	80000015 	stw	zero,0(r16)
          ptimeval->tv_usec = 0;
   28c70:	80000115 	stw	zero,4(r16)
   28c74:	00001106 	br	28cbc <gettimeofday+0xf4>
          break;
      }
      else
      {
          ptimeval->tv_sec--;
   28c78:	18ffffc4 	addi	r3,r3,-1
          ptimeval->tv_usec += ALT_US;
   28c7c:	1105883a 	add	r2,r2,r4
          ptimeval->tv_usec = 0;
          break;
      }
      else
      {
          ptimeval->tv_sec--;
   28c80:	80c00015 	stw	r3,0(r16)
          ptimeval->tv_usec += ALT_US;
   28c84:	80800115 	stw	r2,4(r16)
   28c88:	003ff406 	br	28c5c <__alt_data_end+0xfffea45c>
      }
    }
    
    while(ptimeval->tv_usec >= ALT_US) {
   28c8c:	010003f4 	movhi	r4,15
      ptimeval->tv_sec++;
      ptimeval->tv_usec -= ALT_US;
   28c90:	017ffc74 	movhi	r5,65521
          ptimeval->tv_sec--;
          ptimeval->tv_usec += ALT_US;
      }
    }
    
    while(ptimeval->tv_usec >= ALT_US) {
   28c94:	21108fc4 	addi	r4,r4,16959
      ptimeval->tv_sec++;
      ptimeval->tv_usec -= ALT_US;
   28c98:	296f7004 	addi	r5,r5,-16960
          ptimeval->tv_sec--;
          ptimeval->tv_usec += ALT_US;
      }
    }
    
    while(ptimeval->tv_usec >= ALT_US) {
   28c9c:	80800117 	ldw	r2,4(r16)
   28ca0:	2080060e 	bge	r4,r2,28cbc <gettimeofday+0xf4>
      ptimeval->tv_sec++;
   28ca4:	80c00017 	ldw	r3,0(r16)
      ptimeval->tv_usec -= ALT_US;
   28ca8:	1145883a 	add	r2,r2,r5
   28cac:	80800115 	stw	r2,4(r16)
          ptimeval->tv_usec += ALT_US;
      }
    }
    
    while(ptimeval->tv_usec >= ALT_US) {
      ptimeval->tv_sec++;
   28cb0:	18c00044 	addi	r3,r3,1
   28cb4:	80c00015 	stw	r3,0(r16)
   28cb8:	003ff806 	br	28c9c <__alt_data_end+0xfffea49c>
      ptimeval->tv_usec -= ALT_US;
    }
      
    if (ptimezone)
   28cbc:	88000726 	beq	r17,zero,28cdc <gettimeofday+0x114>
    { 
      ptimezone->tz_minuteswest = alt_timezone.tz_minuteswest;
   28cc0:	d0a3c517 	ldw	r2,-28908(gp)
   28cc4:	88800015 	stw	r2,0(r17)
      ptimezone->tz_dsttime     = alt_timezone.tz_dsttime;
   28cc8:	d0a3c617 	ldw	r2,-28904(gp)
   28ccc:	88800115 	stw	r2,4(r17)
   28cd0:	00000206 	br	28cdc <gettimeofday+0x114>
    }

    return 0;
  }

  return -ENOTSUP;
   28cd4:	00bfde84 	movi	r2,-134
   28cd8:	00000106 	br	28ce0 <gettimeofday+0x118>
    { 
      ptimezone->tz_minuteswest = alt_timezone.tz_minuteswest;
      ptimezone->tz_dsttime     = alt_timezone.tz_dsttime;
    }

    return 0;
   28cdc:	0005883a 	mov	r2,zero
  }

  return -ENOTSUP;
}
   28ce0:	dfc00417 	ldw	ra,16(sp)
   28ce4:	dcc00317 	ldw	r19,12(sp)
   28ce8:	dc800217 	ldw	r18,8(sp)
   28cec:	dc400117 	ldw	r17,4(sp)
   28cf0:	dc000017 	ldw	r16,0(sp)
   28cf4:	dec00504 	addi	sp,sp,20
   28cf8:	f800283a 	ret

00028cfc <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   28cfc:	0028d881 	jmpi	28d88 <alt_iic_isr_register>

00028d00 <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   28d00:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   28d04:	00bfff84 	movi	r2,-2
   28d08:	2084703a 	and	r2,r4,r2
   28d0c:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
   28d10:	00c00044 	movi	r3,1
   28d14:	d0a3c717 	ldw	r2,-28900(gp)
   28d18:	194a983a 	sll	r5,r3,r5
   28d1c:	288ab03a 	or	r5,r5,r2
   28d20:	d163c715 	stw	r5,-28900(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   28d24:	d0a3c717 	ldw	r2,-28900(gp)
   28d28:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   28d2c:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
   28d30:	0005883a 	mov	r2,zero
   28d34:	f800283a 	ret

00028d38 <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   28d38:	0009303a 	rdctl	r4,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   28d3c:	00bfff84 	movi	r2,-2
   28d40:	2084703a 	and	r2,r4,r2
   28d44:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
   28d48:	00ffff84 	movi	r3,-2
   28d4c:	d0a3c717 	ldw	r2,-28900(gp)
   28d50:	194a183a 	rol	r5,r3,r5
   28d54:	288a703a 	and	r5,r5,r2
   28d58:	d163c715 	stw	r5,-28900(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   28d5c:	d0a3c717 	ldw	r2,-28900(gp)
   28d60:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   28d64:	2001703a 	wrctl	status,r4
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
   28d68:	0005883a 	mov	r2,zero
   28d6c:	f800283a 	ret

00028d70 <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   28d70:	000730fa 	rdctl	r3,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
   28d74:	00800044 	movi	r2,1
   28d78:	1144983a 	sll	r2,r2,r5
   28d7c:	10c4703a 	and	r2,r2,r3
}
   28d80:	1004c03a 	cmpne	r2,r2,zero
   28d84:	f800283a 	ret

00028d88 <alt_iic_isr_register>:
{
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
   28d88:	00c007c4 	movi	r3,31
   28d8c:	19401616 	blt	r3,r5,28de8 <alt_iic_isr_register+0x60>
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   28d90:	defffe04 	addi	sp,sp,-8
   28d94:	dfc00115 	stw	ra,4(sp)
   28d98:	dc000015 	stw	r16,0(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   28d9c:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   28da0:	00ffff84 	movi	r3,-2
   28da4:	80c6703a 	and	r3,r16,r3
   28da8:	1801703a 	wrctl	status,r3
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
   28dac:	280490fa 	slli	r2,r5,3
   28db0:	00c000f4 	movhi	r3,3
   28db4:	18f49d04 	addi	r3,r3,-11660
   28db8:	1885883a 	add	r2,r3,r2
   28dbc:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
   28dc0:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   28dc4:	30000226 	beq	r6,zero,28dd0 <alt_iic_isr_register+0x48>
   28dc8:	0028d000 	call	28d00 <alt_ic_irq_enable>
   28dcc:	00000106 	br	28dd4 <alt_iic_isr_register+0x4c>
   28dd0:	0028d380 	call	28d38 <alt_ic_irq_disable>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   28dd4:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
   28dd8:	dfc00117 	ldw	ra,4(sp)
   28ddc:	dc000017 	ldw	r16,0(sp)
   28de0:	dec00204 	addi	sp,sp,8
   28de4:	f800283a 	ret
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  int rc = -EINVAL;  
   28de8:	00bffa84 	movi	r2,-22
   28dec:	f800283a 	ret

00028df0 <isatty>:

#if !defined(ALT_STDIN_PRESENT) && !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(isatty);
#endif
}
   28df0:	00800084 	movi	r2,2
   28df4:	1105403a 	cmpgeu	r2,r2,r4
   28df8:	f800283a 	ret

00028dfc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   28dfc:	deffff04 	addi	sp,sp,-4
   28e00:	010000f4 	movhi	r4,3
   28e04:	014000f4 	movhi	r5,3
   28e08:	dfc00015 	stw	ra,0(sp)
   28e0c:	2128b904 	addi	r4,r4,-23836
   28e10:	296c6104 	addi	r5,r5,-20092

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   28e14:	2140061e 	bne	r4,r5,28e30 <alt_load+0x34>
   28e18:	01000034 	movhi	r4,0
   28e1c:	01400034 	movhi	r5,0
   28e20:	21000804 	addi	r4,r4,32
   28e24:	29400804 	addi	r5,r5,32
   28e28:	2140121e 	bne	r4,r5,28e74 <alt_load+0x78>
   28e2c:	00000b06 	br	28e5c <alt_load+0x60>
   28e30:	00c000f4 	movhi	r3,3
   28e34:	18ec6104 	addi	r3,r3,-20092
   28e38:	1907c83a 	sub	r3,r3,r4
   28e3c:	0005883a 	mov	r2,zero
  {
    while( to != end )
   28e40:	10fff526 	beq	r2,r3,28e18 <__alt_data_end+0xfffea618>
    {
      *to++ = *from++;
   28e44:	114f883a 	add	r7,r2,r5
   28e48:	39c00017 	ldw	r7,0(r7)
   28e4c:	110d883a 	add	r6,r2,r4
   28e50:	10800104 	addi	r2,r2,4
   28e54:	31c00015 	stw	r7,0(r6)
   28e58:	003ff906 	br	28e40 <__alt_data_end+0xfffea640>
   28e5c:	010000f4 	movhi	r4,3
   28e60:	014000f4 	movhi	r5,3
   28e64:	2124ad04 	addi	r4,r4,-27980
   28e68:	2964ad04 	addi	r5,r5,-27980

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   28e6c:	2140101e 	bne	r4,r5,28eb0 <alt_load+0xb4>
   28e70:	00000b06 	br	28ea0 <alt_load+0xa4>
   28e74:	00c00034 	movhi	r3,0
   28e78:	18c06004 	addi	r3,r3,384
   28e7c:	1907c83a 	sub	r3,r3,r4
   28e80:	0005883a 	mov	r2,zero
  {
    while( to != end )
   28e84:	10fff526 	beq	r2,r3,28e5c <__alt_data_end+0xfffea65c>
    {
      *to++ = *from++;
   28e88:	114f883a 	add	r7,r2,r5
   28e8c:	39c00017 	ldw	r7,0(r7)
   28e90:	110d883a 	add	r6,r2,r4
   28e94:	10800104 	addi	r2,r2,4
   28e98:	31c00015 	stw	r7,0(r6)
   28e9c:	003ff906 	br	28e84 <__alt_data_end+0xfffea684>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   28ea0:	00292300 	call	29230 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
   28ea4:	dfc00017 	ldw	ra,0(sp)
   28ea8:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
   28eac:	00292341 	jmpi	29234 <alt_icache_flush_all>
   28eb0:	00c000f4 	movhi	r3,3
   28eb4:	18e8b904 	addi	r3,r3,-23836
   28eb8:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   28ebc:	0005883a 	mov	r2,zero
  {
    while( to != end )
   28ec0:	18bff726 	beq	r3,r2,28ea0 <__alt_data_end+0xfffea6a0>
    {
      *to++ = *from++;
   28ec4:	114f883a 	add	r7,r2,r5
   28ec8:	39c00017 	ldw	r7,0(r7)
   28ecc:	110d883a 	add	r6,r2,r4
   28ed0:	10800104 	addi	r2,r2,4
   28ed4:	31c00015 	stw	r7,0(r6)
   28ed8:	003ff906 	br	28ec0 <__alt_data_end+0xfffea6c0>

00028edc <lseek>:
   28edc:	d0a00b17 	ldw	r2,-32724(gp)
   28ee0:	10000926 	beq	r2,zero,28f08 <lseek+0x2c>
#include "os/alt_syscall.h"

#ifdef ALT_USE_DIRECT_DRIVERS

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   28ee4:	deffff04 	addi	sp,sp,-4
   28ee8:	dfc00015 	stw	ra,0(sp)
   28eec:	103ee83a 	callr	r2
  
  ALT_STUB_WARNING(lseek);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28ef0:	00c01604 	movi	r3,88
   28ef4:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28ef8:	00bfffc4 	movi	r2,-1
   28efc:	dfc00017 	ldw	ra,0(sp)
   28f00:	dec00104 	addi	sp,sp,4
   28f04:	f800283a 	ret
   28f08:	d0a3bc04 	addi	r2,gp,-28944
  
  ALT_STUB_WARNING(lseek);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28f0c:	00c01604 	movi	r3,88
   28f10:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28f14:	00bfffc4 	movi	r2,-1
   28f18:	f800283a 	ret

00028f1c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   28f1c:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   28f20:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   28f24:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   28f28:	002917c0 	call	2917c <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   28f2c:	002919c0 	call	2919c <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   28f30:	d1a3c817 	ldw	r6,-28896(gp)
   28f34:	d163c917 	ldw	r5,-28892(gp)
   28f38:	d123ca17 	ldw	r4,-28888(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
   28f3c:	dfc00017 	ldw	ra,0(sp)
   28f40:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   28f44:	00008701 	jmpi	870 <main>

00028f48 <__malloc_lock>:
   28f48:	f800283a 	ret

00028f4c <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   28f4c:	f800283a 	ret

00028f50 <open>:
   28f50:	d0a00b17 	ldw	r2,-32724(gp)
   28f54:	10000926 	beq	r2,zero,28f7c <open+0x2c>
#include "os/alt_syscall.h"

#ifdef ALT_USE_DIRECT_DRIVERS

int ALT_OPEN (const char* file, int flags, int mode)
{
   28f58:	deffff04 	addi	sp,sp,-4
   28f5c:	dfc00015 	stw	ra,0(sp)
   28f60:	103ee83a 	callr	r2
  
  ALT_STUB_WARNING(open);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28f64:	00c01604 	movi	r3,88
   28f68:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28f6c:	00bfffc4 	movi	r2,-1
   28f70:	dfc00017 	ldw	ra,0(sp)
   28f74:	dec00104 	addi	sp,sp,4
   28f78:	f800283a 	ret
   28f7c:	d0a3bc04 	addi	r2,gp,-28944
  
  ALT_STUB_WARNING(open);
  
  /* Indicate an error */
  
  ALT_ERRNO = ENOSYS;
   28f80:	00c01604 	movi	r3,88
   28f84:	10c00015 	stw	r3,0(r2)
  return -1;
}
   28f88:	00bfffc4 	movi	r2,-1
   28f8c:	f800283a 	ret

00028f90 <read>:
#if !defined(ALT_STDIN_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(read);
#endif

    switch (file) {
   28f90:	2000041e 	bne	r4,zero,28fa4 <read+0x14>
#ifdef ALT_STDIN_PRESENT
    case 0: /* stdin file descriptor */
        return ALT_DRIVER_READ(ALT_STDIN_DEV, ptr, len, 0);
   28f94:	010000f4 	movhi	r4,3
   28f98:	000f883a 	mov	r7,zero
   28f9c:	212c6004 	addi	r4,r4,-20096
   28fa0:	00291a01 	jmpi	291a0 <altera_avalon_jtag_uart_read>
   28fa4:	d0a00b17 	ldw	r2,-32724(gp)
   28fa8:	10000926 	beq	r2,zero,28fd0 <read+0x40>
/*
 * Provide minimal version that just reads from the stdin device when provided.
 */

int ALT_READ (int file, void *ptr, size_t len)
{
   28fac:	deffff04 	addi	sp,sp,-4
   28fb0:	dfc00015 	stw	ra,0(sp)
   28fb4:	103ee83a 	callr	r2
#ifdef ALT_STDIN_PRESENT
    case 0: /* stdin file descriptor */
        return ALT_DRIVER_READ(ALT_STDIN_DEV, ptr, len, 0);
#endif /* ALT_STDIN_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   28fb8:	00c01444 	movi	r3,81
   28fbc:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   28fc0:	00bfffc4 	movi	r2,-1
   28fc4:	dfc00017 	ldw	ra,0(sp)
   28fc8:	dec00104 	addi	sp,sp,4
   28fcc:	f800283a 	ret
   28fd0:	d0a3bc04 	addi	r2,gp,-28944
#ifdef ALT_STDIN_PRESENT
    case 0: /* stdin file descriptor */
        return ALT_DRIVER_READ(ALT_STDIN_DEV, ptr, len, 0);
#endif /* ALT_STDIN_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   28fd4:	00c01444 	movi	r3,81
   28fd8:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   28fdc:	00bfffc4 	movi	r2,-1
   28fe0:	f800283a 	ret

00028fe4 <sbrk>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   28fe4:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   28fe8:	00bfff84 	movi	r2,-2
   28fec:	2884703a 	and	r2,r5,r2
   28ff0:	1001703a 	wrctl	status,r2
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   28ff4:	d0a00d17 	ldw	r2,-32716(gp)
   28ff8:	00ffff04 	movi	r3,-4
   28ffc:	108000c4 	addi	r2,r2,3
   29000:	10c4703a 	and	r2,r2,r3
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   29004:	00c00134 	movhi	r3,4
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   29008:	d0a00d15 	stw	r2,-32716(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   2900c:	1109883a 	add	r4,r2,r4
   29010:	18fa0004 	addi	r3,r3,-6144
   29014:	1900032e 	bgeu	r3,r4,29024 <sbrk+0x40>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   29018:	2801703a 	wrctl	status,r5
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   2901c:	00bfffc4 	movi	r2,-1
   29020:	f800283a 	ret
  }
#endif

  prev_heap_end = heap_end; 
  heap_end += incr; 
   29024:	d1200d15 	stw	r4,-32716(gp)
   29028:	2801703a 	wrctl	status,r5
#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
} 
   2902c:	f800283a 	ret

00029030 <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   29030:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   29034:	00bfff84 	movi	r2,-2
   29038:	1884703a 	and	r2,r3,r2
   2903c:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   29040:	21400117 	ldw	r5,4(r4)
   29044:	20800017 	ldw	r2,0(r4)
   29048:	11400115 	stw	r5,4(r2)
  entry->previous->next = entry->next;
   2904c:	21400117 	ldw	r5,4(r4)
   29050:	28800015 	stw	r2,0(r5)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   29054:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
   29058:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   2905c:	1801703a 	wrctl	status,r3
   29060:	f800283a 	ret

00029064 <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   29064:	d0a3cb17 	ldw	r2,-28884(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   29068:	defffb04 	addi	sp,sp,-20
   2906c:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   29070:	d4200e17 	ldw	r16,-32712(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   29074:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   29078:	dc800215 	stw	r18,8(sp)
   2907c:	dc400115 	stw	r17,4(sp)
   29080:	dfc00415 	stw	ra,16(sp)
   29084:	dcc00315 	stw	r19,12(sp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   29088:	d0a3cb15 	stw	r2,-28884(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   2908c:	d4600e04 	addi	r17,gp,-32712
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
   29090:	04800044 	movi	r18,1

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   29094:	84401a26 	beq	r16,r17,29100 <alt_tick+0x9c>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   29098:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
   2909c:	84c00017 	ldw	r19,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   290a0:	10000326 	beq	r2,zero,290b0 <alt_tick+0x4c>
   290a4:	d0a3cb17 	ldw	r2,-28884(gp)
   290a8:	1000011e 	bne	r2,zero,290b0 <alt_tick+0x4c>
    {
      alarm->rollover = 0;
   290ac:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   290b0:	d0e3cb17 	ldw	r3,-28884(gp)
   290b4:	80800217 	ldw	r2,8(r16)
   290b8:	18800f36 	bltu	r3,r2,290f8 <alt_tick+0x94>
   290bc:	80800403 	ldbu	r2,16(r16)
   290c0:	10000d1e 	bne	r2,zero,290f8 <alt_tick+0x94>
    {
      next_callback = alarm->callback (alarm->context);
   290c4:	80800317 	ldw	r2,12(r16)
   290c8:	81000517 	ldw	r4,20(r16)
   290cc:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   290d0:	1000031e 	bne	r2,zero,290e0 <alt_tick+0x7c>
      {
        alt_alarm_stop (alarm);
   290d4:	8009883a 	mov	r4,r16
   290d8:	00290300 	call	29030 <alt_alarm_stop>
   290dc:	00000606 	br	290f8 <alt_tick+0x94>
      }
      else
      {
        alarm->time += next_callback;
   290e0:	80c00217 	ldw	r3,8(r16)
   290e4:	10c5883a 	add	r2,r2,r3
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   290e8:	d0e3cb17 	ldw	r3,-28884(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
   290ec:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   290f0:	10c0012e 	bgeu	r2,r3,290f8 <alt_tick+0x94>
        {
          alarm->rollover = 1;
   290f4:	84800405 	stb	r18,16(r16)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   290f8:	9821883a 	mov	r16,r19
   290fc:	003fe506 	br	29094 <__alt_data_end+0xfffea894>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   29100:	dfc00417 	ldw	ra,16(sp)
   29104:	dcc00317 	ldw	r19,12(sp)
   29108:	dc800217 	ldw	r18,8(sp)
   2910c:	dc400117 	ldw	r17,4(sp)
   29110:	dc000017 	ldw	r16,0(sp)
   29114:	dec00504 	addi	sp,sp,20
   29118:	f800283a 	ret

0002911c <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
   2911c:	00800044 	movi	r2,1
   29120:	20800226 	beq	r4,r2,2912c <write+0x10>
   29124:	00800084 	movi	r2,2
   29128:	2080041e 	bne	r4,r2,2913c <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
   2912c:	010000f4 	movhi	r4,3
   29130:	000f883a 	mov	r7,zero
   29134:	212c6004 	addi	r4,r4,-20096
   29138:	00291fc1 	jmpi	291fc <altera_avalon_jtag_uart_write>
   2913c:	d0a00b17 	ldw	r2,-32724(gp)
   29140:	10000926 	beq	r2,zero,29168 <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   29144:	deffff04 	addi	sp,sp,-4
   29148:	dfc00015 	stw	ra,0(sp)
   2914c:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   29150:	00c01444 	movi	r3,81
   29154:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   29158:	00bfffc4 	movi	r2,-1
   2915c:	dfc00017 	ldw	ra,0(sp)
   29160:	dec00104 	addi	sp,sp,4
   29164:	f800283a 	ret
   29168:	d0a3bc04 	addi	r2,gp,-28944
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   2916c:	00c01444 	movi	r3,81
   29170:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   29174:	00bfffc4 	movi	r2,-1
   29178:	f800283a 	ret

0002917c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   2917c:	deffff04 	addi	sp,sp,-4
   29180:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
   29184:	00292ac0 	call	292ac <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   29188:	00800044 	movi	r2,1
   2918c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   29190:	dfc00017 	ldw	ra,0(sp)
   29194:	dec00104 	addi	sp,sp,4
   29198:	f800283a 	ret

0002919c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   2919c:	f800283a 	ret

000291a0 <altera_avalon_jtag_uart_read>:

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
  unsigned int base = sp->base;
   291a0:	21000017 	ldw	r4,0(r4)

  char * ptr = buffer;
  char * end = buffer + space;
   291a4:	298d883a 	add	r6,r5,r6

  while (ptr < end)
   291a8:	2805883a 	mov	r2,r5

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    else if(flags & O_NONBLOCK)
   291ac:	3a10000c 	andi	r8,r7,16384
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
   291b0:	11800b2e 	bgeu	r2,r6,291e0 <altera_avalon_jtag_uart_read+0x40>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   291b4:	20c00037 	ldwio	r3,0(r4)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
   291b8:	1a60000c 	andi	r9,r3,32768
   291bc:	48000326 	beq	r9,zero,291cc <altera_avalon_jtag_uart_read+0x2c>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   291c0:	10c00005 	stb	r3,0(r2)
   291c4:	10800044 	addi	r2,r2,1
   291c8:	003ff906 	br	291b0 <__alt_data_end+0xfffea9b0>
    else if (ptr != buffer)
   291cc:	11400226 	beq	r2,r5,291d8 <altera_avalon_jtag_uart_read+0x38>
      break;   
    
  }

  if (ptr != buffer)
    return ptr - buffer;
   291d0:	1145c83a 	sub	r2,r2,r5
   291d4:	f800283a 	ret

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    else if(flags & O_NONBLOCK)
   291d8:	403ff526 	beq	r8,zero,291b0 <__alt_data_end+0xfffea9b0>
   291dc:	00000106 	br	291e4 <altera_avalon_jtag_uart_read+0x44>
      break;   
    
  }

  if (ptr != buffer)
   291e0:	117ffb1e 	bne	r2,r5,291d0 <__alt_data_end+0xfffea9d0>
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
   291e4:	39d0000c 	andi	r7,r7,16384
   291e8:	3800021e 	bne	r7,zero,291f4 <altera_avalon_jtag_uart_read+0x54>
    return -EWOULDBLOCK;
  else
    return -EIO;
   291ec:	00bffec4 	movi	r2,-5
   291f0:	f800283a 	ret
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
   291f4:	00bffd44 	movi	r2,-11
  else
    return -EIO;
}
   291f8:	f800283a 	ret

000291fc <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
   291fc:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   29200:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
   29204:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   29208:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   2920c:	2980072e 	bgeu	r5,r6,2922c <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   29210:	38c00037 	ldwio	r3,0(r7)
   29214:	18ffffec 	andhi	r3,r3,65535
   29218:	183ffc26 	beq	r3,zero,2920c <__alt_data_end+0xfffeaa0c>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   2921c:	28c00007 	ldb	r3,0(r5)
   29220:	20c00035 	stwio	r3,0(r4)
   29224:	29400044 	addi	r5,r5,1
   29228:	003ff806 	br	2920c <__alt_data_end+0xfffeaa0c>

  return count;
}
   2922c:	f800283a 	ret

00029230 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   29230:	f800283a 	ret

00029234 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   29234:	f800283a 	ret

00029238 <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
   29238:	213ffe84 	addi	r4,r4,-6
   2923c:	008003c4 	movi	r2,15
   29240:	11001636 	bltu	r2,r4,2929c <alt_exception_cause_generated_bad_addr+0x64>
   29244:	200890ba 	slli	r4,r4,2
   29248:	008000f4 	movhi	r2,3
   2924c:	10a49704 	addi	r2,r2,-28068
   29250:	2089883a 	add	r4,r4,r2
   29254:	20800017 	ldw	r2,0(r4)
   29258:	1000683a 	jmp	r2
   2925c:	000292a4 	muli	zero,zero,2634
   29260:	000292a4 	muli	zero,zero,2634
   29264:	0002929c 	xori	zero,zero,2634
   29268:	0002929c 	xori	zero,zero,2634
   2926c:	0002929c 	xori	zero,zero,2634
   29270:	000292a4 	muli	zero,zero,2634
   29274:	0002929c 	xori	zero,zero,2634
   29278:	0002929c 	xori	zero,zero,2634
   2927c:	000292a4 	muli	zero,zero,2634
   29280:	000292a4 	muli	zero,zero,2634
   29284:	0002929c 	xori	zero,zero,2634
   29288:	000292a4 	muli	zero,zero,2634
   2928c:	0002929c 	xori	zero,zero,2634
   29290:	0002929c 	xori	zero,zero,2634
   29294:	0002929c 	xori	zero,zero,2634
   29298:	000292a4 	muli	zero,zero,2634
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   2929c:	0005883a 	mov	r2,zero
   292a0:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   292a4:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
   292a8:	f800283a 	ret

000292ac <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
   292ac:	000170fa 	wrctl	ienable,zero
   292b0:	f800283a 	ret
