$date
	Thu Oct 02 07:36:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sq0110 $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var parameter 32 % S0 $end
$var parameter 32 & S1 $end
$var parameter 32 ' S2 $end
$var parameter 32 ( S3 $end
$var reg 2 ) NS [0:1] $end
$var reg 2 * PS [0:1] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0x )
x$
1#
0"
0!
$end
#5000
1"
#10000
0"
#12000
b1 )
0$
#15000
b1 *
1"
0#
#20000
0"
#25000
1"
#30000
0"
#32000
b10 )
1$
#35000
b11 )
b10 *
1"
#40000
0"
#45000
b0 )
b11 *
1"
#50000
0"
#52000
b1 )
1!
0$
#55000
0!
b1 *
1"
#60000
0"
#62000
b10 )
1$
#65000
b11 )
b10 *
1"
#70000
0"
#75000
b0 )
b11 *
1"
#80000
0"
#82000
b1 )
1!
0$
#85000
0!
b1 *
1"
#90000
0"
#95000
1"
#100000
0"
#102000
b10 )
1$
#105000
b11 )
b10 *
1"
#110000
0"
#115000
b0 )
b11 *
1"
#120000
0"
#122000
b1 )
1!
0$
#125000
0!
b1 *
1"
#130000
0"
#132000
