 -u "E:/Programme/Active-HDL 10.1/bin/systf.dll" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_crc32.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_defines.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_jsp_biu.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_jsp_module.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_or1k_biu.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_or1k_defines.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_or1k_module.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_or1k_status_reg.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_top.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_wb_biu.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_wb_defines.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\adbg_wb_module.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\bytefifo.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\syncflop.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\adv_debug_sys\syncreg.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\rtl\infrastructure.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\rtl\memc_wrapper.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\rtl\xilinx_ddr2.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\rtl\mcb_controller\iodrp_controller.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\rtl\mcb_controller\iodrp_mcb_controller.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\rtl\mcb_controller\mcb_raw_wrapper.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\rtl\mcb_controller\mcb_soft_calibration_top.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\rtl\mcb_controller\mcb_ui_top.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\adc_interface.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\adc_sample_fifo.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\clk_gen.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\fifo_1024_8.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\FPGA_MUX.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\scope_mem.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\jtag_tap\tap_top.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_branch_prediction.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_bus_if_avalon.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_bus_if_wb32.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_cache_lru.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_cfgrs.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_cpu.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_cpu_cappuccino.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_cpu_espresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_cpu_prontoespresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_ctrl_cappuccino.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_ctrl_espresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_ctrl_prontoespresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_dcache.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_decode.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_decode_execute_cappuccino.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_dmmu.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_execute_alu.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_execute_ctrl_cappuccino.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_fetch_cappuccino.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_fetch_espresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_fetch_prontoespresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_fetch_tcm_prontoespresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_icache.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_immu.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_lsu_cappuccino.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_lsu_espresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_pic.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_rf_cappuccino.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_rf_espresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_simple_dpram_sclk.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_store_buffer.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_ticktimer.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_true_dpram_sclk.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_wb_mux_cappuccino.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx_wb_mux_espresso.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx-defines.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\mor1kx\mor1kx-sprs.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\sim\flash\code\N25Q128A13B.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\address_filter.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\crc.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\delay_line.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\fifo_2clock_cascade.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\fifo_short.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\fifo36_to_ll8.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\flow_ctrl_rx.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\flow_ctrl_tx.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\ll8_shortfifo.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\ll8_to_fifo36.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\ll8_to_txmac.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\oneshot_2clk.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\reset_sync.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\rxmac_to_ll8.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\simple_gemac.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\simple_gemac_rx.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\simple_gemac_tx.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\simple_gemac_wb.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\simple_gemac_wrapper.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\miim\eth_clockgen.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\miim\eth_miim.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\miim\eth_outputcontrol.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\miim\eth_shiftreg.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\miim\fifo_2clock.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\coregen\fifo_xlnx_64x36_2clk.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_gemac\coregen\fifo_xlnx_512x36_2clk.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_spi\fifo4.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\simple_spi\simple_spi_top.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\wb_intercon\arbiter.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\wb_intercon\wb_arbiter.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\wb_intercon\wb_data_resize.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\wb_intercon\wb_intercon.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\wb_intercon\wb_mux.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\sim\ddr2_model_c3.v" -v2k5  "c:\FPGA\atlys_sdr\hdl\xilinx_ddr2_wrapper\xilinx_ddr2_if.v"  -i "c:\FPGA\atlys_sdr\hdl\mor1kx" -i "c:\FPGA\atlys_sdr\hdl\wb_intercon" -i "c:\FPGA\atlys_sdr\hdl\sim\flash" -i "c:\FPGA\atlys_sdr\hdl\include" -i "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\sim"  -cs  -g 5  -r -li "c:\FPGA\atlys_sdr\active_hdl\atlys_sdr\soc\compile\soc.epr" -p "c:\FPGA\atlys_sdr\active_hdl\atlys_sdr\soc\soc"  -b "unisim" -b "xilinxcorelib" 