Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec 14 17:26:47 2021
| Host         : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file MercuryXU5_EndcapSL_utilization_placed.rpt -pb MercuryXU5_EndcapSL_utilization_placed.pb
| Design       : MercuryXU5_EndcapSL
| Device       : xczu5evsfvc784-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 25768 |     0 |    117120 | 22.00 |
|   LUT as Logic             | 20803 |     0 |    117120 | 17.76 |
|   LUT as Memory            |  4965 |     0 |     57600 |  8.62 |
|     LUT as Distributed RAM |  1520 |     0 |           |       |
|     LUT as Shift Register  |  3445 |     0 |           |       |
| CLB Registers              | 33839 |     0 |    234240 | 14.45 |
|   Register as Flip Flop    | 33839 |     0 |    234240 | 14.45 |
|   Register as Latch        |     0 |     0 |    234240 |  0.00 |
| CARRY8                     |   571 |     0 |     14640 |  3.90 |
| F7 Muxes                   |   683 |     0 |     58560 |  1.17 |
| F8 Muxes                   |   114 |     0 |     29280 |  0.39 |
| F9 Muxes                   |     0 |     0 |     14640 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 118   |          Yes |           - |          Set |
| 292   |          Yes |           - |        Reset |
| 603   |          Yes |         Set |            - |
| 32826 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  6060 |     0 |     14640 | 41.39 |
|   CLBL                                     |  2993 |     0 |           |       |
|   CLBM                                     |  3067 |     0 |           |       |
| LUT as Logic                               | 20803 |     0 |    117120 | 17.76 |
|   using O5 output only                     |   978 |       |           |       |
|   using O6 output only                     | 15274 |       |           |       |
|   using O5 and O6                          |  4551 |       |           |       |
| LUT as Memory                              |  4965 |     0 |     57600 |  8.62 |
|   LUT as Distributed RAM                   |  1520 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   688 |       |           |       |
|     using O5 and O6                        |   832 |       |           |       |
|   LUT as Shift Register                    |  3445 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   832 |       |           |       |
|     using O5 and O6                        |  2613 |       |           |       |
| CLB Registers                              | 33839 |     0 |    234240 | 14.45 |
|   Register driven from within the CLB      | 19088 |       |           |       |
|   Register driven from outside the CLB     | 14751 |       |           |       |
|     LUT in front of the register is unused | 11257 |       |           |       |
|     LUT in front of the register is used   |  3494 |       |           |       |
| Unique Control Sets                        |  1819 |       |     29280 |  6.21 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 94.5 |     0 |       144 | 65.63 |
|   RAMB36/FIFO*    |   93 |     0 |       144 | 64.58 |
|     FIFO36E2 only |    1 |       |           |       |
|     RAMB36E2 only |   92 |       |           |       |
|   RAMB18          |    3 |     0 |       288 |  1.04 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |        64 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1248 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   50 |    50 |       252 | 19.84 |
| HPIOB_M          |    5 |     5 |        72 |  6.94 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    6 |     6 |        72 |  8.33 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |   17 |    17 |        48 | 35.42 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |   13 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_S          |   19 |    19 |        48 | 39.58 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |   16 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    3 |     3 |        12 | 25.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   18 |     1 |       352 |  5.11 |
|   BUFGCE             |    6 |     1 |       112 |  5.36 |
|   BUFGCE_DIV         |    1 |     0 |        16 |  6.25 |
|   BUFG_GT            |    3 |     0 |        96 |  3.13 |
|   BUFG_PS            |    2 |     0 |        96 |  2.08 |
|   BUFGCTRL*          |    3 |     0 |        32 |  9.38 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     1 |         4 |  25.00 |
| GTHE4_COMMON    |    1 |     0 |         1 | 100.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 32826 |            Register |
| LUT6          | 10952 |                 CLB |
| LUT4          |  4793 |                 CLB |
| LUT3          |  4284 |                 CLB |
| SRLC32E       |  3027 |                 CLB |
| SRL16E        |  3021 |                 CLB |
| LUT5          |  2972 |                 CLB |
| LUT2          |  1575 |                 CLB |
| RAMD32        |  1456 |                 CLB |
| LUT1          |   778 |                 CLB |
| RAMD64E       |   688 |                 CLB |
| MUXF7         |   683 |                 CLB |
| FDSE          |   603 |            Register |
| CARRY8        |   571 |                 CLB |
| FDCE          |   292 |            Register |
| RAMS32        |   208 |                 CLB |
| FDPE          |   118 |            Register |
| MUXF8         |   114 |                 CLB |
| RAMB36E2      |    92 |           Block Ram |
| OBUF          |    40 |                 I/O |
| SRLC16E       |    10 |                 CLB |
| INBUF         |    10 |                 I/O |
| IBUFCTRL      |    10 |              Others |
| OSERDESE3     |     6 |                 I/O |
| BUFGCE        |     6 |               Clock |
| IDDRE1        |     5 |            Register |
| RAMB18E2      |     3 |           Block Ram |
| BUFG_GT       |     3 |               Clock |
| BUFGCTRL      |     3 |               Clock |
| BUFG_PS       |     2 |               Clock |
| BUFG_GT_SYNC  |     2 |               Clock |
| PS8           |     1 |            Advanced |
| OBUFT         |     1 |                 I/O |
| MMCME4_ADV    |     1 |               Clock |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| GTHE4_CHANNEL |     1 |            Advanced |
| FIFO36E2      |     1 |           Block Ram |
| BUFGCE_DIV    |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| xsdbm                      |    1 |
| design_1_zynq_ultra_ps_e_1 |    1 |
| design_1_rst_ps8_99M_1     |    1 |
| design_1_led_1             |    1 |
| design_1_ila_2_2           |    1 |
| design_1_ila_2_1           |    1 |
| design_1_ila_2_0           |    1 |
| design_1_ila_1_0           |    1 |
| design_1_ila_0_0           |    1 |
| design_1_heartbeat_0_0     |    1 |
| design_1_debug_bridge_2_0  |    1 |
| design_1_debug_bridge_1_0  |    1 |
| design_1_debug_bridge_0_0  |    1 |
| design_1_counter_0_0       |    1 |
| design_1_clk_wiz_0_0       |    1 |
| design_1_blk_mem_gen_0_1   |    1 |
| design_1_axi_smc_1         |    1 |
| design_1_axi_chip2chip_0_0 |    1 |
| design_1_axi_bram_ctrl_0_1 |    1 |
| design_1_aurora_64b66b_0_0 |    1 |
| bd_c443_bsip_0             |    1 |
| bd_c443_bs_switch_2        |    1 |
| bd_c443_bs_switch_1_0      |    1 |
| bd_c443_bs_mux_0           |    1 |
| bd_c443_axi_jtag_0         |    1 |
| bd_04e2_axi_jtag_0         |    1 |
| bd_0412_lut_buffer_0       |    1 |
+----------------------------+------+


