

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_1'
================================================================
* Date:           Thu Mar 25 14:59:25 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.044 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        5|  2073604| 33.335 ns | 13.825 ms |    5|  2073604|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        2|  2073601|         3|          1|          1| 1 ~ 2073600 |    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rem = alloca i32"   --->   Operation 7 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32"   --->   Operation 8 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%rows_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1029]   --->   Operation 9 'read' 'rows_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%cols_bound_per_npc_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols_bound_per_npc" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 10 'read' 'cols_bound_per_npc_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%last_blk_width_1 = read i4 @_ssdm_op_Read.ap_fifo.i4P, i4 %last_blk_width" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 11 'read' 'last_blk_width_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "%store_ln1038 = store i32, i32 %p_Val2_s" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 12 'store' 'store_ln1038' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%store_ln1038 = store i32, i32 %rem" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 13 'store' 'store_ln1038' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %current_img_mat_434, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %last_blk_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%last_blk_width_cast1_i = zext i4 %last_blk_width_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 19 'zext' 'last_blk_width_cast1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %current_img_mat_434, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.42ns)   --->   "%bound = mul i32 %cols_bound_per_npc_2, i32 %rows_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1036->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%sub_i = add i32 %cols_bound_per_npc_2, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1030]   --->   Operation 23 'add' 'sub_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%sub2_i = sub i6, i6 %last_blk_width_cast1_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1031]   --->   Operation 24 'sub' 'sub2_i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln1057 = add i6 %last_blk_width_cast1_i, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 25 'add' 'add_ln1057' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.65ns)   --->   "%br_ln1038 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 26 'br' 'br_ln1038' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 5.04>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i32, void %entry, i32 %j_2, void"   --->   Operation 27 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i31, void %entry, i31 %add_ln1038, void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i31 %i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1027->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 29 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.99ns)   --->   "%icmp_ln1038 = icmp_slt  i32 %zext_ln1027, i32 %bound" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 30 'icmp' 'icmp_ln1038' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.00ns)   --->   "%add_ln1038 = add i31 %i, i31" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 31 'add' 'add_ln1038' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1038 = br i1 %icmp_ln1038, void %.exit, void %.split.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1038->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 32 'br' 'br_ln1038' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%rem_load = load i32 %rem, void %store_ln1038" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 33 'load' 'rem_load' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.99ns)   --->   "%bLast = icmp_eq  i32 %j, i32 %sub_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1043->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 34 'icmp' 'bLast' <Predicate = (icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_1, i4" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 35 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1038)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i4 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 36 'zext' 'zext_ln1044' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.38ns)   --->   "%ptr_width_minus = select i1 %bLast, i6 %sub2_i, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 37 'select' 'ptr_width_minus' <Predicate = (icmp_ln1038)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1045 = zext i6 %ptr_width_minus" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1045->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 38 'zext' 'zext_ln1045' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.99ns)   --->   "%icmp_ln1049 = icmp_slt  i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 39 'icmp' 'icmp_ln1049' <Predicate = (icmp_ln1038)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1049 = br i1 %icmp_ln1049, void, void %_ifconv" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1049->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 40 'br' 'br_ln1049' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.01ns)   --->   "%rem_2 = sub i32 %rem_load, i32 %zext_ln1044" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 41 'sub' 'rem_2' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.67ns)   --->   "%store_ln1058 = store i32 %rem_2, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1058->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 42 'store' 'store_ln1058' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.67>
ST_3 : Operation 43 [1/1] (1.01ns)   --->   "%rem_1 = add i32 %rem_load, i32 %zext_ln1045" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1055->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 43 'add' 'rem_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.67ns)   --->   "%store_ln1056 = store i32 %rem_1, i32 %rem, void %store_ln1038, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 44 'store' 'store_ln1056' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.67>
ST_3 : Operation 45 [1/1] (1.01ns)   --->   "%add_ln1061 = add i32 %j, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 45 'add' 'add_ln1061' <Predicate = (icmp_ln1038)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.44ns)   --->   "%j_2 = select i1 %bLast, i32, i32 %add_ln1061" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1061->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 46 'select' 'j_2' <Predicate = (icmp_ln1038)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln1032 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_25" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 47 'specpipeline' 'specpipeline_ln1032' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1032 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln1032' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln1032 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1032->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 49 'specloopname' 'specloopname_ln1032' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i4 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1044->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 50 'zext' 'zext_ln1044_1' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s, void %store_ln1038"   --->   Operation 51 'load' 'p_Val2_load' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%select_ln1057 = select i1 %bLast, i6 %add_ln1057, i6" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 52 'select' 'select_ln1057' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1057)   --->   "%zext_ln1057 = zext i6 %select_ln1057" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 53 'zext' 'zext_ln1057' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln1057 = sub i32 %zext_ln1057, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 54 'sub' 'sub_ln1057' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.01ns)   --->   "%sub_ln1057_1 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1057->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 55 'sub' 'sub_ln1057_1' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln674_1 = icmp_ugt  i32 %sub_ln1057_1, i32 %sub_ln1057"   --->   Operation 56 'icmp' 'icmp_ln674_1' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i32 %sub_ln1057_1"   --->   Operation 57 'trunc' 'trunc_ln674_1' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i32 %sub_ln1057"   --->   Operation 58 'trunc' 'trunc_ln674_2' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%tmp_23 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_load, i32, i32"   --->   Operation 59 'partselect' 'tmp_23' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.78ns)   --->   "%sub_ln674_4 = sub i6 %trunc_ln674_1, i6 %trunc_ln674_2"   --->   Operation 60 'sub' 'sub_ln674_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.78ns)   --->   "%sub_ln674_5 = sub i6, i6 %trunc_ln674_1"   --->   Operation 61 'sub' 'sub_ln674_5' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.78ns)   --->   "%sub_ln674_6 = sub i6 %trunc_ln674_2, i6 %trunc_ln674_1"   --->   Operation 62 'sub' 'sub_ln674_6' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_7)   --->   "%select_ln674_3 = select i1 %icmp_ln674_1, i6 %sub_ln674_4, i6 %sub_ln674_6"   --->   Operation 63 'select' 'select_ln674_3' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_4 = select i1 %icmp_ln674_1, i32 %tmp_23, i32 %p_Val2_load"   --->   Operation 64 'select' 'select_ln674_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_5 = select i1 %icmp_ln674_1, i6 %sub_ln674_5, i6 %trunc_ln674_1"   --->   Operation 65 'select' 'select_ln674_5' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_7 = sub i6, i6 %select_ln674_3"   --->   Operation 66 'sub' 'sub_ln674_7' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%zext_ln674_3 = zext i6 %select_ln674_5"   --->   Operation 67 'zext' 'zext_ln674_3' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.38ns) (out node of the LUT)   --->   "%lshr_ln674_3 = lshr i32 %select_ln674_4, i32 %zext_ln674_3"   --->   Operation 68 'lshr' 'lshr_ln674_3' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 1.38> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.99ns)   --->   "%icmp_ln1050 = icmp_eq  i32 %rem_load, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 69 'icmp' 'icmp_ln1050' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.01ns)   --->   "%sub_ln1051 = sub i32, i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 70 'sub' 'sub_ln1051' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1051 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1051->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 71 'trunc' 'trunc_ln1051' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln1051, i32, i32"   --->   Operation 72 'partselect' 'tmp' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.02ns)   --->   "%icmp_ln674 = icmp_ne  i27 %tmp, i27"   --->   Operation 73 'icmp' 'icmp_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %sub_ln1051"   --->   Operation 74 'trunc' 'trunc_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%tmp_21 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_load, i32, i32"   --->   Operation 75 'partselect' 'tmp_21' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln674 = add i6, i6 %trunc_ln674"   --->   Operation 76 'add' 'add_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.78ns)   --->   "%sub_ln674 = sub i6, i6 %trunc_ln674"   --->   Operation 77 'sub' 'sub_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.78ns)   --->   "%sub_ln674_1 = sub i6, i6 %trunc_ln674"   --->   Operation 78 'sub' 'sub_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_2)   --->   "%select_ln674 = select i1 %icmp_ln674, i6 %add_ln674, i6 %sub_ln674_1"   --->   Operation 79 'select' 'select_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i32 %tmp_21, i32 %p_Val2_load"   --->   Operation 80 'select' 'select_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i6 %sub_ln674, i6 %trunc_ln674"   --->   Operation 81 'select' 'select_ln674_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln674_2 = sub i6, i6 %select_ln674"   --->   Operation 82 'sub' 'sub_ln674_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%zext_ln674 = zext i6 %select_ln674_2"   --->   Operation 83 'zext' 'zext_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.38ns) (out node of the LUT)   --->   "%lshr_ln674 = lshr i32 %select_ln674_1, i32 %zext_ln674"   --->   Operation 84 'lshr' 'lshr_ln674' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.38> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.83ns)   --->   "%val = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %ldata1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'val' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln1054 = add i5, i5 %zext_ln1044_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 86 'add' 'add_ln1054' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1054 = sext i5 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 87 'sext' 'sext_ln1054' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1054_1 = sext i5 %add_ln1054" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 88 'sext' 'sext_ln1054_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1054 = trunc i32 %rem_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1054->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 89 'trunc' 'trunc_ln1054' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln674_3 = sub i6 %trunc_ln1054, i6 %sext_ln1054_1"   --->   Operation 90 'sub' 'sub_ln674_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 91 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln674_1 = add i6, i6 %sub_ln674_3"   --->   Operation 91 'add' 'add_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_2 = zext i6 %add_ln674_1"   --->   Operation 92 'zext' 'zext_ln674_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_2 = lshr i32, i32 %zext_ln674_2"   --->   Operation 93 'lshr' 'lshr_ln674_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_23 = and i32 %val, i32 %lshr_ln674_2"   --->   Operation 94 'and' 'p_Result_23' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Repl2_2 = trunc i32 %p_Result_23"   --->   Operation 95 'trunc' 'p_Repl2_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.99ns)   --->   "%icmp_ln414 = icmp_ugt  i32 %rem_load, i32 %sext_ln1054"   --->   Operation 96 'icmp' 'icmp_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %rem_load"   --->   Operation 97 'trunc' 'trunc_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i5 %add_ln1054"   --->   Operation 98 'trunc' 'trunc_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.79ns)   --->   "%sub_ln414_1 = sub i4, i4 %trunc_ln414"   --->   Operation 99 'sub' 'sub_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i4 %trunc_ln414, i4 %trunc_ln414_1"   --->   Operation 100 'select' 'select_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i4 %sub_ln414_1, i4 %trunc_ln414"   --->   Operation 101 'select' 'select_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln414_2 = sub i4, i4 %select_ln414"   --->   Operation 102 'sub' 'sub_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i4 %select_ln414_2"   --->   Operation 103 'zext' 'zext_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.74ns) (out node of the LUT)   --->   "%shl_ln414 = shl i8 %p_Repl2_2, i8 %zext_ln414_1"   --->   Operation 104 'shl' 'shl_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.74> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.65ns)   --->   "%store_ln1056 = store i32 %val, i32 %p_Val2_s, void %store_ln1038, i32 %p_Val2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 105 'store' 'store_ln1056' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Result_25)   --->   "%zext_ln674_4 = zext i6 %sub_ln674_7"   --->   Operation 106 'zext' 'zext_ln674_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Result_25)   --->   "%lshr_ln674_4 = lshr i32, i32 %zext_ln674_4"   --->   Operation 107 'lshr' 'lshr_ln674_4' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Result_25 = and i32 %lshr_ln674_3, i32 %lshr_ln674_4"   --->   Operation 108 'and' 'p_Result_25' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i32 %p_Result_25"   --->   Operation 109 'trunc' 'trunc_ln358' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.65ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (icmp_ln1038 & !icmp_ln1049)> <Delay = 0.65>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln674_1 = zext i6 %sub_ln674_2"   --->   Operation 111 'zext' 'zext_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln674_1 = lshr i32, i32 %zext_ln674_1"   --->   Operation 112 'lshr' 'lshr_ln674_1' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_s = and i32 %lshr_ln674, i32 %lshr_ln674_1"   --->   Operation 113 'and' 'p_Result_s' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Repl2_s = trunc i32 %p_Result_s"   --->   Operation 114 'trunc' 'p_Repl2_s' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.79ns)   --->   "%sub_ln414 = sub i4, i4 %trunc_ln1051"   --->   Operation 115 'sub' 'sub_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln414 = zext i4 %sub_ln414"   --->   Operation 116 'zext' 'zext_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln414 = lshr i8, i8 %zext_ln414"   --->   Operation 117 'lshr' 'lshr_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_22 = and i8 %p_Repl2_s, i8 %lshr_ln414"   --->   Operation 118 'and' 'p_Result_22' <Predicate = (icmp_ln1038 & icmp_ln1049 & !icmp_ln1050)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Val2_8 = select i1 %icmp_ln1050, i8, i8 %p_Result_22" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1050->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 119 'select' 'p_Val2_8' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i4 %trunc_ln414_1, i4 %trunc_ln414"   --->   Operation 120 'select' 'select_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i4 %select_ln414_1"   --->   Operation 121 'zext' 'zext_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i4 %sub_ln414_2"   --->   Operation 122 'zext' 'zext_ln414_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Result_24)   --->   "%tmp_22 = partselect i8 @llvm.part.select.i8, i8 %shl_ln414, i32, i32"   --->   Operation 123 'partselect' 'tmp_22' <Predicate = (icmp_ln1038 & icmp_ln1049 & icmp_ln414)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Result_24)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i8 %tmp_22, i8 %shl_ln414"   --->   Operation 124 'select' 'select_ln414_3' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i8, i8 %zext_ln414_2"   --->   Operation 125 'shl' 'shl_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_1 = lshr i8, i8 %zext_ln414_3"   --->   Operation 126 'lshr' 'lshr_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.62ns) (out node of the LUT)   --->   "%and_ln414 = and i8 %shl_ln414_1, i8 %lshr_ln414_1"   --->   Operation 127 'and' 'and_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.62> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%xor_ln414 = xor i8 %and_ln414, i8"   --->   Operation 128 'xor' 'xor_ln414' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.73ns) (out node of the LUT)   --->   "%and_ln414_1 = and i8 %p_Val2_8, i8 %xor_ln414"   --->   Operation 129 'and' 'and_ln414_1' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.73> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Result_24)   --->   "%and_ln414_2 = and i8 %select_ln414_3, i8 %and_ln414"   --->   Operation 130 'and' 'and_ln414_2' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.39ns) (out node of the LUT)   --->   "%p_Result_24 = or i8 %and_ln414_1, i8 %and_ln414_2"   --->   Operation 131 'or' 'p_Result_24' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.65ns)   --->   "%br_ln1056 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1056->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 132 'br' 'br_ln1056' <Predicate = (icmp_ln1038 & icmp_ln1049)> <Delay = 0.65>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%empty = phi i8 %p_Result_24, void %_ifconv, i8 %trunc_ln358, void"   --->   Operation 133 'phi' 'empty' <Predicate = (icmp_ln1038)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (1.75ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %current_img_mat_434, i8 %empty" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 134 'write' 'write_ln167' <Predicate = (icmp_ln1038)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 135 'br' 'br_ln0' <Predicate = (icmp_ln1038)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%ret_ln1115 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1115]   --->   Operation 136 'ret' 'ret_ln1115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ current_img_mat_434]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                      (alloca           ) [ 0111110]
p_Val2_s                 (alloca           ) [ 0111110]
rows_2                   (read             ) [ 0010000]
cols_bound_per_npc_2     (read             ) [ 0010000]
last_blk_width_1         (read             ) [ 0011110]
store_ln1038             (store            ) [ 0000000]
store_ln1038             (store            ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
last_blk_width_cast1_i   (zext             ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
specinterface_ln0        (specinterface    ) [ 0000000]
bound                    (mul              ) [ 0001110]
sub_i                    (add              ) [ 0001110]
sub2_i                   (sub              ) [ 0001110]
add_ln1057               (add              ) [ 0001110]
br_ln1038                (br               ) [ 0011110]
j                        (phi              ) [ 0001000]
i                        (phi              ) [ 0001000]
zext_ln1027              (zext             ) [ 0000000]
icmp_ln1038              (icmp             ) [ 0001110]
add_ln1038               (add              ) [ 0011110]
br_ln1038                (br               ) [ 0000000]
rem_load                 (load             ) [ 0001100]
bLast                    (icmp             ) [ 0001100]
xf_bits_per_clock        (select           ) [ 0001100]
zext_ln1044              (zext             ) [ 0000000]
ptr_width_minus          (select           ) [ 0000000]
zext_ln1045              (zext             ) [ 0000000]
icmp_ln1049              (icmp             ) [ 0001110]
br_ln1049                (br               ) [ 0000000]
rem_2                    (sub              ) [ 0000000]
store_ln1058             (store            ) [ 0000000]
rem_1                    (add              ) [ 0000000]
store_ln1056             (store            ) [ 0000000]
add_ln1061               (add              ) [ 0000000]
j_2                      (select           ) [ 0011110]
specpipeline_ln1032      (specpipeline     ) [ 0000000]
speclooptripcount_ln1032 (speclooptripcount) [ 0000000]
specloopname_ln1032      (specloopname     ) [ 0000000]
zext_ln1044_1            (zext             ) [ 0000000]
p_Val2_load              (load             ) [ 0000000]
select_ln1057            (select           ) [ 0000000]
zext_ln1057              (zext             ) [ 0000000]
sub_ln1057               (sub              ) [ 0000000]
sub_ln1057_1             (sub              ) [ 0000000]
icmp_ln674_1             (icmp             ) [ 0000000]
trunc_ln674_1            (trunc            ) [ 0000000]
trunc_ln674_2            (trunc            ) [ 0000000]
tmp_23                   (partselect       ) [ 0000000]
sub_ln674_4              (sub              ) [ 0000000]
sub_ln674_5              (sub              ) [ 0000000]
sub_ln674_6              (sub              ) [ 0000000]
select_ln674_3           (select           ) [ 0000000]
select_ln674_4           (select           ) [ 0000000]
select_ln674_5           (select           ) [ 0000000]
sub_ln674_7              (sub              ) [ 0001010]
zext_ln674_3             (zext             ) [ 0000000]
lshr_ln674_3             (lshr             ) [ 0001010]
icmp_ln1050              (icmp             ) [ 0001010]
sub_ln1051               (sub              ) [ 0000000]
trunc_ln1051             (trunc            ) [ 0001010]
tmp                      (partselect       ) [ 0000000]
icmp_ln674               (icmp             ) [ 0000000]
trunc_ln674              (trunc            ) [ 0000000]
tmp_21                   (partselect       ) [ 0000000]
add_ln674                (add              ) [ 0000000]
sub_ln674                (sub              ) [ 0000000]
sub_ln674_1              (sub              ) [ 0000000]
select_ln674             (select           ) [ 0000000]
select_ln674_1           (select           ) [ 0000000]
select_ln674_2           (select           ) [ 0000000]
sub_ln674_2              (sub              ) [ 0001010]
zext_ln674               (zext             ) [ 0000000]
lshr_ln674               (lshr             ) [ 0001010]
val                      (read             ) [ 0000000]
add_ln1054               (add              ) [ 0000000]
sext_ln1054              (sext             ) [ 0000000]
sext_ln1054_1            (sext             ) [ 0000000]
trunc_ln1054             (trunc            ) [ 0000000]
sub_ln674_3              (sub              ) [ 0000000]
add_ln674_1              (add              ) [ 0000000]
zext_ln674_2             (zext             ) [ 0000000]
lshr_ln674_2             (lshr             ) [ 0000000]
p_Result_23              (and              ) [ 0000000]
p_Repl2_2                (trunc            ) [ 0000000]
icmp_ln414               (icmp             ) [ 0001010]
trunc_ln414              (trunc            ) [ 0001010]
trunc_ln414_1            (trunc            ) [ 0001010]
sub_ln414_1              (sub              ) [ 0000000]
select_ln414             (select           ) [ 0000000]
select_ln414_2           (select           ) [ 0000000]
sub_ln414_2              (sub              ) [ 0001010]
zext_ln414_1             (zext             ) [ 0000000]
shl_ln414                (shl              ) [ 0001010]
store_ln1056             (store            ) [ 0000000]
zext_ln674_4             (zext             ) [ 0000000]
lshr_ln674_4             (lshr             ) [ 0000000]
p_Result_25              (and              ) [ 0000000]
trunc_ln358              (trunc            ) [ 0000000]
br_ln0                   (br               ) [ 0000000]
zext_ln674_1             (zext             ) [ 0000000]
lshr_ln674_1             (lshr             ) [ 0000000]
p_Result_s               (and              ) [ 0000000]
p_Repl2_s                (trunc            ) [ 0000000]
sub_ln414                (sub              ) [ 0000000]
zext_ln414               (zext             ) [ 0000000]
lshr_ln414               (lshr             ) [ 0000000]
p_Result_22              (and              ) [ 0000000]
p_Val2_8                 (select           ) [ 0000000]
select_ln414_1           (select           ) [ 0000000]
zext_ln414_2             (zext             ) [ 0000000]
zext_ln414_3             (zext             ) [ 0000000]
tmp_22                   (partselect       ) [ 0000000]
select_ln414_3           (select           ) [ 0000000]
shl_ln414_1              (shl              ) [ 0000000]
lshr_ln414_1             (lshr             ) [ 0000000]
and_ln414                (and              ) [ 0000000]
xor_ln414                (xor              ) [ 0000000]
and_ln414_1              (and              ) [ 0000000]
and_ln414_2              (and              ) [ 0000000]
p_Result_24              (or               ) [ 0000000]
br_ln1056                (br               ) [ 0000000]
empty                    (phi              ) [ 0000000]
write_ln167              (write            ) [ 0000000]
br_ln0                   (br               ) [ 0011110]
ret_ln1115               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="current_img_mat_434">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_img_mat_434"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i4P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="rem_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_Val2_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rows_2_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cols_bound_per_npc_2_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="last_blk_width_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="val_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln167_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="j_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="j_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="1"/>
<pin id="146" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="31" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="empty_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1057_1/4 sub_ln1051/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln1038_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1038/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln1038_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1038/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="last_blk_width_cast1_i_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_blk_width_cast1_i/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bound_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sub_i_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sub2_i_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub2_i/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln1057_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1057/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln1027_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln1038_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1038/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln1038_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1038/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="rem_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bLast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xf_bits_per_clock_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="2"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln1044_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="ptr_width_minus_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="1"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_width_minus/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln1045_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1045/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln1049_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="rem_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln1058_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1058/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="rem_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_1/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln1056_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1056/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln1061_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1061/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="j_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln1044_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044_1/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_Val2_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="3"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln1057_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="6" slack="2"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1057/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln1057_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln1057_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="1"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1057/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln674_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln674_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln674_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_23_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="0" index="3" bw="1" slack="0"/>
<pin id="331" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sub_ln674_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="0"/>
<pin id="339" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_4/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sub_ln674_5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="6" slack="0"/>
<pin id="345" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_5/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sub_ln674_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="6" slack="0"/>
<pin id="351" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_6/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln674_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="6" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_3/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln674_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="0"/>
<pin id="366" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_4/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln674_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_5/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sub_ln674_7_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="0"/>
<pin id="381" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_7/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln674_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_3/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="lshr_ln674_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_3/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="icmp_ln1050_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1050/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln1051_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1051/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="27" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="4" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln674_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="27" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln674_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_21_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="1" slack="0"/>
<pin id="427" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln674_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="6" slack="0"/>
<pin id="435" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sub_ln674_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sub_ln674_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_1/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln674_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="6" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln674_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_1/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln674_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="6" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln674_2/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sub_ln674_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="6" slack="0"/>
<pin id="477" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_2/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln674_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="lshr_ln674_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln1054_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="4" slack="0"/>
<pin id="493" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1054/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln1054_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1054/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln1054_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1054_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln1054_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1054/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sub_ln674_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="5" slack="0"/>
<pin id="510" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln674_3/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln674_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="0"/>
<pin id="515" dir="0" index="1" bw="6" slack="0"/>
<pin id="516" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674_1/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln674_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_2/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="lshr_ln674_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="6" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_2/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_Result_23_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_23/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_Repl2_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_2/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln414_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="0" index="1" bw="5" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln414_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln414_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414_1/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sub_ln414_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln414_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="0"/>
<pin id="560" dir="0" index="2" bw="4" slack="0"/>
<pin id="561" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln414_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="4" slack="0"/>
<pin id="568" dir="0" index="2" bw="4" slack="0"/>
<pin id="569" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sub_ln414_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="0"/>
<pin id="575" dir="0" index="1" bw="4" slack="0"/>
<pin id="576" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414_2/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln414_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_1/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="shl_ln414_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="4" slack="0"/>
<pin id="586" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln1056_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="3"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1056/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln674_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_4/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="lshr_ln674_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="6" slack="0"/>
<pin id="600" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_4/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="p_Result_25_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_25/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln358_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln674_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_1/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="lshr_ln674_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="6" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674_1/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_Result_s_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="p_Repl2_s_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sub_ln414_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="0" index="1" bw="4" slack="1"/>
<pin id="634" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln414_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="lshr_ln414_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="4" slack="0"/>
<pin id="643" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_Result_22_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_22/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Val2_8_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="8" slack="0"/>
<pin id="656" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln414_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="0" index="1" bw="4" slack="1"/>
<pin id="662" dir="0" index="2" bw="4" slack="1"/>
<pin id="663" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="zext_ln414_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_2/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln414_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="1"/>
<pin id="670" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414_3/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_22_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="1"/>
<pin id="674" dir="0" index="2" bw="4" slack="0"/>
<pin id="675" dir="0" index="3" bw="1" slack="0"/>
<pin id="676" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="select_ln414_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="8" slack="0"/>
<pin id="683" dir="0" index="2" bw="8" slack="1"/>
<pin id="684" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="shl_ln414_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="4" slack="0"/>
<pin id="689" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln414_1/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="lshr_ln414_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="4" slack="0"/>
<pin id="695" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln414_1/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="and_ln414_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="xor_ln414_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="and_ln414_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="and_ln414_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="0"/>
<pin id="719" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_Result_24_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="0"/>
<pin id="725" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_24/5 "/>
</bind>
</comp>

<comp id="729" class="1005" name="rem_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="737" class="1005" name="p_Val2_s_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="744" class="1005" name="rows_2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_2 "/>
</bind>
</comp>

<comp id="749" class="1005" name="cols_bound_per_npc_2_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_2 "/>
</bind>
</comp>

<comp id="755" class="1005" name="last_blk_width_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="4" slack="1"/>
<pin id="757" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="last_blk_width_1 "/>
</bind>
</comp>

<comp id="761" class="1005" name="bound_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="766" class="1005" name="sub_i_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="771" class="1005" name="sub2_i_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="1"/>
<pin id="773" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub2_i "/>
</bind>
</comp>

<comp id="776" class="1005" name="add_ln1057_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="2"/>
<pin id="778" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1057 "/>
</bind>
</comp>

<comp id="781" class="1005" name="icmp_ln1038_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1038 "/>
</bind>
</comp>

<comp id="785" class="1005" name="add_ln1038_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="31" slack="0"/>
<pin id="787" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1038 "/>
</bind>
</comp>

<comp id="790" class="1005" name="rem_load_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rem_load "/>
</bind>
</comp>

<comp id="801" class="1005" name="bLast_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast "/>
</bind>
</comp>

<comp id="806" class="1005" name="xf_bits_per_clock_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="4" slack="1"/>
<pin id="808" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xf_bits_per_clock "/>
</bind>
</comp>

<comp id="811" class="1005" name="icmp_ln1049_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="815" class="1005" name="j_2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="sub_ln674_7_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="6" slack="1"/>
<pin id="822" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_7 "/>
</bind>
</comp>

<comp id="825" class="1005" name="lshr_ln674_3_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674_3 "/>
</bind>
</comp>

<comp id="830" class="1005" name="icmp_ln1050_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1050 "/>
</bind>
</comp>

<comp id="835" class="1005" name="trunc_ln1051_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="4" slack="1"/>
<pin id="837" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1051 "/>
</bind>
</comp>

<comp id="840" class="1005" name="sub_ln674_2_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="1"/>
<pin id="842" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln674_2 "/>
</bind>
</comp>

<comp id="845" class="1005" name="lshr_ln674_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln674 "/>
</bind>
</comp>

<comp id="850" class="1005" name="icmp_ln414_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln414 "/>
</bind>
</comp>

<comp id="856" class="1005" name="trunc_ln414_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="1"/>
<pin id="858" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414 "/>
</bind>
</comp>

<comp id="861" class="1005" name="trunc_ln414_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="1"/>
<pin id="863" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln414_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="sub_ln414_2_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="4" slack="1"/>
<pin id="868" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln414_2 "/>
</bind>
</comp>

<comp id="871" class="1005" name="shl_ln414_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="1"/>
<pin id="873" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln414 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="92" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="164"><net_src comp="158" pin="4"/><net_sink comp="126" pin=2"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="180" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="180" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="148" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="148" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="226"><net_src comp="137" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="222" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="219" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="234" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="219" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="234" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="219" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="245" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="137" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="10" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="222" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="277" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="297" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="165" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="165" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="307" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="66" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="294" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="340"><net_src comp="318" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="322" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="38" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="318" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="322" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="318" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="312" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="336" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="348" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="312" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="326" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="294" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="312" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="342" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="318" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="38" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="354" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="370" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="362" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="16" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="165" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="68" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="416"><net_src comp="402" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="165" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="294" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="16" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="436"><net_src comp="76" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="418" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="418" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="38" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="418" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="412" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="432" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="444" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="412" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="422" pin="4"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="294" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="412" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="438" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="418" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="38" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="450" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="466" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="458" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="291" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="500" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="38" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="34" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="120" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="496" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="490" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="82" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="544" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="539" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="544" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="547" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="539" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="551" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="544" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="82" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="557" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="565" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="535" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="120" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="601"><net_src comp="34" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="603" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="620"><net_src comp="34" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="613" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="44" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="84" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="627" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="86" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="652" pin=2"/></net>

<net id="667"><net_src comp="659" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="677"><net_src comp="88" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="90" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="679"><net_src comp="16" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="685"><net_src comp="671" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="84" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="664" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="84" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="668" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="686" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="84" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="652" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="680" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="698" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="710" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="722" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="732"><net_src comp="94" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="736"><net_src comp="729" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="740"><net_src comp="98" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="747"><net_src comp="102" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="752"><net_src comp="108" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="758"><net_src comp="114" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="764"><net_src comp="183" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="769"><net_src comp="187" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="774"><net_src comp="192" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="779"><net_src comp="198" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="784"><net_src comp="208" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="213" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="793"><net_src comp="219" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="799"><net_src comp="790" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="800"><net_src comp="790" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="804"><net_src comp="222" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="809"><net_src comp="227" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="814"><net_src comp="249" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="283" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="823"><net_src comp="378" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="828"><net_src comp="388" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="833"><net_src comp="394" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="838"><net_src comp="399" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="843"><net_src comp="474" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="848"><net_src comp="484" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="853"><net_src comp="539" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="859"><net_src comp="544" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="864"><net_src comp="547" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="869"><net_src comp="573" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="874"><net_src comp="583" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="680" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_img_mat_434 | {5 }
 - Input state : 
	Port: AxiStream2MatStream.1 : ldata1 | {4 }
	Port: AxiStream2MatStream.1 : rows | {1 }
	Port: AxiStream2MatStream.1 : cols_bound_per_npc | {1 }
	Port: AxiStream2MatStream.1 : last_blk_width | {1 }
  - Chain level:
	State 1
		store_ln1038 : 1
		store_ln1038 : 1
	State 2
		sub2_i : 1
		add_ln1057 : 1
	State 3
		zext_ln1027 : 1
		icmp_ln1038 : 2
		add_ln1038 : 1
		br_ln1038 : 3
		bLast : 1
		xf_bits_per_clock : 2
		zext_ln1044 : 3
		ptr_width_minus : 2
		zext_ln1045 : 3
		icmp_ln1049 : 4
		br_ln1049 : 5
		rem_2 : 4
		store_ln1058 : 5
		rem_1 : 4
		store_ln1056 : 5
		add_ln1061 : 1
		j_2 : 2
	State 4
		zext_ln1057 : 1
		sub_ln1057 : 2
		icmp_ln674_1 : 3
		trunc_ln674_1 : 1
		trunc_ln674_2 : 3
		tmp_23 : 1
		sub_ln674_4 : 4
		sub_ln674_5 : 2
		sub_ln674_6 : 4
		select_ln674_3 : 5
		select_ln674_4 : 4
		select_ln674_5 : 4
		sub_ln674_7 : 6
		zext_ln674_3 : 5
		lshr_ln674_3 : 6
		tmp : 1
		icmp_ln674 : 2
		trunc_ln674 : 1
		tmp_21 : 1
		add_ln674 : 2
		sub_ln674 : 2
		sub_ln674_1 : 2
		select_ln674 : 3
		select_ln674_1 : 3
		select_ln674_2 : 3
		sub_ln674_2 : 4
		zext_ln674 : 4
		lshr_ln674 : 5
		add_ln1054 : 1
		sext_ln1054 : 2
		sext_ln1054_1 : 2
		sub_ln674_3 : 3
		add_ln674_1 : 4
		zext_ln674_2 : 5
		lshr_ln674_2 : 6
		p_Result_23 : 7
		p_Repl2_2 : 7
		icmp_ln414 : 3
		trunc_ln414_1 : 2
		sub_ln414_1 : 1
		select_ln414 : 4
		select_ln414_2 : 4
		sub_ln414_2 : 5
		zext_ln414_1 : 5
		shl_ln414 : 8
	State 5
		lshr_ln674_4 : 1
		p_Result_25 : 2
		trunc_ln358 : 2
		lshr_ln674_1 : 1
		p_Result_s : 2
		p_Repl2_s : 2
		zext_ln414 : 1
		lshr_ln414 : 2
		p_Result_22 : 3
		p_Val2_8 : 3
		zext_ln414_2 : 1
		select_ln414_3 : 1
		shl_ln414_1 : 2
		lshr_ln414_1 : 1
		and_ln414 : 3
		xor_ln414 : 3
		and_ln414_1 : 4
		and_ln414_2 : 3
		p_Result_24 : 4
		empty : 4
		write_ln167 : 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_165            |    0    |    0    |    39   |
|          |           sub2_i_fu_192          |    0    |    0    |    15   |
|          |           rem_2_fu_255           |    0    |    0    |    39   |
|          |         sub_ln1057_fu_307        |    0    |    0    |    39   |
|          |        sub_ln674_4_fu_336        |    0    |    0    |    15   |
|          |        sub_ln674_5_fu_342        |    0    |    0    |    15   |
|          |        sub_ln674_6_fu_348        |    0    |    0    |    15   |
|    sub   |        sub_ln674_7_fu_378        |    0    |    0    |    15   |
|          |         sub_ln674_fu_438         |    0    |    0    |    15   |
|          |        sub_ln674_1_fu_444        |    0    |    0    |    15   |
|          |        sub_ln674_2_fu_474        |    0    |    0    |    15   |
|          |        sub_ln674_3_fu_507        |    0    |    0    |    13   |
|          |        sub_ln414_1_fu_551        |    0    |    0    |    12   |
|          |        sub_ln414_2_fu_573        |    0    |    0    |    12   |
|          |         sub_ln414_fu_631         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |        lshr_ln674_3_fu_388       |    0    |    0    |    97   |
|          |         lshr_ln674_fu_484        |    0    |    0    |    97   |
|          |        lshr_ln674_2_fu_523       |    0    |    0    |    13   |
|   lshr   |        lshr_ln674_4_fu_597       |    0    |    0    |    13   |
|          |        lshr_ln674_1_fu_616       |    0    |    0    |    13   |
|          |         lshr_ln414_fu_640        |    0    |    0    |    9    |
|          |        lshr_ln414_1_fu_692       |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |           sub_i_fu_187           |    0    |    0    |    39   |
|          |         add_ln1057_fu_198        |    0    |    0    |    15   |
|          |         add_ln1038_fu_213        |    0    |    0    |    38   |
|    add   |           rem_1_fu_266           |    0    |    0    |    39   |
|          |         add_ln1061_fu_277        |    0    |    0    |    39   |
|          |         add_ln674_fu_432         |    0    |    0    |    15   |
|          |         add_ln1054_fu_490        |    0    |    0    |    12   |
|          |        add_ln674_1_fu_513        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |     xf_bits_per_clock_fu_227     |    0    |    0    |    4    |
|          |      ptr_width_minus_fu_238      |    0    |    0    |    6    |
|          |            j_2_fu_283            |    0    |    0    |    32   |
|          |       select_ln1057_fu_297       |    0    |    0    |    6    |
|          |       select_ln674_3_fu_354      |    0    |    0    |    6    |
|          |       select_ln674_4_fu_362      |    0    |    0    |    32   |
|          |       select_ln674_5_fu_370      |    0    |    0    |    6    |
|  select  |        select_ln674_fu_450       |    0    |    0    |    6    |
|          |       select_ln674_1_fu_458      |    0    |    0    |    32   |
|          |       select_ln674_2_fu_466      |    0    |    0    |    6    |
|          |        select_ln414_fu_557       |    0    |    0    |    4    |
|          |       select_ln414_2_fu_565      |    0    |    0    |    4    |
|          |          p_Val2_8_fu_652         |    0    |    0    |    8    |
|          |       select_ln414_1_fu_659      |    0    |    0    |    4    |
|          |       select_ln414_3_fu_680      |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |        icmp_ln1038_fu_208        |    0    |    0    |    20   |
|          |           bLast_fu_222           |    0    |    0    |    20   |
|          |        icmp_ln1049_fu_249        |    0    |    0    |    20   |
|   icmp   |        icmp_ln674_1_fu_312       |    0    |    0    |    20   |
|          |        icmp_ln1050_fu_394        |    0    |    0    |    20   |
|          |         icmp_ln674_fu_412        |    0    |    0    |    20   |
|          |         icmp_ln414_fu_539        |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |        p_Result_23_fu_529        |    0    |    0    |    32   |
|          |        p_Result_25_fu_603        |    0    |    0    |    32   |
|          |         p_Result_s_fu_622        |    0    |    0    |    32   |
|    and   |        p_Result_22_fu_646        |    0    |    0    |    8    |
|          |         and_ln414_fu_698         |    0    |    0    |    8    |
|          |        and_ln414_1_fu_710        |    0    |    0    |    8    |
|          |        and_ln414_2_fu_716        |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |         shl_ln414_fu_583         |    0    |    0    |    16   |
|          |        shl_ln414_1_fu_686        |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           bound_fu_183           |    3    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |         xor_ln414_fu_704         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|    or    |        p_Result_24_fu_722        |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |        rows_2_read_fu_102        |    0    |    0    |    0    |
|   read   | cols_bound_per_npc_2_read_fu_108 |    0    |    0    |    0    |
|          |   last_blk_width_1_read_fu_114   |    0    |    0    |    0    |
|          |          val_read_fu_120         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     write_ln167_write_fu_126     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |   last_blk_width_cast1_i_fu_180  |    0    |    0    |    0    |
|          |        zext_ln1027_fu_204        |    0    |    0    |    0    |
|          |        zext_ln1044_fu_234        |    0    |    0    |    0    |
|          |        zext_ln1045_fu_245        |    0    |    0    |    0    |
|          |       zext_ln1044_1_fu_291       |    0    |    0    |    0    |
|          |        zext_ln1057_fu_303        |    0    |    0    |    0    |
|          |        zext_ln674_3_fu_384       |    0    |    0    |    0    |
|   zext   |         zext_ln674_fu_480        |    0    |    0    |    0    |
|          |        zext_ln674_2_fu_519       |    0    |    0    |    0    |
|          |        zext_ln414_1_fu_579       |    0    |    0    |    0    |
|          |        zext_ln674_4_fu_594       |    0    |    0    |    0    |
|          |        zext_ln674_1_fu_613       |    0    |    0    |    0    |
|          |         zext_ln414_fu_636        |    0    |    0    |    0    |
|          |        zext_ln414_2_fu_664       |    0    |    0    |    0    |
|          |        zext_ln414_3_fu_668       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       trunc_ln674_1_fu_318       |    0    |    0    |    0    |
|          |       trunc_ln674_2_fu_322       |    0    |    0    |    0    |
|          |        trunc_ln1051_fu_399       |    0    |    0    |    0    |
|          |        trunc_ln674_fu_418        |    0    |    0    |    0    |
|   trunc  |        trunc_ln1054_fu_504       |    0    |    0    |    0    |
|          |         p_Repl2_2_fu_535         |    0    |    0    |    0    |
|          |        trunc_ln414_fu_544        |    0    |    0    |    0    |
|          |       trunc_ln414_1_fu_547       |    0    |    0    |    0    |
|          |        trunc_ln358_fu_608        |    0    |    0    |    0    |
|          |         p_Repl2_s_fu_627         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_23_fu_326          |    0    |    0    |    0    |
|partselect|            tmp_fu_402            |    0    |    0    |    0    |
|          |           tmp_21_fu_422          |    0    |    0    |    0    |
|          |           tmp_22_fu_671          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |        sext_ln1054_fu_496        |    0    |    0    |    0    |
|          |       sext_ln1054_1_fu_500       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    3    |    0    |   1240  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln1038_reg_785     |   31   |
|     add_ln1057_reg_776     |    6   |
|        bLast_reg_801       |    1   |
|        bound_reg_761       |   32   |
|cols_bound_per_npc_2_reg_749|   32   |
|        empty_reg_155       |    8   |
|          i_reg_144         |   31   |
|     icmp_ln1038_reg_781    |    1   |
|     icmp_ln1049_reg_811    |    1   |
|     icmp_ln1050_reg_830    |    1   |
|     icmp_ln414_reg_850     |    1   |
|         j_2_reg_815        |   32   |
|          j_reg_133         |   32   |
|  last_blk_width_1_reg_755  |    4   |
|    lshr_ln674_3_reg_825    |   32   |
|     lshr_ln674_reg_845     |   32   |
|      p_Val2_s_reg_737      |   32   |
|      rem_load_reg_790      |   32   |
|         rem_reg_729        |   32   |
|       rows_2_reg_744       |   32   |
|      shl_ln414_reg_871     |    8   |
|       sub2_i_reg_771       |    6   |
|        sub_i_reg_766       |   32   |
|     sub_ln414_2_reg_866    |    4   |
|     sub_ln674_2_reg_840    |    6   |
|     sub_ln674_7_reg_820    |    6   |
|    trunc_ln1051_reg_835    |    4   |
|    trunc_ln414_1_reg_861   |    4   |
|     trunc_ln414_reg_856    |    4   |
|  xf_bits_per_clock_reg_806 |    4   |
+----------------------------+--------+
|            Total           |   483  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |  1240  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   483  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   483  |  1240  |
+-----------+--------+--------+--------+
