(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2016-04-10T15:31:29Z")
 (DESIGN "SingleBoardDesign-046")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "SingleBoardDesign-046")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.hfclk Left_HB25_PWM_Pin\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk Right_HB25_PWM_Pin\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Infrared_Mux_Control\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Infrared_ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\HCSR04_Control\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk HCSR04_Timeout_Intr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\EZI2C_1\:SCB_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk Right_PhaseCounter_Intr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk Left_PhaseCounter_Intr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_0.main_0 (3.056:3.056:3.056))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_1.main_0 (2.886:2.886:2.886))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_10.main_0 (3.056:3.056:3.056))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_11.main_0 (2.886:2.886:2.886))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_12.main_0 (3.054:3.054:3.054))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_13.main_0 (3.056:3.056:3.056))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_14.main_0 (3.963:3.963:3.963))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_15.main_0 (3.054:3.054:3.054))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_2.main_0 (2.886:2.886:2.886))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_3.main_0 (3.056:3.056:3.056))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_4.main_0 (3.963:3.963:3.963))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_5.main_0 (3.054:3.054:3.054))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_6.main_0 (3.054:3.054:3.054))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_7.main_0 (3.963:3.963:3.963))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_8.main_0 (3.963:3.963:3.963))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_is_active.q Infrared_Analog_Mux_Decoder_one_hot_9.main_0 (2.886:2.886:2.886))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_is_active.main_7 (3.868:3.868:3.868))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_0.main_4 (5.364:5.364:5.364))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_1.main_4 (2.520:2.520:2.520))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_10.main_4 (5.364:5.364:5.364))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_11.main_4 (2.520:2.520:2.520))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_12.main_4 (5.367:5.367:5.367))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_13.main_4 (5.364:5.364:5.364))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_14.main_4 (6.271:6.271:6.271))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_15.main_4 (5.367:5.367:5.367))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_2.main_4 (2.520:2.520:2.520))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_3.main_4 (5.364:5.364:5.364))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_4.main_4 (6.271:6.271:6.271))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_5.main_4 (5.367:5.367:5.367))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_6.main_4 (5.367:5.367:5.367))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_7.main_4 (6.271:6.271:6.271))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_8.main_4 (6.271:6.271:6.271))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_0.q Infrared_Analog_Mux_Decoder_one_hot_9.main_4 (2.520:2.520:2.520))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_is_active.main_6 (3.873:3.873:3.873))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_0.main_3 (5.367:5.367:5.367))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_1.main_3 (2.535:2.535:2.535))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_10.main_3 (5.367:5.367:5.367))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_11.main_3 (2.535:2.535:2.535))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_12.main_3 (5.366:5.366:5.366))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_13.main_3 (5.367:5.367:5.367))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_14.main_3 (6.278:6.278:6.278))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_15.main_3 (5.366:5.366:5.366))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_2.main_3 (2.535:2.535:2.535))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_3.main_3 (5.367:5.367:5.367))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_4.main_3 (6.278:6.278:6.278))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_5.main_3 (5.366:5.366:5.366))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_6.main_3 (5.366:5.366:5.366))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_7.main_3 (6.278:6.278:6.278))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_8.main_3 (6.278:6.278:6.278))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_1.q Infrared_Analog_Mux_Decoder_one_hot_9.main_3 (2.535:2.535:2.535))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_is_active.main_5 (3.899:3.899:3.899))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_0.main_2 (5.384:5.384:5.384))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_1.main_2 (2.544:2.544:2.544))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_10.main_2 (5.384:5.384:5.384))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_11.main_2 (2.544:2.544:2.544))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_12.main_2 (5.387:5.387:5.387))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_13.main_2 (5.384:5.384:5.384))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_14.main_2 (6.294:6.294:6.294))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_15.main_2 (5.387:5.387:5.387))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_2.main_2 (2.544:2.544:2.544))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_3.main_2 (5.384:5.384:5.384))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_4.main_2 (6.294:6.294:6.294))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_5.main_2 (5.387:5.387:5.387))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_6.main_2 (5.387:5.387:5.387))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_7.main_2 (6.294:6.294:6.294))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_8.main_2 (6.294:6.294:6.294))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_2.q Infrared_Analog_Mux_Decoder_one_hot_9.main_2 (2.544:2.544:2.544))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_is_active.main_4 (3.900:3.900:3.900))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_0.main_1 (5.381:5.381:5.381))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_1.main_1 (2.529:2.529:2.529))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_10.main_1 (5.381:5.381:5.381))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_11.main_1 (2.529:2.529:2.529))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_12.main_1 (5.391:5.391:5.391))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_13.main_1 (5.381:5.381:5.381))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_14.main_1 (6.291:6.291:6.291))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_15.main_1 (5.391:5.391:5.391))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_2.main_1 (2.529:2.529:2.529))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_3.main_1 (5.381:5.381:5.381))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_4.main_1 (6.291:6.291:6.291))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_5.main_1 (5.391:5.391:5.391))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_6.main_1 (5.391:5.391:5.391))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_7.main_1 (6.291:6.291:6.291))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_8.main_1 (6.291:6.291:6.291))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_old_id_3.q Infrared_Analog_Mux_Decoder_one_hot_9.main_1 (2.529:2.529:2.529))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_0.q Infrared_Distance_Pin_0\(0\).pin_input (6.188:6.188:6.188))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_1.q Infrared_Distance_Pin_1\(0\).pin_input (6.065:6.065:6.065))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_10.q Infrared_Distance_Pin_10\(0\).pin_input (5.861:5.861:5.861))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_11.q Infrared_Distance_Pin_11\(0\).pin_input (6.828:6.828:6.828))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_12.q Infrared_Distance_Pin_12\(0\).pin_input (5.875:5.875:5.875))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_13.q Infrared_Distance_Pin_13\(0\).pin_input (5.554:5.554:5.554))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_14.q Infrared_Distance_Pin_14\(0\).pin_input (6.193:6.193:6.193))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_15.q Infrared_Distance_Pin_15\(0\).pin_input (5.535:5.535:5.535))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_2.q Infrared_Distance_Pin_2\(0\).pin_input (6.049:6.049:6.049))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_3.q Infrared_Distance_Pin_3\(0\).pin_input (5.800:5.800:5.800))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_4.q Infrared_Distance_Pin_4\(0\).pin_input (6.388:6.388:6.388))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_5.q Infrared_Distance_Pin_5\(0\).pin_input (6.215:6.215:6.215))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_6.q Infrared_Distance_Pin_6\(0\).pin_input (5.882:5.882:5.882))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_7.q Infrared_Distance_Pin_7\(0\).pin_input (6.089:6.089:6.089))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_8.q Infrared_Distance_Pin_8\(0\).pin_input (5.670:5.670:5.670))
    (INTERCONNECT Infrared_Analog_Mux_Decoder_one_hot_9.q Infrared_Distance_Pin_9\(0\).pin_input (6.372:6.372:6.372))
    (INTERCONNECT Left_HB25_PWM_Pin\(0\).pad_out Left_HB25_PWM_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Net_109.q \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.capture (5.446:5.446:5.446))
    (INTERCONNECT Net_109.q \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.reload (5.446:5.446:5.446))
    (INTERCONNECT Net_109.q \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.start (5.446:5.446:5.446))
    (INTERCONNECT Net_109.q \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.stop (5.446:5.446:5.446))
    (INTERCONNECT Net_109_split.q Net_109.main_0 (2.925:2.925:2.925))
    (INTERCONNECT Net_109_split_1.q Net_109.main_1 (3.669:3.669:3.669))
    (INTERCONNECT Net_112.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (2.771:2.771:2.771))
    (INTERCONNECT Net_112.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (2.797:2.797:2.797))
    (INTERCONNECT Net_112.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (4.518:4.518:4.518))
    (INTERCONNECT Net_112.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (5.053:5.053:5.053))
    (INTERCONNECT ClockBlock.ff_div_11 \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\HCSR04_Timer\:cy_m0s8_tcpwm_1\\.interrupt HCSR04_Timeout_Intr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT HCSR04_Echo_0\(0\).fb Net_109_split_1.main_2 (5.481:5.481:5.481))
    (INTERCONNECT HCSR04_Echo_1\(0\).fb Net_109_split_1.main_1 (4.719:4.719:4.719))
    (INTERCONNECT HCSR04_Echo_2\(0\).fb Net_109_split_1.main_0 (4.725:4.725:4.725))
    (INTERCONNECT HCSR04_Echo_3\(0\).fb Net_109_split.main_4 (5.551:5.551:5.551))
    (INTERCONNECT HCSR04_Echo_4\(0\).fb Net_109_split_1.main_7 (6.545:6.545:6.545))
    (INTERCONNECT HCSR04_Echo_5\(0\).fb Net_109_split.main_5 (4.676:4.676:4.676))
    (INTERCONNECT HCSR04_Echo_6\(0\).fb Net_109_split_1.main_8 (4.735:4.735:4.735))
    (INTERCONNECT HCSR04_Echo_7\(0\).fb Net_109_split.main_6 (5.303:5.303:5.303))
    (INTERCONNECT HCSR04_Echo_8\(0\).fb Net_109_split_1.main_9 (5.425:5.425:5.425))
    (INTERCONNECT Left_HB25_PWM_Pin\(0\).fb cydff_1.ap_0 (4.688:4.688:4.688))
    (INTERCONNECT \\Left_HB25_PWM\:cy_m0s8_tcpwm_1\\.line_out Left_HB25_PWM_Pin\(0\).pin_input (5.847:5.847:5.847))
    (INTERCONNECT HCSR04_Echo_9\(0\).fb Net_109_split.main_7 (4.743:4.743:4.743))
    (INTERCONNECT HCSR04_Echo_10\(0\).fb Net_109_split_1.main_10 (4.751:4.751:4.751))
    (INTERCONNECT HCSR04_Echo_11\(0\).fb Net_109_split.main_8 (4.702:4.702:4.702))
    (INTERCONNECT HCSR04_Echo_12\(0\).fb Net_109_split_1.main_11 (4.721:4.721:4.721))
    (INTERCONNECT HCSR04_Echo_13\(0\).fb Net_109_split.main_9 (5.439:5.439:5.439))
    (INTERCONNECT HCSR04_Echo_14\(0\).fb Net_109_split.main_10 (4.733:4.733:4.733))
    (INTERCONNECT HCSR04_Echo_15\(0\).fb Net_109_split.main_11 (5.330:5.330:5.330))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_0 Net_109_split.main_0 (2.896:2.896:2.896))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_0 Net_109_split_1.main_3 (3.812:3.812:3.812))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_1 Net_109_split.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_1 Net_109_split_1.main_4 (6.146:6.146:6.146))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_2 Net_109_split.main_2 (4.363:4.363:4.363))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_2 Net_109_split_1.main_5 (5.277:5.277:5.277))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_3 Net_109_split.main_3 (3.857:3.857:3.857))
    (INTERCONNECT \\HCSR04_Control\:Sync\:ctrl_reg\\.control_3 Net_109_split_1.main_6 (5.865:5.865:5.865))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_old_id_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_old_id_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_old_id_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_old_id_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_10.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_11.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_12.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_13.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_14.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_15.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_8.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_3 Infrared_Analog_Mux_Decoder_one_hot_9.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Infrared_Mux_Control\:Sync\:ctrl_reg\\.control_0 Infrared_Analog_Mux_Decoder_is_active.main_0 (2.936:2.936:2.936))
    (INTERCONNECT \\Infrared_Mux_Control\:Sync\:ctrl_reg\\.control_0 Infrared_Analog_Mux_Decoder_old_id_0.main_0 (3.814:3.814:3.814))
    (INTERCONNECT \\Infrared_Mux_Control\:Sync\:ctrl_reg\\.control_1 Infrared_Analog_Mux_Decoder_is_active.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\Infrared_Mux_Control\:Sync\:ctrl_reg\\.control_1 Infrared_Analog_Mux_Decoder_old_id_1.main_0 (3.807:3.807:3.807))
    (INTERCONNECT \\Infrared_Mux_Control\:Sync\:ctrl_reg\\.control_2 Infrared_Analog_Mux_Decoder_is_active.main_2 (2.931:2.931:2.931))
    (INTERCONNECT \\Infrared_Mux_Control\:Sync\:ctrl_reg\\.control_2 Infrared_Analog_Mux_Decoder_old_id_2.main_0 (3.810:3.810:3.810))
    (INTERCONNECT \\Infrared_Mux_Control\:Sync\:ctrl_reg\\.control_3 Infrared_Analog_Mux_Decoder_is_active.main_3 (2.933:2.933:2.933))
    (INTERCONNECT \\Infrared_Mux_Control\:Sync\:ctrl_reg\\.control_3 Infrared_Analog_Mux_Decoder_old_id_3.main_0 (3.813:3.813:3.813))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.interrupt Left_PhaseCounter_Intr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_3153.q Net_3156.main_1 (2.852:2.852:2.852))
    (INTERCONNECT Net_3153.q Net_3157.main_1 (3.768:3.768:3.768))
    (INTERCONNECT Net_3155.q Net_3156.main_0 (3.834:3.834:3.834))
    (INTERCONNECT Net_3155.q Net_3157.main_0 (2.915:2.915:2.915))
    (INTERCONNECT Net_3156.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (4.187:4.187:4.187))
    (INTERCONNECT Net_3156.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (4.187:4.187:4.187))
    (INTERCONNECT Net_3156.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (3.095:3.095:3.095))
    (INTERCONNECT Net_3156.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (3.095:3.095:3.095))
    (INTERCONNECT Net_3157.q \\Right_Phase_Counter\:CounterUDB\:count_enable\\.main_1 (3.247:3.247:3.247))
    (INTERCONNECT Net_3157.q \\Right_Phase_Counter\:CounterUDB\:count_stored_i\\.main_0 (3.245:3.245:3.245))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.interrupt Right_PhaseCounter_Intr.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Left_Encoder_A\(0\).fb Net_112.main_3 (5.642:5.642:5.642))
    (INTERCONNECT Left_Encoder_A\(0\).fb Net_64.main_3 (5.629:5.629:5.629))
    (INTERCONNECT Left_Encoder_A\(0\).fb Net_70.main_0 (4.609:4.609:4.609))
    (INTERCONNECT Left_Encoder_B\(0\).fb Net_112.main_2 (5.832:5.832:5.832))
    (INTERCONNECT Left_Encoder_B\(0\).fb Net_64.main_2 (5.842:5.842:5.842))
    (INTERCONNECT Left_Encoder_B\(0\).fb Net_69.main_0 (5.832:5.832:5.832))
    (INTERCONNECT Right_Encoder_B\(0\).fb Net_3155.main_0 (7.000:7.000:7.000))
    (INTERCONNECT Right_Encoder_B\(0\).fb Net_3156.main_2 (6.873:6.873:6.873))
    (INTERCONNECT Right_Encoder_B\(0\).fb Net_3157.main_2 (6.124:6.124:6.124))
    (INTERCONNECT Right_Encoder_A\(0\).fb Net_3153.main_0 (7.744:7.744:7.744))
    (INTERCONNECT Right_Encoder_A\(0\).fb Net_3156.main_3 (6.865:6.865:6.865))
    (INTERCONNECT Right_Encoder_A\(0\).fb Net_3157.main_3 (5.980:5.980:5.980))
    (INTERCONNECT \\EZI2C_1\:SCB\\.interrupt \\EZI2C_1\:SCB_IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_64.q \\Left_Phase_Counter\:CounterUDB\:count_enable\\.main_1 (2.287:2.287:2.287))
    (INTERCONNECT Net_64.q \\Left_Phase_Counter\:CounterUDB\:count_stored_i\\.main_0 (2.287:2.287:2.287))
    (INTERCONNECT Net_69.q Net_112.main_0 (2.590:2.590:2.590))
    (INTERCONNECT Net_69.q Net_64.main_0 (2.593:2.593:2.593))
    (INTERCONNECT Net_70.q Net_112.main_1 (3.009:3.009:3.009))
    (INTERCONNECT Net_70.q Net_64.main_1 (2.995:2.995:2.995))
    (INTERCONNECT ClockBlock.ff_div_13 \\Left_HB25_PWM\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_12 \\Right_HB25_PWM\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_112.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_3153.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_3155.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_3156.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_3157.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_64.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_69.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 Net_70.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Left_Phase_Counter\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Right_Phase_Counter\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Right_Phase_Counter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Right_Phase_Counter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_1 \\Right_Phase_Counter\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Right_HB25_PWM\:cy_m0s8_tcpwm_1\\.line_out Right_HB25_PWM_Pin\(0\).pin_input (2.931:2.931:2.931))
    (INTERCONNECT Right_HB25_PWM_Pin\(0\).fb cydff_2.ap_0 (5.261:5.261:5.261))
    (INTERCONNECT Right_HB25_PWM_Pin\(0\).pad_out Right_HB25_PWM_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\EZI2C_1\:scl\(0\)\\.fb \\EZI2C_1\:SCB\\.scl (0.000:0.000:0.000))
    (INTERCONNECT \\EZI2C_1\:sda\(0\)\\.fb \\EZI2C_1\:SCB\\.sda (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_2 \\EZI2C_1\:SCB\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_10 \\Infrared_ADC\:cy_psoc4_sar\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\Infrared_ADC\:cy_psoc4_sar\\.irq \\Infrared_ADC\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Left_Phase_Counter\:CounterUDB\:prevCompare\\.main_0 (2.254:2.254:2.254))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Left_Phase_Counter\:CounterUDB\:status_0\\.main_0 (2.254:2.254:2.254))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:count_enable\\.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (2.796:2.796:2.796))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:count_enable\\.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (2.771:2.771:2.771))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:count_enable\\.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (4.495:4.495:4.495))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:count_enable\\.q \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (5.034:5.034:5.034))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:count_stored_i\\.q \\Left_Phase_Counter\:CounterUDB\:count_enable\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_comb \\Left_Phase_Counter\:CounterUDB\:overflow_reg_i\\.main_0 (2.530:2.530:2.530))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_comb \\Left_Phase_Counter\:CounterUDB\:status_2\\.main_0 (2.539:2.539:2.539))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:overflow_reg_i\\.q \\Left_Phase_Counter\:CounterUDB\:status_2\\.main_1 (2.240:2.240:2.240))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:prevCompare\\.q \\Left_Phase_Counter\:CounterUDB\:status_0\\.main_1 (2.224:2.224:2.224))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:status_0\\.q \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.251:2.251:2.251))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.847:5.847:5.847))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Left_Phase_Counter\:CounterUDB\:status_3\\.main_0 (3.672:3.672:3.672))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Left_Phase_Counter\:CounterUDB\:underflow_reg_i\\.main_0 (4.565:4.565:4.565))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:status_2\\.q \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.257:2.257:2.257))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:status_3\\.q \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.249:2.249:2.249))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.242:2.242:2.242))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Left_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.232:2.232:2.232))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:underflow_reg_i\\.q \\Left_Phase_Counter\:CounterUDB\:status_3\\.main_1 (2.890:2.890:2.890))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Right_Phase_Counter\:CounterUDB\:prevCompare\\.main_0 (2.901:2.901:2.901))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Right_Phase_Counter\:CounterUDB\:status_0\\.main_0 (2.901:2.901:2.901))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:count_enable\\.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (4.335:4.335:4.335))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:count_enable\\.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (4.336:4.336:4.336))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:count_enable\\.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (3.241:3.241:3.241))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:count_enable\\.q \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (3.246:3.246:3.246))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:count_stored_i\\.q \\Right_Phase_Counter\:CounterUDB\:count_enable\\.main_0 (3.663:3.663:3.663))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_comb \\Right_Phase_Counter\:CounterUDB\:overflow_reg_i\\.main_0 (2.884:2.884:2.884))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_comb \\Right_Phase_Counter\:CounterUDB\:status_2\\.main_0 (2.884:2.884:2.884))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:overflow_reg_i\\.q \\Right_Phase_Counter\:CounterUDB\:status_2\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:prevCompare\\.q \\Right_Phase_Counter\:CounterUDB\:status_0\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:status_0\\.q \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.314:2.314:2.314))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.403:4.403:4.403))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Right_Phase_Counter\:CounterUDB\:status_3\\.main_0 (3.829:3.829:3.829))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Right_Phase_Counter\:CounterUDB\:underflow_reg_i\\.main_0 (3.829:3.829:3.829))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:status_2\\.q \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:status_3\\.q \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.599:5.599:5.599))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Right_Phase_Counter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:underflow_reg_i\\.q \\Right_Phase_Counter\:CounterUDB\:status_3\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT cydff_1.q Left_HB25_PWM_Pin\(0\).oe (5.391:5.391:5.391))
    (INTERCONNECT cydff_2.q Right_HB25_PWM_Pin\(0\).oe (5.806:5.806:5.806))
    (INTERCONNECT ClockBlock.udb_div_1 ClockGenBlock.gen_clk_in_1 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.udb_div_3 ClockGenBlock.gen_clk_in_3 (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Right_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Left_Phase_Counter\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Right_HB25_PWM_Pin\(0\).pad_out Right_HB25_PWM_Pin\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Right_HB25_PWM_Pin\(0\)_PAD Right_HB25_PWM_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_HB25_Enable_Pin\(0\)_PAD Right_HB25_Enable_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_HB25_PWM_Pin\(0\).pad_out Left_HB25_PWM_Pin\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Left_HB25_PWM_Pin\(0\)_PAD Left_HB25_PWM_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_HB25_Enable_Pin\(0\)_PAD Left_HB25_Enable_Pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_2\(0\)_PAD HCSR04_Echo_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_1\(0\)_PAD HCSR04_Echo_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_0\(0\)_PAD HCSR04_Echo_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_15\(0\)_PAD HCSR04_Trigger_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_14\(0\)_PAD HCSR04_Trigger_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_13\(0\)_PAD HCSR04_Trigger_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_12\(0\)_PAD HCSR04_Trigger_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_11\(0\)_PAD HCSR04_Trigger_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_10\(0\)_PAD HCSR04_Trigger_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_9\(0\)_PAD HCSR04_Trigger_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_8\(0\)_PAD HCSR04_Trigger_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_7\(0\)_PAD HCSR04_Trigger_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_6\(0\)_PAD HCSR04_Trigger_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_5\(0\)_PAD HCSR04_Trigger_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_4\(0\)_PAD HCSR04_Trigger_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_3\(0\)_PAD HCSR04_Trigger_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_2\(0\)_PAD HCSR04_Trigger_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_1\(0\)_PAD HCSR04_Trigger_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Trigger_0\(0\)_PAD HCSR04_Trigger_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_15\(0\)_PAD HCSR04_Echo_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\EZI2C_1\:sda\(0\)_PAD\\ \\EZI2C_1\:sda\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\EZI2C_1\:scl\(0\)_PAD\\ \\EZI2C_1\:scl\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_14\(0\)_PAD HCSR04_Echo_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_13\(0\)_PAD HCSR04_Echo_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Encoder_B\(0\)_PAD Right_Encoder_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Right_Encoder_A\(0\)_PAD Right_Encoder_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Encoder_B\(0\)_PAD Left_Encoder_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Left_Encoder_A\(0\)_PAD Left_Encoder_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_12\(0\)_PAD HCSR04_Echo_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_11\(0\)_PAD HCSR04_Echo_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_10\(0\)_PAD HCSR04_Echo_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_9\(0\)_PAD HCSR04_Echo_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_8\(0\)_PAD HCSR04_Echo_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_7\(0\)_PAD HCSR04_Echo_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_6\(0\)_PAD HCSR04_Echo_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_5\(0\)_PAD HCSR04_Echo_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_4\(0\)_PAD HCSR04_Echo_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT HCSR04_Echo_3\(0\)_PAD HCSR04_Echo_3\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
