$date
	Sun May 05 07:53:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_prioencoder $end
$var wire 3 ! out [2:0] $end
$var reg 8 " in [7:0] $end
$scope module prioencoder $end
$var wire 8 # in [7:0] $end
$var integer 32 $ i [31:0] $end
$var reg 3 % out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1000 $
b1 #
b1 "
b0 !
$end
#1
