{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616215025534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616215025543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 23:37:05 2021 " "Processing started: Fri Mar 19 23:37:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616215025543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215025543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215025543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616215026337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616215026338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036765 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1616215036768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "support_module.sv 12 12 " "Found 12 design units, including 12 entities, in source file support_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "3 pcmux " "Found entity 3: pcmux" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "4 miomux " "Found entity 4: miomux" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "5 gatemux " "Found entity 5: gatemux" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALUmux " "Found entity 6: ALUmux" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_DR_SR1 " "Found entity 7: mux_DR_SR1" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_4 " "Found entity 8: mux_4" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_2 " "Found entity 9: mux_2" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "10 registerFile " "Found entity 10: registerFile" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "11 BENNZP " "Found entity 11: BENNZP" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""} { "Info" "ISGN_ENTITY_NAME" "12 LED_control " "Found entity 12: LED_control" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizers.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036788 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizers.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036788 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizers.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "slc3_testtop.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616215036798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616215036798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Instantiateram.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616215036832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215036832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616215036920 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_ah slc3_testtop.sv(24) " "Verilog HDL or VHDL warning at slc3_testtop.sv(24): object \"Reset_ah\" assigned a value but never read" {  } { { "slc3_testtop.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_testtop.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616215036921 "|slc3_testtop"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Continue_ah slc3_testtop.sv(24) " "Verilog HDL or VHDL warning at slc3_testtop.sv(24): object \"Continue_ah\" assigned a value but never read" {  } { { "slc3_testtop.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_testtop.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616215036921 "|slc3_testtop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "slc3_testtop.sv" "button_sync\[0\]" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "slc3_testtop.sv" "slc" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_testtop.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "slc3.sv" "hex_drivers\[0\]" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gatemux slc3:slc\|datapath:d0\|gatemux:GateMux " "Elaborating entity \"gatemux\" for hierarchy \"slc3:slc\|datapath:d0\|gatemux:GateMux\"" {  } { { "support_module.sv" "GateMux" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036945 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "support_module.sv(136) " "Verilog HDL Case Statement information at support_module.sv(136): all case item expressions in this case statement are onehot" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1616215036946 "|slc3_sramtop|slc3:slc|datapath:d0|gatemux:GateMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:slc\|datapath:d0\|register:PC_register " "Elaborating entity \"register\" for hierarchy \"slc3:slc\|datapath:d0\|register:PC_register\"" {  } { { "support_module.sv" "PC_register" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_DR_SR1 slc3:slc\|datapath:d0\|mux_DR_SR1:DRMUX_mod " "Elaborating entity \"mux_DR_SR1\" for hierarchy \"slc3:slc\|datapath:d0\|mux_DR_SR1:DRMUX_mod\"" {  } { { "support_module.sv" "DRMUX_mod" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile slc3:slc\|datapath:d0\|registerFile:reg_control " "Elaborating entity \"registerFile\" for hierarchy \"slc3:slc\|datapath:d0\|registerFile:reg_control\"" {  } { { "support_module.sv" "reg_control" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcmux slc3:slc\|datapath:d0\|pcmux:PC_MUX " "Elaborating entity \"pcmux\" for hierarchy \"slc3:slc\|datapath:d0\|pcmux:PC_MUX\"" {  } { { "support_module.sv" "PC_MUX" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036957 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "support_module.sv(102) " "SystemVerilog warning at support_module.sv(102): unique or priority keyword makes case statement complete" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 102 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1616215036958 "|slc3_sramtop|slc3:slc|datapath:d0|pcmux:PC_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 slc3:slc\|datapath:d0\|mux_4:ADDR2MUX_mod " "Elaborating entity \"mux_4\" for hierarchy \"slc3:slc\|datapath:d0\|mux_4:ADDR2MUX_mod\"" {  } { { "support_module.sv" "ADDR2MUX_mod" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 slc3:slc\|datapath:d0\|mux_2:ADDR1MUX_mod " "Elaborating entity \"mux_2\" for hierarchy \"slc3:slc\|datapath:d0\|mux_2:ADDR1MUX_mod\"" {  } { { "support_module.sv" "ADDR1MUX_mod" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUmux slc3:slc\|datapath:d0\|ALUmux:ALU_mod " "Elaborating entity \"ALUmux\" for hierarchy \"slc3:slc\|datapath:d0\|ALUmux:ALU_mod\"" {  } { { "support_module.sv" "ALU_mod" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036965 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "support_module.sv(156) " "SystemVerilog warning at support_module.sv(156): unique or priority keyword makes case statement complete" {  } { { "support_module.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 156 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1616215036966 "|slc3_sramtop|slc3:slc|datapath:d0|ALUmux:ALU_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BENNZP slc3:slc\|datapath:d0\|BENNZP:BENNZP_mod " "Elaborating entity \"BENNZP\" for hierarchy \"slc3:slc\|datapath:d0\|BENNZP:BENNZP_mod\"" {  } { { "support_module.sv" "BENNZP_mod" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miomux slc3:slc\|datapath:d0\|miomux:MIO_MUX " "Elaborating entity \"miomux\" for hierarchy \"slc3:slc\|datapath:d0\|miomux:MIO_MUX\"" {  } { { "support_module.sv" "MIO_MUX" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_control slc3:slc\|datapath:d0\|LED_control:LED_control_mod " "Elaborating entity \"LED_control\" for hierarchy \"slc3:slc\|datapath:d0\|LED_control:LED_control_mod\"" {  } { { "support_module.sv" "LED_control_mod" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "slc3_testtop.sv" "mem" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_testtop.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036983 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "test_memory.sv" "" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616215036983 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215036985 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616215037748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616215038087 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616215038878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215038930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616215039115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616215039115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "788 " "Implemented 788 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616215039255 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616215039255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "737 " "Implemented 737 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616215039255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616215039255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616215039306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 23:37:19 2021 " "Processing ended: Fri Mar 19 23:37:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616215039306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616215039306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616215039306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616215039306 ""}
