# sky130-rtldesign
This github repository holds a report/summary of my experiences participating in the workshop "RTL design using Verilog with SKY130 Technology" under Kunal Ghosh.

## Table of Contents
* Day 1
  1. Introduction to Iverilog
  2. Using iverilog to generate VCDs
  3. Introduction to Yosys

* Day 2
  1. Understanding .lib file
  2. Hierarchical and Flat synthesis
  3. Optimization using Flip Flops

* Day 3
  1. TBD

* Day 4
  1. TBD

* Day 5
  1. TBD

* References

## Day 1

## Day 2

## Day 3

## Day 4

## Day 5

