
robot_firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800100  000011a0  00001234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000011a0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000e8  00800122  00800122  00001256  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001256  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000118  00000000  00000000  000012b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000011f8  00000000  00000000  000013ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000081e  00000000  00000000  000025c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000652  00000000  00000000  00002de0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000310  00000000  00000000  00003434  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000552  00000000  00000000  00003744  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d48  00000000  00000000  00003c96  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000f0  00000000  00000000  000049de  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 5b 03 	jmp	0x6b6	; 0x6b6 <__vector_18>
      4c:	0c 94 1d 03 	jmp	0x63a	; 0x63a <__vector_19>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e0 ea       	ldi	r30, 0xA0	; 160
      7c:	f1 e1       	ldi	r31, 0x11	; 17
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a2 32       	cpi	r26, 0x22	; 34
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	22 e0       	ldi	r18, 0x02	; 2
      8c:	a2 e2       	ldi	r26, 0x22	; 34
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	aa 30       	cpi	r26, 0x0A	; 10
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 2d 01 	call	0x25a	; 0x25a <main>
      9e:	0c 94 ce 08 	jmp	0x119c	; 0x119c <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <motor_pwm_init>:
	
	motor_set_direction(motor, 1);
}

void motor_pwm_init() {
	DDRD |= (1 << PORTD6) | (1 << PORTD5);
      a6:	8a b1       	in	r24, 0x0a	; 10
      a8:	80 66       	ori	r24, 0x60	; 96
      aa:	8a b9       	out	0x0a, r24	; 10

	TCCR0A |= (1 << WGM00) | (1 << COM0A1) | (1 << COM0B1);		// PWM, Phase Correct
      ac:	84 b5       	in	r24, 0x24	; 36
      ae:	81 6a       	ori	r24, 0xA1	; 161
      b0:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1 << CS02);										// 256 prescaler (ska väl kanske ändras)
      b2:	85 b5       	in	r24, 0x25	; 37
      b4:	84 60       	ori	r24, 0x04	; 4
      b6:	85 bd       	out	0x25, r24	; 37
	TCNT0 = 0;													// Reset TCNT0
      b8:	16 bc       	out	0x26, r1	; 38
	
	OCR0A = 0;
      ba:	17 bc       	out	0x27, r1	; 39
	OCR0B = 0;
      bc:	18 bc       	out	0x28, r1	; 40
      be:	08 95       	ret

000000c0 <motor_set_throttle>:
}

void motor_set_throttle(Motor *motor, uint8_t th, float scale) 
{
      c0:	6f 92       	push	r6
      c2:	7f 92       	push	r7
      c4:	8f 92       	push	r8
      c6:	9f 92       	push	r9
      c8:	af 92       	push	r10
      ca:	bf 92       	push	r11
      cc:	cf 92       	push	r12
      ce:	df 92       	push	r13
      d0:	ef 92       	push	r14
      d2:	ff 92       	push	r15
      d4:	0f 93       	push	r16
      d6:	1f 93       	push	r17
      d8:	cf 93       	push	r28
      da:	df 93       	push	r29
      dc:	ec 01       	movw	r28, r24
      de:	76 2e       	mov	r7, r22
      e0:	69 01       	movw	r12, r18
      e2:	7a 01       	movw	r14, r20
	const float max_in = 127;
	float max_ut = 255 - motor->throttle_offset;
      e4:	68 80       	ld	r6, Y
      e6:	06 2d       	mov	r16, r6
      e8:	11 27       	eor	r17, r17
      ea:	07 fd       	sbrc	r16, 7
      ec:	10 95       	com	r17
	float	perc = th / max_in;
      ee:	70 e0       	ldi	r23, 0x00	; 0
	uint8_t finalThrottle = (perc * max_ut * scale + 0.5) + motor->throttle_offset;
	
	
	
	
	if(th + motor->throttle_offset > 255) {
      f0:	c8 01       	movw	r24, r16
      f2:	86 0f       	add	r24, r22
      f4:	97 1f       	adc	r25, r23
      f6:	8f 3f       	cpi	r24, 0xFF	; 255
      f8:	91 05       	cpc	r25, r1
      fa:	09 f0       	breq	.+2      	; 0xfe <motor_set_throttle+0x3e>
      fc:	ec f5       	brge	.+122    	; 0x178 <motor_set_throttle+0xb8>
		finalThrottle = 255;
	}
	else if(th + motor->throttle_offset < 0) {
      fe:	99 23       	and	r25, r25
     100:	ec f1       	brlt	.+122    	; 0x17c <motor_set_throttle+0xbc>

void motor_set_throttle(Motor *motor, uint8_t th, float scale) 
{
	const float max_in = 127;
	float max_ut = 255 - motor->throttle_offset;
	float	perc = th / max_in;
     102:	88 27       	eor	r24, r24
     104:	77 fd       	sbrc	r23, 7
     106:	80 95       	com	r24
     108:	98 2f       	mov	r25, r24
     10a:	0e 94 fa 04 	call	0x9f4	; 0x9f4 <__floatsisf>
     10e:	20 e0       	ldi	r18, 0x00	; 0
     110:	30 e0       	ldi	r19, 0x00	; 0
     112:	4e ef       	ldi	r20, 0xFE	; 254
     114:	52 e4       	ldi	r21, 0x42	; 66
     116:	0e 94 64 04 	call	0x8c8	; 0x8c8 <__divsf3>
     11a:	4b 01       	movw	r8, r22
     11c:	5c 01       	movw	r10, r24
}

void motor_set_throttle(Motor *motor, uint8_t th, float scale) 
{
	const float max_in = 127;
	float max_ut = 255 - motor->throttle_offset;
     11e:	6f ef       	ldi	r22, 0xFF	; 255
     120:	70 e0       	ldi	r23, 0x00	; 0
     122:	60 1b       	sub	r22, r16
     124:	71 0b       	sbc	r23, r17
     126:	88 27       	eor	r24, r24
     128:	77 fd       	sbrc	r23, 7
     12a:	80 95       	com	r24
     12c:	98 2f       	mov	r25, r24
     12e:	0e 94 fa 04 	call	0x9f4	; 0x9f4 <__floatsisf>
     132:	9b 01       	movw	r18, r22
     134:	ac 01       	movw	r20, r24
	float	perc = th / max_in;
	uint8_t finalThrottle = (perc * max_ut * scale + 0.5) + motor->throttle_offset;
     136:	c5 01       	movw	r24, r10
     138:	b4 01       	movw	r22, r8
     13a:	0e 94 86 05 	call	0xb0c	; 0xb0c <__mulsf3>
     13e:	a7 01       	movw	r20, r14
     140:	96 01       	movw	r18, r12
     142:	0e 94 86 05 	call	0xb0c	; 0xb0c <__mulsf3>
     146:	20 e0       	ldi	r18, 0x00	; 0
     148:	30 e0       	ldi	r19, 0x00	; 0
     14a:	40 e0       	ldi	r20, 0x00	; 0
     14c:	5f e3       	ldi	r21, 0x3F	; 63
     14e:	0e 94 00 04 	call	0x800	; 0x800 <__addsf3>
     152:	6b 01       	movw	r12, r22
     154:	7c 01       	movw	r14, r24
     156:	66 2d       	mov	r22, r6
     158:	77 27       	eor	r23, r23
     15a:	67 fd       	sbrc	r22, 7
     15c:	70 95       	com	r23
     15e:	87 2f       	mov	r24, r23
     160:	97 2f       	mov	r25, r23
     162:	0e 94 fa 04 	call	0x9f4	; 0x9f4 <__floatsisf>
     166:	9b 01       	movw	r18, r22
     168:	ac 01       	movw	r20, r24
     16a:	c7 01       	movw	r24, r14
     16c:	b6 01       	movw	r22, r12
     16e:	0e 94 00 04 	call	0x800	; 0x800 <__addsf3>
     172:	0e 94 cc 04 	call	0x998	; 0x998 <__fixunssfsi>
     176:	03 c0       	rjmp	.+6      	; 0x17e <motor_set_throttle+0xbe>
	
	
	
	
	if(th + motor->throttle_offset > 255) {
		finalThrottle = 255;
     178:	6f ef       	ldi	r22, 0xFF	; 255
     17a:	01 c0       	rjmp	.+2      	; 0x17e <motor_set_throttle+0xbe>
	}
	else if(th + motor->throttle_offset < 0) {
		finalThrottle = 0;
     17c:	60 e0       	ldi	r22, 0x00	; 0
	}
	//Set to stop!
	if (th == 0)
     17e:	71 10       	cpse	r7, r1
     180:	01 c0       	rjmp	.+2      	; 0x184 <motor_set_throttle+0xc4>
	{
		finalThrottle = 0;
     182:	60 e0       	ldi	r22, 0x00	; 0
	}
	
	// Reverse PWM output if going in reverse.
	if(motor->direction == 0) {
     184:	8b 81       	ldd	r24, Y+3	; 0x03
     186:	81 11       	cpse	r24, r1
     188:	01 c0       	rjmp	.+2      	; 0x18c <motor_set_throttle+0xcc>
		finalThrottle = 255 - finalThrottle;
     18a:	60 95       	com	r22
	}
	
	*(motor->OCR) = finalThrottle;
     18c:	e9 81       	ldd	r30, Y+1	; 0x01
     18e:	fa 81       	ldd	r31, Y+2	; 0x02
     190:	60 83       	st	Z, r22
}
     192:	df 91       	pop	r29
     194:	cf 91       	pop	r28
     196:	1f 91       	pop	r17
     198:	0f 91       	pop	r16
     19a:	ff 90       	pop	r15
     19c:	ef 90       	pop	r14
     19e:	df 90       	pop	r13
     1a0:	cf 90       	pop	r12
     1a2:	bf 90       	pop	r11
     1a4:	af 90       	pop	r10
     1a6:	9f 90       	pop	r9
     1a8:	8f 90       	pop	r8
     1aa:	7f 90       	pop	r7
     1ac:	6f 90       	pop	r6
     1ae:	08 95       	ret

000001b0 <motor_set_direction>:

void motor_set_direction(Motor *motor, uint8_t dir) {
     1b0:	fc 01       	movw	r30, r24
	if(dir == 1) {
     1b2:	61 30       	cpi	r22, 0x01	; 1
     1b4:	91 f4       	brne	.+36     	; 0x1da <motor_set_direction+0x2a>
		motor->direction = dir;
     1b6:	81 e0       	ldi	r24, 0x01	; 1
     1b8:	83 83       	std	Z+3, r24	; 0x03
		*(motor->dirPort) &= ~(1 << motor->dirPin);
     1ba:	a4 81       	ldd	r26, Z+4	; 0x04
     1bc:	b5 81       	ldd	r27, Z+5	; 0x05
     1be:	4c 91       	ld	r20, X
     1c0:	21 e0       	ldi	r18, 0x01	; 1
     1c2:	30 e0       	ldi	r19, 0x00	; 0
     1c4:	c9 01       	movw	r24, r18
     1c6:	06 80       	ldd	r0, Z+6	; 0x06
     1c8:	02 c0       	rjmp	.+4      	; 0x1ce <motor_set_direction+0x1e>
     1ca:	88 0f       	add	r24, r24
     1cc:	99 1f       	adc	r25, r25
     1ce:	0a 94       	dec	r0
     1d0:	e2 f7       	brpl	.-8      	; 0x1ca <motor_set_direction+0x1a>
     1d2:	80 95       	com	r24
     1d4:	84 23       	and	r24, r20
     1d6:	8c 93       	st	X, r24
     1d8:	08 95       	ret
	}
	else if(dir == 0) {
     1da:	61 11       	cpse	r22, r1
     1dc:	0f c0       	rjmp	.+30     	; 0x1fc <motor_set_direction+0x4c>
		motor->direction = dir;
     1de:	13 82       	std	Z+3, r1	; 0x03
		*(motor->dirPort) |= (1 << motor->dirPin);
     1e0:	a4 81       	ldd	r26, Z+4	; 0x04
     1e2:	b5 81       	ldd	r27, Z+5	; 0x05
     1e4:	4c 91       	ld	r20, X
     1e6:	21 e0       	ldi	r18, 0x01	; 1
     1e8:	30 e0       	ldi	r19, 0x00	; 0
     1ea:	c9 01       	movw	r24, r18
     1ec:	06 80       	ldd	r0, Z+6	; 0x06
     1ee:	02 c0       	rjmp	.+4      	; 0x1f4 <motor_set_direction+0x44>
     1f0:	88 0f       	add	r24, r24
     1f2:	99 1f       	adc	r25, r25
     1f4:	0a 94       	dec	r0
     1f6:	e2 f7       	brpl	.-8      	; 0x1f0 <motor_set_direction+0x40>
     1f8:	84 2b       	or	r24, r20
     1fa:	8c 93       	st	X, r24
     1fc:	08 95       	ret

000001fe <motor_init>:
#include "motor.h"

void motor_init(Motor *motor, uint8_t th_offset, volatile uint8_t *OCR, volatile uint8_t *DDR, volatile uint8_t *dirPort, uint8_t dirPin) {
     1fe:	ef 92       	push	r14
     200:	ff 92       	push	r15
     202:	0f 93       	push	r16
     204:	1f 93       	push	r17
	motor->throttle_offset = th_offset;
     206:	fc 01       	movw	r30, r24
     208:	60 83       	st	Z, r22
	motor->OCR = OCR;
     20a:	52 83       	std	Z+2, r21	; 0x02
     20c:	41 83       	std	Z+1, r20	; 0x01
	motor->dirPort = dirPort;
     20e:	15 83       	std	Z+5, r17	; 0x05
     210:	04 83       	std	Z+4, r16	; 0x04
	motor->dirPin = dirPin;
     212:	e6 82       	std	Z+6, r14	; 0x06
	*DDR |= (1 << dirPin);
     214:	f9 01       	movw	r30, r18
     216:	60 81       	ld	r22, Z
     218:	41 e0       	ldi	r20, 0x01	; 1
     21a:	50 e0       	ldi	r21, 0x00	; 0
     21c:	fa 01       	movw	r30, r20
     21e:	02 c0       	rjmp	.+4      	; 0x224 <motor_init+0x26>
     220:	ee 0f       	add	r30, r30
     222:	ff 1f       	adc	r31, r31
     224:	ea 94       	dec	r14
     226:	e2 f7       	brpl	.-8      	; 0x220 <motor_init+0x22>
     228:	7f 01       	movw	r14, r30
     22a:	e6 2a       	or	r14, r22
     22c:	f9 01       	movw	r30, r18
     22e:	e0 82       	st	Z, r14
	
	motor_set_direction(motor, 1);
     230:	61 e0       	ldi	r22, 0x01	; 1
     232:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <motor_set_direction>
}
     236:	1f 91       	pop	r17
     238:	0f 91       	pop	r16
     23a:	ff 90       	pop	r15
     23c:	ef 90       	pop	r14
     23e:	08 95       	ret

00000240 <enable_transmit>:
#define TRANSMIT_PORT_DDR	DDRC

//Set transmit high
void enable_transmit()
{
	TRANSMIT_PORT_DDR |= TRANSMIT_PIN;
     240:	3c 9a       	sbi	0x07, 4	; 7
	TRANSMIT_PORT	|= TRANSMIT_PIN;
     242:	44 9a       	sbi	0x08, 4	; 8
     244:	08 95       	ret

00000246 <disable_transmit>:
}
//Set transmit low
void disable_transmit()
{
	TRANSMIT_PORT_DDR |= TRANSMIT_PIN;
     246:	3c 9a       	sbi	0x07, 4	; 7
	TRANSMIT_PORT	&= ~TRANSMIT_PIN;
     248:	88 b1       	in	r24, 0x08	; 8
     24a:	80 7e       	andi	r24, 0xE0	; 224
     24c:	88 b9       	out	0x08, r24	; 8
     24e:	08 95       	ret

00000250 <uart_putchar>:

FILE mystdout;

int uart_putchar(char c, FILE *stream) 
{ 
	send_c(c);
     250:	0e 94 b4 03 	call	0x768	; 0x768 <send_c>
	return 0;
}
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	08 95       	ret

0000025a <main>:
	TRANSMIT_PORT	&= ~TRANSMIT_PIN;
}


int main()
{
     25a:	cf 93       	push	r28
     25c:	df 93       	push	r29
     25e:	cd b7       	in	r28, 0x3d	; 61
     260:	de b7       	in	r29, 0x3e	; 62
     262:	63 97       	sbiw	r28, 0x13	; 19
     264:	0f b6       	in	r0, 0x3f	; 63
     266:	f8 94       	cli
     268:	de bf       	out	0x3e, r29	; 62
     26a:	0f be       	out	0x3f, r0	; 63
     26c:	cd bf       	out	0x3d, r28	; 61
	DDRD = 2;				// output
     26e:	82 e0       	ldi	r24, 0x02	; 2
     270:	8a b9       	out	0x0a, r24	; 10
	DDRB = 0xff;					// input
     272:	8f ef       	ldi	r24, 0xFF	; 255
     274:	84 b9       	out	0x04, r24	; 4
	SETBIT(PORTB,PB0);			// enable pull-up
     276:	28 9a       	sbi	0x05, 0	; 5
	SETBIT(PORTB,PB1);			// enable pull-up
     278:	29 9a       	sbi	0x05, 1	; 5
	
	//Set up motor pwm
	Motor leftMotor;
	Motor rightMotor;
	//left OCA & PD7
	motor_init(&leftMotor, 10, &OCR0A, &DDRD, &PORTD, 7);
     27a:	0f 2e       	mov	r0, r31
     27c:	f7 e0       	ldi	r31, 0x07	; 7
     27e:	ef 2e       	mov	r14, r31
     280:	f0 2d       	mov	r31, r0
     282:	0b e2       	ldi	r16, 0x2B	; 43
     284:	10 e0       	ldi	r17, 0x00	; 0
     286:	2a e2       	ldi	r18, 0x2A	; 42
     288:	30 e0       	ldi	r19, 0x00	; 0
     28a:	47 e4       	ldi	r20, 0x47	; 71
     28c:	50 e0       	ldi	r21, 0x00	; 0
     28e:	6a e0       	ldi	r22, 0x0A	; 10
     290:	ce 01       	movw	r24, r28
     292:	01 96       	adiw	r24, 0x01	; 1
     294:	0e 94 ff 00 	call	0x1fe	; 0x1fe <motor_init>
	//right OCB & PB7
	motor_init(&rightMotor, 10, &OCR0B, &DDRB, &PORTB, 7);
     298:	05 e2       	ldi	r16, 0x25	; 37
     29a:	10 e0       	ldi	r17, 0x00	; 0
     29c:	24 e2       	ldi	r18, 0x24	; 36
     29e:	30 e0       	ldi	r19, 0x00	; 0
     2a0:	48 e4       	ldi	r20, 0x48	; 72
     2a2:	50 e0       	ldi	r21, 0x00	; 0
     2a4:	6a e0       	ldi	r22, 0x0A	; 10
     2a6:	ce 01       	movw	r24, r28
     2a8:	08 96       	adiw	r24, 0x08	; 8
     2aa:	0e 94 ff 00 	call	0x1fe	; 0x1fe <motor_init>

	motor_pwm_init(); 
     2ae:	0e 94 53 00 	call	0xa6	; 0xa6 <motor_pwm_init>
	
	//Set up superpaketet
	set_link_mode_functions(enable_transmit, disable_transmit);
     2b2:	63 e2       	ldi	r22, 0x23	; 35
     2b4:	71 e0       	ldi	r23, 0x01	; 1
     2b6:	80 e2       	ldi	r24, 0x20	; 32
     2b8:	91 e0       	ldi	r25, 0x01	; 1
     2ba:	0e 94 45 02 	call	0x48a	; 0x48a <set_link_mode_functions>
	
	//We are listening here
	disable_transmit();
     2be:	0e 94 23 01 	call	0x246	; 0x246 <disable_transmit>
	

	sei();
     2c2:	78 94       	sei
	InitUART(9600);	
     2c4:	80 e8       	ldi	r24, 0x80	; 128
     2c6:	95 e2       	ldi	r25, 0x25	; 37
     2c8:	0e 94 4e 02 	call	0x49c	; 0x49c <InitUART>
	
	fdev_setup_stream(&mystdout, uart_putchar, NULL, _FDEV_SETUP_WRITE);
     2cc:	88 e2       	ldi	r24, 0x28	; 40
     2ce:	91 e0       	ldi	r25, 0x01	; 1
     2d0:	90 93 33 01 	sts	0x0133, r25
     2d4:	80 93 32 01 	sts	0x0132, r24
     2d8:	10 92 35 01 	sts	0x0135, r1
     2dc:	10 92 34 01 	sts	0x0134, r1
     2e0:	82 e0       	ldi	r24, 0x02	; 2
     2e2:	80 93 2d 01 	sts	0x012D, r24
     2e6:	10 92 37 01 	sts	0x0137, r1
     2ea:	10 92 36 01 	sts	0x0136, r1
	stdout = &mystdout;			
     2ee:	8a e2       	ldi	r24, 0x2A	; 42
     2f0:	91 e0       	ldi	r25, 0x01	; 1
     2f2:	90 93 07 02 	sts	0x0207, r25
     2f6:	80 93 06 02 	sts	0x0206, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2fa:	8f e0       	ldi	r24, 0x0F	; 15
     2fc:	97 e2       	ldi	r25, 0x27	; 39
     2fe:	01 97       	sbiw	r24, 0x01	; 1
     300:	f1 f7       	brne	.-4      	; 0x2fe <main+0xa4>
     302:	00 c0       	rjmp	.+0      	; 0x304 <main+0xaa>
     304:	00 00       	nop
	_delay_ms(5);
	
	send_string(" Wait", 5);
     306:	65 e0       	ldi	r22, 0x05	; 5
     308:	88 e0       	ldi	r24, 0x08	; 8
     30a:	91 e0       	ldi	r25, 0x01	; 1
     30c:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <send_string>
	
	int thLeft = 127,  thRight = 127;
     310:	0f 2e       	mov	r0, r31
     312:	ff e7       	ldi	r31, 0x7F	; 127
     314:	ef 2e       	mov	r14, r31
     316:	f1 2c       	mov	r15, r1
     318:	f0 2d       	mov	r31, r0
     31a:	0f e7       	ldi	r16, 0x7F	; 127
     31c:	10 e0       	ldi	r17, 0x00	; 0
					thRight = inc.payload[1];
					//printf("Paket! %d & %d\n\r", inc.payload[0], inc.payload[1]);
					break;
				case 2:		//Throttle scaling
					th_scale = *(uint16_t*)inc.payload / 10000.0;
					printf("Paket! %d & %d\n\r", inc.payload[0], inc.payload[1]);
     31e:	0f 2e       	mov	r0, r31
     320:	fe e0       	ldi	r31, 0x0E	; 14
     322:	cf 2e       	mov	r12, r31
     324:	f1 e0       	ldi	r31, 0x01	; 1
     326:	df 2e       	mov	r13, r31
     328:	f0 2d       	mov	r31, r0
		}
		
		
		if(thLeft < 127) {
			motor_set_direction(&leftMotor, 0);
			motor_set_throttle(&leftMotor, 127 - thLeft, th_scale);
     32a:	0f 2e       	mov	r0, r31
     32c:	ff e7       	ldi	r31, 0x7F	; 127
     32e:	bf 2e       	mov	r11, r31
     330:	f0 2d       	mov	r31, r0
     332:	8f e6       	ldi	r24, 0x6F	; 111
     334:	97 e1       	ldi	r25, 0x17	; 23
     336:	01 97       	sbiw	r24, 0x01	; 1
     338:	f1 f7       	brne	.-4      	; 0x336 <main+0xdc>
     33a:	00 c0       	rjmp	.+0      	; 0x33c <main+0xe2>
     33c:	00 00       	nop
	
	while(1)
	{
				
 		_delay_ms(3);
		super_paketet inc = check_for_package();
     33e:	0e 94 b6 02 	call	0x56c	; 0x56c <check_for_package>
     342:	2f 87       	std	Y+15, r18	; 0x0f
     344:	38 8b       	std	Y+16, r19	; 0x10
     346:	49 8b       	std	Y+17, r20	; 0x11
     348:	5a 8b       	std	Y+18, r21	; 0x12
     34a:	6b 8b       	std	Y+19, r22	; 0x13
     34c:	a3 2e       	mov	r10, r19
		if (inc.adress != 0)
     34e:	22 23       	and	r18, r18
     350:	09 f4       	brne	.+2      	; 0x354 <main+0xfa>
     352:	45 c0       	rjmp	.+138    	; 0x3de <main+0x184>
		{
			//Check if package want a response
			if (is_request_type(inc.type))
     354:	33 23       	and	r19, r19
     356:	6c f4       	brge	.+26     	; 0x372 <main+0x118>
			{
				//Send response
				enable_transmit();
     358:	0e 94 20 01 	call	0x240	; 0x240 <enable_transmit>
				//Fill data
				send_package(inc);
     35c:	4f 85       	ldd	r20, Y+15	; 0x0f
     35e:	58 89       	ldd	r21, Y+16	; 0x10
     360:	69 89       	ldd	r22, Y+17	; 0x11
     362:	7a 89       	ldd	r23, Y+18	; 0x12
     364:	8b 89       	ldd	r24, Y+19	; 0x13
     366:	0e 94 ed 02 	call	0x5da	; 0x5da <send_package>
				//wait for send
				flush_usart();
     36a:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <flush_usart>
				disable_transmit();
     36e:	0e 94 23 01 	call	0x246	; 0x246 <disable_transmit>
			}
			switch(inc.type)
     372:	91 e0       	ldi	r25, 0x01	; 1
     374:	a9 16       	cp	r10, r25
     376:	21 f0       	breq	.+8      	; 0x380 <main+0x126>
     378:	82 e0       	ldi	r24, 0x02	; 2
     37a:	a8 16       	cp	r10, r24
     37c:	31 f0       	breq	.+12     	; 0x38a <main+0x130>
     37e:	2a c0       	rjmp	.+84     	; 0x3d4 <main+0x17a>
			{
				case 1:
					thLeft = inc.payload[0];
     380:	09 89       	ldd	r16, Y+17	; 0x11
     382:	10 e0       	ldi	r17, 0x00	; 0
					thRight = inc.payload[1];
     384:	ea 88       	ldd	r14, Y+18	; 0x12
     386:	f1 2c       	mov	r15, r1
					//printf("Paket! %d & %d\n\r", inc.payload[0], inc.payload[1]);
					break;
     388:	2a c0       	rjmp	.+84     	; 0x3de <main+0x184>
				case 2:		//Throttle scaling
					th_scale = *(uint16_t*)inc.payload / 10000.0;
     38a:	69 89       	ldd	r22, Y+17	; 0x11
     38c:	7a 89       	ldd	r23, Y+18	; 0x12
     38e:	80 e0       	ldi	r24, 0x00	; 0
     390:	90 e0       	ldi	r25, 0x00	; 0
     392:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <__floatunsisf>
     396:	20 e0       	ldi	r18, 0x00	; 0
     398:	30 e4       	ldi	r19, 0x40	; 64
     39a:	4c e1       	ldi	r20, 0x1C	; 28
     39c:	56 e4       	ldi	r21, 0x46	; 70
     39e:	0e 94 64 04 	call	0x8c8	; 0x8c8 <__divsf3>
     3a2:	60 93 00 01 	sts	0x0100, r22
     3a6:	70 93 01 01 	sts	0x0101, r23
     3aa:	80 93 02 01 	sts	0x0102, r24
     3ae:	90 93 03 01 	sts	0x0103, r25
					printf("Paket! %d & %d\n\r", inc.payload[0], inc.payload[1]);
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	1f 92       	push	r1
     3b6:	8f 93       	push	r24
     3b8:	89 89       	ldd	r24, Y+17	; 0x11
     3ba:	1f 92       	push	r1
     3bc:	8f 93       	push	r24
     3be:	df 92       	push	r13
     3c0:	cf 92       	push	r12
     3c2:	0e 94 0b 06 	call	0xc16	; 0xc16 <printf>
					break;
     3c6:	0f 90       	pop	r0
     3c8:	0f 90       	pop	r0
     3ca:	0f 90       	pop	r0
     3cc:	0f 90       	pop	r0
     3ce:	0f 90       	pop	r0
     3d0:	0f 90       	pop	r0
     3d2:	05 c0       	rjmp	.+10     	; 0x3de <main+0x184>
				default:
					send_string(".", 1);
     3d4:	61 e0       	ldi	r22, 0x01	; 1
     3d6:	8f e1       	ldi	r24, 0x1F	; 31
     3d8:	91 e0       	ldi	r25, 0x01	; 1
     3da:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <send_string>
					break;
			}
		}
		
		
		if(thLeft < 127) {
     3de:	0f 37       	cpi	r16, 0x7F	; 127
     3e0:	11 05       	cpc	r17, r1
     3e2:	a4 f4       	brge	.+40     	; 0x40c <main+0x1b2>
			motor_set_direction(&leftMotor, 0);
     3e4:	60 e0       	ldi	r22, 0x00	; 0
     3e6:	ce 01       	movw	r24, r28
     3e8:	01 96       	adiw	r24, 0x01	; 1
     3ea:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <motor_set_direction>
			motor_set_throttle(&leftMotor, 127 - thLeft, th_scale);
     3ee:	20 91 00 01 	lds	r18, 0x0100
     3f2:	30 91 01 01 	lds	r19, 0x0101
     3f6:	40 91 02 01 	lds	r20, 0x0102
     3fa:	50 91 03 01 	lds	r21, 0x0103
     3fe:	6b 2d       	mov	r22, r11
     400:	60 1b       	sub	r22, r16
     402:	ce 01       	movw	r24, r28
     404:	01 96       	adiw	r24, 0x01	; 1
     406:	0e 94 60 00 	call	0xc0	; 0xc0 <motor_set_throttle>
     40a:	13 c0       	rjmp	.+38     	; 0x432 <main+0x1d8>
		}
		else 
		{
			motor_set_direction(&leftMotor, 1);
     40c:	61 e0       	ldi	r22, 0x01	; 1
     40e:	ce 01       	movw	r24, r28
     410:	01 96       	adiw	r24, 0x01	; 1
     412:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <motor_set_direction>
			motor_set_throttle(&leftMotor, thLeft - 127, th_scale);
     416:	20 91 00 01 	lds	r18, 0x0100
     41a:	30 91 01 01 	lds	r19, 0x0101
     41e:	40 91 02 01 	lds	r20, 0x0102
     422:	50 91 03 01 	lds	r21, 0x0103
     426:	61 e8       	ldi	r22, 0x81	; 129
     428:	60 0f       	add	r22, r16
     42a:	ce 01       	movw	r24, r28
     42c:	01 96       	adiw	r24, 0x01	; 1
     42e:	0e 94 60 00 	call	0xc0	; 0xc0 <motor_set_throttle>
		}
		
		if(thRight < 127) {
     432:	9f e7       	ldi	r25, 0x7F	; 127
     434:	e9 16       	cp	r14, r25
     436:	f1 04       	cpc	r15, r1
     438:	a4 f4       	brge	.+40     	; 0x462 <main+0x208>
			motor_set_direction(&rightMotor, 0);
     43a:	60 e0       	ldi	r22, 0x00	; 0
     43c:	ce 01       	movw	r24, r28
     43e:	08 96       	adiw	r24, 0x08	; 8
     440:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <motor_set_direction>
			motor_set_throttle(&rightMotor, 127 - thRight, th_scale);
     444:	20 91 00 01 	lds	r18, 0x0100
     448:	30 91 01 01 	lds	r19, 0x0101
     44c:	40 91 02 01 	lds	r20, 0x0102
     450:	50 91 03 01 	lds	r21, 0x0103
     454:	6b 2d       	mov	r22, r11
     456:	6e 19       	sub	r22, r14
     458:	ce 01       	movw	r24, r28
     45a:	08 96       	adiw	r24, 0x08	; 8
     45c:	0e 94 60 00 	call	0xc0	; 0xc0 <motor_set_throttle>
     460:	68 cf       	rjmp	.-304    	; 0x332 <main+0xd8>
		}
		else {
			motor_set_direction(&rightMotor, 1);
     462:	61 e0       	ldi	r22, 0x01	; 1
     464:	ce 01       	movw	r24, r28
     466:	08 96       	adiw	r24, 0x08	; 8
     468:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <motor_set_direction>
			motor_set_throttle(&rightMotor, thRight - 127, th_scale);
     46c:	20 91 00 01 	lds	r18, 0x0100
     470:	30 91 01 01 	lds	r19, 0x0101
     474:	40 91 02 01 	lds	r20, 0x0102
     478:	50 91 03 01 	lds	r21, 0x0103
     47c:	61 e8       	ldi	r22, 0x81	; 129
     47e:	6e 0d       	add	r22, r14
     480:	ce 01       	movw	r24, r28
     482:	08 96       	adiw	r24, 0x08	; 8
     484:	0e 94 60 00 	call	0xc0	; 0xc0 <motor_set_throttle>
		}
		
	}
     488:	54 cf       	rjmp	.-344    	; 0x332 <main+0xd8>

0000048a <set_link_mode_functions>:
void (*disable_transmit_func)();

//Init function for controlling radio module
void set_link_mode_functions(void (*enable_transmit), void (*disable_transmit))
{
	enable_transmit_func = enable_transmit;
     48a:	90 93 39 01 	sts	0x0139, r25
     48e:	80 93 38 01 	sts	0x0138, r24
	disable_transmit_func = disable_transmit;
     492:	70 93 3b 01 	sts	0x013B, r23
     496:	60 93 3a 01 	sts	0x013A, r22
     49a:	08 95       	ret

0000049c <InitUART>:
}


void InitUART( unsigned int baud )
{
	int baudfactor = (F_CPU/16/baud-1);
     49c:	9c 01       	movw	r18, r24
     49e:	40 e0       	ldi	r20, 0x00	; 0
     4a0:	50 e0       	ldi	r21, 0x00	; 0
     4a2:	60 e2       	ldi	r22, 0x20	; 32
     4a4:	71 ea       	ldi	r23, 0xA1	; 161
     4a6:	87 e0       	ldi	r24, 0x07	; 7
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <__udivmodsi4>
     4ae:	21 50       	subi	r18, 0x01	; 1
     4b0:	31 09       	sbc	r19, r1
	UBRR0H = (unsigned char)(baudfactor>>8);	//set the baud rate
     4b2:	30 93 c5 00 	sts	0x00C5, r19
	UBRR0L = (unsigned char)baudfactor;
     4b6:	20 93 c4 00 	sts	0x00C4, r18
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);			//enable UART receiver and transmitter
     4ba:	e1 ec       	ldi	r30, 0xC1	; 193
     4bc:	f0 e0       	ldi	r31, 0x00	; 0
     4be:	88 e1       	ldi	r24, 0x18	; 24
     4c0:	80 83       	st	Z, r24
	/* Set frame format: 8data */
	UCSR0C = (3<<UCSZ00);
     4c2:	86 e0       	ldi	r24, 0x06	; 6
     4c4:	80 93 c2 00 	sts	0x00C2, r24
	//Activate interrupts
	UCSR0B |= (1 << UDRIE0) + (1 << RXCIE0);
     4c8:	80 81       	ld	r24, Z
     4ca:	80 6a       	ori	r24, 0xA0	; 160
     4cc:	80 83       	st	Z, r24
     4ce:	08 95       	ret

000004d0 <do_crc>:

//make crc checksum
uint8_t do_crc(uint8_t in_data[], uint8_t length)
{
	uint8_t ret = 0;
	for (int i = 0; i < length; i++)
     4d0:	70 e0       	ldi	r23, 0x00	; 0
     4d2:	16 16       	cp	r1, r22
     4d4:	17 06       	cpc	r1, r23
     4d6:	6c f4       	brge	.+26     	; 0x4f2 <do_crc+0x22>
     4d8:	e8 2f       	mov	r30, r24
     4da:	f9 2f       	mov	r31, r25
     4dc:	20 e0       	ldi	r18, 0x00	; 0
     4de:	30 e0       	ldi	r19, 0x00	; 0


//make crc checksum
uint8_t do_crc(uint8_t in_data[], uint8_t length)
{
	uint8_t ret = 0;
     4e0:	80 e0       	ldi	r24, 0x00	; 0
	for (int i = 0; i < length; i++)
	{
		//xor
		ret ^= in_data[i];
     4e2:	91 91       	ld	r25, Z+
     4e4:	89 27       	eor	r24, r25

//make crc checksum
uint8_t do_crc(uint8_t in_data[], uint8_t length)
{
	uint8_t ret = 0;
	for (int i = 0; i < length; i++)
     4e6:	2f 5f       	subi	r18, 0xFF	; 255
     4e8:	3f 4f       	sbci	r19, 0xFF	; 255
     4ea:	26 17       	cp	r18, r22
     4ec:	37 07       	cpc	r19, r23
     4ee:	cc f3       	brlt	.-14     	; 0x4e2 <do_crc+0x12>
     4f0:	08 95       	ret


//make crc checksum
uint8_t do_crc(uint8_t in_data[], uint8_t length)
{
	uint8_t ret = 0;
     4f2:	80 e0       	ldi	r24, 0x00	; 0
	{
		//xor
		ret ^= in_data[i];
	}
	return ret;
}
     4f4:	08 95       	ret

000004f6 <process_data_for_package>:

//Call from isr
super_paketet process_data_for_package(char incomming_byte)
{
     4f6:	1f 93       	push	r17
     4f8:	cf 93       	push	r28
     4fa:	df 93       	push	r29
     4fc:	00 d0       	rcall	.+0      	; 0x4fe <process_data_for_package+0x8>
     4fe:	00 d0       	rcall	.+0      	; 0x500 <process_data_for_package+0xa>
     500:	1f 92       	push	r1
     502:	cd b7       	in	r28, 0x3d	; 61
     504:	de b7       	in	r29, 0x3e	; 62
     506:	18 2f       	mov	r17, r24
	//static uint8_t		counter = 0;
	super_paketet *package = (super_paketet *)buffer;
	super_paketet *new_package = (super_paketet *)(buffer + 1);
	
	//move into last place in buffer
	buffer[PACKAGE_SIZE] = incomming_byte;
     508:	80 93 27 01 	sts	0x0127, r24
	//counter++;
	
	//Copy new content
	*package = *new_package;
     50c:	95 e0       	ldi	r25, 0x05	; 5
     50e:	e3 e2       	ldi	r30, 0x23	; 35
     510:	f1 e0       	ldi	r31, 0x01	; 1
     512:	a2 e2       	ldi	r26, 0x22	; 34
     514:	b1 e0       	ldi	r27, 0x01	; 1
     516:	01 90       	ld	r0, Z+
     518:	0d 92       	st	X+, r0
     51a:	9a 95       	dec	r25
     51c:	e1 f7       	brne	.-8      	; 0x516 <process_data_for_package+0x20>
	//check for package
	
	
	if (package->adress == ADRESS)
     51e:	80 91 22 01 	lds	r24, 0x0122
     522:	86 36       	cpi	r24, 0x66	; 102
     524:	89 f4       	brne	.+34     	; 0x548 <process_data_for_package+0x52>
	{
		//Woo paket!
		//Crc osv
		if (package->crc == do_crc((uint8_t*)package, PACKAGE_SIZE - 1))
     526:	64 e0       	ldi	r22, 0x04	; 4
     528:	82 e2       	ldi	r24, 0x22	; 34
     52a:	91 e0       	ldi	r25, 0x01	; 1
     52c:	0e 94 68 02 	call	0x4d0	; 0x4d0 <do_crc>
     530:	18 13       	cpse	r17, r24
     532:	0a c0       	rjmp	.+20     	; 0x548 <process_data_for_package+0x52>
		{
			return *package;
     534:	85 e0       	ldi	r24, 0x05	; 5
     536:	e2 e2       	ldi	r30, 0x22	; 34
     538:	f1 e0       	ldi	r31, 0x01	; 1
     53a:	de 01       	movw	r26, r28
     53c:	11 96       	adiw	r26, 0x01	; 1
     53e:	01 90       	ld	r0, Z+
     540:	0d 92       	st	X+, r0
     542:	8a 95       	dec	r24
     544:	e1 f7       	brne	.-8      	; 0x53e <process_data_for_package+0x48>
     546:	01 c0       	rjmp	.+2      	; 0x54a <process_data_for_package+0x54>
		}
	}
	super_paketet fail_return;
	fail_return.adress = 0;
	
	return fail_return;
     548:	19 82       	std	Y+1, r1	; 0x01
     54a:	29 81       	ldd	r18, Y+1	; 0x01
     54c:	3a 81       	ldd	r19, Y+2	; 0x02
     54e:	4b 81       	ldd	r20, Y+3	; 0x03
     550:	5c 81       	ldd	r21, Y+4	; 0x04
     552:	6d 81       	ldd	r22, Y+5	; 0x05
}
     554:	70 e0       	ldi	r23, 0x00	; 0
     556:	80 e0       	ldi	r24, 0x00	; 0
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	0f 90       	pop	r0
     55c:	0f 90       	pop	r0
     55e:	0f 90       	pop	r0
     560:	0f 90       	pop	r0
     562:	0f 90       	pop	r0
     564:	df 91       	pop	r29
     566:	cf 91       	pop	r28
     568:	1f 91       	pop	r17
     56a:	08 95       	ret

0000056c <check_for_package>:

//Fetch new packages if there is one
super_paketet check_for_package()
{
     56c:	cf 93       	push	r28
     56e:	df 93       	push	r29
     570:	cd b7       	in	r28, 0x3d	; 61
     572:	de b7       	in	r29, 0x3e	; 62
     574:	2b 97       	sbiw	r28, 0x0b	; 11
     576:	0f b6       	in	r0, 0x3f	; 63
     578:	f8 94       	cli
     57a:	de bf       	out	0x3e, r29	; 62
     57c:	0f be       	out	0x3f, r0	; 63
     57e:	cd bf       	out	0x3d, r28	; 61
	char incomming_byte;
	//Check if we have data
	while (ReceiveByte(&incomming_byte))
     580:	14 c0       	rjmp	.+40     	; 0x5aa <check_for_package+0x3e>
	{
		super_paketet incomming_package;
		//Send new data for processing
		incomming_package = process_data_for_package(incomming_byte);
     582:	8e 81       	ldd	r24, Y+6	; 0x06
     584:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <process_data_for_package>
     588:	2f 83       	std	Y+7, r18	; 0x07
     58a:	38 87       	std	Y+8, r19	; 0x08
     58c:	49 87       	std	Y+9, r20	; 0x09
     58e:	5a 87       	std	Y+10, r21	; 0x0a
     590:	6b 87       	std	Y+11, r22	; 0x0b
		//Check if we got a package
		if (incomming_package.adress != 0)
     592:	22 23       	and	r18, r18
     594:	51 f0       	breq	.+20     	; 0x5aa <check_for_package+0x3e>
		{
			return incomming_package;
     596:	85 e0       	ldi	r24, 0x05	; 5
     598:	fe 01       	movw	r30, r28
     59a:	37 96       	adiw	r30, 0x07	; 7
     59c:	de 01       	movw	r26, r28
     59e:	11 96       	adiw	r26, 0x01	; 1
     5a0:	01 90       	ld	r0, Z+
     5a2:	0d 92       	st	X+, r0
     5a4:	8a 95       	dec	r24
     5a6:	e1 f7       	brne	.-8      	; 0x5a0 <check_for_package+0x34>
     5a8:	07 c0       	rjmp	.+14     	; 0x5b8 <check_for_package+0x4c>
//Fetch new packages if there is one
super_paketet check_for_package()
{
	char incomming_byte;
	//Check if we have data
	while (ReceiveByte(&incomming_byte))
     5aa:	ce 01       	movw	r24, r28
     5ac:	06 96       	adiw	r24, 0x06	; 6
     5ae:	0e 94 93 03 	call	0x726	; 0x726 <ReceiveByte>
     5b2:	81 11       	cpse	r24, r1
     5b4:	e6 cf       	rjmp	.-52     	; 0x582 <check_for_package+0x16>
		}
	}
	super_paketet fail_return;
	fail_return.adress = 0;
	
	return fail_return;
     5b6:	19 82       	std	Y+1, r1	; 0x01
     5b8:	29 81       	ldd	r18, Y+1	; 0x01
     5ba:	3a 81       	ldd	r19, Y+2	; 0x02
     5bc:	4b 81       	ldd	r20, Y+3	; 0x03
     5be:	5c 81       	ldd	r21, Y+4	; 0x04
     5c0:	6d 81       	ldd	r22, Y+5	; 0x05
}
     5c2:	70 e0       	ldi	r23, 0x00	; 0
     5c4:	80 e0       	ldi	r24, 0x00	; 0
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	2b 96       	adiw	r28, 0x0b	; 11
     5ca:	0f b6       	in	r0, 0x3f	; 63
     5cc:	f8 94       	cli
     5ce:	de bf       	out	0x3e, r29	; 62
     5d0:	0f be       	out	0x3f, r0	; 63
     5d2:	cd bf       	out	0x3d, r28	; 61
     5d4:	df 91       	pop	r29
     5d6:	cf 91       	pop	r28
     5d8:	08 95       	ret

000005da <send_package>:
//pad package and send over usart
void send_package(super_paketet outgoing_package)
{
     5da:	cf 93       	push	r28
     5dc:	df 93       	push	r29
     5de:	cd b7       	in	r28, 0x3d	; 61
     5e0:	de b7       	in	r29, 0x3e	; 62
     5e2:	2c 97       	sbiw	r28, 0x0c	; 12
     5e4:	0f b6       	in	r0, 0x3f	; 63
     5e6:	f8 94       	cli
     5e8:	de bf       	out	0x3e, r29	; 62
     5ea:	0f be       	out	0x3f, r0	; 63
     5ec:	cd bf       	out	0x3d, r28	; 61
     5ee:	48 87       	std	Y+8, r20	; 0x08
     5f0:	59 87       	std	Y+9, r21	; 0x09
     5f2:	6a 87       	std	Y+10, r22	; 0x0a
     5f4:	7b 87       	std	Y+11, r23	; 0x0b
     5f6:	8c 87       	std	Y+12, r24	; 0x0c
	outgoing_package.crc = do_crc((uint8_t*)&outgoing_package, PACKAGE_SIZE-1);
     5f8:	64 e0       	ldi	r22, 0x04	; 4
     5fa:	ce 01       	movw	r24, r28
     5fc:	08 96       	adiw	r24, 0x08	; 8
     5fe:	0e 94 68 02 	call	0x4d0	; 0x4d0 <do_crc>
     602:	8c 87       	std	Y+12, r24	; 0x0c
	const int outgoing_data_length = sizeof(super_paketet) + 2;
	
	char outgoing_data[outgoing_data_length]; // package + preamble
	
	*(uint16_t*)outgoing_data = PREAMBLE;
     604:	8f ef       	ldi	r24, 0xFF	; 255
     606:	95 e5       	ldi	r25, 0x55	; 85
     608:	9a 83       	std	Y+2, r25	; 0x02
     60a:	89 83       	std	Y+1, r24	; 0x01
	*(super_paketet*)(outgoing_data + 2) = outgoing_package;
     60c:	85 e0       	ldi	r24, 0x05	; 5
     60e:	fe 01       	movw	r30, r28
     610:	38 96       	adiw	r30, 0x08	; 8
     612:	de 01       	movw	r26, r28
     614:	13 96       	adiw	r26, 0x03	; 3
     616:	01 90       	ld	r0, Z+
     618:	0d 92       	st	X+, r0
     61a:	8a 95       	dec	r24
     61c:	e1 f7       	brne	.-8      	; 0x616 <send_package+0x3c>
	
	send_string(outgoing_data, outgoing_data_length);
     61e:	67 e0       	ldi	r22, 0x07	; 7
     620:	ce 01       	movw	r24, r28
     622:	01 96       	adiw	r24, 0x01	; 1
     624:	0e 94 d4 03 	call	0x7a8	; 0x7a8 <send_string>
}
     628:	2c 96       	adiw	r28, 0x0c	; 12
     62a:	0f b6       	in	r0, 0x3f	; 63
     62c:	f8 94       	cli
     62e:	de bf       	out	0x3e, r29	; 62
     630:	0f be       	out	0x3f, r0	; 63
     632:	cd bf       	out	0x3d, r28	; 61
     634:	df 91       	pop	r29
     636:	cf 91       	pop	r28
     638:	08 95       	ret

0000063a <__vector_19>:
#define release_lock()	sei()

//Usart transmit interrupt
//This interrupt is always called when UDR is empty
ISR(USART_UDRE_vect)
{
     63a:	1f 92       	push	r1
     63c:	0f 92       	push	r0
     63e:	0f b6       	in	r0, 0x3f	; 63
     640:	0f 92       	push	r0
     642:	11 24       	eor	r1, r1
     644:	2f 93       	push	r18
     646:	8f 93       	push	r24
     648:	9f 93       	push	r25
     64a:	ef 93       	push	r30
     64c:	ff 93       	push	r31
	// check for empty transmit buffer	and if we have data
	if ( 0 != outgoing_data_counter)
     64e:	80 91 29 01 	lds	r24, 0x0129
     652:	88 23       	and	r24, r24
     654:	09 f1       	breq	.+66     	; 0x698 <__vector_19+0x5e>
	{
		outgoing_data_counter--;
     656:	80 91 29 01 	lds	r24, 0x0129
     65a:	81 50       	subi	r24, 0x01	; 1
     65c:	80 93 29 01 	sts	0x0129, r24
		UDR0 = *outgoing_data_head; 		// start transmition
     660:	e0 91 06 01 	lds	r30, 0x0106
     664:	f0 91 07 01 	lds	r31, 0x0107
     668:	80 81       	ld	r24, Z
     66a:	80 93 c6 00 	sts	0x00C6, r24
		outgoing_data_head++;
     66e:	80 91 06 01 	lds	r24, 0x0106
     672:	90 91 07 01 	lds	r25, 0x0107
     676:	01 96       	adiw	r24, 0x01	; 1
		if (outgoing_data_head >= (outgoing_data + USART_TX_BUFFER_SIZE))
     678:	22 e0       	ldi	r18, 0x02	; 2
     67a:	84 30       	cpi	r24, 0x04	; 4
     67c:	92 07       	cpc	r25, r18
     67e:	28 f4       	brcc	.+10     	; 0x68a <__vector_19+0x50>
	// check for empty transmit buffer	and if we have data
	if ( 0 != outgoing_data_counter)
	{
		outgoing_data_counter--;
		UDR0 = *outgoing_data_head; 		// start transmition
		outgoing_data_head++;
     680:	90 93 07 01 	sts	0x0107, r25
     684:	80 93 06 01 	sts	0x0106, r24
     688:	0c c0       	rjmp	.+24     	; 0x6a2 <__vector_19+0x68>
		if (outgoing_data_head >= (outgoing_data + USART_TX_BUFFER_SIZE))
		{
			outgoing_data_head = outgoing_data;	//reset ring buffer
     68a:	80 ea       	ldi	r24, 0xA0	; 160
     68c:	91 e0       	ldi	r25, 0x01	; 1
     68e:	90 93 07 01 	sts	0x0107, r25
     692:	80 93 06 01 	sts	0x0106, r24
     696:	05 c0       	rjmp	.+10     	; 0x6a2 <__vector_19+0x68>
		}
	}else{
		//Inactivate interrupt
		UCSR0B &= ~(1 << UDRIE0);
     698:	e1 ec       	ldi	r30, 0xC1	; 193
     69a:	f0 e0       	ldi	r31, 0x00	; 0
     69c:	80 81       	ld	r24, Z
     69e:	8f 7d       	andi	r24, 0xDF	; 223
     6a0:	80 83       	st	Z, r24
		
	}
}
     6a2:	ff 91       	pop	r31
     6a4:	ef 91       	pop	r30
     6a6:	9f 91       	pop	r25
     6a8:	8f 91       	pop	r24
     6aa:	2f 91       	pop	r18
     6ac:	0f 90       	pop	r0
     6ae:	0f be       	out	0x3f, r0	; 63
     6b0:	0f 90       	pop	r0
     6b2:	1f 90       	pop	r1
     6b4:	18 95       	reti

000006b6 <__vector_18>:
//Usart receive interrupt
ISR(USART_RX_vect)
{
     6b6:	1f 92       	push	r1
     6b8:	0f 92       	push	r0
     6ba:	0f b6       	in	r0, 0x3f	; 63
     6bc:	0f 92       	push	r0
     6be:	11 24       	eor	r1, r1
     6c0:	2f 93       	push	r18
     6c2:	8f 93       	push	r24
     6c4:	9f 93       	push	r25
     6c6:	ef 93       	push	r30
     6c8:	ff 93       	push	r31
	//place char into buffer
	*incomming_data_head = UDR0;	//Read from UDR gets RX byte
     6ca:	e0 91 04 01 	lds	r30, 0x0104
     6ce:	f0 91 05 01 	lds	r31, 0x0105
     6d2:	80 91 c6 00 	lds	r24, 0x00C6
     6d6:	80 83       	st	Z, r24
	
	//increase head
	incomming_data_head++;
     6d8:	80 91 04 01 	lds	r24, 0x0104
     6dc:	90 91 05 01 	lds	r25, 0x0105
     6e0:	01 96       	adiw	r24, 0x01	; 1
	
	
	//Check for overflow head
	if (incomming_data_head >= (incomming_data + USART_RX_BUFFER_SIZE))
     6e2:	21 e0       	ldi	r18, 0x01	; 1
     6e4:	80 3a       	cpi	r24, 0xA0	; 160
     6e6:	92 07       	cpc	r25, r18
     6e8:	28 f4       	brcc	.+10     	; 0x6f4 <__vector_18+0x3e>
{
	//place char into buffer
	*incomming_data_head = UDR0;	//Read from UDR gets RX byte
	
	//increase head
	incomming_data_head++;
     6ea:	90 93 05 01 	sts	0x0105, r25
     6ee:	80 93 04 01 	sts	0x0104, r24
     6f2:	06 c0       	rjmp	.+12     	; 0x700 <__vector_18+0x4a>
	
	//Check for overflow head
	if (incomming_data_head >= (incomming_data + USART_RX_BUFFER_SIZE))
	{
		//End of ring, go around
		incomming_data_head = incomming_data;
     6f4:	8c e3       	ldi	r24, 0x3C	; 60
     6f6:	91 e0       	ldi	r25, 0x01	; 1
     6f8:	90 93 05 01 	sts	0x0105, r25
     6fc:	80 93 04 01 	sts	0x0104, r24
	}
	//Check for overflow counter
	if(incomming_data_counter < USART_RX_BUFFER_SIZE)
     700:	80 91 28 01 	lds	r24, 0x0128
     704:	84 36       	cpi	r24, 0x64	; 100
     706:	28 f4       	brcc	.+10     	; 0x712 <__vector_18+0x5c>
	{
		incomming_data_counter++;
     708:	80 91 28 01 	lds	r24, 0x0128
     70c:	8f 5f       	subi	r24, 0xFF	; 255
     70e:	80 93 28 01 	sts	0x0128, r24
	}
}
     712:	ff 91       	pop	r31
     714:	ef 91       	pop	r30
     716:	9f 91       	pop	r25
     718:	8f 91       	pop	r24
     71a:	2f 91       	pop	r18
     71c:	0f 90       	pop	r0
     71e:	0f be       	out	0x3f, r0	; 63
     720:	0f 90       	pop	r0
     722:	1f 90       	pop	r1
     724:	18 95       	reti

00000726 <ReceiveByte>:

/* Read and write functions */
char ReceiveByte(char * result)
{
	get_lock();
     726:	f8 94       	cli
	//If we have data
	if (incomming_data_counter > 0)
     728:	20 91 28 01 	lds	r18, 0x0128
     72c:	22 23       	and	r18, r18
     72e:	c9 f0       	breq	.+50     	; 0x762 <ReceiveByte+0x3c>
	{
		//Assign pointer to data 
		//Read buffer in reverse because we add positive
		volatile char * temp = incomming_data_head - incomming_data_counter;
     730:	20 91 28 01 	lds	r18, 0x0128
     734:	e0 91 04 01 	lds	r30, 0x0104
     738:	f0 91 05 01 	lds	r31, 0x0105
     73c:	e2 1b       	sub	r30, r18
     73e:	f1 09       	sbc	r31, r1
		
		//Check pointer for overflow
		if (temp < incomming_data )
     740:	21 e0       	ldi	r18, 0x01	; 1
     742:	ec 33       	cpi	r30, 0x3C	; 60
     744:	f2 07       	cpc	r31, r18
     746:	10 f4       	brcc	.+4      	; 0x74c <ReceiveByte+0x26>
		{
			temp += USART_RX_BUFFER_SIZE;	//Wrap around
     748:	ec 59       	subi	r30, 0x9C	; 156
     74a:	ff 4f       	sbci	r31, 0xFF	; 255
		}
		//Decrease counter
		incomming_data_counter--;
     74c:	20 91 28 01 	lds	r18, 0x0128
     750:	21 50       	subi	r18, 0x01	; 1
     752:	20 93 28 01 	sts	0x0128, r18

		//return that data
		*result = *temp;
     756:	20 81       	ld	r18, Z
     758:	fc 01       	movw	r30, r24
     75a:	20 83       	st	Z, r18
		release_lock();
     75c:	78 94       	sei
		
		return 1;
     75e:	81 e0       	ldi	r24, 0x01	; 1
     760:	08 95       	ret
	} 
	else
	{
		//Else fail
		release_lock();
     762:	78 94       	sei
		return 0;								// return the data
     764:	80 e0       	ldi	r24, 0x00	; 0
	}
}
     766:	08 95       	ret

00000768 <send_c>:
	return temp;
}

void send_c(char c)
{
	get_lock();
     768:	f8 94       	cli
	//Check if there is space in the buffer
	if (outgoing_data_counter < USART_TX_BUFFER_SIZE)
     76a:	90 91 29 01 	lds	r25, 0x0129
     76e:	94 36       	cpi	r25, 0x64	; 100
     770:	c8 f4       	brcc	.+50     	; 0x7a4 <send_c+0x3c>
	{
		volatile char * temp = (outgoing_data_head + outgoing_data_counter);
     772:	90 91 29 01 	lds	r25, 0x0129
     776:	e0 91 06 01 	lds	r30, 0x0106
     77a:	f0 91 07 01 	lds	r31, 0x0107
     77e:	e9 0f       	add	r30, r25
     780:	f1 1d       	adc	r31, r1
	
		//Check for overflow
		if (temp >= (outgoing_data + USART_TX_BUFFER_SIZE))
     782:	92 e0       	ldi	r25, 0x02	; 2
     784:	e4 30       	cpi	r30, 0x04	; 4
     786:	f9 07       	cpc	r31, r25
     788:	10 f0       	brcs	.+4      	; 0x78e <send_c+0x26>
		{
			temp -= USART_TX_BUFFER_SIZE;
     78a:	e4 56       	subi	r30, 0x64	; 100
     78c:	f1 09       	sbc	r31, r1
		}

		*temp = c;		//add to queue
     78e:	80 83       	st	Z, r24
		outgoing_data_counter++;
     790:	80 91 29 01 	lds	r24, 0x0129
     794:	8f 5f       	subi	r24, 0xFF	; 255
     796:	80 93 29 01 	sts	0x0129, r24
		//Activate TX interrupt
		UCSR0B |= (1 << UDRIE0);
     79a:	e1 ec       	ldi	r30, 0xC1	; 193
     79c:	f0 e0       	ldi	r31, 0x00	; 0
     79e:	80 81       	ld	r24, Z
     7a0:	80 62       	ori	r24, 0x20	; 32
     7a2:	80 83       	st	Z, r24
	}
	release_lock();
     7a4:	78 94       	sei
     7a6:	08 95       	ret

000007a8 <send_string>:
}

int8_t send_string(char data[], uint8_t length)
{
     7a8:	0f 93       	push	r16
     7aa:	1f 93       	push	r17
     7ac:	cf 93       	push	r28
     7ae:	df 93       	push	r29
     7b0:	06 2f       	mov	r16, r22
	if (data == 0)	//Check for valid pointer
     7b2:	00 97       	sbiw	r24, 0x00	; 0
     7b4:	99 f0       	breq	.+38     	; 0x7dc <send_string+0x34>
	{
		return -1;
	}
	//Check for space in buffer
	if ((length + outgoing_data_counter )>= USART_TX_BUFFER_SIZE)
     7b6:	20 91 29 01 	lds	r18, 0x0129
     7ba:	30 e0       	ldi	r19, 0x00	; 0
     7bc:	26 0f       	add	r18, r22
     7be:	31 1d       	adc	r19, r1
     7c0:	24 36       	cpi	r18, 0x64	; 100
     7c2:	31 05       	cpc	r19, r1
     7c4:	6c f4       	brge	.+26     	; 0x7e0 <send_string+0x38>
	{
		return -2;
	}
	//All good, add to buffer
	for (uint8_t i = 0; i < length; i++ )
     7c6:	66 23       	and	r22, r22
     7c8:	69 f0       	breq	.+26     	; 0x7e4 <send_string+0x3c>
     7ca:	ec 01       	movw	r28, r24
     7cc:	10 e0       	ldi	r17, 0x00	; 0
	{
		send_c(data[i]);
     7ce:	89 91       	ld	r24, Y+
     7d0:	0e 94 b4 03 	call	0x768	; 0x768 <send_c>
	if ((length + outgoing_data_counter )>= USART_TX_BUFFER_SIZE)
	{
		return -2;
	}
	//All good, add to buffer
	for (uint8_t i = 0; i < length; i++ )
     7d4:	1f 5f       	subi	r17, 0xFF	; 255
     7d6:	10 13       	cpse	r17, r16
     7d8:	fa cf       	rjmp	.-12     	; 0x7ce <send_string+0x26>
     7da:	06 c0       	rjmp	.+12     	; 0x7e8 <send_string+0x40>

int8_t send_string(char data[], uint8_t length)
{
	if (data == 0)	//Check for valid pointer
	{
		return -1;
     7dc:	8f ef       	ldi	r24, 0xFF	; 255
     7de:	05 c0       	rjmp	.+10     	; 0x7ea <send_string+0x42>
	}
	//Check for space in buffer
	if ((length + outgoing_data_counter )>= USART_TX_BUFFER_SIZE)
	{
		return -2;
     7e0:	8e ef       	ldi	r24, 0xFE	; 254
     7e2:	03 c0       	rjmp	.+6      	; 0x7ea <send_string+0x42>
	for (uint8_t i = 0; i < length; i++ )
	{
		send_c(data[i]);
	}
	
	return 0;
     7e4:	80 e0       	ldi	r24, 0x00	; 0
     7e6:	01 c0       	rjmp	.+2      	; 0x7ea <send_string+0x42>
     7e8:	80 e0       	ldi	r24, 0x00	; 0
} 
     7ea:	df 91       	pop	r29
     7ec:	cf 91       	pop	r28
     7ee:	1f 91       	pop	r17
     7f0:	0f 91       	pop	r16
     7f2:	08 95       	ret

000007f4 <flush_usart>:

void flush_usart()
{
	//Wait for empty buffer
	while(outgoing_data_counter){}
     7f4:	80 91 29 01 	lds	r24, 0x0129
     7f8:	81 11       	cpse	r24, r1
     7fa:	fc cf       	rjmp	.-8      	; 0x7f4 <flush_usart>
}
     7fc:	08 95       	ret

000007fe <__subsf3>:
     7fe:	50 58       	subi	r21, 0x80	; 128

00000800 <__addsf3>:
     800:	bb 27       	eor	r27, r27
     802:	aa 27       	eor	r26, r26
     804:	0e d0       	rcall	.+28     	; 0x822 <__addsf3x>
     806:	48 c1       	rjmp	.+656    	; 0xa98 <__fp_round>
     808:	39 d1       	rcall	.+626    	; 0xa7c <__fp_pscA>
     80a:	30 f0       	brcs	.+12     	; 0x818 <__addsf3+0x18>
     80c:	3e d1       	rcall	.+636    	; 0xa8a <__fp_pscB>
     80e:	20 f0       	brcs	.+8      	; 0x818 <__addsf3+0x18>
     810:	31 f4       	brne	.+12     	; 0x81e <__addsf3+0x1e>
     812:	9f 3f       	cpi	r25, 0xFF	; 255
     814:	11 f4       	brne	.+4      	; 0x81a <__addsf3+0x1a>
     816:	1e f4       	brtc	.+6      	; 0x81e <__addsf3+0x1e>
     818:	2e c1       	rjmp	.+604    	; 0xa76 <__fp_nan>
     81a:	0e f4       	brtc	.+2      	; 0x81e <__addsf3+0x1e>
     81c:	e0 95       	com	r30
     81e:	e7 fb       	bst	r30, 7
     820:	24 c1       	rjmp	.+584    	; 0xa6a <__fp_inf>

00000822 <__addsf3x>:
     822:	e9 2f       	mov	r30, r25
     824:	4a d1       	rcall	.+660    	; 0xaba <__fp_split3>
     826:	80 f3       	brcs	.-32     	; 0x808 <__addsf3+0x8>
     828:	ba 17       	cp	r27, r26
     82a:	62 07       	cpc	r22, r18
     82c:	73 07       	cpc	r23, r19
     82e:	84 07       	cpc	r24, r20
     830:	95 07       	cpc	r25, r21
     832:	18 f0       	brcs	.+6      	; 0x83a <__addsf3x+0x18>
     834:	71 f4       	brne	.+28     	; 0x852 <__addsf3x+0x30>
     836:	9e f5       	brtc	.+102    	; 0x89e <__addsf3x+0x7c>
     838:	62 c1       	rjmp	.+708    	; 0xafe <__fp_zero>
     83a:	0e f4       	brtc	.+2      	; 0x83e <__addsf3x+0x1c>
     83c:	e0 95       	com	r30
     83e:	0b 2e       	mov	r0, r27
     840:	ba 2f       	mov	r27, r26
     842:	a0 2d       	mov	r26, r0
     844:	0b 01       	movw	r0, r22
     846:	b9 01       	movw	r22, r18
     848:	90 01       	movw	r18, r0
     84a:	0c 01       	movw	r0, r24
     84c:	ca 01       	movw	r24, r20
     84e:	a0 01       	movw	r20, r0
     850:	11 24       	eor	r1, r1
     852:	ff 27       	eor	r31, r31
     854:	59 1b       	sub	r21, r25
     856:	99 f0       	breq	.+38     	; 0x87e <__addsf3x+0x5c>
     858:	59 3f       	cpi	r21, 0xF9	; 249
     85a:	50 f4       	brcc	.+20     	; 0x870 <__addsf3x+0x4e>
     85c:	50 3e       	cpi	r21, 0xE0	; 224
     85e:	68 f1       	brcs	.+90     	; 0x8ba <__addsf3x+0x98>
     860:	1a 16       	cp	r1, r26
     862:	f0 40       	sbci	r31, 0x00	; 0
     864:	a2 2f       	mov	r26, r18
     866:	23 2f       	mov	r18, r19
     868:	34 2f       	mov	r19, r20
     86a:	44 27       	eor	r20, r20
     86c:	58 5f       	subi	r21, 0xF8	; 248
     86e:	f3 cf       	rjmp	.-26     	; 0x856 <__addsf3x+0x34>
     870:	46 95       	lsr	r20
     872:	37 95       	ror	r19
     874:	27 95       	ror	r18
     876:	a7 95       	ror	r26
     878:	f0 40       	sbci	r31, 0x00	; 0
     87a:	53 95       	inc	r21
     87c:	c9 f7       	brne	.-14     	; 0x870 <__addsf3x+0x4e>
     87e:	7e f4       	brtc	.+30     	; 0x89e <__addsf3x+0x7c>
     880:	1f 16       	cp	r1, r31
     882:	ba 0b       	sbc	r27, r26
     884:	62 0b       	sbc	r22, r18
     886:	73 0b       	sbc	r23, r19
     888:	84 0b       	sbc	r24, r20
     88a:	ba f0       	brmi	.+46     	; 0x8ba <__addsf3x+0x98>
     88c:	91 50       	subi	r25, 0x01	; 1
     88e:	a1 f0       	breq	.+40     	; 0x8b8 <__addsf3x+0x96>
     890:	ff 0f       	add	r31, r31
     892:	bb 1f       	adc	r27, r27
     894:	66 1f       	adc	r22, r22
     896:	77 1f       	adc	r23, r23
     898:	88 1f       	adc	r24, r24
     89a:	c2 f7       	brpl	.-16     	; 0x88c <__addsf3x+0x6a>
     89c:	0e c0       	rjmp	.+28     	; 0x8ba <__addsf3x+0x98>
     89e:	ba 0f       	add	r27, r26
     8a0:	62 1f       	adc	r22, r18
     8a2:	73 1f       	adc	r23, r19
     8a4:	84 1f       	adc	r24, r20
     8a6:	48 f4       	brcc	.+18     	; 0x8ba <__addsf3x+0x98>
     8a8:	87 95       	ror	r24
     8aa:	77 95       	ror	r23
     8ac:	67 95       	ror	r22
     8ae:	b7 95       	ror	r27
     8b0:	f7 95       	ror	r31
     8b2:	9e 3f       	cpi	r25, 0xFE	; 254
     8b4:	08 f0       	brcs	.+2      	; 0x8b8 <__addsf3x+0x96>
     8b6:	b3 cf       	rjmp	.-154    	; 0x81e <__addsf3+0x1e>
     8b8:	93 95       	inc	r25
     8ba:	88 0f       	add	r24, r24
     8bc:	08 f0       	brcs	.+2      	; 0x8c0 <__addsf3x+0x9e>
     8be:	99 27       	eor	r25, r25
     8c0:	ee 0f       	add	r30, r30
     8c2:	97 95       	ror	r25
     8c4:	87 95       	ror	r24
     8c6:	08 95       	ret

000008c8 <__divsf3>:
     8c8:	0c d0       	rcall	.+24     	; 0x8e2 <__divsf3x>
     8ca:	e6 c0       	rjmp	.+460    	; 0xa98 <__fp_round>
     8cc:	de d0       	rcall	.+444    	; 0xa8a <__fp_pscB>
     8ce:	40 f0       	brcs	.+16     	; 0x8e0 <__divsf3+0x18>
     8d0:	d5 d0       	rcall	.+426    	; 0xa7c <__fp_pscA>
     8d2:	30 f0       	brcs	.+12     	; 0x8e0 <__divsf3+0x18>
     8d4:	21 f4       	brne	.+8      	; 0x8de <__divsf3+0x16>
     8d6:	5f 3f       	cpi	r21, 0xFF	; 255
     8d8:	19 f0       	breq	.+6      	; 0x8e0 <__divsf3+0x18>
     8da:	c7 c0       	rjmp	.+398    	; 0xa6a <__fp_inf>
     8dc:	51 11       	cpse	r21, r1
     8de:	10 c1       	rjmp	.+544    	; 0xb00 <__fp_szero>
     8e0:	ca c0       	rjmp	.+404    	; 0xa76 <__fp_nan>

000008e2 <__divsf3x>:
     8e2:	eb d0       	rcall	.+470    	; 0xaba <__fp_split3>
     8e4:	98 f3       	brcs	.-26     	; 0x8cc <__divsf3+0x4>

000008e6 <__divsf3_pse>:
     8e6:	99 23       	and	r25, r25
     8e8:	c9 f3       	breq	.-14     	; 0x8dc <__divsf3+0x14>
     8ea:	55 23       	and	r21, r21
     8ec:	b1 f3       	breq	.-20     	; 0x8da <__divsf3+0x12>
     8ee:	95 1b       	sub	r25, r21
     8f0:	55 0b       	sbc	r21, r21
     8f2:	bb 27       	eor	r27, r27
     8f4:	aa 27       	eor	r26, r26
     8f6:	62 17       	cp	r22, r18
     8f8:	73 07       	cpc	r23, r19
     8fa:	84 07       	cpc	r24, r20
     8fc:	38 f0       	brcs	.+14     	; 0x90c <__stack+0xd>
     8fe:	9f 5f       	subi	r25, 0xFF	; 255
     900:	5f 4f       	sbci	r21, 0xFF	; 255
     902:	22 0f       	add	r18, r18
     904:	33 1f       	adc	r19, r19
     906:	44 1f       	adc	r20, r20
     908:	aa 1f       	adc	r26, r26
     90a:	a9 f3       	breq	.-22     	; 0x8f6 <__divsf3_pse+0x10>
     90c:	33 d0       	rcall	.+102    	; 0x974 <__stack+0x75>
     90e:	0e 2e       	mov	r0, r30
     910:	3a f0       	brmi	.+14     	; 0x920 <__stack+0x21>
     912:	e0 e8       	ldi	r30, 0x80	; 128
     914:	30 d0       	rcall	.+96     	; 0x976 <__stack+0x77>
     916:	91 50       	subi	r25, 0x01	; 1
     918:	50 40       	sbci	r21, 0x00	; 0
     91a:	e6 95       	lsr	r30
     91c:	00 1c       	adc	r0, r0
     91e:	ca f7       	brpl	.-14     	; 0x912 <__stack+0x13>
     920:	29 d0       	rcall	.+82     	; 0x974 <__stack+0x75>
     922:	fe 2f       	mov	r31, r30
     924:	27 d0       	rcall	.+78     	; 0x974 <__stack+0x75>
     926:	66 0f       	add	r22, r22
     928:	77 1f       	adc	r23, r23
     92a:	88 1f       	adc	r24, r24
     92c:	bb 1f       	adc	r27, r27
     92e:	26 17       	cp	r18, r22
     930:	37 07       	cpc	r19, r23
     932:	48 07       	cpc	r20, r24
     934:	ab 07       	cpc	r26, r27
     936:	b0 e8       	ldi	r27, 0x80	; 128
     938:	09 f0       	breq	.+2      	; 0x93c <__stack+0x3d>
     93a:	bb 0b       	sbc	r27, r27
     93c:	80 2d       	mov	r24, r0
     93e:	bf 01       	movw	r22, r30
     940:	ff 27       	eor	r31, r31
     942:	93 58       	subi	r25, 0x83	; 131
     944:	5f 4f       	sbci	r21, 0xFF	; 255
     946:	2a f0       	brmi	.+10     	; 0x952 <__stack+0x53>
     948:	9e 3f       	cpi	r25, 0xFE	; 254
     94a:	51 05       	cpc	r21, r1
     94c:	68 f0       	brcs	.+26     	; 0x968 <__stack+0x69>
     94e:	8d c0       	rjmp	.+282    	; 0xa6a <__fp_inf>
     950:	d7 c0       	rjmp	.+430    	; 0xb00 <__fp_szero>
     952:	5f 3f       	cpi	r21, 0xFF	; 255
     954:	ec f3       	brlt	.-6      	; 0x950 <__stack+0x51>
     956:	98 3e       	cpi	r25, 0xE8	; 232
     958:	dc f3       	brlt	.-10     	; 0x950 <__stack+0x51>
     95a:	86 95       	lsr	r24
     95c:	77 95       	ror	r23
     95e:	67 95       	ror	r22
     960:	b7 95       	ror	r27
     962:	f7 95       	ror	r31
     964:	9f 5f       	subi	r25, 0xFF	; 255
     966:	c9 f7       	brne	.-14     	; 0x95a <__stack+0x5b>
     968:	88 0f       	add	r24, r24
     96a:	91 1d       	adc	r25, r1
     96c:	96 95       	lsr	r25
     96e:	87 95       	ror	r24
     970:	97 f9       	bld	r25, 7
     972:	08 95       	ret
     974:	e1 e0       	ldi	r30, 0x01	; 1
     976:	66 0f       	add	r22, r22
     978:	77 1f       	adc	r23, r23
     97a:	88 1f       	adc	r24, r24
     97c:	bb 1f       	adc	r27, r27
     97e:	62 17       	cp	r22, r18
     980:	73 07       	cpc	r23, r19
     982:	84 07       	cpc	r24, r20
     984:	ba 07       	cpc	r27, r26
     986:	20 f0       	brcs	.+8      	; 0x990 <__stack+0x91>
     988:	62 1b       	sub	r22, r18
     98a:	73 0b       	sbc	r23, r19
     98c:	84 0b       	sbc	r24, r20
     98e:	ba 0b       	sbc	r27, r26
     990:	ee 1f       	adc	r30, r30
     992:	88 f7       	brcc	.-30     	; 0x976 <__stack+0x77>
     994:	e0 95       	com	r30
     996:	08 95       	ret

00000998 <__fixunssfsi>:
     998:	98 d0       	rcall	.+304    	; 0xaca <__fp_splitA>
     99a:	88 f0       	brcs	.+34     	; 0x9be <__fixunssfsi+0x26>
     99c:	9f 57       	subi	r25, 0x7F	; 127
     99e:	90 f0       	brcs	.+36     	; 0x9c4 <__fixunssfsi+0x2c>
     9a0:	b9 2f       	mov	r27, r25
     9a2:	99 27       	eor	r25, r25
     9a4:	b7 51       	subi	r27, 0x17	; 23
     9a6:	a0 f0       	brcs	.+40     	; 0x9d0 <__fixunssfsi+0x38>
     9a8:	d1 f0       	breq	.+52     	; 0x9de <__fixunssfsi+0x46>
     9aa:	66 0f       	add	r22, r22
     9ac:	77 1f       	adc	r23, r23
     9ae:	88 1f       	adc	r24, r24
     9b0:	99 1f       	adc	r25, r25
     9b2:	1a f0       	brmi	.+6      	; 0x9ba <__fixunssfsi+0x22>
     9b4:	ba 95       	dec	r27
     9b6:	c9 f7       	brne	.-14     	; 0x9aa <__fixunssfsi+0x12>
     9b8:	12 c0       	rjmp	.+36     	; 0x9de <__fixunssfsi+0x46>
     9ba:	b1 30       	cpi	r27, 0x01	; 1
     9bc:	81 f0       	breq	.+32     	; 0x9de <__fixunssfsi+0x46>
     9be:	9f d0       	rcall	.+318    	; 0xafe <__fp_zero>
     9c0:	b1 e0       	ldi	r27, 0x01	; 1
     9c2:	08 95       	ret
     9c4:	9c c0       	rjmp	.+312    	; 0xafe <__fp_zero>
     9c6:	67 2f       	mov	r22, r23
     9c8:	78 2f       	mov	r23, r24
     9ca:	88 27       	eor	r24, r24
     9cc:	b8 5f       	subi	r27, 0xF8	; 248
     9ce:	39 f0       	breq	.+14     	; 0x9de <__fixunssfsi+0x46>
     9d0:	b9 3f       	cpi	r27, 0xF9	; 249
     9d2:	cc f3       	brlt	.-14     	; 0x9c6 <__fixunssfsi+0x2e>
     9d4:	86 95       	lsr	r24
     9d6:	77 95       	ror	r23
     9d8:	67 95       	ror	r22
     9da:	b3 95       	inc	r27
     9dc:	d9 f7       	brne	.-10     	; 0x9d4 <__fixunssfsi+0x3c>
     9de:	3e f4       	brtc	.+14     	; 0x9ee <__fixunssfsi+0x56>
     9e0:	90 95       	com	r25
     9e2:	80 95       	com	r24
     9e4:	70 95       	com	r23
     9e6:	61 95       	neg	r22
     9e8:	7f 4f       	sbci	r23, 0xFF	; 255
     9ea:	8f 4f       	sbci	r24, 0xFF	; 255
     9ec:	9f 4f       	sbci	r25, 0xFF	; 255
     9ee:	08 95       	ret

000009f0 <__floatunsisf>:
     9f0:	e8 94       	clt
     9f2:	09 c0       	rjmp	.+18     	; 0xa06 <__floatsisf+0x12>

000009f4 <__floatsisf>:
     9f4:	97 fb       	bst	r25, 7
     9f6:	3e f4       	brtc	.+14     	; 0xa06 <__floatsisf+0x12>
     9f8:	90 95       	com	r25
     9fa:	80 95       	com	r24
     9fc:	70 95       	com	r23
     9fe:	61 95       	neg	r22
     a00:	7f 4f       	sbci	r23, 0xFF	; 255
     a02:	8f 4f       	sbci	r24, 0xFF	; 255
     a04:	9f 4f       	sbci	r25, 0xFF	; 255
     a06:	99 23       	and	r25, r25
     a08:	a9 f0       	breq	.+42     	; 0xa34 <__floatsisf+0x40>
     a0a:	f9 2f       	mov	r31, r25
     a0c:	96 e9       	ldi	r25, 0x96	; 150
     a0e:	bb 27       	eor	r27, r27
     a10:	93 95       	inc	r25
     a12:	f6 95       	lsr	r31
     a14:	87 95       	ror	r24
     a16:	77 95       	ror	r23
     a18:	67 95       	ror	r22
     a1a:	b7 95       	ror	r27
     a1c:	f1 11       	cpse	r31, r1
     a1e:	f8 cf       	rjmp	.-16     	; 0xa10 <__floatsisf+0x1c>
     a20:	fa f4       	brpl	.+62     	; 0xa60 <__floatsisf+0x6c>
     a22:	bb 0f       	add	r27, r27
     a24:	11 f4       	brne	.+4      	; 0xa2a <__floatsisf+0x36>
     a26:	60 ff       	sbrs	r22, 0
     a28:	1b c0       	rjmp	.+54     	; 0xa60 <__floatsisf+0x6c>
     a2a:	6f 5f       	subi	r22, 0xFF	; 255
     a2c:	7f 4f       	sbci	r23, 0xFF	; 255
     a2e:	8f 4f       	sbci	r24, 0xFF	; 255
     a30:	9f 4f       	sbci	r25, 0xFF	; 255
     a32:	16 c0       	rjmp	.+44     	; 0xa60 <__floatsisf+0x6c>
     a34:	88 23       	and	r24, r24
     a36:	11 f0       	breq	.+4      	; 0xa3c <__floatsisf+0x48>
     a38:	96 e9       	ldi	r25, 0x96	; 150
     a3a:	11 c0       	rjmp	.+34     	; 0xa5e <__floatsisf+0x6a>
     a3c:	77 23       	and	r23, r23
     a3e:	21 f0       	breq	.+8      	; 0xa48 <__floatsisf+0x54>
     a40:	9e e8       	ldi	r25, 0x8E	; 142
     a42:	87 2f       	mov	r24, r23
     a44:	76 2f       	mov	r23, r22
     a46:	05 c0       	rjmp	.+10     	; 0xa52 <__floatsisf+0x5e>
     a48:	66 23       	and	r22, r22
     a4a:	71 f0       	breq	.+28     	; 0xa68 <__floatsisf+0x74>
     a4c:	96 e8       	ldi	r25, 0x86	; 134
     a4e:	86 2f       	mov	r24, r22
     a50:	70 e0       	ldi	r23, 0x00	; 0
     a52:	60 e0       	ldi	r22, 0x00	; 0
     a54:	2a f0       	brmi	.+10     	; 0xa60 <__floatsisf+0x6c>
     a56:	9a 95       	dec	r25
     a58:	66 0f       	add	r22, r22
     a5a:	77 1f       	adc	r23, r23
     a5c:	88 1f       	adc	r24, r24
     a5e:	da f7       	brpl	.-10     	; 0xa56 <__floatsisf+0x62>
     a60:	88 0f       	add	r24, r24
     a62:	96 95       	lsr	r25
     a64:	87 95       	ror	r24
     a66:	97 f9       	bld	r25, 7
     a68:	08 95       	ret

00000a6a <__fp_inf>:
     a6a:	97 f9       	bld	r25, 7
     a6c:	9f 67       	ori	r25, 0x7F	; 127
     a6e:	80 e8       	ldi	r24, 0x80	; 128
     a70:	70 e0       	ldi	r23, 0x00	; 0
     a72:	60 e0       	ldi	r22, 0x00	; 0
     a74:	08 95       	ret

00000a76 <__fp_nan>:
     a76:	9f ef       	ldi	r25, 0xFF	; 255
     a78:	80 ec       	ldi	r24, 0xC0	; 192
     a7a:	08 95       	ret

00000a7c <__fp_pscA>:
     a7c:	00 24       	eor	r0, r0
     a7e:	0a 94       	dec	r0
     a80:	16 16       	cp	r1, r22
     a82:	17 06       	cpc	r1, r23
     a84:	18 06       	cpc	r1, r24
     a86:	09 06       	cpc	r0, r25
     a88:	08 95       	ret

00000a8a <__fp_pscB>:
     a8a:	00 24       	eor	r0, r0
     a8c:	0a 94       	dec	r0
     a8e:	12 16       	cp	r1, r18
     a90:	13 06       	cpc	r1, r19
     a92:	14 06       	cpc	r1, r20
     a94:	05 06       	cpc	r0, r21
     a96:	08 95       	ret

00000a98 <__fp_round>:
     a98:	09 2e       	mov	r0, r25
     a9a:	03 94       	inc	r0
     a9c:	00 0c       	add	r0, r0
     a9e:	11 f4       	brne	.+4      	; 0xaa4 <__fp_round+0xc>
     aa0:	88 23       	and	r24, r24
     aa2:	52 f0       	brmi	.+20     	; 0xab8 <__fp_round+0x20>
     aa4:	bb 0f       	add	r27, r27
     aa6:	40 f4       	brcc	.+16     	; 0xab8 <__fp_round+0x20>
     aa8:	bf 2b       	or	r27, r31
     aaa:	11 f4       	brne	.+4      	; 0xab0 <__fp_round+0x18>
     aac:	60 ff       	sbrs	r22, 0
     aae:	04 c0       	rjmp	.+8      	; 0xab8 <__fp_round+0x20>
     ab0:	6f 5f       	subi	r22, 0xFF	; 255
     ab2:	7f 4f       	sbci	r23, 0xFF	; 255
     ab4:	8f 4f       	sbci	r24, 0xFF	; 255
     ab6:	9f 4f       	sbci	r25, 0xFF	; 255
     ab8:	08 95       	ret

00000aba <__fp_split3>:
     aba:	57 fd       	sbrc	r21, 7
     abc:	90 58       	subi	r25, 0x80	; 128
     abe:	44 0f       	add	r20, r20
     ac0:	55 1f       	adc	r21, r21
     ac2:	59 f0       	breq	.+22     	; 0xada <__fp_splitA+0x10>
     ac4:	5f 3f       	cpi	r21, 0xFF	; 255
     ac6:	71 f0       	breq	.+28     	; 0xae4 <__fp_splitA+0x1a>
     ac8:	47 95       	ror	r20

00000aca <__fp_splitA>:
     aca:	88 0f       	add	r24, r24
     acc:	97 fb       	bst	r25, 7
     ace:	99 1f       	adc	r25, r25
     ad0:	61 f0       	breq	.+24     	; 0xaea <__fp_splitA+0x20>
     ad2:	9f 3f       	cpi	r25, 0xFF	; 255
     ad4:	79 f0       	breq	.+30     	; 0xaf4 <__fp_splitA+0x2a>
     ad6:	87 95       	ror	r24
     ad8:	08 95       	ret
     ada:	12 16       	cp	r1, r18
     adc:	13 06       	cpc	r1, r19
     ade:	14 06       	cpc	r1, r20
     ae0:	55 1f       	adc	r21, r21
     ae2:	f2 cf       	rjmp	.-28     	; 0xac8 <__fp_split3+0xe>
     ae4:	46 95       	lsr	r20
     ae6:	f1 df       	rcall	.-30     	; 0xaca <__fp_splitA>
     ae8:	08 c0       	rjmp	.+16     	; 0xafa <__fp_splitA+0x30>
     aea:	16 16       	cp	r1, r22
     aec:	17 06       	cpc	r1, r23
     aee:	18 06       	cpc	r1, r24
     af0:	99 1f       	adc	r25, r25
     af2:	f1 cf       	rjmp	.-30     	; 0xad6 <__fp_splitA+0xc>
     af4:	86 95       	lsr	r24
     af6:	71 05       	cpc	r23, r1
     af8:	61 05       	cpc	r22, r1
     afa:	08 94       	sec
     afc:	08 95       	ret

00000afe <__fp_zero>:
     afe:	e8 94       	clt

00000b00 <__fp_szero>:
     b00:	bb 27       	eor	r27, r27
     b02:	66 27       	eor	r22, r22
     b04:	77 27       	eor	r23, r23
     b06:	cb 01       	movw	r24, r22
     b08:	97 f9       	bld	r25, 7
     b0a:	08 95       	ret

00000b0c <__mulsf3>:
     b0c:	0b d0       	rcall	.+22     	; 0xb24 <__mulsf3x>
     b0e:	c4 cf       	rjmp	.-120    	; 0xa98 <__fp_round>
     b10:	b5 df       	rcall	.-150    	; 0xa7c <__fp_pscA>
     b12:	28 f0       	brcs	.+10     	; 0xb1e <__mulsf3+0x12>
     b14:	ba df       	rcall	.-140    	; 0xa8a <__fp_pscB>
     b16:	18 f0       	brcs	.+6      	; 0xb1e <__mulsf3+0x12>
     b18:	95 23       	and	r25, r21
     b1a:	09 f0       	breq	.+2      	; 0xb1e <__mulsf3+0x12>
     b1c:	a6 cf       	rjmp	.-180    	; 0xa6a <__fp_inf>
     b1e:	ab cf       	rjmp	.-170    	; 0xa76 <__fp_nan>
     b20:	11 24       	eor	r1, r1
     b22:	ee cf       	rjmp	.-36     	; 0xb00 <__fp_szero>

00000b24 <__mulsf3x>:
     b24:	ca df       	rcall	.-108    	; 0xaba <__fp_split3>
     b26:	a0 f3       	brcs	.-24     	; 0xb10 <__mulsf3+0x4>

00000b28 <__mulsf3_pse>:
     b28:	95 9f       	mul	r25, r21
     b2a:	d1 f3       	breq	.-12     	; 0xb20 <__mulsf3+0x14>
     b2c:	95 0f       	add	r25, r21
     b2e:	50 e0       	ldi	r21, 0x00	; 0
     b30:	55 1f       	adc	r21, r21
     b32:	62 9f       	mul	r22, r18
     b34:	f0 01       	movw	r30, r0
     b36:	72 9f       	mul	r23, r18
     b38:	bb 27       	eor	r27, r27
     b3a:	f0 0d       	add	r31, r0
     b3c:	b1 1d       	adc	r27, r1
     b3e:	63 9f       	mul	r22, r19
     b40:	aa 27       	eor	r26, r26
     b42:	f0 0d       	add	r31, r0
     b44:	b1 1d       	adc	r27, r1
     b46:	aa 1f       	adc	r26, r26
     b48:	64 9f       	mul	r22, r20
     b4a:	66 27       	eor	r22, r22
     b4c:	b0 0d       	add	r27, r0
     b4e:	a1 1d       	adc	r26, r1
     b50:	66 1f       	adc	r22, r22
     b52:	82 9f       	mul	r24, r18
     b54:	22 27       	eor	r18, r18
     b56:	b0 0d       	add	r27, r0
     b58:	a1 1d       	adc	r26, r1
     b5a:	62 1f       	adc	r22, r18
     b5c:	73 9f       	mul	r23, r19
     b5e:	b0 0d       	add	r27, r0
     b60:	a1 1d       	adc	r26, r1
     b62:	62 1f       	adc	r22, r18
     b64:	83 9f       	mul	r24, r19
     b66:	a0 0d       	add	r26, r0
     b68:	61 1d       	adc	r22, r1
     b6a:	22 1f       	adc	r18, r18
     b6c:	74 9f       	mul	r23, r20
     b6e:	33 27       	eor	r19, r19
     b70:	a0 0d       	add	r26, r0
     b72:	61 1d       	adc	r22, r1
     b74:	23 1f       	adc	r18, r19
     b76:	84 9f       	mul	r24, r20
     b78:	60 0d       	add	r22, r0
     b7a:	21 1d       	adc	r18, r1
     b7c:	82 2f       	mov	r24, r18
     b7e:	76 2f       	mov	r23, r22
     b80:	6a 2f       	mov	r22, r26
     b82:	11 24       	eor	r1, r1
     b84:	9f 57       	subi	r25, 0x7F	; 127
     b86:	50 40       	sbci	r21, 0x00	; 0
     b88:	8a f0       	brmi	.+34     	; 0xbac <__mulsf3_pse+0x84>
     b8a:	e1 f0       	breq	.+56     	; 0xbc4 <__mulsf3_pse+0x9c>
     b8c:	88 23       	and	r24, r24
     b8e:	4a f0       	brmi	.+18     	; 0xba2 <__mulsf3_pse+0x7a>
     b90:	ee 0f       	add	r30, r30
     b92:	ff 1f       	adc	r31, r31
     b94:	bb 1f       	adc	r27, r27
     b96:	66 1f       	adc	r22, r22
     b98:	77 1f       	adc	r23, r23
     b9a:	88 1f       	adc	r24, r24
     b9c:	91 50       	subi	r25, 0x01	; 1
     b9e:	50 40       	sbci	r21, 0x00	; 0
     ba0:	a9 f7       	brne	.-22     	; 0xb8c <__mulsf3_pse+0x64>
     ba2:	9e 3f       	cpi	r25, 0xFE	; 254
     ba4:	51 05       	cpc	r21, r1
     ba6:	70 f0       	brcs	.+28     	; 0xbc4 <__mulsf3_pse+0x9c>
     ba8:	60 cf       	rjmp	.-320    	; 0xa6a <__fp_inf>
     baa:	aa cf       	rjmp	.-172    	; 0xb00 <__fp_szero>
     bac:	5f 3f       	cpi	r21, 0xFF	; 255
     bae:	ec f3       	brlt	.-6      	; 0xbaa <__mulsf3_pse+0x82>
     bb0:	98 3e       	cpi	r25, 0xE8	; 232
     bb2:	dc f3       	brlt	.-10     	; 0xbaa <__mulsf3_pse+0x82>
     bb4:	86 95       	lsr	r24
     bb6:	77 95       	ror	r23
     bb8:	67 95       	ror	r22
     bba:	b7 95       	ror	r27
     bbc:	f7 95       	ror	r31
     bbe:	e7 95       	ror	r30
     bc0:	9f 5f       	subi	r25, 0xFF	; 255
     bc2:	c1 f7       	brne	.-16     	; 0xbb4 <__mulsf3_pse+0x8c>
     bc4:	fe 2b       	or	r31, r30
     bc6:	88 0f       	add	r24, r24
     bc8:	91 1d       	adc	r25, r1
     bca:	96 95       	lsr	r25
     bcc:	87 95       	ror	r24
     bce:	97 f9       	bld	r25, 7
     bd0:	08 95       	ret

00000bd2 <__udivmodsi4>:
     bd2:	a1 e2       	ldi	r26, 0x21	; 33
     bd4:	1a 2e       	mov	r1, r26
     bd6:	aa 1b       	sub	r26, r26
     bd8:	bb 1b       	sub	r27, r27
     bda:	fd 01       	movw	r30, r26
     bdc:	0d c0       	rjmp	.+26     	; 0xbf8 <__udivmodsi4_ep>

00000bde <__udivmodsi4_loop>:
     bde:	aa 1f       	adc	r26, r26
     be0:	bb 1f       	adc	r27, r27
     be2:	ee 1f       	adc	r30, r30
     be4:	ff 1f       	adc	r31, r31
     be6:	a2 17       	cp	r26, r18
     be8:	b3 07       	cpc	r27, r19
     bea:	e4 07       	cpc	r30, r20
     bec:	f5 07       	cpc	r31, r21
     bee:	20 f0       	brcs	.+8      	; 0xbf8 <__udivmodsi4_ep>
     bf0:	a2 1b       	sub	r26, r18
     bf2:	b3 0b       	sbc	r27, r19
     bf4:	e4 0b       	sbc	r30, r20
     bf6:	f5 0b       	sbc	r31, r21

00000bf8 <__udivmodsi4_ep>:
     bf8:	66 1f       	adc	r22, r22
     bfa:	77 1f       	adc	r23, r23
     bfc:	88 1f       	adc	r24, r24
     bfe:	99 1f       	adc	r25, r25
     c00:	1a 94       	dec	r1
     c02:	69 f7       	brne	.-38     	; 0xbde <__udivmodsi4_loop>
     c04:	60 95       	com	r22
     c06:	70 95       	com	r23
     c08:	80 95       	com	r24
     c0a:	90 95       	com	r25
     c0c:	9b 01       	movw	r18, r22
     c0e:	ac 01       	movw	r20, r24
     c10:	bd 01       	movw	r22, r26
     c12:	cf 01       	movw	r24, r30
     c14:	08 95       	ret

00000c16 <printf>:
     c16:	a0 e0       	ldi	r26, 0x00	; 0
     c18:	b0 e0       	ldi	r27, 0x00	; 0
     c1a:	e1 e1       	ldi	r30, 0x11	; 17
     c1c:	f6 e0       	ldi	r31, 0x06	; 6
     c1e:	0c 94 a7 08 	jmp	0x114e	; 0x114e <__prologue_saves__+0x20>
     c22:	fe 01       	movw	r30, r28
     c24:	35 96       	adiw	r30, 0x05	; 5
     c26:	61 91       	ld	r22, Z+
     c28:	71 91       	ld	r23, Z+
     c2a:	af 01       	movw	r20, r30
     c2c:	80 91 06 02 	lds	r24, 0x0206
     c30:	90 91 07 02 	lds	r25, 0x0207
     c34:	0e 94 1f 06 	call	0xc3e	; 0xc3e <vfprintf>
     c38:	e2 e0       	ldi	r30, 0x02	; 2
     c3a:	0c 94 c3 08 	jmp	0x1186	; 0x1186 <__epilogue_restores__+0x20>

00000c3e <vfprintf>:
     c3e:	ac e0       	ldi	r26, 0x0C	; 12
     c40:	b0 e0       	ldi	r27, 0x00	; 0
     c42:	e5 e2       	ldi	r30, 0x25	; 37
     c44:	f6 e0       	ldi	r31, 0x06	; 6
     c46:	0c 94 97 08 	jmp	0x112e	; 0x112e <__prologue_saves__>
     c4a:	7c 01       	movw	r14, r24
     c4c:	6b 01       	movw	r12, r22
     c4e:	8a 01       	movw	r16, r20
     c50:	fc 01       	movw	r30, r24
     c52:	17 82       	std	Z+7, r1	; 0x07
     c54:	16 82       	std	Z+6, r1	; 0x06
     c56:	83 81       	ldd	r24, Z+3	; 0x03
     c58:	81 ff       	sbrs	r24, 1
     c5a:	bd c1       	rjmp	.+890    	; 0xfd6 <vfprintf+0x398>
     c5c:	ce 01       	movw	r24, r28
     c5e:	01 96       	adiw	r24, 0x01	; 1
     c60:	4c 01       	movw	r8, r24
     c62:	f7 01       	movw	r30, r14
     c64:	93 81       	ldd	r25, Z+3	; 0x03
     c66:	f6 01       	movw	r30, r12
     c68:	93 fd       	sbrc	r25, 3
     c6a:	85 91       	lpm	r24, Z+
     c6c:	93 ff       	sbrs	r25, 3
     c6e:	81 91       	ld	r24, Z+
     c70:	6f 01       	movw	r12, r30
     c72:	88 23       	and	r24, r24
     c74:	09 f4       	brne	.+2      	; 0xc78 <vfprintf+0x3a>
     c76:	ab c1       	rjmp	.+854    	; 0xfce <vfprintf+0x390>
     c78:	85 32       	cpi	r24, 0x25	; 37
     c7a:	39 f4       	brne	.+14     	; 0xc8a <vfprintf+0x4c>
     c7c:	93 fd       	sbrc	r25, 3
     c7e:	85 91       	lpm	r24, Z+
     c80:	93 ff       	sbrs	r25, 3
     c82:	81 91       	ld	r24, Z+
     c84:	6f 01       	movw	r12, r30
     c86:	85 32       	cpi	r24, 0x25	; 37
     c88:	29 f4       	brne	.+10     	; 0xc94 <vfprintf+0x56>
     c8a:	b7 01       	movw	r22, r14
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	0e 94 07 08 	call	0x100e	; 0x100e <fputc>
     c92:	e7 cf       	rjmp	.-50     	; 0xc62 <vfprintf+0x24>
     c94:	51 2c       	mov	r5, r1
     c96:	31 2c       	mov	r3, r1
     c98:	20 e0       	ldi	r18, 0x00	; 0
     c9a:	20 32       	cpi	r18, 0x20	; 32
     c9c:	a0 f4       	brcc	.+40     	; 0xcc6 <vfprintf+0x88>
     c9e:	8b 32       	cpi	r24, 0x2B	; 43
     ca0:	69 f0       	breq	.+26     	; 0xcbc <vfprintf+0x7e>
     ca2:	30 f4       	brcc	.+12     	; 0xcb0 <vfprintf+0x72>
     ca4:	80 32       	cpi	r24, 0x20	; 32
     ca6:	59 f0       	breq	.+22     	; 0xcbe <vfprintf+0x80>
     ca8:	83 32       	cpi	r24, 0x23	; 35
     caa:	69 f4       	brne	.+26     	; 0xcc6 <vfprintf+0x88>
     cac:	20 61       	ori	r18, 0x10	; 16
     cae:	2c c0       	rjmp	.+88     	; 0xd08 <vfprintf+0xca>
     cb0:	8d 32       	cpi	r24, 0x2D	; 45
     cb2:	39 f0       	breq	.+14     	; 0xcc2 <vfprintf+0x84>
     cb4:	80 33       	cpi	r24, 0x30	; 48
     cb6:	39 f4       	brne	.+14     	; 0xcc6 <vfprintf+0x88>
     cb8:	21 60       	ori	r18, 0x01	; 1
     cba:	26 c0       	rjmp	.+76     	; 0xd08 <vfprintf+0xca>
     cbc:	22 60       	ori	r18, 0x02	; 2
     cbe:	24 60       	ori	r18, 0x04	; 4
     cc0:	23 c0       	rjmp	.+70     	; 0xd08 <vfprintf+0xca>
     cc2:	28 60       	ori	r18, 0x08	; 8
     cc4:	21 c0       	rjmp	.+66     	; 0xd08 <vfprintf+0xca>
     cc6:	27 fd       	sbrc	r18, 7
     cc8:	27 c0       	rjmp	.+78     	; 0xd18 <vfprintf+0xda>
     cca:	30 ed       	ldi	r19, 0xD0	; 208
     ccc:	38 0f       	add	r19, r24
     cce:	3a 30       	cpi	r19, 0x0A	; 10
     cd0:	78 f4       	brcc	.+30     	; 0xcf0 <vfprintf+0xb2>
     cd2:	26 ff       	sbrs	r18, 6
     cd4:	06 c0       	rjmp	.+12     	; 0xce2 <vfprintf+0xa4>
     cd6:	fa e0       	ldi	r31, 0x0A	; 10
     cd8:	5f 9e       	mul	r5, r31
     cda:	30 0d       	add	r19, r0
     cdc:	11 24       	eor	r1, r1
     cde:	53 2e       	mov	r5, r19
     ce0:	13 c0       	rjmp	.+38     	; 0xd08 <vfprintf+0xca>
     ce2:	8a e0       	ldi	r24, 0x0A	; 10
     ce4:	38 9e       	mul	r3, r24
     ce6:	30 0d       	add	r19, r0
     ce8:	11 24       	eor	r1, r1
     cea:	33 2e       	mov	r3, r19
     cec:	20 62       	ori	r18, 0x20	; 32
     cee:	0c c0       	rjmp	.+24     	; 0xd08 <vfprintf+0xca>
     cf0:	8e 32       	cpi	r24, 0x2E	; 46
     cf2:	21 f4       	brne	.+8      	; 0xcfc <vfprintf+0xbe>
     cf4:	26 fd       	sbrc	r18, 6
     cf6:	6b c1       	rjmp	.+726    	; 0xfce <vfprintf+0x390>
     cf8:	20 64       	ori	r18, 0x40	; 64
     cfa:	06 c0       	rjmp	.+12     	; 0xd08 <vfprintf+0xca>
     cfc:	8c 36       	cpi	r24, 0x6C	; 108
     cfe:	11 f4       	brne	.+4      	; 0xd04 <vfprintf+0xc6>
     d00:	20 68       	ori	r18, 0x80	; 128
     d02:	02 c0       	rjmp	.+4      	; 0xd08 <vfprintf+0xca>
     d04:	88 36       	cpi	r24, 0x68	; 104
     d06:	41 f4       	brne	.+16     	; 0xd18 <vfprintf+0xda>
     d08:	f6 01       	movw	r30, r12
     d0a:	93 fd       	sbrc	r25, 3
     d0c:	85 91       	lpm	r24, Z+
     d0e:	93 ff       	sbrs	r25, 3
     d10:	81 91       	ld	r24, Z+
     d12:	6f 01       	movw	r12, r30
     d14:	81 11       	cpse	r24, r1
     d16:	c1 cf       	rjmp	.-126    	; 0xc9a <vfprintf+0x5c>
     d18:	98 2f       	mov	r25, r24
     d1a:	9f 7d       	andi	r25, 0xDF	; 223
     d1c:	95 54       	subi	r25, 0x45	; 69
     d1e:	93 30       	cpi	r25, 0x03	; 3
     d20:	28 f4       	brcc	.+10     	; 0xd2c <vfprintf+0xee>
     d22:	0c 5f       	subi	r16, 0xFC	; 252
     d24:	1f 4f       	sbci	r17, 0xFF	; 255
     d26:	ff e3       	ldi	r31, 0x3F	; 63
     d28:	f9 83       	std	Y+1, r31	; 0x01
     d2a:	0d c0       	rjmp	.+26     	; 0xd46 <vfprintf+0x108>
     d2c:	83 36       	cpi	r24, 0x63	; 99
     d2e:	31 f0       	breq	.+12     	; 0xd3c <vfprintf+0xfe>
     d30:	83 37       	cpi	r24, 0x73	; 115
     d32:	71 f0       	breq	.+28     	; 0xd50 <vfprintf+0x112>
     d34:	83 35       	cpi	r24, 0x53	; 83
     d36:	09 f0       	breq	.+2      	; 0xd3a <vfprintf+0xfc>
     d38:	5b c0       	rjmp	.+182    	; 0xdf0 <vfprintf+0x1b2>
     d3a:	22 c0       	rjmp	.+68     	; 0xd80 <vfprintf+0x142>
     d3c:	f8 01       	movw	r30, r16
     d3e:	80 81       	ld	r24, Z
     d40:	89 83       	std	Y+1, r24	; 0x01
     d42:	0e 5f       	subi	r16, 0xFE	; 254
     d44:	1f 4f       	sbci	r17, 0xFF	; 255
     d46:	44 24       	eor	r4, r4
     d48:	43 94       	inc	r4
     d4a:	51 2c       	mov	r5, r1
     d4c:	54 01       	movw	r10, r8
     d4e:	15 c0       	rjmp	.+42     	; 0xd7a <vfprintf+0x13c>
     d50:	38 01       	movw	r6, r16
     d52:	f2 e0       	ldi	r31, 0x02	; 2
     d54:	6f 0e       	add	r6, r31
     d56:	71 1c       	adc	r7, r1
     d58:	f8 01       	movw	r30, r16
     d5a:	a0 80       	ld	r10, Z
     d5c:	b1 80       	ldd	r11, Z+1	; 0x01
     d5e:	26 ff       	sbrs	r18, 6
     d60:	03 c0       	rjmp	.+6      	; 0xd68 <vfprintf+0x12a>
     d62:	65 2d       	mov	r22, r5
     d64:	70 e0       	ldi	r23, 0x00	; 0
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <vfprintf+0x12e>
     d68:	6f ef       	ldi	r22, 0xFF	; 255
     d6a:	7f ef       	ldi	r23, 0xFF	; 255
     d6c:	c5 01       	movw	r24, r10
     d6e:	2c 87       	std	Y+12, r18	; 0x0c
     d70:	0e 94 fc 07 	call	0xff8	; 0xff8 <strnlen>
     d74:	2c 01       	movw	r4, r24
     d76:	83 01       	movw	r16, r6
     d78:	2c 85       	ldd	r18, Y+12	; 0x0c
     d7a:	2f 77       	andi	r18, 0x7F	; 127
     d7c:	22 2e       	mov	r2, r18
     d7e:	17 c0       	rjmp	.+46     	; 0xdae <vfprintf+0x170>
     d80:	38 01       	movw	r6, r16
     d82:	f2 e0       	ldi	r31, 0x02	; 2
     d84:	6f 0e       	add	r6, r31
     d86:	71 1c       	adc	r7, r1
     d88:	f8 01       	movw	r30, r16
     d8a:	a0 80       	ld	r10, Z
     d8c:	b1 80       	ldd	r11, Z+1	; 0x01
     d8e:	26 ff       	sbrs	r18, 6
     d90:	03 c0       	rjmp	.+6      	; 0xd98 <vfprintf+0x15a>
     d92:	65 2d       	mov	r22, r5
     d94:	70 e0       	ldi	r23, 0x00	; 0
     d96:	02 c0       	rjmp	.+4      	; 0xd9c <vfprintf+0x15e>
     d98:	6f ef       	ldi	r22, 0xFF	; 255
     d9a:	7f ef       	ldi	r23, 0xFF	; 255
     d9c:	c5 01       	movw	r24, r10
     d9e:	2c 87       	std	Y+12, r18	; 0x0c
     da0:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <strnlen_P>
     da4:	2c 01       	movw	r4, r24
     da6:	2c 85       	ldd	r18, Y+12	; 0x0c
     da8:	20 68       	ori	r18, 0x80	; 128
     daa:	22 2e       	mov	r2, r18
     dac:	83 01       	movw	r16, r6
     dae:	23 fc       	sbrc	r2, 3
     db0:	1b c0       	rjmp	.+54     	; 0xde8 <vfprintf+0x1aa>
     db2:	83 2d       	mov	r24, r3
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	48 16       	cp	r4, r24
     db8:	59 06       	cpc	r5, r25
     dba:	b0 f4       	brcc	.+44     	; 0xde8 <vfprintf+0x1aa>
     dbc:	b7 01       	movw	r22, r14
     dbe:	80 e2       	ldi	r24, 0x20	; 32
     dc0:	90 e0       	ldi	r25, 0x00	; 0
     dc2:	0e 94 07 08 	call	0x100e	; 0x100e <fputc>
     dc6:	3a 94       	dec	r3
     dc8:	f4 cf       	rjmp	.-24     	; 0xdb2 <vfprintf+0x174>
     dca:	f5 01       	movw	r30, r10
     dcc:	27 fc       	sbrc	r2, 7
     dce:	85 91       	lpm	r24, Z+
     dd0:	27 fe       	sbrs	r2, 7
     dd2:	81 91       	ld	r24, Z+
     dd4:	5f 01       	movw	r10, r30
     dd6:	b7 01       	movw	r22, r14
     dd8:	90 e0       	ldi	r25, 0x00	; 0
     dda:	0e 94 07 08 	call	0x100e	; 0x100e <fputc>
     dde:	31 10       	cpse	r3, r1
     de0:	3a 94       	dec	r3
     de2:	f1 e0       	ldi	r31, 0x01	; 1
     de4:	4f 1a       	sub	r4, r31
     de6:	51 08       	sbc	r5, r1
     de8:	41 14       	cp	r4, r1
     dea:	51 04       	cpc	r5, r1
     dec:	71 f7       	brne	.-36     	; 0xdca <vfprintf+0x18c>
     dee:	e5 c0       	rjmp	.+458    	; 0xfba <vfprintf+0x37c>
     df0:	84 36       	cpi	r24, 0x64	; 100
     df2:	11 f0       	breq	.+4      	; 0xdf8 <vfprintf+0x1ba>
     df4:	89 36       	cpi	r24, 0x69	; 105
     df6:	39 f5       	brne	.+78     	; 0xe46 <vfprintf+0x208>
     df8:	f8 01       	movw	r30, r16
     dfa:	27 ff       	sbrs	r18, 7
     dfc:	07 c0       	rjmp	.+14     	; 0xe0c <vfprintf+0x1ce>
     dfe:	60 81       	ld	r22, Z
     e00:	71 81       	ldd	r23, Z+1	; 0x01
     e02:	82 81       	ldd	r24, Z+2	; 0x02
     e04:	93 81       	ldd	r25, Z+3	; 0x03
     e06:	0c 5f       	subi	r16, 0xFC	; 252
     e08:	1f 4f       	sbci	r17, 0xFF	; 255
     e0a:	08 c0       	rjmp	.+16     	; 0xe1c <vfprintf+0x1de>
     e0c:	60 81       	ld	r22, Z
     e0e:	71 81       	ldd	r23, Z+1	; 0x01
     e10:	88 27       	eor	r24, r24
     e12:	77 fd       	sbrc	r23, 7
     e14:	80 95       	com	r24
     e16:	98 2f       	mov	r25, r24
     e18:	0e 5f       	subi	r16, 0xFE	; 254
     e1a:	1f 4f       	sbci	r17, 0xFF	; 255
     e1c:	2f 76       	andi	r18, 0x6F	; 111
     e1e:	b2 2e       	mov	r11, r18
     e20:	97 ff       	sbrs	r25, 7
     e22:	09 c0       	rjmp	.+18     	; 0xe36 <vfprintf+0x1f8>
     e24:	90 95       	com	r25
     e26:	80 95       	com	r24
     e28:	70 95       	com	r23
     e2a:	61 95       	neg	r22
     e2c:	7f 4f       	sbci	r23, 0xFF	; 255
     e2e:	8f 4f       	sbci	r24, 0xFF	; 255
     e30:	9f 4f       	sbci	r25, 0xFF	; 255
     e32:	20 68       	ori	r18, 0x80	; 128
     e34:	b2 2e       	mov	r11, r18
     e36:	2a e0       	ldi	r18, 0x0A	; 10
     e38:	30 e0       	ldi	r19, 0x00	; 0
     e3a:	a4 01       	movw	r20, r8
     e3c:	0e 94 39 08 	call	0x1072	; 0x1072 <__ultoa_invert>
     e40:	a8 2e       	mov	r10, r24
     e42:	a8 18       	sub	r10, r8
     e44:	44 c0       	rjmp	.+136    	; 0xece <vfprintf+0x290>
     e46:	85 37       	cpi	r24, 0x75	; 117
     e48:	29 f4       	brne	.+10     	; 0xe54 <vfprintf+0x216>
     e4a:	2f 7e       	andi	r18, 0xEF	; 239
     e4c:	b2 2e       	mov	r11, r18
     e4e:	2a e0       	ldi	r18, 0x0A	; 10
     e50:	30 e0       	ldi	r19, 0x00	; 0
     e52:	25 c0       	rjmp	.+74     	; 0xe9e <vfprintf+0x260>
     e54:	f2 2f       	mov	r31, r18
     e56:	f9 7f       	andi	r31, 0xF9	; 249
     e58:	bf 2e       	mov	r11, r31
     e5a:	8f 36       	cpi	r24, 0x6F	; 111
     e5c:	c1 f0       	breq	.+48     	; 0xe8e <vfprintf+0x250>
     e5e:	18 f4       	brcc	.+6      	; 0xe66 <vfprintf+0x228>
     e60:	88 35       	cpi	r24, 0x58	; 88
     e62:	79 f0       	breq	.+30     	; 0xe82 <vfprintf+0x244>
     e64:	b4 c0       	rjmp	.+360    	; 0xfce <vfprintf+0x390>
     e66:	80 37       	cpi	r24, 0x70	; 112
     e68:	19 f0       	breq	.+6      	; 0xe70 <vfprintf+0x232>
     e6a:	88 37       	cpi	r24, 0x78	; 120
     e6c:	21 f0       	breq	.+8      	; 0xe76 <vfprintf+0x238>
     e6e:	af c0       	rjmp	.+350    	; 0xfce <vfprintf+0x390>
     e70:	2f 2f       	mov	r18, r31
     e72:	20 61       	ori	r18, 0x10	; 16
     e74:	b2 2e       	mov	r11, r18
     e76:	b4 fe       	sbrs	r11, 4
     e78:	0d c0       	rjmp	.+26     	; 0xe94 <vfprintf+0x256>
     e7a:	8b 2d       	mov	r24, r11
     e7c:	84 60       	ori	r24, 0x04	; 4
     e7e:	b8 2e       	mov	r11, r24
     e80:	09 c0       	rjmp	.+18     	; 0xe94 <vfprintf+0x256>
     e82:	24 ff       	sbrs	r18, 4
     e84:	0a c0       	rjmp	.+20     	; 0xe9a <vfprintf+0x25c>
     e86:	9f 2f       	mov	r25, r31
     e88:	96 60       	ori	r25, 0x06	; 6
     e8a:	b9 2e       	mov	r11, r25
     e8c:	06 c0       	rjmp	.+12     	; 0xe9a <vfprintf+0x25c>
     e8e:	28 e0       	ldi	r18, 0x08	; 8
     e90:	30 e0       	ldi	r19, 0x00	; 0
     e92:	05 c0       	rjmp	.+10     	; 0xe9e <vfprintf+0x260>
     e94:	20 e1       	ldi	r18, 0x10	; 16
     e96:	30 e0       	ldi	r19, 0x00	; 0
     e98:	02 c0       	rjmp	.+4      	; 0xe9e <vfprintf+0x260>
     e9a:	20 e1       	ldi	r18, 0x10	; 16
     e9c:	32 e0       	ldi	r19, 0x02	; 2
     e9e:	f8 01       	movw	r30, r16
     ea0:	b7 fe       	sbrs	r11, 7
     ea2:	07 c0       	rjmp	.+14     	; 0xeb2 <vfprintf+0x274>
     ea4:	60 81       	ld	r22, Z
     ea6:	71 81       	ldd	r23, Z+1	; 0x01
     ea8:	82 81       	ldd	r24, Z+2	; 0x02
     eaa:	93 81       	ldd	r25, Z+3	; 0x03
     eac:	0c 5f       	subi	r16, 0xFC	; 252
     eae:	1f 4f       	sbci	r17, 0xFF	; 255
     eb0:	06 c0       	rjmp	.+12     	; 0xebe <vfprintf+0x280>
     eb2:	60 81       	ld	r22, Z
     eb4:	71 81       	ldd	r23, Z+1	; 0x01
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	90 e0       	ldi	r25, 0x00	; 0
     eba:	0e 5f       	subi	r16, 0xFE	; 254
     ebc:	1f 4f       	sbci	r17, 0xFF	; 255
     ebe:	a4 01       	movw	r20, r8
     ec0:	0e 94 39 08 	call	0x1072	; 0x1072 <__ultoa_invert>
     ec4:	a8 2e       	mov	r10, r24
     ec6:	a8 18       	sub	r10, r8
     ec8:	fb 2d       	mov	r31, r11
     eca:	ff 77       	andi	r31, 0x7F	; 127
     ecc:	bf 2e       	mov	r11, r31
     ece:	b6 fe       	sbrs	r11, 6
     ed0:	0b c0       	rjmp	.+22     	; 0xee8 <vfprintf+0x2aa>
     ed2:	2b 2d       	mov	r18, r11
     ed4:	2e 7f       	andi	r18, 0xFE	; 254
     ed6:	a5 14       	cp	r10, r5
     ed8:	50 f4       	brcc	.+20     	; 0xeee <vfprintf+0x2b0>
     eda:	b4 fe       	sbrs	r11, 4
     edc:	0a c0       	rjmp	.+20     	; 0xef2 <vfprintf+0x2b4>
     ede:	b2 fc       	sbrc	r11, 2
     ee0:	08 c0       	rjmp	.+16     	; 0xef2 <vfprintf+0x2b4>
     ee2:	2b 2d       	mov	r18, r11
     ee4:	2e 7e       	andi	r18, 0xEE	; 238
     ee6:	05 c0       	rjmp	.+10     	; 0xef2 <vfprintf+0x2b4>
     ee8:	7a 2c       	mov	r7, r10
     eea:	2b 2d       	mov	r18, r11
     eec:	03 c0       	rjmp	.+6      	; 0xef4 <vfprintf+0x2b6>
     eee:	7a 2c       	mov	r7, r10
     ef0:	01 c0       	rjmp	.+2      	; 0xef4 <vfprintf+0x2b6>
     ef2:	75 2c       	mov	r7, r5
     ef4:	24 ff       	sbrs	r18, 4
     ef6:	0d c0       	rjmp	.+26     	; 0xf12 <vfprintf+0x2d4>
     ef8:	fe 01       	movw	r30, r28
     efa:	ea 0d       	add	r30, r10
     efc:	f1 1d       	adc	r31, r1
     efe:	80 81       	ld	r24, Z
     f00:	80 33       	cpi	r24, 0x30	; 48
     f02:	11 f4       	brne	.+4      	; 0xf08 <vfprintf+0x2ca>
     f04:	29 7e       	andi	r18, 0xE9	; 233
     f06:	09 c0       	rjmp	.+18     	; 0xf1a <vfprintf+0x2dc>
     f08:	22 ff       	sbrs	r18, 2
     f0a:	06 c0       	rjmp	.+12     	; 0xf18 <vfprintf+0x2da>
     f0c:	73 94       	inc	r7
     f0e:	73 94       	inc	r7
     f10:	04 c0       	rjmp	.+8      	; 0xf1a <vfprintf+0x2dc>
     f12:	82 2f       	mov	r24, r18
     f14:	86 78       	andi	r24, 0x86	; 134
     f16:	09 f0       	breq	.+2      	; 0xf1a <vfprintf+0x2dc>
     f18:	73 94       	inc	r7
     f1a:	23 fd       	sbrc	r18, 3
     f1c:	13 c0       	rjmp	.+38     	; 0xf44 <vfprintf+0x306>
     f1e:	20 ff       	sbrs	r18, 0
     f20:	06 c0       	rjmp	.+12     	; 0xf2e <vfprintf+0x2f0>
     f22:	5a 2c       	mov	r5, r10
     f24:	73 14       	cp	r7, r3
     f26:	18 f4       	brcc	.+6      	; 0xf2e <vfprintf+0x2f0>
     f28:	53 0c       	add	r5, r3
     f2a:	57 18       	sub	r5, r7
     f2c:	73 2c       	mov	r7, r3
     f2e:	73 14       	cp	r7, r3
     f30:	68 f4       	brcc	.+26     	; 0xf4c <vfprintf+0x30e>
     f32:	b7 01       	movw	r22, r14
     f34:	80 e2       	ldi	r24, 0x20	; 32
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	2c 87       	std	Y+12, r18	; 0x0c
     f3a:	0e 94 07 08 	call	0x100e	; 0x100e <fputc>
     f3e:	73 94       	inc	r7
     f40:	2c 85       	ldd	r18, Y+12	; 0x0c
     f42:	f5 cf       	rjmp	.-22     	; 0xf2e <vfprintf+0x2f0>
     f44:	73 14       	cp	r7, r3
     f46:	10 f4       	brcc	.+4      	; 0xf4c <vfprintf+0x30e>
     f48:	37 18       	sub	r3, r7
     f4a:	01 c0       	rjmp	.+2      	; 0xf4e <vfprintf+0x310>
     f4c:	31 2c       	mov	r3, r1
     f4e:	24 ff       	sbrs	r18, 4
     f50:	12 c0       	rjmp	.+36     	; 0xf76 <vfprintf+0x338>
     f52:	b7 01       	movw	r22, r14
     f54:	80 e3       	ldi	r24, 0x30	; 48
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	2c 87       	std	Y+12, r18	; 0x0c
     f5a:	0e 94 07 08 	call	0x100e	; 0x100e <fputc>
     f5e:	2c 85       	ldd	r18, Y+12	; 0x0c
     f60:	22 ff       	sbrs	r18, 2
     f62:	17 c0       	rjmp	.+46     	; 0xf92 <vfprintf+0x354>
     f64:	21 ff       	sbrs	r18, 1
     f66:	03 c0       	rjmp	.+6      	; 0xf6e <vfprintf+0x330>
     f68:	88 e5       	ldi	r24, 0x58	; 88
     f6a:	90 e0       	ldi	r25, 0x00	; 0
     f6c:	02 c0       	rjmp	.+4      	; 0xf72 <vfprintf+0x334>
     f6e:	88 e7       	ldi	r24, 0x78	; 120
     f70:	90 e0       	ldi	r25, 0x00	; 0
     f72:	b7 01       	movw	r22, r14
     f74:	0c c0       	rjmp	.+24     	; 0xf8e <vfprintf+0x350>
     f76:	82 2f       	mov	r24, r18
     f78:	86 78       	andi	r24, 0x86	; 134
     f7a:	59 f0       	breq	.+22     	; 0xf92 <vfprintf+0x354>
     f7c:	21 fd       	sbrc	r18, 1
     f7e:	02 c0       	rjmp	.+4      	; 0xf84 <vfprintf+0x346>
     f80:	80 e2       	ldi	r24, 0x20	; 32
     f82:	01 c0       	rjmp	.+2      	; 0xf86 <vfprintf+0x348>
     f84:	8b e2       	ldi	r24, 0x2B	; 43
     f86:	27 fd       	sbrc	r18, 7
     f88:	8d e2       	ldi	r24, 0x2D	; 45
     f8a:	b7 01       	movw	r22, r14
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	0e 94 07 08 	call	0x100e	; 0x100e <fputc>
     f92:	a5 14       	cp	r10, r5
     f94:	38 f4       	brcc	.+14     	; 0xfa4 <vfprintf+0x366>
     f96:	b7 01       	movw	r22, r14
     f98:	80 e3       	ldi	r24, 0x30	; 48
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	0e 94 07 08 	call	0x100e	; 0x100e <fputc>
     fa0:	5a 94       	dec	r5
     fa2:	f7 cf       	rjmp	.-18     	; 0xf92 <vfprintf+0x354>
     fa4:	aa 94       	dec	r10
     fa6:	f4 01       	movw	r30, r8
     fa8:	ea 0d       	add	r30, r10
     faa:	f1 1d       	adc	r31, r1
     fac:	80 81       	ld	r24, Z
     fae:	b7 01       	movw	r22, r14
     fb0:	90 e0       	ldi	r25, 0x00	; 0
     fb2:	0e 94 07 08 	call	0x100e	; 0x100e <fputc>
     fb6:	a1 10       	cpse	r10, r1
     fb8:	f5 cf       	rjmp	.-22     	; 0xfa4 <vfprintf+0x366>
     fba:	33 20       	and	r3, r3
     fbc:	09 f4       	brne	.+2      	; 0xfc0 <vfprintf+0x382>
     fbe:	51 ce       	rjmp	.-862    	; 0xc62 <vfprintf+0x24>
     fc0:	b7 01       	movw	r22, r14
     fc2:	80 e2       	ldi	r24, 0x20	; 32
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	0e 94 07 08 	call	0x100e	; 0x100e <fputc>
     fca:	3a 94       	dec	r3
     fcc:	f6 cf       	rjmp	.-20     	; 0xfba <vfprintf+0x37c>
     fce:	f7 01       	movw	r30, r14
     fd0:	86 81       	ldd	r24, Z+6	; 0x06
     fd2:	97 81       	ldd	r25, Z+7	; 0x07
     fd4:	02 c0       	rjmp	.+4      	; 0xfda <vfprintf+0x39c>
     fd6:	8f ef       	ldi	r24, 0xFF	; 255
     fd8:	9f ef       	ldi	r25, 0xFF	; 255
     fda:	2c 96       	adiw	r28, 0x0c	; 12
     fdc:	e2 e1       	ldi	r30, 0x12	; 18
     fde:	0c 94 b3 08 	jmp	0x1166	; 0x1166 <__epilogue_restores__>

00000fe2 <strnlen_P>:
     fe2:	fc 01       	movw	r30, r24
     fe4:	05 90       	lpm	r0, Z+
     fe6:	61 50       	subi	r22, 0x01	; 1
     fe8:	70 40       	sbci	r23, 0x00	; 0
     fea:	01 10       	cpse	r0, r1
     fec:	d8 f7       	brcc	.-10     	; 0xfe4 <strnlen_P+0x2>
     fee:	80 95       	com	r24
     ff0:	90 95       	com	r25
     ff2:	8e 0f       	add	r24, r30
     ff4:	9f 1f       	adc	r25, r31
     ff6:	08 95       	ret

00000ff8 <strnlen>:
     ff8:	fc 01       	movw	r30, r24
     ffa:	61 50       	subi	r22, 0x01	; 1
     ffc:	70 40       	sbci	r23, 0x00	; 0
     ffe:	01 90       	ld	r0, Z+
    1000:	01 10       	cpse	r0, r1
    1002:	d8 f7       	brcc	.-10     	; 0xffa <strnlen+0x2>
    1004:	80 95       	com	r24
    1006:	90 95       	com	r25
    1008:	8e 0f       	add	r24, r30
    100a:	9f 1f       	adc	r25, r31
    100c:	08 95       	ret

0000100e <fputc>:
    100e:	0f 93       	push	r16
    1010:	1f 93       	push	r17
    1012:	cf 93       	push	r28
    1014:	df 93       	push	r29
    1016:	18 2f       	mov	r17, r24
    1018:	09 2f       	mov	r16, r25
    101a:	eb 01       	movw	r28, r22
    101c:	8b 81       	ldd	r24, Y+3	; 0x03
    101e:	81 fd       	sbrc	r24, 1
    1020:	03 c0       	rjmp	.+6      	; 0x1028 <fputc+0x1a>
    1022:	8f ef       	ldi	r24, 0xFF	; 255
    1024:	9f ef       	ldi	r25, 0xFF	; 255
    1026:	20 c0       	rjmp	.+64     	; 0x1068 <fputc+0x5a>
    1028:	82 ff       	sbrs	r24, 2
    102a:	10 c0       	rjmp	.+32     	; 0x104c <fputc+0x3e>
    102c:	4e 81       	ldd	r20, Y+6	; 0x06
    102e:	5f 81       	ldd	r21, Y+7	; 0x07
    1030:	2c 81       	ldd	r18, Y+4	; 0x04
    1032:	3d 81       	ldd	r19, Y+5	; 0x05
    1034:	42 17       	cp	r20, r18
    1036:	53 07       	cpc	r21, r19
    1038:	7c f4       	brge	.+30     	; 0x1058 <fputc+0x4a>
    103a:	e8 81       	ld	r30, Y
    103c:	f9 81       	ldd	r31, Y+1	; 0x01
    103e:	9f 01       	movw	r18, r30
    1040:	2f 5f       	subi	r18, 0xFF	; 255
    1042:	3f 4f       	sbci	r19, 0xFF	; 255
    1044:	39 83       	std	Y+1, r19	; 0x01
    1046:	28 83       	st	Y, r18
    1048:	10 83       	st	Z, r17
    104a:	06 c0       	rjmp	.+12     	; 0x1058 <fputc+0x4a>
    104c:	e8 85       	ldd	r30, Y+8	; 0x08
    104e:	f9 85       	ldd	r31, Y+9	; 0x09
    1050:	81 2f       	mov	r24, r17
    1052:	09 95       	icall
    1054:	89 2b       	or	r24, r25
    1056:	29 f7       	brne	.-54     	; 0x1022 <fputc+0x14>
    1058:	2e 81       	ldd	r18, Y+6	; 0x06
    105a:	3f 81       	ldd	r19, Y+7	; 0x07
    105c:	2f 5f       	subi	r18, 0xFF	; 255
    105e:	3f 4f       	sbci	r19, 0xFF	; 255
    1060:	3f 83       	std	Y+7, r19	; 0x07
    1062:	2e 83       	std	Y+6, r18	; 0x06
    1064:	81 2f       	mov	r24, r17
    1066:	90 2f       	mov	r25, r16
    1068:	df 91       	pop	r29
    106a:	cf 91       	pop	r28
    106c:	1f 91       	pop	r17
    106e:	0f 91       	pop	r16
    1070:	08 95       	ret

00001072 <__ultoa_invert>:
    1072:	fa 01       	movw	r30, r20
    1074:	aa 27       	eor	r26, r26
    1076:	28 30       	cpi	r18, 0x08	; 8
    1078:	51 f1       	breq	.+84     	; 0x10ce <__ultoa_invert+0x5c>
    107a:	20 31       	cpi	r18, 0x10	; 16
    107c:	81 f1       	breq	.+96     	; 0x10de <__ultoa_invert+0x6c>
    107e:	e8 94       	clt
    1080:	6f 93       	push	r22
    1082:	6e 7f       	andi	r22, 0xFE	; 254
    1084:	6e 5f       	subi	r22, 0xFE	; 254
    1086:	7f 4f       	sbci	r23, 0xFF	; 255
    1088:	8f 4f       	sbci	r24, 0xFF	; 255
    108a:	9f 4f       	sbci	r25, 0xFF	; 255
    108c:	af 4f       	sbci	r26, 0xFF	; 255
    108e:	b1 e0       	ldi	r27, 0x01	; 1
    1090:	3e d0       	rcall	.+124    	; 0x110e <__ultoa_invert+0x9c>
    1092:	b4 e0       	ldi	r27, 0x04	; 4
    1094:	3c d0       	rcall	.+120    	; 0x110e <__ultoa_invert+0x9c>
    1096:	67 0f       	add	r22, r23
    1098:	78 1f       	adc	r23, r24
    109a:	89 1f       	adc	r24, r25
    109c:	9a 1f       	adc	r25, r26
    109e:	a1 1d       	adc	r26, r1
    10a0:	68 0f       	add	r22, r24
    10a2:	79 1f       	adc	r23, r25
    10a4:	8a 1f       	adc	r24, r26
    10a6:	91 1d       	adc	r25, r1
    10a8:	a1 1d       	adc	r26, r1
    10aa:	6a 0f       	add	r22, r26
    10ac:	71 1d       	adc	r23, r1
    10ae:	81 1d       	adc	r24, r1
    10b0:	91 1d       	adc	r25, r1
    10b2:	a1 1d       	adc	r26, r1
    10b4:	20 d0       	rcall	.+64     	; 0x10f6 <__ultoa_invert+0x84>
    10b6:	09 f4       	brne	.+2      	; 0x10ba <__ultoa_invert+0x48>
    10b8:	68 94       	set
    10ba:	3f 91       	pop	r19
    10bc:	2a e0       	ldi	r18, 0x0A	; 10
    10be:	26 9f       	mul	r18, r22
    10c0:	11 24       	eor	r1, r1
    10c2:	30 19       	sub	r19, r0
    10c4:	30 5d       	subi	r19, 0xD0	; 208
    10c6:	31 93       	st	Z+, r19
    10c8:	de f6       	brtc	.-74     	; 0x1080 <__ultoa_invert+0xe>
    10ca:	cf 01       	movw	r24, r30
    10cc:	08 95       	ret
    10ce:	46 2f       	mov	r20, r22
    10d0:	47 70       	andi	r20, 0x07	; 7
    10d2:	40 5d       	subi	r20, 0xD0	; 208
    10d4:	41 93       	st	Z+, r20
    10d6:	b3 e0       	ldi	r27, 0x03	; 3
    10d8:	0f d0       	rcall	.+30     	; 0x10f8 <__ultoa_invert+0x86>
    10da:	c9 f7       	brne	.-14     	; 0x10ce <__ultoa_invert+0x5c>
    10dc:	f6 cf       	rjmp	.-20     	; 0x10ca <__ultoa_invert+0x58>
    10de:	46 2f       	mov	r20, r22
    10e0:	4f 70       	andi	r20, 0x0F	; 15
    10e2:	40 5d       	subi	r20, 0xD0	; 208
    10e4:	4a 33       	cpi	r20, 0x3A	; 58
    10e6:	18 f0       	brcs	.+6      	; 0x10ee <__ultoa_invert+0x7c>
    10e8:	49 5d       	subi	r20, 0xD9	; 217
    10ea:	31 fd       	sbrc	r19, 1
    10ec:	40 52       	subi	r20, 0x20	; 32
    10ee:	41 93       	st	Z+, r20
    10f0:	02 d0       	rcall	.+4      	; 0x10f6 <__ultoa_invert+0x84>
    10f2:	a9 f7       	brne	.-22     	; 0x10de <__ultoa_invert+0x6c>
    10f4:	ea cf       	rjmp	.-44     	; 0x10ca <__ultoa_invert+0x58>
    10f6:	b4 e0       	ldi	r27, 0x04	; 4
    10f8:	a6 95       	lsr	r26
    10fa:	97 95       	ror	r25
    10fc:	87 95       	ror	r24
    10fe:	77 95       	ror	r23
    1100:	67 95       	ror	r22
    1102:	ba 95       	dec	r27
    1104:	c9 f7       	brne	.-14     	; 0x10f8 <__ultoa_invert+0x86>
    1106:	00 97       	sbiw	r24, 0x00	; 0
    1108:	61 05       	cpc	r22, r1
    110a:	71 05       	cpc	r23, r1
    110c:	08 95       	ret
    110e:	9b 01       	movw	r18, r22
    1110:	ac 01       	movw	r20, r24
    1112:	0a 2e       	mov	r0, r26
    1114:	06 94       	lsr	r0
    1116:	57 95       	ror	r21
    1118:	47 95       	ror	r20
    111a:	37 95       	ror	r19
    111c:	27 95       	ror	r18
    111e:	ba 95       	dec	r27
    1120:	c9 f7       	brne	.-14     	; 0x1114 <__ultoa_invert+0xa2>
    1122:	62 0f       	add	r22, r18
    1124:	73 1f       	adc	r23, r19
    1126:	84 1f       	adc	r24, r20
    1128:	95 1f       	adc	r25, r21
    112a:	a0 1d       	adc	r26, r0
    112c:	08 95       	ret

0000112e <__prologue_saves__>:
    112e:	2f 92       	push	r2
    1130:	3f 92       	push	r3
    1132:	4f 92       	push	r4
    1134:	5f 92       	push	r5
    1136:	6f 92       	push	r6
    1138:	7f 92       	push	r7
    113a:	8f 92       	push	r8
    113c:	9f 92       	push	r9
    113e:	af 92       	push	r10
    1140:	bf 92       	push	r11
    1142:	cf 92       	push	r12
    1144:	df 92       	push	r13
    1146:	ef 92       	push	r14
    1148:	ff 92       	push	r15
    114a:	0f 93       	push	r16
    114c:	1f 93       	push	r17
    114e:	cf 93       	push	r28
    1150:	df 93       	push	r29
    1152:	cd b7       	in	r28, 0x3d	; 61
    1154:	de b7       	in	r29, 0x3e	; 62
    1156:	ca 1b       	sub	r28, r26
    1158:	db 0b       	sbc	r29, r27
    115a:	0f b6       	in	r0, 0x3f	; 63
    115c:	f8 94       	cli
    115e:	de bf       	out	0x3e, r29	; 62
    1160:	0f be       	out	0x3f, r0	; 63
    1162:	cd bf       	out	0x3d, r28	; 61
    1164:	09 94       	ijmp

00001166 <__epilogue_restores__>:
    1166:	2a 88       	ldd	r2, Y+18	; 0x12
    1168:	39 88       	ldd	r3, Y+17	; 0x11
    116a:	48 88       	ldd	r4, Y+16	; 0x10
    116c:	5f 84       	ldd	r5, Y+15	; 0x0f
    116e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1170:	7d 84       	ldd	r7, Y+13	; 0x0d
    1172:	8c 84       	ldd	r8, Y+12	; 0x0c
    1174:	9b 84       	ldd	r9, Y+11	; 0x0b
    1176:	aa 84       	ldd	r10, Y+10	; 0x0a
    1178:	b9 84       	ldd	r11, Y+9	; 0x09
    117a:	c8 84       	ldd	r12, Y+8	; 0x08
    117c:	df 80       	ldd	r13, Y+7	; 0x07
    117e:	ee 80       	ldd	r14, Y+6	; 0x06
    1180:	fd 80       	ldd	r15, Y+5	; 0x05
    1182:	0c 81       	ldd	r16, Y+4	; 0x04
    1184:	1b 81       	ldd	r17, Y+3	; 0x03
    1186:	aa 81       	ldd	r26, Y+2	; 0x02
    1188:	b9 81       	ldd	r27, Y+1	; 0x01
    118a:	ce 0f       	add	r28, r30
    118c:	d1 1d       	adc	r29, r1
    118e:	0f b6       	in	r0, 0x3f	; 63
    1190:	f8 94       	cli
    1192:	de bf       	out	0x3e, r29	; 62
    1194:	0f be       	out	0x3f, r0	; 63
    1196:	cd bf       	out	0x3d, r28	; 61
    1198:	ed 01       	movw	r28, r26
    119a:	08 95       	ret

0000119c <_exit>:
    119c:	f8 94       	cli

0000119e <__stop_program>:
    119e:	ff cf       	rjmp	.-2      	; 0x119e <__stop_program>
