

================================================================
== Vivado HLS Report for 'adder'
================================================================
* Date:           Tue Apr 04 16:43:12 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        adder
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: b_read [1/1] 0.00ns
:4  %b_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b) nounwind

ST_1: a_read [1/1] 0.00ns
:5  %a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind

ST_1: c_assign [1/1] 2.44ns
:10  %c_assign = add nsw i32 %b_read, %a_read

ST_1: stg_6 [2/2] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.i32P(i32* %c, i32 %c_assign) nounwind


 <State 2>: 0.00ns
ST_2: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !0

ST_2: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !6

ST_2: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !10

ST_2: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @adder_str) nounwind

ST_2: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %c, [8 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str2)

ST_2: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecResource(i32 %b, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str2)

ST_2: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecResource(i32 %a, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str2)

ST_2: stg_15 [1/2] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.i32P(i32* %c, i32 %c_assign) nounwind

ST_2: stg_16 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecResource(i32* %c, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str2)

ST_2: stg_17 [1/1] 0.00ns
:13  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
