#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.622     5.647
new_n2986.out[0] (.names)                                                                                                             0.261     5.908
new_n3017.in[3] (.names)                                                                                                              0.479     6.387
new_n3017.out[0] (.names)                                                                                                             0.261     6.648
new_n3062.in[0] (.names)                                                                                                              0.473     7.122
new_n3062.out[0] (.names)                                                                                                             0.261     7.383
new_n3095.in[2] (.names)                                                                                                              0.100     7.483
new_n3095.out[0] (.names)                                                                                                             0.261     7.744
new_n3105.in[0] (.names)                                                                                                              0.753     8.497
new_n3105.out[0] (.names)                                                                                                             0.235     8.732
new_n3128_1.in[3] (.names)                                                                                                            0.476     9.208
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.469
new_n3157.in[1] (.names)                                                                                                              0.599    10.068
new_n3157.out[0] (.names)                                                                                                             0.235    10.303
new_n3158_1.in[3] (.names)                                                                                                            0.453    10.756
new_n3158_1.out[0] (.names)                                                                                                           0.235    10.991
new_n3173_1.in[1] (.names)                                                                                                            0.332    11.323
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.558
new_n3187.in[5] (.names)                                                                                                              0.449    12.007
new_n3187.out[0] (.names)                                                                                                             0.261    12.268
new_n3199_1.in[0] (.names)                                                                                                            0.288    12.557
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.792
new_n3219_1.in[1] (.names)                                                                                                            0.476    13.267
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.528
new_n3210.in[2] (.names)                                                                                                              0.903    14.432
new_n3210.out[0] (.names)                                                                                                             0.261    14.693
n433.in[3] (.names)                                                                                                                   0.100    14.793
n433.out[0] (.names)                                                                                                                  0.235    15.028
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    15.028
data arrival time                                                                                                                              15.028

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.028
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.051


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.622     5.647
new_n2986.out[0] (.names)                                                                                                             0.261     5.908
new_n3017.in[3] (.names)                                                                                                              0.479     6.387
new_n3017.out[0] (.names)                                                                                                             0.261     6.648
new_n3062.in[0] (.names)                                                                                                              0.473     7.122
new_n3062.out[0] (.names)                                                                                                             0.261     7.383
new_n3095.in[2] (.names)                                                                                                              0.100     7.483
new_n3095.out[0] (.names)                                                                                                             0.261     7.744
new_n3105.in[0] (.names)                                                                                                              0.753     8.497
new_n3105.out[0] (.names)                                                                                                             0.235     8.732
new_n3128_1.in[3] (.names)                                                                                                            0.476     9.208
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.469
new_n3157.in[1] (.names)                                                                                                              0.599    10.068
new_n3157.out[0] (.names)                                                                                                             0.235    10.303
new_n3158_1.in[3] (.names)                                                                                                            0.453    10.756
new_n3158_1.out[0] (.names)                                                                                                           0.235    10.991
new_n3173_1.in[1] (.names)                                                                                                            0.332    11.323
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.558
new_n3187.in[5] (.names)                                                                                                              0.449    12.007
new_n3187.out[0] (.names)                                                                                                             0.261    12.268
new_n3199_1.in[0] (.names)                                                                                                            0.288    12.557
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.792
new_n3219_1.in[1] (.names)                                                                                                            0.476    13.267
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.528
new_n3221.in[1] (.names)                                                                                                              0.591    14.119
new_n3221.out[0] (.names)                                                                                                             0.261    14.380
n438.in[4] (.names)                                                                                                                   0.100    14.480
n438.out[0] (.names)                                                                                                                  0.261    14.741
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    14.741
data arrival time                                                                                                                              14.741

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.741
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.764


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.622     5.647
new_n2986.out[0] (.names)                                                                                                             0.261     5.908
new_n3017.in[3] (.names)                                                                                                              0.479     6.387
new_n3017.out[0] (.names)                                                                                                             0.261     6.648
new_n3062.in[0] (.names)                                                                                                              0.473     7.122
new_n3062.out[0] (.names)                                                                                                             0.261     7.383
new_n3095.in[2] (.names)                                                                                                              0.100     7.483
new_n3095.out[0] (.names)                                                                                                             0.261     7.744
new_n3105.in[0] (.names)                                                                                                              0.753     8.497
new_n3105.out[0] (.names)                                                                                                             0.235     8.732
new_n3128_1.in[3] (.names)                                                                                                            0.476     9.208
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.469
new_n3157.in[1] (.names)                                                                                                              0.599    10.068
new_n3157.out[0] (.names)                                                                                                             0.235    10.303
new_n3158_1.in[3] (.names)                                                                                                            0.453    10.756
new_n3158_1.out[0] (.names)                                                                                                           0.235    10.991
new_n3173_1.in[1] (.names)                                                                                                            0.332    11.323
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.558
new_n3187.in[5] (.names)                                                                                                              0.449    12.007
new_n3187.out[0] (.names)                                                                                                             0.261    12.268
new_n3186.in[0] (.names)                                                                                                              0.577    12.845
new_n3186.out[0] (.names)                                                                                                             0.235    13.080
new_n3198_1.in[0] (.names)                                                                                                            0.100    13.180
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.415
new_n3197.in[2] (.names)                                                                                                              0.100    13.515
new_n3197.out[0] (.names)                                                                                                             0.261    13.776
n428.in[3] (.names)                                                                                                                   0.100    13.876
n428.out[0] (.names)                                                                                                                  0.235    14.111
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.111
data arrival time                                                                                                                              14.111

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.111
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.135


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.622     5.647
new_n2986.out[0] (.names)                                                                                                             0.261     5.908
new_n3017.in[3] (.names)                                                                                                              0.479     6.387
new_n3017.out[0] (.names)                                                                                                             0.261     6.648
new_n3062.in[0] (.names)                                                                                                              0.473     7.122
new_n3062.out[0] (.names)                                                                                                             0.261     7.383
new_n3095.in[2] (.names)                                                                                                              0.100     7.483
new_n3095.out[0] (.names)                                                                                                             0.261     7.744
new_n3105.in[0] (.names)                                                                                                              0.753     8.497
new_n3105.out[0] (.names)                                                                                                             0.235     8.732
new_n3128_1.in[3] (.names)                                                                                                            0.476     9.208
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.469
new_n3157.in[1] (.names)                                                                                                              0.599    10.068
new_n3157.out[0] (.names)                                                                                                             0.235    10.303
new_n3158_1.in[3] (.names)                                                                                                            0.453    10.756
new_n3158_1.out[0] (.names)                                                                                                           0.235    10.991
new_n3173_1.in[1] (.names)                                                                                                            0.332    11.323
new_n3173_1.out[0] (.names)                                                                                                           0.235    11.558
new_n3187.in[5] (.names)                                                                                                              0.449    12.007
new_n3187.out[0] (.names)                                                                                                             0.261    12.268
new_n3186.in[0] (.names)                                                                                                              0.577    12.845
new_n3186.out[0] (.names)                                                                                                             0.235    13.080
new_n3184_1.in[2] (.names)                                                                                                            0.100    13.180
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.415
n423.in[4] (.names)                                                                                                                   0.100    13.515
n423.out[0] (.names)                                                                                                                  0.261    13.776
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    13.776
data arrival time                                                                                                                              13.776

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.776
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.800


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.622     5.647
new_n2986.out[0] (.names)                                                                                                             0.261     5.908
new_n3017.in[3] (.names)                                                                                                              0.479     6.387
new_n3017.out[0] (.names)                                                                                                             0.261     6.648
new_n3062.in[0] (.names)                                                                                                              0.473     7.122
new_n3062.out[0] (.names)                                                                                                             0.261     7.383
new_n3095.in[2] (.names)                                                                                                              0.100     7.483
new_n3095.out[0] (.names)                                                                                                             0.261     7.744
new_n3105.in[0] (.names)                                                                                                              0.753     8.497
new_n3105.out[0] (.names)                                                                                                             0.235     8.732
new_n3128_1.in[3] (.names)                                                                                                            0.476     9.208
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.469
new_n3157.in[1] (.names)                                                                                                              0.599    10.068
new_n3157.out[0] (.names)                                                                                                             0.235    10.303
new_n3156.in[3] (.names)                                                                                                              0.595    10.898
new_n3156.out[0] (.names)                                                                                                             0.261    11.159
new_n3155.in[5] (.names)                                                                                                              0.477    11.636
new_n3155.out[0] (.names)                                                                                                             0.261    11.897
new_n3171.in[1] (.names)                                                                                                              0.332    12.229
new_n3171.out[0] (.names)                                                                                                             0.235    12.464
new_n3170.in[0] (.names)                                                                                                              0.100    12.564
new_n3170.out[0] (.names)                                                                                                             0.235    12.799
new_n3168_1.in[4] (.names)                                                                                                            0.335    13.134
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.369
n418.in[2] (.names)                                                                                                                   0.100    13.469
n418.out[0] (.names)                                                                                                                  0.235    13.704
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    13.704
data arrival time                                                                                                                              13.704

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.704
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.728


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.622     5.647
new_n2986.out[0] (.names)                                                                                                             0.261     5.908
new_n3017.in[3] (.names)                                                                                                              0.479     6.387
new_n3017.out[0] (.names)                                                                                                             0.261     6.648
new_n3062.in[0] (.names)                                                                                                              0.473     7.122
new_n3062.out[0] (.names)                                                                                                             0.261     7.383
new_n3084_1.in[0] (.names)                                                                                                            0.482     7.865
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.100
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.432
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.693
new_n3107.in[1] (.names)                                                                                                              0.476     9.169
new_n3107.out[0] (.names)                                                                                                             0.235     9.404
new_n3103_1.in[1] (.names)                                                                                                            0.330     9.734
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.969
new_n3111.in[0] (.names)                                                                                                              0.331    10.301
new_n3111.out[0] (.names)                                                                                                             0.235    10.536
new_n3133_1.in[4] (.names)                                                                                                            0.480    11.016
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.251
new_n3148_1.in[1] (.names)                                                                                                            0.473    11.724
new_n3148_1.out[0] (.names)                                                                                                           0.235    11.959
new_n3131.in[4] (.names)                                                                                                              0.480    12.439
new_n3131.out[0] (.names)                                                                                                             0.235    12.674
n408.in[3] (.names)                                                                                                                   0.600    13.275
n408.out[0] (.names)                                                                                                                  0.235    13.510
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.510
data arrival time                                                                                                                              13.510

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.510
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.533


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.622     5.647
new_n2986.out[0] (.names)                                                                                                             0.261     5.908
new_n3017.in[3] (.names)                                                                                                              0.479     6.387
new_n3017.out[0] (.names)                                                                                                             0.261     6.648
new_n3062.in[0] (.names)                                                                                                              0.473     7.122
new_n3062.out[0] (.names)                                                                                                             0.261     7.383
new_n3095.in[2] (.names)                                                                                                              0.100     7.483
new_n3095.out[0] (.names)                                                                                                             0.261     7.744
new_n3105.in[0] (.names)                                                                                                              0.753     8.497
new_n3105.out[0] (.names)                                                                                                             0.235     8.732
new_n3128_1.in[3] (.names)                                                                                                            0.476     9.208
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.469
new_n3157.in[1] (.names)                                                                                                              0.599    10.068
new_n3157.out[0] (.names)                                                                                                             0.235    10.303
new_n3156.in[3] (.names)                                                                                                              0.595    10.898
new_n3156.out[0] (.names)                                                                                                             0.261    11.159
new_n3155.in[5] (.names)                                                                                                              0.477    11.636
new_n3155.out[0] (.names)                                                                                                             0.261    11.897
new_n3153_1.in[1] (.names)                                                                                                            0.332    12.229
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.464
new_n3151.in[1] (.names)                                                                                                              0.100    12.564
new_n3151.out[0] (.names)                                                                                                             0.235    12.799
new_n3150.in[3] (.names)                                                                                                              0.100    12.899
new_n3150.out[0] (.names)                                                                                                             0.235    13.134
n413.in[2] (.names)                                                                                                                   0.100    13.234
n413.out[0] (.names)                                                                                                                  0.235    13.469
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.469
data arrival time                                                                                                                              13.469

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.469
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.493


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.622     5.647
new_n2986.out[0] (.names)                                                                                                             0.261     5.908
new_n3017.in[3] (.names)                                                                                                              0.479     6.387
new_n3017.out[0] (.names)                                                                                                             0.261     6.648
new_n3062.in[0] (.names)                                                                                                              0.473     7.122
new_n3062.out[0] (.names)                                                                                                             0.261     7.383
new_n3084_1.in[0] (.names)                                                                                                            0.482     7.865
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.100
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.432
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.693
new_n3107.in[1] (.names)                                                                                                              0.476     9.169
new_n3107.out[0] (.names)                                                                                                             0.235     9.404
new_n3103_1.in[1] (.names)                                                                                                            0.330     9.734
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.969
new_n3111.in[0] (.names)                                                                                                              0.331    10.301
new_n3111.out[0] (.names)                                                                                                             0.235    10.536
new_n3120.in[1] (.names)                                                                                                              0.480    11.016
new_n3120.out[0] (.names)                                                                                                             0.235    11.251
new_n3118_1.in[3] (.names)                                                                                                            0.470    11.721
new_n3118_1.out[0] (.names)                                                                                                           0.235    11.956
new_n3117.in[2] (.names)                                                                                                              0.100    12.056
new_n3117.out[0] (.names)                                                                                                             0.261    12.317
n403.in[3] (.names)                                                                                                                   0.100    12.417
n403.out[0] (.names)                                                                                                                  0.235    12.652
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    12.652
data arrival time                                                                                                                              12.652

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.652
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.675


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.622     5.647
new_n2986.out[0] (.names)                                                                                                             0.261     5.908
new_n3017.in[3] (.names)                                                                                                              0.479     6.387
new_n3017.out[0] (.names)                                                                                                             0.261     6.648
new_n3062.in[0] (.names)                                                                                                              0.473     7.122
new_n3062.out[0] (.names)                                                                                                             0.261     7.383
new_n3084_1.in[0] (.names)                                                                                                            0.482     7.865
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.100
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.432
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.693
new_n3107.in[1] (.names)                                                                                                              0.476     9.169
new_n3107.out[0] (.names)                                                                                                             0.235     9.404
new_n3103_1.in[1] (.names)                                                                                                            0.330     9.734
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.969
new_n3111.in[0] (.names)                                                                                                              0.331    10.301
new_n3111.out[0] (.names)                                                                                                             0.235    10.536
new_n3101.in[1] (.names)                                                                                                              0.623    11.159
new_n3101.out[0] (.names)                                                                                                             0.235    11.394
new_n3099_1.in[2] (.names)                                                                                                            0.481    11.875
new_n3099_1.out[0] (.names)                                                                                                           0.235    12.110
n398.in[4] (.names)                                                                                                                   0.100    12.210
n398.out[0] (.names)                                                                                                                  0.261    12.471
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.471
data arrival time                                                                                                                              12.471

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.471
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.495


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.619     5.644
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.879
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.354
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.615
new_n2999_1.in[1] (.names)                                                                                                            0.475     7.090
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.351
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.829
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.064
new_n2997.in[1] (.names)                                                                                                              0.476     8.540
new_n2997.out[0] (.names)                                                                                                             0.235     8.775
new_n3027.in[0] (.names)                                                                                                              0.481     9.256
new_n3027.out[0] (.names)                                                                                                             0.261     9.517
new_n3039_1.in[1] (.names)                                                                                                            0.100     9.617
new_n3039_1.out[0] (.names)                                                                                                           0.235     9.852
new_n3067.in[0] (.names)                                                                                                              0.481    10.333
new_n3067.out[0] (.names)                                                                                                             0.261    10.594
new_n3070.in[2] (.names)                                                                                                              0.100    10.694
new_n3070.out[0] (.names)                                                                                                             0.235    10.929
new_n3069_1.in[1] (.names)                                                                                                            0.336    11.265
new_n3069_1.out[0] (.names)                                                                                                           0.235    11.500
n388.in[2] (.names)                                                                                                                   0.567    12.067
n388.out[0] (.names)                                                                                                                  0.235    12.302
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    12.302
data arrival time                                                                                                                              12.302

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.302
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.325


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.619     5.644
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.879
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.354
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.615
new_n2981.in[1] (.names)                                                                                                              0.337     6.952
new_n2981.out[0] (.names)                                                                                                             0.235     7.187
new_n3015.in[1] (.names)                                                                                                              0.479     7.666
new_n3015.out[0] (.names)                                                                                                             0.261     7.927
new_n3014_1.in[2] (.names)                                                                                                            0.483     8.411
new_n3014_1.out[0] (.names)                                                                                                           0.235     8.646
new_n3050.in[2] (.names)                                                                                                              0.337     8.983
new_n3050.out[0] (.names)                                                                                                             0.261     9.244
new_n3072.in[2] (.names)                                                                                                              0.483     9.727
new_n3072.out[0] (.names)                                                                                                             0.261     9.988
new_n3071.in[0] (.names)                                                                                                              0.471    10.459
new_n3071.out[0] (.names)                                                                                                             0.235    10.694
new_n3087.in[2] (.names)                                                                                                              0.475    11.169
new_n3087.out[0] (.names)                                                                                                             0.235    11.404
new_n3086.in[2] (.names)                                                                                                              0.100    11.504
new_n3086.out[0] (.names)                                                                                                             0.261    11.765
n393.in[3] (.names)                                                                                                                   0.100    11.865
n393.out[0] (.names)                                                                                                                  0.235    12.100
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    12.100
data arrival time                                                                                                                              12.100

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.100
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.123


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.619     5.644
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.879
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.354
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.615
new_n2999_1.in[1] (.names)                                                                                                            0.475     7.090
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.351
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.829
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.064
new_n2997.in[1] (.names)                                                                                                              0.476     8.540
new_n2997.out[0] (.names)                                                                                                             0.235     8.775
new_n3027.in[0] (.names)                                                                                                              0.481     9.256
new_n3027.out[0] (.names)                                                                                                             0.261     9.517
new_n3039_1.in[1] (.names)                                                                                                            0.100     9.617
new_n3039_1.out[0] (.names)                                                                                                           0.235     9.852
new_n3067.in[0] (.names)                                                                                                              0.481    10.333
new_n3067.out[0] (.names)                                                                                                             0.261    10.594
new_n3054_1.in[1] (.names)                                                                                                            0.615    11.209
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.444
n383.in[2] (.names)                                                                                                                   0.100    11.544
n383.out[0] (.names)                                                                                                                  0.235    11.779
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    11.779
data arrival time                                                                                                                              11.779

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.779
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.802


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.619     5.644
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.879
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.354
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.615
new_n2999_1.in[1] (.names)                                                                                                            0.475     7.090
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.351
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.829
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.064
new_n2997.in[1] (.names)                                                                                                              0.476     8.540
new_n2997.out[0] (.names)                                                                                                             0.235     8.775
new_n3027.in[0] (.names)                                                                                                              0.481     9.256
new_n3027.out[0] (.names)                                                                                                             0.261     9.517
new_n3040.in[0] (.names)                                                                                                              0.478     9.995
new_n3040.out[0] (.names)                                                                                                             0.235    10.230
new_n3038_1.in[2] (.names)                                                                                                            0.334    10.563
new_n3038_1.out[0] (.names)                                                                                                           0.235    10.798
new_n3037.in[1] (.names)                                                                                                              0.100    10.898
new_n3037.out[0] (.names)                                                                                                             0.261    11.159
n378.in[2] (.names)                                                                                                                   0.100    11.259
n378.out[0] (.names)                                                                                                                  0.235    11.494
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.494
data arrival time                                                                                                                              11.494

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.494
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.518


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.619     5.644
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.879
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.354
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.615
new_n2981.in[1] (.names)                                                                                                              0.337     6.952
new_n2981.out[0] (.names)                                                                                                             0.235     7.187
new_n3015.in[1] (.names)                                                                                                              0.479     7.666
new_n3015.out[0] (.names)                                                                                                             0.261     7.927
new_n3014_1.in[2] (.names)                                                                                                            0.483     8.411
new_n3014_1.out[0] (.names)                                                                                                           0.235     8.646
new_n3013_1.in[0] (.names)                                                                                                            0.100     8.746
new_n3013_1.out[0] (.names)                                                                                                           0.235     8.981
new_n3026.in[4] (.names)                                                                                                              0.335     9.315
new_n3026.out[0] (.names)                                                                                                             0.261     9.576
new_n3025.in[2] (.names)                                                                                                              0.481    10.058
new_n3025.out[0] (.names)                                                                                                             0.261    10.319
n373.in[3] (.names)                                                                                                                   0.100    10.419
n373.out[0] (.names)                                                                                                                  0.235    10.654
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    10.654
data arrival time                                                                                                                              10.654

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.654
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.677


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.619     5.644
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.879
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.354
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.615
new_n2999_1.in[1] (.names)                                                                                                            0.475     7.090
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.351
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.829
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.064
new_n2997.in[1] (.names)                                                                                                              0.476     8.540
new_n2997.out[0] (.names)                                                                                                             0.235     8.775
new_n2996.in[0] (.names)                                                                                                              0.100     8.875
new_n2996.out[0] (.names)                                                                                                             0.235     9.110
new_n3012.in[0] (.names)                                                                                                              0.337     9.446
new_n3012.out[0] (.names)                                                                                                             0.235     9.681
new_n3011.in[1] (.names)                                                                                                              0.100     9.781
new_n3011.out[0] (.names)                                                                                                             0.261    10.042
n368.in[2] (.names)                                                                                                                   0.100    10.142
n368.out[0] (.names)                                                                                                                  0.235    10.377
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.377
data arrival time                                                                                                                              10.377

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.377
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.401


#Path 16
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4010.in[0] (.names)                                                                 0.100     7.312
new_n4010.out[0] (.names)                                                                0.235     7.547
new_n4020.in[0] (.names)                                                                 0.100     7.647
new_n4020.out[0] (.names)                                                                0.261     7.908
new_n4019_1.in[0] (.names)                                                               0.618     8.526
new_n4019_1.out[0] (.names)                                                              0.235     8.761
new_n4018_1.in[3] (.names)                                                               0.332     9.093
new_n4018_1.out[0] (.names)                                                              0.235     9.328
n3393.in[2] (.names)                                                                     0.482     9.811
n3393.out[0] (.names)                                                                    0.235    10.046
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000    10.046
data arrival time                                                                                 10.046

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.046
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.069


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2815.in[1] (.names)                                                                                                              0.478     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.340     2.688
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.949
new_n2873_1.in[0] (.names)                                                                                                            0.338     3.287
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.548
new_n2911.in[0] (.names)                                                                                                              0.477     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.619     5.644
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.879
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.354
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.615
new_n2999_1.in[1] (.names)                                                                                                            0.475     7.090
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.351
new_n2998_1.in[0] (.names)                                                                                                            0.478     7.829
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.064
new_n2997.in[1] (.names)                                                                                                              0.476     8.540
new_n2997.out[0] (.names)                                                                                                             0.235     8.775
new_n2996.in[0] (.names)                                                                                                              0.100     8.875
new_n2996.out[0] (.names)                                                                                                             0.235     9.110
new_n2995.in[4] (.names)                                                                                                              0.337     9.446
new_n2995.out[0] (.names)                                                                                                             0.261     9.707
n363.in[3] (.names)                                                                                                                   0.100     9.807
n363.out[0] (.names)                                                                                                                  0.235    10.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.042
data arrival time                                                                                                                              10.042

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.042
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.066


#Path 18
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4010.in[0] (.names)                                                                 0.100     7.312
new_n4010.out[0] (.names)                                                                0.235     7.547
new_n4020.in[0] (.names)                                                                 0.100     7.647
new_n4020.out[0] (.names)                                                                0.261     7.908
new_n4028_1.in[2] (.names)                                                               0.761     8.669
new_n4028_1.out[0] (.names)                                                              0.261     8.930
new_n4034_1.in[0] (.names)                                                               0.100     9.030
new_n4034_1.out[0] (.names)                                                              0.235     9.265
new_n4033_1.in[2] (.names)                                                               0.100     9.365
new_n4033_1.out[0] (.names)                                                              0.261     9.626
n3413.in[3] (.names)                                                                     0.100     9.726
n3413.out[0] (.names)                                                                    0.235     9.961
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000     9.961
data arrival time                                                                                  9.961

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.961
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.985


#Path 19
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4010.in[0] (.names)                                                                 0.100     7.312
new_n4010.out[0] (.names)                                                                0.235     7.547
new_n4020.in[0] (.names)                                                                 0.100     7.647
new_n4020.out[0] (.names)                                                                0.261     7.908
new_n4028_1.in[2] (.names)                                                               0.761     8.669
new_n4028_1.out[0] (.names)                                                              0.261     8.930
new_n4031.in[0] (.names)                                                                 0.100     9.030
new_n4031.out[0] (.names)                                                                0.261     9.291
new_n4030.in[3] (.names)                                                                 0.100     9.391
new_n4030.out[0] (.names)                                                                0.235     9.626
n3408.in[2] (.names)                                                                     0.100     9.726
n3408.out[0] (.names)                                                                    0.235     9.961
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000     9.961
data arrival time                                                                                  9.961

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.961
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.985


#Path 20
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2846.in[1] (.names)                                                                                                              0.475     4.019
new_n2846.out[0] (.names)                                                                                                             0.235     4.254
new_n2868_1.in[4] (.names)                                                                                                            0.335     4.589
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.824
new_n2880.in[1] (.names)                                                                                                              0.337     5.161
new_n2880.out[0] (.names)                                                                                                             0.261     5.422
new_n2901.in[4] (.names)                                                                                                              0.477     5.898
new_n2901.out[0] (.names)                                                                                                             0.235     6.133
new_n2931.in[2] (.names)                                                                                                              0.337     6.470
new_n2931.out[0] (.names)                                                                                                             0.235     6.705
new_n2966.in[4] (.names)                                                                                                              0.336     7.041
new_n2966.out[0] (.names)                                                                                                             0.261     7.302
new_n2964_1.in[1] (.names)                                                                                                            0.479     7.781
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.016
new_n2978_1.in[0] (.names)                                                                                                            0.470     8.486
new_n2978_1.out[0] (.names)                                                                                                           0.235     8.721
new_n2977.in[1] (.names)                                                                                                              0.100     8.821
new_n2977.out[0] (.names)                                                                                                             0.261     9.082
n358.in[2] (.names)                                                                                                                   0.615     9.697
n358.out[0] (.names)                                                                                                                  0.235     9.932
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000     9.932
data arrival time                                                                                                                               9.932

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.932
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.955


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3367.in[2] (.names)                                                                 0.100     7.602
new_n3367.out[0] (.names)                                                                0.261     7.863
new_n3373_1.in[0] (.names)                                                               0.478     8.341
new_n3373_1.out[0] (.names)                                                              0.235     8.576
new_n3378_1.in[0] (.names)                                                               0.100     8.676
new_n3378_1.out[0] (.names)                                                              0.235     8.911
new_n3377.in[1] (.names)                                                                 0.100     9.011
new_n3377.out[0] (.names)                                                                0.235     9.246
n711.in[2] (.names)                                                                      0.432     9.677
n711.out[0] (.names)                                                                     0.235     9.912
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000     9.912
data arrival time                                                                                  9.912

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.912
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.936


#Path 22
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4236.in[0] (.names)                                                                 0.100     7.520
new_n4236.out[0] (.names)                                                                0.235     7.755
new_n4245.in[0] (.names)                                                                 0.476     8.231
new_n4245.out[0] (.names)                                                                0.261     8.492
new_n4250.in[0] (.names)                                                                 0.100     8.592
new_n4250.out[0] (.names)                                                                0.261     8.853
new_n4249_1.in[3] (.names)                                                               0.100     8.953
new_n4249_1.out[0] (.names)                                                              0.261     9.214
n3878.in[2] (.names)                                                                     0.431     9.645
n3878.out[0] (.names)                                                                    0.235     9.880
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.880
data arrival time                                                                                  9.880

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.880
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.904


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4109_1.in[0] (.names)                                                               0.594     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4127.in[2] (.names)                                                                 0.100     7.983
new_n4127.out[0] (.names)                                                                0.261     8.244
new_n4129_1.in[0] (.names)                                                               0.336     8.580
new_n4129_1.out[0] (.names)                                                              0.261     8.841
n3568.in[4] (.names)                                                                     0.618     9.459
n3568.out[0] (.names)                                                                    0.261     9.720
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000     9.720
data arrival time                                                                                  9.720

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.720
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.743


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4109_1.in[0] (.names)                                                               0.594     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4112.in[0] (.names)                                                                 0.469     7.991
new_n4112.out[0] (.names)                                                                0.235     8.226
new_n4115.in[0] (.names)                                                                 0.575     8.801
new_n4115.out[0] (.names)                                                                0.235     9.036
new_n4114_1.in[1] (.names)                                                               0.100     9.136
new_n4114_1.out[0] (.names)                                                              0.235     9.371
n3548.in[2] (.names)                                                                     0.100     9.471
n3548.out[0] (.names)                                                                    0.235     9.706
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000     9.706
data arrival time                                                                                  9.706

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.706
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.730


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4109_1.in[0] (.names)                                                               0.594     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4127.in[2] (.names)                                                                 0.100     7.983
new_n4127.out[0] (.names)                                                                0.261     8.244
new_n4132.in[0] (.names)                                                                 0.100     8.344
new_n4132.out[0] (.names)                                                                0.235     8.579
new_n4131.in[2] (.names)                                                                 0.100     8.679
new_n4131.out[0] (.names)                                                                0.261     8.940
n3573.in[3] (.names)                                                                     0.504     9.445
n3573.out[0] (.names)                                                                    0.235     9.680
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.680
data arrival time                                                                                  9.680

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.680
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.703


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3367.in[2] (.names)                                                                 0.100     7.602
new_n3367.out[0] (.names)                                                                0.261     7.863
new_n3373_1.in[0] (.names)                                                               0.478     8.341
new_n3373_1.out[0] (.names)                                                              0.235     8.576
new_n3381.in[0] (.names)                                                                 0.100     8.676
new_n3381.out[0] (.names)                                                                0.261     8.937
new_n3388_1.in[2] (.names)                                                               0.100     9.037
new_n3388_1.out[0] (.names)                                                              0.261     9.298
n726.in[1] (.names)                                                                      0.100     9.398
n726.out[0] (.names)                                                                     0.261     9.659
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.659
data arrival time                                                                                  9.659

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.659
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.682


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3367.in[2] (.names)                                                                 0.100     7.602
new_n3367.out[0] (.names)                                                                0.261     7.863
new_n3373_1.in[0] (.names)                                                               0.478     8.341
new_n3373_1.out[0] (.names)                                                              0.235     8.576
new_n3381.in[0] (.names)                                                                 0.100     8.676
new_n3381.out[0] (.names)                                                                0.261     8.937
new_n3385.in[0] (.names)                                                                 0.100     9.037
new_n3385.out[0] (.names)                                                                0.261     9.298
n721.in[3] (.names)                                                                      0.100     9.398
n721.out[0] (.names)                                                                     0.261     9.659
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.659
data arrival time                                                                                  9.659

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.659
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.682


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3367.in[2] (.names)                                                                 0.100     7.602
new_n3367.out[0] (.names)                                                                0.261     7.863
new_n3373_1.in[0] (.names)                                                               0.478     8.341
new_n3373_1.out[0] (.names)                                                              0.235     8.576
new_n3381.in[0] (.names)                                                                 0.100     8.676
new_n3381.out[0] (.names)                                                                0.261     8.937
new_n3380.in[0] (.names)                                                                 0.100     9.037
new_n3380.out[0] (.names)                                                                0.235     9.272
n716.in[4] (.names)                                                                      0.100     9.372
n716.out[0] (.names)                                                                     0.261     9.633
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.633
data arrival time                                                                                  9.633

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.633
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.656


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4010.in[0] (.names)                                                                 0.100     7.312
new_n4010.out[0] (.names)                                                                0.235     7.547
new_n4020.in[0] (.names)                                                                 0.100     7.647
new_n4020.out[0] (.names)                                                                0.261     7.908
new_n4028_1.in[2] (.names)                                                               0.761     8.669
new_n4028_1.out[0] (.names)                                                              0.261     8.930
new_n4027.in[2] (.names)                                                                 0.100     9.030
new_n4027.out[0] (.names)                                                                0.261     9.291
n3403.in[3] (.names)                                                                     0.100     9.391
n3403.out[0] (.names)                                                                    0.235     9.626
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     9.626
data arrival time                                                                                  9.626

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.626
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.650


#Path 30
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2846.in[1] (.names)                                                                                                              0.475     4.019
new_n2846.out[0] (.names)                                                                                                             0.235     4.254
new_n2868_1.in[4] (.names)                                                                                                            0.335     4.589
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.824
new_n2880.in[1] (.names)                                                                                                              0.337     5.161
new_n2880.out[0] (.names)                                                                                                             0.261     5.422
new_n2901.in[4] (.names)                                                                                                              0.477     5.898
new_n2901.out[0] (.names)                                                                                                             0.235     6.133
new_n2931.in[2] (.names)                                                                                                              0.337     6.470
new_n2931.out[0] (.names)                                                                                                             0.235     6.705
new_n2966.in[4] (.names)                                                                                                              0.336     7.041
new_n2966.out[0] (.names)                                                                                                             0.261     7.302
new_n2964_1.in[1] (.names)                                                                                                            0.479     7.781
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.016
new_n2963_1.in[0] (.names)                                                                                                            0.473     8.490
new_n2963_1.out[0] (.names)                                                                                                           0.235     8.725
n353.in[4] (.names)                                                                                                                   0.619     9.344
n353.out[0] (.names)                                                                                                                  0.261     9.605
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.605
data arrival time                                                                                                                               9.605

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.605
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.628


#Path 31
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4236.in[0] (.names)                                                                 0.100     7.520
new_n4236.out[0] (.names)                                                                0.235     7.755
new_n4245.in[0] (.names)                                                                 0.476     8.231
new_n4245.out[0] (.names)                                                                0.261     8.492
new_n4253_1.in[2] (.names)                                                               0.100     8.592
new_n4253_1.out[0] (.names)                                                              0.261     8.853
new_n4255.in[0] (.names)                                                                 0.100     8.953
new_n4255.out[0] (.names)                                                                0.261     9.214
n3888.in[4] (.names)                                                                     0.100     9.314
n3888.out[0] (.names)                                                                    0.261     9.575
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.575
data arrival time                                                                                  9.575

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.575
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.599


#Path 32
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4236.in[0] (.names)                                                                 0.100     7.520
new_n4236.out[0] (.names)                                                                0.235     7.755
new_n4245.in[0] (.names)                                                                 0.476     8.231
new_n4245.out[0] (.names)                                                                0.261     8.492
new_n4253_1.in[2] (.names)                                                               0.100     8.592
new_n4253_1.out[0] (.names)                                                              0.261     8.853
new_n4257.in[0] (.names)                                                                 0.100     8.953
new_n4257.out[0] (.names)                                                                0.235     9.188
n3893.in[1] (.names)                                                                     0.100     9.288
n3893.out[0] (.names)                                                                    0.261     9.549
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.549
data arrival time                                                                                  9.549

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.549
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.573


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3367.in[2] (.names)                                                                 0.100     7.602
new_n3367.out[0] (.names)                                                                0.261     7.863
new_n3373_1.in[0] (.names)                                                               0.478     8.341
new_n3373_1.out[0] (.names)                                                              0.235     8.576
new_n3375.in[0] (.names)                                                                 0.340     8.916
new_n3375.out[0] (.names)                                                                0.261     9.177
n706.in[4] (.names)                                                                      0.100     9.277
n706.out[0] (.names)                                                                     0.261     9.538
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.538
data arrival time                                                                                  9.538

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.538
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.561


#Path 34
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4236.in[0] (.names)                                                                 0.100     7.520
new_n4236.out[0] (.names)                                                                0.235     7.755
new_n4245.in[0] (.names)                                                                 0.476     8.231
new_n4245.out[0] (.names)                                                                0.261     8.492
new_n4253_1.in[2] (.names)                                                               0.100     8.592
new_n4253_1.out[0] (.names)                                                              0.261     8.853
new_n4252.in[1] (.names)                                                                 0.100     8.953
new_n4252.out[0] (.names)                                                                0.235     9.188
n3883.in[2] (.names)                                                                     0.100     9.288
n3883.out[0] (.names)                                                                    0.235     9.523
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.523
data arrival time                                                                                  9.523

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.523
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.547


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3367.in[2] (.names)                                                                 0.100     7.602
new_n3367.out[0] (.names)                                                                0.261     7.863
new_n3373_1.in[0] (.names)                                                               0.478     8.341
new_n3373_1.out[0] (.names)                                                              0.235     8.576
new_n3372.in[1] (.names)                                                                 0.288     8.864
new_n3372.out[0] (.names)                                                                0.235     9.099
n701.in[2] (.names)                                                                      0.100     9.199
n701.out[0] (.names)                                                                     0.235     9.434
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.434
data arrival time                                                                                  9.434

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.434
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.457


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4010.in[0] (.names)                                                                 0.100     7.312
new_n4010.out[0] (.names)                                                                0.235     7.547
new_n4020.in[0] (.names)                                                                 0.100     7.647
new_n4020.out[0] (.names)                                                                0.261     7.908
new_n4025.in[2] (.names)                                                                 0.618     8.526
new_n4025.out[0] (.names)                                                                0.235     8.761
new_n4024_1.in[1] (.names)                                                               0.100     8.861
new_n4024_1.out[0] (.names)                                                              0.235     9.096
n3398.in[2] (.names)                                                                     0.100     9.196
n3398.out[0] (.names)                                                                    0.235     9.431
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.431
data arrival time                                                                                  9.431

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.431
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.455


#Path 37
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4236.in[0] (.names)                                                                 0.100     7.520
new_n4236.out[0] (.names)                                                                0.235     7.755
new_n4245.in[0] (.names)                                                                 0.476     8.231
new_n4245.out[0] (.names)                                                                0.261     8.492
new_n4244_1.in[0] (.names)                                                               0.330     8.822
new_n4244_1.out[0] (.names)                                                              0.235     9.057
n3873.in[4] (.names)                                                                     0.100     9.157
n3873.out[0] (.names)                                                                    0.261     9.418
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.418
data arrival time                                                                                  9.418

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.418
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.442


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3367.in[2] (.names)                                                                 0.100     7.602
new_n3367.out[0] (.names)                                                                0.261     7.863
new_n3370.in[0] (.names)                                                                 0.617     8.480
new_n3370.out[0] (.names)                                                                0.261     8.741
new_n3369_1.in[3] (.names)                                                               0.100     8.841
new_n3369_1.out[0] (.names)                                                              0.235     9.076
n696.in[2] (.names)                                                                      0.100     9.176
n696.out[0] (.names)                                                                     0.235     9.411
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.411
data arrival time                                                                                  9.411

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.411
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.434


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4010.in[0] (.names)                                                                 0.100     7.312
new_n4010.out[0] (.names)                                                                0.235     7.547
new_n4013_1.in[0] (.names)                                                               0.100     7.647
new_n4013_1.out[0] (.names)                                                              0.235     7.882
new_n4016.in[0] (.names)                                                                 0.100     7.982
new_n4016.out[0] (.names)                                                                0.235     8.217
new_n4015.in[2] (.names)                                                                 0.481     8.698
new_n4015.out[0] (.names)                                                                0.261     8.959
n3388.in[3] (.names)                                                                     0.100     9.059
n3388.out[0] (.names)                                                                    0.235     9.294
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     9.294
data arrival time                                                                                  9.294

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.294
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.318


#Path 40
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4236.in[0] (.names)                                                                 0.100     7.520
new_n4236.out[0] (.names)                                                                0.235     7.755
new_n4239_1.in[0] (.names)                                                               0.100     7.855
new_n4239_1.out[0] (.names)                                                              0.235     8.090
new_n4238_1.in[1] (.names)                                                               0.100     8.190
new_n4238_1.out[0] (.names)                                                              0.235     8.425
n3863.in[2] (.names)                                                                     0.627     9.052
n3863.out[0] (.names)                                                                    0.235     9.287
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     9.287
data arrival time                                                                                  9.287

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.287
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.311


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4109_1.in[0] (.names)                                                               0.594     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4124_1.in[0] (.names)                                                               0.430     8.314
new_n4124_1.out[0] (.names)                                                              0.261     8.575
new_n4123_1.in[3] (.names)                                                               0.100     8.675
new_n4123_1.out[0] (.names)                                                              0.261     8.936
n3558.in[2] (.names)                                                                     0.100     9.036
n3558.out[0] (.names)                                                                    0.235     9.271
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.271
data arrival time                                                                                  9.271

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.271
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.294


#Path 42
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4109_1.in[0] (.names)                                                               0.594     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4127.in[2] (.names)                                                                 0.100     7.983
new_n4127.out[0] (.names)                                                                0.261     8.244
new_n4126.in[1] (.names)                                                                 0.336     8.580
new_n4126.out[0] (.names)                                                                0.235     8.815
n3563.in[2] (.names)                                                                     0.100     8.915
n3563.out[0] (.names)                                                                    0.235     9.150
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.150
data arrival time                                                                                  9.150

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.150
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.173


#Path 43
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4109_1.in[0] (.names)                                                               0.594     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4112.in[0] (.names)                                                                 0.469     7.991
new_n4112.out[0] (.names)                                                                0.235     8.226
new_n4111.in[1] (.names)                                                                 0.311     8.537
new_n4111.out[0] (.names)                                                                0.235     8.772
n3543.in[2] (.names)                                                                     0.100     8.872
n3543.out[0] (.names)                                                                    0.235     9.107
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.107
data arrival time                                                                                  9.107

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.107
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.130


#Path 44
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4236.in[0] (.names)                                                                 0.100     7.520
new_n4236.out[0] (.names)                                                                0.235     7.755
new_n4239_1.in[0] (.names)                                                               0.100     7.855
new_n4239_1.out[0] (.names)                                                              0.235     8.090
new_n4242.in[0] (.names)                                                                 0.100     8.190
new_n4242.out[0] (.names)                                                                0.235     8.425
new_n4241.in[1] (.names)                                                                 0.100     8.525
new_n4241.out[0] (.names)                                                                0.235     8.760
n3868.in[2] (.names)                                                                     0.100     8.860
n3868.out[0] (.names)                                                                    0.235     9.095
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     9.095
data arrival time                                                                                  9.095

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.095
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.119


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3367.in[2] (.names)                                                                 0.100     7.602
new_n3367.out[0] (.names)                                                                0.261     7.863
new_n3366.in[2] (.names)                                                                 0.617     8.480
new_n3366.out[0] (.names)                                                                0.261     8.741
n691.in[3] (.names)                                                                      0.100     8.841
n691.out[0] (.names)                                                                     0.235     9.076
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     9.076
data arrival time                                                                                  9.076

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.076
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.099


#Path 46
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2846.in[1] (.names)                                                                                                              0.475     4.019
new_n2846.out[0] (.names)                                                                                                             0.235     4.254
new_n2868_1.in[4] (.names)                                                                                                            0.335     4.589
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.824
new_n2880.in[1] (.names)                                                                                                              0.337     5.161
new_n2880.out[0] (.names)                                                                                                             0.261     5.422
new_n2901.in[4] (.names)                                                                                                              0.477     5.898
new_n2901.out[0] (.names)                                                                                                             0.235     6.133
new_n2931.in[2] (.names)                                                                                                              0.337     6.470
new_n2931.out[0] (.names)                                                                                                             0.235     6.705
new_n2935.in[1] (.names)                                                                                                              0.336     7.041
new_n2935.out[0] (.names)                                                                                                             0.261     7.302
new_n2961.in[0] (.names)                                                                                                              0.337     7.639
new_n2961.out[0] (.names)                                                                                                             0.235     7.874
new_n2947.in[2] (.names)                                                                                                              0.546     8.420
new_n2947.out[0] (.names)                                                                                                             0.261     8.681
n348.in[3] (.names)                                                                                                                   0.100     8.781
n348.out[0] (.names)                                                                                                                  0.235     9.016
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.016
data arrival time                                                                                                                               9.016

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.016
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.040


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3352.in[0] (.names)                                                                 0.618     7.759
new_n3352.out[0] (.names)                                                                0.235     7.994
new_n3355.in[0] (.names)                                                                 0.100     8.094
new_n3355.out[0] (.names)                                                                0.235     8.329
new_n3354_1.in[1] (.names)                                                               0.100     8.429
new_n3354_1.out[0] (.names)                                                              0.235     8.664
n676.in[2] (.names)                                                                      0.100     8.764
n676.out[0] (.names)                                                                     0.235     8.999
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     8.999
data arrival time                                                                                  8.999

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.999
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.022


#Path 48
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4109_1.in[0] (.names)                                                               0.594     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4118_1.in[0] (.names)                                                               0.100     7.983
new_n4118_1.out[0] (.names)                                                              0.235     8.218
new_n4117.in[3] (.names)                                                                 0.100     8.318
new_n4117.out[0] (.names)                                                                0.235     8.553
n3553.in[2] (.names)                                                                     0.100     8.653
n3553.out[0] (.names)                                                                    0.235     8.888
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     8.888
data arrival time                                                                                  8.888

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.888
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.912


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3358_1.in[0] (.names)                                                               0.100     7.602
new_n3358_1.out[0] (.names)                                                              0.235     7.837
new_n3364_1.in[0] (.names)                                                               0.100     7.937
new_n3364_1.out[0] (.names)                                                              0.235     8.172
new_n3363_1.in[2] (.names)                                                               0.100     8.272
new_n3363_1.out[0] (.names)                                                              0.261     8.533
n686.in[3] (.names)                                                                      0.100     8.633
n686.out[0] (.names)                                                                     0.235     8.868
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.868
data arrival time                                                                                  8.868

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.868
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.891


#Path 50
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4236.in[0] (.names)                                                                 0.100     7.520
new_n4236.out[0] (.names)                                                                0.235     7.755
new_n4235.in[0] (.names)                                                                 0.100     7.855
new_n4235.out[0] (.names)                                                                0.235     8.090
n3858.in[4] (.names)                                                                     0.478     8.568
n3858.out[0] (.names)                                                                    0.261     8.829
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     8.829
data arrival time                                                                                  8.829

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.829
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.853


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3359_1.in[0] (.names)                                                               0.100     7.241
new_n3359_1.out[0] (.names)                                                              0.261     7.502
new_n3358_1.in[0] (.names)                                                               0.100     7.602
new_n3358_1.out[0] (.names)                                                              0.235     7.837
new_n3357.in[2] (.names)                                                                 0.335     8.171
new_n3357.out[0] (.names)                                                                0.261     8.432
n681.in[3] (.names)                                                                      0.100     8.532
n681.out[0] (.names)                                                                     0.235     8.767
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     8.767
data arrival time                                                                                  8.767

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.767
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.791


#Path 52
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2846.in[1] (.names)                                                                                                              0.475     4.019
new_n2846.out[0] (.names)                                                                                                             0.235     4.254
new_n2868_1.in[4] (.names)                                                                                                            0.335     4.589
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.824
new_n2880.in[1] (.names)                                                                                                              0.337     5.161
new_n2880.out[0] (.names)                                                                                                             0.261     5.422
new_n2901.in[4] (.names)                                                                                                              0.477     5.898
new_n2901.out[0] (.names)                                                                                                             0.235     6.133
new_n2931.in[2] (.names)                                                                                                              0.337     6.470
new_n2931.out[0] (.names)                                                                                                             0.235     6.705
new_n2935.in[1] (.names)                                                                                                              0.336     7.041
new_n2935.out[0] (.names)                                                                                                             0.261     7.302
new_n2934_1.in[0] (.names)                                                                                                            0.485     7.787
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.022
n343.in[4] (.names)                                                                                                                   0.473     8.495
n343.out[0] (.names)                                                                                                                  0.261     8.756
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     8.756
data arrival time                                                                                                                               8.756

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.756
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.780


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3352.in[0] (.names)                                                                 0.618     7.759
new_n3352.out[0] (.names)                                                                0.235     7.994
new_n3351.in[2] (.names)                                                                 0.100     8.094
new_n3351.out[0] (.names)                                                                0.261     8.355
n671.in[3] (.names)                                                                      0.100     8.455
n671.out[0] (.names)                                                                     0.235     8.690
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.690
data arrival time                                                                                  8.690

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.690
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.713


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n3995.in[0] (.names)                                                                 0.100     6.951
new_n3995.out[0] (.names)                                                                0.235     7.186
new_n4001.in[0] (.names)                                                                 0.336     7.522
new_n4001.out[0] (.names)                                                                0.235     7.757
new_n4000.in[1] (.names)                                                                 0.332     8.089
new_n4000.out[0] (.names)                                                                0.235     8.324
n3363.in[2] (.names)                                                                     0.100     8.424
n3363.out[0] (.names)                                                                    0.235     8.659
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.659
data arrival time                                                                                  8.659

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.659
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.683


#Path 55
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4233_1.in[0] (.names)                                                               0.100     7.520
new_n4233_1.out[0] (.names)                                                              0.235     7.755
new_n4232.in[1] (.names)                                                                 0.331     8.087
new_n4232.out[0] (.names)                                                                0.235     8.322
n3853.in[2] (.names)                                                                     0.100     8.422
n3853.out[0] (.names)                                                                    0.235     8.657
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.657
data arrival time                                                                                  8.657

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.657
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.680


#Path 56
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2799_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2799_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2819_1.in[5] (.names)                                                                                                            0.340     3.885
new_n2819_1.out[0] (.names)                                                                                                           0.261     4.146
new_n2847.in[2] (.names)                                                                                                              0.486     4.631
new_n2847.out[0] (.names)                                                                                                             0.261     4.892
new_n2876.in[2] (.names)                                                                                                              0.625     5.517
new_n2876.out[0] (.names)                                                                                                             0.261     5.778
new_n2887.in[0] (.names)                                                                                                              0.100     5.878
new_n2887.out[0] (.names)                                                                                                             0.235     6.113
new_n2916.in[2] (.names)                                                                                                              0.475     6.588
new_n2916.out[0] (.names)                                                                                                             0.261     6.849
new_n2919_1.in[1] (.names)                                                                                                            0.337     7.185
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.420
new_n2918_1.in[1] (.names)                                                                                                            0.608     8.028
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.289
n338.in[2] (.names)                                                                                                                   0.100     8.389
n338.out[0] (.names)                                                                                                                  0.235     8.624
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.624
data arrival time                                                                                                                               8.624

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.624
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.648


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4106.in[0] (.names)                                                                 0.594     7.287
new_n4106.out[0] (.names)                                                                0.235     7.522
new_n4105.in[2] (.names)                                                                 0.477     7.999
new_n4105.out[0] (.names)                                                                0.261     8.260
n3533.in[3] (.names)                                                                     0.100     8.360
n3533.out[0] (.names)                                                                    0.235     8.595
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.595
data arrival time                                                                                  8.595

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.595
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.619


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4109_1.in[0] (.names)                                                               0.594     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4108_1.in[0] (.names)                                                               0.469     7.991
new_n4108_1.out[0] (.names)                                                              0.235     8.226
n3538.in[4] (.names)                                                                     0.100     8.326
n3538.out[0] (.names)                                                                    0.261     8.587
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     8.587
data arrival time                                                                                  8.587

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.587
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.611


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4010.in[0] (.names)                                                                 0.100     7.312
new_n4010.out[0] (.names)                                                                0.235     7.547
new_n4013_1.in[0] (.names)                                                               0.100     7.647
new_n4013_1.out[0] (.names)                                                              0.235     7.882
new_n4012.in[1] (.names)                                                                 0.100     7.982
new_n4012.out[0] (.names)                                                                0.235     8.217
n3383.in[0] (.names)                                                                     0.100     8.317
n3383.out[0] (.names)                                                                    0.261     8.578
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.578
data arrival time                                                                                  8.578

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.578
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.602


#Path 60
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4230.in[0] (.names)                                                                 0.100     7.185
new_n4230.out[0] (.names)                                                                0.235     7.420
new_n4229_1.in[0] (.names)                                                               0.482     7.903
new_n4229_1.out[0] (.names)                                                              0.235     8.138
n3848.in[4] (.names)                                                                     0.100     8.238
n3848.out[0] (.names)                                                                    0.261     8.499
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.499
data arrival time                                                                                  8.499

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.499
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.522


#Path 61
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4227.in[0] (.names)                                                                 0.100     7.185
new_n4227.out[0] (.names)                                                                0.235     7.420
new_n4226.in[2] (.names)                                                                 0.475     7.895
new_n4226.out[0] (.names)                                                                0.261     8.156
n3843.in[3] (.names)                                                                     0.100     8.256
n3843.out[0] (.names)                                                                    0.235     8.491
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.491
data arrival time                                                                                  8.491

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.491
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.515


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4010.in[0] (.names)                                                                 0.100     7.312
new_n4010.out[0] (.names)                                                                0.235     7.547
new_n4009_1.in[2] (.names)                                                               0.338     7.885
new_n4009_1.out[0] (.names)                                                              0.261     8.146
n3378.in[3] (.names)                                                                     0.100     8.246
n3378.out[0] (.names)                                                                    0.235     8.481
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.481
data arrival time                                                                                  8.481

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.481
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.505


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4007.in[0] (.names)                                                                 0.100     7.312
new_n4007.out[0] (.names)                                                                0.235     7.547
new_n4006.in[2] (.names)                                                                 0.334     7.881
new_n4006.out[0] (.names)                                                                0.261     8.142
n3373.in[3] (.names)                                                                     0.100     8.242
n3373.out[0] (.names)                                                                    0.235     8.477
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.477
data arrival time                                                                                  8.477

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.477
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.500


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3349_1.in[0] (.names)                                                               0.100     6.906
new_n3349_1.out[0] (.names)                                                              0.235     7.141
new_n3348_1.in[1] (.names)                                                               0.618     7.759
new_n3348_1.out[0] (.names)                                                              0.235     7.994
n666.in[2] (.names)                                                                      0.100     8.094
n666.out[0] (.names)                                                                     0.235     8.329
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.329
data arrival time                                                                                  8.329

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.329
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.352


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n4004_1.in[2] (.names)                                                               0.100     6.951
new_n4004_1.out[0] (.names)                                                              0.261     7.212
new_n4003_1.in[2] (.names)                                                               0.473     7.686
new_n4003_1.out[0] (.names)                                                              0.261     7.947
n3368.in[3] (.names)                                                                     0.100     8.047
n3368.out[0] (.names)                                                                    0.235     8.282
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     8.282
data arrival time                                                                                  8.282

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.282
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.305


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2846.in[1] (.names)                                                                                                              0.475     4.019
new_n2846.out[0] (.names)                                                                                                             0.235     4.254
new_n2868_1.in[4] (.names)                                                                                                            0.335     4.589
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.824
new_n2880.in[1] (.names)                                                                                                              0.337     5.161
new_n2880.out[0] (.names)                                                                                                             0.261     5.422
new_n2901.in[4] (.names)                                                                                                              0.477     5.898
new_n2901.out[0] (.names)                                                                                                             0.235     6.133
new_n2891.in[1] (.names)                                                                                                              0.621     6.755
new_n2891.out[0] (.names)                                                                                                             0.235     6.990
new_n2889_1.in[4] (.names)                                                                                                            0.615     7.604
new_n2889_1.out[0] (.names)                                                                                                           0.261     7.865
n328.in[3] (.names)                                                                                                                   0.100     7.965
n328.out[0] (.names)                                                                                                                  0.235     8.200
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     8.200
data arrival time                                                                                                                               8.200

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.200
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.224


#Path 67
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4094_1.in[0] (.names)                                                               0.100     6.432
new_n4094_1.out[0] (.names)                                                              0.235     6.667
new_n4100.in[0] (.names)                                                                 0.334     7.001
new_n4100.out[0] (.names)                                                                0.235     7.236
new_n4099_1.in[2] (.names)                                                               0.100     7.336
new_n4099_1.out[0] (.names)                                                              0.261     7.597
n3523.in[3] (.names)                                                                     0.338     7.935
n3523.out[0] (.names)                                                                    0.235     8.170
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.170
data arrival time                                                                                  8.170

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.170
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.193


#Path 68
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4224_1.in[0] (.names)                                                               0.100     6.850
new_n4224_1.out[0] (.names)                                                              0.235     7.085
new_n4223_1.in[2] (.names)                                                               0.481     7.567
new_n4223_1.out[0] (.names)                                                              0.261     7.828
n3838.in[3] (.names)                                                                     0.100     7.928
n3838.out[0] (.names)                                                                    0.235     8.163
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     8.163
data arrival time                                                                                  8.163

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.163
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.186


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3996.in[0] (.names)                                                                 0.100     6.590
new_n3996.out[0] (.names)                                                                0.261     6.851
new_n3995.in[0] (.names)                                                                 0.100     6.951
new_n3995.out[0] (.names)                                                                0.235     7.186
new_n3994_1.in[1] (.names)                                                               0.336     7.522
new_n3994_1.out[0] (.names)                                                              0.235     7.757
n3358.in[2] (.names)                                                                     0.100     7.857
n3358.out[0] (.names)                                                                    0.235     8.092
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     8.092
data arrival time                                                                                  8.092

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.092
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.115


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3989_1.in[0] (.names)                                                               0.328     6.818
new_n3989_1.out[0] (.names)                                                              0.235     7.053
new_n3992.in[0] (.names)                                                                 0.100     7.153
new_n3992.out[0] (.names)                                                                0.235     7.388
new_n3991.in[2] (.names)                                                                 0.100     7.488
new_n3991.out[0] (.names)                                                                0.261     7.749
n3353.in[3] (.names)                                                                     0.100     7.849
n3353.out[0] (.names)                                                                    0.235     8.084
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     8.084
data arrival time                                                                                  8.084

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.084
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.108


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2799_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2799_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2819_1.in[5] (.names)                                                                                                            0.340     3.885
new_n2819_1.out[0] (.names)                                                                                                           0.261     4.146
new_n2847.in[2] (.names)                                                                                                              0.486     4.631
new_n2847.out[0] (.names)                                                                                                             0.261     4.892
new_n2876.in[2] (.names)                                                                                                              0.625     5.517
new_n2876.out[0] (.names)                                                                                                             0.261     5.778
new_n2887.in[0] (.names)                                                                                                              0.100     5.878
new_n2887.out[0] (.names)                                                                                                             0.235     6.113
new_n2916.in[2] (.names)                                                                                                              0.475     6.588
new_n2916.out[0] (.names)                                                                                                             0.261     6.849
new_n2905.in[1] (.names)                                                                                                              0.337     7.185
new_n2905.out[0] (.names)                                                                                                             0.235     7.420
n333.in[4] (.names)                                                                                                                   0.335     7.755
n333.out[0] (.names)                                                                                                                  0.261     8.016
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.016
data arrival time                                                                                                                               8.016

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.016
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.040


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3346.in[0] (.names)                                                                 0.100     6.571
new_n3346.out[0] (.names)                                                                0.235     6.806
new_n3345.in[1] (.names)                                                                 0.100     6.906
new_n3345.out[0] (.names)                                                                0.235     7.141
n661.in[2] (.names)                                                                      0.480     7.621
n661.out[0] (.names)                                                                     0.235     7.856
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.856
data arrival time                                                                                  7.856

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.856
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.879


#Path 73
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4221.in[0] (.names)                                                                 0.753     6.515
new_n4221.out[0] (.names)                                                                0.235     6.750
new_n4220.in[1] (.names)                                                                 0.100     6.850
new_n4220.out[0] (.names)                                                                0.235     7.085
n3833.in[2] (.names)                                                                     0.482     7.568
n3833.out[0] (.names)                                                                    0.235     7.803
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.803
data arrival time                                                                                  7.803

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.803
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.826


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3985.in[1] (.names)                                                                 0.328     6.818
new_n3985.out[0] (.names)                                                                0.235     7.053
n3343.in[2] (.names)                                                                     0.477     7.530
n3343.out[0] (.names)                                                                    0.235     7.765
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     7.765
data arrival time                                                                                  7.765

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.765
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.788


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3986.in[0] (.names)                                                                 0.100     6.255
new_n3986.out[0] (.names)                                                                0.235     6.490
new_n3989_1.in[0] (.names)                                                               0.328     6.818
new_n3989_1.out[0] (.names)                                                              0.235     7.053
new_n3988_1.in[2] (.names)                                                               0.100     7.153
new_n3988_1.out[0] (.names)                                                              0.261     7.414
n3348.in[3] (.names)                                                                     0.100     7.514
n3348.out[0] (.names)                                                                    0.235     7.749
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.749
data arrival time                                                                                  7.749

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.749
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.773


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4094_1.in[0] (.names)                                                               0.100     6.432
new_n4094_1.out[0] (.names)                                                              0.235     6.667
new_n4093_1.in[2] (.names)                                                               0.334     7.001
new_n4093_1.out[0] (.names)                                                              0.261     7.262
n3518.in[3] (.names)                                                                     0.100     7.362
n3518.out[0] (.names)                                                                    0.235     7.597
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.597
data arrival time                                                                                  7.597

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.597
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.620


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3343_1.in[0] (.names)                                                               0.100     6.236
new_n3343_1.out[0] (.names)                                                              0.235     6.471
new_n3342.in[2] (.names)                                                                 0.480     6.951
new_n3342.out[0] (.names)                                                                0.261     7.212
n656.in[3] (.names)                                                                      0.100     7.312
n656.out[0] (.names)                                                                     0.235     7.547
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.547
data arrival time                                                                                  7.547

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.547
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.570


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2846.in[1] (.names)                                                                                                              0.475     4.019
new_n2846.out[0] (.names)                                                                                                             0.235     4.254
new_n2868_1.in[4] (.names)                                                                                                            0.335     4.589
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.824
new_n2880.in[1] (.names)                                                                                                              0.337     5.161
new_n2880.out[0] (.names)                                                                                                             0.261     5.422
new_n2879_1.in[3] (.names)                                                                                                            0.477     5.898
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.133
new_n2878_1.in[4] (.names)                                                                                                            0.330     6.464
new_n2878_1.out[0] (.names)                                                                                                           0.261     6.725
n323.in[3] (.names)                                                                                                                   0.478     7.203
n323.out[0] (.names)                                                                                                                  0.235     7.438
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.438
data arrival time                                                                                                                               7.438

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.438
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.461


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4095.in[0] (.names)                                                                 0.100     6.071
new_n4095.out[0] (.names)                                                                0.261     6.332
new_n4103_1.in[2] (.names)                                                               0.100     6.432
new_n4103_1.out[0] (.names)                                                              0.261     6.693
new_n4102.in[0] (.names)                                                                 0.100     6.793
new_n4102.out[0] (.names)                                                                0.235     7.028
n3528.in[4] (.names)                                                                     0.100     7.128
n3528.out[0] (.names)                                                                    0.261     7.389
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.389
data arrival time                                                                                  7.389

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.389
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.413


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4091.in[0] (.names)                                                                 0.483     6.455
new_n4091.out[0] (.names)                                                                0.235     6.690
new_n4090.in[2] (.names)                                                                 0.100     6.790
new_n4090.out[0] (.names)                                                                0.261     7.051
n3513.in[3] (.names)                                                                     0.100     7.151
n3513.out[0] (.names)                                                                    0.235     7.386
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.386
data arrival time                                                                                  7.386

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.386
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.409


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4085.in[2] (.names)                                                                 0.483     6.455
new_n4085.out[0] (.names)                                                                0.261     6.716
n3503.in[3] (.names)                                                                     0.340     7.056
n3503.out[0] (.names)                                                                    0.235     7.291
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     7.291
data arrival time                                                                                  7.291

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.291
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.314


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3983_1.in[0] (.names)                                                               0.100     5.920
new_n3983_1.out[0] (.names)                                                              0.235     6.155
new_n3982.in[2] (.names)                                                                 0.479     6.634
new_n3982.out[0] (.names)                                                                0.261     6.895
n3338.in[3] (.names)                                                                     0.100     6.995
n3338.out[0] (.names)                                                                    0.235     7.230
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     7.230
data arrival time                                                                                  7.230

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.230
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.254


#Path 83
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4215.in[2] (.names)                                                                 0.759     6.521
new_n4215.out[0] (.names)                                                                0.261     6.782
n3823.in[3] (.names)                                                                     0.100     6.882
n3823.out[0] (.names)                                                                    0.235     7.117
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     7.117
data arrival time                                                                                  7.117

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.117
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.140


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2833_1.in[4] (.names)                                                                                                            0.475     4.019
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.280
new_n2861.in[2] (.names)                                                                                                              0.336     4.616
new_n2861.out[0] (.names)                                                                                                             0.261     4.877
new_n2865.in[0] (.names)                                                                                                              0.100     4.977
new_n2865.out[0] (.names)                                                                                                             0.235     5.212
new_n2864_1.in[0] (.names)                                                                                                            0.623     5.835
new_n2864_1.out[0] (.names)                                                                                                           0.235     6.070
new_n2863_1.in[4] (.names)                                                                                                            0.472     6.543
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.778
n318.in[2] (.names)                                                                                                                   0.100     6.878
n318.out[0] (.names)                                                                                                                  0.235     7.113
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     7.113
data arrival time                                                                                                                               7.113

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.113
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.136


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3336.in[2] (.names)                                                                 0.334     6.134
new_n3336.out[0] (.names)                                                                0.261     6.395
n646.in[3] (.names)                                                                      0.482     6.878
n646.out[0] (.names)                                                                     0.235     7.113
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.113
data arrival time                                                                                  7.113

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.113
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.136


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4086.in[0] (.names)                                                                 0.100     5.736
new_n4086.out[0] (.names)                                                                0.235     5.971
new_n4088_1.in[0] (.names)                                                               0.483     6.455
new_n4088_1.out[0] (.names)                                                              0.261     6.716
n3508.in[4] (.names)                                                                     0.100     6.816
n3508.out[0] (.names)                                                                    0.261     7.077
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.077
data arrival time                                                                                  7.077

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.077
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.100


#Path 87
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3337.in[0] (.names)                                                                 0.626     5.566
new_n3337.out[0] (.names)                                                                0.235     5.801
new_n3340.in[0] (.names)                                                                 0.100     5.901
new_n3340.out[0] (.names)                                                                0.235     6.136
new_n3339_1.in[1] (.names)                                                               0.100     6.236
new_n3339_1.out[0] (.names)                                                              0.235     6.471
n651.in[2] (.names)                                                                      0.338     6.809
n651.out[0] (.names)                                                                     0.235     7.044
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.044
data arrival time                                                                                  7.044

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.044
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.067


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3980.in[0] (.names)                                                                 0.738     5.585
new_n3980.out[0] (.names)                                                                0.235     5.820
new_n3979_1.in[2] (.names)                                                               0.471     6.291
new_n3979_1.out[0] (.names)                                                              0.261     6.552
n3333.in[3] (.names)                                                                     0.100     6.652
n3333.out[0] (.names)                                                                    0.235     6.887
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     6.887
data arrival time                                                                                  6.887

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.887
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.911


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2837.in[1] (.names)                                                                                                              0.475     4.019
new_n2837.out[0] (.names)                                                                                                             0.235     4.254
new_n2836.in[0] (.names)                                                                                                              0.477     4.731
new_n2836.out[0] (.names)                                                                                                             0.261     4.992
new_n2835.in[4] (.names)                                                                                                              0.478     5.470
new_n2835.out[0] (.names)                                                                                                             0.235     5.705
n308.in[2] (.names)                                                                                                                   0.755     6.459
n308.out[0] (.names)                                                                                                                  0.235     6.694
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.694
data arrival time                                                                                                                               6.694

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.694
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.718


#Path 90
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4083_1.in[0] (.names)                                                               0.100     5.401
new_n4083_1.out[0] (.names)                                                              0.235     5.636
new_n4082.in[1] (.names)                                                                 0.466     6.102
new_n4082.out[0] (.names)                                                                0.235     6.337
n3498.in[2] (.names)                                                                     0.100     6.437
n3498.out[0] (.names)                                                                    0.235     6.672
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     6.672
data arrival time                                                                                  6.672

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.672
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.695


#Path 91
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4212.in[1] (.names)                                                                 0.100     5.527
new_n4212.out[0] (.names)                                                                0.235     5.762
n3818.in[2] (.names)                                                                     0.616     6.378
n3818.out[0] (.names)                                                                    0.235     6.613
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.613
data arrival time                                                                                  6.613

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.613
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.636


#Path 92
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4213_1.in[0] (.names)                                                               0.100     5.192
new_n4213_1.out[0] (.names)                                                              0.235     5.427
new_n4216.in[0] (.names)                                                                 0.100     5.527
new_n4216.out[0] (.names)                                                                0.235     5.762
new_n4218_1.in[0] (.names)                                                               0.100     5.862
new_n4218_1.out[0] (.names)                                                              0.261     6.123
n3828.in[4] (.names)                                                                     0.100     6.223
n3828.out[0] (.names)                                                                    0.261     6.484
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.484
data arrival time                                                                                  6.484

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.484
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.508


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2837.in[1] (.names)                                                                                                              0.475     4.019
new_n2837.out[0] (.names)                                                                                                             0.235     4.254
new_n2836.in[0] (.names)                                                                                                              0.477     4.731
new_n2836.out[0] (.names)                                                                                                             0.261     4.992
new_n2850.in[0] (.names)                                                                                                              0.478     5.470
new_n2850.out[0] (.names)                                                                                                             0.235     5.705
new_n2849_1.in[1] (.names)                                                                                                            0.100     5.805
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.066
n313.in[2] (.names)                                                                                                                   0.100     6.166
n313.out[0] (.names)                                                                                                                  0.235     6.401
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.401
data arrival time                                                                                                                               6.401

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.401
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.424


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4080.in[0] (.names)                                                                 0.100     5.066
new_n4080.out[0] (.names)                                                                0.235     5.301
new_n4079_1.in[2] (.names)                                                               0.475     5.776
new_n4079_1.out[0] (.names)                                                              0.261     6.037
n3493.in[3] (.names)                                                                     0.100     6.137
n3493.out[0] (.names)                                                                    0.235     6.372
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.372
data arrival time                                                                                  6.372

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.372
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.395


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.630     1.554
new_n3950.out[0] (.names)                                                                0.235     1.789
new_n3952.in[0] (.names)                                                                 0.100     1.889
new_n3952.out[0] (.names)                                                                0.235     2.124
new_n3959_1.in[0] (.names)                                                               0.100     2.224
new_n3959_1.out[0] (.names)                                                              0.235     2.459
new_n3962.in[0] (.names)                                                                 0.100     2.559
new_n3962.out[0] (.names)                                                                0.235     2.794
new_n3965.in[0] (.names)                                                                 0.100     2.894
new_n3965.out[0] (.names)                                                                0.235     3.129
new_n3968_1.in[0] (.names)                                                               0.100     3.229
new_n3968_1.out[0] (.names)                                                              0.235     3.464
new_n3971.in[0] (.names)                                                                 0.478     3.942
new_n3971.out[0] (.names)                                                                0.235     4.177
new_n3974_1.in[0] (.names)                                                               0.100     4.277
new_n3974_1.out[0] (.names)                                                              0.235     4.512
new_n3977.in[0] (.names)                                                                 0.100     4.612
new_n3977.out[0] (.names)                                                                0.235     4.847
new_n3976.in[1] (.names)                                                                 0.481     5.328
new_n3976.out[0] (.names)                                                                0.235     5.563
n3328.in[2] (.names)                                                                     0.485     6.048
n3328.out[0] (.names)                                                                    0.235     6.283
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     6.283
data arrival time                                                                                  6.283

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.283
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.307


#Path 96
Startpoint: $sdffe~37^Q~0.Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$sdffe~37^Q~0.clk[0] (.latch)                                                            0.042     0.042
$sdffe~37^Q~0.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
new_n4175.in[5] (.names)                                                                 0.794     0.961
new_n4175.out[0] (.names)                                                                0.261     1.222
new_n4181.in[0] (.names)                                                                 0.100     1.322
new_n4181.out[0] (.names)                                                                0.235     1.557
new_n4184_1.in[0] (.names)                                                               0.100     1.657
new_n4184_1.out[0] (.names)                                                              0.235     1.892
new_n4186.in[0] (.names)                                                                 0.100     1.992
new_n4186.out[0] (.names)                                                                0.235     2.227
new_n4192.in[0] (.names)                                                                 0.100     2.327
new_n4192.out[0] (.names)                                                                0.235     2.562
new_n4195.in[0] (.names)                                                                 0.620     3.182
new_n4195.out[0] (.names)                                                                0.235     3.417
new_n4198_1.in[0] (.names)                                                               0.100     3.517
new_n4198_1.out[0] (.names)                                                              0.235     3.752
new_n4201.in[0] (.names)                                                                 0.100     3.852
new_n4201.out[0] (.names)                                                                0.235     4.087
new_n4204_1.in[0] (.names)                                                               0.100     4.187
new_n4204_1.out[0] (.names)                                                              0.235     4.422
new_n4207.in[0] (.names)                                                                 0.100     4.522
new_n4207.out[0] (.names)                                                                0.235     4.757
new_n4210.in[0] (.names)                                                                 0.100     4.857
new_n4210.out[0] (.names)                                                                0.235     5.092
new_n4209_1.in[1] (.names)                                                               0.100     5.192
new_n4209_1.out[0] (.names)                                                              0.235     5.427
n3813.in[2] (.names)                                                                     0.483     5.910
n3813.out[0] (.names)                                                                    0.235     6.145
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.145
data arrival time                                                                                  6.145

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.145
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.169


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.636     0.802
new_n2771.out[0] (.names)                                                                                                             0.235     1.037
new_n2804_1.in[0] (.names)                                                                                                            0.337     1.374
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.609
new_n2803_1.in[1] (.names)                                                                                                            0.478     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.627     2.975
new_n2802.out[0] (.names)                                                                                                             0.235     3.210
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.310
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.545
new_n2809_1.in[4] (.names)                                                                                                            0.475     4.019
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.280
new_n2822.in[0] (.names)                                                                                                              0.479     4.759
new_n2822.out[0] (.names)                                                                                                             0.235     4.994
new_n2821.in[1] (.names)                                                                                                              0.100     5.094
new_n2821.out[0] (.names)                                                                                                             0.261     5.355
n303.in[2] (.names)                                                                                                                   0.480     5.835
n303.out[0] (.names)                                                                                                                  0.235     6.070
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     6.070
data arrival time                                                                                                                               6.070

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.070
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.094


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4077.in[0] (.names)                                                                 0.615     4.731
new_n4077.out[0] (.names)                                                                0.235     4.966
new_n4076.in[2] (.names)                                                                 0.481     5.447
new_n4076.out[0] (.names)                                                                0.261     5.708
n3488.in[3] (.names)                                                                     0.100     5.808
n3488.out[0] (.names)                                                                    0.235     6.043
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     6.043
data arrival time                                                                                  6.043

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.043
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.067


#Path 99
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.340     1.605
new_n3310.out[0] (.names)                                                                0.235     1.840
new_n3316.in[0] (.names)                                                                 0.855     2.695
new_n3316.out[0] (.names)                                                                0.235     2.930
new_n3319_1.in[0] (.names)                                                               0.100     3.030
new_n3319_1.out[0] (.names)                                                              0.235     3.265
new_n3322.in[0] (.names)                                                                 0.100     3.365
new_n3322.out[0] (.names)                                                                0.235     3.600
new_n3325.in[0] (.names)                                                                 0.100     3.700
new_n3325.out[0] (.names)                                                                0.235     3.935
new_n3328_1.in[0] (.names)                                                               0.100     4.035
new_n3328_1.out[0] (.names)                                                              0.235     4.270
new_n3331.in[0] (.names)                                                                 0.100     4.370
new_n3331.out[0] (.names)                                                                0.235     4.605
new_n3334_1.in[0] (.names)                                                               0.100     4.705
new_n3334_1.out[0] (.names)                                                              0.235     4.940
new_n3333_1.in[2] (.names)                                                               0.479     5.419
new_n3333_1.out[0] (.names)                                                              0.261     5.680
n641.in[3] (.names)                                                                      0.100     5.780
n641.out[0] (.names)                                                                     0.235     6.015
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     6.015
data arrival time                                                                                  6.015

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.015
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.039


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.643     0.810
new_n4044_1.out[0] (.names)                                                              0.261     1.071
new_n4050.in[0] (.names)                                                                 0.466     1.537
new_n4050.out[0] (.names)                                                                0.235     1.772
new_n4053_1.in[0] (.names)                                                               0.100     1.872
new_n4053_1.out[0] (.names)                                                              0.235     2.107
new_n4058_1.in[0] (.names)                                                               0.100     2.207
new_n4058_1.out[0] (.names)                                                              0.235     2.442
new_n4062.in[0] (.names)                                                                 0.100     2.542
new_n4062.out[0] (.names)                                                                0.235     2.777
new_n4065.in[0] (.names)                                                                 0.100     2.877
new_n4065.out[0] (.names)                                                                0.235     3.112
new_n4068_1.in[0] (.names)                                                               0.100     3.212
new_n4068_1.out[0] (.names)                                                              0.235     3.447
new_n4071.in[0] (.names)                                                                 0.100     3.547
new_n4071.out[0] (.names)                                                                0.235     3.782
new_n4074_1.in[0] (.names)                                                               0.100     3.882
new_n4074_1.out[0] (.names)                                                              0.235     4.117
new_n4073_1.in[1] (.names)                                                               0.615     4.731
new_n4073_1.out[0] (.names)                                                              0.235     4.966
n3483.in[2] (.names)                                                                     0.623     5.590
n3483.out[0] (.names)                                                                    0.235     5.825
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     5.825
data arrival time                                                                                  5.825

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.825
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.848


#End of timing report
