<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Radar_VHDL\gowin\ul\impl\gwsynthesis\ul.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Radar_VHDL\gowin\ul\src\ul.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 11 13:53:03 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>188</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>153</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>78</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>eh/n98_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>97.016(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n98_6!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-38.619</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_0_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>55.692</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-37.516</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_1_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>54.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-32.525</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_2_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>49.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-27.199</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_3_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>44.272</td>
</tr>
<tr>
<td>5</td>
<td>9.692</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.011</td>
</tr>
<tr>
<td>6</td>
<td>10.461</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_20_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.242</td>
</tr>
<tr>
<td>7</td>
<td>10.972</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_21_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.731</td>
</tr>
<tr>
<td>8</td>
<td>11.003</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_19_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.701</td>
</tr>
<tr>
<td>9</td>
<td>11.108</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_18_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.595</td>
</tr>
<tr>
<td>10</td>
<td>11.307</td>
<td>eh/b_s0/D</td>
<td>eh/b_s0/D</td>
<td>n98_6:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-3.610</td>
<td>1.976</td>
</tr>
<tr>
<td>11</td>
<td>11.763</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_0_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.205</td>
</tr>
<tr>
<td>12</td>
<td>11.788</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt1_0_s1/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.179</td>
</tr>
<tr>
<td>13</td>
<td>12.022</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_17_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.682</td>
</tr>
<tr>
<td>14</td>
<td>12.029</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_2_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.939</td>
</tr>
<tr>
<td>15</td>
<td>12.029</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_6_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.939</td>
</tr>
<tr>
<td>16</td>
<td>12.029</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_20_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.939</td>
</tr>
<tr>
<td>17</td>
<td>12.029</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_22_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.939</td>
</tr>
<tr>
<td>18</td>
<td>12.032</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_1_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.936</td>
</tr>
<tr>
<td>19</td>
<td>12.054</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt1_1_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.914</td>
</tr>
<tr>
<td>20</td>
<td>12.054</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt1_2_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.914</td>
</tr>
<tr>
<td>21</td>
<td>12.054</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt1_3_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.914</td>
</tr>
<tr>
<td>22</td>
<td>12.054</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt1_4_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.914</td>
</tr>
<tr>
<td>23</td>
<td>12.054</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt1_5_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.914</td>
</tr>
<tr>
<td>24</td>
<td>12.295</td>
<td>eh/count_1_s3/Q</td>
<td>eh/count_17_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.408</td>
</tr>
<tr>
<td>25</td>
<td>12.304</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_9_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.664</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.441</td>
<td>eh/b_s0/D</td>
<td>eh/b_s0/D</td>
<td>n98_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.638</td>
<td>1.228</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>cv/cnt2_19_s1/Q</td>
<td>cv/cnt2_19_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>cv/cnt2_22_s1/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>cv/clk2_s0/Q</td>
<td>cv/clk2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>eh/count_0_s3/Q</td>
<td>eh/count_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>eh/count_12_s3/Q</td>
<td>eh/count_12_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>eh/count_5_s1/Q</td>
<td>eh/count_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>eh/count_8_s1/Q</td>
<td>eh/count_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>eh/count_11_s1/Q</td>
<td>eh/count_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>eh/count_13_s1/Q</td>
<td>eh/count_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_1_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>cv/cnt2_2_s1/Q</td>
<td>cv/cnt2_2_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>cv/cnt2_7_s1/Q</td>
<td>cv/cnt2_7_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>14</td>
<td>0.525</td>
<td>cv/cnt2_8_s1/Q</td>
<td>cv/cnt2_8_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>cv/cnt2_12_s1/Q</td>
<td>cv/cnt2_12_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>cv/cnt2_13_s1/Q</td>
<td>cv/cnt2_13_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.525</td>
<td>cv/cnt2_16_s1/Q</td>
<td>cv/cnt2_16_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>18</td>
<td>0.525</td>
<td>cv/cnt2_21_s1/Q</td>
<td>cv/cnt2_21_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>19</td>
<td>0.526</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_0_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>20</td>
<td>0.526</td>
<td>cv/cnt2_4_s1/Q</td>
<td>cv/cnt2_4_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>21</td>
<td>0.526</td>
<td>cv/cnt2_10_s1/Q</td>
<td>cv/cnt2_10_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>22</td>
<td>0.526</td>
<td>cv/cnt2_17_s1/Q</td>
<td>cv/cnt2_17_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>23</td>
<td>0.526</td>
<td>eh/count_4_s3/Q</td>
<td>eh/count_4_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>24</td>
<td>0.526</td>
<td>eh/count_15_s3/Q</td>
<td>eh/count_15_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>25</td>
<td>0.541</td>
<td>cv/cnt1_2_s0/Q</td>
<td>cv/cnt1_2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_13_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_2_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_6_s3</td>
</tr>
<tr>
<td>5</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_7_s3</td>
</tr>
<tr>
<td>8</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_5_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-38.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>59.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.543</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>dis/n117_s339/I0</td>
</tr>
<tr>
<td>6.308</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s339/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>dis/n117_s346/I2</td>
</tr>
<tr>
<td>8.166</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s346/F</td>
</tr>
<tr>
<td>8.423</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>dis/n117_s342/I0</td>
</tr>
<tr>
<td>9.209</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s342/F</td>
</tr>
<tr>
<td>9.526</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>dis/n117_s291/I0</td>
</tr>
<tr>
<td>10.135</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s291/F</td>
</tr>
<tr>
<td>11.232</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>dis/n117_s249/I0</td>
</tr>
<tr>
<td>12.046</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s249/F</td>
</tr>
<tr>
<td>13.143</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/n117_s430/I0</td>
</tr>
<tr>
<td>13.957</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s430/F</td>
</tr>
<tr>
<td>14.582</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>dis/n117_s308/I1</td>
</tr>
<tr>
<td>15.191</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s308/F</td>
</tr>
<tr>
<td>16.755</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>dis/n117_s424/I3</td>
</tr>
<tr>
<td>17.515</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s424/F</td>
</tr>
<tr>
<td>17.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>dis/n117_s198/I2</td>
</tr>
<tr>
<td>18.640</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s198/F</td>
</tr>
<tr>
<td>19.509</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>dis/n117_s199/I0</td>
</tr>
<tr>
<td>19.973</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s199/F</td>
</tr>
<tr>
<td>20.842</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dis/n117_s268/I0</td>
</tr>
<tr>
<td>21.656</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s268/F</td>
</tr>
<tr>
<td>22.505</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>dis/n117_s207/I1</td>
</tr>
<tr>
<td>23.265</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s207/F</td>
</tr>
<tr>
<td>23.577</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>dis/n117_s143/I1</td>
</tr>
<tr>
<td>24.391</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s143/F</td>
</tr>
<tr>
<td>25.757</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>dis/n117_s148/I2</td>
</tr>
<tr>
<td>26.571</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s148/F</td>
</tr>
<tr>
<td>27.567</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>dis/n117_s161/I2</td>
</tr>
<tr>
<td>28.332</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s161/F</td>
</tr>
<tr>
<td>29.301</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>dis/n117_s110/I0</td>
</tr>
<tr>
<td>29.765</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s110/F</td>
</tr>
<tr>
<td>30.370</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>dis/n117_s62/I1</td>
</tr>
<tr>
<td>31.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s62/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>dis/n117_s413/I3</td>
</tr>
<tr>
<td>32.623</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s413/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>dis/n117_s98/I2</td>
</tr>
<tr>
<td>34.424</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s98/F</td>
</tr>
<tr>
<td>35.522</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>dis/n117_s91/I2</td>
</tr>
<tr>
<td>36.336</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s91/F</td>
</tr>
<tr>
<td>37.797</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dis/n118_s61/I2</td>
</tr>
<tr>
<td>38.562</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s61/F</td>
</tr>
<tr>
<td>40.014</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>dis/n117_s87/I2</td>
</tr>
<tr>
<td>40.828</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s87/F</td>
</tr>
<tr>
<td>41.432</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>dis/n117_s48/I1</td>
</tr>
<tr>
<td>42.197</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s48/F</td>
</tr>
<tr>
<td>42.797</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>dis/n117_s30/I0</td>
</tr>
<tr>
<td>43.561</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s30/F</td>
</tr>
<tr>
<td>44.169</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>dis/n118_s72/I3</td>
</tr>
<tr>
<td>44.984</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s72/F</td>
</tr>
<tr>
<td>46.065</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>dis/n118_s51/I3</td>
</tr>
<tr>
<td>46.659</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s51/F</td>
</tr>
<tr>
<td>46.970</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n118_s28/I0</td>
</tr>
<tr>
<td>47.579</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s28/F</td>
</tr>
<tr>
<td>49.390</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>dis/n118_s18/I1</td>
</tr>
<tr>
<td>50.155</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s18/F</td>
</tr>
<tr>
<td>51.125</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td>dis/n118_s14/I3</td>
</tr>
<tr>
<td>51.735</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s14/F</td>
</tr>
<tr>
<td>52.500</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>dis/n120_s105/I3</td>
</tr>
<tr>
<td>53.109</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">dis/n120_s105/F</td>
</tr>
<tr>
<td>53.961</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>dis/n120_s108/I1</td>
</tr>
<tr>
<td>54.776</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n120_s108/F</td>
</tr>
<tr>
<td>55.731</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>dis/n120_s100/I0</td>
</tr>
<tr>
<td>56.340</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">dis/n120_s100/F</td>
</tr>
<tr>
<td>56.948</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td>dis/n120_s118/I1</td>
</tr>
<tr>
<td>57.763</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[3][B]</td>
<td style=" background: #97FFFF;">dis/n120_s118/F</td>
</tr>
<tr>
<td>57.767</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>dis/n120_s77/I3</td>
</tr>
<tr>
<td>58.527</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">dis/n120_s77/F</td>
</tr>
<tr>
<td>58.837</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>dis/n120_s75/I1</td>
</tr>
<tr>
<td>59.301</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">dis/n120_s75/F</td>
</tr>
<tr>
<td>59.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">dis/distance_m_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C31[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>dis/distance_m_0_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>dis/distance_m_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>36</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 25.462, 45.719%; route: 29.991, 53.851%; tC2Q: 0.240, 0.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-37.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.543</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>dis/n117_s339/I0</td>
</tr>
<tr>
<td>6.308</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s339/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>dis/n117_s346/I2</td>
</tr>
<tr>
<td>8.166</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s346/F</td>
</tr>
<tr>
<td>8.423</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>dis/n117_s342/I0</td>
</tr>
<tr>
<td>9.209</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s342/F</td>
</tr>
<tr>
<td>9.526</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>dis/n117_s291/I0</td>
</tr>
<tr>
<td>10.135</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s291/F</td>
</tr>
<tr>
<td>11.232</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>dis/n117_s249/I0</td>
</tr>
<tr>
<td>12.046</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s249/F</td>
</tr>
<tr>
<td>13.143</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/n117_s430/I0</td>
</tr>
<tr>
<td>13.957</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s430/F</td>
</tr>
<tr>
<td>14.582</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>dis/n117_s308/I1</td>
</tr>
<tr>
<td>15.191</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s308/F</td>
</tr>
<tr>
<td>16.755</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>dis/n117_s424/I3</td>
</tr>
<tr>
<td>17.515</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s424/F</td>
</tr>
<tr>
<td>17.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>dis/n117_s198/I2</td>
</tr>
<tr>
<td>18.640</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s198/F</td>
</tr>
<tr>
<td>19.509</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>dis/n117_s199/I0</td>
</tr>
<tr>
<td>19.973</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s199/F</td>
</tr>
<tr>
<td>20.842</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dis/n117_s268/I0</td>
</tr>
<tr>
<td>21.656</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s268/F</td>
</tr>
<tr>
<td>22.505</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>dis/n117_s207/I1</td>
</tr>
<tr>
<td>23.265</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s207/F</td>
</tr>
<tr>
<td>23.577</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>dis/n117_s143/I1</td>
</tr>
<tr>
<td>24.391</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s143/F</td>
</tr>
<tr>
<td>25.757</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>dis/n117_s148/I2</td>
</tr>
<tr>
<td>26.571</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s148/F</td>
</tr>
<tr>
<td>27.567</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>dis/n117_s161/I2</td>
</tr>
<tr>
<td>28.332</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s161/F</td>
</tr>
<tr>
<td>29.301</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>dis/n117_s110/I0</td>
</tr>
<tr>
<td>29.765</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s110/F</td>
</tr>
<tr>
<td>30.370</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>dis/n117_s62/I1</td>
</tr>
<tr>
<td>31.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s62/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>dis/n117_s413/I3</td>
</tr>
<tr>
<td>32.623</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s413/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>dis/n117_s98/I2</td>
</tr>
<tr>
<td>34.424</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s98/F</td>
</tr>
<tr>
<td>35.522</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>dis/n117_s91/I2</td>
</tr>
<tr>
<td>36.336</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s91/F</td>
</tr>
<tr>
<td>37.797</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dis/n118_s61/I2</td>
</tr>
<tr>
<td>38.562</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s61/F</td>
</tr>
<tr>
<td>40.014</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>dis/n117_s87/I2</td>
</tr>
<tr>
<td>40.828</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s87/F</td>
</tr>
<tr>
<td>41.432</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>dis/n117_s48/I1</td>
</tr>
<tr>
<td>42.197</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s48/F</td>
</tr>
<tr>
<td>42.797</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>dis/n117_s30/I0</td>
</tr>
<tr>
<td>43.561</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s30/F</td>
</tr>
<tr>
<td>44.169</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>dis/n118_s72/I3</td>
</tr>
<tr>
<td>44.984</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s72/F</td>
</tr>
<tr>
<td>46.065</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>dis/n118_s51/I3</td>
</tr>
<tr>
<td>46.659</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s51/F</td>
</tr>
<tr>
<td>46.970</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n118_s28/I0</td>
</tr>
<tr>
<td>47.579</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s28/F</td>
</tr>
<tr>
<td>49.390</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>dis/n118_s18/I1</td>
</tr>
<tr>
<td>50.155</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s18/F</td>
</tr>
<tr>
<td>51.125</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td>dis/n118_s14/I3</td>
</tr>
<tr>
<td>51.735</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s14/F</td>
</tr>
<tr>
<td>52.629</td>
<td>0.894</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][B]</td>
<td>dis/n119_s43/I1</td>
</tr>
<tr>
<td>53.394</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C26[2][B]</td>
<td style=" background: #97FFFF;">dis/n119_s43/F</td>
</tr>
<tr>
<td>53.772</td>
<td>0.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>dis/n119_s30/I0</td>
</tr>
<tr>
<td>54.537</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">dis/n119_s30/F</td>
</tr>
<tr>
<td>54.786</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>dis/n119_s24/I3</td>
</tr>
<tr>
<td>55.551</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n119_s24/F</td>
</tr>
<tr>
<td>56.514</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>dis/n119_s73/I0</td>
</tr>
<tr>
<td>57.123</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n119_s73/F</td>
</tr>
<tr>
<td>58.198</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">dis/distance_m_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C31[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>dis/distance_m_1_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>dis/distance_m_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 24.294, 44.503%; route: 30.055, 55.058%; tC2Q: 0.240, 0.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-32.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.543</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>dis/n117_s339/I0</td>
</tr>
<tr>
<td>6.308</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s339/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>dis/n117_s346/I2</td>
</tr>
<tr>
<td>8.166</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s346/F</td>
</tr>
<tr>
<td>8.423</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>dis/n117_s342/I0</td>
</tr>
<tr>
<td>9.209</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s342/F</td>
</tr>
<tr>
<td>9.526</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>dis/n117_s291/I0</td>
</tr>
<tr>
<td>10.135</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s291/F</td>
</tr>
<tr>
<td>11.232</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>dis/n117_s249/I0</td>
</tr>
<tr>
<td>12.046</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s249/F</td>
</tr>
<tr>
<td>13.143</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/n117_s430/I0</td>
</tr>
<tr>
<td>13.957</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s430/F</td>
</tr>
<tr>
<td>14.582</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>dis/n117_s308/I1</td>
</tr>
<tr>
<td>15.191</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s308/F</td>
</tr>
<tr>
<td>16.755</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>dis/n117_s424/I3</td>
</tr>
<tr>
<td>17.515</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s424/F</td>
</tr>
<tr>
<td>17.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>dis/n117_s198/I2</td>
</tr>
<tr>
<td>18.640</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s198/F</td>
</tr>
<tr>
<td>19.509</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>dis/n117_s199/I0</td>
</tr>
<tr>
<td>19.973</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s199/F</td>
</tr>
<tr>
<td>20.842</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dis/n117_s268/I0</td>
</tr>
<tr>
<td>21.656</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s268/F</td>
</tr>
<tr>
<td>22.505</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>dis/n117_s207/I1</td>
</tr>
<tr>
<td>23.265</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s207/F</td>
</tr>
<tr>
<td>23.577</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>dis/n117_s143/I1</td>
</tr>
<tr>
<td>24.391</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s143/F</td>
</tr>
<tr>
<td>25.757</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>dis/n117_s148/I2</td>
</tr>
<tr>
<td>26.571</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s148/F</td>
</tr>
<tr>
<td>27.567</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>dis/n117_s161/I2</td>
</tr>
<tr>
<td>28.332</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s161/F</td>
</tr>
<tr>
<td>29.301</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>dis/n117_s110/I0</td>
</tr>
<tr>
<td>29.765</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s110/F</td>
</tr>
<tr>
<td>30.370</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>dis/n117_s62/I1</td>
</tr>
<tr>
<td>31.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s62/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>dis/n117_s413/I3</td>
</tr>
<tr>
<td>32.623</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s413/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>dis/n117_s98/I2</td>
</tr>
<tr>
<td>34.424</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s98/F</td>
</tr>
<tr>
<td>35.522</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>dis/n117_s91/I2</td>
</tr>
<tr>
<td>36.336</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s91/F</td>
</tr>
<tr>
<td>37.797</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dis/n118_s61/I2</td>
</tr>
<tr>
<td>38.562</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s61/F</td>
</tr>
<tr>
<td>40.014</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>dis/n117_s87/I2</td>
</tr>
<tr>
<td>40.828</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s87/F</td>
</tr>
<tr>
<td>41.432</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>dis/n117_s48/I1</td>
</tr>
<tr>
<td>42.197</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s48/F</td>
</tr>
<tr>
<td>42.797</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>dis/n117_s30/I0</td>
</tr>
<tr>
<td>43.561</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s30/F</td>
</tr>
<tr>
<td>44.169</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>dis/n118_s72/I3</td>
</tr>
<tr>
<td>44.984</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s72/F</td>
</tr>
<tr>
<td>46.065</td>
<td>1.081</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td>dis/n118_s51/I3</td>
</tr>
<tr>
<td>46.659</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C26[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s51/F</td>
</tr>
<tr>
<td>46.970</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n118_s28/I0</td>
</tr>
<tr>
<td>47.579</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s28/F</td>
</tr>
<tr>
<td>49.390</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>dis/n118_s18/I1</td>
</tr>
<tr>
<td>50.155</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n118_s18/F</td>
</tr>
<tr>
<td>51.125</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td>dis/n118_s14/I3</td>
</tr>
<tr>
<td>51.735</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s14/F</td>
</tr>
<tr>
<td>53.207</td>
<td>1.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">dis/distance_m_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C31[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>dis/distance_m_2_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>dis/distance_m_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.390, 43.128%; route: 27.967, 56.389%; tC2Q: 0.240, 0.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>5.543</td>
<td>1.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[2][B]</td>
<td>dis/n117_s339/I0</td>
</tr>
<tr>
<td>6.308</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C17[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s339/F</td>
</tr>
<tr>
<td>7.401</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>dis/n117_s346/I2</td>
</tr>
<tr>
<td>8.166</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C16[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s346/F</td>
</tr>
<tr>
<td>8.423</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>dis/n117_s342/I0</td>
</tr>
<tr>
<td>9.209</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s342/F</td>
</tr>
<tr>
<td>9.526</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>dis/n117_s291/I0</td>
</tr>
<tr>
<td>10.135</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s291/F</td>
</tr>
<tr>
<td>11.232</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>dis/n117_s249/I0</td>
</tr>
<tr>
<td>12.046</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s249/F</td>
</tr>
<tr>
<td>13.143</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/n117_s430/I0</td>
</tr>
<tr>
<td>13.957</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s430/F</td>
</tr>
<tr>
<td>14.582</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>dis/n117_s308/I1</td>
</tr>
<tr>
<td>15.191</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s308/F</td>
</tr>
<tr>
<td>16.755</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>dis/n117_s424/I3</td>
</tr>
<tr>
<td>17.515</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s424/F</td>
</tr>
<tr>
<td>17.825</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>dis/n117_s198/I2</td>
</tr>
<tr>
<td>18.640</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s198/F</td>
</tr>
<tr>
<td>19.509</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>dis/n117_s199/I0</td>
</tr>
<tr>
<td>19.973</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C18[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s199/F</td>
</tr>
<tr>
<td>20.842</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dis/n117_s268/I0</td>
</tr>
<tr>
<td>21.656</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s268/F</td>
</tr>
<tr>
<td>22.505</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[3][B]</td>
<td>dis/n117_s207/I1</td>
</tr>
<tr>
<td>23.265</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s207/F</td>
</tr>
<tr>
<td>23.577</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>dis/n117_s143/I1</td>
</tr>
<tr>
<td>24.391</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>22</td>
<td>R7C20[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s143/F</td>
</tr>
<tr>
<td>25.757</td>
<td>1.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[3][A]</td>
<td>dis/n117_s148/I2</td>
</tr>
<tr>
<td>26.571</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C22[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s148/F</td>
</tr>
<tr>
<td>27.567</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>dis/n117_s161/I2</td>
</tr>
<tr>
<td>28.332</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C23[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s161/F</td>
</tr>
<tr>
<td>29.301</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>dis/n117_s110/I0</td>
</tr>
<tr>
<td>29.765</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s110/F</td>
</tr>
<tr>
<td>30.370</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>dis/n117_s62/I1</td>
</tr>
<tr>
<td>31.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s62/F</td>
</tr>
<tr>
<td>31.809</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[1][A]</td>
<td>dis/n117_s413/I3</td>
</tr>
<tr>
<td>32.623</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R8C22[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s413/F</td>
</tr>
<tr>
<td>33.610</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>dis/n117_s98/I2</td>
</tr>
<tr>
<td>34.424</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s98/F</td>
</tr>
<tr>
<td>35.522</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][B]</td>
<td>dis/n117_s91/I2</td>
</tr>
<tr>
<td>36.336</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C26[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s91/F</td>
</tr>
<tr>
<td>37.797</td>
<td>1.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>dis/n118_s61/I2</td>
</tr>
<tr>
<td>38.562</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s61/F</td>
</tr>
<tr>
<td>40.014</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][B]</td>
<td>dis/n117_s87/I2</td>
</tr>
<tr>
<td>40.828</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C27[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s87/F</td>
</tr>
<tr>
<td>41.432</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>dis/n117_s48/I1</td>
</tr>
<tr>
<td>42.197</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s48/F</td>
</tr>
<tr>
<td>42.797</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>dis/n117_s30/I0</td>
</tr>
<tr>
<td>43.561</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s30/F</td>
</tr>
<tr>
<td>44.424</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[0][B]</td>
<td>dis/n117_s24/I3</td>
</tr>
<tr>
<td>45.239</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C26[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s24/F</td>
</tr>
<tr>
<td>45.849</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>dis/n117_s23/I0</td>
</tr>
<tr>
<td>46.313</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>47.881</td>
<td>1.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">dis/distance_m_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C31[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>dis/distance_m_3_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>dis/distance_m_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.277, 43.543%; route: 24.755, 55.916%; tC2Q: 0.240, 0.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/n81_s2/I1</td>
</tr>
<tr>
<td>15.531</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n81_s2/F</td>
</tr>
<tr>
<td>16.139</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>cv/n78_s2/I3</td>
</tr>
<tr>
<td>16.953</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>17.574</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>cv/n76_s2/I3</td>
</tr>
<tr>
<td>18.038</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n76_s2/F</td>
</tr>
<tr>
<td>18.638</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.453</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.461</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.225</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.238</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>21.052</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.419</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cv/n65_s3/I3</td>
</tr>
<tr>
<td>21.882</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cv/n65_s3/F</td>
</tr>
<tr>
<td>22.197</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>cv/n64_s2/I2</td>
</tr>
<tr>
<td>23.011</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">cv/n64_s2/F</td>
</tr>
<tr>
<td>23.016</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/n64_s1/I1</td>
</tr>
<tr>
<td>23.780</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>23.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.528, 65.210%; route: 3.143, 31.398%; tC2Q: 0.340, 3.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/n81_s2/I1</td>
</tr>
<tr>
<td>15.531</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n81_s2/F</td>
</tr>
<tr>
<td>16.139</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>cv/n78_s2/I3</td>
</tr>
<tr>
<td>16.953</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>17.574</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>cv/n76_s2/I3</td>
</tr>
<tr>
<td>18.038</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n76_s2/F</td>
</tr>
<tr>
<td>18.638</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.453</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.461</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.225</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.238</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>21.052</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.419</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cv/n65_s3/I3</td>
</tr>
<tr>
<td>21.882</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cv/n65_s3/F</td>
</tr>
<tr>
<td>22.197</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cv/n66_s1/I2</td>
</tr>
<tr>
<td>23.011</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cv/n66_s1/F</td>
</tr>
<tr>
<td>23.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cv/cnt2_20_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cv/cnt2_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.763, 62.360%; route: 3.139, 33.966%; tC2Q: 0.340, 3.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/n81_s2/I1</td>
</tr>
<tr>
<td>15.531</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n81_s2/F</td>
</tr>
<tr>
<td>16.139</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>cv/n78_s2/I3</td>
</tr>
<tr>
<td>16.953</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>17.574</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>cv/n76_s2/I3</td>
</tr>
<tr>
<td>18.038</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n76_s2/F</td>
</tr>
<tr>
<td>18.638</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.453</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.461</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.225</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.238</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>21.052</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.419</td>
<td>0.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][A]</td>
<td>cv/n65_s3/I3</td>
</tr>
<tr>
<td>21.883</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C30[3][A]</td>
<td style=" background: #97FFFF;">cv/n65_s3/F</td>
</tr>
<tr>
<td>21.891</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>cv/n65_s1/I1</td>
</tr>
<tr>
<td>22.500</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">cv/n65_s1/F</td>
</tr>
<tr>
<td>22.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.559, 63.668%; route: 2.833, 32.442%; tC2Q: 0.340, 3.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/n81_s2/I1</td>
</tr>
<tr>
<td>15.531</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n81_s2/F</td>
</tr>
<tr>
<td>16.139</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>cv/n78_s2/I3</td>
</tr>
<tr>
<td>16.953</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>17.574</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>cv/n76_s2/I3</td>
</tr>
<tr>
<td>18.038</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n76_s2/F</td>
</tr>
<tr>
<td>18.638</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.453</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.461</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.225</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.238</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>21.052</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.655</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/n67_s1/I1</td>
</tr>
<tr>
<td>22.470</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n67_s1/F</td>
</tr>
<tr>
<td>22.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/cnt2_19_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/cnt2_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.300, 60.919%; route: 3.061, 35.178%; tC2Q: 0.340, 3.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/n81_s2/I1</td>
</tr>
<tr>
<td>15.531</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n81_s2/F</td>
</tr>
<tr>
<td>16.139</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>cv/n78_s2/I3</td>
</tr>
<tr>
<td>16.953</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>17.574</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>cv/n76_s2/I3</td>
</tr>
<tr>
<td>18.038</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n76_s2/F</td>
</tr>
<tr>
<td>18.638</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.453</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.461</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.225</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.238</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>21.052</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.901</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>cv/n68_s1/I1</td>
</tr>
<tr>
<td>22.364</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n68_s1/F</td>
</tr>
<tr>
<td>22.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>cv/cnt2_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.950, 57.588%; route: 3.306, 38.461%; tC2Q: 0.340, 3.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R14C31[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>11.976</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">eh/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>eh/b_s0/CLK</td>
</tr>
<tr>
<td>23.580</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>23.283</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.976, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.077</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.837</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>21.974</td>
<td>1.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 61.999%; route: 2.778, 33.862%; tC2Q: 0.340, 4.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.304</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.091</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>21.949</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td style=" font-weight:bold;">cv/cnt1_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cv/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[2][A]</td>
<td>cv/cnt1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 62.509%; route: 2.727, 33.339%; tC2Q: 0.340, 4.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cv/n81_s2/I1</td>
</tr>
<tr>
<td>15.531</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n81_s2/F</td>
</tr>
<tr>
<td>16.139</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][B]</td>
<td>cv/n78_s2/I3</td>
</tr>
<tr>
<td>16.953</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[0][B]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>17.574</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>cv/n76_s2/I3</td>
</tr>
<tr>
<td>18.038</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">cv/n76_s2/F</td>
</tr>
<tr>
<td>18.638</td>
<td>0.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[2][B]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.453</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C30[2][B]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.461</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>20.225</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C30[1][B]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.842</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>cv/n69_s2/I3</td>
</tr>
<tr>
<td>21.451</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n69_s2/F</td>
</tr>
<tr>
<td>21.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>cv/cnt2_17_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>cv/cnt2_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.281, 55.726%; route: 3.061, 39.853%; tC2Q: 0.340, 4.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.077</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.837</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>21.708</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 64.073%; route: 2.513, 31.649%; tC2Q: 0.340, 4.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.077</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.837</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>21.708</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cv/cnt2_6_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cv/cnt2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 64.073%; route: 2.513, 31.649%; tC2Q: 0.340, 4.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.077</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.837</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>21.708</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cv/cnt2_20_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cv/cnt2_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 64.073%; route: 2.513, 31.649%; tC2Q: 0.340, 4.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.077</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.837</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>21.708</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 64.073%; route: 2.513, 31.649%; tC2Q: 0.340, 4.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.077</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.837</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>21.705</td>
<td>0.868</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 64.100%; route: 2.509, 31.620%; tC2Q: 0.340, 4.280%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.304</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.091</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>21.683</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][B]</td>
<td style=" font-weight:bold;">cv/cnt1_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][B]</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[0][B]</td>
<td>cv/cnt1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 64.607%; route: 2.461, 31.102%; tC2Q: 0.340, 4.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.304</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.091</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>21.683</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 64.607%; route: 2.461, 31.102%; tC2Q: 0.340, 4.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.304</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.091</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>21.683</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[1][B]</td>
<td style=" font-weight:bold;">cv/cnt1_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][B]</td>
<td>cv/cnt1_3_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[1][B]</td>
<td>cv/cnt1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 64.607%; route: 2.461, 31.102%; tC2Q: 0.340, 4.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.304</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.091</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>21.683</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][A]</td>
<td style=" font-weight:bold;">cv/cnt1_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[2][A]</td>
<td>cv/cnt1_4_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[2][A]</td>
<td>cv/cnt1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 64.607%; route: 2.461, 31.102%; tC2Q: 0.340, 4.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.304</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.091</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C31[2][A]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>21.683</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][B]</td>
<td style=" font-weight:bold;">cv/cnt1_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[2][B]</td>
<td>cv/cnt1_5_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C30[2][B]</td>
<td>cv/cnt1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 64.607%; route: 2.461, 31.102%; tC2Q: 0.340, 4.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_17_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>eh/count_1_s3/CLK</td>
</tr>
<tr>
<td>3.949</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">eh/count_1_s3/Q</td>
</tr>
<tr>
<td>4.214</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>eh/n93_s2/I0</td>
</tr>
<tr>
<td>5.000</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">eh/n93_s2/F</td>
</tr>
<tr>
<td>5.316</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>eh/n90_s2/I3</td>
</tr>
<tr>
<td>6.081</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">eh/n90_s2/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>eh/n87_s2/I3</td>
</tr>
<tr>
<td>7.317</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">eh/n87_s2/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>eh/n85_s2/I2</td>
</tr>
<tr>
<td>7.793</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">eh/n85_s2/F</td>
</tr>
<tr>
<td>8.405</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>eh/n82_s2/I3</td>
</tr>
<tr>
<td>8.999</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">eh/n82_s2/F</td>
</tr>
<tr>
<td>9.312</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>eh/n80_s2/I2</td>
</tr>
<tr>
<td>10.098</td>
<td>0.786</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" background: #97FFFF;">eh/n80_s2/F</td>
</tr>
<tr>
<td>10.409</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>eh/n80_s4/I1</td>
</tr>
<tr>
<td>11.018</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">eh/n80_s4/F</td>
</tr>
<tr>
<td>11.018</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">eh/count_17_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>eh/count_17_s5/CLK</td>
</tr>
<tr>
<td>23.313</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>eh/count_17_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.613, 62.273%; route: 2.455, 33.142%; tC2Q: 0.340, 4.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>14.716</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cv/b_s9/I0</td>
</tr>
<tr>
<td>15.481</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>15.485</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.094</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.702</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.467</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.471</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.236</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.240</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>cv/b_s4/I1</td>
</tr>
<tr>
<td>19.054</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.058</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>19.667</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.077</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>20.837</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>21.433</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>cv/cnt2_9_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>cv/cnt2_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.087, 66.379%; route: 2.237, 29.190%; tC2Q: 0.340, 4.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R14C31[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>1.228</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">eh/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>eh/b_s0/CLK</td>
</tr>
<tr>
<td>2.668</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>2.668</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.228, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/cnt2_19_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_19_s1/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/n67_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n67_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/cnt2_19_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/cnt2_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/n64_s1/I0</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/clk2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/clk2_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cv/clk2_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n115_s0/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n115_s0/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cv/clk2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/clk2_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/count_0_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_0_s3/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/n97_s3/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">eh/n97_s3/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/count_0_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_12_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>eh/count_12_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">eh/count_12_s3/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>eh/n85_s4/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" background: #97FFFF;">eh/n85_s4/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td style=" font-weight:bold;">eh/count_12_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>eh/count_12_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[1][A]</td>
<td>eh/count_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>eh/count_5_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_5_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>eh/n92_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">eh/n92_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>eh/count_5_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>eh/count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>eh/count_8_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_8_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>eh/n89_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" background: #97FFFF;">eh/n89_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>eh/count_8_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>eh/count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>eh/count_11_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_11_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>eh/n86_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">eh/n86_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">eh/count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>eh/count_11_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>eh/count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>eh/count_13_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_13_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>eh/n84_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">eh/n84_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>eh/count_13_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>eh/count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/n85_s1/I1</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n85_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cv/cnt2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/n84_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n84_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_2_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cv/cnt2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/cnt2_7_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_7_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/n79_s1/I1</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n79_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/cnt2_7_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>cv/cnt2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/cnt2_8_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_8_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/n78_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n78_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/cnt2_8_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>cv/cnt2_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/cnt2_12_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_12_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/n74_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">cv/n74_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/cnt2_12_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>cv/cnt2_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>cv/cnt2_13_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_13_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>cv/n73_s1/I1</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">cv/n73_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>cv/cnt2_13_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>cv/cnt2_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>cv/n70_s1/I1</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n70_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>cv/cnt2_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>cv/n65_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">cv/n65_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>13.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/n86_s2/I0</td>
</tr>
<tr>
<td>13.468</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">cv/n86_s2/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cv/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s1/Q</td>
</tr>
<tr>
<td>13.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n82_s1/I1</td>
</tr>
<tr>
<td>13.468</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n82_s1/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/cnt2_4_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/cnt2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/cnt2_10_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_10_s1/Q</td>
</tr>
<tr>
<td>13.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/n76_s1/I1</td>
</tr>
<tr>
<td>13.468</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n76_s1/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/cnt2_10_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>cv/cnt2_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>cv/cnt2_17_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_17_s1/Q</td>
</tr>
<tr>
<td>13.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>cv/n69_s2/I1</td>
</tr>
<tr>
<td>13.468</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n69_s2/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>cv/cnt2_17_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>cv/cnt2_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_4_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>eh/count_4_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">eh/count_4_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>eh/n93_s4/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" background: #97FFFF;">eh/n93_s4/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">eh/count_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>eh/count_4_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>eh/count_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_15_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>eh/count_15_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_15_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>eh/n82_s4/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" background: #97FFFF;">eh/n82_s4/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_15_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>eh/count_15_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[1][A]</td>
<td>eh/count_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C30[1][A]</td>
<td>cv/n47_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" background: #97FFFF;">cv/n47_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>55</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[1][A]</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/b_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/b_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_13_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_2_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_6_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_6_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_6_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_7_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_7_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_7_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_5_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>55</td>
<td>clk_d</td>
<td>-38.619</td>
<td>1.280</td>
</tr>
<tr>
<td>51</td>
<td>n19_3</td>
<td>-36.895</td>
<td>1.500</td>
</tr>
<tr>
<td>37</td>
<td>b_7</td>
<td>11.763</td>
<td>0.660</td>
</tr>
<tr>
<td>23</td>
<td>cnt2_24_10</td>
<td>11.763</td>
<td>1.329</td>
</tr>
<tr>
<td>22</td>
<td>n117_150</td>
<td>-38.619</td>
<td>1.586</td>
</tr>
<tr>
<td>22</td>
<td>n117_30</td>
<td>-37.448</td>
<td>1.569</td>
</tr>
<tr>
<td>21</td>
<td>n118_21</td>
<td>-38.619</td>
<td>1.472</td>
</tr>
<tr>
<td>20</td>
<td>n118_71</td>
<td>-38.527</td>
<td>1.246</td>
</tr>
<tr>
<td>19</td>
<td>n117_47</td>
<td>-37.217</td>
<td>1.484</td>
</tr>
<tr>
<td>16</td>
<td>n117_206</td>
<td>-38.619</td>
<td>1.596</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C31</td>
<td>66.67%</td>
</tr>
<tr>
<td>R9C31</td>
<td>66.67%</td>
</tr>
<tr>
<td>R14C26</td>
<td>62.50%</td>
</tr>
<tr>
<td>R13C30</td>
<td>61.11%</td>
</tr>
<tr>
<td>R6C30</td>
<td>58.33%</td>
</tr>
<tr>
<td>R8C32</td>
<td>58.33%</td>
</tr>
<tr>
<td>R7C30</td>
<td>55.56%</td>
</tr>
<tr>
<td>R6C31</td>
<td>55.56%</td>
</tr>
<tr>
<td>R12C30</td>
<td>54.17%</td>
</tr>
<tr>
<td>R11C19</td>
<td>54.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
