Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,62
design__inferred_latch__count,0
design__instance__count,35193
design__instance__area,200615
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1101
design__max_cap_violation__count__corner:nom_tt_025C_1v80,2
power__internal__total,0.0018716392805799842
power__switching__total,0.0018764850683510303
power__leakage__total,2.190939909496592e-07
power__total,0.0037483435589820147
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.247102
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.247102
timing__hold__ws__corner:nom_tt_025C_1v80,0.312606
timing__setup__ws__corner:nom_tt_025C_1v80,57.108936
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.312606
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.983582
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,681
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1101
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.430897
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.430897
timing__hold__ws__corner:nom_ss_100C_1v60,0.901633
timing__setup__ws__corner:nom_ss_100C_1v60,53.775063
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.901633
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,80.879463
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1101
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,2
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.172224
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.172224
timing__hold__ws__corner:nom_ff_n40C_1v95,0.091913
timing__setup__ws__corner:nom_ff_n40C_1v95,58.189709
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.091913
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.67495
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,787
design__max_fanout_violation__count,1101
design__max_cap_violation__count,7
clock__skew__worst_hold,0.454499
clock__skew__worst_setup,0.164361
timing__hold__ws,0.091386
timing__setup__ws,53.736858
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.091386
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,80.364853
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 800.0
design__core__bbox,5.52 10.88 794.42 788.8
flow__warnings__count,1
flow__errors__count,0
design__io,610
design__die__area,640000
design__core__area,613701
design__instance__count__stdcell,35193
design__instance__area__stdcell,200615
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.326894
design__instance__utilization__stdcell,0.326894
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,608
design__io__hpwl,96306572
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,584891
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1257
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,15491
route__net__special,2
route__drc_errors__iter:1,16646
route__wirelength__iter:1,731493
route__drc_errors__iter:2,6414
route__wirelength__iter:2,725034
route__drc_errors__iter:3,6127
route__wirelength__iter:3,722853
route__drc_errors__iter:4,520
route__wirelength__iter:4,721453
route__drc_errors__iter:5,8
route__wirelength__iter:5,721388
route__drc_errors__iter:6,0
route__wirelength__iter:6,721387
route__drc_errors,0
route__wirelength,721387
route__vias,143916
route__vias__singlecut,143916
route__vias__multicut,0
design__disconnected_pin__count,323
design__critical_disconnected_pin__count,0
route__wirelength__max,1111.49
timing__unannotated_net__count__corner:nom_tt_025C_1v80,515
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,515
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,515
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1101
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.237719
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.237719
timing__hold__ws__corner:min_tt_025C_1v80,0.314326
timing__setup__ws__corner:min_tt_025C_1v80,57.130951
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314326
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.308502
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,515
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,511
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1101
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.413683
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.413683
timing__hold__ws__corner:min_ss_100C_1v60,0.893731
timing__setup__ws__corner:min_ss_100C_1v60,53.810314
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.893731
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,81.413284
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,515
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1101
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.164361
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.164361
timing__hold__ws__corner:min_ff_n40C_1v95,0.093864
timing__setup__ws__corner:min_ff_n40C_1v95,58.204216
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.093864
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.881279
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,515
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,33
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1101
design__max_cap_violation__count__corner:max_tt_025C_1v80,7
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.26285
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26285
timing__hold__ws__corner:max_tt_025C_1v80,0.311009
timing__setup__ws__corner:max_tt_025C_1v80,57.08551
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.311009
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.678841
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,515
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,787
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1101
design__max_cap_violation__count__corner:max_ss_100C_1v60,7
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.454499
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.454499
timing__hold__ws__corner:max_ss_100C_1v60,0.906657
timing__setup__ws__corner:max_ss_100C_1v60,53.736858
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.906657
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,80.364853
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,515
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1101
design__max_cap_violation__count__corner:max_ff_n40C_1v95,6
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.185286
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.185286
timing__hold__ws__corner:max_ff_n40C_1v95,0.091386
timing__setup__ws__corner:max_ff_n40C_1v95,58.174175
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.091386
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.478714
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,515
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,515
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79969
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.00031248
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000286178
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000122914
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000286178
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000012200000000000000083201674716537610265731927938759326934814453125
ir__drop__worst,0.00031199999999999999435174036221951610059477388858795166015625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
