$date
	Mon Nov 10 19:47:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_t_flipflop $end
$var wire 1 ! Q $end
$var reg 1 " T $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " T $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#5000
1#
#10000
0#
1"
0$
#15000
1!
1#
#20000
0#
#25000
0!
1#
#30000
0#
#35000
1!
1#
#40000
0#
#45000
0!
1#
#50000
0#
#55000
1!
1#
#60000
0#
#65000
0!
1#
#70000
0#
#75000
1!
1#
#80000
0#
#85000
0!
1#
#90000
0#
#95000
1!
1#
#100000
0#
#105000
0!
1#
#110000
0#
0"
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
1"
#155000
1!
1#
#160000
0#
#165000
0!
1#
#170000
0#
#175000
1!
1#
#180000
0#
#185000
0!
1#
#190000
0#
#195000
1!
1#
#200000
0#
#205000
0!
1#
#210000
0#
