#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed May 01 14:55:09 2019
# Process ID: 11176
# Current directory: C:/Users/alejandroe/Desktop/project update/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13976 C:\Users\alejandroe\Desktop\project update\project_1\project_1.xpr
# Log file: C:/Users/alejandroe/Desktop/project update/project_1/vivado.log
# Journal file: C:/Users/alejandroe/Desktop/project update/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/alejandroe/Desktop/project update/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/alejandroe/Desktop/project_1/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPStaticSourceDir: Could not find the directory 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.ip_user_files/ipstatic', nor could it be found using path 'C:/Users/alejandroe/Desktop/project_1/project_1/project_1.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 864.816 ; gain = 280.887
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sim_1/new/benchtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benchtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4c3f30fbc8b04c56a8cf5251676527d8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot benchtest_behav xil_defaultlib.benchtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port address [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port a [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port out [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port IN0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" Line 2. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" Line 2. Module MIPS_registerfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" Line 2. Module adder_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" Line 2. Module halfAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MIPS_instr_mem
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.MIPS_registerfile
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.halfAdder
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.benchtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot benchtest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 864.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "benchtest_behav -key {Behavioral:sim_1:Functional:benchtest} -tclbatch {benchtest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source benchtest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'benchtest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 864.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
ERROR: [VRFC 10-91] i is not declared [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:12]
ERROR: [VRFC 10-1040] module multiplier ignored due to previous errors [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:2]
INFO: [USF-XSim-99] Step results log file:'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module multiplier
ERROR: [VRFC 10-91] i is not declared [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:20]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Q is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:25]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Q is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:25]
ERROR: [VRFC 10-1040] module multiplier ignored due to previous errors [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:15]
INFO: [USF-XSim-99] Step results log file:'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
ERROR: [VRFC 10-91] i is not declared [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:8]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Q is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Q is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:13]
ERROR: [VRFC 10-1040] module multiplier ignored due to previous errors [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
ERROR: [VRFC 10-91] i is not declared [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:7]
ERROR: [VRFC 10-1040] module multiplier ignored due to previous errors [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:2]
INFO: [USF-XSim-99] Step results log file:'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sim_1/new/benchtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benchtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4c3f30fbc8b04c56a8cf5251676527d8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot benchtest_behav xil_defaultlib.benchtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port b on this module [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:12]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port address [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port a [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port out [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port IN0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" Line 2. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" Line 2. Module MIPS_registerfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" Line 2. Module adder_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" Line 2. Module halfAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [XSIM 43-3250] File C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v, line 2. Unsupported named port connection association : .a(a) where formal is alias port.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 878.551 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 878.551 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sim_1/new/benchtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benchtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4c3f30fbc8b04c56a8cf5251676527d8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot benchtest_behav xil_defaultlib.benchtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port b on this module [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:12]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port address [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port a [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port out [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port IN0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" Line 2. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" Line 2. Module MIPS_registerfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" Line 2. Module adder_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" Line 2. Module halfAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [XSIM 43-3250] File C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v, line 2. Unsupported named port connection association : .a(a) where formal is alias port.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 878.551 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 878.551 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/elaborate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
ERROR: [VRFC 10-529] concurrent assignment to a non-net out is not permitted [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:17]
ERROR: [VRFC 10-1040] module multiplier ignored due to previous errors [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:2]
INFO: [USF-XSim-99] Step results log file:'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
CRITICAL WARNING: [Common 17-183] Failed to open handle xvlog.log. Please check access permission of directory 'C:\Users\alejandroe\Desktop\project update\project_1\project_1.sim\sim_1\behav'. You should restart the application from a writable working directory.
INFO: [USF-XSim-99] Step results log file:'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sim_1/new/benchtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benchtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4c3f30fbc8b04c56a8cf5251676527d8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot benchtest_behav xil_defaultlib.benchtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port b on this module [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:12]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port address [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port a [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port out [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port IN0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" Line 2. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" Line 2. Module MIPS_registerfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" Line 2. Module adder_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" Line 2. Module halfAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [XSIM 43-3250] File C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v, line 2. Unsupported named port connection association : .a(a) where formal is alias port.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 882.957 ; gain = 0.000
INFO: [USF-XSim-99] Step results log file:'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 882.957 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sim_1/new/benchtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benchtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4c3f30fbc8b04c56a8cf5251676527d8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot benchtest_behav xil_defaultlib.benchtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port address [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port a [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 2 for port sel [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port out [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port IN0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:30]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" Line 2. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" Line 2. Module MIPS_registerfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" Line 2. Module adder_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" Line 2. Module halfAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MIPS_instr_mem
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.MIPS_registerfile
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.halfAdder
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.benchtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot benchtest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 882.957 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "benchtest_behav -key {Behavioral:sim_1:Functional:benchtest} -tclbatch {benchtest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source benchtest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'benchtest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 882.957 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:22:35 . Memory (MB): peak = 895.762 ; gain = 723.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-638] synthesizing module 'MIPS_instr_mem' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v:1]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MIPS_instr_mem' (1#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v:1]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-4471] merging register 'memToReg_reg' into 'regDstBranch_reg' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v:13]
INFO: [Synth 8-4471] merging register 'ALUsrc_reg' into 'regDstBranch_reg' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v:13]
INFO: [Synth 8-256] done synthesizing module 'control' (2#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-638] synthesizing module 'MIPS_registerfile' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v:2]
INFO: [Synth 8-256] done synthesizing module 'MIPS_registerfile' (3#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v:2]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-256] done synthesizing module 'memory' (4#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/memory.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (5) of module 'memory' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-638] synthesizing module 'signExt' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/signExt.v:1]
INFO: [Synth 8-256] done synthesizing module 'signExt' (5#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/signExt.v:1]
INFO: [Synth 8-638] synthesizing module 'ALUcontrol' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALUcontrol.v:1]
INFO: [Synth 8-256] done synthesizing module 'ALUcontrol' (6#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALUcontrol.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v:2]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'halfAdder' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v:2]
INFO: [Synth 8-256] done synthesizing module 'halfAdder' (7#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v:2]
INFO: [Synth 8-638] synthesizing module 'fullAdder' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v:2]
INFO: [Synth 8-256] done synthesizing module 'fullAdder' (8#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v:2]
INFO: [Synth 8-256] done synthesizing module 'adder' (9#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (64) of module 'adder' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'b' does not match port width (64) of module 'adder' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'o' does not match port width (64) of module 'adder' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:10]
INFO: [Synth 8-638] synthesizing module 'subtractor' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/subtractor.v:2]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (10#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/subtractor.v:2]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:2]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (11#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:16]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'a' does not match port width (32) of module 'ALU' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (64) of module 'ALU' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (64) of module 'ALU' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (64) of module 'ALU' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:28]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/mux2_1.v:2]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (13#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/mux2_1.v:2]
WARNING: [Synth 8-689] width (5) of port connection 'IN0' does not match port width (32) of module 'mux2_1' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:30]
WARNING: [Synth 8-689] width (5) of port connection 'IN1' does not match port width (32) of module 'mux2_1' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:30]
WARNING: [Synth 8-689] width (5) of port connection 'MUX_OUT' does not match port width (32) of module 'mux2_1' [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:30]
INFO: [Synth 8-256] done synthesizing module 'top' (14#1) [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:22:37 . Memory (MB): peak = 929.719 ; gain = 757.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[31] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[30] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[29] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[28] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[27] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[26] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[25] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[24] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[23] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[22] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[21] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[20] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[19] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[18] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[17] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[16] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[15] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[14] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[13] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[12] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[11] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[10] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[9] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[8] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[7] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[6] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[5] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[4] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[3] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[2] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[1] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [Synth 8-3295] tying undriven pin rightAddALU:b[0] to constant 0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:42 ; elapsed = 00:22:37 . Memory (MB): peak = 929.719 ; gain = 757.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 32 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:54 ; elapsed = 00:22:45 . Memory (MB): peak = 1289.301 ; gain = 1117.465
36 Infos, 73 Warnings, 30 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1289.301 ; gain = 406.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'benchtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj benchtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALUcontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/signExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sim_1/new/benchtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benchtest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 4c3f30fbc8b04c56a8cf5251676527d8 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot benchtest_behav xil_defaultlib.benchtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port address [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:22]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port out [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port a [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/ALU.v:11]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port IN0 [C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/top.v" Line 2. Module top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/MIPS_registerfile.v" Line 2. Module MIPS_registerfile has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/adder.v" Line 2. Module adder_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/halfAdder.v" Line 2. Module halfAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/alejandroe/Desktop/project update/project_1/project_1.srcs/sources_1/new/fullAdder.v" Line 2. Module fullAdder has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MIPS_instr_mem
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.MIPS_registerfile
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.halfAdder
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.benchtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot benchtest_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1289.301 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alejandroe/Desktop/project update/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "benchtest_behav -key {Behavioral:sim_1:Functional:benchtest} -tclbatch {benchtest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source benchtest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'benchtest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1289.301 ; gain = 0.000
