@article{Covid19-AUTOMOTIVE,
  author          = {Frieske, Benjamin and Stieler, Sylvia},
  title           = {{The "Semiconductor Crisis" as a Result of the COVID-19 Pandemic
                     and Impacts on the Automotive Industry and Its Supply Chains}},
  journal         = {World Electric Vehicle Journal},
  volume          = {13},
  year            = {2022},
  number          = {10},
  article-number  = {189},
  url             = {https://www.mdpi.com/2032-6653/13/10/189},
  issn            = {2032-6653},
  doi             = {10.3390/wevj13100189}
}

@article{Covid19-LEAD-TIME,
  author          =  {Young, Carter},
  title           =  {{The Semiconductor Shortage: an Analysis of Potential and Ongoing
                      Remediation Efforts and their Implications on the Industry \& Macroeconomy}},
  journal         =  {University Honors Theses, Portland State University},
  year            =  {2021},
  article-number  = {1162},
}

@misc{Covid19-LEAD-TIME-BLOOMBERG,
  title        =  {{Chip delivery time surpasses 20 weeks in no sign shortage easing}},
  howpublished =  {[on-line] \url{https://www.bloomberg.com/news/articles/2021-08-10/chip-delivery-time-surpasses-20-weeks-in-no-sign-shortage-easing}},
  journal      =  {Bloomberg.com},
  publisher    =  {Bloomberg},
  author       =  {King, Ian},
  year         =  {2021},
  month        =  {Aug}
}

@misc{Renode,
  title         = "{Renode - Antmicro's virtual development framework for complex embedded systems}",
  howpublished  = {[on-line] \url{https://github.com/renode/renode} and \url{https://renode.io/}}
}

@misc{Qemu,
  title         = "{QEMU - A generic and open source machine emulator and virtualizer}",
  howpublished  = {[on-line] \url{https://github.com/qemu/qemu/} and \url{https://www.qemu.org/}}
}

@article{Simplescalar,
  author     =  {Todd, Austin and Eric, Larson and Dan, Ernst},
  title      =  {{SimpleScalar: An Infrastructure for Computer System Modeling}},
  journal    =  {Computer},
  year       =  {2002},
  volume     =  {35},
  number     =  {2},
}

@misc{Spike,
  title         = "{Spike, a RISC-V ISA Simulator}",
  howpublished  = {[on-line] \url{https://github.com/riscv-software-src/riscv-isa-sim}},
}

@misc{Dromajo,
  title         = "{Dromajo - RISC-V RV64GC emulator designed for RTL co-simulation}",
  howpublished  = {[on-line] \url{https://github.com/chipsalliance/dromajo}},
}

@article{gem5,
  author      = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and
                 Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and
                 Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and
                 Wood, David A.},
  title       = {{The Gem5 Simulator}},
  year        = {2011},
  issue_date  = {May 2011},
  publisher   = {Association for Computing Machinery},
  address     = {New York, NY, USA},
  volume      = {39},
  number      = {2},
  issn        = {0163-5964},
  url         = {https://doi.org/10.1145/2024716.2024718},
  doi         = {10.1145/2024716.2024718},
  journal     = {SIGARCH Comput. Archit. News},
  month       = {aug},
  pages       = {1–7},
  numpages    = {7}
}

@inproceedings{gem5trace,
  author      = {Jagtap, Radhika and Diestelhorst, Stephan and Hansson, Andreas and Jung, Matthias and When, Norbert},
  booktitle   = {2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)},
  title       = {{Exploring system performance using elastic traces: Fast, accurate and portable}},
  year        = {2016},
  volume      = {},
  number      = {},
  pages       = {96-105},
  doi         = {10.1109/SAMOS.2016.7818336}
}


@misc{Nitish-Techniques,
  title        =  {{Computer Architectural Simulation Techniques}},
  howpublished =  {[on-line] \url{https://nitish2112.github.io/post/event-driven-simulation/}},
  author       =  {Nitish, Srivastava},
}

@inproceedings{ElasticSimMATE,
  title         = {{ElasticSimMATE: a Fast and Accurate gem5 Trace-Driven Simulator for Multicore Systems}},
  author        = {Nocua, Alejandro and Bruguier, Florent and Sassatelli, Gilles and Gamati{\'e}, Abdoulaye},
  url           = {https://hal.archives-ouvertes.fr/hal-01723789},
  booktitle     = {{ReCoSoC: Reconfigurable Communication-centric Systems-on-Chip}},
  address       = {Madrid, Spain},
  publisher     = {{IEEE}},
  year          = {2017},
  month         = Jul,
  doi           = {10.1109/ReCoSoC.2017.8016146},
  keywords      = {Scalability exploration ; Trace-Driven Simulation ; Parameter exploration ; Multi-threaded programs ; Chronization Mechanism},
  pdf           = {https://hal.archives-ouvertes.fr/hal-01723789/file/Nocuaetal_ElasticSimMATE.pdf},
  hal_id        = {hal-01723789},
  hal_version   = {v1},
}

@article{TraceDrivenAccuracy,
  author      = {Goldschmidt, Stephen R. and Hennessy, John L.},
  title       = {{The Accuracy of Trace-Driven Simulations of Multiprocessors}},
  year        = {1993},
  issue_date  = {June 1993},
  publisher   = {Association for Computing Machinery},
  address     = {New York, NY, USA},
  volume      = {21},
  number      = {1},
  issn        = {0163-5999},
  url         = {https://doi.org/10.1145/166962.167001},
  doi         = {10.1145/166962.167001},
  journal     = {SIGMETRICS Perform. Eval. Rev.},
  month       = {jun},
  pages       = {146–157},
  numpages    = {12}
}

 @book{QemuKVM,
  place       = {Norderstedt},
  title       = {{QEMU-KVM \&; Libvirt: Http://qemu-buch.de}},
  publisher   = {Books on Demand},
  author      = {Warnke, Robert and Ritzau, Thomas},
  year        = {2010}
}

@misc{Tlib,
  title         = "{Renode Tlib - Renode's Translation CPU simulation implementation}",
  howpublished  = {[on-line] \url{https://github.com/antmicro/tlib}}
}

@misc{Wine,
  title         = "{WINE - free and open-source Windows API compatibility layer for POSIX systems.}",
  howpublished  = {[on-line] \url{https://www.winehq.org} and \url{https://www.winehq.org/about}}
}

@misc{VirtualBox,
  title         = "{VirtualBox - Powerful x86 and AMD64/Intel64 virtualization product for enterprise and home use.}",
  howpublished  = {[on-line] \url{https://www.virtualbox.org/} and \url{https://www.virtualbox.org/svn/vbox/trunk/}}
}

@misc{VMWareWorkstation,
  title         = "{VMware Workstation.}",
  howpublished  = {[on-line] \url{https://www.vmware.com/pl/products/workstation-pro.html}}
}

@article{Graniszewski_Waldemar_Performance_2016,
  author        = {Graniszewski, Waldemar and Arciszewski, Adam},
  volume        = {vol. 62},
  number        = {No 3},
  journal       = {International Journal of Electronics and Telecommunications},
  howpublished  = {online},
  year          = {2016},
  publisher     = {Polish Academy of Sciences Committee of Electronics and Telecommunications},
  title         = {{Performance analysis of selected hypervisors (Virtual Machine Monitors - VMMs)}},
  URL           = {http://www.czasopisma.pan.pl/Content/101638/PDF/31.pdf},
  doi           = {10.1515/eletel-2016-0031},
}

@misc{QemuUser,
  title         = "{QEMU user mode documentation.}",
  howpublished  = {[on-line] \url{https://qemu.readthedocs.io/en/latest/user/main.html}}
}

@misc{QemuInternalsTech,
  title         = "{QEMU Internals documentation.}",
  howpublished  = {[on-line] \url{https://qemu.weilnetz.de/w64/2012/2012-06-28/qemu-tech.html}}
}

@misc{QemuInternalsPresentation,
  title         = "{Chad D. Kersey - QEMU Internals presentation.}",
  howpublished  = {[on-line] \url{https://lugatgt.org/content/qemu_internals/downloads/slides.pdf}}
}

@misc{QemuDocsChaining,
  title         = "{QEMU Translator Internals documentation.}",
  howpublished  = {[on-line] \url{https://www.qemu.org/docs/master/devel/tcg.html#direct-block-chaining}}
}

@techreport{RISC-PRIV,
    Author        = {Waterman, Andrew and Lee, Yunsup and Avizienis, Rimas and Patterson, David A. and Asanović, Krste},
    Title         = {{The RISC-V Instruction Set Manual Volume II: Privileged Architecture Version 1.12}},
    Institution   = {EECS Department, University of California, Berkeley},
    Year          = {2022},
    URL           = {https://github.com/riscv/riscv-isa-manual/releases/download/Priv-v1.12/riscv-privileged-20211203.pdf},
    Number        = {UCB/EECS-2016-129}
}

@misc{ChipsAlliance,
  title           = {{CHIPS (Common Hardware for Interfaces, Processors and Systems) Alliance}},
  howpublished    = {[on-line] \url{https://chipsalliance.org/}}
}

@misc{ZephyrHello,
  title           = {{Zephyr RTOS - Hello World Sample}},
  howpublished    = {[on-line] \url{https://docs.zephyrproject.org/2.6.0/samples/hello_world/README.html}},
}

@misc{ZephyrPi,
  title           = {{Zephyr RTOS - PI Sample}},
  howpublished    = {[on-line] \url{https://docs.zephyrproject.org/2.6.0/samples/arch/smp/pi/README.html}},
}

@misc{ZephyrTF,
  title           = {{Zephyr RTOS - TensorFlow Hello World sample}},
  howpublished    = {[on-line] \url{https://docs.zephyrproject.org/2.6.0/samples/modules/tensorflow/hello_world/README.html}},
}