#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 15 15:14:56 2018
# Process ID: 17308
# Current directory: C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.runs/impl_1
# Command line: vivado.exe -log DAC_test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DAC_test_wrapper.tcl -notrace
# Log file: C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.runs/impl_1/DAC_test_wrapper.vdi
# Journal file: C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source DAC_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 299.656 ; gain = 31.363
Command: link_design -top DAC_test_wrapper -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_PWM_12b_0_0/DAC_test_PWM_12b_0_0.dcp' for cell 'DAC_test_i/PWM_12b_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_PWM_12b_0_1/DAC_test_PWM_12b_0_1.dcp' for cell 'DAC_test_i/PWM_12b_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_PWM_12b_1_0/DAC_test_PWM_12b_1_0.dcp' for cell 'DAC_test_i/PWM_12b_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_SineWave100s_0_0/DAC_test_SineWave100s_0_0.dcp' for cell 'DAC_test_i/SineWave100s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_c_counter_binary_0_0/DAC_test_c_counter_binary_0_0.dcp' for cell 'DAC_test_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_clk_wiz_0_0/DAC_test_clk_wiz_0_0.dcp' for cell 'DAC_test_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_comp2s12b_0_0/DAC_test_comp2s12b_0_0.dcp' for cell 'DAC_test_i/comp2s12b_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_descomp2s12b_0_0/DAC_test_descomp2s12b_0_0.dcp' for cell 'DAC_test_i/descomp2s12b_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_xlconstant_0_0/DAC_test_xlconstant_0_0.dcp' for cell 'DAC_test_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_clk_wiz_0_0/DAC_test_clk_wiz_0_0_board.xdc] for cell 'DAC_test_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_clk_wiz_0_0/DAC_test_clk_wiz_0_0_board.xdc] for cell 'DAC_test_i/clk_wiz_0/inst'
Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_clk_wiz_0_0/DAC_test_clk_wiz_0_0.xdc] for cell 'DAC_test_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_clk_wiz_0_0/DAC_test_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_clk_wiz_0_0/DAC_test_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1164.633 ; gain = 535.566
Finished Parsing XDC File [c:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/sources_1/bd/DAC_test/ip/DAC_test_clk_wiz_0_0/DAC_test_clk_wiz_0_0.xdc] for cell 'DAC_test_i/clk_wiz_0/inst'
Parsing XDC File [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc]
WARNING: [Vivado 12-584] No ports matched 'PWM_0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PWM_0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PWM_0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PWM_0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PWM_0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-627] No clocks matched 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:12]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'PWM_0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports PWM_0]'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:13]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'PWM_0'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports PWM_0]'. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:13]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:23]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:24]
Finished Parsing XDC File [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 9 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1167.496 ; gain = 867.840
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.535 . Memory (MB): peak = 1167.496 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:23]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1876305e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1181.320 ; gain = 13.824

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19f7d3227

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1181.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 189969b30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1181.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 1 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14b919dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1181.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14b919dc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1181.320 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12ec2596b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1181.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12ec2596b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1181.320 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1181.320 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12ec2596b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1181.320 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:23]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.358 | TNS=-635.765 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 12ec2596b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1297.246 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12ec2596b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.558 . Memory (MB): peak = 1297.246 ; gain = 115.926

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12ec2596b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1297.246 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 9 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1297.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.runs/impl_1/DAC_test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_test_wrapper_drc_opted.rpt -pb DAC_test_wrapper_drc_opted.pb -rpx DAC_test_wrapper_drc_opted.rpx
Command: report_drc -file DAC_test_wrapper_drc_opted.rpt -pb DAC_test_wrapper_drc_opted.pb -rpx DAC_test_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.runs/impl_1/DAC_test_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1297.246 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 80b80fd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1297.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:23]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf7a29b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.449 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cfc6d77a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cfc6d77a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.551 . Memory (MB): peak = 1297.246 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: cfc6d77a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.552 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13841d628

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1297.246 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20c50ce47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cf9dd256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cf9dd256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fd1a7b92

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b61a2ee5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b61a2ee5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b61a2ee5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 22ef6b5fc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19b05c31d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b2ce2432

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b2ce2432

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1157d4c8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1157d4c8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:23]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fe5ef9d7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fe5ef9d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.246 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.808. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fcf2743c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.246 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1fcf2743c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fcf2743c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fcf2743c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d4bc8256

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.246 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d4bc8256

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.246 ; gain = 0.000
Ending Placer Task | Checksum: 175720713

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.246 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 9 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1297.246 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1297.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.runs/impl_1/DAC_test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DAC_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1297.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DAC_test_wrapper_utilization_placed.rpt -pb DAC_test_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1297.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DAC_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1297.246 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9fcc840a ConstDB: 0 ShapeSum: d5a58309 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 837d37bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.246 ; gain = 0.000
Post Restoration Checksum: NetGraph: 17affeea NumContArr: 6bcd38d1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 837d37bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1297.246 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 837d37bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1300.504 ; gain = 3.258

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 837d37bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1300.504 ; gain = 3.258
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ab189305

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.457 ; gain = 10.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.765| TNS=-595.076| WHS=-0.016 | THS=-0.199 |

Phase 2 Router Initialization | Checksum: f91bad24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.457 ; gain = 10.211

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 117a6f37f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.457 ; gain = 10.211

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.605| TNS=-595.708| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c9c9c32b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.457 ; gain = 10.211

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.605| TNS=-595.443| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d16746d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.457 ; gain = 10.211
Phase 4 Rip-up And Reroute | Checksum: 1d16746d8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.457 ; gain = 10.211

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1501ee0b5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.457 ; gain = 10.211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.605| TNS=-595.443| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1985819f0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1985819f0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773
Phase 5 Delay and Skew Optimization | Checksum: 1985819f0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232c5b800

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.587| TNS=-595.327| WHS=0.156  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232c5b800

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773
Phase 6 Post Hold Fix | Checksum: 232c5b800

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0859444 %
  Global Horizontal Routing Utilization  = 0.16684 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f1bc1832

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f1bc1832

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b678965f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.587| TNS=-595.327| WHS=0.156  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b678965f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1309.020 ; gain = 11.773

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 10 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1309.020 ; gain = 11.773
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1309.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.runs/impl_1/DAC_test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DAC_test_wrapper_drc_routed.rpt -pb DAC_test_wrapper_drc_routed.pb -rpx DAC_test_wrapper_drc_routed.rpx
Command: report_drc -file DAC_test_wrapper_drc_routed.rpt -pb DAC_test_wrapper_drc_routed.pb -rpx DAC_test_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.runs/impl_1/DAC_test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DAC_test_wrapper_methodology_drc_routed.rpt -pb DAC_test_wrapper_methodology_drc_routed.pb -rpx DAC_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file DAC_test_wrapper_methodology_drc_routed.rpt -pb DAC_test_wrapper_methodology_drc_routed.pb -rpx DAC_test_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:23]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:23]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.runs/impl_1/DAC_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DAC_test_wrapper_power_routed.rpt -pb DAC_test_wrapper_power_summary_routed.pb -rpx DAC_test_wrapper_power_routed.rpx
Command: report_power -file DAC_test_wrapper_power_routed.rpt -pb DAC_test_wrapper_power_summary_routed.pb -rpx DAC_test_wrapper_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:23]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/RaulEsteban/DIgitalDesigns/Xilinx/CA2Test/CA2Test.srcs/constrs_1/new/restricciones.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 10 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DAC_test_wrapper_route_status.rpt -pb DAC_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DAC_test_wrapper_timing_summary_routed.rpt -pb DAC_test_wrapper_timing_summary_routed.pb -rpx DAC_test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file DAC_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file DAC_test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DAC_test_wrapper_bus_skew_routed.rpt -pb DAC_test_wrapper_bus_skew_routed.pb -rpx DAC_test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Nov 15 15:16:01 2018...
