-------------------------------------------------------------------------
-- Joseph Zambreno
-- Department of Electrical and Computer Engineering
-- Iowa State University
-------------------------------------------------------------------------


-- and2.vhd
-------------------------------------------------------------------------
-- DESCRIPTION: This file contains an implementation of a 2-input AND 
-- gate.
--
--
-- NOTES:
-- 8/19/16 by JAZ::Design created.
-------------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;

entity and2 is

  port(i_A          : in std_logic_vector;
       i_B          : in std_logic_vector;
       o_F          : out std_logic_vector);

end and2;

architecture dataflow of and2 is
begin
G1: for i in 1 to 31 generate
  o_F(i) <= i_A(i) and i_B(i);
  
end generate;
  
end dataflow;
