--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fx2lp_interface_top.twx fx2lp_interface_top.ncd -o
fx2lp_interface_top.twr fx2lp_interface_top.pcf -ucf fx2lp_interface_top.ucf

Design file:              fx2lp_interface_top.ncd
Physical constraint file: fx2lp_interface_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_in = PERIOD TIMEGRP "clk_in" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP "clk_in" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.833ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 5.000ns (200.000MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK90
  Logical resource: pll/dcm_sp_inst/CLK90
  Location pin: DCM_X0Y1.CLK90
  Clock network: pll/clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk180 = PERIOD TIMEGRP "pll_clk180" TS_clk_in PHASE 
10.4166667 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk180 = PERIOD TIMEGRP "pll_clk180" TS_clk_in PHASE 10.4166667 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 18.167ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout3_buf/I0
  Logical resource: pll/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: pll/clk180
--------------------------------------------------------------------------------
Slack: 18.584ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: clk_out_OBUF/CLK0
  Logical resource: oddr_y/CK0
  Location pin: OLOGIC_X12Y59.CLK0
  Clock network: pll_180
--------------------------------------------------------------------------------
Slack: 18.793ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: clk_out_OBUF/CLK1
  Logical resource: oddr_y/CK1
  Location pin: OLOGIC_X12Y59.CLK1
  Clock network: pll_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_clk_in HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 901 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.878ns.
--------------------------------------------------------------------------------

Paths for end point cont_0 (SLICE_X13Y38.A4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont_13 (FF)
  Destination:          cont_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.725ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         pll_0 rising at 0.000ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cont_13 to cont_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.CQ      Tcko                  0.430   cont<14>
                                                       cont_13
    SLICE_X12Y44.B3      net (fanout=2)        1.083   cont<13>
    SLICE_X12Y44.B       Tilo                  0.254   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X13Y38.A4      net (fanout=25)       1.585   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X13Y38.CLK     Tas                   0.373   cont<2>
                                                       cont_0_rstpot
                                                       cont_0
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (1.057ns logic, 2.668ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont_17 (FF)
  Destination:          cont_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.606ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         pll_0 rising at 0.000ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cont_17 to cont_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.CQ      Tcko                  0.430   cont<18>
                                                       cont_17
    SLICE_X12Y44.B1      net (fanout=2)        0.964   cont<17>
    SLICE_X12Y44.B       Tilo                  0.254   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X13Y38.A4      net (fanout=25)       1.585   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X13Y38.CLK     Tas                   0.373   cont<2>
                                                       cont_0_rstpot
                                                       cont_0
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.057ns logic, 2.549ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont_15 (FF)
  Destination:          cont_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.390ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         pll_0 rising at 0.000ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cont_15 to cont_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   cont<18>
                                                       cont_15
    SLICE_X12Y44.B2      net (fanout=2)        0.748   cont<15>
    SLICE_X12Y44.B       Tilo                  0.254   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X13Y38.A4      net (fanout=25)       1.585   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X13Y38.CLK     Tas                   0.373   cont<2>
                                                       cont_0_rstpot
                                                       cont_0
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (1.057ns logic, 2.333ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point cont_2 (SLICE_X13Y38.D5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont_13 (FF)
  Destination:          cont_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.661ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         pll_0 rising at 0.000ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cont_13 to cont_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.CQ      Tcko                  0.430   cont<14>
                                                       cont_13
    SLICE_X12Y44.B3      net (fanout=2)        1.083   cont<13>
    SLICE_X12Y44.B       Tilo                  0.254   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X13Y38.D5      net (fanout=25)       1.521   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X13Y38.CLK     Tas                   0.373   cont<2>
                                                       cont_2_rstpot
                                                       cont_2
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.057ns logic, 2.604ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont_17 (FF)
  Destination:          cont_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.542ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         pll_0 rising at 0.000ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cont_17 to cont_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.CQ      Tcko                  0.430   cont<18>
                                                       cont_17
    SLICE_X12Y44.B1      net (fanout=2)        0.964   cont<17>
    SLICE_X12Y44.B       Tilo                  0.254   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X13Y38.D5      net (fanout=25)       1.521   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X13Y38.CLK     Tas                   0.373   cont<2>
                                                       cont_2_rstpot
                                                       cont_2
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (1.057ns logic, 2.485ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont_15 (FF)
  Destination:          cont_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.326ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         pll_0 rising at 0.000ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cont_15 to cont_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   cont<18>
                                                       cont_15
    SLICE_X12Y44.B2      net (fanout=2)        0.748   cont<15>
    SLICE_X12Y44.B       Tilo                  0.254   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X13Y38.D5      net (fanout=25)       1.521   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X13Y38.CLK     Tas                   0.373   cont<2>
                                                       cont_2_rstpot
                                                       cont_2
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.057ns logic, 2.269ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point cont_1 (SLICE_X13Y38.C5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont_13 (FF)
  Destination:          cont_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         pll_0 rising at 0.000ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cont_13 to cont_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.CQ      Tcko                  0.430   cont<14>
                                                       cont_13
    SLICE_X12Y44.B3      net (fanout=2)        1.083   cont<13>
    SLICE_X12Y44.B       Tilo                  0.254   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X13Y38.C5      net (fanout=25)       1.488   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X13Y38.CLK     Tas                   0.373   cont<2>
                                                       cont_1_rstpot
                                                       cont_1
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (1.057ns logic, 2.571ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont_17 (FF)
  Destination:          cont_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.509ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         pll_0 rising at 0.000ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cont_17 to cont_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.CQ      Tcko                  0.430   cont<18>
                                                       cont_17
    SLICE_X12Y44.B1      net (fanout=2)        0.964   cont<17>
    SLICE_X12Y44.B       Tilo                  0.254   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X13Y38.C5      net (fanout=25)       1.488   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X13Y38.CLK     Tas                   0.373   cont<2>
                                                       cont_1_rstpot
                                                       cont_1
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.057ns logic, 2.452ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont_15 (FF)
  Destination:          cont_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.293ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         pll_0 rising at 0.000ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cont_15 to cont_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.AQ      Tcko                  0.430   cont<18>
                                                       cont_15
    SLICE_X12Y44.B2      net (fanout=2)        0.748   cont<15>
    SLICE_X12Y44.B       Tilo                  0.254   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X13Y38.C5      net (fanout=25)       1.488   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X13Y38.CLK     Tas                   0.373   cont<2>
                                                       cont_1_rstpot
                                                       cont_1
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (1.057ns logic, 2.236ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_clk_in HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point debug_clk (SLICE_X12Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_clk (FF)
  Destination:          debug_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pll_0 rising at 20.833ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_clk to debug_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y44.AQ      Tcko                  0.234   cont<23>
                                                       debug_clk
    SLICE_X12Y44.A6      net (fanout=2)        0.027   debug_clk
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.197   cont<23>
                                                       debug_clk_rstpot
                                                       debug_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point debug_clk (SLICE_X12Y44.A5), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont_16 (FF)
  Destination:          debug_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.799ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         pll_0 rising at 20.833ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cont_16 to debug_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.198   cont<18>
                                                       cont_16
    SLICE_X12Y44.B5      net (fanout=2)        0.179   cont<16>
    SLICE_X12Y44.B       Tilo                  0.156   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X12Y44.A5      net (fanout=25)       0.069   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.197   cont<23>
                                                       debug_clk_rstpot
                                                       debug_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.799ns (0.551ns logic, 0.248ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont_12 (FF)
  Destination:          debug_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.041 - 0.032)
  Source Clock:         pll_0 rising at 20.833ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cont_12 to debug_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.BQ      Tcko                  0.198   cont<14>
                                                       cont_12
    SLICE_X12Y44.B6      net (fanout=2)        0.236   cont<12>
    SLICE_X12Y44.B       Tilo                  0.156   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X12Y44.A5      net (fanout=25)       0.069   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.197   cont<23>
                                                       debug_clk_rstpot
                                                       debug_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.551ns logic, 0.305ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont_14 (FF)
  Destination:          debug_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.041 - 0.032)
  Source Clock:         pll_0 rising at 20.833ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cont_14 to debug_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.DQ      Tcko                  0.198   cont<14>
                                                       cont_14
    SLICE_X12Y44.B4      net (fanout=2)        0.331   cont<14>
    SLICE_X12Y44.B       Tilo                  0.156   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X12Y44.A5      net (fanout=25)       0.069   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.197   cont<23>
                                                       debug_clk_rstpot
                                                       debug_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.551ns logic, 0.400ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point cont_23 (SLICE_X12Y44.C6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont_16 (FF)
  Destination:          cont_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         pll_0 rising at 20.833ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cont_16 to cont_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y42.BQ      Tcko                  0.198   cont<18>
                                                       cont_16
    SLICE_X12Y44.B5      net (fanout=2)        0.179   cont<16>
    SLICE_X12Y44.B       Tilo                  0.156   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X12Y44.C6      net (fanout=25)       0.086   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.197   cont<23>
                                                       cont_23_rstpot
                                                       cont_23
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.551ns logic, 0.265ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont_12 (FF)
  Destination:          cont_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.041 - 0.032)
  Source Clock:         pll_0 rising at 20.833ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cont_12 to cont_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.BQ      Tcko                  0.198   cont<14>
                                                       cont_12
    SLICE_X12Y44.B6      net (fanout=2)        0.236   cont<12>
    SLICE_X12Y44.B       Tilo                  0.156   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X12Y44.C6      net (fanout=25)       0.086   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.197   cont<23>
                                                       cont_23_rstpot
                                                       cont_23
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.551ns logic, 0.322ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont_14 (FF)
  Destination:          cont_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.041 - 0.032)
  Source Clock:         pll_0 rising at 20.833ns
  Destination Clock:    pll_0 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cont_14 to cont_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y41.DQ      Tcko                  0.198   cont<14>
                                                       cont_14
    SLICE_X12Y44.B4      net (fanout=2)        0.331   cont<14>
    SLICE_X12Y44.B       Tilo                  0.156   cont<23>
                                                       GND_7_o_cont[23]_equal_90_o<23>1
    SLICE_X12Y44.C6      net (fanout=25)       0.086   GND_7_o_cont[23]_equal_90_o<23>
    SLICE_X12Y44.CLK     Tah         (-Th)    -0.197   cont<23>
                                                       cont_23_rstpot
                                                       cont_23
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.551ns logic, 0.417ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_clk_in HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.167ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: pll/clk0
--------------------------------------------------------------------------------
Slack: 20.353ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cont<23>/CLK
  Logical resource: debug_clk/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: pll_0
--------------------------------------------------------------------------------
Slack: 20.353ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: cont<23>/CLK
  Logical resource: cont_23/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: pll_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk90 = PERIOD TIMEGRP "pll_clk90" TS_clk_in PHASE 
5.20833333 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 690 paths analyzed, 264 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.178ns.
--------------------------------------------------------------------------------

Paths for end point fifo/fifo_empty_s_1 (SLICE_X6Y21.CX), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               curr_state_FSM_FFd1_1 (FF)
  Destination:          fifo/fifo_empty_s_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.980ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         pll_90 rising at 5.208ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: curr_state_FSM_FFd1_1 to fifo/fifo_empty_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y24.DQ       Tcko                  0.430   curr_state_FSM_FFd1_1
                                                       curr_state_FSM_FFd1_1
    SLICE_X7Y21.A5       net (fanout=1)        0.657   curr_state_FSM_FFd1_1
    SLICE_X7Y21.A        Tilo                  0.259   fifo_pop
                                                       curr_state_fifo_pop1
    SLICE_X10Y26.D3      net (fanout=4)        1.896   fifo_pop
    SLICE_X10Y26.D       Tilo                  0.235   fifo/fifo_empty_s
                                                       fifo/next_read_occupancy[9]_GND_17_o_equal_24_o4
    SLICE_X10Y26.C6      net (fanout=1)        0.143   fifo/next_read_occupancy[9]_GND_17_o_equal_24_o4
    SLICE_X10Y26.C       Tilo                  0.235   fifo/fifo_empty_s
                                                       fifo/next_read_occupancy[9]_GND_17_o_equal_24_o7
    SLICE_X6Y21.CX       net (fanout=1)        1.011   fifo/next_read_occupancy[9]_GND_17_o_equal_24_o
    SLICE_X6Y21.CLK      Tdick                 0.114   fifo/fifo_empty_s_1
                                                       fifo/fifo_empty_s_1
    -------------------------------------------------  ---------------------------
    Total                                      4.980ns (1.273ns logic, 3.707ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/fifo_empty_s_1 (FF)
  Destination:          fifo/fifo_empty_s_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.921ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pll_90 rising at 5.208ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/fifo_empty_s_1 to fifo/fifo_empty_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y21.CQ       Tcko                  0.476   fifo/fifo_empty_s_1
                                                       fifo/fifo_empty_s_1
    SLICE_X7Y21.A2       net (fanout=2)        0.552   fifo/fifo_empty_s_1
    SLICE_X7Y21.A        Tilo                  0.259   fifo_pop
                                                       curr_state_fifo_pop1
    SLICE_X10Y26.D3      net (fanout=4)        1.896   fifo_pop
    SLICE_X10Y26.D       Tilo                  0.235   fifo/fifo_empty_s
                                                       fifo/next_read_occupancy[9]_GND_17_o_equal_24_o4
    SLICE_X10Y26.C6      net (fanout=1)        0.143   fifo/next_read_occupancy[9]_GND_17_o_equal_24_o4
    SLICE_X10Y26.C       Tilo                  0.235   fifo/fifo_empty_s
                                                       fifo/next_read_occupancy[9]_GND_17_o_equal_24_o7
    SLICE_X6Y21.CX       net (fanout=1)        1.011   fifo/next_read_occupancy[9]_GND_17_o_equal_24_o
    SLICE_X6Y21.CLK      Tdick                 0.114   fifo/fifo_empty_s_1
                                                       fifo/fifo_empty_s_1
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.319ns logic, 3.602ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/read_occupancy_2 (FF)
  Destination:          fifo/fifo_empty_s_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.289ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.324 - 0.336)
  Source Clock:         pll_90 rising at 5.208ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/read_occupancy_2 to fifo/fifo_empty_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.CQ      Tcko                  0.476   fifo/read_occupancy<3>
                                                       fifo/read_occupancy_2
    SLICE_X7Y29.A1       net (fanout=3)        1.284   fifo/read_occupancy<2>
    SLICE_X7Y29.A        Tilo                  0.259   curr_state_FSM_FFd5
                                                       fifo/next_read_occupancy[9]_GND_17_o_equal_24_o7_SW0
    SLICE_X10Y26.C3      net (fanout=1)        0.910   N50
    SLICE_X10Y26.C       Tilo                  0.235   fifo/fifo_empty_s
                                                       fifo/next_read_occupancy[9]_GND_17_o_equal_24_o7
    SLICE_X6Y21.CX       net (fanout=1)        1.011   fifo/next_read_occupancy[9]_GND_17_o_equal_24_o
    SLICE_X6Y21.CLK      Tdick                 0.114   fifo/fifo_empty_s_1
                                                       fifo/fifo_empty_s_1
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (1.084ns logic, 3.205ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo/Mram_data_array (RAMB8_X0Y9.ADDRBRDADDR8), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/read_ptr_1 (FF)
  Destination:          fifo/Mram_data_array (RAM)
  Requirement:          20.833ns
  Data Path Delay:      4.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.337 - 0.344)
  Source Clock:         pll_90 rising at 5.208ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/read_ptr_1 to fifo/Mram_data_array
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y20.CMUX        Tshcko                0.535   fifo/read_index<1>
                                                          fifo/read_ptr_1
    SLICE_X7Y20.C4          net (fanout=6)        0.993   fifo/read_ptr<1>
    SLICE_X7Y20.C           Tilo                  0.259   fifo/read_ptr<7>
                                                          fifo/Result<4>21
    SLICE_X7Y29.C5          net (fanout=6)        0.907   fifo/Result<4>_bdd2
    SLICE_X7Y29.C           Tilo                  0.259   curr_state_FSM_FFd5
                                                          fifo/read_index<4>1
    RAMB8_X0Y9.ADDRBRDADDR8 net (fanout=1)        1.170   fifo/read_index<4>
    RAMB8_X0Y9.CLKBRDCLK    Trcck_ADDRB           0.400   fifo/Mram_data_array
                                                          fifo/Mram_data_array
    ----------------------------------------------------  ---------------------------
    Total                                         4.523ns (1.453ns logic, 3.070ns route)
                                                          (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/fifo_empty_s_1 (FF)
  Destination:          fifo/Mram_data_array (RAM)
  Requirement:          20.833ns
  Data Path Delay:      4.185ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.337 - 0.341)
  Source Clock:         pll_90 rising at 5.208ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/fifo_empty_s_1 to fifo/Mram_data_array
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X6Y21.CQ          Tcko                  0.476   fifo/fifo_empty_s_1
                                                          fifo/fifo_empty_s_1
    SLICE_X7Y20.C1          net (fanout=2)        0.714   fifo/fifo_empty_s_1
    SLICE_X7Y20.C           Tilo                  0.259   fifo/read_ptr<7>
                                                          fifo/Result<4>21
    SLICE_X7Y29.C5          net (fanout=6)        0.907   fifo/Result<4>_bdd2
    SLICE_X7Y29.C           Tilo                  0.259   curr_state_FSM_FFd5
                                                          fifo/read_index<4>1
    RAMB8_X0Y9.ADDRBRDADDR8 net (fanout=1)        1.170   fifo/read_index<4>
    RAMB8_X0Y9.CLKBRDCLK    Trcck_ADDRB           0.400   fifo/Mram_data_array
                                                          fifo/Mram_data_array
    ----------------------------------------------------  ---------------------------
    Total                                         4.185ns (1.394ns logic, 2.791ns route)
                                                          (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/read_ptr_2 (FF)
  Destination:          fifo/Mram_data_array (RAM)
  Requirement:          20.833ns
  Data Path Delay:      4.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.337 - 0.346)
  Source Clock:         pll_90 rising at 5.208ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/read_ptr_2 to fifo/Mram_data_array
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y19.AQ          Tcko                  0.525   fifo/read_ptr<4>
                                                          fifo/read_ptr_2
    SLICE_X7Y20.C3          net (fanout=5)        0.624   fifo/read_ptr<2>
    SLICE_X7Y20.C           Tilo                  0.259   fifo/read_ptr<7>
                                                          fifo/Result<4>21
    SLICE_X7Y29.C5          net (fanout=6)        0.907   fifo/Result<4>_bdd2
    SLICE_X7Y29.C           Tilo                  0.259   curr_state_FSM_FFd5
                                                          fifo/read_index<4>1
    RAMB8_X0Y9.ADDRBRDADDR8 net (fanout=1)        1.170   fifo/read_index<4>
    RAMB8_X0Y9.CLKBRDCLK    Trcck_ADDRB           0.400   fifo/Mram_data_array
                                                          fifo/Mram_data_array
    ----------------------------------------------------  ---------------------------
    Total                                         4.144ns (1.443ns logic, 2.701ns route)
                                                          (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo/write_occupancy_9 (SLICE_X12Y23.CIN), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               curr_state_FSM_FFd4 (FF)
  Destination:          fifo/write_occupancy_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.940ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.588 - 0.659)
  Source Clock:         pll_90 rising at 5.208ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: curr_state_FSM_FFd4 to fifo/write_occupancy_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.CQ       Tcko                  0.430   curr_state_FSM_FFd5
                                                       curr_state_FSM_FFd4
    SLICE_X13Y21.D6      net (fanout=19)       1.704   curr_state_FSM_FFd4
    SLICE_X13Y21.D       Tilo                  0.259   fifo/fifo_full_s
                                                       fifo/write_occupancy_eqn_inv2
    SLICE_X12Y21.AX      net (fanout=1)        0.886   fifo/write_occupancy_eqn_inv
    SLICE_X12Y21.COUT    Taxcy                 0.259   fifo/write_occupancy<3>
                                                       fifo/Maccum_write_occupancy_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   fifo/Maccum_write_occupancy_cy<3>
    SLICE_X12Y22.COUT    Tbyp                  0.093   fifo/write_occupancy<7>
                                                       fifo/Maccum_write_occupancy_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   fifo/Maccum_write_occupancy_cy<7>
    SLICE_X12Y23.CLK     Tcinck                0.303   fifo/write_occupancy<9>
                                                       fifo/Maccum_write_occupancy_xor<9>
                                                       fifo/write_occupancy_9
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (1.344ns logic, 2.596ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               curr_state_FSM_FFd4 (FF)
  Destination:          fifo/write_occupancy_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.588 - 0.659)
  Source Clock:         pll_90 rising at 5.208ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: curr_state_FSM_FFd4 to fifo/write_occupancy_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.CQ       Tcko                  0.430   curr_state_FSM_FFd5
                                                       curr_state_FSM_FFd4
    SLICE_X12Y21.B3      net (fanout=19)       1.980   curr_state_FSM_FFd4
    SLICE_X12Y21.COUT    Topcyb                0.483   fifo/write_occupancy<3>
                                                       fifo/Maccum_write_occupancy_lut<1>
                                                       fifo/Maccum_write_occupancy_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   fifo/Maccum_write_occupancy_cy<3>
    SLICE_X12Y22.COUT    Tbyp                  0.093   fifo/write_occupancy<7>
                                                       fifo/Maccum_write_occupancy_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   fifo/Maccum_write_occupancy_cy<7>
    SLICE_X12Y23.CLK     Tcinck                0.303   fifo/write_occupancy<9>
                                                       fifo/Maccum_write_occupancy_xor<9>
                                                       fifo/write_occupancy_9
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (1.309ns logic, 1.986ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               curr_state_FSM_FFd4 (FF)
  Destination:          fifo/write_occupancy_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      3.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.588 - 0.659)
  Source Clock:         pll_90 rising at 5.208ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: curr_state_FSM_FFd4 to fifo/write_occupancy_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.CQ       Tcko                  0.430   curr_state_FSM_FFd5
                                                       curr_state_FSM_FFd4
    SLICE_X12Y21.C2      net (fanout=19)       2.072   curr_state_FSM_FFd4
    SLICE_X12Y21.COUT    Topcyc                0.328   fifo/write_occupancy<3>
                                                       fifo/Maccum_write_occupancy_lut<2>
                                                       fifo/Maccum_write_occupancy_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   fifo/Maccum_write_occupancy_cy<3>
    SLICE_X12Y22.COUT    Tbyp                  0.093   fifo/write_occupancy<7>
                                                       fifo/Maccum_write_occupancy_cy<7>
    SLICE_X12Y23.CIN     net (fanout=1)        0.003   fifo/Maccum_write_occupancy_cy<7>
    SLICE_X12Y23.CLK     Tcinck                0.303   fifo/write_occupancy<9>
                                                       fifo/Maccum_write_occupancy_xor<9>
                                                       fifo/write_occupancy_9
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.154ns logic, 2.078ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk90 = PERIOD TIMEGRP "pll_clk90" TS_clk_in PHASE 5.20833333 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point fifo/read_ptr_7 (SLICE_X7Y20.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/read_ptr_7 (FF)
  Destination:          fifo/read_ptr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pll_90 rising at 26.041ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/read_ptr_7 to fifo/read_ptr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.DQ       Tcko                  0.198   fifo/read_ptr<7>
                                                       fifo/read_ptr_7
    SLICE_X7Y20.D6       net (fanout=2)        0.025   fifo/read_ptr<7>
    SLICE_X7Y20.CLK      Tah         (-Th)    -0.215   fifo/read_ptr<7>
                                                       fifo/Result<7>3
                                                       fifo/read_ptr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo/write_ptr_8 (SLICE_X9Y14.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/write_ptr_8 (FF)
  Destination:          fifo/write_ptr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pll_90 rising at 26.041ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/write_ptr_8 to fifo/write_ptr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.DQ       Tcko                  0.198   fifo/write_ptr<8>
                                                       fifo/write_ptr_8
    SLICE_X9Y14.D6       net (fanout=3)        0.035   fifo/write_ptr<8>
    SLICE_X9Y14.CLK      Tah         (-Th)    -0.215   fifo/write_ptr<8>
                                                       fifo/Result<8>13
                                                       fifo/write_ptr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo/write_ptr_4 (SLICE_X8Y15.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/write_ptr_4 (FF)
  Destination:          fifo/write_ptr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pll_90 rising at 26.041ns
  Destination Clock:    pll_90 rising at 26.041ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/write_ptr_4 to fifo/write_ptr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.234   fifo/write_ptr<4>
                                                       fifo/write_ptr_4
    SLICE_X8Y15.D6       net (fanout=5)        0.038   fifo/write_ptr<4>
    SLICE_X8Y15.CLK      Tah         (-Th)    -0.197   fifo/write_ptr<4>
                                                       fifo/Result<4>11
                                                       fifo/write_ptr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.431ns logic, 0.038ns route)
                                                       (91.9% logic, 8.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk90 = PERIOD TIMEGRP "pll_clk90" TS_clk_in PHASE 5.20833333 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo/Mram_data_array/CLKAWRCLK
  Logical resource: fifo/Mram_data_array/CLKAWRCLK
  Location pin: RAMB8_X0Y9.CLKAWRCLK
  Clock network: pll_90
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo/Mram_data_array/CLKBRDCLK
  Logical resource: fifo/Mram_data_array/CLKBRDCLK
  Location pin: RAMB8_X0Y9.CLKBRDCLK
  Clock network: pll_90
--------------------------------------------------------------------------------
Slack: 18.167ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout2_buf/I0
  Logical resource: pll/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pll/clk90
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_in                      |     20.833ns|     16.000ns|      5.178ns|            0|            0|            0|         1591|
| TS_pll_clk180                 |     20.833ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_pll_clk0                   |     20.833ns|      3.878ns|          N/A|            0|            0|          901|            0|
| TS_pll_clk90                  |     20.833ns|      5.178ns|          N/A|            0|            0|          690|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    5.178|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1591 paths, 0 nets, and 502 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan  3 14:14:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



