
*** Running vivado
    with args -log base_block_design_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source base_block_design_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source base_block_design_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_processing_system7_0_0/base_block_design_processing_system7_0_0.xdc] for cell 'base_block_design_i/processing_system7_0/inst'
Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0_board.xdc] for cell 'base_block_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0_board.xdc] for cell 'base_block_design_i/axi_gpio_0/U0'
Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0.xdc] for cell 'base_block_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_0_0/base_block_design_axi_gpio_0_0.xdc] for cell 'base_block_design_i/axi_gpio_0/U0'
Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_1_0/base_block_design_axi_gpio_1_0_board.xdc] for cell 'base_block_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_1_0/base_block_design_axi_gpio_1_0_board.xdc] for cell 'base_block_design_i/axi_gpio_1/U0'
Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_1_0/base_block_design_axi_gpio_1_0.xdc] for cell 'base_block_design_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_axi_gpio_1_0/base_block_design_axi_gpio_1_0.xdc] for cell 'base_block_design_i/axi_gpio_1/U0'
Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0_board.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [c:/snickerdoodle_base/snickerdoodle_base.srcs/sources_1/bd/base_block_design/ip/base_block_design_rst_processing_system7_0_50M_0/base_block_design_rst_processing_system7_0_50M_0.xdc] for cell 'base_block_design_i/rst_processing_system7_0_50M'
Parsing XDC File [C:/snickerdoodle_base/snickerdoodle_base.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
Finished Parsing XDC File [C:/snickerdoodle_base/snickerdoodle_base.srcs/constrs_1/new/snickerdoodle_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 100 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 454.891 ; gain = 264.754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 459.594 ; gain = 4.652
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 18240af5a

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cf80f431

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 922.664 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 74 cells.
Phase 2 Constant Propagation | Checksum: 12116ded7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 922.664 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 174 unconnected nets.
INFO: [Opt 31-11] Eliminated 201 unconnected cells.
Phase 3 Sweep | Checksum: 107509704

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 922.664 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 922.664 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 107509704

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 922.664 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 107509704

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 922.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 922.664 ; gain = 467.773
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 922.664 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_base/snickerdoodle_base.runs/impl_1/base_block_design_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 922.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 922.664 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 0a8d1876

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 922.664 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 0a8d1876

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 0a8d1876

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 25965f2d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 71184866

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 18a55cdfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 1.2.1 Place Init Design | Checksum: 1d743190b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 1.2 Build Placer Netlist Model | Checksum: 1d743190b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1d743190b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d743190b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 1 Placer Initialization | Checksum: 1d743190b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11c289f26

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c289f26

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20a9ba855

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a7eb9ad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1a7eb9ad3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 234bfa2c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 234bfa2c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 2117fc766

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 2117fc766

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2117fc766

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2117fc766

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 3.7 Small Shape Detail Placement | Checksum: 2117fc766

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 251c81150

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 3 Detail Placement | Checksum: 251c81150

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 27b17efe4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 27b17efe4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 27b17efe4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 21f18fdfb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 21f18fdfb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 21f18fdfb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.480. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1e226efe7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 4.1.3 Post Placement Optimization | Checksum: 1e226efe7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 4.1 Post Commit Optimization | Checksum: 1e226efe7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1e226efe7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1e226efe7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1e226efe7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 4.4 Placer Reporting | Checksum: 1e226efe7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1ecce5218

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ecce5218

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586
Ending Placer Task | Checksum: 18dd507ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 936.250 ; gain = 13.586
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 936.250 ; gain = 13.586
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.709 . Memory (MB): peak = 936.250 ; gain = 0.000
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.134 . Memory (MB): peak = 936.250 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 936.250 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 936.250 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cccd382d ConstDB: 0 ShapeSum: c107cfc0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4aff13e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 972.625 ; gain = 36.375

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4aff13e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 976.348 ; gain = 40.098

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 4aff13e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 982.746 ; gain = 46.496
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11cc5df6a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 993.008 ; gain = 56.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.519 | TNS=0.000  | WHS=-0.145 | THS=-40.360|

Phase 2 Router Initialization | Checksum: 11138a3d1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 993.008 ; gain = 56.758

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1704e6c07

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 993.008 ; gain = 56.758

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 132ed86b1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.165 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: edd6f2be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758
Phase 4 Rip-up And Reroute | Checksum: edd6f2be

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: e1afe565

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.213 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: e1afe565

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e1afe565

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758
Phase 5 Delay and Skew Optimization | Checksum: e1afe565

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1c5bf8b16

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.213 | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1ade3a78b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.31222 %
  Global Horizontal Routing Utilization  = 1.35777 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19019adbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19019adbd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 993.008 ; gain = 56.758

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21b6a65de

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 993.008 ; gain = 56.758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.213 | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21b6a65de

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 993.008 ; gain = 56.758
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 993.008 ; gain = 56.758

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 993.008 ; gain = 56.758
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 993.008 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/snickerdoodle_base/snickerdoodle_base.runs/impl_1/base_block_design_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 17:14:50 2016...

*** Running vivado
    with args -log base_block_design_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source base_block_design_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source base_block_design_wrapper.tcl -notrace
Command: open_checkpoint base_block_design_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/snickerdoodle_base/snickerdoodle_base.runs/impl_1/.Xil/Vivado-6768-/dcp/base_block_design_wrapper_early.xdc]
Finished Parsing XDC File [C:/snickerdoodle_base/snickerdoodle_base.runs/impl_1/.Xil/Vivado-6768-/dcp/base_block_design_wrapper_early.xdc]
Parsing XDC File [C:/snickerdoodle_base/snickerdoodle_base.runs/impl_1/.Xil/Vivado-6768-/dcp/base_block_design_wrapper.xdc]
Finished Parsing XDC File [C:/snickerdoodle_base/snickerdoodle_base.runs/impl_1/.Xil/Vivado-6768-/dcp/base_block_design_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 454.297 ; gain = 1.387
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.564 . Memory (MB): peak = 454.297 ; gain = 1.387
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 100 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 454.297 ; gain = 266.766
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_block_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/snickerdoodle_base/snickerdoodle_base.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 19 17:15:55 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 800.449 ; gain = 346.152
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 17:15:55 2016...
