<stg><name>insert_point2_Pipeline_insert_point_label4</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %n_regions_load_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %n_regions_load_cast

]]></Node>
<StgValue><ssdm name="n_regions_load_cast_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %p_read821 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8

]]></Node>
<StgValue><ssdm name="p_read821"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %p_read720 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7

]]></Node>
<StgValue><ssdm name="p_read720"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %p_read619 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6

]]></Node>
<StgValue><ssdm name="p_read619"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %p_read518 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5

]]></Node>
<StgValue><ssdm name="p_read518"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %p_read417 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read417"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %p_read316 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read316"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %p_read215 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read215"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %p_read114 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read114"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %tmp_164_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_164

]]></Node>
<StgValue><ssdm name="tmp_164_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:11 %tmp_162_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_162

]]></Node>
<StgValue><ssdm name="tmp_162_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:12 %tmp_160_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_160

]]></Node>
<StgValue><ssdm name="tmp_160_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:13 %tmp_158_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_158_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:14 %tmp_156_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_156

]]></Node>
<StgValue><ssdm name="tmp_156_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:15 %tmp_154_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_154_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i4 0, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln242 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln242"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:4 %add_ln242 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln242"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln242 = br i1 %icmp_ln242, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln243 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:1 %add_ln243 = add i12 %tmp_154_read, i12 %zext_ln243

]]></Node>
<StgValue><ssdm name="add_ln243"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:2 %zext_ln243_1 = zext i12 %add_ln243

]]></Node>
<StgValue><ssdm name="zext_ln243_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %regions_min_0_addr = getelementptr i32 %regions_min_0, i64 0, i64 %zext_ln243_1

]]></Node>
<StgValue><ssdm name="regions_min_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:4 %add_ln243_1 = add i12 %tmp_156_read, i12 %zext_ln243

]]></Node>
<StgValue><ssdm name="add_ln243_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:5 %zext_ln243_2 = zext i12 %add_ln243_1

]]></Node>
<StgValue><ssdm name="zext_ln243_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %regions_min_1_addr = getelementptr i32 %regions_min_1, i64 0, i64 %zext_ln243_2

]]></Node>
<StgValue><ssdm name="regions_min_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:7 %add_ln243_2 = add i12 %tmp_158_read, i12 %zext_ln243

]]></Node>
<StgValue><ssdm name="add_ln243_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:8 %zext_ln243_3 = zext i12 %add_ln243_2

]]></Node>
<StgValue><ssdm name="zext_ln243_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %regions_max_0_addr = getelementptr i32 %regions_max_0, i64 0, i64 %zext_ln243_3

]]></Node>
<StgValue><ssdm name="regions_max_0_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:10 %add_ln243_3 = add i12 %tmp_160_read, i12 %zext_ln243

]]></Node>
<StgValue><ssdm name="add_ln243_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:11 %zext_ln243_4 = zext i12 %add_ln243_3

]]></Node>
<StgValue><ssdm name="zext_ln243_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %regions_max_1_addr = getelementptr i32 %regions_max_1, i64 0, i64 %zext_ln243_4

]]></Node>
<StgValue><ssdm name="regions_max_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:13 %add_ln243_4 = add i12 %tmp_162_read, i12 %zext_ln243

]]></Node>
<StgValue><ssdm name="add_ln243_4"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:14 %zext_ln243_5 = zext i12 %add_ln243_4

]]></Node>
<StgValue><ssdm name="zext_ln243_5"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %regions_center_0_addr = getelementptr i32 %regions_center_0, i64 0, i64 %zext_ln243_5

]]></Node>
<StgValue><ssdm name="regions_center_0_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:16 %add_ln243_5 = add i12 %tmp_164_read, i12 %zext_ln243

]]></Node>
<StgValue><ssdm name="add_ln243_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:17 %zext_ln243_6 = zext i12 %add_ln243_5

]]></Node>
<StgValue><ssdm name="zext_ln243_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %regions_center_1_addr = getelementptr i32 %regions_center_1, i64 0, i64 %zext_ln243_6

]]></Node>
<StgValue><ssdm name="regions_center_1_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:19 %specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln242"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="4">
<![CDATA[
for.inc.split:20 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.8float.i4, i32 %p_read114, i32 %p_read215, i32 %p_read316, i32 %p_read417, i32 %p_read518, i32 %p_read619, i32 %p_read720, i32 %p_read821, i4 %i

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:21 %br_ln243 = br i1 %n_regions_load_cast_read, void %arrayidx12525.case.0, void %arrayidx12525.case.1

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="n_regions_load_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12525.case.0:0 %store_ln243 = store i32 %tmp, i12 %regions_center_0_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="n_regions_load_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12525.case.0:1 %store_ln243 = store i32 %tmp, i12 %regions_max_0_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="n_regions_load_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12525.case.0:2 %store_ln243 = store i32 %tmp, i12 %regions_min_0_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="n_regions_load_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12525.case.0:3 %br_ln243 = br void %arrayidx12525.exit

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="n_regions_load_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12525.case.1:0 %store_ln243 = store i32 %tmp, i12 %regions_center_1_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="n_regions_load_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12525.case.1:1 %store_ln243 = store i32 %tmp, i12 %regions_max_1_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="n_regions_load_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
arrayidx12525.case.1:2 %store_ln243 = store i32 %tmp, i12 %regions_min_1_addr

]]></Node>
<StgValue><ssdm name="store_ln243"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
<literal name="n_regions_load_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12525.case.1:3 %br_ln243 = br void %arrayidx12525.exit

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12525.exit:0 %store_ln242 = store i4 %add_ln242, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12525.exit:1 %br_ln242 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln242" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
