Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Jan 10 11:36:20 2024
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file au_top_0_timing_summary_routed.rpt -rpx au_top_0_timing_summary_routed.rpx
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.854       -2.269                      4                  181        0.155        0.000                      0                  181        4.500        0.000                       0                    98  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.854       -2.269                      4                  165        0.155        0.000                      0                  165        4.500        0.000                       0                    98  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    7.856        0.000                      0                   16        0.450        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.854ns,  Total Violation       -2.269ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.854ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourhexdisplay/nibble_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 5.293ns (48.890%)  route 5.533ns (51.110%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.634     5.218    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.736 r  count_reg[4]/Q
                         net (fo=124, routed)         0.667     6.404    hex2bcd/Q[4]
    SLICE_X5Y38          LUT2 (Prop_lut2_I0_O)        0.124     6.528 r  hex2bcd/dig20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.528    hex2bcd/dig20_carry__0_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.929 r  hex2bcd/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    hex2bcd/dig20_carry__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.168 r  hex2bcd/dig20_carry__1/O[2]
                         net (fo=2, routed)           0.432     7.599    hex2bcd/dig20_carry__1_n_5
    SLICE_X3Y38          LUT3 (Prop_lut3_I1_O)        0.302     7.901 r  hex2bcd/dig20__52_carry__1_i_11/O
                         net (fo=3, routed)           0.596     8.497    hex2bcd/dig20__52_carry__1_i_11_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.124     8.621 r  hex2bcd/dig20__52_carry__1_i_4/O
                         net (fo=1, routed)           0.330     8.951    hex2bcd/dig20__52_carry__1_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.501 r  hex2bcd/dig20__52_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.501    hex2bcd/dig20__52_carry__1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.816 r  hex2bcd/dig20__52_carry__2/O[3]
                         net (fo=21, routed)          1.230    11.047    hex2bcd/dig20__52_carry__2_n_4
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.307    11.354 r  hex2bcd/dig20__108_carry_i_4/O
                         net (fo=1, routed)           0.000    11.354    hex2bcd/dig20__108_carry_i_4_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.730 r  hex2bcd/dig20__108_carry/CO[3]
                         net (fo=1, routed)           0.000    11.730    hex2bcd/dig20__108_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.053 r  hex2bcd/dig20__108_carry__0/O[1]
                         net (fo=3, routed)           0.666    12.718    hex2bcd/dig20__108_carry__0_n_6
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.306    13.024 r  hex2bcd/dig20__139_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.024    hex2bcd/dig20__139_carry__1_i_7_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  hex2bcd/dig20__139_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.574    hex2bcd/dig20__139_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.731 f  hex2bcd/dig20__139_carry__2/CO[1]
                         net (fo=2, routed)           0.419    14.150    hex2bcd/dig20__139_carry__2_n_2
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.329    14.479 r  hex2bcd/nibble[3]_i_24/O
                         net (fo=6, routed)           0.482    14.962    hex2bcd/nibble[3]_i_24_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.124    15.086 r  hex2bcd/nibble[1]_i_12/O
                         net (fo=1, routed)           0.417    15.503    fourhexdisplay/count_reg[15]_1
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124    15.627 r  fourhexdisplay/nibble[1]_i_4/O
                         net (fo=1, routed)           0.294    15.921    fourhexdisplay/nibble[1]_i_4_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I4_O)        0.124    16.045 r  fourhexdisplay/nibble[1]_i_1/O
                         net (fo=1, routed)           0.000    16.045    fourhexdisplay/nibble[1]_i_1_n_0
    SLICE_X1Y44          FDRE                                         r  fourhexdisplay/nibble_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.519    14.924    fourhexdisplay/clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  fourhexdisplay/nibble_reg[1]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)        0.029    15.191    fourhexdisplay/nibble_reg[1]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -16.045    
  -------------------------------------------------------------------
                         slack                                 -0.854    

Slack (VIOLATED) :        -0.734ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourhexdisplay/nibble_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.692ns  (logic 5.293ns (49.503%)  route 5.399ns (50.497%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.634     5.218    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.736 r  count_reg[4]/Q
                         net (fo=124, routed)         0.667     6.404    hex2bcd/Q[4]
    SLICE_X5Y38          LUT2 (Prop_lut2_I0_O)        0.124     6.528 r  hex2bcd/dig20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.528    hex2bcd/dig20_carry__0_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.929 r  hex2bcd/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    hex2bcd/dig20_carry__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.168 r  hex2bcd/dig20_carry__1/O[2]
                         net (fo=2, routed)           0.432     7.599    hex2bcd/dig20_carry__1_n_5
    SLICE_X3Y38          LUT3 (Prop_lut3_I1_O)        0.302     7.901 r  hex2bcd/dig20__52_carry__1_i_11/O
                         net (fo=3, routed)           0.596     8.497    hex2bcd/dig20__52_carry__1_i_11_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.124     8.621 r  hex2bcd/dig20__52_carry__1_i_4/O
                         net (fo=1, routed)           0.330     8.951    hex2bcd/dig20__52_carry__1_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.501 r  hex2bcd/dig20__52_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.501    hex2bcd/dig20__52_carry__1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.816 r  hex2bcd/dig20__52_carry__2/O[3]
                         net (fo=21, routed)          1.230    11.047    hex2bcd/dig20__52_carry__2_n_4
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.307    11.354 r  hex2bcd/dig20__108_carry_i_4/O
                         net (fo=1, routed)           0.000    11.354    hex2bcd/dig20__108_carry_i_4_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.730 r  hex2bcd/dig20__108_carry/CO[3]
                         net (fo=1, routed)           0.000    11.730    hex2bcd/dig20__108_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.053 r  hex2bcd/dig20__108_carry__0/O[1]
                         net (fo=3, routed)           0.666    12.718    hex2bcd/dig20__108_carry__0_n_6
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.306    13.024 r  hex2bcd/dig20__139_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.024    hex2bcd/dig20__139_carry__1_i_7_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  hex2bcd/dig20__139_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.574    hex2bcd/dig20__139_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.731 r  hex2bcd/dig20__139_carry__2/CO[1]
                         net (fo=2, routed)           0.419    14.150    hex2bcd/dig20__139_carry__2_n_2
    SLICE_X7Y46          LUT4 (Prop_lut4_I2_O)        0.329    14.479 f  hex2bcd/nibble[3]_i_24/O
                         net (fo=6, routed)           0.333    14.812    hex2bcd/nibble[3]_i_24_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124    14.936 r  hex2bcd/nibble[2]_i_11/O
                         net (fo=1, routed)           0.444    15.380    hex2bcd/nibble[2]_i_11_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.504 f  hex2bcd/nibble[2]_i_4/O
                         net (fo=1, routed)           0.282    15.787    hex2bcd/nibble[2]_i_4_n_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I2_O)        0.124    15.911 r  hex2bcd/nibble[2]_i_1/O
                         net (fo=1, routed)           0.000    15.911    fourhexdisplay/D[0]
    SLICE_X7Y46          FDRE                                         r  fourhexdisplay/nibble_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.517    14.922    fourhexdisplay/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  fourhexdisplay/nibble_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X7Y46          FDRE (Setup_fdre_C_D)        0.031    15.177    fourhexdisplay/nibble_reg[2]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -15.911    
  -------------------------------------------------------------------
                         slack                                 -0.734    

Slack (VIOLATED) :        -0.665ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourhexdisplay/nibble_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.629ns  (logic 5.680ns (53.438%)  route 4.949ns (46.562%))
  Logic Levels:           18  (CARRY4=10 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.631     5.215    clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.456     5.671 r  count_reg[5]/Q
                         net (fo=126, routed)         0.571     6.243    hex2bcd/Q[5]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.899 r  hex2bcd/dig30_carry/CO[3]
                         net (fo=1, routed)           0.000     6.899    hex2bcd/dig30_carry_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  hex2bcd/dig30_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.013    hex2bcd/dig30_carry__0_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  hex2bcd/dig30_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.127    hex2bcd/dig30_carry__1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.366 r  hex2bcd/dig30_carry__2/O[2]
                         net (fo=34, routed)          0.832     8.197    hex2bcd/dig30_carry__2_n_5
    SLICE_X4Y42          LUT4 (Prop_lut4_I2_O)        0.302     8.499 r  hex2bcd/dig30__33_carry_i_6/O
                         net (fo=1, routed)           0.000     8.499    hex2bcd/dig30__33_carry_i_6_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.049 r  hex2bcd/dig30__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.049    hex2bcd/dig30__33_carry_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.383 r  hex2bcd/dig30__33_carry__0/O[1]
                         net (fo=4, routed)           0.623    10.006    hex2bcd/dig30__33_carry__0_n_6
    SLICE_X3Y43          LUT5 (Prop_lut5_I2_O)        0.303    10.309 r  hex2bcd/dig30__62_carry_i_4/O
                         net (fo=1, routed)           0.000    10.309    hex2bcd/dig30__62_carry_i_4_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.710 r  hex2bcd/dig30__62_carry/CO[3]
                         net (fo=1, routed)           0.000    10.710    hex2bcd/dig30__62_carry_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.932 r  hex2bcd/dig30__62_carry__0/O[0]
                         net (fo=3, routed)           0.899    11.831    hex2bcd/dig30__62_carry__0_n_7
    SLICE_X3Y41          LUT4 (Prop_lut4_I1_O)        0.299    12.130 r  hex2bcd/dig30__87_carry__1_i_7/O
                         net (fo=1, routed)           0.000    12.130    hex2bcd/dig30__87_carry__1_i_7_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.680 r  hex2bcd/dig30__87_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.680    hex2bcd/dig30__87_carry__1_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.951 f  hex2bcd/dig30__87_carry__2/CO[0]
                         net (fo=5, routed)           0.336    13.287    hex2bcd/dig30__87_carry__2_n_3
    SLICE_X0Y42          LUT2 (Prop_lut2_I1_O)        0.373    13.660 r  hex2bcd/nibble[2]_i_25/O
                         net (fo=9, routed)           0.691    14.351    hex2bcd/nibble[2]_i_25_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I0_O)        0.124    14.475 r  hex2bcd/nibble[3]_i_23/O
                         net (fo=1, routed)           0.416    14.891    hex2bcd/nibble[3]_i_23_n_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I3_O)        0.124    15.015 f  hex2bcd/nibble[3]_i_9/O
                         net (fo=1, routed)           0.302    15.317    hex2bcd/nibble[3]_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    15.441 f  hex2bcd/nibble[3]_i_4/O
                         net (fo=1, routed)           0.279    15.720    fourhexdisplay/count_reg[15]_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I1_O)        0.124    15.844 r  fourhexdisplay/nibble[3]_i_2/O
                         net (fo=1, routed)           0.000    15.844    fourhexdisplay/nibble[3]_i_2_n_0
    SLICE_X0Y46          FDRE                                         r  fourhexdisplay/nibble_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.519    14.924    fourhexdisplay/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  fourhexdisplay/nibble_reg[3]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)        0.031    15.179    fourhexdisplay/nibble_reg[3]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                 -0.665    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourhexdisplay/nibble_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 5.045ns (50.492%)  route 4.947ns (49.508%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.634     5.218    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.518     5.736 r  count_reg[4]/Q
                         net (fo=124, routed)         0.667     6.404    hex2bcd/Q[4]
    SLICE_X5Y38          LUT2 (Prop_lut2_I0_O)        0.124     6.528 r  hex2bcd/dig20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.528    hex2bcd/dig20_carry__0_i_1_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.929 r  hex2bcd/dig20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    hex2bcd/dig20_carry__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.168 r  hex2bcd/dig20_carry__1/O[2]
                         net (fo=2, routed)           0.432     7.599    hex2bcd/dig20_carry__1_n_5
    SLICE_X3Y38          LUT3 (Prop_lut3_I1_O)        0.302     7.901 r  hex2bcd/dig20__52_carry__1_i_11/O
                         net (fo=3, routed)           0.596     8.497    hex2bcd/dig20__52_carry__1_i_11_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.124     8.621 r  hex2bcd/dig20__52_carry__1_i_4/O
                         net (fo=1, routed)           0.330     8.951    hex2bcd/dig20__52_carry__1_i_4_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.501 r  hex2bcd/dig20__52_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.501    hex2bcd/dig20__52_carry__1_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.816 r  hex2bcd/dig20__52_carry__2/O[3]
                         net (fo=21, routed)          1.230    11.047    hex2bcd/dig20__52_carry__2_n_4
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.307    11.354 r  hex2bcd/dig20__108_carry_i_4/O
                         net (fo=1, routed)           0.000    11.354    hex2bcd/dig20__108_carry_i_4_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.730 r  hex2bcd/dig20__108_carry/CO[3]
                         net (fo=1, routed)           0.000    11.730    hex2bcd/dig20__108_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.053 r  hex2bcd/dig20__108_carry__0/O[1]
                         net (fo=3, routed)           0.666    12.718    hex2bcd/dig20__108_carry__0_n_6
    SLICE_X5Y44          LUT4 (Prop_lut4_I1_O)        0.306    13.024 r  hex2bcd/dig20__139_carry__1_i_7/O
                         net (fo=1, routed)           0.000    13.024    hex2bcd/dig20__139_carry__1_i_7_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.574 r  hex2bcd/dig20__139_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.574    hex2bcd/dig20__139_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.731 r  hex2bcd/dig20__139_carry__2/CO[1]
                         net (fo=2, routed)           0.593    14.324    hex2bcd/dig20__139_carry__2_n_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I3_O)        0.329    14.653 f  hex2bcd/nibble[0]_i_3/O
                         net (fo=1, routed)           0.433    15.086    fourhexdisplay/count_reg[15]
    SLICE_X0Y44          LUT6 (Prop_lut6_I4_O)        0.124    15.210 r  fourhexdisplay/nibble[0]_i_1/O
                         net (fo=1, routed)           0.000    15.210    fourhexdisplay/nibble[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  fourhexdisplay/nibble_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.519    14.924    fourhexdisplay/clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  fourhexdisplay/nibble_reg[0]/C
                         clock pessimism              0.273    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X0Y44          FDRE (Setup_fdre_C_D)        0.032    15.194    fourhexdisplay/nibble_reg[0]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 delay_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 1.138ns (14.566%)  route 6.675ns (85.434%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.568     5.152    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  delay_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  delay_reg[18]/Q
                         net (fo=2, routed)           0.856     6.527    delay_reg[18]
    SLICE_X11Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.651 r  count[15]_i_18/O
                         net (fo=1, routed)           0.544     7.195    count[15]_i_18_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  count[15]_i_8/O
                         net (fo=1, routed)           0.405     7.724    count[15]_i_8_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  count[15]_i_3/O
                         net (fo=1, routed)           0.401     8.249    count[15]_i_3_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  count[15]_i_1/O
                         net (fo=49, routed)          0.783     9.156    reset_conditioner/count0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.280 r  reset_conditioner/ledword[23]_i_1/O
                         net (fo=25, routed)          3.685    12.965    ledword
    SLICE_X64Y72         FDRE                                         r  ledword_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  ledword_reg[10]/C
                         clock pessimism              0.179    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X64Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.874    ledword_reg[10]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 delay_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 1.138ns (14.566%)  route 6.675ns (85.434%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.568     5.152    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  delay_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  delay_reg[18]/Q
                         net (fo=2, routed)           0.856     6.527    delay_reg[18]
    SLICE_X11Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.651 r  count[15]_i_18/O
                         net (fo=1, routed)           0.544     7.195    count[15]_i_18_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  count[15]_i_8/O
                         net (fo=1, routed)           0.405     7.724    count[15]_i_8_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  count[15]_i_3/O
                         net (fo=1, routed)           0.401     8.249    count[15]_i_3_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  count[15]_i_1/O
                         net (fo=49, routed)          0.783     9.156    reset_conditioner/count0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.280 r  reset_conditioner/ledword[23]_i_1/O
                         net (fo=25, routed)          3.685    12.965    ledword
    SLICE_X64Y72         FDRE                                         r  ledword_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  ledword_reg[11]/C
                         clock pessimism              0.179    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X64Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.874    ledword_reg[11]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 delay_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 1.138ns (14.566%)  route 6.675ns (85.434%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.568     5.152    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  delay_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  delay_reg[18]/Q
                         net (fo=2, routed)           0.856     6.527    delay_reg[18]
    SLICE_X11Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.651 r  count[15]_i_18/O
                         net (fo=1, routed)           0.544     7.195    count[15]_i_18_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  count[15]_i_8/O
                         net (fo=1, routed)           0.405     7.724    count[15]_i_8_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  count[15]_i_3/O
                         net (fo=1, routed)           0.401     8.249    count[15]_i_3_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  count[15]_i_1/O
                         net (fo=49, routed)          0.783     9.156    reset_conditioner/count0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.280 r  reset_conditioner/ledword[23]_i_1/O
                         net (fo=25, routed)          3.685    12.965    ledword
    SLICE_X64Y72         FDRE                                         r  ledword_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  ledword_reg[12]/C
                         clock pessimism              0.179    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X64Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.874    ledword_reg[12]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 delay_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 1.138ns (14.566%)  route 6.675ns (85.434%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.568     5.152    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  delay_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  delay_reg[18]/Q
                         net (fo=2, routed)           0.856     6.527    delay_reg[18]
    SLICE_X11Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.651 r  count[15]_i_18/O
                         net (fo=1, routed)           0.544     7.195    count[15]_i_18_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  count[15]_i_8/O
                         net (fo=1, routed)           0.405     7.724    count[15]_i_8_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  count[15]_i_3/O
                         net (fo=1, routed)           0.401     8.249    count[15]_i_3_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  count[15]_i_1/O
                         net (fo=49, routed)          0.783     9.156    reset_conditioner/count0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.280 r  reset_conditioner/ledword[23]_i_1/O
                         net (fo=25, routed)          3.685    12.965    ledword
    SLICE_X64Y72         FDRE                                         r  ledword_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  ledword_reg[13]/C
                         clock pessimism              0.179    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X64Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.874    ledword_reg[13]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 delay_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 1.138ns (14.566%)  route 6.675ns (85.434%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.568     5.152    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  delay_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  delay_reg[18]/Q
                         net (fo=2, routed)           0.856     6.527    delay_reg[18]
    SLICE_X11Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.651 r  count[15]_i_18/O
                         net (fo=1, routed)           0.544     7.195    count[15]_i_18_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  count[15]_i_8/O
                         net (fo=1, routed)           0.405     7.724    count[15]_i_8_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  count[15]_i_3/O
                         net (fo=1, routed)           0.401     8.249    count[15]_i_3_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  count[15]_i_1/O
                         net (fo=49, routed)          0.783     9.156    reset_conditioner/count0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.280 r  reset_conditioner/ledword[23]_i_1/O
                         net (fo=25, routed)          3.685    12.965    ledword
    SLICE_X64Y72         FDRE                                         r  ledword_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  ledword_reg[6]/C
                         clock pessimism              0.179    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X64Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.874    ledword_reg[6]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 delay_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 1.138ns (14.566%)  route 6.675ns (85.434%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.568     5.152    clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  delay_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  delay_reg[18]/Q
                         net (fo=2, routed)           0.856     6.527    delay_reg[18]
    SLICE_X11Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.651 r  count[15]_i_18/O
                         net (fo=1, routed)           0.544     7.195    count[15]_i_18_n_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  count[15]_i_8/O
                         net (fo=1, routed)           0.405     7.724    count[15]_i_8_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.848 r  count[15]_i_3/O
                         net (fo=1, routed)           0.401     8.249    count[15]_i_3_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  count[15]_i_1/O
                         net (fo=49, routed)          0.783     9.156    reset_conditioner/count0
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.124     9.280 r  reset_conditioner/ledword[23]_i_1/O
                         net (fo=25, routed)          3.685    12.965    ledword
    SLICE_X64Y72         FDRE                                         r  ledword_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  ledword_reg[7]/C
                         clock pessimism              0.179    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X64Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.874    ledword_reg[7]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -12.965    
  -------------------------------------------------------------------
                         slack                                  1.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ledword_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  ledword_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  ledword_reg[17]/Q
                         net (fo=4, routed)           0.110     1.784    io_led_OBUF[17]
    SLICE_X64Y65         LUT3 (Prop_lut3_I2_O)        0.048     1.832 r  ledword[18]_i_1/O
                         net (fo=1, routed)           0.000     1.832    ledword[18]_i_1_n_0
    SLICE_X64Y65         FDRE                                         r  ledword_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.857     2.047    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  ledword_reg[18]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.131     1.677    ledword_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ledword_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  ledword_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  ledword_reg[17]/Q
                         net (fo=4, routed)           0.110     1.784    io_led_OBUF[17]
    SLICE_X64Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.829 r  ledword[16]_i_1/O
                         net (fo=1, routed)           0.000     1.829    ledword[16]_i_1_n_0
    SLICE_X64Y65         FDRE                                         r  ledword_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.857     2.047    clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  ledword_reg[16]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X64Y65         FDRE (Hold_fdre_C_D)         0.120     1.666    ledword_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fourhexdisplay/hold_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourhexdisplay/hold_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.540    fourhexdisplay/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  fourhexdisplay/hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  fourhexdisplay/hold_reg[5]/Q
                         net (fo=2, routed)           0.125     1.829    fourhexdisplay/hold[5]
    SLICE_X2Y47          LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  fourhexdisplay/hold[5]_i_1/O
                         net (fo=1, routed)           0.000     1.874    fourhexdisplay/hold[5]_i_1_n_0
    SLICE_X2Y47          FDRE                                         r  fourhexdisplay/hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.867     2.057    fourhexdisplay/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  fourhexdisplay/hold_reg[5]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.121     1.661    fourhexdisplay/hold_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ledword_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.249ns (69.375%)  route 0.110ns (30.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  ledword_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.148     1.675 r  ledword_reg[5]/Q
                         net (fo=4, routed)           0.110     1.785    io_led_OBUF[5]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.101     1.886 r  ledword[4]_i_1/O
                         net (fo=1, routed)           0.000     1.886    ledword[4]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  ledword_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851     2.041    clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  ledword_reg[4]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.131     1.658    ledword_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fourhexdisplay/hold_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourhexdisplay/hold_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.596     1.540    fourhexdisplay/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  fourhexdisplay/hold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  fourhexdisplay/hold_reg[6]/Q
                         net (fo=3, routed)           0.168     1.849    fourhexdisplay/hold[6]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.042     1.891 r  fourhexdisplay/hold[7]_i_3/O
                         net (fo=1, routed)           0.000     1.891    fourhexdisplay/hold[7]_i_3_n_0
    SLICE_X1Y47          FDRE                                         r  fourhexdisplay/hold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.867     2.057    fourhexdisplay/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  fourhexdisplay/hold_reg[7]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.107     1.647    fourhexdisplay/hold_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ledword_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.251ns (66.749%)  route 0.125ns (33.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  ledword_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.148     1.675 r  ledword_reg[4]/Q
                         net (fo=4, routed)           0.125     1.800    io_led_OBUF[4]
    SLICE_X64Y71         LUT3 (Prop_lut3_I2_O)        0.103     1.903 r  ledword[5]_i_1/O
                         net (fo=1, routed)           0.000     1.903    ledword[5]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  ledword_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851     2.041    clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  ledword_reg[5]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.131     1.658    ledword_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_conditioner/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.170     1.818    reset_conditioner/M_stage_d[3]
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.832     2.022    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X9Y37          FDSE (Hold_fdse_C_D)         0.066     1.573    reset_conditioner/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ledword_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.321%)  route 0.176ns (45.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  ledword_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     1.691 f  ledword_reg[0]/Q
                         net (fo=3, routed)           0.176     1.867    io_led_OBUF[0]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  left_right_i_1/O
                         net (fo=25, routed)          0.000     1.912    left_right_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  left_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.853     2.043    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  left_right_reg/C
                         clock pessimism             -0.501     1.543    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121     1.664    left_right_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ledword_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.247ns (66.391%)  route 0.125ns (33.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  ledword_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.148     1.675 r  ledword_reg[4]/Q
                         net (fo=4, routed)           0.125     1.800    io_led_OBUF[4]
    SLICE_X64Y71         LUT3 (Prop_lut3_I0_O)        0.099     1.899 r  ledword[3]_i_1/O
                         net (fo=1, routed)           0.000     1.899    ledword[3]_i_1_n_0
    SLICE_X64Y71         FDRE                                         r  ledword_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.851     2.041    clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  ledword_reg[3]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.121     1.648    ledword_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ledword_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledword_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.760%)  route 0.185ns (47.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  ledword_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  ledword_reg[7]/Q
                         net (fo=4, routed)           0.185     1.876    io_led_OBUF[7]
    SLICE_X64Y72         LUT3 (Prop_lut3_I2_O)        0.043     1.919 r  ledword[8]_i_1/O
                         net (fo=1, routed)           0.000     1.919    ledword[8]_i_1_n_0
    SLICE_X64Y72         FDRE                                         r  ledword_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.850     2.040    clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  ledword_reg[8]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.131     1.658    ledword_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y38    count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40    count_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y38    count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y42   delay_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   delay_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   delay_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   delay_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   delay_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   delay_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   delay_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   delay_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   delay_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    fourhexdisplay/nibble_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46    fourhexdisplay/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   delay_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   delay_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   delay_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   delay_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   delay_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   delay_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   delay_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   delay_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y44   delay_reg[29]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.456ns (26.288%)  route 1.279ns (73.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.279     6.884    rst
    SLICE_X4Y41          FDCE                                         f  count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.516    14.921    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  count_reg[10]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.405    14.740    count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.456ns (26.288%)  route 1.279ns (73.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.279     6.884    rst
    SLICE_X4Y41          FDCE                                         f  count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.516    14.921    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  count_reg[11]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.405    14.740    count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.456ns (26.288%)  route 1.279ns (73.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.279     6.884    rst
    SLICE_X4Y41          FDCE                                         f  count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.516    14.921    clk_IBUF_BUFG
    SLICE_X4Y41          FDCE                                         r  count_reg[13]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.405    14.740    count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.456ns (26.785%)  route 1.246ns (73.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.246     6.852    rst
    SLICE_X1Y41          FDCE                                         f  count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.518    14.923    clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  count_reg[12]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X1Y41          FDCE (Recov_fdce_C_CLR)     -0.405    14.742    count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  7.890    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.456ns (26.785%)  route 1.246ns (73.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.246     6.852    rst
    SLICE_X1Y41          FDCE                                         f  count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.518    14.923    clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  count_reg[14]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X1Y41          FDCE (Recov_fdce_C_CLR)     -0.405    14.742    count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  7.890    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.456ns (28.609%)  route 1.138ns (71.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.138     6.743    rst
    SLICE_X4Y40          FDCE                                         f  count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.515    14.920    clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  count_reg[7]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.739    count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.456ns (28.609%)  route 1.138ns (71.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.138     6.743    rst
    SLICE_X4Y40          FDCE                                         f  count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.515    14.920    clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  count_reg[9]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.739    count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  7.996    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.456ns (29.529%)  route 1.088ns (70.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.088     6.694    rst
    SLICE_X3Y38          FDCE                                         f  count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.516    14.921    clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  count_reg[15]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X3Y38          FDCE (Recov_fdce_C_CLR)     -0.405    14.740    count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.237ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.456ns (33.790%)  route 0.894ns (66.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.894     6.499    rst
    SLICE_X5Y36          FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.512    14.917    clk_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  count_reg[2]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X5Y36          FDCE (Recov_fdce_C_CLR)     -0.405    14.736    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                  8.237    

Slack (MET) :             8.353ns  (required time - arrival time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.456ns (36.957%)  route 0.778ns (63.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.565     5.149    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.456     5.605 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.778     6.383    rst
    SLICE_X7Y36          FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          1.512    14.917    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  count_reg[0]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X7Y36          FDCE (Recov_fdce_C_CLR)     -0.405    14.736    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  8.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.351%)  route 0.282ns (66.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.282     1.929    rst
    SLICE_X7Y38          FDCE                                         f  count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     2.052    clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  count_reg[6]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.480    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.351%)  route 0.282ns (66.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.282     1.929    rst
    SLICE_X7Y38          FDCE                                         f  count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     2.052    clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  count_reg[8]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.480    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.958%)  route 0.314ns (69.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.314     1.962    rst
    SLICE_X7Y37          FDCE                                         f  count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  count_reg[1]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X7Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.478    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.958%)  route 0.314ns (69.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.314     1.962    rst
    SLICE_X7Y37          FDCE                                         f  count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  count_reg[3]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X7Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.478    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.958%)  route 0.314ns (69.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.314     1.962    rst
    SLICE_X7Y37          FDCE                                         f  count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.860     2.050    clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  count_reg[5]/C
                         clock pessimism             -0.480     1.570    
    SLICE_X7Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.478    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.117%)  route 0.379ns (72.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.379     2.027    rst
    SLICE_X2Y37          FDCE                                         f  count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.862     2.052    clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  count_reg[4]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X2Y37          FDCE (Remov_fdce_C_CLR)     -0.067     1.505    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.654%)  route 0.369ns (72.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.369     2.017    rst
    SLICE_X7Y36          FDCE                                         f  count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.859     2.049    clk_IBUF_BUFG
    SLICE_X7Y36          FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X7Y36          FDCE (Remov_fdce_C_CLR)     -0.092     1.477    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.141ns (25.942%)  route 0.403ns (74.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.403     2.050    rst
    SLICE_X5Y36          FDCE                                         f  count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.859     2.049    clk_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  count_reg[2]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X5Y36          FDCE (Remov_fdce_C_CLR)     -0.092     1.477    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.141ns (21.785%)  route 0.506ns (78.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.506     2.154    rst
    SLICE_X3Y38          FDCE                                         f  count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.864     2.054    clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  count_reg[15]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X3Y38          FDCE (Remov_fdce_C_CLR)     -0.092     1.482    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.707ns  (arrival time - required time)
  Source:                 reset_conditioner/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.708%)  route 0.540ns (79.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.563     1.507    reset_conditioner/CLK
    SLICE_X9Y37          FDSE                                         r  reset_conditioner/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 f  reset_conditioner/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.540     2.188    rst
    SLICE_X4Y40          FDCE                                         f  count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=97, routed)          0.863     2.053    clk_IBUF_BUFG
    SLICE_X4Y40          FDCE                                         r  count_reg[7]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X4Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.481    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.707    





