 
****************************************
Report : qor
Design : FIFO
Version: M-2016.12-SP1
Date   : Wed Feb  1 11:48:03 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          1.44
  Critical Path Slack:          -0.60
  Critical Path Clk Period:      1.00
  Total Negative Slack:       -116.89
  No. of Violating Paths:      261.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        386
  Leaf Cell Count:               1575
  Buf/Inv Cell Count:             607
  Buf Cell Count:                 311
  Inv Cell Count:                 296
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1346
  Sequential Cell Count:          229
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3103.606569
  Noncombinational Area:  1564.510504
  Buf/Inv Area:           1105.018142
  Total Buffer Area:           703.47
  Total Inverter Area:         401.55
  Macro/Black Box Area:      0.000000
  Net Area:                716.578121
  -----------------------------------
  Cell Area:              4668.117073
  Design Area:            5384.695194


  Design Rules
  -----------------------------------
  Total Number of Nets:          1693
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.58
  Logic Optimization:                 11.09
  Mapping Optimization:               21.37
  -----------------------------------------
  Overall Compile Time:               34.66
  Overall Compile Wall Clock Time:    34.91

  --------------------------------------------------------------------

  Design  WNS: 0.60  TNS: 116.89  Number of Violating Paths: 261


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
