Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 10 20:04:10 2023
| Host         : DESKTOP-IRHHT3D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Multi_Channel_top_control_sets_placed.rpt
| Design       : Multi_Channel_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   544 |
| Unused register locations in slices containing registers |  2317 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1895 |          573 |
| No           | No                    | Yes                    |             343 |          174 |
| No           | Yes                   | No                     |             818 |          321 |
| Yes          | No                    | No                     |            1686 |          510 |
| Yes          | No                    | Yes                    |            1179 |          389 |
| Yes          | Yes                   | No                     |             650 |          153 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                 |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Control_new/cmd_channel_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[2]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  Control_new/cmd_data_reg[0]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  Control_new/cmd_channel_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[6]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  Control_new/cmd_data_reg[10]_LDC_i_1_n_0    |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[10]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  Control_new/cmd_channel_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[1]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  Control_new/cmd_channel_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[0]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  Control_new/cmd_channel_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[5]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  Control_new/cmd_channel_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[7]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  Control_new/cmd_channel_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[3]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  Control_new/cmd_channel_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[4]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  Control_new/cmd_data_reg[8]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  Control_new/cmd_data_reg[11]_LDC_i_1_n_0    |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[11]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  Control_new/cmd_data_reg[13]_LDC_i_1_n_0    |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[13]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  Control_new/cmd_data_reg[5]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  Control_new/cmd_data_reg[1]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  Control_new/cmd_data_reg[12]_LDC_i_1_n_0    |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[12]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  Control_new/cmd_data_reg[3]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  Control_new/cmd_data_reg[4]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  Control_new/cmd_data_reg[15]_LDC_i_1_n_0    |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[15]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  Control_new/cmd_data_reg[2]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  Control_new/cmd_data_reg[14]_LDC_i_1_n_0    |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[14]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  Control_new/cmd_data_reg[6]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  Control_new/cmd_data_reg[7]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  Control_new/cmd_data_reg[9]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  u_pid_contorl/AD_output_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[10]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  u_pid_contorl/AD_output_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[0]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  u_pid_contorl/AD_output_reg[15]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[15]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  u_pid_contorl/AD_output_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[11]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  u_pid_contorl/AD_output_reg[12]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[12]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  u_pid_contorl/AD_output_reg[14]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[14]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  u_pid_contorl/AD_output_reg[13]_LDC_i_1_n_0 |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[13]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  u_pid_contorl/AD_output_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[6]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  u_pid_contorl/AD_output_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[5]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  u_pid_contorl/AD_output_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[2]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  u_pid_contorl/AD_output_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[1]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  u_pid_contorl/AD_output_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[8]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  u_pid_contorl/AD_output_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[3]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  u_pid_contorl/AD_output_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[4]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  u_pid_contorl/AD_output_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[7]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  u_pid_contorl/AD_output_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[9]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  uart_top_new/channel_reg[7]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  uart_top_new/channel_reg[4]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  uart_top_new/channel_reg[3]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  uart_top_new/channel_reg[5]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  uart_top_new/channel_reg[1]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  uart_top_new/channel_reg[0]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  uart_top_new/channel_reg[2]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  uart_top_new/channel_reg[6]_LDC_i_1_n_0     |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  uart_top_new/value_reg[13]_LDC_i_1_n_0      |                                                                                                                                                                                                                                     | uart_top_new/value_reg[13]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  uart_top_new/value_reg[14]_LDC_i_1_n_0      |                                                                                                                                                                                                                                     | uart_top_new/value_reg[14]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  uart_top_new/value_reg[0]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  uart_top_new/value_reg[12]_LDC_i_1_n_0      |                                                                                                                                                                                                                                     | uart_top_new/value_reg[12]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  uart_top_new/value_reg[10]_LDC_i_1_n_0      |                                                                                                                                                                                                                                     | uart_top_new/value_reg[10]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  uart_top_new/value_reg[15]_LDC_i_1_n_0      |                                                                                                                                                                                                                                     | uart_top_new/value_reg[15]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  uart_top_new/value_reg[1]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  uart_top_new/value_reg[2]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  uart_top_new/value_reg[3]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  uart_top_new/value_reg[11]_LDC_i_1_n_0      |                                                                                                                                                                                                                                     | uart_top_new/value_reg[11]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  uart_top_new/value_reg[7]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  uart_top_new/value_reg[6]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  uart_top_new/value_reg[8]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  uart_top_new/value_reg[9]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  uart_top_new/value_reg[5]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  uart_top_new/value_reg[4]_LDC_i_1_n_0       |                                                                                                                                                                                                                                     | uart_top_new/value_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_4[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_2[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_tx_inst/bit_flag_reg_n_0                                                                                                                                                                               | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                                                                                                                                                   | uart_top_new/channel_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[1]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                                                                                                                                                   | uart_top_new/channel_reg[4]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                                                                                                                                                   | uart_top_new/channel_reg[3]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                                                                                                                                                   | uart_top_new/channel_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                                                                                                                                                   | uart_top_new/channel_reg[1]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                                                                                                                                                   | uart_top_new/channel_reg[0]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                                                                                                                                                   | uart_top_new/channel_reg[2]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/channel[7]_P_i_1_n_0                                                                                                                                                                                                   | uart_top_new/channel_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[13]_LDC_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[14]_LDC_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[0]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[12]_LDC_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[10]_LDC_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[15]_LDC_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[1]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[2]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[3]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[11]_LDC_i_1_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[8]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[9]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | uart_top_new/value[15]_P_i_1_n_0                                                                                                                                                                                                    | uart_top_new/value_reg[4]_LDC_i_1_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[3]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[2]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[0]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[7]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[10]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[1]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[5]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[4]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_channel_reg[6]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[15]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[11]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[12]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[13]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[14]_LDC_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/cmd_data_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_channel_reg[2]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[0]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[12]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[15]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[0]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[13]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[14]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[11]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[10]_LDC_i_2_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[5]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[6]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[9]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[2]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[3]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_channel_reg[6]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[4]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[7]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/AD_output_reg[8]_LDC_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[10]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_channel_reg[1]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/channel_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[13]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[15]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[12]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[10]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[14]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[11]_LDC_i_2_n_0                                                                                                                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[8]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | uart_top_new/value_reg[9]_LDC_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_channel_reg[0]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_channel_reg[5]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_channel_reg[7]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_channel_reg[3]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_channel_reg[4]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[8]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[11]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[13]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[1]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[12]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[3]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[4]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[15]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[2]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[14]_LDC_i_1_n_0                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | Control_new/cmd_channel[7]_P_i_1_n_0                                                                                                                                                                                                | Control_new/cmd_data_reg[9]_LDC_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/CS_i_1_n_0                                                                                                                                                                                                     | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/E[0]                                                                                                                                                                                                           | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/SCLK_i_1_n_0                                                                                                                                                                                                   | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/sendData_reg                                                                                                                                                                                                   | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_1/cmd                                                                                                                                                                                                                           | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/SCLK_i_1__0_n_0                                                                                                                                                                                                | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/CS_i_1__0_n_0                                                                                                                                                                                                  | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                1 |              1 |
|  clk_IBUF_BUFG                               | DAC_2/cmd                                                                                                                                                                                                                           | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                1 |              1 |
|  clk_IBUF_BUFG                               | Voltage2Temp/W                                                                                                                                                                                                                      | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_convstab_i_1_n_0                                                                                                                                                                                                        | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                1 |              1 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_rd_i_1_n_0                                                                                                                                                                                                              | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                1 |              1 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_cs_i_1_n_0                                                                                                                                                                                                              | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[10]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[0]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[15]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[11]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[12]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[14]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[13]_LDC_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[6]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[5]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[2]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[1]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[8]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[3]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[4]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[7]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_output[15]_P_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_output_reg[9]_LDC_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_1[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/allow_adjust[3]_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_IBUF_BUFG                               | Control_new/DA1_open_state[7]_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  clk_IBUF_BUFG                               | Control_new/DAC2_Channel_en[7]_i_1_n_0                                                                                                                                                                                              | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                1 |              2 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  clk_IBUF_BUFG                               | DAC_1/Channel_en_reg[7]_i_1_n_0                                                                                                                                                                                                     | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                1 |              3 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/E[0]                                                                                                                                                                                                           | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                1 |              3 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/counter_0                                                                                                                                                                                                      | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                1 |              3 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/counter_0                                                                                                                                                                                                      | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |                2 |              3 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                2 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               | Control_new/DAC1_Channel_en[7]_i_1_n_0                                                                                                                                                                                              | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  clk_IBUF_BUFG                               | Control_new/control_state[3]_i_1_n_0                                                                                                                                                                                                | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                2 |              4 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               | AD7606_1/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                                            | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                1 |              4 |
|  clk_IBUF_BUFG                               | Voltage2Temp/cnt                                                                                                                                                                                                                    | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                1 |              4 |
|  clk_IBUF_BUFG                               | u_pid_contorl/mul_cnt[3]_i_1_n_0                                                                                                                                                                                                    | u_pid_contorl/allow_adjust[3]_i_2_n_0                                                                                                                                                                                                   |                2 |              4 |
|  clk_IBUF_BUFG                               | u_pid_contorl/pid_state[3]_i_1_n_0                                                                                                                                                                                                  | u_pid_contorl/allow_adjust[3]_i_2_n_0                                                                                                                                                                                                   |                3 |              4 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_rx_inst/bit_flag_reg_n_0                                                                                                                                                                               | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                               | Control_new/DAC1_Channel_en[7]_i_1_n_0                                                                                                                                                                                              | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |                1 |              4 |
|  clk_IBUF_BUFG                               | uart_top_new/frame_state[3]_i_1_n_0                                                                                                                                                                                                 | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/E[0]                                                                                                                                                                                                           | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               | Control_new/change_target_temp0                                                                                                                                                                                                     | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                2 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_tx_inst/bit_cnt[3]_i_1_n_0                                                                                                                                                                             | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                1 |              4 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               | Control_new/LD1_reverse_voltage[15]_i_1_n_0                                                                                                                                                                                         | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                1 |              4 |
|  clk_IBUF_BUFG                               | DAC_1/Channel_en_reg[7]_i_1_n_0                                                                                                                                                                                                     | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |                1 |              5 |
|  clk_IBUF_BUFG                               | DAC_1/FSM_onehot_DAC_init_state[4]_i_1_n_0                                                                                                                                                                                          | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                1 |              5 |
|  clk_IBUF_BUFG                               | DAC_2/FSM_onehot_DAC_init_state[4]_i_1__0_n_0                                                                                                                                                                                       | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                1 |              5 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                4 |              6 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/counter_0                                                                                                                                                                                                      | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                4 |              6 |
|  clk_IBUF_BUFG                               | Control_new/DAC2_Channel_en[7]_i_1_n_0                                                                                                                                                                                              | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                2 |              6 |
|  clk_IBUF_BUFG                               | Control_new/DA1_open_state[7]_i_1_n_0                                                                                                                                                                                               | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |                2 |              6 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                                    |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_2[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                2 |              7 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |
|  clk_IBUF_BUFG                               | uart_top_new/mode[7]_i_1_n_0                                                                                                                                                                                                        | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                2 |              8 |
|  clk_IBUF_BUFG                               | DAC_2/Channel_en_reg[7]_i_1__0_n_0                                                                                                                                                                                                  | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                2 |              8 |
|  clk_IBUF_BUFG                               | Control_new/DA1_open_state[7]_i_1_n_0                                                                                                                                                                                               | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                2 |              8 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_rx_inst/rx_flag                                                                                                                                                                                        | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                1 |              8 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_rx_inst/bit_data0                                                                                                                                                                                      | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                1 |              8 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_2[15]_i_1_n_0                                                                                                                                                                                                 | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                2 |              8 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                        |                2 |              8 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  clk_IBUF_BUFG                               | DAC_1/DAC_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                     | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                2 |             10 |
|  clk_IBUF_BUFG                               | DAC_1/DAC_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                     | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                2 |             10 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             10 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  clk_IBUF_BUFG                               | DAC_2/DAC_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                     | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                3 |             10 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/allow_adjust[3]_i_2_n_0                                                                                                                                                                                                   |                6 |             10 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  clk_IBUF_BUFG                               | DAC_2/DAC_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                     | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                3 |             10 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  clk_IBUF_BUFG                               | Control_new/LD1_reverse_voltage[15]_i_1_n_0                                                                                                                                                                                         | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                3 |             12 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_sum_1[31]_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/allow_adjust[3]_i_2_n_0                                                                                                                                                                                                   |                6 |             12 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_3[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/allow_adjust[3]_i_2_n_0                                                                                                                                                                                                   |                3 |             12 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                6 |             12 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  clk_IBUF_BUFG                               | u_pid_contorl/Target_Temp4[15]_i_1_n_0                                                                                                                                                                                              | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                4 |             13 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             13 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]                                                                                                                                                                       |                5 |             15 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_4[15]_i_1_n_0                                                                                                                                                                                                 | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                3 |             15 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[2][14]_i_2_n_0                                                                                                                                                                                                      | DAC_1/Volte_reg[2][14]_i_1_n_0                                                                                                                                                                                                          |                3 |             15 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[3][14]_i_2_n_0                                                                                                                                                                                                      | DAC_1/Volte_reg[3][14]_i_1_n_0                                                                                                                                                                                                          |                3 |             15 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[1][14]_i_2_n_0                                                                                                                                                                                                      | DAC_2/Volte_reg[1][14]_i_1_n_0                                                                                                                                                                                                          |                3 |             15 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_1[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                3 |             15 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[0][14]_i_2_n_0                                                                                                                                                                                                      | DAC_2/Volte_reg[0][14]_i_1_n_0                                                                                                                                                                                                          |                2 |             15 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_3[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                2 |             15 |
|  clk_IBUF_BUFG                               | DAC_1/cnt[0]_i_1__2_n_0                                                                                                                                                                                                             | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                4 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD2_Current[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                3 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD3_Current[15]_i_1_n_0                                                                                                                                                                                                 | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                4 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD3_reverse_voltage[15]_i_1_n_0                                                                                                                                                                                         | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                3 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch4                                                                                                                                                                                                                     | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                5 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD4_Current[15]_i_1_n_0                                                                                                                                                                                                 | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                3 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[5][15]_i_2__0_n_0                                                                                                                                                                                                   | DAC_2/Volte_reg[5][15]_i_1__0_n_0                                                                                                                                                                                                       |                3 |             16 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[5][15]_i_2_n_0                                                                                                                                                                                                      | DAC_1/Volte_reg[5][15]_i_1_n_0                                                                                                                                                                                                          |                3 |             16 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[7][15]_i_2_n_0                                                                                                                                                                                                      | DAC_1/Volte_reg[7][15]_i_1_n_0                                                                                                                                                                                                          |                2 |             16 |
|  clk_IBUF_BUFG                               | DAC_1/Volte_reg[4][15]_i_2_n_0                                                                                                                                                                                                      | DAC_1/Volte_reg[4][15]_i_1_n_0                                                                                                                                                                                                          |                3 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/TEC_Temp2[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD4_reverse_voltage[15]_i_1_n_0                                                                                                                                                                                         | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                3 |             16 |
|  clk_IBUF_BUFG                               | u_pid_contorl/I_n0                                                                                                                                                                                                                  | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |                4 |             16 |
|  clk_IBUF_BUFG                               | Control_new/set_I[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[4][15]_i_2__0_n_0                                                                                                                                                                                                   | DAC_2/Volte_reg[4][15]_i_1__0_n_0                                                                                                                                                                                                       |                5 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[6][15]_i_2_n_0                                                                                                                                                                                                      | DAC_2/Volte_reg[6][15]_i_1__0_n_0                                                                                                                                                                                                       |                3 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch8                                                                                                                                                                                                                     | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                6 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/Volte_reg[7][15]_i_2__0_n_0                                                                                                                                                                                                   | DAC_2/Volte_reg[7][15]_i_1__0_n_0                                                                                                                                                                                                       |                3 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch6                                                                                                                                                                                                                     | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                5 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch7                                                                                                                                                                                                                     | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                8 |             16 |
|  clk_IBUF_BUFG                               | DAC_2/cnt                                                                                                                                                                                                                           | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                4 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/TEC_Temp1[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/Temp[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/TEC_Temp4[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_IBUF_BUFG                               | Voltage2Temp/TEC_Temp3[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch3                                                                                                                                                                                                                     | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_send_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                        | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                4 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch1                                                                                                                                                                                                                     | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                7 |             16 |
|  clk_IBUF_BUFG                               | Control_new/set_P[15]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch2                                                                                                                                                                                                                     | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                4 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/ad_ch5                                                                                                                                                                                                                     | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_IBUF_BUFG                               | Control_new/target_temp[15]_i_1_n_0                                                                                                                                                                                                 | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  clk_IBUF_BUFG                               | Control_new/P_reg[15][0]                                                                                                                                                                                                            | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                2 |             16 |
|  clk_IBUF_BUFG                               | AD7606_1/i                                                                                                                                                                                                                          | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |               11 |             16 |
|  clk_IBUF_BUFG                               | Control_new/LD2_reverse_voltage[15]_i_1_n_0                                                                                                                                                                                         | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                2 |             16 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_IBUF_BUFG                               | Voltage2Temp/Voltage_reg                                                                                                                                                                                                            | AD7606_1/ad_ch8_reg[0]_0                                                                                                                                                                                                                |                5 |             17 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/LD3_reverse_voltage_reg[0]_0                                                                                                                                                                                                |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  clk_IBUF_BUFG                               | u_pid_contorl/Target_Temp4[15]_i_1_n_0                                                                                                                                                                                              | u_pid_contorl/allow_adjust[3]_i_2_n_0                                                                                                                                                                                                   |                6 |             19 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]_0                                                                                                                                                   |                5 |             20 |
|  clk_IBUF_BUFG                               | DAC_2/cmd                                                                                                                                                                                                                           | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                9 |             20 |
|  clk_IBUF_BUFG                               | u_pid_contorl/error_sum_1[31]_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                8 |             20 |
|  clk_IBUF_BUFG                               | DAC_1/cmd                                                                                                                                                                                                                           | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |                9 |             20 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_3[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                5 |             21 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_send_fifo_new/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                        | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                5 |             22 |
|  clk_IBUF_BUFG                               | DAC_1/SPI_Master_new/sendData_reg                                                                                                                                                                                                   | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |                6 |             23 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | Control_new/channel_state_reg[0]_0                                                                                                                                                                                                      |               12 |             24 |
|  clk_IBUF_BUFG                               | DAC_2/SPI_Master_new/sendData_reg                                                                                                                                                                                                   | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |                6 |             24 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                6 |             27 |
|  clk_IBUF_BUFG                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               13 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/Target_Temp4[15]_i_1_n_0                                                                                                                                                                                              | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |                9 |             32 |
|  clk_IBUF_BUFG                               | Uart_Output_new/cnt[31]_i_1_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  clk_IBUF_BUFG                               | uart_top_new/uart_sub_1/uart_rx_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/cnt[31]_i_1__0_n_0                                                                                                                                                                                                    | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |                9 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_2[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/allow_adjust[3]_i_2_n_0                                                                                                                                                                                                   |                6 |             32 |
|  clk_IBUF_BUFG                               | test_current/cnt[31]_i_1__1_n_0                                                                                                                                                                                                     | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |                7 |             32 |
|  clk_IBUF_BUFG                               | u_pid_contorl/AD_temp_4[15]_i_1_n_0                                                                                                                                                                                                 | u_pid_contorl/allow_adjust[3]_i_2_n_0                                                                                                                                                                                                   |                5 |             32 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_pid_contorl/error_sum_3_reg[20]_0                                                                                                                                                                                                     |               17 |             34 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | DAC_2/SPI_Master_new/CS_reg_0                                                                                                                                                                                                           |               12 |             34 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             34 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             34 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             34 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  clk_IBUF_BUFG                               | Control_new/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             35 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | DAC_1/SPI_Master_new/FSM_sequential_state_reg[2]_0                                                                                                                                                                                      |               13 |             35 |
|  clk_IBUF_BUFG                               | u_pid_contorl/CE                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             48 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               12 |             48 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             49 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             49 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             49 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             49 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               18 |             50 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                                       |               42 |             50 |
|  clk_IBUF_BUFG                               | Voltage2Temp/W                                                                                                                                                                                                                      | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |               17 |             59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i      |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               25 |             61 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |
|  clk_IBUF_BUFG                               | u_pid_contorl/sum_error_n[31]_i_1_n_0                                                                                                                                                                                               | u_pid_contorl/now_value_reg[0]_0                                                                                                                                                                                                        |               21 |             64 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |
|  clk_IBUF_BUFG                               | u_pid_contorl/CE                                                                                                                                                                                                                    | u_pid_contorl/AD_temp_3_reg[0]_0                                                                                                                                                                                                        |               15 |             65 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               33 |             66 |
|  clk_IBUF_BUFG                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |               27 |            103 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     | AD7606_1/SR[0]                                                                                                                                                                                                                          |               26 |            132 |
|  clk_IBUF_BUFG                               |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |              558 |           1901 |
+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   219 |
| 2      |                    10 |
| 3      |                    14 |
| 4      |                    70 |
| 5      |                     4 |
| 6      |                     8 |
| 7      |                     6 |
| 8      |                    15 |
| 10     |                    11 |
| 12     |                     7 |
| 13     |                     2 |
| 15     |                     8 |
| 16+    |                   170 |
+--------+-----------------------+


