[INF:CM0023] Creating log file ../../build/regression/LoopParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<43> s<42> l<3:1> el<1:3>
n<> u<1> t<Module_keyword> p<5> s<2> l<3:1> el<3:7>
n<Foo> u<2> t<StringConst> p<5> s<4> l<3:8> el<3:11>
n<> u<3> t<Port> p<4> l<3:13> el<3:13>
n<> u<4> t<List_of_ports> p<5> c<3> l<3:12> el<3:14>
n<> u<5> t<Module_nonansi_header> p<40> c<1> s<22> l<3:1> el<3:15>
n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<4:12> el<4:12>
n<P1> u<7> t<StringConst> p<14> s<13> l<4:12> el<4:14>
n<P2> u<8> t<StringConst> p<9> l<4:17> el<4:19>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:17> el<4:19>
n<> u<10> t<Constant_primary> p<11> c<9> l<4:17> el<4:19>
n<> u<11> t<Constant_expression> p<12> c<10> l<4:17> el<4:19>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<4:17> el<4:19>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<4:17> el<4:19>
n<> u<14> t<Param_assignment> p<15> c<7> l<4:12> el<4:19>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<4:12> el<4:19>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<4:2> el<4:19>
n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<4:2> el<4:20>
n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<4:2> el<4:20>
n<> u<19> t<Module_common_item> p<20> c<18> l<4:2> el<4:20>
n<> u<20> t<Module_or_generate_item> p<21> c<19> l<4:2> el<4:20>
n<> u<21> t<Non_port_module_item> p<22> c<20> l<4:2> el<4:20>
n<> u<22> t<Module_item> p<40> c<21> s<39> l<4:2> el<4:20>
n<> u<23> t<Data_type_or_implicit> p<33> s<32> l<5:12> el<5:12>
n<P2> u<24> t<StringConst> p<31> s<30> l<5:12> el<5:14>
n<P1> u<25> t<StringConst> p<26> l<5:17> el<5:19>
n<> u<26> t<Primary_literal> p<27> c<25> l<5:17> el<5:19>
n<> u<27> t<Constant_primary> p<28> c<26> l<5:17> el<5:19>
n<> u<28> t<Constant_expression> p<29> c<27> l<5:17> el<5:19>
n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<5:17> el<5:19>
n<> u<30> t<Constant_param_expression> p<31> c<29> l<5:17> el<5:19>
n<> u<31> t<Param_assignment> p<32> c<24> l<5:12> el<5:19>
n<> u<32> t<List_of_param_assignments> p<33> c<31> l<5:12> el<5:19>
n<> u<33> t<Parameter_declaration> p<34> c<23> l<5:2> el<5:19>
n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<5:2> el<5:20>
n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<5:2> el<5:20>
n<> u<36> t<Module_common_item> p<37> c<35> l<5:2> el<5:20>
n<> u<37> t<Module_or_generate_item> p<38> c<36> l<5:2> el<5:20>
n<> u<38> t<Non_port_module_item> p<39> c<37> l<5:2> el<5:20>
n<> u<39> t<Module_item> p<40> c<38> l<5:2> el<5:20>
n<> u<40> t<Module_declaration> p<41> c<5> l<3:1> el<7:10>
n<> u<41> t<Description> p<42> c<40> l<3:1> el<7:10>
n<> u<42> t<Source_text> p<43> c<41> l<3:1> el<7:10>
n<> u<43> t<Top_level_rule> l<3:1> el<9:1>
[WRN:PA0205] dut.sv:3: No timescale set for "Foo".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:3: Compile module "work@Foo".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:3: Top level module "work@Foo".

[ERR:EL0542] dut.sv:4: Expression loop in instance "work@Foo".

[ERR:EL0542] dut.sv:5: Expression loop in instance "work@Foo".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/LoopParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/LoopParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/LoopParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@Foo)
|vpiElaborated:1
|vpiName:work@Foo
|uhdmallModules:
\_module: work@Foo (work@Foo) dut.sv:3:1: , endln:7:10, parent:work@Foo
  |vpiFullName:work@Foo
  |vpiParameter:
  \_parameter: (work@Foo.P1), line:4:12, endln:4:14, parent:work@Foo
    |vpiName:P1
    |vpiFullName:work@Foo.P1
  |vpiParameter:
  \_parameter: (work@Foo.P2), line:5:12, endln:5:14, parent:work@Foo
    |vpiName:P2
    |vpiFullName:work@Foo.P2
  |vpiParamAssign:
  \_param_assign: , line:4:12, endln:4:19, parent:work@Foo
    |vpiRhs:
    \_ref_obj: (P2), line:4:17, endln:4:19
      |vpiName:P2
    |vpiLhs:
    \_parameter: (work@Foo.P1), line:4:12, endln:4:14, parent:work@Foo
  |vpiParamAssign:
  \_param_assign: , line:5:12, endln:5:19, parent:work@Foo
    |vpiRhs:
    \_ref_obj: (P1), line:5:17, endln:5:19
      |vpiName:P1
    |vpiLhs:
    \_parameter: (work@Foo.P2), line:5:12, endln:5:14, parent:work@Foo
  |vpiDefName:work@Foo
|uhdmtopModules:
\_module: work@Foo (work@Foo) dut.sv:3:1: , endln:7:10
  |vpiName:work@Foo
  |vpiParameter:
  \_parameter: (work@Foo.P1), line:4:12, endln:4:14, parent:work@Foo
    |vpiName:P1
    |vpiFullName:work@Foo.P1
  |vpiParameter:
  \_parameter: (work@Foo.P2), line:5:12, endln:5:14, parent:work@Foo
    |vpiName:P2
    |vpiFullName:work@Foo.P2
  |vpiParamAssign:
  \_param_assign: , line:4:12, endln:4:19, parent:work@Foo
    |vpiRhs:
    \_ref_obj: (P2), line:4:17, endln:4:19
      |vpiName:P2
      |vpiActual:
      \_ref_obj: (P1), line:5:17, endln:5:19
        |vpiName:P1
        |vpiActual:
        \_ref_obj: (P2), line:4:17, endln:4:19
    |vpiLhs:
    \_parameter: (work@Foo.P1), line:4:12, endln:4:14, parent:work@Foo
  |vpiParamAssign:
  \_param_assign: , line:5:12, endln:5:19, parent:work@Foo
    |vpiRhs:
    \_ref_obj: (P1), line:5:17, endln:5:19
    |vpiLhs:
    \_parameter: (work@Foo.P2), line:5:12, endln:5:14, parent:work@Foo
  |vpiDefName:work@Foo
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/LoopParam/dut.sv | ${SURELOG_DIR}/build/regression/LoopParam/roundtrip/dut_000.sv | 0 | 7 | 

