{
  "totalCount" : 5628,
  "totalCountFiltered" : 5628,
  "duration" : 807,
  "indexDuration" : 210,
  "requestDuration" : 488,
  "searchUid" : "701c22b6-f72d-4372-9bca-78eaf2074a6b",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-wgnm24jnfsfaxved5qtkhdcmiu",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTEtd2dubTI0am5mc2ZheHZlZDVxdGtoZGNtaXU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "FIFO",
    "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "excerpt" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle ...",
    "firstSentences" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "B02fðJAwwpjrDTdM",
        "urihash" : "B02fðJAwwpjrDTdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff53",
        "transactionid" : 864279,
        "title" : "CoreSight ETM-R4 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792282933227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1945,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 1945,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792282933227,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM-R4 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "excerpt" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock ... For inputs this is the delay between the input port and the first register.",
      "firstSentences" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock period taken up by internal logic. For inputs this is the delay between the input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM-R4 input and output signal timing parameters ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "5RsrTdDzChcI6gZ1",
        "urihash" : "5RsrTdDzChcI6gZ1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "delays ; timing parameters ; register ; port ; ETM ; clock ; R4 ; process technologies ; constraints ; internal logic",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "delays ; timing parameters ; register ; port ; ETM ; clock ; R4 ; process technologies ; constraints ; internal logic",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "9185a67c87b3c56678b4932ecf83e226030ebab1b15caa5906c5a447e72b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ffa2",
        "transactionid" : 861296,
        "title" : "ETM-R4 input and output signal timing parameters ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380682075750,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 2184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 2184,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380682075750,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "ETM-R4 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "Excerpt" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock ... For inputs this is the delay between the input port and the first register.",
      "FirstSentences" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock period taken up by internal logic. For inputs this is the delay between the input ..."
    }, {
      "title" : "PortMode and PortSize",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "excerpt" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port ... In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "firstSentences" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port mode. In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PortMode and PortSize ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "ZEKvCvYALxEPtrpY",
        "urihash" : "ZEKvCvYALxEPtrpY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "port mode ; PortSize ; PortMode ; b000 ; b0100 ; reset ; ETMCR",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "port mode ; PortSize ; PortMode ; b000 ; b0100 ; reset ; ETMCR",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "1d280b897346370066e3444dc4a8665f8b560730b6395f352715f482087a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff84",
        "transactionid" : 861296,
        "title" : "PortMode and PortSize ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380665918967,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 410,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 410,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380665918967,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
        "syscollection" : "default"
      },
      "Title" : "PortMode and PortSize",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "Excerpt" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port ... In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "FirstSentences" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port mode. In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ..."
    }, {
      "title" : "Trace limitations",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "excerpt" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "firstSentences" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trace limitations ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "koTj2one5SIKRExU",
        "urihash" : "koTj2one5SIKRExU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "trace limitations",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "trace limitations",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "72e11dd9348aa7973c40d55e85fff11018f31dc6a7a68905357780c3d5a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff83",
        "transactionid" : 861296,
        "title" : "Trace limitations ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380634589512,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 84,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 84,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 8,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380634589512,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
        "syscollection" : "default"
      },
      "Title" : "Trace limitations",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "Excerpt" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "FirstSentences" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4"
    } ],
    "totalNumberOfChildResults" : 61,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "FIFO ",
      "document_number" : "ddi0367",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484533",
      "sysurihash" : "gRS1XMc3bfXu6xAM",
      "urihash" : "gRS1XMc3bfXu6xAM",
      "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
      "systransactionid" : 861296,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1302542073000,
      "topparentid" : 3484533,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602751994000,
      "sysconcepts" : "trace packets ; FIFO ; ATCLK domain ; buffers bursts ; cycle",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
      "attachmentparentid" : 3484533,
      "parentitem" : "5f880dfa405d955c5176ff53",
      "concepts" : "trace packets ; FIFO ; ATCLK domain ; buffers bursts ; cycle",
      "documenttype" : "html",
      "isattachment" : "3484533",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719380000,
      "permanentid" : "27f731c05b00896b9de4ad4423fcd09f7cee31a443de16d9b7751ed70826",
      "syslanguage" : [ "English" ],
      "itemid" : "5f880dfa405d955c5176ff71",
      "transactionid" : 861296,
      "title" : "FIFO ",
      "products" : [ "CoreSight ETM-R4" ],
      "date" : 1648719380000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0367:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719380885384420,
      "sysisattachment" : "3484533",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484533,
      "size" : 242,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719376791,
      "syssize" : 242,
      "sysdate" : 1648719380000,
      "haslayout" : "1",
      "topparent" : "3484533",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484533,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
      "wordcount" : 34,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719380000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "modified" : 1639048775000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719380885384420,
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
      "syscollection" : "default"
    },
    "Title" : "FIFO",
    "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "Excerpt" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle ...",
    "FirstSentences" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle and ..."
  }, {
    "title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "3ztEQ7KSdQlLYb4N",
        "urihash" : "3ztEQ7KSdQlLYb4N",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
        "systransactionid" : 977275,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664448704000,
        "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335385368c4c2b1c237f",
        "transactionid" : 977275,
        "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "products" : [ "Neoverse V1" ],
        "date" : 1664448704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664448704618631454,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664448699616,
        "syssize" : 4971,
        "sysdate" : 1664448704000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664448704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664448704618631454,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "TRCIDR1, ID Register 1",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "firstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977275,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977275,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCIDR1, ID Register 1 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "F5YS6zsd3omk814k",
        "urihash" : "F5YS6zsd3omk814k",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "e59596d3b52dec0709224a5dec701c5d74b00c1673a726e7f085c124bc8c",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c255f",
        "transactionid" : 864220,
        "title" : "TRCIDR1, ID Register 1 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758761048120,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 745,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476038,
        "syssize" : 745,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758761048120,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "syscollection" : "default"
      },
      "Title" : "TRCIDR1, ID Register 1",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "Excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "FirstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ..."
    }, {
      "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "firstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977275,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977275,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "OuHUrqeFuNE55NvI",
        "urihash" : "OuHUrqeFuNE55NvI",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "35de5fdf16367325f2b072a1467eba0f61268496d78138a86f073ed5daed",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2549",
        "transactionid" : 864220,
        "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758722594280,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 934,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476069,
        "syssize" : 934,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758722594280,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "Excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "FirstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ..."
    }, {
      "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "firstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977275,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977275,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "SM2pCiZQ8P5w575Z",
        "urihash" : "SM2pCiZQ8P5w575Z",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "3f88d7cf69cc82825cc11a10ab96d87c98952a3da522d808f2db0543bfa6",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2583",
        "transactionid" : 864220,
        "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758403613077,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 1130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476024,
        "syssize" : 1130,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758403613077,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "Excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "FirstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "document_number" : "101427",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5042696",
      "sysauthor" : "ARM",
      "sysurihash" : "UeQWVpuYmbq9pY0d",
      "urihash" : "UeQWVpuYmbq9pY0d",
      "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Neoverse processors",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1618480587000,
      "topparentid" : 5042696,
      "numberofpages" : 746,
      "sysconcepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
      "attachmentparentid" : 5042696,
      "parentitem" : "6088335385368c4c2b1c237f",
      "concepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "documenttype" : "pdf",
      "isattachment" : "5042696",
      "sysindexeddate" : 1649146763000,
      "permanentid" : "05493464f8f17a203df80b95540a34da05c0f7e2a06861659491c3299089",
      "syslanguage" : [ "English" ],
      "itemid" : "6088335985368c4c2b1c266d",
      "transactionid" : 864220,
      "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649146762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101427:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146762792581333,
      "sysisattachment" : "5042696",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5042696,
      "size" : 2936548,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146480990,
      "syssubject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2936548,
      "sysdate" : 1649146762000,
      "topparent" : "5042696",
      "author" : "ARM",
      "label_version" : "r1p1",
      "systopparentid" : 5042696,
      "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
      "wordcount" : 5687,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146763000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146762792581333,
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ..."
  }, {
    "title" : "enable and match signals",
    "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "firstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "aAngtqoP4nqwKC4x",
        "urihash" : "aAngtqoP4nqwKC4x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d362e9",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751638560806,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 1979,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751638560806,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "43Btl8OuFGOIPXHm",
        "urihash" : "43Btl8OuFGOIPXHm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "keywords" : "PrimeCell, ARM, GIC, PL390, Generic Interrupt\nController, AMBA, AXI, AHB-Lite, irq, fiq, Distributor, CPU Interface,\nSecurity Extensions, cfgsdisable, IP",
        "systransactionid" : 864220,
        "copyright" : "Copyright ©€2008, 2009 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "numberofpages" : 105,
        "sysconcepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "documenttype" : "pdf",
        "isattachment" : "3480049",
        "sysindexeddate" : 1649146753000,
        "permanentid" : "2e2058a51cf46fecfb2111e609140a8c661b3497ff978acbb35405bf5d94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3588295d1e18d3635c",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "subject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "date" : 1649146753000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146753424867727,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 990797,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146365982,
        "syssubject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "syssize" : 990797,
        "sysdate" : 1649146753000,
        "topparent" : "3480049",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 1594,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146753000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146753424867727,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "Excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510"
    }, {
      "title" : "Implementation-defined behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "firstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Implementation-defined behavior ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "zPTpXmRrñiðctKgk",
        "urihash" : "zPTpXmRrñiðctKgk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "a1888a1f0786d1daa8e8610fda63a11f1c84c64e5ba3b410b75a101a1b65",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d36308",
        "transactionid" : 864220,
        "title" : "Implementation-defined behavior ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751827328621,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 786,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 786,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751827328621,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "syscollection" : "default"
      },
      "Title" : "Implementation-defined behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "Excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "FirstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ..."
    }, {
      "title" : "Number of priority levels",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "firstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Number of priority levels ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "JVPkñNfQy2GirsðM",
        "urihash" : "JVPkñNfQy2GirsðM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "GIC ; priority ; Designer documentation ; reading",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; priority ; Designer documentation ; reading",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "529cc2f884733a89428e4c0f02ce19de827d51c23eb3616266be36fc2e5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d3630e",
        "transactionid" : 864220,
        "title" : "Number of priority levels ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751749085549,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 241,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751749085549,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "syscollection" : "default"
      },
      "Title" : "Number of priority levels",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "Excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "FirstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "enable and match signals ",
      "document_number" : "ddi0416",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3480049",
      "sysurihash" : "xFyeU0mt96crRq56",
      "urihash" : "xFyeU0mt96crRq56",
      "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1264433082000,
      "topparentid" : 3480049,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371892000,
      "sysconcepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
      "attachmentparentid" : 3480049,
      "parentitem" : "5e8e1d3488295d1e18d362e9",
      "concepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "documenttype" : "html",
      "isattachment" : "3480049",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146753000,
      "permanentid" : "99fbd6eee187fa7503800489485a121d08ad2f5cf2aaeee918d3621fd469",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1d3488295d1e18d36307",
      "transactionid" : 864220,
      "title" : "enable and match signals ",
      "products" : [ "CoreLink GIC-390" ],
      "date" : 1649146753000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0416:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146753614208634,
      "sysisattachment" : "3480049",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3480049,
      "size" : 2210,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146364011,
      "syssize" : 2210,
      "sysdate" : 1649146753000,
      "haslayout" : "1",
      "topparent" : "3480049",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3480049,
      "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
      "wordcount" : 103,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146753000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "modified" : 1639128675000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146753614208634,
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "syscollection" : "default"
    },
    "Title" : "enable and match signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "Excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "FirstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ..."
  }, {
    "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "firstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "Yt4owbUlOnmAOjzR",
        "urihash" : "Yt4owbUlOnmAOjzR",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146702000,
        "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
        "syslanguage" : [ "English" ],
        "itemid" : "60368cdc8f952d2e4134d9a6",
        "transactionid" : 864218,
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146702000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146702132535665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4492,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 4492,
        "sysdate" : 1649146702000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146702000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146702132535665,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "A32 BKPT instruction with condition code not AL",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "firstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "A32 BKPT instruction with condition code not AL ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "dgñUYsAnVO6yVnZx",
        "urihash" : "dgñUYsAnVO6yVnZx",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146726000,
        "permanentid" : "19d1ee142a7df0818ec2ae336ee87222f9b772652e366683b1ad60648fd9",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb1",
        "transactionid" : 864219,
        "title" : "A32 BKPT instruction with condition code not AL ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146726000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146726525752140,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 188,
        "sysdate" : 1649146726000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146726000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146726525752140,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "syscollection" : "default"
      },
      "Title" : "A32 BKPT instruction with condition code not AL",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "Excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "FirstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72"
    }, {
      "title" : "Debug unpredictable behaviors",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "firstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug unpredictable behaviors ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "1fvomLvacwNuHg1R",
        "urihash" : "1fvomLvacwNuHg1R",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146725000,
        "permanentid" : "c882048abe3d1033a5856375a1966c832089949164304be0ce38ec363f1a",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb0",
        "transactionid" : 864219,
        "title" : "Debug unpredictable behaviors ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146725934949915,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 2586,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 2586,
        "sysdate" : 1649146725000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146725934949915,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Debug unpredictable behaviors",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "Excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "FirstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ..."
    }, {
      "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "firstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "FðvñmVz4belk8qt9",
        "urihash" : "FðvñmVz4belk8qt9",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146724000,
        "permanentid" : "b2ce83458b99acd863b2cc5cdf90d493dcaf775824ef6fefe2606be508ac",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbc1",
        "transactionid" : 864219,
        "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146724431589733,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 383,
        "sysdate" : 1649146724000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146724431589733,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "syscollection" : "default"
      },
      "Title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "Excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "FirstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ..."
    } ],
    "totalNumberOfChildResults" : 401,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "document_number" : "100095",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5040166",
      "sysurihash" : "VkRCftLV3qkCC54Q",
      "urihash" : "VkRCftLV3qkCC54Q",
      "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "systransactionid" : 864219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1480715344000,
      "topparentid" : 5040166,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614187740000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "attachmentparentid" : 5040166,
      "parentitem" : "60368cdc8f952d2e4134d9a6",
      "documenttype" : "html",
      "isattachment" : "5040166",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146728000,
      "permanentid" : "8f10c96233183073ca39510847ee22e1d15b2d08e1a3e3a7473051177b41",
      "syslanguage" : [ "English" ],
      "itemid" : "60368ce38f952d2e4134dbba",
      "transactionid" : 864219,
      "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "products" : [ "Cortex-A72" ],
      "date" : 1649146728000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100095:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146728964949920,
      "sysisattachment" : "5040166",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5040166,
      "size" : 224,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146355669,
      "syssize" : 224,
      "sysdate" : 1649146728000,
      "haslayout" : "1",
      "topparent" : "5040166",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5040166,
      "content_description" : "This document describes the ARM Cortex-A72 processor.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146728000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "modified" : 1637571842000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146728964949920,
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "syscollection" : "default"
    },
    "Title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "Excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "FirstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "IHiCyDkñGspHfyYW",
        "urihash" : "IHiCyDkñGspHfyYW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146625000,
        "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73e0",
        "transactionid" : 864217,
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146625000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146625812968684,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1967,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1967,
        "sysdate" : 1649146625000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146625000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146625812968684,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "DMC",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMC ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "FEG8uOIRGQ9a4EFD",
        "urihash" : "FEG8uOIRGQ9a4EFD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146672000,
        "permanentid" : "bfcbde74d0fad03e44cd1a8f1df782d84958597a5293ddb004586964e965",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73fd",
        "transactionid" : 864218,
        "title" : "DMC ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146672852799752,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 1198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1198,
        "sysdate" : 1649146672000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/functional-overview/dmc?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146672852799752,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "syscollection" : "default"
      },
      "Title" : "DMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "Excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ..."
    }, {
      "title" : "DMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "firstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "zVc3LzLyQC7IAdfa",
        "urihash" : "zVc3LzLyQC7IAdfa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; show the sequence of events ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; show the sequence of events ; configuration",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "9b3913f0881ee60f6b0c5d2fa41e86b0a465b5355f2d01d5abc518e7389c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745b",
        "transactionid" : 864217,
        "title" : "DMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639663115927,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 398,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 398,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639663115927,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "DMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "Excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "FirstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    }, {
      "title" : "SMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "firstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "dGE1tzñwDvbwðZxG",
        "urihash" : "dGE1tzñwDvbwðZxG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "2958ec003e5375779a4e590b9bb65247c09e607ad155b7559aca35b615c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745c",
        "transactionid" : 864217,
        "title" : "SMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639587475097,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 867,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 867,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639587475097,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "SMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "Excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "FirstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0393",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497737",
      "sysurihash" : "ðHk4vcnñOCdIXjCp",
      "urihash" : "ðHk4vcnñOCdIXjCp",
      "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "systransactionid" : 864218,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173289407000,
      "topparentid" : 3497737,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376292000,
      "sysconcepts" : "functional operation ; major components",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3497737,
      "parentitem" : "5e8e2e64fd977155116a73e0",
      "concepts" : "functional operation ; major components",
      "documenttype" : "html",
      "isattachment" : "3497737",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146680000,
      "permanentid" : "2e2f202c7a47732174505d85edb93d423ada68244bfb987ffad89358f50a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e64fd977155116a73f6",
      "transactionid" : 864218,
      "title" : "Functional Overview ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649146680000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0393:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146680518978692,
      "sysisattachment" : "3497737",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497737,
      "size" : 307,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146302599,
      "syssize" : 307,
      "sysdate" : 1649146680000,
      "haslayout" : "1",
      "topparent" : "3497737",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497737,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146680000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0393/b/functional-overview?lang=en",
      "modified" : 1639049815000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146680518978692,
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ..."
  }, {
    "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    }, {
      "title" : "Security extensions",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "firstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Security extensions ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "NXnXKH3MS3aJ5ega",
        "urihash" : "NXnXKH3MS3aJ5ega",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "Security ; Non-secure Access Control ; timers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "Security ; Non-secure Access Control ; timers",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "65348ae5538cf524437038ea88005e99daffe63d64637f12c493ed045830",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3642",
        "transactionid" : 864216,
        "title" : "Security extensions ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588963044724,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 159,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588963044724,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "syscollection" : "default"
      },
      "Title" : "Security extensions",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "Excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "FirstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9"
    }, {
      "title" : "Global timer registers",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "firstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Global timer registers ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "6KdLUa1ZONññm6pF",
        "urihash" : "6KdLUa1ZONññm6pF",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "global timer ; register summary ; subsections ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "global timer ; register summary ; subsections ; assignments",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "ba8f639bf9c9181fd9147d76204a4c72fd579c6ed075a6efa1aeb698e53f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3650",
        "transactionid" : 864216,
        "title" : "Global timer registers ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588507049447,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 416,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 416,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588507049447,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "syscollection" : "default"
      },
      "Title" : "Global timer registers",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "Excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "FirstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "document_number" : "100486",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453457",
      "sysauthor" : "ARM",
      "sysurihash" : "qcYc6bBE715IHeLl",
      "urihash" : "qcYc6bBE715IHeLl",
      "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "keywords" : "Cortex-A9, Cortex-A",
      "systransactionid" : 864217,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459860230000,
      "topparentid" : 3453457,
      "numberofpages" : 131,
      "sysconcepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3453457,
      "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
      "concepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "documenttype" : "pdf",
      "isattachment" : "3453457",
      "sysindexeddate" : 1649146613000,
      "permanentid" : "50c7ba26233b5d437f386370af328c69d60de7b69ef7ef27a35eaf20425c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1f4fb2608e4d7f0a369f",
      "transactionid" : 864217,
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "subject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "date" : 1649146613000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100486:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146613198541587,
      "sysisattachment" : "3453457",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453457,
      "size" : 863444,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146210064,
      "syssubject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "syssize" : 863444,
      "sysdate" : 1649146613000,
      "topparent" : "3453457",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3453457,
      "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "wordcount" : 2407,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146613000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146613198541587,
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "Excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual"
  }, {
    "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Exception disabled",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "firstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Exception disabled ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "2Sð9NrV06lYðtWHM",
        "urihash" : "2Sð9NrV06lYðtWHM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "fcef435de4ba5a4fb51e940255892bf701123633523e2dfd3558fbaadcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d3778f",
        "transactionid" : 864215,
        "title" : "Exception disabled ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509575439248,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 194,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509575439248,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "syscollection" : "default"
      },
      "Title" : "Exception disabled",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "Excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "FirstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11"
    }, {
      "title" : "Invalid Operation exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "firstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Invalid Operation exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "FtD5j6RmU5N25m6f",
        "urihash" : "FtD5j6RmU5N25m6f",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "dd0011f33748f0656a3feb4b49abd9d8ff3cb2d490e5a8cb96c2c0e54e95",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37781",
        "transactionid" : 864215,
        "title" : "Invalid Operation exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509500468505,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 1695,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 1695,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509500468505,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "syscollection" : "default"
      },
      "Title" : "Invalid Operation exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "Excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "FirstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ..."
    }, {
      "title" : "Division by Zero exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "firstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Division by Zero exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "ku8zi54QQm9ShLtM",
        "urihash" : "ku8zi54QQm9ShLtM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "6360a4bed030c306cbb046b3cdf6241e2f1056de83ba6b6b2872bc56a157",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37784",
        "transactionid" : 864215,
        "title" : "Division by Zero exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509435229181,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 349,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 349,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509435229181,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "syscollection" : "default"
      },
      "Title" : "Division by Zero exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "Excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "FirstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ..."
    } ],
    "totalNumberOfChildResults" : 127,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "document_number" : "ddi0274",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484614",
      "sysurihash" : "zñqkgE39UYkðHð6I",
      "urihash" : "zñqkgE39UYkðHð6I",
      "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "systransactionid" : 864215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185270143000,
      "topparentid" : 3484614,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373243000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146509000,
      "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e227b88295d1e18d376b4",
      "transactionid" : 864215,
      "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "products" : [ "Arm11" ],
      "date" : 1649146509000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0274:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146509606066493,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2568,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146147075,
      "syssize" : 2568,
      "sysdate" : 1649146509000,
      "haslayout" : "1",
      "topparent" : "3484614",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484614,
      "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
      "wordcount" : 190,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146509000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0274/h/?lang=en",
      "modified" : 1638977941000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146509606066493,
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "syscollection" : "default"
    },
    "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
  }, {
    "title" : "Appendices",
    "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices",
    "excerpt" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "firstSentences" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A77 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
      "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "VC3VfSdDñIEyetun",
        "urihash" : "VC3VfSdDñIEyetun",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085706000,
        "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c6fa57aac7b03f73105",
        "transactionid" : 863781,
        "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085706000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085706740301163,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4507,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 4507,
        "sysdate" : 1649085706000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085706000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085706740301163,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
      "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "excerpt" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in ... It contains the following sections: Use of R15 by Instruction. ... Armv8 Debug UNPREDICTABLE behaviors.",
      "firstSentences" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex-A77 core implementation diverges from the preferred behavior described in Armv8 AArch32 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "ivQn7eKmLwUNPyaX",
        "urihash" : "ivQn7eKmLwUNPyaX",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "UNPREDICTABLE behaviors ; A77 core ; Armv8 ; Cortex ; accesses crossing ; Use of R15 ; boundaries ; Load",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "UNPREDICTABLE behaviors ; A77 core ; Armv8 ; Cortex ; accesses crossing ; Use of R15 ; boundaries ; Load",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085784000,
        "permanentid" : "f1f952db82fa192b393dde4e72d6ae68db25457ef25b44b23524d4bcc8ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c4",
        "transactionid" : 863782,
        "title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085784000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085784734563071,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 451,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 451,
        "sysdate" : 1649085784000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085784734563071,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "Excerpt" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in ... It contains the following sections: Use of R15 by Instruction. ... Armv8 Debug UNPREDICTABLE behaviors.",
      "FirstSentences" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex-A77 core implementation diverges from the preferred behavior described in Armv8 AArch32 ..."
    }, {
      "title" : "Other UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "excerpt" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not ...",
      "firstSentences" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not implemented.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Other UNPREDICTABLE behaviors ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "m9azojLnñSyGcf6w",
        "urihash" : "m9azojLnñSyGcf6w",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "unpredictable behaviors ; CCSIDR read ; cache ; CRC32C instruction ; CRC32 ; core ; counters ; Executed unconditionally ; A1 encoding ; unknown non-zero ; Non-secure EL0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "unpredictable behaviors ; CCSIDR read ; cache ; CRC32C instruction ; CRC32 ; core ; counters ; Executed unconditionally ; A1 encoding ; unknown non-zero ; Non-secure EL0",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "af3e76fa632d8200df2d0074031ba5f97dd3d58b9a72d245c19c453f13f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c8",
        "transactionid" : 863782,
        "title" : "Other UNPREDICTABLE behaviors ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781074039321,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 1531,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 1531,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781074039321,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Other UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "Excerpt" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not ...",
      "FirstSentences" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not implemented."
    }, {
      "title" : "Use of R15 by Instruction",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "firstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the value used by the load or store using R15 as a base register is the Program Counter (PC) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Use of R15 by Instruction ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "2eXhkGE0tOcm2hxf",
        "urihash" : "2eXhkGE0tOcm2hxf",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "use of R15 ; instructions ; store ; load ; Writeback ; A77 core ; word alignment ; usual offset ; Program Counter",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "use of R15 ; instructions ; store ; load ; Writeback ; A77 core ; word alignment ; usual offset ; Program Counter",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085776000,
        "permanentid" : "a6da01c095fbc2f98815fb86c9f6b888353d17a5ac8c6af23eec8619faf7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c5",
        "transactionid" : 863782,
        "title" : "Use of R15 by Instruction ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085776000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085776082841904,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 610,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 610,
        "sysdate" : 1649085776000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085776000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085776082841904,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
        "syscollection" : "default"
      },
      "Title" : "Use of R15 by Instruction",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "Excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "FirstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the value used by the load or store using R15 as a base register is the Program Counter (PC) ..."
    } ],
    "totalNumberOfChildResults" : 197,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Appendices ",
      "document_number" : "101111",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465155",
      "sysurihash" : "NFA1RbddEPzAdJhz",
      "urihash" : "NFA1RbddEPzAdJhz",
      "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
      "systransactionid" : 863782,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1572637681000,
      "topparentid" : 3465155,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585814639000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
      "attachmentparentid" : 3465155,
      "parentitem" : "5e859c6fa57aac7b03f73105",
      "documenttype" : "html",
      "isattachment" : "3465155",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085784000,
      "permanentid" : "d57d2c0ca4bb4c9b4f06805cd170d0edd1ee2ad0d5e1b55ede1c2229ca1a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859c74a57aac7b03f732c3",
      "transactionid" : 863782,
      "title" : "Appendices ",
      "products" : [ "Cortex-A77" ],
      "date" : 1649085784000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101111:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085784825450398,
      "sysisattachment" : "3465155",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465155,
      "size" : 256,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085630900,
      "syssize" : 256,
      "sysdate" : 1649085784000,
      "haslayout" : "1",
      "topparent" : "3465155",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465155,
      "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
      "document_revision" : "04",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085784000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101111/0101/appendices?lang=en",
      "modified" : 1636547036000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085784825450398,
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
      "syscollection" : "default"
    },
    "Title" : "Appendices",
    "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices",
    "Excerpt" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "FirstSentences" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ..."
  }, {
    "title" : "MTB-M33 Discovery",
    "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "clickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "excerpt" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in ... MTB-M33 occupies two separate regions of the processor memory map: SFR Trace control ...",
    "firstSentences" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in the System. MTB-M33 occupies two separate regions of the processor memory map: SFR Trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "XzaBIyASñ2E2LP9L",
        "urihash" : "XzaBIyASñ2E2LP9L",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
        "systransactionid" : 863780,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085686000,
        "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31ce",
        "transactionid" : 863780,
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085686109800626,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4217,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 4217,
        "sysdate" : 1649085686000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085686000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085686109800626,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "excerpt" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "firstSentences" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "f5Dg42elmlrmbtIe",
        "urihash" : "f5Dg42elmlrmbtIe",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085783000,
        "permanentid" : "4a78286f37f5ac8c4eab7fbd6c43289154a491cab84b0adf2cf5d28d97e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31e0",
        "transactionid" : 863782,
        "title" : "Interfaces ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085783000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085783246022031,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 111,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 111,
        "sysdate" : 1649085783000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085783000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085783246022031,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "Excerpt" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "FirstSentences" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33"
    }, {
      "title" : "Trace Disable Programming Sequence",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "excerpt" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to ... ; Read MTB_POSITION register\\r\\nLSRS r1, #3 ... ; MTB_POSITION.POINTER value. \\r\\n",
      "firstSentences" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to disable trace: LDR r2, =MTB_SFRBASE ; MTB SFR Base Addr\\r\\nLDR r1, [r2, #4] ; Read MTB_MASTER ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trace Disable Programming Sequence ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "Ni0cVImGq8BKf9ðW",
        "urihash" : "Ni0cVImGq8BKf9ðW",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "d6657ec67d57f921f3de8ebb586bfce0b135c226c5e0007964c6adb91c39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31f9",
        "transactionid" : 863782,
        "title" : "Trace Disable Programming Sequence ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781803194384,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 551,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781803194384,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
        "syscollection" : "default"
      },
      "Title" : "Trace Disable Programming Sequence",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "Excerpt" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to ... ; Read MTB_POSITION register\\r\\nLSRS r1, #3 ... ; MTB_POSITION.POINTER value. \\r\\n",
      "FirstSentences" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to disable trace: LDR r2, =MTB_SFRBASE ; MTB SFR Base Addr\\r\\nLDR r1, [r2, #4] ; Read MTB_MASTER ..."
    }, {
      "title" : "AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "excerpt" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. ... AHB slave interface Cortex-M33",
      "firstSentences" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. SRAM accesses can be either byte, halfword, or word ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB slave interface ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "Dp3uhgjtvfCUjHyD",
        "urihash" : "Dp3uhgjtvfCUjHyD",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "sysconcepts" : "slave interface ; wait states ; trace packet ; SRAM accesses ; buffer ; address phases ; takes priority ; Protocol Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "concepts" : "slave interface ; wait states ; trace packet ; SRAM accesses ; buffer ; address phases ; takes priority ; Protocol Specification",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "4f2674ef10b6206f9537ce86bd2bab9cd664c46c2668cbbbb17cdd027c18",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31e1",
        "transactionid" : 863782,
        "title" : "AHB slave interface ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781693150923,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 1099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 1099,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781693150923,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "Excerpt" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. ... AHB slave interface Cortex-M33",
      "FirstSentences" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. SRAM accesses can be either byte, halfword, or word ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "MTB-M33 Discovery ",
      "document_number" : "100231",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3443027",
      "sysurihash" : "H3UðuJmXDXScuraa",
      "urihash" : "H3UðuJmXDXScuraa",
      "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
      "systransactionid" : 863782,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1495100722000,
      "topparentid" : 3443027,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585223949000,
      "sysconcepts" : "SRAM ; base address ; M33 discovery ; memory ; registers ; CoreSight ; trace ; using word ; POINTER field ; programming sequences ; 2MTBAWIDTH",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 3443027,
      "parentitem" : "5e7c990d7158f500bd5c31ce",
      "concepts" : "SRAM ; base address ; M33 discovery ; memory ; registers ; CoreSight ; trace ; using word ; POINTER field ; programming sequences ; 2MTBAWIDTH",
      "documenttype" : "html",
      "isattachment" : "3443027",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085783000,
      "permanentid" : "1b6e616bf93ff44cd482d8f320bb6101378474e110247b5f5651edce1a4f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c990d7158f500bd5c31f7",
      "transactionid" : 863782,
      "title" : "MTB-M33 Discovery ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649085783000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100231:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085783273986360,
      "sysisattachment" : "3443027",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3443027,
      "size" : 1541,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085632693,
      "syssize" : 1541,
      "sysdate" : 1649085783000,
      "haslayout" : "1",
      "topparent" : "3443027",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3443027,
      "content_description" : "This book is for the MTB-M33.",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085783000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "modified" : 1636098687000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085783273986360,
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
      "syscollection" : "default"
    },
    "Title" : "MTB-M33 Discovery",
    "Uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "ClickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "Excerpt" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in ... MTB-M33 occupies two separate regions of the processor memory map: SFR Trace control ...",
    "FirstSentences" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in the System. MTB-M33 occupies two separate regions of the processor memory map: SFR Trace ..."
  }, {
    "title" : "Timing",
    "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "excerpt" : "After the MBISTRESULT[2] flag goes HIGH, stop the test by putting the PLL in bypass ... To begin shifting out the data log on MBISTRESULT[0], drive MBISTDSHIFT HIGH. ... Failing data bits.",
    "firstSentences" : "Timing A 46-bit instruction, loaded serially at the start of each test, controls the operation of the L220 MBIST Controller. MBIST Instruction Register describes how to write the instruction. The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L220 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "L220 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "iy0EMXgsXb8CvSñe",
        "urihash" : "iy0EMXgsXb8CvSñe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084606000,
        "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324e88295d1e18d38ee4",
        "transactionid" : 863760,
        "title" : "L220 MBIST Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1649084606000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084606086584430,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2002,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084447054,
        "syssize" : 2002,
        "sysdate" : 1649084606000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084606000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084606086584430,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "syscollection" : "default"
      },
      "Title" : "L220 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions.",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions. Introduction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "JcmY2dlwSfpgLnnW",
        "urihash" : "JcmY2dlwSfpgLnnW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "dba2735cfa93d41e2c5380c5556be1fa04bcac43a5db61f502ead07e21d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f09",
        "transactionid" : 861294,
        "title" : "Introduction ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246703188899,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239047,
        "syssize" : 221,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/introduction?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246703188899,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions.",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions. Introduction ..."
    }, {
      "title" : "About the L220 MBIST Controller",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "excerpt" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a ...",
      "firstSentences" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the L220 MBIST Controller ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "DcmDAzc5PdSfSDcñ",
        "urihash" : "DcmDAzc5PdSfSDcñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "Cache Controller ; test algorithms ; sequences of reads ; memories ; RAM ; industry-standard ; L2 ; signal LOW ; takes priority ; integration files ; operating correctly",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "Cache Controller ; test algorithms ; sequences of reads ; memories ; RAM ; industry-standard ; L2 ; signal LOW ; takes priority ; integration files ; operating correctly",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "e9e21882f1d65ea4ad72c12e3085fccd492d40d57ecf87e628515fa04cd5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f0a",
        "transactionid" : 861294,
        "title" : "About the L220 MBIST Controller ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246642120562,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 1290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239047,
        "syssize" : 1290,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246642120562,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
        "syscollection" : "default"
      },
      "Title" : "About the L220 MBIST Controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "Excerpt" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a ...",
      "FirstSentences" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a test ..."
    }, {
      "title" : "Data seed field, MBIR[19:16]",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "excerpt" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm ... Note In the Go\\/No-Go algorithm, the Read Write Read March (y-fast) and Bang ...",
      "firstSentences" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm at instruction load. Note In the Go\\/No-Go algorithm, the Read Write Read March (y- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Data seed field, MBIR[19:16] ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "bQðFXdpIZuqLvhvG",
        "urihash" : "bQðFXdpIZuqLvhvG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "data seed ; algorithm ; MBIST interface ; engine replicates ; unexpected sensitivities ; instruction load ; Go ; MBIR",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "data seed ; algorithm ; MBIST interface ; engine replicates ; unexpected sensitivities ; instruction load ; Go ; MBIR",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "f172c3d79d1f20e77ada8ed9a8eff1b803ea5e15e559caaa3ca4d163fab8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f3f",
        "transactionid" : 861294,
        "title" : "Data seed field, MBIR[19:16] ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246394161632,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239027,
        "syssize" : 700,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246394161632,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
        "syscollection" : "default"
      },
      "Title" : "Data seed field, MBIR[19:16]",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "Excerpt" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm ... Note In the Go\\/No-Go algorithm, the Read Write Read March (y-fast) and Bang ...",
      "FirstSentences" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm at instruction load. Note In the Go\\/No-Go algorithm, the Read Write Read March (y- ..."
    } ],
    "totalNumberOfChildResults" : 36,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Timing ",
      "document_number" : "ddi0330",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499415",
      "sysurihash" : "17MSgBSofMVñðmKl",
      "urihash" : "17MSgBSofMVñðmKl",
      "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
      "systransactionid" : 861294,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172755857000,
      "topparentid" : 3499415,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377294000,
      "sysconcepts" : "clock driven ; MBIST Controller ; timing diagrams ; on-chip ; speeds ; start ; data log ; flag goes ; failing location ; driving MBISTRUN ; bypass mode ; doubleword select",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3499415,
      "parentitem" : "5e8e324e88295d1e18d38ee4",
      "concepts" : "clock driven ; MBIST Controller ; timing diagrams ; on-chip ; speeds ; start ; data log ; flag goes ; failing location ; driving MBISTRUN ; bypass mode ; doubleword select",
      "documenttype" : "html",
      "isattachment" : "3499415",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719247000,
      "permanentid" : "8a409c38f7efae203737a98915c319ebddbe85b015b402e588042c3e1186",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e324f88295d1e18d38f12",
      "transactionid" : 861294,
      "title" : "Timing ",
      "products" : [ "L220 L2 Cache Controller" ],
      "date" : 1648719247000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0330:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719247447056422,
      "sysisattachment" : "3499415",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499415,
      "size" : 3299,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719239058,
      "syssize" : 3299,
      "sysdate" : 1648719247000,
      "haslayout" : "1",
      "topparent" : "3499415",
      "label_version" : "r1p7",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3499415,
      "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
      "wordcount" : 209,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719247000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "modified" : 1639043291000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719247447056422,
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
      "syscollection" : "default"
    },
    "Title" : "Timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "Excerpt" : "After the MBISTRESULT[2] flag goes HIGH, stop the test by putting the PLL in bypass ... To begin shifting out the data log on MBISTRESULT[0], drive MBISTDSHIFT HIGH. ... Failing data bits.",
    "FirstSentences" : "Timing A 46-bit instruction, loaded serially at the start of each test, controls the operation of the L220 MBIST Controller. MBIST Instruction Register describes how to write the instruction. The ..."
  }, {
    "title" : "CoreSight ETM-A5 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "excerpt" : "C ... Copyright © 2009, 2010 ARM. ... Non-Confidential ii ... Contents ... CoreSight ETM-A5 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0435C ... ID101810",
    "firstSentences" : "CoreSight ETM-A5 Revision: r0p2 Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved. ARM DDI 0435C (ID101810) ARM DDI 0435C ID101810 CoreSight ETM-A5 Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-A5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "9kavñYhpTM4iktwn",
        "urihash" : "9kavñYhpTM4iktwn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39a",
        "transactionid" : 864212,
        "title" : "CoreSight ETM-A5 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355945064958,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 1953,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355945064958,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the functions Interfaces Clocking and ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the macrocell. It contains the following sections: About the functions Interfaces ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
          "document_number" : "ddi0435",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4176503",
          "sysurihash" : "9kavñYhpTM4iktwn",
          "urihash" : "9kavñYhpTM4iktwn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "systransactionid" : 864212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427193000,
          "topparentid" : 4176503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594065104000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146355000,
          "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0380d0cafe527e86f5c39a",
          "transactionid" : 864212,
          "title" : "CoreSight ETM-A5 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-A5" ],
          "date" : 1649146355000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0435:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146355945064958,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146064393,
          "syssize" : 1953,
          "sysdate" : 1649146355000,
          "haslayout" : "1",
          "topparent" : "4176503",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4176503,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146355000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0435/c/?lang=en",
          "modified" : 1639130625000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146355945064958,
          "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "aW7IgD5ñoXhmgV0y",
        "urihash" : "aW7IgD5ñoXhmgV0y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "clocking ; interfaces ; limitations of use ; macrocell",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "attachmentparentid" : 4176503,
        "parentitem" : "5f0380d0cafe527e86f5c39a",
        "concepts" : "clocking ; interfaces ; limitations of use ; macrocell",
        "documenttype" : "html",
        "isattachment" : "4176503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146357000,
        "permanentid" : "156c3229290304b1bb29c46a81ea71be048cba8dd5f278fa2976d2bcc1ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c3b2",
        "transactionid" : 864212,
        "title" : "Functional Description ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146357000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146357473342698,
        "sysisattachment" : "4176503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4176503,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 298,
        "sysdate" : 1649146357000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146357000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/Functional-Description?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146357473342698,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the functions Interfaces Clocking and ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the macrocell. It contains the following sections: About the functions Interfaces ..."
    }, {
      "title" : "CoreSight ETM-A5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "9kavñYhpTM4iktwn",
        "urihash" : "9kavñYhpTM4iktwn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39a",
        "transactionid" : 864212,
        "title" : "CoreSight ETM-A5 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355945064958,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 1953,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355945064958,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "About this book",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "excerpt" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "firstSentences" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
          "document_number" : "ddi0435",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4176503",
          "sysurihash" : "9kavñYhpTM4iktwn",
          "urihash" : "9kavñYhpTM4iktwn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "systransactionid" : 864212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427193000,
          "topparentid" : 4176503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594065104000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146355000,
          "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0380d0cafe527e86f5c39a",
          "transactionid" : 864212,
          "title" : "CoreSight ETM-A5 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-A5" ],
          "date" : 1649146355000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0435:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146355945064958,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146064393,
          "syssize" : 1953,
          "sysdate" : 1649146355000,
          "haslayout" : "1",
          "topparent" : "4176503",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4176503,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146355000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0435/c/?lang=en",
          "modified" : 1639130625000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146355945064958,
          "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About this book ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "80CsksdmlMRtKOaQ",
        "urihash" : "80CsksdmlMRtKOaQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "attachmentparentid" : 4176503,
        "parentitem" : "5f0380d0cafe527e86f5c39a",
        "documenttype" : "html",
        "isattachment" : "4176503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "7ea08b026512e02281584a4510748a64e03fd052e712d96beb24df85c06b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39d",
        "transactionid" : 864212,
        "title" : "About this book ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355872503466,
        "sysisattachment" : "4176503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4176503,
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064361,
        "syssize" : 173,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/Preface/About-this-book?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355872503466,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
        "syscollection" : "default"
      },
      "Title" : "About this book",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "Excerpt" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "FirstSentences" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5"
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
      "document_number" : "ddi0435",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4176503",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "GiyñS2z3eXDFAgKp",
      "urihash" : "GiyñS2z3eXDFAgKp",
      "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
      "keywords" : "CoreSight, Cortex-A, Cortex-A5, Trace Macrocells (ETM)",
      "systransactionid" : 864212,
      "copyright" : "Copyright ©€2009, 2010 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1287427193000,
      "topparentid" : 4176503,
      "numberofpages" : 78,
      "sysconcepts" : "instructions ; ETM ; macrocell ; programming ; tracing ; external inputs ; controls ; assignments ; signals ; ARM ; interfaces ; implementation-defined features ; resources ; TraceEnable ; integration test ; registers",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
      "attachmentparentid" : 4176503,
      "parentitem" : "5f0380d0cafe527e86f5c39a",
      "concepts" : "instructions ; ETM ; macrocell ; programming ; tracing ; external inputs ; controls ; assignments ; signals ; ARM ; interfaces ; implementation-defined features ; resources ; TraceEnable ; integration test ; registers",
      "documenttype" : "pdf",
      "isattachment" : "4176503",
      "sysindexeddate" : 1649146371000,
      "permanentid" : "64d51cd74838948fafd85be9b69af1ecdc5e2a7e297feb49b15ee507fa94",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0380d1cafe527e86f5c3f1",
      "transactionid" : 864212,
      "title" : "CoreSight ETM-A5 Technical Reference Manual ",
      "subject" : "ARM CoreSight ETM-A5 Technical Reference Manual. This book describes the external functionality of the Embedded Trace Macrocell (ETM). It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the ETM.",
      "date" : 1649146371000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0435:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146371294355809,
      "sysisattachment" : "4176503",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4176503,
      "size" : 755056,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146066218,
      "syssubject" : "ARM CoreSight ETM-A5 Technical Reference Manual. This book describes the external functionality of the Embedded Trace Macrocell (ETM). It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the ETM.",
      "syssize" : 755056,
      "sysdate" : 1649146371000,
      "topparent" : "4176503",
      "author" : "ARM Limited",
      "label_version" : "r0p2",
      "systopparentid" : 4176503,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
      "wordcount" : 1901,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146371000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146371294355809,
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-A5 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "Excerpt" : "C ... Copyright © 2009, 2010 ARM. ... Non-Confidential ii ... Contents ... CoreSight ETM-A5 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0435C ... ID101810",
    "FirstSentences" : "CoreSight ETM-A5 Revision: r0p2 Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved. ARM DDI 0435C (ID101810) ARM DDI 0435C ID101810 CoreSight ETM-A5 Technical Reference Manual"
  }, {
    "title" : "Structure of CoreSight SoC-400",
    "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "firstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    },
    "childResults" : [ {
      "title" : "Typical CoreSight SoC-400 system",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "firstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Typical CoreSight SoC-400 system ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "zsbxpNoWxp92LTKP",
        "urihash" : "zsbxpNoWxp92LTKP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146248000,
        "permanentid" : "d3446a2c3ec5cdf57e9f5025fe84ac0f050038fc1b5c645aec70e7a5b321",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cf",
        "transactionid" : 864210,
        "title" : "Typical CoreSight SoC-400 system ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146248170824857,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 353,
        "sysdate" : 1649146248000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146248170824857,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "syscollection" : "default"
      },
      "Title" : "Typical CoreSight SoC-400 system",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "Excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "FirstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ..."
    }, {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    }, {
      "title" : "About CoreSight SoC-400",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "firstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About CoreSight SoC-400 ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "9bK708FICQifaV4s",
        "urihash" : "9bK708FICQifaV4s",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "9fcac6f7e855ce7529c25374e3ed5bc6208a4da70860a38fec889c6ca9f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cb",
        "transactionid" : 864210,
        "title" : "About CoreSight SoC-400 ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241009173148,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 298,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241009173148,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "syscollection" : "default"
      },
      "Title" : "About CoreSight SoC-400",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "Excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "FirstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features."
    } ],
    "totalNumberOfChildResults" : 488,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Structure of CoreSight SoC-400 ",
      "document_number" : "100536",
      "document_version" : "0302",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453618",
      "sysurihash" : "ojcKu1g1tUðnl3QW",
      "urihash" : "ojcKu1g1tUðnl3QW",
      "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1467029035000,
      "topparentid" : 3453618,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585327011000,
      "sysconcepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "attachmentparentid" : 3453618,
      "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
      "concepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "documenttype" : "html",
      "isattachment" : "3453618",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146248000,
      "permanentid" : "decfd0ef775fbf05731088d8e0a5ef7f63a593fda03c4ef72da0bec50b49",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2ba3b2608e4d7f0a38cd",
      "transactionid" : 864210,
      "title" : "Structure of CoreSight SoC-400 ",
      "products" : [ "CoreSight SoC-400" ],
      "date" : 1649146248000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100536:0302:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146248290861505,
      "sysisattachment" : "3453618",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453618,
      "size" : 1084,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145954414,
      "syssize" : 1084,
      "sysdate" : 1649146248000,
      "haslayout" : "1",
      "topparent" : "3453618",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3453618,
      "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146248000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "modified" : 1636371564000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146248290861505,
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "syscollection" : "default"
    },
    "Title" : "Structure of CoreSight SoC-400",
    "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "Excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "FirstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ..."
  }, {
    "title" : "AArch64 Debug register summary",
    "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "excerpt" : "AArch64 Debug register summary",
    "firstSentences" : "AArch64 Debug register summary",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexX2 Core",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CortexX2  Core ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "dfLv6WkkeJpv05Vt",
        "urihash" : "dfLv6WkkeJpv05Vt",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d8f76bb7f0e683c35d0",
        "transactionid" : 863758,
        "title" : "Arm  CortexX2  Core ",
        "products" : [ "Cortex-X2" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544263633530,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4822,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084412415,
        "syssize" : 4822,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 324,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544263633530,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexX2 Core",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
    },
    "childResults" : [ {
      "title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR12_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "ñV4HR5siAKzkVYgb",
        "urihash" : "ñV4HR5siAKzkVYgb",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitor ; el0 ; AArch64 ; amevtyper12 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitor ; el0 ; AArch64 ; amevtyper12 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1648719200000,
        "permanentid" : "1ffbf2759665d4ea13fc5dc77c84ce8eb71ab865dbed7f5b9bc7e38f0a6c",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b2",
        "transactionid" : 861292,
        "title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X2" ],
        "date" : 1648719200000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719200199627660,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 1463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719168600,
        "syssize" : 1463,
        "sysdate" : 1648719200000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719200000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719200199627660,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER12-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER12_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR12_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR10_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "fðWGiBFVñQt42UFð",
        "urihash" : "fðWGiBFVñQt42UFð",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitor ; el0 ; AArch64 ; amevtyper10 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitor ; el0 ; AArch64 ; amevtyper10 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1648719200000,
        "permanentid" : "baa20e47f01236caed7eafb95c002c98c861650b3bde53efbc7c1638fe87",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b0",
        "transactionid" : 861292,
        "title" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X2" ],
        "date" : 1648719200000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719200112165342,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 1463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719168600,
        "syssize" : 1463,
        "sysdate" : 1648719200000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719200000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719200112165342,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER10-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER10_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR10_EL0 counts. Configurations This ..."
    }, {
      "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "printableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "clickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "firstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexX2 Core",
        "uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexX2  Core ",
          "document_number" : "101803",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5045505",
          "sysurihash" : "dfLv6WkkeJpv05Vt",
          "urihash" : "dfLv6WkkeJpv05Vt",
          "sysuri" : "https://developer.arm.com/documentation/101803/0201/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 5045505,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639591311000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; languages ; Non-Confidential ; corporate logo ; partnership relationship ; u2019s customers ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "9171e90cffdf98aad44514a26806b78f9ea24ea5257563ac4ae925b4a592",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba2d8f76bb7f0e683c35d0",
          "transactionid" : 863758,
          "title" : "Arm  CortexX2  Core ",
          "products" : [ "Cortex-X2" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101803:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544263633530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4822,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084412415,
          "syssize" : 4822,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "5045505",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5045505,
          "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
          "wordcount" : 324,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
          "document_revision" : "0201-07",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101803/0201/?lang=en",
          "modified" : 1639591311000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544263633530,
          "uri" : "https://developer.arm.com/documentation/101803/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexX2 Core",
        "Uri" : "https://developer.arm.com/documentation/101803/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101803/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011X2 Core Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 25 October 2019 Confidential First alpha release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
        "document_number" : "101803",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5045505",
        "sysurihash" : "4nbjGbvcYTTXhZQe",
        "urihash" : "4nbjGbvcYTTXhZQe",
        "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
        "systransactionid" : 861292,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 5045505,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639591311000,
        "sysconcepts" : "activity monitor ; el0 ; AArch64 ; amevtyper11 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
        "attachmentparentid" : 5045505,
        "parentitem" : "61ba2d8f76bb7f0e683c35d0",
        "concepts" : "activity monitor ; el0 ; AArch64 ; amevtyper11 ; configurations ; AMEVCNTR1 ; See individual ; Functional group ; assignments",
        "documenttype" : "html",
        "isattachment" : "5045505",
        "sysindexeddate" : 1648719199000,
        "permanentid" : "43581faf2e97efb167572aa666a9fe50834f2567065c1599a7817cf2eceb",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba2d9576bb7f0e683c36b1",
        "transactionid" : 861292,
        "title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 ",
        "products" : [ "Cortex-X2" ],
        "date" : 1648719199000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101803:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719199791056555,
        "sysisattachment" : "5045505",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5045505,
        "size" : 1463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719168600,
        "syssize" : 1463,
        "sysdate" : 1648719199000,
        "haslayout" : "1",
        "topparent" : "5045505",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5045505,
        "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
        "document_revision" : "0201-07",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719199000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
        "modified" : 1639591311000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719199791056555,
        "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
        "syscollection" : "default"
      },
      "Title" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1",
      "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Activity-Monitors-register-summary/AMEVTYPER11-EL0--Activity-Monitors-Event-Type-Registers-1",
      "Excerpt" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events ... Configurations This register is available in all configurations. ... Bit descriptions Figure 1.",
      "FirstSentences" : "AMEVTYPER11_EL0, Activity Monitors Event Type Registers 1 Provides information on the events that an architected activity monitor event counter AArch64-AMEVCNTR11_EL0 counts. Configurations This ..."
    } ],
    "totalNumberOfChildResults" : 362,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AArch64 Debug register summary ",
      "document_number" : "101803",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5045505",
      "sysurihash" : "A0Yogt6L0zcñASV5",
      "urihash" : "A0Yogt6L0zcñASV5",
      "sysuri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
      "systransactionid" : 861292,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1639094400000,
      "topparentid" : 5045505,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1639591311000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823", "5fbba16fcd74e712c449725d|61534cb7d71f0e06cc73f823" ],
      "attachmentparentid" : 5045505,
      "parentitem" : "61ba2d8f76bb7f0e683c35d0",
      "documenttype" : "html",
      "isattachment" : "5045505",
      "sysindexeddate" : 1648719201000,
      "permanentid" : "aaf8d95e644a81aa145164f04dba6c3def03d7a4bae5e994c91ea8b7c966",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba2d9476bb7f0e683c3682",
      "transactionid" : 861292,
      "title" : "AArch64 Debug register summary ",
      "products" : [ "Cortex-X2" ],
      "date" : 1648719201000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101803:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719201130158796,
      "sysisattachment" : "5045505",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5045505,
      "size" : 32,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719168600,
      "syssize" : 32,
      "sysdate" : 1648719201000,
      "haslayout" : "1",
      "topparent" : "5045505",
      "label_version" : "0201",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5045505,
      "content_description" : "This manual is for the Cortex X2 core . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the core .",
      "wordcount" : 4,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-X|Cortex-X2", "Cortex-X|Cortex-X2" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-X", "IP Products|Processors|Cortex-X|Cortex-X2" ],
      "document_revision" : "0201-07",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719201000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
      "modified" : 1639591311000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719201130158796,
      "uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
      "syscollection" : "default"
    },
    "Title" : "AArch64 Debug register summary",
    "Uri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "PrintableUri" : "https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "ClickUri" : "https://developer.arm.com/documentation/101803/0201/AArch64-system-registers/AArch64-Debug-register-summary?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101803/0201/en/AArch64-system-registers/AArch64-Debug-register-summary",
    "Excerpt" : "AArch64 Debug register summary",
    "FirstSentences" : "AArch64 Debug register summary"
  }, {
    "title" : "Disable interrupts",
    "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "firstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "IVNgoXlkgVB7qCuB",
        "urihash" : "IVNgoXlkgVB7qCuB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "systransactionid" : 863777,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649085548000,
        "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3603fd977155116a8e1e",
        "transactionid" : 863777,
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085548333594964,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 2029,
        "sysdate" : 1649085548000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085548333594964,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Enable interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "firstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Enable interrupts ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "XMeDztxEvUñmI8CZ",
        "urihash" : "XMeDztxEvUñmI8CZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085733000,
        "permanentid" : "bbd96e19ef1fed68933cafd38f7bb19c6469d327792a0234a254c2f77fef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e64",
        "transactionid" : 863781,
        "title" : "Enable interrupts ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085733276732509,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 409,
        "sysdate" : 1649085733000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085733276732509,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Enable interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "Excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "FirstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ..."
    }, {
      "title" : "Example Code",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "firstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Example Code ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "m63x2quCkUðWM6cJ",
        "urihash" : "m63x2quCkUðWM6cJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "1b16b6e91087cae1b77d37bae37006643e053a1e3b848cd1f9750d667b71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e62",
        "transactionid" : 863781,
        "title" : "Example Code ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708851348492,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 236,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708851348492,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "syscollection" : "default"
      },
      "Title" : "Example Code",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "Excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "FirstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ..."
    }, {
      "title" : "FIQ interrupt handler",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "firstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "FIQ interrupt handler ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "PujgñkRhl3UlvXwE",
        "urihash" : "PujgñkRhl3UlvXwE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "concepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "ca44056df2c1874fe3b952bda335723d943c669627aabb8c92f0baff1b8e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e6a",
        "transactionid" : 863781,
        "title" : "FIQ interrupt handler ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708822403805,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 351,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708822403805,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "syscollection" : "default"
      },
      "Title" : "FIQ interrupt handler",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "Excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "FirstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ..."
    } ],
    "totalNumberOfChildResults" : 84,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Disable interrupts ",
      "document_number" : "ddi0181",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503168",
      "sysurihash" : "5ALjcG5V3gðybUx8",
      "urihash" : "5ALjcG5V3gðybUx8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1158954527000,
      "topparentid" : 3503168,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378243000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3503168,
      "parentitem" : "5e8e3603fd977155116a8e1e",
      "documenttype" : "html",
      "isattachment" : "3503168",
      "sysindexeddate" : 1649085733000,
      "permanentid" : "ce9fb504c56559c7208dfebc059446b18b1485bb57054eb36c136fb2442a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3604fd977155116a8e65",
      "transactionid" : 863781,
      "title" : "Disable interrupts ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649085733000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0181:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085733544635454,
      "sysisattachment" : "3503168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3503168,
      "size" : 250,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085497347,
      "syssize" : 250,
      "sysdate" : 1649085733000,
      "haslayout" : "1",
      "topparent" : "3503168",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503168,
      "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085733000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "modified" : 1638975117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085733544635454,
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "syscollection" : "default"
    },
    "Title" : "Disable interrupts",
    "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "Excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "FirstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ..."
  }, {
    "title" : "EmbeddedICE-RT logic",
    "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "excerpt" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either ...",
    "firstSentences" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7EJ-S Technical Reference Manual ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "Zoa4tQN0mSSRG47R",
        "urihash" : "Zoa4tQN0mSSRG47R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a5fd977155116ab13d",
        "transactionid" : 863758,
        "title" : "ARM7EJ-S Technical Reference Manual ",
        "products" : [ "Arm7" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544649079841,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084401268,
        "syssize" : 1979,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544649079841,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "SCAN_N (b0010)",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "excerpt" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In ... In the SHIFT-DR state, the ID number of the desired scan path is shifted into the ...",
      "firstSentences" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In the CAPTURE-DR state, the fixed value 1000 is loaded into the register. In the SHIFT-DR ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SCAN_N (b0010) ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "TDXQjbJ214nkwSGP",
        "urihash" : "TDXQjbJ214nkwSGP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "scan path ; select register ; instruction ; reset ; ID ; b0010",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "scan path ; select register ; instruction ; reset ; ID ; b0010",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "28e7e0760aab37ea0124934511bebf3d2c197b9240e98b0558e1c614bb74",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab211",
        "transactionid" : 861291,
        "title" : "SCAN_N (b0010) ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149524495451,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141009,
        "syssize" : 643,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149524495451,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
        "syscollection" : "default"
      },
      "Title" : "SCAN_N (b0010)",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "Excerpt" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In ... In the SHIFT-DR state, the ID number of the desired scan path is shifted into the ...",
      "FirstSentences" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In the CAPTURE-DR state, the fixed value 1000 is loaded into the register. In the SHIFT-DR ..."
    }, {
      "title" : "Debug control register",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "excerpt" : "This extra logic is set by debug reset and is automatically reset on the first access to scan chain 2. 4 Monitor ... Table C-8 shows interrupt signal control. ... Debug control register Arm7",
      "firstSentences" : "Debug control register The debug control register is 6 bits wide. Writing control bits occurs during a register write access (with the read\\/write bit HIGH). Reading control bits occurs during a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug control register ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "0clñTA8FESDvob2v",
        "urihash" : "0clñTA8FESDvob2v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "control register ; accesses ; functionality ; monitor mode ; reset ; data comparators ; Embedded-ICE logic ; core ; cause Prefetch ; breakpoints ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "control register ; accesses ; functionality ; monitor mode ; reset ; data comparators ; Embedded-ICE logic ; core ; cause Prefetch ; breakpoints ; EmbeddedICE",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "b3bd2f8a44f449ca2dc0269e93ce34231ef8e839011afffbea00fd161685",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a7fd977155116ab232",
        "transactionid" : 861291,
        "title" : "Debug control register ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149484770120,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 2424,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141027,
        "syssize" : 2424,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149484770120,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
        "syscollection" : "default"
      },
      "Title" : "Debug control register",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "Excerpt" : "This extra logic is set by debug reset and is automatically reset on the first access to scan chain 2. 4 Monitor ... Table C-8 shows interrupt signal control. ... Debug control register Arm7",
      "FirstSentences" : "Debug control register The debug control register is 6 bits wide. Writing control bits occurs during a register write access (with the read\\/write bit HIGH). Reading control bits occurs during a ..."
    }, {
      "title" : "Interrupt sensitivity",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "excerpt" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5.",
      "firstSentences" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5. Figure 10.5. Interrupt sensitivity ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt sensitivity ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "ZamjpD9kwOjGWfUo",
        "urihash" : "ZamjpD9kwOjGWfUo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "timing parameters ; sensitivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "timing parameters ; sensitivity",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "724e24a91a5ebb739fdafd798cd9a0f94944b15074393fa63599dc7efa64",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab1fb",
        "transactionid" : 861291,
        "title" : "Interrupt sensitivity ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149461724516,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141057,
        "syssize" : 383,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149461724516,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
        "syscollection" : "default"
      },
      "Title" : "Interrupt sensitivity",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "Excerpt" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5.",
      "FirstSentences" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5. Figure 10.5. Interrupt sensitivity ..."
    } ],
    "totalNumberOfChildResults" : 249,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "EmbeddedICE-RT logic ",
      "document_number" : "ddi0214",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511026",
      "sysurihash" : "RGs9wB1PBaAbLcLy",
      "urihash" : "RGs9wB1PBaAbLcLy",
      "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
      "systransactionid" : 861291,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158929155000,
      "topparentid" : 3511026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382245000,
      "sysconcepts" : "watchpoint units ; memory interface ; registers ; instruction ; control ; masks ; EmbeddedICE-RT logic ; general arrangement ; internal IBREAKPT ; hardware breakpoint",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
      "attachmentparentid" : 3511026,
      "parentitem" : "5e8e45a5fd977155116ab13d",
      "concepts" : "watchpoint units ; memory interface ; registers ; instruction ; control ; masks ; EmbeddedICE-RT logic ; general arrangement ; internal IBREAKPT ; hardware breakpoint",
      "documenttype" : "html",
      "isattachment" : "3511026",
      "sysindexeddate" : 1648719149000,
      "permanentid" : "3b35a6b1651f9fabe48214cb965a420b2427ca685b208f51334a3e0062ff",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e45a7fd977155116ab22d",
      "transactionid" : 861291,
      "title" : "EmbeddedICE-RT logic ",
      "products" : [ "Arm7" ],
      "date" : 1648719149000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0214:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719149525887963,
      "sysisattachment" : "3511026",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511026,
      "size" : 1105,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719141027,
      "syssize" : 1105,
      "sysdate" : 1648719149000,
      "haslayout" : "1",
      "topparent" : "3511026",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3511026,
      "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719149000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "modified" : 1645014077000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719149525887963,
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
      "syscollection" : "default"
    },
    "Title" : "EmbeddedICE-RT logic",
    "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "Excerpt" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either ...",
    "FirstSentences" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either the ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "TGZvbiHsT4KZbzCr",
        "urihash" : "TGZvbiHsT4KZbzCr",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715495000,
        "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f0b",
        "transactionid" : 861216,
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715495000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715495757281112,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4657,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 4657,
        "sysdate" : 1648715495000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 310,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715495000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715495757281112,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "About the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional.",
      "firstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the Cryptographic Extension ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "vdjeññZ0uwLpaOEL",
        "urihash" : "vdjeññZ0uwLpaOEL",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb008818f6ac38353062c1c6340320856ae47c6eb5c98f1f28681ec0f4b5",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f11",
        "transactionid" : 861216,
        "title" : "About the Cryptographic Extension ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498318571729,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 906,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 906,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498318571729,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "About the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "Excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional.",
      "FirstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ..."
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "firstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "a8jlfEQMWf8sRhXj",
        "urihash" : "a8jlfEQMWf8sRhXj",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb7e1149d278e7183767b521a542ce5288cebf9fe30cc3b7dae368cd1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f17",
        "transactionid" : 861216,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498206084802,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 2788,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 2788,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498206084802,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "FirstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "ZF2W3M3n9CBCWsul",
        "urihash" : "ZF2W3M3n9CBCWsul",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "ae0141f6c7a32297b5dcc50c8fcf3cfef5494b27fa8cba02f45eebeca3e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f16",
        "transactionid" : 861216,
        "title" : "Register summary ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498207107327,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 584,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 584,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/Register-summary?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498207107327,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "100801",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4868609",
      "sysurihash" : "iVGkphwGvMzVfgcG",
      "urihash" : "iVGkphwGvMzVfgcG",
      "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1595679965000,
      "topparentid" : 4868609,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598974885000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 4868609,
      "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
      "documenttype" : "html",
      "isattachment" : "4868609",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715498000,
      "permanentid" : "370c8aa40db29441303f0351e84388e87eff25078542fb70769940a10c4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e6ba5ca7b6a3399377f10",
      "transactionid" : 861216,
      "title" : "Functional description ",
      "products" : [ "Cortex-A76" ],
      "date" : 1648715498000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100801:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715498348126106,
      "sysisattachment" : "4868609",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4868609,
      "size" : 206,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715492533,
      "syssize" : 206,
      "sysdate" : 1648715498000,
      "haslayout" : "1",
      "topparent" : "4868609",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4868609,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 17,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715498000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100801/0401/Functional-description?lang=en",
      "modified" : 1636452621000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715498348126106,
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "Excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    }, {
      "title" : "About this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "firstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About this manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "eA823VVB4W5fNF4t",
        "urihash" : "eA823VVB4W5fNF4t",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "technical reference ; PL172 ; PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "technical reference ; PL172 ; PrimeCell",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "10295eedac6970c4eb456a44f3f9085eea3b45cfa5e97062478e33c16d3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac52",
        "transactionid" : 864209,
        "title" : "About this manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181178119344,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 130,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/preface/about-this-manual?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181178119344,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "syscollection" : "default"
      },
      "Title" : "About this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "Excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "FirstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller"
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "firstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "w9Spve94ñlNUmwTV",
        "urihash" : "w9Spve94ñlNUmwTV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "bec0c3260ed61099e69318f33f6fedb74ab32cd4f13a89a1a7d44646eb71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac8f",
        "transactionid" : 864209,
        "title" : "About the programmers model ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181138403762,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 780,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 780,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181138403762,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "FirstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ..."
    } ],
    "totalNumberOfChildResults" : 116,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0215",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5116381",
      "sysurihash" : "Bp0WYF4ty3F4oiyo",
      "urihash" : "Bp0WYF4ty3F4oiyo",
      "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257469000,
      "topparentid" : 5116381,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382389000,
      "sysconcepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 5116381,
      "parentitem" : "5e8e463588295d1e18d3ac4f",
      "concepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "documenttype" : "html",
      "isattachment" : "5116381",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146182000,
      "permanentid" : "0018e72eebd0dca8242bbfc485b2302a9f19e1318713ab5d0c5e0379d308",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e463588295d1e18d3ac6c",
      "transactionid" : 864209,
      "title" : "Functional Overview ",
      "products" : [ "DMA Controller" ],
      "date" : 1649146182000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0215:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146182564008950,
      "sysisattachment" : "5116381",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5116381,
      "size" : 402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145826854,
      "syssize" : 402,
      "sysdate" : 1649146182000,
      "haslayout" : "1",
      "topparent" : "5116381",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5116381,
      "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146182000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0215/e/functional-overview?lang=en",
      "modified" : 1645014179000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146182564008950,
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2019, 2020 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en Arm® CoreSight™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "MhYDZwwK0QJRJmGð",
        "urihash" : "MhYDZwwK0QJRJmGð",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
        "systransactionid" : 932251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1659519552000,
        "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71160a93e65927c7bb6",
        "transactionid" : 932251,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519552000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519552324777943,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4379,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519523980,
        "syssize" : 4379,
        "sysdate" : 1659519552000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519552000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1659519552324777943,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Error response",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error ...",
      "firstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Error response ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "HtYvh2fBFDL5V61U",
        "urihash" : "HtYvh2fBFDL5V61U",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "error response ; slave interface ; CoreSight SoC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "error response ; slave interface ; CoreSight SoC",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "415a426b6e0b87c411c81b3d2ab5383487da73ae4da9260a4608dd803748",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd4",
        "transactionid" : 785876,
        "title" : "Error response ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940117734931,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 313,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940117734931,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "syscollection" : "default"
      },
      "Title" : "Error response",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "Excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error ...",
      "FirstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ..."
    }, {
      "title" : "APB synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "firstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "APB synchronous bridge ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "OxSDZl9lyeTxYfcf",
        "urihash" : "OxSDZl9lyeTxYfcf",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "dcc8d6973f48b4e0c076dc54b2a42a2194cedefceeec42530b33d2d056e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd7",
        "transactionid" : 785876,
        "title" : "APB synchronous bridge ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940041643906,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 801,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 801,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940041643906,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "Excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "FirstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ..."
    }, {
      "title" : "TPIU pattern generator",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "firstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TPIU pattern generator ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "hsQvLIAwL5VL3dxA",
        "urihash" : "hsQvLIAwL5VL3dxA",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "414b29ee78db13783644ee04a22f64b0b3f1982dc0417f88cda5a00ba3e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bf3",
        "transactionid" : 785876,
        "title" : "TPIU pattern generator ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940012125345,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 3843,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 3843,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940012125345,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "syscollection" : "default"
      },
      "Title" : "TPIU pattern generator",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "Excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "FirstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3849123",
      "sysauthor" : "ARM",
      "sysurihash" : "LMPs6WYXyMJin98c",
      "urihash" : "LMPs6WYXyMJin98c",
      "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components, CoreSight SoC-600M",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596801392000,
      "topparentid" : 3849123,
      "numberofpages" : 584,
      "sysconcepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 3849123,
      "parentitem" : "5f36a71160a93e65927c7bb6",
      "concepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "documenttype" : "pdf",
      "isattachment" : "3849123",
      "sysindexeddate" : 1648715476000,
      "permanentid" : "921f4b2de962b25cd735c4b2093f9ff72fcb0cea5e1fb33bec8b8ff2a3aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5f36a71560a93e65927c7dcb",
      "transactionid" : 861216,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System Components.",
      "date" : 1648715475000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715475904294412,
      "sysisattachment" : "3849123",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3849123,
      "size" : 3082265,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715451951,
      "syssubject" : "This book describes the CoreSight SoC-600M System Components.",
      "syssize" : 3082265,
      "sysdate" : 1648715475000,
      "topparent" : "3849123",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3849123,
      "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
      "wordcount" : 3622,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715476000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715475904294412,
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2019, 2020 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en Arm® CoreSight™ ..."
  }, {
    "title" : "ARM9TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug signals",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "firstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug signals ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "BeDsIWvnjGA6Hhtv",
        "urihash" : "BeDsIWvnjGA6Hhtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "6f19b789721c080a001242382b9e97c1bd038e37c84b78a9c4ed7bc50e87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6560",
        "transactionid" : 861215,
        "title" : "Debug signals ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431162515205,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 3129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417401,
        "syssize" : 3129,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 166,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431162515205,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "syscollection" : "default"
      },
      "Title" : "Debug signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "Excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "FirstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "6m71WOZZNAU81YIJ",
        "urihash" : "6m71WOZZNAU81YIJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "2945061de207a86c464919befbd6709c6abb5f53f4cf59b81ac15e1b3edd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6558",
        "transactionid" : 861215,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431132830945,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417433,
        "syssize" : 204,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431132830945,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "firstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "L8Lñgr9nD78mk6AB",
        "urihash" : "L8Lñgr9nD78mk6AB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "942d8578b8ab7bea1cf81b66539695b2c41f030776ec5eaca1a0501ec46a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a651d",
        "transactionid" : 861215,
        "title" : "About debug ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431078623204,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 1692,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417391,
        "syssize" : 1692,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/debug-support/about-debug?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431078623204,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "Excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "FirstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ..."
    } ],
    "totalNumberOfChildResults" : 98,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9TDMI Technical Reference Manual ",
      "document_number" : "ddi0145",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494277",
      "sysurihash" : "THGGUyevuO76aSN8",
      "urihash" : "THGGUyevuO76aSN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176306888000,
      "topparentid" : 3494277,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374782000,
      "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715431000,
      "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e287efd977155116a64f5",
      "transactionid" : 861215,
      "title" : "ARM9TDMI Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648715431000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0145:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715431253038249,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1642,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715417433,
      "syssize" : 1642,
      "sysdate" : 1648715431000,
      "haslayout" : "1",
      "topparent" : "3494277",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494277,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 133,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715431000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0145/b/?lang=en",
      "modified" : 1638973986000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715431253038249,
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
  }, {
    "title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "firstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "document_number" : "100798",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3874104",
      "sysauthor" : "ARM",
      "sysurihash" : "bcegoðnbZNKYTbIQ",
      "urihash" : "bcegoðnbZNKYTbIQ",
      "sysuri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A76",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599479651000,
      "topparentid" : 3874104,
      "numberofpages" : 620,
      "sysconcepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 3874104,
      "parentitem" : "5f562083235b3560a01e03ba",
      "concepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "documenttype" : "pdf",
      "isattachment" : "3874104",
      "sysindexeddate" : 1648715430000,
      "permanentid" : "42540a37c5bf5bff3fba0dfa50378f07ae2a4b0edb86e49c896a87d8299f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f562083235b3560a01e03bc",
      "transactionid" : 861215,
      "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648715429000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100798:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715429760471574,
      "sysisattachment" : "3874104",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3874104,
      "size" : 2527677,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715424315,
      "syssubject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2527677,
      "sysdate" : 1648715429000,
      "topparent" : "3874104",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3874104,
      "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5121,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715430000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715429760471574,
      "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "Excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "FirstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ..."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "firstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "5xKRamH9ñVGQNxgF",
        "urihash" : "5xKRamH9ñVGQNxgF",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "61649ee3916eda3ac76ba239f3042a11a23e0e5196a26773f2f62abbf09c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adb",
        "transactionid" : 864299,
        "title" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680884277169,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2500,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680884277169,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "FirstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ..."
    }, {
      "title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "firstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "HðvnwP5yHp1omLcI",
        "urihash" : "HðvnwP5yHp1omLcI",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "7bfef71fb82978396dc3f2c7381bc5ab17683659b102d867e4a9a3558e48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adc",
        "transactionid" : 864299,
        "title" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680806309996,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2116,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2116,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680806309996,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "Excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "FirstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "100237",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439483",
      "sysurihash" : "sFfcKjKMU47ñGyXR",
      "urihash" : "sFfcKjKMU47ñGyXR",
      "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1549006552000,
      "topparentid" : 3439483,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585300535000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439483,
      "parentitem" : "5e7dc43799dba00e4b734acf",
      "documenttype" : "html",
      "isattachment" : "3439483",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150681000,
      "permanentid" : "bcb46f9b00cc0bc017c22daa7edc3b71883c5830e03971b3ee2573c05ecb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dc43799dba00e4b734ad4",
      "transactionid" : 864299,
      "title" : "Functional Description ",
      "products" : [ "Cortex-A35" ],
      "date" : 1649150681000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100237:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150681144457571,
      "sysisattachment" : "3439483",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439483,
      "size" : 201,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150330809,
      "syssize" : 201,
      "sysdate" : 1649150681000,
      "haslayout" : "1",
      "topparent" : "3439483",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439483,
      "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150681000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100237/0100/functional-description?lang=en",
      "modified" : 1636099413000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150681144457571,
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "Excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ..."
  }, {
    "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "firstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug and Trace Bus",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "firstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug and Trace Bus ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "5HVifOCFpHOhy2RZ",
        "urihash" : "5HVifOCFpHOhy2RZ",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b611fc8ccce60c136f1ef7daf18bee863f6d2830f2777bcab44de2de326",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404243",
        "transactionid" : 861214,
        "title" : "Debug and Trace Bus ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400607202132,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 3456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 3456,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 195,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/debug-and-trace-bus?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400607202132,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "syscollection" : "default"
      },
      "Title" : "Debug and Trace Bus",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "Excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "FirstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "mVSGORHðb2xTkzfN",
        "urihash" : "mVSGORHðb2xTkzfN",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "cfc4ebe026161a2f83f20eeeae42f0e49cf86858411298bdfa3b1bdd8178",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404241",
        "transactionid" : 861214,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400022839274,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 250,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/about-debug?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400022839274,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    } ],
    "totalNumberOfChildResults" : 105,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "document_number" : "100052",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3436005",
      "sysauthor" : "ARM",
      "sysurihash" : "0B0xZw7aBðlOw2S4",
      "urihash" : "0B0xZw7aBðlOw2S4",
      "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "keywords" : "Interconnect, AXI Interconnect, ACE, AMBA 5 CHI",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1504021151000,
      "topparentid" : 3436005,
      "numberofpages" : 295,
      "sysconcepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
      "attachmentparentid" : 3436005,
      "parentitem" : "5e7b6e5916d2907d59404109",
      "concepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "documenttype" : "pdf",
      "isattachment" : "3436005",
      "sysindexeddate" : 1648715402000,
      "permanentid" : "cebd889c472f50b7f5381855ad0de186c5cc2985e28129d93c2cf6eeeb02",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6e5b16d2907d59404282",
      "transactionid" : 861214,
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "date" : 1648715402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100052:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715402117982882,
      "sysisattachment" : "3436005",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3436005,
      "size" : 1885885,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715393818,
      "syssubject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "syssize" : 1885885,
      "sysdate" : 1648715402000,
      "topparent" : "3436005",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3436005,
      "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 3447,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715402000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715402117982882,
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "FirstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ..."
  }, {
    "title" : "ARM7TDMI-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "firstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OUL37XcgglpuZAJH",
        "urihash" : "OUL37XcgglpuZAJH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715398000,
        "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf7fd977155116a457f",
        "transactionid" : 861214,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398491308955,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1808,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 1808,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715398000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398491308955,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "The ARM7TDMI-S",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "firstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "The ARM7TDMI-S ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "8Nn9gxULKfðvY4el",
        "urihash" : "8Nn9gxULKfðvY4el",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b0f6cf74f1b0f18024222cb805099d23b9346f3806fc6e0176aacc1de3f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45d8",
        "transactionid" : 861214,
        "title" : "The ARM7TDMI-S ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400130151533,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 643,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400130151533,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "syscollection" : "default"
      },
      "Title" : "The ARM7TDMI-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "Excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "FirstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ..."
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "ws4MkBe5n07YTKqy",
        "urihash" : "ws4MkBe5n07YTKqy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "7e8aecd7f9209e1fc66467d5089f22508ba58b9f091e7d93e7682760fe4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a460b",
        "transactionid" : 861214,
        "title" : "Timing diagrams ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400082610878,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 873,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 873,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400082610878,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ..."
    }, {
      "title" : "Connecting multiple coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "firstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Connecting multiple coprocessors ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OMDbyn07BrewrUFS",
        "urihash" : "OMDbyn07BrewrUFS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "e4cfee23be1e40dee9a60482d01858f262589a50a9102685dca714c9aeaf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45e0",
        "transactionid" : 861214,
        "title" : "Connecting multiple coprocessors ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715399000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715399988916155,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 481,
        "sysdate" : 1648715399000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715399988916155,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "Connecting multiple coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "Excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "FirstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ..."
    } ],
    "totalNumberOfChildResults" : 177,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM7TDMI-S Technical Reference Manual ",
      "document_number" : "ddi0084",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3481045",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "3PP9PTtMoppH9IEs",
      "urihash" : "3PP9PTtMoppH9IEs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "systransactionid" : 861214,
      "copyright" : "Copyright © ARM Limited 1998-2000. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176381829000,
      "topparentid" : 3481045,
      "numberofpages" : 216,
      "sysconcepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3481045,
      "parentitem" : "5e8e1bf7fd977155116a457f",
      "concepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "documenttype" : "pdf",
      "isattachment" : "3481045",
      "sysindexeddate" : 1648715400000,
      "permanentid" : "7655b5570015e5824b747648b9dbfa347144653f43b144c7ded6b9861bfd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1bf9fd977155116a4658",
      "transactionid" : 861214,
      "title" : "ARM7TDMI-S Technical Reference Manual ",
      "date" : 1648715400000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0084:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715400546670568,
      "sysisattachment" : "3481045",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3481045,
      "size" : 1125789,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715391962,
      "syssize" : 1125789,
      "sysdate" : 1648715400000,
      "topparent" : "3481045",
      "author" : "ARM Limited",
      "label_version" : "3.0",
      "systopparentid" : 3481045,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
      "wordcount" : 2415,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715400000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715400546670568,
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM7TDMI-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "Excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "FirstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ..."
  }, {
    "title" : "Page table walk cache",
    "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "firstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "R8dU3ffo4vw1Epcb",
        "urihash" : "R8dU3ffo4vw1Epcb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715371000,
        "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a52",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715371000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715371257434733,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3988,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 3988,
        "sysdate" : 1648715371000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 275,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715371000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715371257434733,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "E390Ib0M7MdKIU37",
        "urihash" : "E390Ib0M7MdKIU37",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "keywords" : "CoreLink 500, Controllers",
        "systransactionid" : 861214,
        "copyright" : "Copyright ©€2013, 2014, 2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "numberofpages" : 105,
        "sysconcepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "documenttype" : "pdf",
        "isattachment" : "4374535",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "0f8e5771f22bebcfd54d55d96a11673cd5d050bb4f48206ac618c6810c32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca6c8052b1608761ab4",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "subject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377504460737,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 929056,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715369619,
        "syssubject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "syssize" : 929056,
        "sysdate" : 1648715377000,
        "topparent" : "4374535",
        "author" : "ARM Limited",
        "label_version" : "r2p4",
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 1939,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377504460737,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "Excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216"
    }, {
      "title" : "Micro TLB",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "firstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Micro TLB ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "Gd5gpMHorrR7GzMI",
        "urihash" : "Gd5gpMHorrR7GzMI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "f2e7b3c4f9c6da6dc61ed566a11626618cade3de022a573149c2b17b7cc7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a78",
        "transactionid" : 861214,
        "title" : "Micro TLB ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377868737646,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 484,
        "sysdate" : 1648715377000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377868737646,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "syscollection" : "default"
      },
      "Title" : "Micro TLB",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "Excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "FirstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "firstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "bHSCNkdFcl33BLHu",
        "urihash" : "bHSCNkdFcl33BLHu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715376000,
        "permanentid" : "8e4dceacc2877f591a5724e856c1ba156ee0a59e682a978121a64442fabb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a6c",
        "transactionid" : 861214,
        "title" : "About the functions ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715376000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715376267519592,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 1718,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 1718,
        "sysdate" : 1648715376000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715376000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/about-the-functions?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715376267519592,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "Excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "FirstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Page table walk cache ",
      "document_number" : "ddi0517",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4374535",
      "sysurihash" : "EH5uV1iDY0hUzhaq",
      "urihash" : "EH5uV1iDY0hUzhaq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1460490449000,
      "topparentid" : 4374535,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531493000,
      "sysconcepts" : "caches ; TCU",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
      "attachmentparentid" : 4374535,
      "parentitem" : "5e908ca5c8052b1608761a52",
      "concepts" : "caches ; TCU",
      "documenttype" : "html",
      "isattachment" : "4374535",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715377000,
      "permanentid" : "4eb30e5fa32254ed1ec93f624eb8a19c8992579ab892870ccaa4f3b65058",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908ca5c8052b1608761a7b",
      "transactionid" : 861214,
      "title" : "Page table walk cache ",
      "products" : [ "CoreLink MMU-500" ],
      "date" : 1648715377000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0517:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715377934583246,
      "sysisattachment" : "4374535",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4374535,
      "size" : 235,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715367514,
      "syssize" : 235,
      "sysdate" : 1648715377000,
      "haslayout" : "1",
      "topparent" : "4374535",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4374535,
      "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715377000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "modified" : 1639139088000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715377934583246,
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "syscollection" : "default"
    },
    "Title" : "Page table walk cache",
    "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "Excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "FirstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache."
  }, {
    "title" : "DC parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "firstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    },
    "childResults" : [ {
      "title" : "AC and DC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "firstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC and DC Parameters ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "VCEbMR1XN7Bd5ZF5",
        "urihash" : "VCEbMR1XN7Bd5ZF5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "documenttype" : "html",
        "isattachment" : "3506474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085423000,
        "permanentid" : "688e65fbc1b1c4aaf1a204e80d170def74ed92a2b2e9bcb0f2cfebace003",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a079ff4c392c0ff772",
        "transactionid" : 863774,
        "title" : "AC and DC Parameters ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085423000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085423036956192,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 206,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 206,
        "sysdate" : 1649085423000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085423000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085423036956192,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "syscollection" : "default"
      },
      "Title" : "AC and DC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "Excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "FirstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ..."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "firstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "VFb5jqOkM3APagUn",
        "urihash" : "VFb5jqOkM3APagUn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "systransactionid" : 863773,
        "copyright" : "Copyright © 2001, 2004 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "numberofpages" : 286,
        "sysconcepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "documenttype" : "pdf",
        "isattachment" : "3506474",
        "sysindexeddate" : 1649085340000,
        "permanentid" : "0fe72a4ecb978fe562101447910823ddccc7857bf71b08c2152b590f858a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a179ff4c392c0ff819",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "date" : 1649085339000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085339662416180,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 1669749,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085306706,
        "syssize" : 1669749,
        "sysdate" : 1649085339000,
        "topparent" : "3506474",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 2847,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085340000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085339662416180,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "Excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "FirstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    } ],
    "totalNumberOfChildResults" : 202,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DC parameters ",
      "document_number" : "ddi0210",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3506474",
      "sysurihash" : "m4ux4ðr8jGTRECkL",
      "urihash" : "m4ux4ðr8jGTRECkL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "systransactionid" : 863774,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1158928918000,
      "topparentid" : 3506474,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598523038000,
      "sysconcepts" : "maximum ratings ; supplier",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3506474,
      "parentitem" : "5f47869e79ff4c392c0ff6dc",
      "concepts" : "maximum ratings ; supplier",
      "documenttype" : "html",
      "isattachment" : "3506474",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085423000,
      "permanentid" : "0d790a141a4d7e7bc22d5e5615772449bb43ed4510479ce44c04a8abd321",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4786a079ff4c392c0ff775",
      "transactionid" : 863774,
      "title" : "DC parameters ",
      "products" : [ "ARM7TDMI" ],
      "date" : 1649085423000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0210:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085423095202409,
      "sysisattachment" : "3506474",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3506474,
      "size" : 116,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085303275,
      "syssize" : 116,
      "sysdate" : 1649085423000,
      "haslayout" : "1",
      "topparent" : "3506474",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3506474,
      "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085423000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "modified" : 1645013596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085423095202409,
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "syscollection" : "default"
    },
    "Title" : "DC parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "Excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "FirstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "excerpt" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation.",
    "firstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "hTmrk12nc0oelp2x",
        "urihash" : "hTmrk12nc0oelp2x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762031",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317281388229,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 4026,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 266,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317281388229,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
    },
    "childResults" : [ {
      "title" : "Example Programming Sequences",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "firstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Example Programming Sequences ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "Z5onyT1XSrTFfSVS",
        "urihash" : "Z5onyT1XSrTFfSVS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "186d34191250622635449192b88e8343054530a7d98bf1258e02de087758",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762106",
        "transactionid" : 861213,
        "title" : "Example Programming Sequences ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318867571583,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 272,
        "sysdate" : 1648715318000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/example-programming-sequences?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318867571583,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "syscollection" : "default"
      },
      "Title" : "Example Programming Sequences",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "Excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "FirstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence."
    }, {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. All rights reserved. ... Please follow ARM’s trademark usage guidelines at ,",
      "firstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "XYfFHEARoKCjKlG2",
        "urihash" : "XYfFHEARoKCjKlG2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "keywords" : "CoreSight for Cortex-M, Micro Trace Buffer (MTB), CoreSight, On-chip Debug & Trace",
        "systransactionid" : 861213,
        "copyright" : "Copyright ©€2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "numberofpages" : 58,
        "sysconcepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "documenttype" : "pdf",
        "isattachment" : "3527814",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "dc72db3d1f931b37906ccdcbdd81de6bfbef18a0bb60c902f5b2f0aa9a1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762125",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "subject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318779472326,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 560711,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715268961,
        "syssubject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "syssize" : 560711,
        "sysdate" : 1648715318000,
        "topparent" : "3527814",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 1273,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318779472326,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. All rights reserved. ... Please follow ARM’s trademark usage guidelines at ,",
      "FirstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ..."
    }, {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "excerpt" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "firstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "GQoxFPVYe4LilMcg",
        "urihash" : "GQoxFPVYe4LilMcg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "packet format",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "packet format",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "89767494ca589d6bb7c9a742d2b414455125d549ed8bb6353c9cbf3b832c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b16087620b4",
        "transactionid" : 861213,
        "title" : "Operation ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317568325171,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 172,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/functional-description/operation?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317568325171,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "Excerpt" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "FirstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23"
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0564",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3527814",
      "sysurihash" : "rzqBhcZUErjtzgfb",
      "urihash" : "rzqBhcZUErjtzgfb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "systransactionid" : 861213,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1479763413000,
      "topparentid" : 3527814,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533230000,
      "sysconcepts" : "functionality ; Interfaces",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "attachmentparentid" : 3527814,
      "parentitem" : "5e90936ec8052b1608762031",
      "concepts" : "functionality ; Interfaces",
      "documenttype" : "html",
      "isattachment" : "3527814",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715321000,
      "permanentid" : "5333f730ff4618cfed0430bd9f7de1e31685c97557356ca43e2a8832ad27",
      "syslanguage" : [ "English" ],
      "itemid" : "5e90936ec8052b1608762077",
      "transactionid" : 861213,
      "title" : "Functional description ",
      "products" : [ "Cortex-M23" ],
      "date" : 1648715320000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0564:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715320473758892,
      "sysisattachment" : "3527814",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3527814,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715267305,
      "syssize" : 200,
      "sysdate" : 1648715320000,
      "haslayout" : "1",
      "topparent" : "3527814",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3527814,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715321000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0564/c/functional-description?lang=en",
      "modified" : 1639141004000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715320473758892,
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "Excerpt" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation.",
    "FirstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ..."
  }, {
    "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "firstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "MSg2n8PSuKxv9zqz",
        "urihash" : "MSg2n8PSuKxv9zqz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ARM Glossary ; meaning ; industry standard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ARM Glossary ; meaning ; industry standard",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "2cc2c46449ad63553b171a6bf300452ef9a1faed545a22fdf17d66d5d479",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a886db15673561aa9db",
        "transactionid" : 863771,
        "title" : "Glossary ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244552729414,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996739,
        "syssize" : 298,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244552729414,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "Excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "FirstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ..."
    }, {
      "title" : "Integration Test Input Register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "firstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Integration Test Input Register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "QDDkECHtSiVe5TVQ",
        "urihash" : "QDDkECHtSiVe5TVQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "fa4fba9a37a250d42daa93987957bd0ccd326b45faf536ba35b78ac43328",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa37",
        "transactionid" : 863771,
        "title" : "Integration Test Input Register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244516783038,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996707,
        "syssize" : 640,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244516783038,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "syscollection" : "default"
      },
      "Title" : "Integration Test Input Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "Excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "FirstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ..."
    }, {
      "title" : "Performance Monitor Authentication Status register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "firstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Performance Monitor Authentication Status register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "pLjnTmxV8JbmFP1Q",
        "urihash" : "pLjnTmxV8JbmFP1Q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "a4eeb65b846e43e3343d4c77f3e21cf4d4be3315432112b44f3efc2fda21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa47",
        "transactionid" : 863771,
        "title" : "Performance Monitor Authentication Status register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244484442001,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 1675,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996694,
        "syssize" : 1675,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244484442001,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "syscollection" : "default"
      },
      "Title" : "Performance Monitor Authentication Status register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "Excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "FirstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ..."
    } ],
    "totalNumberOfChildResults" : 89,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0472",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4992074",
      "sysurihash" : "5xS3eðDcAbiOooC0",
      "urihash" : "5xS3eðDcAbiOooC0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "systransactionid" : 863771,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1395320951000,
      "topparentid" : 4992074,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586436744000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085244000,
      "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f1a886db15673561aa9c5",
      "transactionid" : 863771,
      "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-400" ],
      "date" : 1649085244000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0472:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085244590962068,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1835,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084996754,
      "syssize" : 1835,
      "sysdate" : 1649085244000,
      "haslayout" : "1",
      "topparent" : "4992074",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992074,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085244000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0472/b/?lang=en",
      "modified" : 1639133676000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085244590962068,
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  }, {
    "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "firstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Byte lane control",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "firstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Byte lane control ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "OGñ94ðXa0fWB4BCX",
        "urihash" : "OGñ94ðXa0fWB4BCX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085124000,
        "permanentid" : "af007a40e362fd17490423a1cf1198252ef3026b3cc087cb3f17cf600aa3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3f5",
        "transactionid" : 863769,
        "title" : "Byte lane control ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085124000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085124319588321,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 1097,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 1097,
        "sysdate" : 1649085124000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085124000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085124319588321,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "syscollection" : "default"
      },
      "Title" : "Byte lane control",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "Excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "FirstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "5ADmNpgsKVZSqZoT",
        "urihash" : "5ADmNpgsKVZSqZoT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "bf3ffd0b410e4c513a8bbb60cf503841b99882887c3a7ad93e4bb27d867f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3c5",
        "transactionid" : 863769,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121462995995,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 541,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 541,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121462995995,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ..."
    }, {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    } ],
    "totalNumberOfChildResults" : 56,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "document_number" : "ddi0203",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508206",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "hYcqJebtgXIyukqi",
      "urihash" : "hYcqJebtgXIyukqi",
      "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "systransactionid" : 863769,
      "copyright" : "Copyright © 2001-2003 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1158260557000,
      "topparentid" : 3508206,
      "numberofpages" : 120,
      "sysconcepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3508206,
      "parentitem" : "5e8e3f99fd977155116aa391",
      "concepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "documenttype" : "pdf",
      "isattachment" : "3508206",
      "sysindexeddate" : 1649085126000,
      "permanentid" : "9df9625d5679bd612b56d39c90a8ac1086197661fa8bd047f0defccbf7a7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3f9afd977155116aa461",
      "transactionid" : 863769,
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "date" : 1649085126000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0203:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085126719014149,
      "sysisattachment" : "3508206",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508206,
      "size" : 862934,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084995897,
      "syssize" : 862934,
      "sysdate" : 1649085126000,
      "topparent" : "3508206",
      "author" : "ARM Limited",
      "label_version" : "r1p3",
      "systopparentid" : 3508206,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
      "wordcount" : 1757,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085126000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085126719014149,
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "Excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ..."
  }, {
    "title" : "Output ports timing parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "firstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "About cycle timings and interlock behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "firstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About cycle timings and interlock behavior ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "3XKcO8BtOzkjSðx2",
        "urihash" : "3XKcO8BtOzkjSðx2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "69dfd977ea858bdb0b597cc9a431a7b48440517dbb917ab4b36a9e21bee0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34983",
        "transactionid" : 861211,
        "title" : "About cycle timings and interlock behavior ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177492857076,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 993,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 993,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177492857076,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "syscollection" : "default"
      },
      "Title" : "About cycle timings and interlock behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "Excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "FirstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ..."
    }, {
      "title" : "Conditional instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "excerpt" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively.",
      "firstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Conditional instructions ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "7Mðp0rJuRxKpDBij",
        "urihash" : "7Mðp0rJuRxKpDBij",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "b3455af15be39f4c3d10b8255162672a32bf5072c513f71fc97bb705f2ac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34985",
        "transactionid" : 861211,
        "title" : "Conditional instructions ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177318054564,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 1547,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 1547,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177318054564,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "syscollection" : "default"
      },
      "Title" : "Conditional instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "Excerpt" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively.",
      "FirstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ..."
    } ],
    "totalNumberOfChildResults" : 515,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Output ports timing parameters ",
      "document_number" : "ddi0338",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4980825",
      "sysurihash" : "MrrkjQrPYc1804ð4",
      "urihash" : "MrrkjQrPYc1804ð4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "systransactionid" : 861211,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185976033000,
      "topparentid" : 4980825,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586368859000,
      "sysconcepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 4980825,
      "parentitem" : "5e8e115b88295d1e18d347b3",
      "concepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "documenttype" : "html",
      "isattachment" : "4980825",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715178000,
      "permanentid" : "699f96c698190d6cfc1f61edf430593b5822b910c946be9d97224fe0adb3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e115f88295d1e18d349a8",
      "transactionid" : 861211,
      "title" : "Output ports timing parameters ",
      "products" : [ "Arm11" ],
      "date" : 1648715178000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0338:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715178273123486,
      "sysisattachment" : "4980825",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4980825,
      "size" : 1035,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715129879,
      "syssize" : 1035,
      "sysdate" : 1648715178000,
      "haslayout" : "1",
      "topparent" : "4980825",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4980825,
      "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715178000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "modified" : 1639043807000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715178273123486,
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "syscollection" : "default"
    },
    "Title" : "Output ports timing parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "Excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "FirstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ..."
  }, {
    "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DMA channel prioritization",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "firstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMA channel prioritization ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "9uI5SaiNxKE3X9U3",
        "urihash" : "9uI5SaiNxKE3X9U3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "DMA channels ; priority",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "DMA channels ; priority",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085073000,
        "permanentid" : "9693b4064292503964c5af516c08999cb9d50f5ba87b310b1934f4eea804",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59c9",
        "transactionid" : 863768,
        "title" : "DMA channel prioritization ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072998579925,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 226,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072998579925,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "syscollection" : "default"
      },
      "Title" : "DMA channel prioritization",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "Excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "FirstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ..."
    }, {
      "title" : "Instruction cache latency",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "firstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Instruction cache latency ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "YOVqb693eOzuly60",
        "urihash" : "YOVqb693eOzuly60",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "0e59dc0a551282402016154b390970b296ca335f4cdfbed18d7df9d0441b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59ca",
        "transactionid" : 863768,
        "title" : "Instruction cache latency ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072939002908,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 228,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072939002908,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "syscollection" : "default"
      },
      "Title" : "Instruction cache latency",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "Excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "FirstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal."
    }, {
      "title" : "How to set the security state for a peripheral request interface",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "firstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "How to set the security state for a peripheral request interface ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "8hxOyAñlqN2Jzjtv",
        "urihash" : "8hxOyAñlqN2Jzjtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "da60bddc555d388697e5a338c1cc3c4fa17b927f3dc72a4e1cee9e82772a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59a2",
        "transactionid" : 863768,
        "title" : "How to set the security state for a peripheral request interface ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072857410101,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 616,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084851992,
        "syssize" : 616,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072857410101,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "syscollection" : "default"
      },
      "Title" : "How to set the security state for a peripheral request interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "Excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "FirstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ..."
    } ],
    "totalNumberOfChildResults" : 181,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "document_number" : "ddi0424",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3491254",
      "sysurihash" : "3y7p7DxYmjQhXNLV",
      "urihash" : "3y7p7DxYmjQhXNLV",
      "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "systransactionid" : 863768,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1343506821000,
      "topparentid" : 3491254,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374076000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085075000,
      "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e25bcfd977155116a594a",
      "transactionid" : 863768,
      "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "products" : [ "CoreLink DMA-330" ],
      "date" : 1649085075000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0424:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085075123064682,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1978,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084852009,
      "syssize" : 1978,
      "sysdate" : 1649085075000,
      "haslayout" : "1",
      "topparent" : "3491254",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3491254,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
      "wordcount" : 152,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085075000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0424/d/?lang=en",
      "modified" : 1639129798000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085075123064682,
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
  }, {
    "title" : "AMBA APB signals",
    "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "firstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "c84XWyXH73EhEkJT",
        "urihash" : "c84XWyXH73EhEkJT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263c88295d1e18d37a79",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821197581020,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1874,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 1874,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821197581020,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "On-chip signals",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "firstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "On-chip signals ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "4Zp8MaB1OdL9jx32",
        "urihash" : "4Zp8MaB1OdL9jx32",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084985000,
        "permanentid" : "26a2667c07bb47932e0ce6432ced20e98d04d108fdc347dce8513e87fa00",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa7",
        "transactionid" : 863766,
        "title" : "On-chip signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084984000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084984990289896,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 346,
        "sysdate" : 1649084984000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084984990289896,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "syscollection" : "default"
      },
      "Title" : "On-chip signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "Excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "FirstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ..."
    }, {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "firstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "ñMKJwOðflmZaNZhk",
        "urihash" : "ñMKJwOðflmZaNZhk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "systransactionid" : 863764,
        "copyright" : "Copyright ©€1999 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "numberofpages" : 40,
        "sysconcepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "documenttype" : "pdf",
        "isattachment" : "3490766",
        "sysindexeddate" : 1649084824000,
        "permanentid" : "80236093817b123cf408846b313650b15a3484adcef8a45df02684f85fbb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa9",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "date" : 1649084824000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084824157437956,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 554288,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084812697,
        "syssize" : 554288,
        "sysdate" : 1649084824000,
        "topparent" : "3490766",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 705,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084824000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084824157437956,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "Excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "FirstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ..."
    }, {
      "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "firstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "ARJKoCMhoHVtf4ky",
        "urihash" : "ARJKoCMhoHVtf4ky",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "APB signals",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "APB signals",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "e52eef941a2cf558d6bf80112c84fcd423bceae10f065be812c6bc6b0427",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa5",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821249221766,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 368,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 368,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821249221766,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "Excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "FirstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060)."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AMBA APB signals ",
      "document_number" : "ddi0142",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490766",
      "sysurihash" : "hpdPi9ð1srN5Szi1",
      "urihash" : "hpdPi9ð1srN5Szi1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "systransactionid" : 863766,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1206638541000,
      "topparentid" : 3490766,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374204000,
      "sysconcepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3490766,
      "parentitem" : "5e8e263c88295d1e18d37a79",
      "concepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "documenttype" : "html",
      "isattachment" : "3490766",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084985000,
      "permanentid" : "49df5a077a3987d1bd0075c6d700a184fa9789ccf3ba18fd9b5fad93f7fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e263d88295d1e18d37aa6",
      "transactionid" : 863766,
      "title" : "AMBA APB signals ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649084985000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0142:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084985591128170,
      "sysisattachment" : "3490766",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490766,
      "size" : 1236,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084811233,
      "syssize" : 1236,
      "sysdate" : 1649084985000,
      "haslayout" : "1",
      "topparent" : "3490766",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490766,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
      "wordcount" : 93,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084985000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "modified" : 1638973781000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084985591128170,
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "Excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "FirstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ..."
  }, {
    "title" : "ARM 946E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "firstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    },
    "childResults" : [ {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM 946E-S Technical Reference Manual ",
      "document_number" : "ddi0155",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724269",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "uHNb46uaoKFZ5Tjn",
      "urihash" : "uHNb46uaoKFZ5Tjn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "systransactionid" : 863766,
      "copyright" : "Copyright © 2000 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594042234000,
      "topparentid" : 3724269,
      "numberofpages" : 192,
      "sysconcepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3724269,
      "parentitem" : "5f032834cafe527e86f5b8ab",
      "concepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "documenttype" : "pdf",
      "isattachment" : "3724269",
      "sysindexeddate" : 1649084969000,
      "permanentid" : "0524e2bdacf73fecdd9a2943acb172eb492a260ff567e56792f961bd88dc",
      "syslanguage" : [ "English" ],
      "itemid" : "5f032835cafe527e86f5b8ad",
      "transactionid" : 863766,
      "title" : "ARM 946E-S Technical Reference Manual ",
      "date" : 1649084968000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0155:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084968812481901,
      "sysisattachment" : "3724269",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724269,
      "size" : 1070163,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084886927,
      "syssize" : 1070163,
      "sysdate" : 1649084968000,
      "topparent" : "3724269",
      "author" : "ARM Limited",
      "label_version" : "A",
      "systopparentid" : 3724269,
      "content_description" : "This document is a reference manual for the ARM946E-S.",
      "wordcount" : 2465,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084969000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084968812481901,
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM 946E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "Excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "FirstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved."
  }, {
    "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "firstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "document_number" : "101560",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466901",
      "sysauthor" : "ARM",
      "sysurihash" : "jldmRzbUiDRwvcWZ",
      "urihash" : "jldmRzbUiDRwvcWZ",
      "sysuri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "keywords" : "Processors, Application Processor, Neoverse, Neoverse E1",
      "systransactionid" : 863764,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1585244128000,
      "topparentid" : 4466901,
      "numberofpages" : 520,
      "sysconcepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "attachmentparentid" : 4466901,
      "parentitem" : "601aa6beeee5236980d08d2a",
      "concepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "4466901",
      "sysindexeddate" : 1649084857000,
      "permanentid" : "54f29d7374e716704af62a3f347650de7105f4b0ce29ead87f16783fb692",
      "syslanguage" : [ "English" ],
      "itemid" : "601aa6beeee5236980d08d2c",
      "transactionid" : 863764,
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "subject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649084856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101560:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084856330769361,
      "sysisattachment" : "4466901",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466901,
      "size" : 2140625,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084838285,
      "syssubject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2140625,
      "sysdate" : 1649084856000,
      "topparent" : "4466901",
      "author" : "ARM",
      "label_version" : "r1p2",
      "systopparentid" : 4466901,
      "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 4627,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084857000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084856330769361,
      "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "Uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "FirstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ..."
  }, {
    "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "firstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    },
    "childResults" : [ {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "document_number" : "ddi0439",
      "document_version" : "be",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724186",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "V7HsdyY8DbU5HOMq",
      "urihash" : "V7HsdyY8DbU5HOMq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "systransactionid" : 863763,
      "copyright" : "Copyright ©€2010 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 0.75,
      "published" : 1594038533000,
      "topparentid" : 3724186,
      "numberofpages" : 5,
      "sysconcepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "attachmentparentid" : 3724186,
      "parentitem" : "5f19dd5220b7cf4bc524d9ac",
      "concepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "documenttype" : "pdf",
      "isattachment" : "3724186",
      "sysindexeddate" : 1649084769000,
      "permanentid" : "e9c76749441a190f609a6188d61a693ce1397ed3d1bdad6ec49d4f86a1af",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19dd5320b7cf4bc524d9ae",
      "transactionid" : 863763,
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "date" : 1649084769000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0439:be:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084769024665370,
      "sysisattachment" : "3724186",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724186,
      "size" : 123503,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084755467,
      "syssize" : 123503,
      "sysdate" : 1649084769000,
      "topparent" : "3724186",
      "author" : "ARM Limited",
      "label_version" : "r0p0 Errata 01",
      "systopparentid" : 3724186,
      "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
      "wordcount" : 309,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084769000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084769024665370,
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "Excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "FirstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ..."
  }, {
    "title" : "Modifying the test program",
    "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "firstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM7 Technical Reference Manual ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "ðwHGdrwoKN24ZVXf",
        "urihash" : "ðwHGdrwoKN24ZVXf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084641000,
        "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38773",
        "transactionid" : 863761,
        "title" : "ETM7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084641000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084641877699899,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 2024,
        "sysdate" : 1649084641000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084641877699899,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "syscollection" : "default"
      },
      "Title" : "ETM7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
    },
    "childResults" : [ {
      "title" : "Aborts",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "firstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Aborts ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "4itph8LCkvtOfXZ1",
        "urihash" : "4itph8LCkvtOfXZ1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084762000,
        "permanentid" : "b95d8353a1499fb7f3abd96a36f8c3cae93300fcf369023adbb8262b58cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d387b8",
        "transactionid" : 863763,
        "title" : "Aborts ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084762778555132,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 1554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 1554,
        "sysdate" : 1649084762000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084762778555132,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "syscollection" : "default"
      },
      "Title" : "Aborts",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "Excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "FirstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ..."
    }, {
      "title" : "Programming and reading ETM7 registers",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "firstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programming and reading ETM7 registers ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "D8UdIU5pnWdZg9J9",
        "urihash" : "D8UdIU5pnWdZg9J9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084674000,
        "permanentid" : "4137edcbc128a19f548dc39fea37bbba04d517dc40bf391a3b326feb7233",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38782",
        "transactionid" : 863761,
        "title" : "Programming and reading ETM7 registers ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084674000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084674519092014,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 902,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 902,
        "sysdate" : 1649084674000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084674000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084674519092014,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM7 registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "Excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "FirstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ..."
    }, {
      "title" : "TAP interface",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "firstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TAP interface ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "2XJzvntP9MðKzq2G",
        "urihash" : "2XJzvntP9MðKzq2G",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084673000,
        "permanentid" : "3e0e99a9a845d683ceda8b611f9e877eb379684f4b511ac5430ca8d31496",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38781",
        "transactionid" : 863761,
        "title" : "TAP interface ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084673000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084673285670863,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 409,
        "sysdate" : 1649084673000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084673000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084673285670863,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "syscollection" : "default"
      },
      "Title" : "TAP interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "Excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "FirstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ..."
    } ],
    "totalNumberOfChildResults" : 32,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Modifying the test program ",
      "document_number" : "ddi0158",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496624",
      "sysurihash" : "ñlIZS9qb7OKW4rEd",
      "urihash" : "ñlIZS9qb7OKW4rEd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "systransactionid" : 863763,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176316176000,
      "topparentid" : 3496624,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375687000,
      "sysconcepts" : "test program ; environment ; Makefile",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3496624,
      "parentitem" : "5e8e2c0788295d1e18d38773",
      "concepts" : "test program ; environment ; Makefile",
      "documenttype" : "html",
      "isattachment" : "3496624",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084762000,
      "permanentid" : "ccbe2f3efd9d02fef0c80dcb49657d514a15572f44053c1defbd8d3539ee",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c0788295d1e18d387b3",
      "transactionid" : 863763,
      "title" : "Modifying the test program ",
      "products" : [ "CoreSight ETM9" ],
      "date" : 1649084762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0158:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084762827415782,
      "sysisattachment" : "3496624",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3496624,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084492691,
      "syssize" : 200,
      "sysdate" : 1649084762000,
      "haslayout" : "1",
      "topparent" : "3496624",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496624,
      "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084762000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "modified" : 1638974346000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084762827415782,
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "syscollection" : "default"
    },
    "Title" : "Modifying the test program",
    "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "Excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "FirstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ..."
  }, {
    "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "firstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "BnydMQdRnomvE866",
        "urihash" : "BnydMQdRnomvE866",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "636075aeac4904244962c4a5189db9834747346d41398921ea4b155a218f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b46c",
        "transactionid" : 863762,
        "title" : "Functional Description ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735557729675,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 329,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467677,
        "syssize" : 329,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/functional-description?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735557729675,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "FirstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ..."
    }, {
      "title" : "Stream to Context registers",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "firstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Stream to Context registers ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "OIFB5cPBWUAkdC5k",
        "urihash" : "OIFB5cPBWUAkdC5k",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "9337c73d120a618e3fabe1c37eaaadd1136afd48c7a8c4636ff7ba7b1d17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b5",
        "transactionid" : 863762,
        "title" : "Stream to Context registers ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735516758226,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 803,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735516758226,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "syscollection" : "default"
      },
      "Title" : "Stream to Context registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "Excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "FirstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ..."
    }, {
      "title" : "Global address space 1",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "firstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Global address space 1 ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "XAiñeG5CIy3PXC6y",
        "urihash" : "XAiñeG5CIy3PXC6y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "a1663f0857cbf70b99513c57a97c8975568d9a51335794ffe8fb135e4fbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b8",
        "transactionid" : 863762,
        "title" : "Global address space 1 ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735434611380,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 338,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 338,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735434611380,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "syscollection" : "default"
      },
      "Title" : "Global address space 1",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "Excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "FirstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ..."
    } ],
    "totalNumberOfChildResults" : 106,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0521",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3524383",
      "sysurihash" : "BkzPdpY1pFvp2bW4",
      "urihash" : "BkzPdpY1pFvp2bW4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1408436288000,
      "topparentid" : 3524383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531917000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084735000,
      "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908e4d8259fe2368e2b444",
      "transactionid" : 863762,
      "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-401" ],
      "date" : 1649084735000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0521:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084735639783209,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1832,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084467677,
      "syssize" : 1832,
      "sysdate" : 1649084735000,
      "haslayout" : "1",
      "topparent" : "3524383",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3524383,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084735000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0521/b/?lang=en",
      "modified" : 1639139117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084735639783209,
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  }, {
    "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "firstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "rOMneihmdp1yjBgQ",
        "urihash" : "rOMneihmdp1yjBgQ",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e862197",
        "transactionid" : 863762,
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708501381304,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5373,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523864,
        "syssize" : 5373,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 363,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708501381304,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Ensuring safety",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "firstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Ensuring safety ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "sKYSI37oCM5FkZ3F",
        "urihash" : "sKYSI37oCM5FkZ3F",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "evaluation board ; equipment ; V2M ; electromagnetic emissions ; AAA batteries ; power sources ; Ensuring safety ; Warning",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084708000,
        "permanentid" : "2c4bee6034e7bc334a811d68c8623f53bff6f2a34dfd5ecbd8fa0f6a346d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de488a3736a0d2e86219e",
        "transactionid" : 863762,
        "title" : "Ensuring safety ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084708460076133,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 336,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523833,
        "syssize" : 336,
        "sysdate" : 1649084708000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/introduction/precautions/ensuring-safety?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084708460076133,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
        "syscollection" : "default"
      },
      "Title" : "Ensuring safety",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/introduction/precautions/ensuring-safety?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/introduction/precautions/ensuring-safety",
      "Excerpt" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB ... Warning Do not use the V2M-Beetle evaluation board near equipment that is sensitive to ...",
      "FirstSentences" : "Ensuring safety There are two alternative power sources for the V2M-Beetle evaluation board, the USB host 5V supply, or two 1.5V AAA batteries. Warning Do not use the V2M-Beetle evaluation board ..."
    }, {
      "title" : "AHBCLKCFG1CLR",
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "printableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "clickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "firstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "document_number" : "100417",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452266",
          "sysurihash" : "rOMneihmdp1yjBgQ",
          "urihash" : "rOMneihmdp1yjBgQ",
          "sysuri" : "https://developer.arm.com/documentation/100417/0000/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1464709263000,
          "topparentid" : 3452266,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585308808000,
          "sysconcepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
          "concepts" : "Non-Confidential ; implementations ; reference ; Confidentiality ; Proprietary ; patents ; arm ; harmful interference ; written agreement ; export laws ; conflicting ; television reception ; frequency energy ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084708000,
          "permanentid" : "8433de7d9277cf4c4460d41bfb3249b376a4d0e0a74c01d810b9c1e2799b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de488a3736a0d2e862197",
          "transactionid" : 863762,
          "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
          "products" : [ "Beetle IoT Evaluation Platform" ],
          "date" : 1649084708000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100417:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084708501381304,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5373,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084523864,
          "syssize" : 5373,
          "sysdate" : 1649084708000,
          "haslayout" : "1",
          "topparent" : "3452266",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452266,
          "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
          "wordcount" : 363,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084708000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100417/0000/?lang=en",
          "modified" : 1636364761000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084708501381304,
          "uri" : "https://developer.arm.com/documentation/100417/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100417/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100417/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHBCLKCFG1CLR ",
        "document_number" : "100417",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452266",
        "sysurihash" : "uð7zhnWJRBSBaBqf",
        "urihash" : "uð7zhnWJRBSBaBqf",
        "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1464709263000,
        "topparentid" : 3452266,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585308808000,
        "sysconcepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
        "attachmentparentid" : 3452266,
        "parentitem" : "5e7de488a3736a0d2e862197",
        "concepts" : "register ; assignments ; configurations ; peripheral clocks ; GPIO1 AHB ; evaluation board ; Usage constraints ; Sleep state ; GPIO1CLKOFF",
        "documenttype" : "html",
        "isattachment" : "3452266",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084704000,
        "permanentid" : "353caec644f5ac2aa9476a0511ba7a54edac1258e5b71fa14ff35227669c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de489a3736a0d2e8621cc",
        "transactionid" : 863762,
        "title" : "AHBCLKCFG1CLR ",
        "products" : [ "Beetle IoT Evaluation Platform" ],
        "date" : 1649084704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100417:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084704608989429,
        "sysisattachment" : "3452266",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452266,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084523817,
        "syssize" : 1017,
        "sysdate" : 1649084704000,
        "haslayout" : "1",
        "topparent" : "3452266",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452266,
        "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
        "modified" : 1636364761000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084704608989429,
        "uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
        "syscollection" : "default"
      },
      "Title" : "AHBCLKCFG1CLR",
      "Uri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "ClickUri" : "https://developer.arm.com/documentation/100417/0000/programmers-model/system-controller-registers/ahbclkcfg1clr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/programmers-model/system-controller-registers/ahbclkcfg1clr",
      "Excerpt" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB ... This register operates when the test chip is in the Sleep state. ... 0b1 FCLK and HCLK are both off.",
      "FirstSentences" : "AHBCLKCFG1CLR The AHBCLKCFG1CLR Register characteristics are: Purpose Disables AHB peripheral clocks. This register operates when the test chip is in the Sleep state. This register has the same ..."
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "document_number" : "100417",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3452266",
      "sysauthor" : "ARM",
      "sysurihash" : "u8G3ðYStIg0N0GDh",
      "urihash" : "u8G3ðYStIg0N0GDh",
      "sysuri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "keywords" : "iot",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1464709263000,
      "topparentid" : 3452266,
      "numberofpages" : 123,
      "sysconcepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7260e24a5e02d07b271b|5eec7260e24a5e02d07b2720" ],
      "attachmentparentid" : 3452266,
      "parentitem" : "5e7de488a3736a0d2e862197",
      "concepts" : "test chip ; registers ; evaluation board ; zeros ; assignments ; V2M ; expansion shields ; sleep states ; signals ; peripheral clocks ; programming ; Arduino-compatible R3 ; analog ; reset ; IOL connectors ; AAA batteries",
      "documenttype" : "pdf",
      "isattachment" : "3452266",
      "sysindexeddate" : 1649084709000,
      "permanentid" : "2131256d971068f7c6601a4f407d37261d2dca10c00764a6faa6c61f4e78",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de489a3736a0d2e862214",
      "transactionid" : 863762,
      "title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual ",
      "subject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "date" : 1649084709000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100417:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084709114727697,
      "sysisattachment" : "3452266",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3452266,
      "size" : 817766,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084526002,
      "syssubject" : "This book describes the ARM® Versatile™ Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "syssize" : 817766,
      "sysdate" : 1649084709000,
      "topparent" : "3452266",
      "author" : "ARM",
      "label_version" : "0.0",
      "systopparentid" : 3452266,
      "content_description" : "This book describes the ARM Versatile Express (V2M-Beetle) Internet of Things (IoT) evaluation board.",
      "wordcount" : 1881,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|IoT Test Chips and Boards", "Tools and Software|Development Board|IoT Test Chips and Boards|Beetle IoT Evaluation Platform" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084709000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084709114727697,
      "uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Versatile Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7de489a3736a0d2e862214",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100417/0000/en/pdf/arm_versatile_express_beetle_iot_evaluation_board_v2m_beetle_technical_reference_manual_100417_0000_00_en.pdf",
    "Excerpt" : "Change ... Copyright © 2016, ARM Limited or its affiliates. All rights reserved. ... Unrestricted Access is an ARM internal classification. ARM 100417_0000_00_en Copyright © 2016 ARM.",
    "FirstSentences" : "ARM® Versatile™ Express Beetle IoT Evaluation Board V2M-Beetle Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM 100417_0000_00_en ARM® Versatile™ Express Beetle IoT ..."
  }, {
    "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "firstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9EJ-S Technical Reference Manual ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "ð7aDaKtQF5RqDIR8",
        "urihash" : "ð7aDaKtQF5RqDIR8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084657000,
        "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476c88295d1e18d3ada4",
        "transactionid" : 863761,
        "title" : "ARM9EJ-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084657336835035,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1979,
        "sysdate" : 1649084657000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084657336835035,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
      "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
      "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Busy-waiting and interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "firstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Busy-waiting and interrupts ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "HfE6QhrIVjM0Kmbw",
        "urihash" : "HfE6QhrIVjM0Kmbw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor instruction ; cycles ; Wait ; execution ; busy-waiting ; latency reasons ; state of PASS ; shows",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084699000,
        "permanentid" : "0e0989059b9ef1b06f0016c27a2dc5032813d20b6541f8a690184566a1f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae23",
        "transactionid" : 863762,
        "title" : "Busy-waiting and interrupts ",
        "products" : [ "Arm9" ],
        "date" : 1649084699000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084699521280438,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1027,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1027,
        "sysdate" : 1649084699000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084699000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084699521280438,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Busy-waiting and interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/busy-waiting-and-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/busy-waiting-and-interrupts",
      "Excerpt" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the ... To do so, the coprocessor associated with the Decode stage instruction drives Wait ...",
      "FirstSentences" : "Busy-waiting and interrupts The coprocessor is permitted to stall, or busy-wait, the processor during the execution of a coprocessor instruction if, for example, it is still busy with an earlier ..."
    }, {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "firstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "QLDst9PJJS3Td6tZ",
        "urihash" : "QLDst9PJJS3Td6tZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessor pipeline ; ARM9EJ ; instructions ; core ; cycle ; timing priorities ; implications ; memory",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084697000,
        "permanentid" : "258cc1ec8e73cb151e6b1823bb4cff49d1bcbce58bd0a66504ba6af7f618",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae18",
        "transactionid" : 863762,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1649084697000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084697057941702,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 819,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 819,
        "sysdate" : 1649084697000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084697000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084697057941702,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the ...",
      "FirstSentences" : "About the coprocessor interface The ARM9EJ-S core supports the connection of coprocessors. Coprocessors determine the instructions they must execute using a pipeline follower in the coprocessor."
    }, {
      "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "firstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "firstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9EJ-S Technical Reference Manual ",
          "document_number" : "ddi0222",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509733",
          "sysurihash" : "ð7aDaKtQF5RqDIR8",
          "urihash" : "ð7aDaKtQF5RqDIR8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173267319000,
          "topparentid" : 3509733,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382700000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084657000,
          "permanentid" : "1eaa968dd82e3cc3bb33b0b27addc9b35ae98d82c7ba20f61396b97d059c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e476c88295d1e18d3ada4",
          "transactionid" : 863761,
          "title" : "ARM9EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649084657000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0222:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084657336835035,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084451735,
          "syssize" : 1979,
          "sysdate" : 1649084657000,
          "haslayout" : "1",
          "topparent" : "3509733",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509733,
          "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084657000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0222/b/?lang=en",
          "modified" : 1638976397000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084657336835035,
          "uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en",
        "Excerpt" : "However, all warranties implied or expressed, including but not limited to implied warranties of ... Revision History Revision A August 1, 2001 First release Revision B September 30, 2002 ...",
        "FirstSentences" : "ARM9EJ-S Technical Reference Manual Copyright 2001, 2002. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "document_number" : "ddi0222",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509733",
        "sysurihash" : "Z1FSCðZuofjN52FA",
        "urihash" : "Z1FSCðZuofjN52FA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173267319000,
        "topparentid" : 3509733,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382700000,
        "sysconcepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3509733,
        "parentitem" : "5e8e476c88295d1e18d3ada4",
        "concepts" : "coprocessors ; ARM9EJ ; core ; signals ; instructions ; cycle ; means ; wait ; timing diagrams ; sake of clarity ; Interlocked ; disadvantage",
        "documenttype" : "html",
        "isattachment" : "3509733",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084696000,
        "permanentid" : "9a08ca625a92e2ff9caad40b4b3b57197913eff76cd3615fd9f7fc9b8c3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e476d88295d1e18d3ae1a",
        "transactionid" : 863762,
        "title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core ",
        "products" : [ "Arm9" ],
        "date" : 1649084696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0222:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084696354920582,
        "sysisattachment" : "3509733",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509733,
        "size" : 1472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084451735,
        "syssize" : 1472,
        "sysdate" : 1649084696000,
        "haslayout" : "1",
        "topparent" : "3509733",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509733,
        "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
        "modified" : 1638976397000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084696354920582,
        "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core",
      "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9ej-s-core",
      "Excerpt" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external ... A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "FirstSentences" : "Coprocessor pipeline one cycle behind the ARM9EJ-S core This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ..."
    } ],
    "totalNumberOfChildResults" : 188,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "document_number" : "ddi0222",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3509733",
      "sysurihash" : "wu0uW4GnmmñTCEñQ",
      "urihash" : "wu0uW4GnmmñTCEñQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173267319000,
      "topparentid" : 3509733,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382700000,
      "sysconcepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3509733,
      "parentitem" : "5e8e476c88295d1e18d3ada4",
      "concepts" : "coprocessors ; core ; ARM9EJ ; pipeline ; CLKEN inputs ; key signals ; CP15 ; reason",
      "documenttype" : "html",
      "isattachment" : "3509733",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084708000,
      "permanentid" : "e54861494f5a25955f226a35be7cf45c4dbd07525b25a20a851d114e65c7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e476d88295d1e18d3ae19",
      "transactionid" : 863762,
      "title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core ",
      "products" : [ "Arm9" ],
      "date" : 1649084708000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0222:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084708485086597,
      "sysisattachment" : "3509733",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3509733,
      "size" : 507,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084451735,
      "syssize" : 507,
      "sysdate" : 1649084708000,
      "haslayout" : "1",
      "topparent" : "3509733",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3509733,
      "content_description" : "This document is the technical reference manual for the ARM9EJ-S r1p2 processor.",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084708000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
      "modified" : 1638976397000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084708485086597,
      "uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
      "syscollection" : "default"
    },
    "Title" : "Coprocessor pipeline operates in step with the ARM9EJ-S core",
    "Uri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0222/b/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0222/b/en/coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-operates-in-step-with-the-arm9ej-s-core",
    "Excerpt" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the ... This complicates the timing of key signals such as the INSTR and CLKEN inputs, ...",
    "FirstSentences" : "Coprocessor pipeline operates in step with the ARM9EJ-S core In this case, the pipeline follower inside the coprocessor matches that of the ARM9EJ-S core exactly. This complicates the timing of ..."
  }, {
    "title" : "ARM9TDMI AC Characteristics",
    "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "firstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "UKMKMswpVgTtlxSi",
        "urihash" : "UKMKMswpVgTtlxSi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "systransactionid" : 861210,
        "copyright" : "Copyright ©€1998 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "numberofpages" : 144,
        "sysconcepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instructions ; signals ; ARM9TDMI ; ARM Limited ; cycles ; coprocessors ; scan chains ; multiplier-operand ; registers ; ARM9TDMI processor ; shows ; endian configuration ; memory accesses ; synchronization ; controller ; system speed",
        "documenttype" : "pdf",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715144000,
        "permanentid" : "ce70976d7b3689900243c9986c6463954789b16bdbea03653b91226724cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db588295d1e18d364b7",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "date" : 1648715144000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715144378739886,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 2200532,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715097614,
        "syssize" : 2200532,
        "sysdate" : 1648715144000,
        "topparent" : "3484260",
        "author" : "ARM Limited",
        "label_version" : "0.0",
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 1911,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715144000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715144378739886,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1db588295d1e18d364b7",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/pdf/DDI0091.pdf",
      "Excerpt" : "A ... Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0091A ... Unrestricted Access ... Preface ... About this manual ... x Feedback ... xiii ... Introduction ... 1.1 ... 1.2 ... 3.5 ... 3.6",
      "FirstSentences" : "ARM9TDMI (Rev 0) Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved. ARM DDI0091A ii ARM9TDMI Technical Reference Manual Copyright © 1998 ARM Limited. All rights reserved."
    }, {
      "title" : "ARM9TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9TDMI Technical Reference Manual ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "DY8oYMFvkTZCuZCI",
        "urihash" : "DY8oYMFvkTZCuZCI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1648715141000,
        "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36422",
        "transactionid" : 861210,
        "title" : "ARM9TDMI Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140989928518,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1815,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095239,
        "syssize" : 1815,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715141000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140989928518,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
      "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Instruction register",
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "excerpt" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "firstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0091",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484260",
          "sysurihash" : "DY8oYMFvkTZCuZCI",
          "urihash" : "DY8oYMFvkTZCuZCI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "systransactionid" : 861210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1217763467000,
          "topparentid" : 3484260,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372020000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648715141000,
          "permanentid" : "62b557980a09b9a4d0ef923344c1a92cd173623ffe0cd75c84af9a336966",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1db488295d1e18d36422",
          "transactionid" : 861210,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715140000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0091:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715140989928518,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1815,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715095239,
          "syssize" : 1815,
          "sysdate" : 1648715140000,
          "haslayout" : "1",
          "topparent" : "3484260",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484260,
          "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715141000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0091/a/?lang=en",
          "modified" : 1638964501000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715140989928518,
          "uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 0) Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Instruction register ",
        "document_number" : "ddi0091",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484260",
        "sysurihash" : "uFIWEtGO3btpbjRY",
        "urihash" : "uFIWEtGO3btpbjRY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "systransactionid" : 861210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1217763467000,
        "topparentid" : 3484260,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372020000,
        "sysconcepts" : "instruction register ; controller state ; parity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3484260,
        "parentitem" : "5e8e1db488295d1e18d36422",
        "concepts" : "instruction register ; controller state ; parity",
        "documenttype" : "html",
        "isattachment" : "3484260",
        "sysindexeddate" : 1648715140000,
        "permanentid" : "06e41d3498eaa919ebd5d6163d919801e289c61fa353d24331ec73d62931",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1db488295d1e18d36457",
        "transactionid" : 861210,
        "title" : "Instruction register ",
        "products" : [ "Arm9" ],
        "date" : 1648715140000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0091:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715140960715622,
        "sysisattachment" : "3484260",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484260,
        "size" : 220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715095178,
        "syssize" : 220,
        "sysdate" : 1648715140000,
        "haslayout" : "1",
        "topparent" : "3484260",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484260,
        "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715140000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
        "modified" : 1638964501000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715140960715622,
        "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
        "syscollection" : "default"
      },
      "Title" : "Instruction register",
      "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/debug-support/the-jtag-state-machine/instruction-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/debug-support/the-jtag-state-machine/instruction-register",
      "Excerpt" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller ...",
      "FirstSentences" : "Instruction register The instruction register is four bits in length. There is no parity bit. The fixed value loaded into the instruction register during the CAPTURE-IR controller state is 0001."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9TDMI AC Characteristics ",
      "document_number" : "ddi0091",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484260",
      "sysurihash" : "rFUMUKVlpqñ46uBX",
      "urihash" : "rFUMUKVlpqñ46uBX",
      "sysuri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "systransactionid" : 861210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1217763467000,
      "topparentid" : 3484260,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372020000,
      "sysconcepts" : "timing parameters ; AC Characteristics",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3484260,
      "parentitem" : "5e8e1db488295d1e18d36422",
      "concepts" : "timing parameters ; AC Characteristics",
      "documenttype" : "html",
      "isattachment" : "3484260",
      "sysindexeddate" : 1648715145000,
      "permanentid" : "b9d0456b2042313ca1348936cf3fd67e46814791e3cacc318531fc9d2bb6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1db588295d1e18d36485",
      "transactionid" : 861210,
      "title" : "ARM9TDMI AC Characteristics ",
      "products" : [ "Arm9" ],
      "date" : 1648715145000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0091:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715145137598668,
      "sysisattachment" : "3484260",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484260,
      "size" : 239,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715095239,
      "syssize" : 239,
      "sysdate" : 1648715145000,
      "haslayout" : "1",
      "topparent" : "3484260",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484260,
      "content_description" : "This document is a reference manual for the ARM9TDMI-S.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715145000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
      "modified" : 1638964501000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715145137598668,
      "uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI AC Characteristics",
    "Uri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0091/a/arm9tdmi-ac-characteristics?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0091/a/en/arm9tdmi-ac-characteristics",
    "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ... It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ...",
    "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI. It contains the following sections: ARM9TDMI timing diagrams ARM9TDMI timing ..."
  }, {
    "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "firstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright © 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "IUiQ6ciIiRsAgqqn",
        "urihash" : "IUiQ6ciIiRsAgqqn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8a",
        "transactionid" : 861208,
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069476805665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 2504,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 189,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069476805665,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
      "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "firstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "XqðNKñ70VqPv33k3",
        "urihash" : "XqðNKñ70VqPv33k3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "interfaces ; CoreLink Network ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "concepts" : "interfaces ; CoreLink Network ; subsections",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "70505f8ef831cb9de8b16a047a46a63a7e1d16f257e43e18696d025ab45a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7ba1",
        "transactionid" : 861208,
        "title" : "Interfaces ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063948476318,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 182,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055120,
        "syssize" : 182,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/functional-description/interfaces?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063948476318,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/functional-description/interfaces",
      "Excerpt" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301",
      "FirstSentences" : "Interfaces This section describes the CoreLink Network Interconnect interfaces and contains the following subsections: Slave interfaces Master interfaces. Interfaces CoreLink NIC-301"
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "firstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "document_number" : "ddi0397",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497103",
          "sysurihash" : "IUiQ6ciIiRsAgqqn",
          "urihash" : "IUiQ6ciIiRsAgqqn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1332338632000,
          "topparentid" : 3497103,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; translationPhysical data ; issuing capabilityNarrow ; acceptance capability ; warranties implied ; copyright holder ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715069000,
          "permanentid" : "7e918bfe176ff157302db301fedd223be0c588c9a12c7c4ac635706f8866",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8a",
          "transactionid" : 861208,
          "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1648715069000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0397:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715069476805665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2504,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715055120,
          "syssize" : 2504,
          "sysdate" : 1648715069000,
          "haslayout" : "1",
          "topparent" : "3497103",
          "label_version" : "r2p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497103,
          "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
          "wordcount" : 189,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715069000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0397/i/?lang=en",
          "modified" : 1639050000000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715069476805665,
          "uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... CoreLink Network Interconnect NIC-301 Technical Reference Manual CoreLink NIC-301",
        "FirstSentences" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual Copyright 2006-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0397",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497103",
        "sysurihash" : "uUEsIG5BSele8Iu2",
        "urihash" : "uUEsIG5BSele8Iu2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1332338632000,
        "topparentid" : 3497103,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3497103,
        "parentitem" : "5e8e3046fd977155116a7b8a",
        "documenttype" : "html",
        "isattachment" : "3497103",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715063000,
        "permanentid" : "d0106e8cc9fd9d4e9f430883e3a8acf13349ee558085313957ff9f778839",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7b98",
        "transactionid" : 861208,
        "title" : "Introduction ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648715063000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0397:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715063919954850,
        "sysisattachment" : "3497103",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497103,
        "size" : 289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715055105,
        "syssize" : 289,
        "sysdate" : 1648715063000,
        "haslayout" : "1",
        "topparent" : "3497103",
        "label_version" : "r2p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497103,
        "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715063000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0397/i/introduction?lang=en",
        "modified" : 1639050000000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715063919954850,
        "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0397/i/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship ...",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the CoreLink Network Interconnect. It contains the following sections: About the CoreLink Network Interconnect Key features Relationship between ..."
    } ],
    "totalNumberOfChildResults" : 34,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "document_number" : "ddi0397",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497103",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "Yñ9zFN4G2CH7jsYC",
      "urihash" : "Yñ9zFN4G2CH7jsYC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "keywords" : "Interconnect, AXI interconnect, AHB interconnect",
      "systransactionid" : 861208,
      "copyright" : "Copyright ©€2006-2011 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1332338632000,
      "topparentid" : 3497103,
      "numberofpages" : 48,
      "sysconcepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
      "attachmentparentid" : 3497103,
      "parentitem" : "5e8e3046fd977155116a7b8a",
      "concepts" : "transactions ; functionality ; infrastructures ; configuration options ; CoreLink Network ; AXI ; master interfaces ; acceptance capability ; data beats ; configuration ; programmers model ; arbitration schemes ; ARM ; documentation ; implementation scripts ; AHB variant",
      "documenttype" : "pdf",
      "isattachment" : "3497103",
      "sysindexeddate" : 1648715073000,
      "permanentid" : "e5421b81d937a5ace98fed1c69937c7f2a68eb335a6484a6e8475988bf58",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3047fd977155116a7bda",
      "transactionid" : 861208,
      "title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "date" : 1648715073000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0397:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715073624037900,
      "sysisattachment" : "3497103",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497103,
      "size" : 474704,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715056642,
      "syssubject" : "ARM CoreLink Network Interconnect (NIC-301)\nTechnical Reference Manual PDF documentation, AXI Interconnect,\nAHB interconnect",
      "syssize" : 474704,
      "sysdate" : 1648715073000,
      "topparent" : "3497103",
      "author" : "ARM Limited",
      "label_version" : "r2p3",
      "systopparentid" : 3497103,
      "content_description" : "This is the Technical Reference Manual for the AMBA Network Interconnect (NIC-301).",
      "wordcount" : 1342,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715073000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715073624037900,
      "uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink Network Interconnect NIC-301 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3047fd977155116a7bda",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0397/i/en/pdf/DDI0397I_corelink_network_interconnect_nic301_trm.pdf",
    "Excerpt" : "C ... First release for r0p0. ... Decode register ... Read acceptance capability and write acceptance capability ... Write issuing capability ... Narrow to wide translation ... Physical data.",
    "FirstSentences" : "CoreLink Network Interconnect NIC-301 Revision: r2p3 Technical Reference Manual Copyright © 2006-2011 ARM. All rights reserved. ARM DDI 0397I (ID032112) ARM DDI 0397I ID032112 CoreLink Network ..."
  }, {
    "title" : "FIFO",
    "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "excerpt" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "firstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "4DGxFF3aN9dunQNJ",
        "urihash" : "4DGxFF3aN9dunQNJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715051000,
        "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abd5",
        "transactionid" : 861208,
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715051000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715051487162166,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4087,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 4087,
        "sysdate" : 1648715051000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 271,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715051000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715051487162166,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
      "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
    },
    "childResults" : [ {
      "title" : "Low power state behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "firstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Low power state behavior ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "j5QMAbDCDrGFzcWs",
        "urihash" : "j5QMAbDCDrGFzcWs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "low power ; event packet ; ETM ; resources ; trace ; using TRCEVENTCTL1R ; Register ; reason ; comparator ; instruction",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715070000,
        "permanentid" : "38f31953002ca93a499dc0c2af329f6cb29c6f310663ad5e1d39e0f75482",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac09",
        "transactionid" : 861208,
        "title" : "Low power state behavior ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715070358333510,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 847,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 847,
        "sysdate" : 1648715070000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715070358333510,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
        "syscollection" : "default"
      },
      "Title" : "Low power state behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/low-power-state-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/low-power-state-behavior",
      "Excerpt" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to ... This permits the last instruction executed to trigger a comparator, update the ...",
      "FirstSentences" : "Low power state behavior When the processor enters a low power state there is a delay before the resources to the ETM become inactive. This permits the last instruction executed to trigger a ..."
    }, {
      "title" : "Micro-architectural exceptions",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "firstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Micro-architectural exceptions ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "lauWP9sIPg5Aso0P",
        "urihash" : "lauWP9sIPg5Aso0P",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "exceptions ; ETM ; restricted region ; TYPE encodings ; Entered",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "fad4535cb243f1f36884a86639e3fac4494457f40ada674a9065ea7a8bde",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2ac0b",
        "transactionid" : 861208,
        "title" : "Micro-architectural exceptions ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069643958582,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 301,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069643958582,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
        "syscollection" : "default"
      },
      "Title" : "Micro-architectural exceptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/operation/micro-architectural-exceptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/operation/micro-architectural-exceptions",
      "Excerpt" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the ... 0b0000100000 ETM disabled before completion of exception operation.",
      "FirstSentences" : "Micro-architectural exceptions The ETM indicates exceptions for the following micro-architectural behaviors using the following TYPE encodings: 0b0000100001 Entered a restricted region."
    }, {
      "title" : "Global timestamping",
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "firstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "firstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "document_number" : "ddi0494",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3518400",
          "sysurihash" : "4DGxFF3aN9dunQNJ",
          "urihash" : "4DGxFF3aN9dunQNJ",
          "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "systransactionid" : 861208,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1440600647000,
          "topparentid" : 3518400,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523645000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; guidelines athttp ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715051000,
          "permanentid" : "55c364c4ba8cffb414fd34c498cfcc5888c5c129a0faa4c22e7cd37c5667",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906dfd8259fe2368e2abd5",
          "transactionid" : 861208,
          "title" : "ARM CoreSight ETM-M7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-M7" ],
          "date" : 1648715051000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0494:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715051487162166,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4087,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715046763,
          "syssize" : 4087,
          "sysdate" : 1648715051000,
          "haslayout" : "1",
          "topparent" : "3518400",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3518400,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
          "wordcount" : 271,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715051000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0494/d/?lang=en",
          "modified" : 1639137344000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715051487162166,
          "uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2014 First release for r0p0 Revision B 05 December 2014 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M7 Technical Reference Manual Copyright 2014, 2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Global timestamping ",
        "document_number" : "ddi0494",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3518400",
        "sysurihash" : "IrrSE81fQXCYFmtl",
        "urihash" : "IrrSE81fQXCYFmtl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "systransactionid" : 861208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1440600647000,
        "topparentid" : 3518400,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523645000,
        "sysconcepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
        "attachmentparentid" : 3518400,
        "parentitem" : "5e906dfd8259fe2368e2abd5",
        "concepts" : "timestamp ; trace ; Note Decompression ; clock frequency ; coarse-grained profiling ; presence ; slower ; ARM",
        "documenttype" : "html",
        "isattachment" : "3518400",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715069000,
        "permanentid" : "d36b407041c2d8e93236d7507d3865c3634d31e61d98e2c08bc4eb86dc83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906dfd8259fe2368e2abf9",
        "transactionid" : 861208,
        "title" : "Global timestamping ",
        "products" : [ "CoreSight ETM-M7" ],
        "date" : 1648715069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0494:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715069533354160,
        "sysisattachment" : "3518400",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3518400,
        "size" : 421,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715046763,
        "syssize" : 421,
        "sysdate" : 1648715069000,
        "haslayout" : "1",
        "topparent" : "3518400",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3518400,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
        "modified" : 1639137344000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715069533354160,
        "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
        "syscollection" : "default"
      },
      "Title" : "Global timestamping",
      "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/global-timestamping?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/global-timestamping",
      "Excerpt" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of ...",
      "FirstSentences" : "Global timestamping The ETM-M7 supports connection to a global timestamp source. This provides a 64-bit timestamp that a debugger can use for coarse-grained profiling, and correlation of trace ..."
    } ],
    "totalNumberOfChildResults" : 69,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "FIFO ",
      "document_number" : "ddi0494",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3518400",
      "sysurihash" : "g8S85nwñalBfVCYA",
      "urihash" : "g8S85nwñalBfVCYA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "systransactionid" : 861208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1440600647000,
      "topparentid" : 3518400,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586523645000,
      "sysconcepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10b8e527a03a85ed247" ],
      "attachmentparentid" : 3518400,
      "parentitem" : "5e906dfd8259fe2368e2abd5",
      "concepts" : "trace stream ; FIFOs ; buffers bursts ; present",
      "documenttype" : "html",
      "isattachment" : "3518400",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715070000,
      "permanentid" : "be2aaf81c8a4e3b6ea8d64360099b397416fda699dbdc4a4ab6c5ee2d295",
      "syslanguage" : [ "English" ],
      "itemid" : "5e906dfd8259fe2368e2abf5",
      "transactionid" : 861208,
      "title" : "FIFO ",
      "products" : [ "CoreSight ETM-M7" ],
      "date" : 1648715070000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0494:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715070482101034,
      "sysisattachment" : "3518400",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3518400,
      "size" : 185,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715046763,
      "syssize" : 185,
      "sysdate" : 1648715070000,
      "haslayout" : "1",
      "topparent" : "3518400",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3518400,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Embedded Trace Macrocell for the Cortex-M7 processor (ETM-M7).",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-M7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715070000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
      "modified" : 1639137344000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715070482101034,
      "uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
      "syscollection" : "default"
    },
    "Title" : "FIFO",
    "Uri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0494/d/functional-description/about-the-functions/fifo?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0494/d/en/functional-description/about-the-functions/fifo",
    "Excerpt" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present ... FIFO CoreSight ETM-M7",
    "FirstSentences" : "FIFO This block buffers bursts of trace packets. Separate FIFOs are provided, one for the instruction trace stream, and one for the data trace stream when present. FIFO CoreSight ETM-M7"
  }, {
    "title" : "ARM926EJ-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "excerpt" : "Includes r0p4. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... iv",
    "firstSentences" : "ARM926EJ-S Revision: r0p5 Technical Reference Manual Copyright © 2001-2008 ARM Limited. All rights reserved. ARM DDI 0198E ii ARM926EJ-S Technical Reference Manual Copyright © 2001-2008 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM926EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM926EJ-S Technical Reference Manual ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "AygvuNZñmM6GPKFF",
        "urihash" : "AygvuNZñmM6GPKFF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0e88295d1e18d3a8d2",
        "transactionid" : 861207,
        "title" : "ARM926EJ-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018381195124,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2092,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 2092,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018381195124,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "AHB clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "excerpt" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate ... CLK and HCLK must be synchronous.",
      "firstSentences" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate AHB clock enable for each of the two bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZñmM6GPKFF",
          "urihash" : "AygvuNZñmM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB clocking ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "LEd7Or7FBOmhZqBA",
        "urihash" : "LEd7Or7FBOmhZqBA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "bus masters ; AHB systems ; rising edge ; skew ; ARM926EJ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "bus masters ; AHB systems ; rising edge ; skew ; ARM926EJ",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "1691aacc7adf3489a4164b6264b3dabe6844ba5b55d3e45c1f8f60487f23",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a93b",
        "transactionid" : 861207,
        "title" : "AHB clocking ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018616141135,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 865,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 865,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018616141135,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
        "syscollection" : "default"
      },
      "Title" : "AHB clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers/ahb-clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers/ahb-clocking",
      "Excerpt" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate ... CLK and HCLK must be synchronous.",
      "FirstSentences" : "AHB clocking The ARM926EJ-S design uses a single clock, CLK. To run the ARM926EJ-S processor at a higher frequency than the AHB system bus, a separate AHB clock enable for each of the two bus ..."
    }, {
      "title" : "About the bus interface unit",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "excerpt" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling ...",
      "firstSentences" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling complete ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZñmM6GPKFF",
          "urihash" : "AygvuNZñmM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the bus interface unit ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "22RSVBaveUVdXnu3",
        "urihash" : "22RSVBaveUVdXnu3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "AHB ; masters ; BIU ; flexibility ; instruction ; separate ; bus ; signals ; AMBA Specification ; benefit of increased",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "AHB ; masters ; BIU ; flexibility ; instruction ; separate ; bus ; signals ; AMBA Specification ; benefit of increased",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "afe8ec281dc9a902fade85d65eb46b07a6576e2d9265844cf9887a7ff153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a934",
        "transactionid" : 861207,
        "title" : "About the bus interface unit ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018578178211,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 852,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 852,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018578178211,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
        "syscollection" : "default"
      },
      "Title" : "About the bus interface unit",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/about-the-bus-interface-unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/about-the-bus-interface-unit",
      "Excerpt" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling ...",
      "FirstSentences" : "About the bus interface unit The ARM926EJ-S Bus Interface Unit (BIU) arbitrates and schedules AHB requests. The BIU contains separate masters for both instruction and data access enabling complete ..."
    }, {
      "title" : "Supported AHB transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "excerpt" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level ...",
      "firstSentences" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level two AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM926EJ-S Technical Reference Manual ",
          "document_number" : "ddi0198",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507508",
          "sysurihash" : "AygvuNZñmM6GPKFF",
          "urihash" : "AygvuNZñmM6GPKFF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "systransactionid" : 861207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1219940185000,
          "topparentid" : 3507508,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380046000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715018000,
          "permanentid" : "98fb7745605b47a94edc0e59622ba9150aff670343d9d1c274077a8d7538",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3d0e88295d1e18d3a8d2",
          "transactionid" : 861207,
          "title" : "ARM926EJ-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715018000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0198:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715018381195124,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2092,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715015694,
          "syssize" : 2092,
          "sysdate" : 1648715018000,
          "haslayout" : "1",
          "topparent" : "3507508",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507508,
          "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715018000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0198/e/?lang=en",
          "modified" : 1638975634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715018381195124,
          "uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 16 June 2008 Changes for r0p5 release, and other enhancements. ARM926EJ-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Technical Reference Manual Copyright 2001-2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Supported AHB transfers ",
        "document_number" : "ddi0198",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507508",
        "sysurihash" : "21hVNFijCGwSBXUj",
        "urihash" : "21hVNFijCGwSBXUj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
        "systransactionid" : 861207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1219940185000,
        "topparentid" : 3507508,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380046000,
        "sysconcepts" : "AHB ; transfers ; system considerations ; halfword accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3507508,
        "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
        "concepts" : "AHB ; transfers ; system considerations ; halfword accesses",
        "documenttype" : "html",
        "isattachment" : "3507508",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715018000,
        "permanentid" : "a846827b79597267d40d536ad0adc63082916dc8c9ff1db85dd3a4308f26",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3d0f88295d1e18d3a935",
        "transactionid" : 861207,
        "title" : "Supported AHB transfers ",
        "products" : [ "Arm9" ],
        "date" : 1648715018000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0198:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715018510071836,
        "sysisattachment" : "3507508",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507508,
        "size" : 301,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715015694,
        "syssize" : 301,
        "sysdate" : 1648715018000,
        "haslayout" : "1",
        "topparent" : "3507508",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507508,
        "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715018000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
        "modified" : 1638975634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715018510071836,
        "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
        "syscollection" : "default"
      },
      "Title" : "Supported AHB transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0198/e/bus-interface-unit/supported-ahb-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/bus-interface-unit/supported-ahb-transfers",
      "Excerpt" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level ...",
      "FirstSentences" : "Supported AHB transfers The ARM926EJ-S processor supports a subset of AHB transfers. The permitted AHB transfers are described in: Memory map Transfer size Mapping of level one and level two AHB ..."
    } ],
    "totalNumberOfChildResults" : 127,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM926EJ-S Technical Reference Manual ",
      "document_number" : "ddi0198",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3507508",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "5ñihsFz9ñE7zeMKh",
      "urihash" : "5ñihsFz9ñE7zeMKh",
      "sysuri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
      "systransactionid" : 861207,
      "copyright" : "Copyright ©€2001-2008 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1219940185000,
      "topparentid" : 3507508,
      "numberofpages" : 236,
      "sysconcepts" : "instructions ; ARM926EJ ; memory ; controls ; registers ; ARM Limited ; signals ; interfaces ; accesses ; hardware ; cycles ; architecture ; caches ; MMU ; entries ; translation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3507508,
      "parentitem" : "5e8e3d0e88295d1e18d3a8d2",
      "concepts" : "instructions ; ARM926EJ ; memory ; controls ; registers ; ARM Limited ; signals ; interfaces ; accesses ; hardware ; cycles ; architecture ; caches ; MMU ; entries ; translation",
      "documenttype" : "pdf",
      "isattachment" : "3507508",
      "sysindexeddate" : 1648715020000,
      "permanentid" : "675447c06849334192a9ae332e5aabd87bb58142c7dfe0a365b761578020",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3d1088295d1e18d3a9b2",
      "transactionid" : 861207,
      "title" : "ARM926EJ-S Technical Reference Manual ",
      "date" : 1648715020000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0198:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715020499821540,
      "sysisattachment" : "3507508",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3507508,
      "size" : 1495050,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715017790,
      "syssize" : 1495050,
      "sysdate" : 1648715020000,
      "topparent" : "3507508",
      "author" : "ARM Limited",
      "label_version" : "r0p5",
      "systopparentid" : 3507508,
      "content_description" : "This is the Technical Reference Manual for the ARM926EJ-S processor.",
      "wordcount" : 2744,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715020000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715020499821540,
      "uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM926EJ-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3d1088295d1e18d3a9b2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0198/e/en/pdf/DDI0198E_arm926ejs_r0p5_trm.pdf",
    "Excerpt" : "Includes r0p4. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ... iv",
    "FirstSentences" : "ARM926EJ-S Revision: r0p5 Technical Reference Manual Copyright © 2001-2008 ARM Limited. All rights reserved. ARM DDI 0198E ii ARM926EJ-S Technical Reference Manual Copyright © 2001-2008 ARM Limited."
  }, {
    "title" : "Bus architecture",
    "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "excerpt" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main ... In addition to the AHB master interface, there is an AHB slave interface for ...",
    "firstSentences" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main system AHB bus, or alternatively to an AHB interface of a memory controller, such as ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
      "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "P6LtkIsKU4DCo8hW",
        "urihash" : "P6LtkIsKU4DCo8hW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084574000,
        "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2899fd977155116a6598",
        "transactionid" : 863760,
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084574452007839,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2143,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 2143,
        "sysdate" : 1649084574000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084574452007839,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
      "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "excerpt" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU ... See the AMBA Specification (Rev 2.0) for more information about AHB slave interfaces.",
      "firstSentences" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU accesses to the registers, and palette RAM. See the AMBA Specification (Rev 2.0) for more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB slave interface ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "pcz2V8d7zTðPxhMq",
        "urihash" : "pcz2V8d7zTðPxhMq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "slave interface ; accesses ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features ; registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "slave interface ; accesses ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features ; registers",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084654000,
        "permanentid" : "90464eae5e04649d34c01e64ce33052b77001ad8db94dcfe31aa2e5a40e8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b3",
        "transactionid" : 863761,
        "title" : "AHB slave interface ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084654000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084654937288689,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 509,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 509,
        "sysdate" : 1649084654000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084654000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084654937288689,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-slave-interface",
      "Excerpt" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU ... See the AMBA Specification (Rev 2.0) for more information about AHB slave interfaces.",
      "FirstSentences" : "AHB slave interface The AHB slave interface connects the controller to the AHB bus and provides CPU accesses to the registers, and palette RAM. See the AMBA Specification (Rev 2.0) for more ..."
    }, {
      "title" : "AHB interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "excerpt" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "firstSentences" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB interfaces ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "mSjhKNñuc9E2RtF4",
        "urihash" : "mSjhKNñuc9E2RtF4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "bus architecture ; AHB interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "bus architecture ; AHB interfaces",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084647000,
        "permanentid" : "c3f58a99f7c035a076e2d3e3c5017199f2a66a07c985761d2b226142eb11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b2",
        "transactionid" : 863761,
        "title" : "AHB interfaces ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084647000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084647366958636,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 184,
        "sysdate" : 1649084647000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084647000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084647366958636,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
        "syscollection" : "default"
      },
      "Title" : "AHB interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces",
      "Excerpt" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers",
      "FirstSentences" : "AHB interfaces The following sections describe the AHB interfaces and bus architecture: AHB slave interface AHB master interface Bus architecture. AHB interfaces Peripheral Controllers"
    }, {
      "title" : "AHB master interface",
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "excerpt" : "Checks for 1KB boundaries during fixed-length bursts, appropriately adjusting the ... This introduces some BUSY cycles while it resynchronizes. AHB master interface Peripheral Controllers",
      "firstSentences" : "AHB master interface The AHB master interface transfers display data from a selected slave (memory) to the internal DMA FIFOs. This bus has a 64-bit data path, and is read-only. You can connect it ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "document_number" : "ddi0293",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3493469",
          "sysurihash" : "P6LtkIsKU4DCo8hW",
          "urihash" : "P6LtkIsKU4DCo8hW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756537000,
          "topparentid" : 3493469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374809000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "228898d9b59f97aac4f86a61ef1f0a64633d545ccdd0c37bdb078b6e4015",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2899fd977155116a6598",
          "transactionid" : 863760,
          "title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual ",
          "products" : [ "Peripheral Controllers" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0293:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574452007839,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2143,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084390466,
          "syssize" : 2143,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3493469",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3493469,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0293/c/?lang=en",
          "modified" : 1638978525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574452007839,
          "uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell Color LCD Controller (PL111) Technical Reference Manual Peripheral ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL111) Technical Reference Manual Copyright 2003, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB master interface ",
        "document_number" : "ddi0293",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3493469",
        "sysurihash" : "0gnLpfrbxYNahñsE",
        "urihash" : "0gnLpfrbxYNahñsE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756537000,
        "topparentid" : 3493469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374809000,
        "sysconcepts" : "DMA FIFOs ; subsequent HGRANTM ; HBUSREQM request ; dual-panel mode ; master interface ; alternating fashion ; display data ; memory ; failed access ; programmed watermark ; state machine ; selected slave ; resynchronizes ; synchronization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3493469,
        "parentitem" : "5e8e2899fd977155116a6598",
        "concepts" : "DMA FIFOs ; subsequent HGRANTM ; HBUSREQM request ; dual-panel mode ; master interface ; alternating fashion ; display data ; memory ; failed access ; programmed watermark ; state machine ; selected slave ; resynchronizes ; synchronization",
        "documenttype" : "html",
        "isattachment" : "3493469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084643000,
        "permanentid" : "50d369e9e672561fb0245715de3b3f3b5b3d68ab73c58b3ae0fb203a23b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e289afd977155116a65b4",
        "transactionid" : 863761,
        "title" : "AHB master interface ",
        "products" : [ "Peripheral Controllers" ],
        "date" : 1649084643000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0293:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084643050008747,
        "sysisattachment" : "3493469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3493469,
        "size" : 1708,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084390466,
        "syssize" : 1708,
        "sysdate" : 1649084643000,
        "haslayout" : "1",
        "topparent" : "3493469",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3493469,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084643000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
        "modified" : 1638978525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084643050008747,
        "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB master interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/ahb-master-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/ahb-master-interface",
      "Excerpt" : "Checks for 1KB boundaries during fixed-length bursts, appropriately adjusting the ... This introduces some BUSY cycles while it resynchronizes. AHB master interface Peripheral Controllers",
      "FirstSentences" : "AHB master interface The AHB master interface transfers display data from a selected slave (memory) to the internal DMA FIFOs. This bus has a 64-bit data path, and is read-only. You can connect it ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Bus architecture ",
      "document_number" : "ddi0293",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3493469",
      "sysurihash" : "HTA1ru74rY0VSKñ0",
      "urihash" : "HTA1ru74rY0VSKñ0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756537000,
      "topparentid" : 3493469,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374809000,
      "sysconcepts" : "slave interfaces ; AHB bus ; controller ; architecture ; performance degradation ; single multi-master ; arrangements ; show",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3493469,
      "parentitem" : "5e8e2899fd977155116a6598",
      "concepts" : "slave interfaces ; AHB bus ; controller ; architecture ; performance degradation ; single multi-master ; arrangements ; show",
      "documenttype" : "html",
      "isattachment" : "3493469",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084656000,
      "permanentid" : "206f14d021af3024a12c6099d2b90ed4623b1d5fc058b78ac8c9392ce2d5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e289afd977155116a65b6",
      "transactionid" : 863761,
      "title" : "Bus architecture ",
      "products" : [ "Peripheral Controllers" ],
      "date" : 1649084656000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0293:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084656170707542,
      "sysisattachment" : "3493469",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3493469,
      "size" : 1315,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084390466,
      "syssize" : 1315,
      "sysdate" : 1649084656000,
      "haslayout" : "1",
      "topparent" : "3493469",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3493469,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell (PL111) Color LCD Controller (CLCDC).",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084656000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
      "modified" : 1638978525000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084656170707542,
      "uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
      "syscollection" : "default"
    },
    "Title" : "Bus architecture",
    "Uri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0293/c/functional-overview/ahb-interfaces/bus-architecture?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0293/c/en/functional-overview/ahb-interfaces/bus-architecture",
    "Excerpt" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main ... In addition to the AHB master interface, there is an AHB slave interface for ...",
    "FirstSentences" : "Bus architecture The controller incorporates a master interface and you can connect it directly onto the main system AHB bus, or alternatively to an AHB interface of a memory controller, such as ..."
  }, {
    "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "excerpt" : "Change history ... First Beta release for r1p0 ... WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS ... FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT.",
    "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0026",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5023974",
        "sysurihash" : "Hk0CBPXKvg4aRr27",
        "urihash" : "Hk0CBPXKvg4aRr27",
        "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594028632000,
        "topparentid" : 5023974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594028813000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084650000,
        "permanentid" : "83ecb42b83580e2a6b82343a73fec7f631a27c785e88ca29157ae5ff84de",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02f30ddbdee951c1cd61ef",
        "transactionid" : 863761,
        "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649084650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0026:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084650362469953,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084366666,
        "syssize" : 396,
        "sysdate" : 1649084650000,
        "haslayout" : "1",
        "topparent" : "5023974",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023974,
        "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0026/f/?lang=en",
        "modified" : 1640096391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084650362469953,
        "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "Excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "printableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "clickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "firstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "document_number" : "dsu0026",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5023974",
        "sysurihash" : "Hk0CBPXKvg4aRr27",
        "urihash" : "Hk0CBPXKvg4aRr27",
        "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594028632000,
        "topparentid" : 5023974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594028813000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084650000,
        "permanentid" : "83ecb42b83580e2a6b82343a73fec7f631a27c785e88ca29157ae5ff84de",
        "syslanguage" : [ "English" ],
        "itemid" : "5f02f30ddbdee951c1cd61ef",
        "transactionid" : 863761,
        "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649084650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsu0026:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084650362469953,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 396,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084366666,
        "syssize" : 396,
        "sysdate" : 1649084650000,
        "haslayout" : "1",
        "topparent" : "5023974",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5023974,
        "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsu0026/f/?lang=en",
        "modified" : 1640096391000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084650362469953,
        "uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/dsu0026/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en",
      "Excerpt" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This ... Click Download to view.",
      "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual This document is only available in a PDF ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "document_number" : "dsu0026",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5023974",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "ñqñ4CEUGAl6Jxwrr",
      "urihash" : "ñqñ4CEUGAl6Jxwrr",
      "sysuri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
      "keywords" : " AXI Interconnect, AMBA, CoreLink 400, Interconnect, ",
      "systransactionid" : 863761,
      "copyright" : "Copyright ©€2012-2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594028632000,
      "topparentid" : 5023974,
      "numberofpages" : 46,
      "sysconcepts" : "requests ; QoS ; outstanding transactions ; regulations ; AR channels ; burstiness allowance ; assignments ; base product ; latency regulation ; address request ; documentation ; animation ; memory controller ; send random ; written agreement ; third party",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 5023974,
      "parentitem" : "5f02f30ddbdee951c1cd61ef",
      "concepts" : "requests ; QoS ; outstanding transactions ; regulations ; AR channels ; burstiness allowance ; assignments ; base product ; latency regulation ; address request ; documentation ; animation ; memory controller ; send random ; written agreement ; third party",
      "documenttype" : "pdf",
      "isattachment" : "5023974",
      "sysindexeddate" : 1649084651000,
      "permanentid" : "4e6b2d4bfb924e5863e0dc90e8656a80f50b404ed1b36aafbc7065ce478c",
      "syslanguage" : [ "English" ],
      "itemid" : "5f02f30ddbdee951c1cd61f1",
      "transactionid" : 863761,
      "title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual ",
      "subject" : "ARM CoreLink Network Interconnect  Advanced Quality of Service(QoS-400), Supplement to ARM CoreLink NIC-400 Technical Reference Manual  (TRM).  Available as PDF.",
      "date" : 1649084651000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dsu0026:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084651733088174,
      "sysisattachment" : "5023974",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5023974,
      "size" : 640609,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084367681,
      "syssubject" : "ARM CoreLink Network Interconnect  Advanced Quality of Service(QoS-400), Supplement to ARM CoreLink NIC-400 Technical Reference Manual  (TRM).  Available as PDF.",
      "syssize" : 640609,
      "sysdate" : 1649084651000,
      "topparent" : "5023974",
      "author" : "ARM Limited",
      "label_version" : "r1p0",
      "systopparentid" : 5023974,
      "content_description" : "This document is the ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to the ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual.",
      "wordcount" : 1093,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084651000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084651733088174,
      "uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f02f30ddbdee951c1cd61f1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsu0026/f/en/pdf/DSU0026F_corelink_qos400_network_interconnect_r1p0_trm.pdf",
    "Excerpt" : "Change history ... First Beta release for r1p0 ... WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS ... FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT.",
    "FirstSentences" : "ARM CoreLink QoS-400 Network Interconnect Advanced Quality of Service Revision: r1p0 ... Supplement to ARM CoreLink NIC-400 Network Interconnect Technical Reference Manual Copyright © 2012-2016 ARM ..."
  }, {
    "title" : "System interface",
    "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "excerpt" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests.",
    "firstSentences" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
      "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "GbSinK130TybH3uH",
        "urihash" : "GbSinK130TybH3uH",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084629000,
        "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de6b471823cb9de5981",
        "transactionid" : 863761,
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084629000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084629553449680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4390,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 4390,
        "sysdate" : 1649084629000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 287,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084629000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084629553449680,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
      "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
    },
    "childResults" : [ {
      "title" : "Abort interface",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "excerpt" : "Abort interface When a fault is detected on the DFI interface, it causes repeated ... The Abort interface is a 4-phase request and acknowledge handshake. ... Abort interface CoreLink DMC-620",
      "firstSentences" : "Abort interface When a fault is detected on the DFI interface, it causes repeated retries of commands on the memory interface. The Abort interface is a 4-phase request and acknowledge handshake.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Abort interface ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "JFHsZsGJGJAWG4WW",
        "urihash" : "JFHsZsGJGJAWG4WW",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "interface ; diagram ; failure ; handshake ; request ; PHY ; memory ; payload signal ; progress ; sequence ; livelock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "concepts" : "interface ; diagram ; failure ; handshake ; request ; PHY ; memory ; payload signal ; progress ; sequence ; livelock",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084632000,
        "permanentid" : "f23985014fbb4161f947b45fa4c5df58aa7823bc2ca60f7d1321acd159fb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59b2",
        "transactionid" : 863761,
        "title" : "Abort interface ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084632467509235,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 1017,
        "sysdate" : 1649084632000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/functional-description/interfaces/abort-interface?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084632467509235,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
        "syscollection" : "default"
      },
      "Title" : "Abort interface",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/abort-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/abort-interface",
      "Excerpt" : "Abort interface When a fault is detected on the DFI interface, it causes repeated ... The Abort interface is a 4-phase request and acknowledge handshake. ... Abort interface CoreLink DMC-620",
      "FirstSentences" : "Abort interface When a fault is detected on the DFI interface, it causes repeated retries of commands on the memory interface. The Abort interface is a 4-phase request and acknowledge handshake."
    }, {
      "title" : "Low-power clock control interface",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "excerpt" : "The DMC denies requests to power down using the Q-Channel when geardown_mode is enabled. ... qreqn_apb. qacceptn_apb. qdeny_apb. ... Low-power clock control interface CoreLink DMC-620",
      "firstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-620. The DMC-620 provides a Low-power control interface using the Q-Channel protocol. The Low-power ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Low-power clock control interface ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "dj4K4dS2BOVjDrcN",
        "urihash" : "dj4K4dS2BOVjDrcN",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "sysconcepts" : "low-power state ; interfaces ; apb ; clock ; request ; qdeny ; asserting qacceptn ; signals ; separate ; geardown",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "concepts" : "low-power state ; interfaces ; apb ; clock ; request ; qdeny ; asserting qacceptn ; signals ; separate ; geardown",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084632000,
        "permanentid" : "9410b9773a614126703894e00e894ad9e72ab8c369a39f79747729c6c9de",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59b1",
        "transactionid" : 863761,
        "title" : "Low-power clock control interface ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084632081811292,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 1671,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 1671,
        "sysdate" : 1649084632000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 114,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084632081811292,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
        "syscollection" : "default"
      },
      "Title" : "Low-power clock control interface",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/low-power-clock-control-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/low-power-clock-control-interface",
      "Excerpt" : "The DMC denies requests to power down using the Q-Channel when geardown_mode is enabled. ... qreqn_apb. qacceptn_apb. qdeny_apb. ... Low-power clock control interface CoreLink DMC-620",
      "FirstSentences" : "Low-power clock control interface This section describes the clock requirements for the DMC-620. The DMC-620 provides a Low-power control interface using the Q-Channel protocol. The Low-power ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/introduction",
      "excerpt" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "firstSentences" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "firstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "100568",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3452399",
          "sysurihash" : "GbSinK130TybH3uH",
          "urihash" : "GbSinK130TybH3uH",
          "sysuri" : "https://developer.arm.com/documentation/100568/0100/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504276535000,
          "topparentid" : 3452399,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327590000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084629000,
          "permanentid" : "7b3fff7feb6fd7b344d41e8ea62c7201ee1ecf002b1ce32ed055a625d2b1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2de6b471823cb9de5981",
          "transactionid" : 863761,
          "title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-620" ],
          "date" : 1649084629000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100568:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084629553449680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4390,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084337610,
          "syssize" : 4390,
          "sysdate" : 1649084629000,
          "haslayout" : "1",
          "topparent" : "3452399",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3452399,
          "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
          "wordcount" : 287,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084629000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100568/0100/?lang=en",
          "modified" : 1636371873000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084629553449680,
          "uri" : "https://developer.arm.com/documentation/100568/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100568/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100568/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web address http:\\/\\/www.arm.com Arm CoreLink DMC-620 Dynamic Memory Controller ...",
        "FirstSentences" : "Arm CoreLink DMC-620 Dynamic Memory Controller Technical Reference Manual Copyright 2016, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "100568",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3452399",
        "sysurihash" : "ñ3fpCUReklbH2pHm",
        "urihash" : "ñ3fpCUReklbH2pHm",
        "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1504276535000,
        "topparentid" : 3452399,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327590000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
        "attachmentparentid" : 3452399,
        "parentitem" : "5e7e2de6b471823cb9de5981",
        "documenttype" : "html",
        "isattachment" : "3452399",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084629000,
        "permanentid" : "f1d563407a4e3a4f2f91017d46d507fec34d0bdedb6b6fbd8247f32828ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2de7b471823cb9de59a1",
        "transactionid" : 863761,
        "title" : "Introduction ",
        "products" : [ "CoreLink DMC-620" ],
        "date" : 1649084629000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100568:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084629960561883,
        "sysisattachment" : "3452399",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3452399,
        "size" : 262,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084337610,
        "syssize" : 262,
        "sysdate" : 1649084629000,
        "haslayout" : "1",
        "topparent" : "3452399",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3452399,
        "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084629000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100568/0100/introduction?lang=en",
        "modified" : 1636371873000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084629960561883,
        "uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/100568/0100/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/introduction",
      "Excerpt" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ...",
      "FirstSentences" : "Introduction This chapter describes the DMC-620. It contains the following sections: About the product DMC-620 compliance Features Interfaces Configurable options Test features Product ..."
    } ],
    "totalNumberOfChildResults" : 484,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "System interface ",
      "document_number" : "100568",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3452399",
      "sysurihash" : "kk5IB1CR0JovBJ2F",
      "urihash" : "kk5IB1CR0JovBJ2F",
      "sysuri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
      "systransactionid" : 863761,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1504276535000,
      "topparentid" : 3452399,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585327590000,
      "sysconcepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a|5eec6f23e24a5e02d07b262f" ],
      "attachmentparentid" : 3452399,
      "parentitem" : "5e7e2de6b471823cb9de5981",
      "concepts" : "System interface ; CHI ; transaction level ; slave node ; protocol conversion ; translation ; semantics ; requests",
      "documenttype" : "html",
      "isattachment" : "3452399",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084632000,
      "permanentid" : "6366799c89325fc85deafe51d344df5206720d29a562aac7bce7aafaae0c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2de7b471823cb9de59ae",
      "transactionid" : 863761,
      "title" : "System interface ",
      "products" : [ "CoreLink DMC-620" ],
      "date" : 1649084632000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100568:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084632544422279,
      "sysisattachment" : "3452399",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3452399,
      "size" : 402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084337610,
      "syssize" : 402,
      "sysdate" : 1649084632000,
      "haslayout" : "1",
      "topparent" : "3452399",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3452399,
      "content_description" : "This book is for the Arm CoreLink DMC-620 Dynamic Memory Controller.",
      "wordcount" : 39,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620", "System IP|Memory Controllers|CoreLink DMC-620" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers", "IP Products|System IP|Memory Controllers|CoreLink DMC-620" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084632000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100568/0100/functional-description/interfaces/system-interface?lang=en",
      "modified" : 1636371873000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084632544422279,
      "uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
      "syscollection" : "default"
    },
    "Title" : "System interface",
    "Uri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "ClickUri" : "https://developer.arm.com/documentation/100568/0100/functional-description/interfaces/system-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100568/0100/en/functional-description/interfaces/system-interface",
    "Excerpt" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests.",
    "FirstSentences" : "System interface This section describes the function of the System interface. The System interface provides protocol conversion between CHI and internal read\\/write requests. Because CHI is packet ..."
  }, {
    "title" : "Debug",
    "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "clickUri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug",
    "excerpt" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module.",
    "firstSentences" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module. Security and DT enable.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "tzE6BZbn7mAEMMIe",
        "urihash" : "tzE6BZbn7mAEMMIe",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084610000,
        "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d516d2907d594018b4",
        "transactionid" : 863760,
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609985780419,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4281,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 4281,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609985780419,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100020",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3422807",
          "sysurihash" : "tzE6BZbn7mAEMMIe",
          "urihash" : "tzE6BZbn7mAEMMIe",
          "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504103349000,
          "topparentid" : 3422807,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145813000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084610000,
          "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b67d516d2907d594018b4",
          "transactionid" : 863760,
          "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-508" ],
          "date" : 1649084609000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100020:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084609985780419,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4281,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084285373,
          "syssize" : 4281,
          "sysdate" : 1649084609000,
          "haslayout" : "1",
          "topparent" : "3422807",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3422807,
          "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084610000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100020/0001/?lang=en",
          "modified" : 1635957051000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084609985780419,
          "uri" : "https://developer.arm.com/documentation/100020/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "atCDajLCZzJuynbj",
        "urihash" : "atCDajLCZzJuynbj",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "attachmentparentid" : 3422807,
        "parentitem" : "5e7b67d516d2907d594018b4",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3422807",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084611000,
        "permanentid" : "4cf29e095140569c3779032be720976f959cd2b7bd42e7497ebac3c3851c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d616d2907d594019e9",
        "transactionid" : 863760,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084611000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084611408346797,
        "sysisattachment" : "3422807",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3422807,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 250,
        "sysdate" : 1649084611000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084611000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/debug/about-debug?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084611408346797,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-508 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "tzE6BZbn7mAEMMIe",
        "urihash" : "tzE6BZbn7mAEMMIe",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084610000,
        "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d516d2907d594018b4",
        "transactionid" : 863760,
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609985780419,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4281,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285373,
        "syssize" : 4281,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084610000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609985780419,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "Link layer",
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "printableUri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "clickUri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "excerpt" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link ... This functionality consists of the following mechanisms: A receiving device that ...",
      "firstSentences" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link layer. This functionality consists of the following mechanisms: A receiving device that ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100020",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3422807",
          "sysurihash" : "tzE6BZbn7mAEMMIe",
          "urihash" : "tzE6BZbn7mAEMMIe",
          "sysuri" : "https://developer.arm.com/documentation/100020/0001/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504103349000,
          "topparentid" : 3422807,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585145813000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084610000,
          "permanentid" : "fbf6ae7778ce25bb1530f70456536d2ab3e2248d9af9392188fd3f5ddce1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b67d516d2907d594018b4",
          "transactionid" : 863760,
          "title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-508" ],
          "date" : 1649084609000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100020:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084609985780419,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4281,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084285373,
          "syssize" : 4281,
          "sysdate" : 1649084609000,
          "haslayout" : "1",
          "topparent" : "3422807",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3422807,
          "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084610000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100020/0001/?lang=en",
          "modified" : 1635957051000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084609985780419,
          "uri" : "https://developer.arm.com/documentation/100020/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100020/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100020/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-508 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-508 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Link layer ",
        "document_number" : "100020",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3422807",
        "sysurihash" : "JOE6tP2llpEIPWeK",
        "urihash" : "JOE6tP2llpEIPWeK",
        "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504103349000,
        "topparentid" : 3422807,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585145813000,
        "sysconcepts" : "link layer ; transmitting device ; functionality ; mechanisms ; credits ; Architecture Specification ; clock stop ; reset",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
        "attachmentparentid" : 3422807,
        "parentitem" : "5e7b67d516d2907d594018b4",
        "concepts" : "link layer ; transmitting device ; functionality ; mechanisms ; credits ; Architecture Specification ; clock stop ; reset",
        "documenttype" : "html",
        "isattachment" : "3422807",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084609000,
        "permanentid" : "28928caad0a153e92b39a409253ba48a36835e9e91f76f6be51dc58f96d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b67d616d2907d59401987",
        "transactionid" : 863760,
        "title" : "Link layer ",
        "products" : [ "CoreLink CCN-508" ],
        "date" : 1649084609000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100020:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084609889469114,
        "sysisattachment" : "3422807",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3422807,
        "size" : 762,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084285327,
        "syssize" : 762,
        "sysdate" : 1649084609000,
        "haslayout" : "1",
        "topparent" : "3422807",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3422807,
        "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084609000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100020/0001/functional-description/link-layer?lang=en",
        "modified" : 1635957051000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084609889469114,
        "uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
        "syscollection" : "default"
      },
      "Title" : "Link layer",
      "Uri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "ClickUri" : "https://developer.arm.com/documentation/100020/0001/functional-description/link-layer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/functional-description/link-layer",
      "Excerpt" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link ... This functionality consists of the following mechanisms: A receiving device that ...",
      "FirstSentences" : "Link layer The CCN-508 provides link initialization, operation, and deactivation functionality for the link layer. This functionality consists of the following mechanisms: A receiving device that ..."
    } ],
    "totalNumberOfChildResults" : 126,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Debug ",
      "document_number" : "100020",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3422807",
      "sysurihash" : "MVX4c6hgDOPuGUnA",
      "urihash" : "MVX4c6hgDOPuGUnA",
      "sysuri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
      "systransactionid" : 863760,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1504103349000,
      "topparentid" : 3422807,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585145813000,
      "sysconcepts" : "Watchpoint Module ; features",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2618" ],
      "attachmentparentid" : 3422807,
      "parentitem" : "5e7b67d516d2907d594018b4",
      "concepts" : "Watchpoint Module ; features",
      "documenttype" : "html",
      "isattachment" : "3422807",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084611000,
      "permanentid" : "eca1aaa0c65caf3ea7bde7db7931c63ca9a2fade73e7b1ad417667a935eb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b67d616d2907d594019e8",
      "transactionid" : 863760,
      "title" : "Debug ",
      "products" : [ "CoreLink CCN-508" ],
      "date" : 1649084611000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100020:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084611686672134,
      "sysisattachment" : "3422807",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3422807,
      "size" : 247,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084285373,
      "syssize" : 247,
      "sysdate" : 1649084611000,
      "haslayout" : "1",
      "topparent" : "3422807",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3422807,
      "content_description" : "This book is for the ARM CoreLink CCN-508 Cache Coherent Network. The CCN-508 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 26,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-508" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084611000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100020/0001/debug?lang=en",
      "modified" : 1635957051000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084611686672134,
      "uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
      "syscollection" : "default"
    },
    "Title" : "Debug",
    "Uri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "PrintableUri" : "https://developer.arm.com/documentation/100020/0001/en/debug",
    "ClickUri" : "https://developer.arm.com/documentation/100020/0001/debug?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100020/0001/en/debug",
    "Excerpt" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module.",
    "FirstSentences" : "Debug This chapter describes the debug features. It contains the following sections: About debug. Debug Watchpoint Module. Debug and Trace Bus. Debug Event Module. Security and DT enable."
  }, {
    "title" : "ARM9E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "excerpt" : "http://www.arm.com ... Copyright © 1999, 2000 ARM Limited. ... iii ... iv ... All rights reserved. ARM DDI 0165B Contents ... ARM9E-S Technical Reference Manual ... Chapter 1 ... 1-10",
    "firstSentences" : "ARM9E-S (Rev 1) Technical Reference Manual Copyright © 1999, 2000 ARM Limited. All rights reserved. All rights reserved. ARM DDI 0165B ii ARM9E-S Technical Reference Manual Copyright © 1999, 2000 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM9E-S Technical Reference Manual ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "0zTQ1JyymñCnðgQc",
        "urihash" : "0zTQ1JyymñCnðgQc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714946000,
        "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f16fd977155116a76da",
        "transactionid" : 861206,
        "title" : "ARM9E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648714946000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714946877464014,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2166,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 2166,
        "sysdate" : 1648714946000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714946000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714946877464014,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "About the coprocessor interface",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "excerpt" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported.",
      "firstSentences" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported. Coprocessors determine the instructions they need to execute using ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymñCnðgQc",
          "urihash" : "0zTQ1JyymñCnðgQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the coprocessor interface ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "4IWZb04DgJZLxiiV",
        "urihash" : "4IWZb04DgJZLxiiV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "coprocessor pipeline ; instructions ; Arm9 ; ARM ; cycle ; timing priorities ; implications ; run",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "coprocessor pipeline ; instructions ; Arm9 ; ARM ; cycle ; timing priorities ; implications ; run",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "7f5fe9d10e46f8b3d0c6ef2010de72b91dd2aa90c0769be7f18f0a8e55e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a7752",
        "transactionid" : 861206,
        "title" : "About the coprocessor interface ",
        "products" : [ "Arm9" ],
        "date" : 1648714947000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714947133400168,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 841,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 841,
        "sysdate" : 1648714947000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714947133400168,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "About the coprocessor interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface",
      "Excerpt" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported.",
      "FirstSentences" : "About the coprocessor interface The ARM9E-S supports the connection of coprocessors. All types of ARM coprocessors are supported. Coprocessors determine the instructions they need to execute using ..."
    }, {
      "title" : "Coprocessor pipeline one cycle behind the ARM9E-S",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "excerpt" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "firstSentences" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymñCnðgQc",
          "urihash" : "0zTQ1JyymñCnðgQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Coprocessor pipeline one cycle behind the ARM9E-S ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "rYbmzPSRTP3aw9Qñ",
        "urihash" : "rYbmzPSRTP3aw9Qñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "coprocessor pipeline ; cycle ; signals ; means ; instruction ; Arm9 ; timing diagrams ; interface block ; sake of clarity ; Interlocked ; disadvantage",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "coprocessor pipeline ; cycle ; signals ; means ; instruction ; Arm9 ; timing diagrams ; interface block ; sake of clarity ; Interlocked ; disadvantage",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "5fe6169fe5b22c5b46ef9dfd1bbb1da0cddec26002ac13066fb562c9bc83",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a7754",
        "transactionid" : 861206,
        "title" : "Coprocessor pipeline one cycle behind the ARM9E-S ",
        "products" : [ "Arm9" ],
        "date" : 1648714947000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714947035075170,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 1298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 1298,
        "sysdate" : 1648714947000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714947035075170,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor pipeline one cycle behind the ARM9E-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/arm9e-s-coprocessor-interface/about-the-coprocessor-interface/coprocessor-pipeline-one-cycle-behind-the-arm9e-s",
      "Excerpt" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that ...",
      "FirstSentences" : "Coprocessor pipeline one cycle behind the ARM9E-S This method is recommended for external coprocessors. A coprocessor interface block pipelines the instruction and control signals so that the ..."
    }, {
      "title" : "AC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "excerpt" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions ... AC Parameters Arm9",
      "firstSentences" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM9E-S Technical Reference Manual ",
          "document_number" : "ddi0165",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497375",
          "sysurihash" : "0zTQ1JyymñCnðgQc",
          "urihash" : "0zTQ1JyymñCnðgQc",
          "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "systransactionid" : 861206,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172599364000,
          "topparentid" : 3497375,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376470000,
          "sysconcepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "ARM ; ARM7TDMI ; IEEE ; described manner ; Boundary-Scan Architecture ; Test Access Port ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648714946000,
          "permanentid" : "ebd154b3a2888bc8b236f19dd0a0541318811ec2dac3252dd64934ed4240",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f16fd977155116a76da",
          "transactionid" : 861206,
          "title" : "ARM9E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648714946000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0165:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648714946877464014,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2166,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648714943438,
          "syssize" : 2166,
          "sysdate" : 1648714946000,
          "haslayout" : "1",
          "topparent" : "3497375",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497375,
          "content_description" : "This document is the technical reference manual for the ARM9E-S.",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648714946000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0165/b/?lang=en",
          "modified" : 1638974685000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648714946877464014,
          "uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 12th September 2000 Second release. ARM9E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM9E-S Technical Reference Manual (Rev 1) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC Parameters ",
        "document_number" : "ddi0165",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497375",
        "sysurihash" : "n3gHFQQcTq1lFHU7",
        "urihash" : "n3gHFQQcTq1lFHU7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
        "systransactionid" : 861206,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1172599364000,
        "topparentid" : 3497375,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376470000,
        "sysconcepts" : "AC timing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497375,
        "parentitem" : "5e8e2f16fd977155116a76da",
        "concepts" : "AC timing",
        "documenttype" : "html",
        "isattachment" : "3497375",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648714947000,
        "permanentid" : "0b1b24f3130f4321ad394484edc929f0a7e20fdbb8736ac20b2e8c68e7a2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f17fd977155116a77a8",
        "transactionid" : 861206,
        "title" : "AC Parameters ",
        "products" : [ "Arm9" ],
        "date" : 1648714946000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0165:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648714946998106810,
        "sysisattachment" : "3497375",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497375,
        "size" : 189,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648714943438,
        "syssize" : 189,
        "sysdate" : 1648714946000,
        "haslayout" : "1",
        "topparent" : "3497375",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497375,
        "content_description" : "This document is the technical reference manual for the ARM9E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648714947000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0165/b/ac-parameters?lang=en",
        "modified" : 1638974685000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648714946998106810,
        "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
        "syscollection" : "default"
      },
      "Title" : "AC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0165/b/ac-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/ac-parameters",
      "Excerpt" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions ... AC Parameters Arm9",
      "FirstSentences" : "Appendix B. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9"
    } ],
    "totalNumberOfChildResults" : 251,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM9E-S Technical Reference Manual ",
      "document_number" : "ddi0165",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497375",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "TAWñMyTozc6JOFha",
      "urihash" : "TAWñMyTozc6JOFha",
      "sysuri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
      "systransactionid" : 861206,
      "copyright" : "Copyright © 1999, 2000 ARM Limited. All rights reserved.. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1172599364000,
      "topparentid" : 3497375,
      "numberofpages" : 290,
      "sysconcepts" : "instructions ; ARM9E ; coprocessors ; exceptions ; memory ; rising edge ; monitor mode ; registers ; execution ; cycles ; signals ; arm ; core ; ARM state ; memory accesses ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3497375,
      "parentitem" : "5e8e2f16fd977155116a76da",
      "concepts" : "instructions ; ARM9E ; coprocessors ; exceptions ; memory ; rising edge ; monitor mode ; registers ; execution ; cycles ; signals ; arm ; core ; ARM state ; memory accesses ; transfers",
      "documenttype" : "pdf",
      "isattachment" : "3497375",
      "sysindexeddate" : 1648714950000,
      "permanentid" : "4cf26f2f51a0d12e7bd7f62c863102fc44df3085984a600ffa7c9d2440ad",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f18fd977155116a77fb",
      "transactionid" : 861206,
      "title" : "ARM9E-S Technical Reference Manual ",
      "date" : 1648714949000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0165:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648714949794810170,
      "sysisattachment" : "3497375",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497375,
      "size" : 1607937,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648714946798,
      "syssize" : 1607937,
      "sysdate" : 1648714949000,
      "topparent" : "3497375",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3497375,
      "content_description" : "This document is the technical reference manual for the ARM9E-S.",
      "wordcount" : 2800,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648714950000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648714949794810170,
      "uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM9E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2f18fd977155116a77fb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0165/b/en/pdf/DDI0165.pdf",
    "Excerpt" : "http://www.arm.com ... Copyright © 1999, 2000 ARM Limited. ... iii ... iv ... All rights reserved. ARM DDI 0165B Contents ... ARM9E-S Technical Reference Manual ... Chapter 1 ... 1-10",
    "FirstSentences" : "ARM9E-S (Rev 1) Technical Reference Manual Copyright © 1999, 2000 ARM Limited. All rights reserved. All rights reserved. ARM DDI 0165B ii ARM9E-S Technical Reference Manual Copyright © 1999, 2000 ..."
  }, {
    "title" : "Introduction",
    "uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "clickUri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/introduction",
    "excerpt" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple ... It contains the following sections: About the Cortex-A5 NEON MPE. Applications.",
    "firstSentences" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple Data (SIMD) media processing architecture. It contains the following sections: About the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "OFrFLQWJWM3Jj9OP",
        "urihash" : "OFrFLQWJWM3Jj9OP",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b2e",
        "transactionid" : 861288,
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992718539620,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968907,
        "syssize" : 4355,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992718539620,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "OFrFLQWJWM3Jj9OP",
        "urihash" : "OFrFLQWJWM3Jj9OP",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b2e",
        "transactionid" : 861288,
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992718539620,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4355,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968907,
        "syssize" : 4355,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992718539620,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Advanced SIMD and VFP feature identification registers",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "excerpt" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced ... Software can identify these extensions and the features they provide, using the ...",
      "firstSentences" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced SIMD and VFP extensions. Software can identify these extensions and the features they ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "100304",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815912",
          "sysurihash" : "OFrFLQWJWM3Jj9OP",
          "urihash" : "OFrFLQWJWM3Jj9OP",
          "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
          "systransactionid" : 861288,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432025775000,
          "topparentid" : 4815912,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304935000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718992000,
          "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd567cbfe76649ba52b2e",
          "transactionid" : 861288,
          "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648718992000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100304:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718992718539620,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4355,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718968907,
          "syssize" : 4355,
          "sysdate" : 1648718992000,
          "haslayout" : "1",
          "topparent" : "4815912",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815912,
          "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718992000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100304/0001/?lang=en",
          "modified" : 1636124095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718992718539620,
          "uri" : "https://developer.arm.com/documentation/100304/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Advanced SIMD and VFP feature identification registers ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "h8W1ZrFaEYRM7hgL",
        "urihash" : "h8W1ZrFaEYRM7hgL",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "features ; extensions ; coprocessors ; identification registers ; CP11",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815912,
        "parentitem" : "5e7dd567cbfe76649ba52b2e",
        "concepts" : "features ; extensions ; coprocessors ; identification registers ; CP11",
        "documenttype" : "html",
        "isattachment" : "4815912",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "5d0b9a0830cd6bdcf4b0314949248ec25dc3a412789375822b1251313f31",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b3a",
        "transactionid" : 861288,
        "title" : "Advanced SIMD and VFP feature identification registers ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992676521739,
        "sysisattachment" : "4815912",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815912,
        "size" : 729,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968887,
        "syssize" : 729,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992676521739,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Advanced SIMD and VFP feature identification registers",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model/advanced-simd-and-vfp-feature-identification-registers",
      "Excerpt" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced ... Software can identify these extensions and the features they provide, using the ...",
      "FirstSentences" : "Advanced SIMD and VFP feature identification registers The Cortex-A5 NEON MPE implements the ARMv7 Advanced SIMD and VFP extensions. Software can identify these extensions and the features they ..."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 ... Vector operations are not supported. ... Two access types are supported: RW Read and write. RO Read only.",
      "firstSentences" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 floating-point architecture, with version 2 of the Common VFP subarchitecture supports the following functionality: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "100304",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815912",
          "sysurihash" : "OFrFLQWJWM3Jj9OP",
          "urihash" : "OFrFLQWJWM3Jj9OP",
          "sysuri" : "https://developer.arm.com/documentation/100304/0001/en",
          "systransactionid" : 861288,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432025775000,
          "topparentid" : 4815912,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304935000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648718992000,
          "permanentid" : "a53c9fe975a03bc06079b9aff2b95e3878f674700849329e107efb62b61f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd567cbfe76649ba52b2e",
          "transactionid" : 861288,
          "title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648718992000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100304:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648718992718539620,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4355,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648718968907,
          "syssize" : 4355,
          "sysdate" : 1648718992000,
          "haslayout" : "1",
          "topparent" : "4815912",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815912,
          "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648718992000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100304/0001/?lang=en",
          "modified" : 1636124095000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648718992718539620,
          "uri" : "https://developer.arm.com/documentation/100304/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100304/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100304/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "100304",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815912",
        "sysurihash" : "k8TL6ðeQY9RNCgGk",
        "urihash" : "k8TL6ðeQY9RNCgGk",
        "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 861288,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432025775000,
        "topparentid" : 4815912,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304935000,
        "sysconcepts" : "vector operation ; Cortex ; Advanced SIMD ; identification registers ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; functionality ; subarchitecture",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815912,
        "parentitem" : "5e7dd567cbfe76649ba52b2e",
        "concepts" : "vector operation ; Cortex ; Advanced SIMD ; identification registers ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; functionality ; subarchitecture",
        "documenttype" : "html",
        "isattachment" : "4815912",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718992000,
        "permanentid" : "b278f8d29283436f42c338a1ddeb0ad223346f97dbecebf66e9448829ff3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd567cbfe76649ba52b39",
        "transactionid" : 861288,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718992000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100304:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718992603507160,
        "sysisattachment" : "4815912",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815912,
        "size" : 949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718968887,
        "syssize" : 949,
        "sysdate" : 1648718992000,
        "haslayout" : "1",
        "topparent" : "4815912",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815912,
        "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718992000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100304/0001/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1636124095000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718992603507160,
        "uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/100304/0001/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 ... Vector operations are not supported. ... Two access types are supported: RW Read and write. RO Read only.",
      "FirstSentences" : "About the programmers model The Cortex-A5 NEON MPE implementation of the VFPv4 floating-point architecture, with version 2 of the Common VFP subarchitecture supports the following functionality: ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Introduction ",
      "document_number" : "100304",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4815912",
      "sysurihash" : "OqsIIFSGk6zDKgtY",
      "urihash" : "OqsIIFSGk6zDKgtY",
      "sysuri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
      "systransactionid" : 861288,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432025775000,
      "topparentid" : 4815912,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304935000,
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4815912,
      "parentitem" : "5e7dd567cbfe76649ba52b2e",
      "documenttype" : "html",
      "isattachment" : "4815912",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718992000,
      "permanentid" : "47f10af1f8f0ab384c4c6bdfb725c7187e8466e845c4d3542dab763decdb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd567cbfe76649ba52b33",
      "transactionid" : 861288,
      "title" : "Introduction ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648718992000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100304:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718992797547953,
      "sysisattachment" : "4815912",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4815912,
      "size" : 269,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718968907,
      "syssize" : 269,
      "sysdate" : 1648718992000,
      "haslayout" : "1",
      "topparent" : "4815912",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815912,
      "content_description" : "This book is for the Cortex-A5 Media Processing Engine (MPE).",
      "wordcount" : 28,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718992000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100304/0001/introduction?lang=en",
      "modified" : 1636124095000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718992797547953,
      "uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
      "syscollection" : "default"
    },
    "Title" : "Introduction",
    "Uri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/100304/0001/en/introduction",
    "ClickUri" : "https://developer.arm.com/documentation/100304/0001/introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100304/0001/en/introduction",
    "Excerpt" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple ... It contains the following sections: About the Cortex-A5 NEON MPE. Applications.",
    "FirstSentences" : "Introduction This chapter introduces the Cortex-A5 implementation of the ARM Single Instruction Multiple Data (SIMD) media processing architecture. It contains the following sections: About the ..."
  }, {
    "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    },
    "childResults" : [ {
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "document_number" : "ddi0228",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684372",
        "sysurihash" : "G5vn1IJxujfT0wJC",
        "urihash" : "G5vn1IJxujfT0wJC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "systransactionid" : 863677,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1168390861000,
        "topparentid" : 3684372,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590763072000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649080624000,
        "permanentid" : "4617f333ad03422111d1065c02ad5bcf27ec9716fac1c8cbcbd6d608b728",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11e40ca06a95ce53f905d",
        "transactionid" : 863677,
        "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649080624000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0228:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649080624049502151,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 227,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649080527967,
        "syssize" : 227,
        "sysdate" : 1649080624000,
        "haslayout" : "1",
        "topparent" : "3684372",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3684372,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649080624000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0228/a/?lang=en",
        "modified" : 1638976581000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649080624049502151,
        "uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0228/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en",
      "Excerpt" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell Smart Card Interface (PL131) Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "document_number" : "ddi0228",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3684372",
      "sysurihash" : "Gwo47cIhcð2XgvYH",
      "urihash" : "Gwo47cIhcð2XgvYH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "systransactionid" : 863677,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684372,
      "numberofpages" : 122,
      "sysconcepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3684372,
      "parentitem" : "5ed11e40ca06a95ce53f905d",
      "concepts" : "registers ; shows ; parity errors ; smart cards ; signals ; deactivation sequence ; PrimeCell SCI ; SCI ; sequence ; cards ; nSCIDATAOUTEN ; nSCICLKOUTEN ; assignment ; warm reset ; leading edges ; DMA controller",
      "documenttype" : "pdf",
      "isattachment" : "3684372",
      "sysindexeddate" : 1649080627000,
      "permanentid" : "23d6ec56661a51516b24134d63c1f226455fb848deeb51d83ec96818c444",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11e40ca06a95ce53f905f",
      "transactionid" : 863677,
      "title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual ",
      "date" : 1649080626000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0228:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649080626960031814,
      "sysisattachment" : "3684372",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3684372,
      "size" : 1213749,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649080529828,
      "syssize" : 1213749,
      "sysdate" : 1649080626000,
      "topparent" : "3684372",
      "label_version" : "1.0",
      "systopparentid" : 3684372,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Smart Card Interface (SCI).",
      "wordcount" : 1837,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649080627000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649080626960031814,
      "uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Smart Card Interface (PL131) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11e40ca06a95ce53f905f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0228/a/en/pdf/DDI0228A_sci_pl131_trm.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Cortex®-A75 Core Revision: r3p1 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en Arm® Cortex®-A75 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2343,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "aDnxwI5CiqhpJa6E",
        "urihash" : "aDnxwI5CiqhpJa6E",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09efa3736a0d2e8627db",
        "transactionid" : 861336,
        "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253425500263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4446,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 4446,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253425500263,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
      "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Load/Store accesses crossing page boundaries",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "firstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Load/Store accesses crossing page boundaries ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "DyN1v0modb3fG9CK",
        "urihash" : "DyN1v0modb3fG9CK",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "memory types ; boundaries ; loads ; accesses ; stores ; constrained unpredictable ; architecture profile ; Reference Manual Armv8 ; alignment fault",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "24aafd705c06a6f578ef21f549b0af7b73cdaf636c7859159966e34760f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c6b",
        "transactionid" : 861336,
        "title" : "Load/Store accesses crossing page boundaries ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253405306581,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 1691,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245322,
        "syssize" : 1691,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253405306581,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
        "syscollection" : "default"
      },
      "Title" : "Load/Store accesses crossing page boundaries",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/appendices/cortex-a75-core-aarch32-unpredictable-behaviors/load-store-accesses-crossing-page-boundaries",
      "Excerpt" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load ... Crossing a page boundary with different memory types or shareability attributes The ...",
      "FirstSentences" : "Load\\/Store accesses crossing page boundaries The Cortex-A75 core implements a set of behaviors for load or store accesses that cross page boundaries. Crossing a page boundary with different ..."
    }, {
      "title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "printableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "clickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register.",
      "firstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2343,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "firstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "document_number" : "100403",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817213",
          "sysurihash" : "aDnxwI5CiqhpJa6E",
          "urihash" : "aDnxwI5CiqhpJa6E",
          "sysuri" : "https://developer.arm.com/documentation/100403/0301/en",
          "systransactionid" : 861336,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532938753000,
          "topparentid" : 4817213,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585318383000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648721253000,
          "permanentid" : "07e9c3e1e2fc3f6e36774cbe4e765d8f5b507feb10bfee1feaa869ba0a9e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e09efa3736a0d2e8627db",
          "transactionid" : 861336,
          "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1648721253000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100403:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648721253425500263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4446,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648721245322,
          "syssize" : 4446,
          "sysdate" : 1648721253000,
          "haslayout" : "1",
          "topparent" : "4817213",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817213,
          "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648721253000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100403/0301/?lang=en",
          "modified" : 1636361492000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648721253425500263,
          "uri" : "https://developer.arm.com/documentation/100403/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100403/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100403/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Technical Reference Manual ...",
        "FirstSentences" : "Arm Cortex-A75 Core Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "document_number" : "100403",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817213",
        "sysurihash" : "4EHrñf3nLly9Y21k",
        "urihash" : "4EHrñf3nLly9Y21k",
        "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "systransactionid" : 861336,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532938753000,
        "topparentid" : 4817213,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585318383000,
        "sysconcepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817213,
        "parentitem" : "5e7e09efa3736a0d2e8627db",
        "concepts" : "address comparators ; TRCACVRn ; Reference Manual Armv8 ; Figure D10 ; interface ; register",
        "documenttype" : "html",
        "isattachment" : "4817213",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648721253000,
        "permanentid" : "10b7c383579c3ee1074602ed8840ac053cb932bf0db750a80abdaa22d1b1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e09f5a3736a0d2e862c1d",
        "transactionid" : 861336,
        "title" : "TRCACVRn, Address Comparator Value Registers 0-7 ",
        "products" : [ "Cortex-A75" ],
        "date" : 1648721253000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100403:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648721253385491989,
        "sysisattachment" : "4817213",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817213,
        "size" : 576,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648721245166,
        "syssize" : 576,
        "sysdate" : 1648721253000,
        "haslayout" : "1",
        "topparent" : "4817213",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817213,
        "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648721253000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
        "modified" : 1636361492000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648721253385491989,
        "uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
        "syscollection" : "default"
      },
      "Title" : "TRCACVRn, Address Comparator Value Registers 0-7",
      "Uri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "ClickUri" : "https://developer.arm.com/documentation/100403/0301/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/debug-registers/etm-registers/trcacvrn--address-comparator-value-registers-0-7",
      "Excerpt" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register.",
      "FirstSentences" : "TRCACVRn, Address Comparator Value Registers 0-7 The TRCACVRn indicate the address for the address comparators. Bit field descriptions The TRCACVRn is a 64-bit register. Figure D10-2 TRCACVRn bit ..."
    } ],
    "totalNumberOfChildResults" : 598,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "document_number" : "100403",
      "document_version" : "0301",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4817213",
      "sysauthor" : "ARM",
      "sysurihash" : "Wd3IrBðioOYd0nvA",
      "urihash" : "Wd3IrBðioOYd0nvA",
      "sysuri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A75",
      "systransactionid" : 861336,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1532938753000,
      "topparentid" : 4817213,
      "numberofpages" : 826,
      "sysconcepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
      "attachmentparentid" : 4817213,
      "parentitem" : "5e7e09efa3736a0d2e8627db",
      "concepts" : "registers ; functional groups ; instructions ; architecture profile ; translations ; A75 cores ; Reference Manual Armv8 ; cores ; exception levels ; EL1 ; configurations ; arm ; Cortex ; reset ; Non-secure states ; assignments",
      "documenttype" : "pdf",
      "isattachment" : "4817213",
      "sysindexeddate" : 1648721256000,
      "permanentid" : "ecd0ad7956a6b3e1d37045182c0917857cdc6885f096faebe6fa0674cc4f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e09f6a3736a0d2e862e90",
      "transactionid" : 861336,
      "title" : "Arm Cortex-A75 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®‑A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648721255000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100403:0301:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648721255560673396,
      "sysisattachment" : "4817213",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4817213,
      "size" : 3276984,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648721250787,
      "syssubject" : "This Technical Reference Manual is for the Cortex®‑A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 3276984,
      "sysdate" : 1648721255000,
      "topparent" : "4817213",
      "author" : "ARM",
      "label_version" : "r3p1",
      "systopparentid" : 4817213,
      "content_description" : "This Technical Reference Manual is for the Cortex-A75 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648721256000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648721255560673396,
      "uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A75 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e09f6a3736a0d2e862e90",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100403/0301/en/pdf/cortex_a75_trm_100403_0301_00_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Cortex®-A75 Core Revision: r3p1 Technical Reference Manual Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved. 100403_0301_00_en Arm® Cortex®-A75 Core Technical ..."
  } ]
}