

================================================================
== Vivado HLS Report for 'mem_hw'
================================================================
* Date:           Mon Jun 11 15:06:18 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|     11.30|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1048325|  1048325|  1048324|  1048324| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 3.32ns
ST_1: mask_read (18)  [1/1] 1.00ns
:0  %mask_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mask)

ST_1: mask_channel1 (19)  [1/1] 0.00ns
:1  %mask_channel1 = alloca i32, align 4

ST_1: mask_channel (20)  [1/1] 0.00ns
:2  %mask_channel = alloca i32, align 4

ST_1: StgValue_9 (51)  [1/1] 2.32ns
:33  call void @mem_hw.entry3(i32 %mask_read, i32* %mask_channel1)


 <State 2>: 0.00ns
ST_2: StgValue_10 (52)  [1/1] 0.00ns
:34  call fastcc void @mem_hw.entry28(i32* nocapture %mask_channel1, i32* %mask_channel)


 <State 3>: 0.00ns
ST_3: StgValue_11 (53)  [2/2] 0.00ns  loc: mem.cpp:60
:35  call fastcc void @mem_read(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)

ST_3: StgValue_12 (54)  [2/2] 0.00ns  loc: mem.cpp:61
:36  call fastcc void @mem_write(i32* %out_V_data_V, i4* %out_V_keep_V, i4* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i32* nocapture %mask_channel, [256 x i32]* nocapture %test_init_arr_V)


 <State 4>: 0.00ns
ST_4: StgValue_13 (53)  [1/2] 0.00ns  loc: mem.cpp:60
:35  call fastcc void @mem_read(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)

ST_4: StgValue_14 (54)  [1/2] 0.00ns  loc: mem.cpp:61
:36  call fastcc void @mem_write(i32* %out_V_data_V, i4* %out_V_keep_V, i4* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i32* nocapture %mask_channel, [256 x i32]* nocapture %test_init_arr_V)


 <State 5>: 0.00ns
ST_5: StgValue_15 (21)  [1/1] 0.00ns  loc: mem.cpp:52
:3  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_16 (22)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_V_data_V), !map !71

ST_5: StgValue_17 (23)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_V_keep_V), !map !75

ST_5: StgValue_18 (24)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_V_strb_V), !map !79

ST_5: StgValue_19 (25)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_user_V), !map !83

ST_5: StgValue_20 (26)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !87

ST_5: StgValue_21 (27)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_id_V), !map !91

ST_5: StgValue_22 (28)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_dest_V), !map !95

ST_5: StgValue_23 (29)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_V_data_V), !map !99

ST_5: StgValue_24 (30)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_V_keep_V), !map !103

ST_5: StgValue_25 (31)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_V_strb_V), !map !107

ST_5: StgValue_26 (32)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_user_V), !map !111

ST_5: StgValue_27 (33)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !115

ST_5: StgValue_28 (34)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_id_V), !map !119

ST_5: StgValue_29 (35)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_dest_V), !map !123

ST_5: StgValue_30 (36)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rw), !map !127

ST_5: StgValue_31 (37)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mask), !map !133

ST_5: StgValue_32 (38)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %test_init_arr_V), !map !137

ST_5: StgValue_33 (39)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @mem_hw_str) nounwind

ST_5: StgValue_34 (40)  [1/1] 0.00ns  loc: mem.cpp:53
:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_35 (41)  [1/1] 0.00ns  loc: mem.cpp:54
:23  call void (...)* @_ssdm_op_SpecInterface(i32 %mask, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_36 (42)  [1/1] 0.00ns  loc: mem.cpp:55
:24  call void (...)* @_ssdm_op_SpecInterface(i32 %rw, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: empty (43)  [1/1] 0.00ns
:25  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %test_init_arr_V, [1 x i8]* @p_str28, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str28, i32 -1, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28, [1 x i8]* @p_str28)

ST_5: StgValue_38 (44)  [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface([256 x i32]* %test_init_arr_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_39 (45)  [1/1] 0.00ns  loc: mem.cpp:57
:27  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_data_V, i4* %out_V_keep_V, i4* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_40 (46)  [1/1] 0.00ns  loc: mem.cpp:58
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_data_V, i4* %in_V_keep_V, i4* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: empty_5 (47)  [1/1] 0.00ns
:29  %empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @mask_channel_str, i32 1, [1 x i8]* @p_str36, [1 x i8]* @p_str36, i32 1, i32 0, i32* %mask_channel, i32* %mask_channel)

ST_5: StgValue_42 (48)  [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecInterface(i32* %mask_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str37, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str39, [1 x i8]* @p_str40, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str41, [1 x i8]* @p_str42)

ST_5: empty_6 (49)  [1/1] 0.00ns
:31  %empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @mask_channel1_str, i32 1, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 1, i32 0, i32* %mask_channel1, i32* %mask_channel1)

ST_5: StgValue_44 (50)  [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecInterface(i32* %mask_channel1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str16, [1 x i8]* @p_str17, [1 x i8]* @p_str18, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str19, [1 x i8]* @p_str20)

ST_5: StgValue_45 (55)  [1/1] 0.00ns  loc: mem.cpp:75
:37  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 800ns, clock uncertainty: 100ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	s_axi read on port 'mask' [18]  (1 ns)
	'call' operation to 'mem_hw.entry3' [51]  (2.32 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
