Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 29 20:07:02 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            7 |
| Yes          | No                    | No                     |             330 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------+--------------------------------------+------------------+----------------+--------------+
| Clock Signal |               Enable Signal              |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state20   | bd_0_i/hls_inst/inst/k_2_reg_3680    |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm1          | bd_0_i/hls_inst/inst/j_2_reg_3560    |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5    | bd_0_i/hls_inst/inst/k_reg_3230      |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm11_out     | bd_0_i/hls_inst/inst/ap_NS_fsm14_out |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state11   | bd_0_i/hls_inst/inst/ap_NS_fsm12_out |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm13_out     | bd_0_i/hls_inst/inst/ap_NS_fsm16_out |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm10_out     | bd_0_i/hls_inst/inst/i_2_fu_1120     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8    | bd_0_i/hls_inst/inst/k_1_reg_3340    |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6    |                                      |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm15_out     | bd_0_i/hls_inst/inst/ap_NS_fsm17_out |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state13   |                                      |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state4    |                                      |                6 |              8 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2    |                                      |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state15   |                                      |                9 |             11 |         1.22 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state10   |                                      |                6 |             12 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3    |                                      |                7 |             16 |         2.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7    |                                      |                8 |             17 |         2.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14   |                                      |                7 |             18 |         2.57 |
|  ap_clk      |                                          | ap_rst                               |                7 |             20 |         2.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state17   |                                      |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state16   |                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_385[31]_i_1_n_6 |                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state19   |                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state18   |                                      |                5 |             35 |         7.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state12   |                                      |                8 |             64 |         8.00 |
+--------------+------------------------------------------+--------------------------------------+------------------+----------------+--------------+


