<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:41.655+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'init_lu_VITIS_LOOP_18_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:37.233+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'update_l': contains subloop(s) that are not unrolled or flattened." projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:32.125+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'decompose_Pipeline_init_lu_VITIS_LOOP_18_1' (loop 'init_lu_VITIS_LOOP_18_1'): Unable to schedule bus request operation ('gmem_6_addr_8_req', decompose.cpp:24) on port 'gmem_6' (decompose.cpp:24) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:28.765+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'lu_decompose' (decompose.cpp:30:5) in function 'decompose' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:26.724+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'update_l' (decompose.cpp:32:9) in function 'decompose' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:26.417+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-932] Cannot unroll loop 'update_u' (decompose.cpp:37) in function 'decompose' completely: variable loop bound." projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:26.347+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find source file main.cpp; skipping it." projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:18.461+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-1998] cannot find relative file path '../../test.cpp' in directory(s): C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/solution C:/Users/catal/Vivado/LU-decomposition" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:18.443+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find test bench file 'test.cpp'" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:16.665+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'main.cpp'" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:10:16.647+0300" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'decompose_fsub_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:16:46.196+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'decompose_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:16:42.188+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;&#xD;&#xA;create_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 483.320 ; gain = 43.547&#xD;" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:16:38.171+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find test bench file 'test.cpp'" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:15:53.741+0300" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'main.cpp'" projectName="LU-decomposition" solutionName="solution1" date="2024-06-18T18:15:53.722+0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
