Analysis & Synthesis report for Lab22
Mon Nov 14 15:09:25 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 18. Source assignments for system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 20. Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 21. Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 24. Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 28. Source assignments for system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated
 29. Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux:cmd_demux
 30. Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 31. Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_demux:rsp_demux
 32. Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_demux:rsp_demux_001
 33. Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 34. Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 35. Source assignments for system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Source assignments for system2:U0|altera_reset_controller:rst_controller_001
 38. Source assignments for system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Parameter Settings for User Entity Instance: system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo
 41. Parameter Settings for User Entity Instance: system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo
 42. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a
 43. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b
 45. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 46. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 47. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 48. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram
 49. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 50. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 51. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 52. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 53. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 54. Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy
 55. Parameter Settings for User Entity Instance: system2:U0|system2_onchip_memory2_0:onchip_memory2_0
 56. Parameter Settings for User Entity Instance: system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 57. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 58. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 59. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 60. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator
 61. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 62. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 63. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 64. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 65. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 66. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent
 69. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 72. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 75. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router|system2_mm_interconnect_0_router_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_001:router_001|system2_mm_interconnect_0_router_001_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_002:router_002|system2_mm_interconnect_0_router_002_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_003:router_003|system2_mm_interconnect_0_router_003_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_004|system2_mm_interconnect_0_router_004_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_005|system2_mm_interconnect_0_router_004_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:daisyport_0_avalon_slave_0_burst_adapter
 84. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:daisyport_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
 85. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 86. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 87. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 92. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 93. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter
 94. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter
 96. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 97. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
 98. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 99. Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
100. Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller
101. Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
102. Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller_001
104. Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
105. Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
106. scfifo Parameter Settings by Entity Instance
107. altsyncram Parameter Settings by Entity Instance
108. Port Connectivity Checks: "system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
109. Port Connectivity Checks: "system2:U0|altera_reset_controller:rst_controller_001"
110. Port Connectivity Checks: "system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
111. Port Connectivity Checks: "system2:U0|altera_reset_controller:rst_controller"
112. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter"
113. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
114. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter"
115. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
116. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
117. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
118. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_004|system2_mm_interconnect_0_router_004_default_decode:the_default_decode"
119. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_003:router_003|system2_mm_interconnect_0_router_003_default_decode:the_default_decode"
120. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_002:router_002|system2_mm_interconnect_0_router_002_default_decode:the_default_decode"
121. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_001:router_001|system2_mm_interconnect_0_router_001_default_decode:the_default_decode"
122. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router|system2_mm_interconnect_0_router_default_decode:the_default_decode"
123. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
124. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
125. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
126. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
127. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo"
128. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent"
129. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
130. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
131. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
132. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
133. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
134. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
135. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator"
136. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
137. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
138. Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
139. Port Connectivity Checks: "system2:U0|system2_onchip_memory2_0:onchip_memory2_0"
140. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy"
141. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
142. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
143. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_pib:the_system2_nios2_gen2_0_cpu_nios2_oci_pib"
144. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo|system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
145. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system2_nios2_gen2_0_cpu_nios2_oci_dtrace|system2_nios2_gen2_0_cpu_nios2_oci_td_mode:system2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
146. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_itrace:the_system2_nios2_gen2_0_cpu_nios2_oci_itrace"
147. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk"
148. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_xbrk"
149. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug"
150. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci"
151. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_test_bench:the_system2_nios2_gen2_0_cpu_test_bench"
152. Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0"
153. Port Connectivity Checks: "system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic"
154. Port Connectivity Checks: "system2:U0|system2_jtag_uart_0:jtag_uart_0"
155. Port Connectivity Checks: "system2:U0|DaisyPort:daisyport_0"
156. Post-Synthesis Netlist Statistics for Top Partition
157. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
158. Elapsed Time Per Partition
159. Analysis & Synthesis Messages
160. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 14 15:09:25 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; Lab22                                       ;
; Top-level Entity Name           ; DE0_Nano_SoC_top_level                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 903                                         ;
; Total pins                      ; 38                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 44,032                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6           ;                    ;
; Top-level entity name                                                           ; DE0_Nano_SoC_top_level ; Lab22              ;
; Family name                                                                     ; Cyclone V              ; Cyclone V          ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
;     Processor 13           ;   0.0%      ;
;     Processor 14           ;   0.0%      ;
;     Processor 15           ;   0.0%      ;
;     Processor 16           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                ; Library     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/DE0_Nano_SoC_top_level.vhd                                                                                                           ; yes             ; User VHDL File                               ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd                                                                      ;             ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/daisyport.vhd                                                      ; yes             ; Auto-Found VHDL File                         ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/daisyport.vhd                                                      ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_avalon_sc_fifo.v                                            ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv                                        ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter.sv                                     ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_uncmpr.sv                              ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv                                ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_master_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_master_agent.sv                                      ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_master_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_master_translator.sv                                 ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_agent.sv                                       ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_translator.sv                                  ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_width_adapter.sv                                     ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_controller.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_controller.v                                          ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_synchronizer.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_synchronizer.v                                        ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/clockdiv_avalon_interface.vhd                                      ; yes             ; Auto-Found VHDL File                         ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/clockdiv_avalon_interface.vhd                                      ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_irq_mapper.sv                                              ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v                                              ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v                                        ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter.v                      ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.v                  ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux.sv                             ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux_001.sv                         ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux.sv                               ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux_002.sv                           ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router.sv                                ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv                            ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv                            ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv                            ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv                            ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_demux.sv                             ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux.sv                               ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux_001.sv                           ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0.v                                             ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v                                         ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_tck.v                         ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_test_bench.v                              ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/submodules/system2_onchip_memory2_0.v                                         ; system2     ;
; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/system2.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/osour/desktop/embsys/lab2.2/hw/quartus/db/ip/system2/system2.v                                                                     ; system2     ;
; scfifo.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                                                           ;             ;
; a_regfifo.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                        ;             ;
; a_dpfifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                         ;             ;
; a_i2fifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                         ;             ;
; a_fffifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                         ;             ;
; a_f2fifo.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                         ;             ;
; aglobal211.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                       ;             ;
; db/scfifo_3291.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/scfifo_3291.tdf                                                                          ;             ;
; db/a_dpfifo_5771.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/a_dpfifo_5771.tdf                                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/a_fefifo_7cf.tdf                                                                         ;             ;
; db/cntr_vg7.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/cntr_vg7.tdf                                                                             ;             ;
; db/altsyncram_7pu1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/altsyncram_7pu1.tdf                                                                      ;             ;
; db/cntr_jgb.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/cntr_jgb.tdf                                                                             ;             ;
; alt_jtag_atlantic.v                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                    ;             ;
; altsyncram.tdf                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;             ;
; stratix_ram_block.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;             ;
; lpm_mux.inc                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;             ;
; lpm_decode.inc                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;             ;
; a_rdenreg.inc                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;             ;
; altrom.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;             ;
; altram.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                           ;             ;
; altdpram.inc                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;             ;
; db/altsyncram_msi1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/altsyncram_msi1.tdf                                                                      ;             ;
; altera_std_synchronizer.v                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                            ;             ;
; db/altsyncram_qid1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/altsyncram_qid1.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                             ;             ;
; db/altsyncram_dan1.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/altsyncram_dan1.tdf                                                                      ;             ;
; sld_hub.vhd                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                          ; altera_sld  ;
; db/ip/sldd6339449/alt_sld_fab.v                                                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v                                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                     ;             ;
; sld_rom_sr.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                       ;             ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 715            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1120           ;
;     -- 7 input functions                    ; 18             ;
;     -- 6 input functions                    ; 179            ;
;     -- 5 input functions                    ; 274            ;
;     -- 4 input functions                    ; 193            ;
;     -- <=3 input functions                  ; 456            ;
;                                             ;                ;
; Dedicated logic registers                   ; 903            ;
;                                             ;                ;
; I/O pins                                    ; 38             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 44032          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 878            ;
; Total fan-out                               ; 9820           ;
; Average fan-out                             ; 4.29           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |DE0_Nano_SoC_top_level                                                                                                                 ; 1120 (1)            ; 903 (0)                   ; 44032             ; 0          ; 38   ; 0            ; |DE0_Nano_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                                                    ; DE0_Nano_SoC_top_level                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 83 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 83 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (75)            ; 77 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                                  ; altera_sld   ;
;    |system2:U0|                                                                                                                         ; 1007 (0)            ; 820 (0)                   ; 44032             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0                                                                                                                                                                                                                                                                                                                                                                                         ; system2                                         ; system2      ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                         ; system2      ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                       ; system2      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; system2      ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                         ; system2      ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                       ; system2      ;
;       |system2_jtag_uart_0:jtag_uart_0|                                                                                                 ; 119 (38)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                         ; system2_jtag_uart_0                             ; system2      ;
;          |alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|                                                                      ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                 ; alt_jtag_atlantic                               ; work         ;
;          |system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|                                                                ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                           ; system2_jtag_uart_0_scfifo_r                    ; system2      ;
;             |scfifo:rfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                     ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                        ; work         ;
;          |system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                           ; system2_jtag_uart_0_scfifo_w                    ; system2      ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                              ; scfifo                                          ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                   ; scfifo_3291                                     ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                              ; a_dpfifo_5771                                   ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                      ; a_fefifo_7cf                                    ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                 ; cntr_vg7                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                      ; altsyncram_7pu1                                 ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                        ; cntr_jgb                                        ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                              ; cntr_jgb                                        ; work         ;
;       |system2_mm_interconnect_0:mm_interconnect_0|                                                                                     ; 230 (0)             ; 115 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                             ; system2_mm_interconnect_0                       ; system2      ;
;          |altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|                                                              ; 8 (8)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                           ; system2      ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                           ; system2      ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                           ; system2      ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                           ; system2      ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                      ; system2      ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                         ; altera_merlin_master_translator                 ; system2      ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                 ; system2      ;
;          |altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|                                                                   ; 10 (6)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                       ; system2      ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                ; system2      ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                       ; system2      ;
;          |altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator|                                                         ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                  ; system2      ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                  ; system2      ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                  ; system2      ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                  ; system2      ;
;          |altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|                                                     ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                     ; system2      ;
;          |altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|                                                     ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                     ; system2      ;
;          |system2_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                               ; system2_mm_interconnect_0_cmd_demux             ; system2      ;
;          |system2_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                       ; system2_mm_interconnect_0_cmd_demux_001         ; system2      ;
;          |system2_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                       ; system2_mm_interconnect_0_cmd_demux_001         ; system2      ;
;          |system2_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                       ; system2_mm_interconnect_0_cmd_demux_001         ; system2      ;
;          |system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                            ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                           ; system2_mm_interconnect_0_cmd_mux_002           ; system2      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                        ; system2      ;
;          |system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                            ; 55 (51)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                           ; system2_mm_interconnect_0_cmd_mux_002           ; system2      ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                        ; system2      ;
;          |system2_mm_interconnect_0_router:router|                                                                                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                     ; system2_mm_interconnect_0_router                ; system2      ;
;          |system2_mm_interconnect_0_router_001:router_001|                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                             ; system2_mm_interconnect_0_router_001            ; system2      ;
;          |system2_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                   ; system2_mm_interconnect_0_rsp_mux               ; system2      ;
;       |system2_nios2_gen2_0:nios2_gen2_0|                                                                                               ; 650 (0)             ; 573 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                       ; system2_nios2_gen2_0                            ; system2      ;
;          |system2_nios2_gen2_0_cpu:cpu|                                                                                                 ; 650 (489)           ; 573 (302)                 ; 10240             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; system2_nios2_gen2_0_cpu                        ; system2      ;
;             |system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|                                                 ; 161 (5)             ; 271 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                ; system2_nios2_gen2_0_cpu_nios2_oci              ; system2      ;
;                |system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|                          ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                  ; system2_nios2_gen2_0_cpu_debug_slave_wrapper    ; system2      ;
;                   |sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy|                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                          ; work         ;
;                   |system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|                         ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; system2_nios2_gen2_0_cpu_debug_slave_sysclk     ; system2      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                         ; work         ;
;                   |system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|                               ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck                                                            ; system2_nios2_gen2_0_cpu_debug_slave_tck        ; system2      ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                         ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                         ; work         ;
;                |system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|                                ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                        ; system2_nios2_gen2_0_cpu_nios2_avalon_reg       ; system2      ;
;                |system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break|                                  ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                          ; system2_nios2_gen2_0_cpu_nios2_oci_break        ; system2      ;
;                |system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|                                  ; 6 (6)               ; 11 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                          ; system2_nios2_gen2_0_cpu_nios2_oci_debug        ; system2      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                     ; altera_std_synchronizer                         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; altera_std_synchronizer                         ; work         ;
;                |system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|                                        ; 77 (77)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                ; system2_nios2_gen2_0_cpu_nios2_ocimem           ; system2      ;
;                   |system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; system2_nios2_gen2_0_cpu_ociram_sp_ram_module   ; system2      ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                      ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                 ; work         ;
;             |system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                 ; system2_nios2_gen2_0_cpu_register_bank_a_module ; system2      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                 ; work         ;
;             |system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|                                  ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                 ; system2_nios2_gen2_0_cpu_register_bank_b_module ; system2      ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                      ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                        ; altsyncram_msi1                                 ; work         ;
;       |system2_onchip_memory2_0:onchip_memory2_0|                                                                                       ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                               ; system2_onchip_memory2_0                        ; system2      ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; altsyncram                                      ; work         ;
;             |altsyncram_dan1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_top_level|system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_dan1                                 ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                         ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                         ;
; system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; system2_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                             ; IP Include File                                              ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                              ;
; N/A    ; Qsys                            ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0                                                                                                                                                                                                                                                          ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_irq_mapper               ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_irq_mapper:irq_mapper                                                                                                                                                                                                                            ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                          ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_mm_interconnect          ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                              ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_st_adapter        ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; error_adapter                   ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_st_adapter        ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                        ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; error_adapter                   ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                        ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_st_adapter        ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                            ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; error_adapter                   ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_st_adapter        ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                            ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; error_adapter                   ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                        ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                    ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                            ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                            ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_slave_agent       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent                                                                                                                                                   ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                              ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:daisyport_0_avalon_slave_0_burst_adapter                                                                                                                                         ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_width_adapter     ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter                                                                                                                                     ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_width_adapter     ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter                                                                                                                                     ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_slave_translator  ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator                                                                                                                                         ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_slave_agent       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                           ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_slave_translator  ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                      ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_master_agent      ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                    ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_master_translator ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                          ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_slave_agent       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                 ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                            ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_slave_translator  ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                       ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_master_agent      ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                             ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_master_translator ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                   ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_slave_agent       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                          ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                     ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_slave_translator  ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router                                                                                                                                                                      ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_001:router_001                                                                                                                                                              ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_002:router_002                                                                                                                                                              ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_003:router_003                                                                                                                                                              ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_004                                                                                                                                                              ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_router            ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_005                                                                                                                                                              ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                            ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                        ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                        ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                    ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_merlin_multiplexer       ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                            ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_nios2_gen2               ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                        ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu                                                                                                                                                                                           ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|system2_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_reset_controller         ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller                                                                                                                                                                                                                   ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
; Altera ; altera_reset_controller         ; 21.1    ; N/A          ; N/A          ; |DE0_Nano_SoC_top_level|system2:U0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                               ; C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/system2.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                      ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                       ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                     ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                      ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Total number of protected registers is 48                                                                                                                                                                                                                                                                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator|av_readdata_pre[1,4,6]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_im:the_system2_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_im:the_system2_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                         ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                         ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                         ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                         ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                         ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                         ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                         ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                         ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                         ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                        ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                         ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                         ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                         ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                               ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                               ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                               ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                               ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                           ; Merged with system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                            ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                         ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                         ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                         ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator|av_readdata_pre[2,3,5,7]                                                                                                                                                                                               ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                                                                     ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                                                                     ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                               ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                               ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                               ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                               ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                          ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                 ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[1,4,6,9,12,14,17,20,22]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[0,2,3,5]                                                                                                                                                                                                  ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[10,11,13,15]                                                                                                                                                                                              ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                        ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[18,19,21,23]                                                                                                                                                                                              ; Merged with system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[16]                                                                                                                                                                                                       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][17]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][16]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][15]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][14]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][13]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][12]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][11]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[13]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[12]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[11]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[10]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[9]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][17]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[8]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][16]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[7]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][15]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[6]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][14]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[5]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][13]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[4]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][12]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][11]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..13]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 397                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[4],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[6],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[9],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[12],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[14],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][19],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][17],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][16],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][15],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][14],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][13],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][12],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][11],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[13],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[12],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[11],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][19],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[10],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[9],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][17],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[8],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][16],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[7],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][15],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[6],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][14],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[5],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][13],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[4],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][12],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[3],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][11],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|address_reg[2],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                 ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[20],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[22]                                                                                                                                                                                                       ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port clock_enable ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                              ; Lost Fanouts                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                 ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                         ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                              ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                              ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                             ; Lost Fanouts                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                  ;                                ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                                                                                   ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|data_reg[17]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ; Lost Fanouts                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                  ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                ; Lost Fanouts                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                  ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                            ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                             ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                             ; Lost Fanouts                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                               ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                             ; Lost Fanouts                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                               ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                       ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                             ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                   ; Stuck at VCC                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                              ; Stuck at GND                   ; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 903   ;
; Number of registers using Synchronous Clear  ; 215   ;
; Number of registers using Synchronous Load   ; 168   ;
; Number of registers using Asynchronous Clear ; 569   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 387   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                     ; 11      ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                ; 3       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                        ; 6       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                         ; 3       ;
; system2:U0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                       ; 1       ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                         ; 13      ;
; system2:U0|system2_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                       ; 4       ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                    ; 1       ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                    ; 4       ;
; system2:U0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                       ; 2       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                              ; 6       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                ; 8       ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 1       ;
; system2:U0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                       ; 1       ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                       ; 2       ;
; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                      ; 2       ;
; system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                       ; 2       ;
; system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; 30      ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 1       ;
; system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                             ; 1       ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 1       ;
; system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                             ; 1       ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|count[1]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[37]           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[34]           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[10]           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|sr[28]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_SoC_top_level|system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |DE0_Nano_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                             ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                          ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                              ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for system2:U0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------+---------------------------------------------------+
; Parameter Name ; Value                        ; Type                                              ;
+----------------+------------------------------+---------------------------------------------------+
; INIT_FILE      ; system2_onchip_memory2_0.hex ; String                                            ;
+----------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                           ; Signed Integer                                          ;
; WIDTHAD_A                          ; 10                           ; Signed Integer                                          ;
; NUMWORDS_A                         ; 1024                         ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 1                            ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; system2_onchip_memory2_0.hex ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 1024                         ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_dan1              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W               ; 14    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 14    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                            ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                            ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                            ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 14    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 42    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 22    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 27    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 23    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 24    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 25    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 26    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 45    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 44    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 47    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 46    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 34    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 31    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 29    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 51    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 49    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 57    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 56    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 37    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 35    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 58    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 60    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 61    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 62    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 62    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 62    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 14    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router|system2_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_001:router_001|system2_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_002:router_002|system2_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_003:router_003|system2_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_004|system2_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_005|system2_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:daisyport_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                               ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 42    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 22    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 31    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 29    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 34    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 23    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 25    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 26    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 39    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 38    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 37    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 35    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 61    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                       ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                       ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                       ;
; OUT_BYTE_CNT_H            ; 29    ; Signed Integer                                                                                                                       ;
; OUT_BURSTWRAP_H           ; 34    ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:daisyport_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 31    ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L ; 29    ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                            ;
; ST_DATA_W      ; 61    ; Signed Integer                                                                                                                                                                                                                                            ;
; ST_CHANNEL_W   ; 4     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 22    ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 23    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 29    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 31    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 32    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 34    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 35    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 37    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 56    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 57    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 28    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 38    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 39    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 58    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 60    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 25    ; Signed Integer                                                                                                                       ;
; IN_ST_DATA_W                  ; 61    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                       ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 14    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                 ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                       ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 22    ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 23    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 29    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 31    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 35    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 37    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 56    ; Signed Integer                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 57    ; Signed Integer                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 28    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 38    ; Signed Integer                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 39    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 58    ; Signed Integer                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 60    ; Signed Integer                                                                                                                       ;
; OUT_ST_DATA_W                 ; 61    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                  ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                  ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                     ;
; Entity Instance            ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------+
; Port           ; Type   ; Severity ; Details                                  ;
+----------------+--------+----------+------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                             ;
+----------------+--------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                           ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                        ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                           ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                      ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_004|system2_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_003:router_003|system2_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_002:router_002|system2_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_001:router_001|system2_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router|system2_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                          ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_pib:the_system2_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo|system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system2_nios2_gen2_0_cpu_nios2_oci_dtrace|system2_nios2_gen2_0_cpu_nios2_oci_td_mode:system2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_itrace:the_system2_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                    ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_test_bench:the_system2_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                     ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+-----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------+
; Port          ; Type   ; Severity ; Details                              ;
+---------------+--------+----------+--------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected               ;
+---------------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|system2_jtag_uart_0:jtag_uart_0"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "system2:U0|DaisyPort:daisyport_0" ;
+---------+--------+----------+--------------------------------+
; Port    ; Type   ; Severity ; Details                        ;
+---------+--------+----------+--------------------------------+
; ledport ; Output ; Info     ; Explicitly unconnected         ;
+---------+--------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 820                         ;
;     CLR               ; 209                         ;
;     CLR SCLR          ; 69                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 70                          ;
;     ENA               ; 63                          ;
;     ENA CLR           ; 111                         ;
;     ENA CLR SCLR      ; 46                          ;
;     ENA CLR SLD       ; 23                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 21                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 95                          ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 1008                        ;
;     arith             ; 107                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 3                           ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 885                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 137                         ;
;         3 data inputs ; 152                         ;
;         4 data inputs ; 175                         ;
;         5 data inputs ; 250                         ;
;         6 data inputs ; 156                         ;
; boundary_port         ; 77                          ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 2.00                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 83                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 21                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 112                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 110                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 18                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 23                                       ;
; boundary_port         ; 141                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.57                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Nov 14 15:08:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab22 -c Lab22
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "system2.qsys"
Info (12250): 2022.11.14.15:08:51 Progress: Loading quartus/system2.qsys
Info (12250): 2022.11.14.15:08:52 Progress: Reading input file
Info (12250): 2022.11.14.15:08:52 Progress: Adding ClockDivider_0 [ClockDivider 1.0]
Info (12250): 2022.11.14.15:08:52 Progress: Parameterizing module ClockDivider_0
Info (12250): 2022.11.14.15:08:52 Progress: Adding DaisyPort_0 [DaisyPort 1.0]
Info (12250): 2022.11.14.15:08:53 Progress: Parameterizing module DaisyPort_0
Info (12250): 2022.11.14.15:08:53 Progress: Adding clk_0 [clock_source 21.1]
Info (12250): 2022.11.14.15:08:53 Progress: Parameterizing module clk_0
Info (12250): 2022.11.14.15:08:53 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Info (12250): 2022.11.14.15:08:53 Progress: Parameterizing module jtag_uart_0
Info (12250): 2022.11.14.15:08:53 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Info (12250): 2022.11.14.15:08:53 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.11.14.15:08:53 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Info (12250): 2022.11.14.15:08:53 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.11.14.15:08:53 Progress: Building connections
Info (12250): 2022.11.14.15:08:53 Progress: Parameterizing connections
Info (12250): 2022.11.14.15:08:53 Progress: Validating
Info (12250): 2022.11.14.15:08:53 Progress: Done reading input file
Info (12250): System2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning (12251): System2.DaisyPort_0: DaisyPort_0.conduit_end must be exported, or connected to a matching conduit.
Info (12250): System2: Generating system2 "system2" for QUARTUS_SYNTH
Info (12250): ClockDivider_0: "system2" instantiated ClockDivider "ClockDivider_0"
Info (12250): DaisyPort_0: "system2" instantiated DaisyPort "DaisyPort_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'system2_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system2_jtag_uart_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_5898275889499378277.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_5898275889499378277.dir/0004_jtag_uart_0_gen//system2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'system2_jtag_uart_0'
Info (12250): Jtag_uart_0: "system2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "system2" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'system2_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system2_onchip_memory2_0 --dir=C:/Users/osour/AppData/Local/Temp/alt9310_5898275889499378277.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_5898275889499378277.dir/0005_onchip_memory2_0_gen//system2_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'system2_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "system2" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "system2" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "system2" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'system2_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=system2_nios2_gen2_0_cpu --dir=C:/Users/osour/AppData/Local/Temp/alt9310_5898275889499378277.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/osour/AppData/Local/Temp/alt9310_5898275889499378277.dir/0008_cpu_gen//system2_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.11.14 15:09:05 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.11.14 15:09:05 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.11.14 15:09:05 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.11.14 15:09:05 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.11.14 15:09:05 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2022.11.14 15:09:06 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'system2_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): DaisyPort_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "DaisyPort_0_avalon_slave_0_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv
Info (12250): DaisyPort_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "DaisyPort_0_avalon_slave_0_rsp_width_adapter"
Info (12250): Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): System2: Done "system2" with 33 modules, 55 files
Info (12249): Finished elaborating Platform Designer system entity "system2.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /users/osour/desktop/embsys/lab2.2/hw/hdl/de0_nano_soc_top_level.vhd
    Info (12022): Found design unit 1: DE0_Nano_SoC_top_level-Structure File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 14
    Info (12023): Found entity 1: DE0_Nano_SoC_top_level File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clockdiv_avalon_interface.vhd
    Info (12022): Found design unit 1: clockdiv_avalon_interface-behaviour File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/clockdiv_avalon_interface.vhd Line: 13
    Info (12023): Found entity 1: clockdiv_avalon_interface File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/clockdiv_avalon_interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file daisyport.vhd
    Info (12022): Found design unit 1: DaisyPort-behaviour File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/DaisyPort.vhd Line: 23
    Info (12023): Found entity 1: DaisyPort File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/DaisyPort.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system2/submodules/daisyport.vhd
    Info (12022): Found design unit 1: DaisyPort-behaviour File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/daisyport.vhd Line: 23
    Info (12023): Found entity 1: DaisyPort File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/daisyport.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system2/submodules/clockdiv_avalon_interface.vhd
    Info (12022): Found design unit 1: clockdiv_avalon_interface-behaviour File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/clockdiv_avalon_interface.vhd Line: 13
    Info (12023): Found entity 1: clockdiv_avalon_interface File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/clockdiv_avalon_interface.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_irq_mapper.sv
    Info (12023): Found entity 1: system2_irq_mapper File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/system2/submodules/system2_jtag_uart_0.v
    Info (12023): Found entity 1: system2_jtag_uart_0_sim_scfifo_w File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: system2_jtag_uart_0_scfifo_w File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: system2_jtag_uart_0_sim_scfifo_r File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: system2_jtag_uart_0_scfifo_r File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: system2_jtag_uart_0 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0.v
    Info (12023): Found entity 1: system2_mm_interconnect_0 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system2_mm_interconnect_0_avalon_st_adapter File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: system2_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_cmd_demux File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_cmd_demux_001 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_cmd_mux File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_cmd_mux_002 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_router_default_decode File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system2_mm_interconnect_0_router File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_router_001_default_decode File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system2_mm_interconnect_0_router_001 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_router_002_default_decode File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system2_mm_interconnect_0_router_002 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_router_003_default_decode File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: system2_mm_interconnect_0_router_003 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_router_004_default_decode File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: system2_mm_interconnect_0_router_004 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_rsp_demux File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_rsp_mux File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system2_mm_interconnect_0_rsp_mux_001 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0.v
    Info (12023): Found entity 1: system2_nios2_gen2_0 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: system2_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: system2_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: system2_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: system2_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 308
    Info (12023): Found entity 5: system2_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 601
    Info (12023): Found entity 6: system2_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 808
    Info (12023): Found entity 7: system2_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 995
    Info (12023): Found entity 8: system2_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1128
    Info (12023): Found entity 9: system2_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1196
    Info (12023): Found entity 10: system2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1278
    Info (12023): Found entity 11: system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1350
    Info (12023): Found entity 12: system2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1393
    Info (12023): Found entity 13: system2_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1440
    Info (12023): Found entity 14: system2_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1926
    Info (12023): Found entity 15: system2_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1949
    Info (12023): Found entity 16: system2_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2019
    Info (12023): Found entity 17: system2_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2036
    Info (12023): Found entity 18: system2_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2129
    Info (12023): Found entity 19: system2_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2194
    Info (12023): Found entity 20: system2_nios2_gen2_0_cpu_nios2_oci File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2375
    Info (12023): Found entity 21: system2_nios2_gen2_0_cpu File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2847
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system2_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system2_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system2_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: system2_nios2_gen2_0_cpu_test_bench File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/submodules/system2_onchip_memory2_0.v
    Info (12023): Found entity 1: system2_onchip_memory2_0 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system2/system2.v
    Info (12023): Found entity 1: system2 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 6
Info (12127): Elaborating entity "DE0_Nano_SoC_top_level" for the top level hierarchy
Info (12128): Elaborating entity "system2" for hierarchy "system2:U0" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 24
Info (12128): Elaborating entity "clockdiv_avalon_interface" for hierarchy "system2:U0|clockdiv_avalon_interface:clockdivider_0" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 59
Warning (10492): VHDL Process Statement warning at clockdiv_avalon_interface.vhd(35): signal "tmp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/clockdiv_avalon_interface.vhd Line: 35
Info (12128): Elaborating entity "DaisyPort" for hierarchy "system2:U0|DaisyPort:daisyport_0" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 69
Warning (10541): VHDL Signal Declaration warning at daisyport.vhd(19): used implicit default value for signal "LedPort" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/daisyport.vhd Line: 19
Info (12128): Elaborating entity "system2_jtag_uart_0" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 82
Info (12128): Elaborating entity "system2_jtag_uart_0_scfifo_w" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_w:the_system2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "system2_jtag_uart_0_scfifo_r" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|system2_jtag_uart_0_scfifo_r:the_system2_jtag_uart_0_scfifo_r" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system2:U0|system2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system2_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system2_nios2_gen2_0" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 111
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_test_bench" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_test_bench:the_system2_nios2_gen2_0_cpu_test_bench" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 3558
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 4074
Info (12128): Elaborating entity "altsyncram" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_a_module:system2_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_register_bank_b_module:system2_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 4092
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 4588
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2544
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 222
Info (12130): Elaborated megafunction instantiation "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 222
Info (12133): Instantiated megafunction "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_debug:the_system2_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 222
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_break:the_system2_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2574
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2595
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system2_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2621
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_itrace:the_system2_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2637
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system2_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2652
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system2_nios2_gen2_0_cpu_nios2_oci_dtrace|system2_nios2_gen2_0_cpu_nios2_oci_td_mode:system2_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1246
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2667
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo|system2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1559
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo|system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1568
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_fifo:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo|system2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 1577
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_pib:the_system2_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2672
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_oci_im:the_system2_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2686
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_avalon_reg:the_system2_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2705
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2725
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2345
Info (12128): Elaborating entity "altsyncram" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2169
Info (12130): Elaborated megafunction instantiation "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2169
Info (12133): Instantiated megafunction "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2169
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_nios2_ocimem:the_system2_nios2_gen2_0_cpu_nios2_ocimem|system2_nios2_gen2_0_cpu_ociram_sp_ram_module:system2_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu.v Line: 2827
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_tck:the_system2_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system2_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|system2_nios2_gen2_0_cpu_debug_slave_sysclk:the_system2_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system2:U0|system2_nios2_gen2_0:nios2_gen2_0|system2_nios2_gen2_0_cpu:cpu|system2_nios2_gen2_0_cpu_nios2_oci:the_system2_nios2_gen2_0_cpu_nios2_oci|system2_nios2_gen2_0_cpu_debug_slave_wrapper:the_system2_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system2_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system2_onchip_memory2_0" for hierarchy "system2:U0|system2_onchip_memory2_0:onchip_memory2_0" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 125
Info (12128): Elaborating entity "altsyncram" for hierarchy "system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "system2_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dan1.tdf
    Info (12023): Found entity 1: altsyncram_dan1 File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/altsyncram_dan1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dan1" for hierarchy "system2:U0|system2_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dan1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "system2_mm_interconnect_0" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 168
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 437
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 497
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 561
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:daisyport_0_avalon_slave_0_translator" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 625
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 689
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 753
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 834
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 915
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 999
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1040
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1124
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:daisyport_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:daisyport_0_avalon_slave_0_agent_rsp_fifo" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1165
Info (12128): Elaborating entity "system2_mm_interconnect_0_router" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1431
Info (12128): Elaborating entity "system2_mm_interconnect_0_router_default_decode" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router:router|system2_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "system2_mm_interconnect_0_router_001" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_001:router_001" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1447
Info (12128): Elaborating entity "system2_mm_interconnect_0_router_001_default_decode" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_001:router_001|system2_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "system2_mm_interconnect_0_router_002" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_002:router_002" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1463
Info (12128): Elaborating entity "system2_mm_interconnect_0_router_002_default_decode" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_002:router_002|system2_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "system2_mm_interconnect_0_router_003" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_003:router_003" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1479
Info (12128): Elaborating entity "system2_mm_interconnect_0_router_003_default_decode" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_003:router_003|system2_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "system2_mm_interconnect_0_router_004" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_004" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1495
Info (12128): Elaborating entity "system2_mm_interconnect_0_router_004_default_decode" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_router_004:router_004|system2_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:daisyport_0_avalon_slave_0_burst_adapter" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1561
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:daisyport_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "system2_mm_interconnect_0_cmd_demux" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1596
Info (12128): Elaborating entity "system2_mm_interconnect_0_cmd_demux_001" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1619
Info (12128): Elaborating entity "system2_mm_interconnect_0_cmd_mux" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1636
Info (12128): Elaborating entity "system2_mm_interconnect_0_cmd_mux_002" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1676
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system2_mm_interconnect_0_rsp_demux" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1716
Info (12128): Elaborating entity "system2_mm_interconnect_0_rsp_mux" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1814
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system2_mm_interconnect_0_rsp_mux_001" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1837
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_rsp_width_adapter" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1903
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:daisyport_0_avalon_slave_0_cmd_width_adapter" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1969
Info (12128): Elaborating entity "system2_mm_interconnect_0_avalon_st_adapter" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 1998
Info (12128): Elaborating entity "system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system2_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0.v Line: 2027
Info (12128): Elaborating entity "system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "system2:U0|system2_mm_interconnect_0:mm_interconnect_0|system2_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "system2_irq_mapper" for hierarchy "system2:U0|system2_irq_mapper:irq_mapper" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 175
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system2:U0|altera_reset_controller:rst_controller" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 238
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system2:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system2:U0|altera_reset_controller:rst_controller_001" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/system2/system2.v Line: 301
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.11.14.15:09:13 Progress: Loading sldd6339449/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/db/ip/sldd6339449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 6
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 101 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/output_files/Lab22.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/hdl/DE0_Nano_SoC_top_level.vhd Line: 8
Info (21057): Implemented 1670 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 1483 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 5045 megabytes
    Info: Processing ended: Mon Nov 14 15:09:25 2022
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/osour/Desktop/EmbSys/Lab2.2/hw/quartus/output_files/Lab22.map.smsg.


