{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511989016092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511989016093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 17:56:55 2017 " "Processing started: Wed Nov 29 17:56:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511989016093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989016093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Topeira -c Topeira " "Command: quartus_map --read_settings_files=on --write_settings_files=off Topeira -c Topeira" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989016094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511989016428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511989016428 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Topeira.v(116) " "Verilog HDL information at Topeira.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511989031942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg Topeira.v(4) " "Verilog HDL Declaration information at Topeira.v(4): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511989031943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 Topeira.v(6) " "Verilog HDL Declaration information at Topeira.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511989031943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 Topeira.v(7) " "Verilog HDL Declaration information at Topeira.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511989031943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 Topeira.v(8) " "Verilog HDL Declaration information at Topeira.v(8): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511989031943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 Topeira.v(9) " "Verilog HDL Declaration information at Topeira.v(9): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511989031943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 Topeira.v(10) " "Verilog HDL Declaration information at Topeira.v(10): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511989031944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 Topeira.v(11) " "Verilog HDL Declaration information at Topeira.v(11): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511989031944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 Topeira.v(12) " "Verilog HDL Declaration information at Topeira.v(12): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1511989031944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Topeira.v 1 1 " "Found 1 design units, including 1 entities, in source file Topeira.v" { { "Info" "ISGN_ENTITY_NAME" "1 Topeira " "Found entity 1: Topeira" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989031949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989031949 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Topeira_Main.v " "Can't analyze file -- file Topeira_Main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1511989031950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989031951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989031951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "/home/brunoc/PROJETO_CL2/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989031952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989031952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file LCD_TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989031954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989031954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topeira " "Elaborating entity \"Topeira\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511989032053 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Topeira.v(90) " "Verilog HDL Case Statement warning at Topeira.v(90): incomplete case statement has no default case item" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 90 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511989032057 "|Topeira"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "casa_da_toupeira Topeira.v(86) " "Verilog HDL warning at Topeira.v(86): initial value for variable casa_da_toupeira should be constant" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 86 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1511989032057 "|Topeira"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ledg Topeira.v(86) " "Verilog HDL warning at Topeira.v(86): initial value for variable ledg should be constant" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 86 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1511989032057 "|Topeira"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "clock Topeira.v(116) " "Verilog HDL Event Control warning at Topeira.v(116): posedge or negedge of vector \"clock\" depends solely on its least-significant bit" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 116 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1511989032057 "|Topeira"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Topeira.v(124) " "Verilog HDL Case Statement warning at Topeira.v(124): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 124 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1511989032058 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Topeira.v(166) " "Verilog HDL assignment warning at Topeira.v(166): truncated value with size 32 to match size of target (27)" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511989032059 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Topeira.v(198) " "Verilog HDL assignment warning at Topeira.v(198): truncated value with size 32 to match size of target (4)" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511989032060 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Topeira.v(252) " "Verilog HDL assignment warning at Topeira.v(252): truncated value with size 32 to match size of target (4)" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511989032061 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Topeira.v(309) " "Verilog HDL assignment warning at Topeira.v(309): truncated value with size 8 to match size of target (7)" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511989032065 "|Topeira"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Topeira.v(297) " "Verilog HDL Case Statement warning at Topeira.v(297): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 297 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1511989032065 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Topeira.v(324) " "Verilog HDL assignment warning at Topeira.v(324): truncated value with size 8 to match size of target (7)" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511989032065 "|Topeira"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Topeira.v(339) " "Verilog HDL assignment warning at Topeira.v(339): truncated value with size 8 to match size of target (7)" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511989032066 "|Topeira"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Topeira.v(366) " "Verilog HDL Case Statement warning at Topeira.v(366): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 366 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1511989032067 "|Topeira"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Topeira.v(478) " "Verilog HDL Case Statement warning at Topeira.v(478): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 478 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1511989032068 "|Topeira"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "Topeira.v" "r0" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511989032153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u1 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u1\"" {  } { { "Topeira.v" "u1" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511989032154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(61) " "Verilog HDL assignment warning at LCD_TEST.v(61): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(69) " "Verilog HDL assignment warning at LCD_TEST.v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_TEST.v(96) " "Verilog HDL Case Statement warning at LCD_TEST.v(96): incomplete case statement has no default case item" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_TEST.v(147) " "Verilog HDL Case Statement warning at LCD_TEST.v(147): incomplete case statement has no default case item" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 147 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_TEST.v(198) " "Verilog HDL Case Statement warning at LCD_TEST.v(198): incomplete case statement has no default case item" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 198 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD_TEST.v(248) " "Verilog HDL Case Statement warning at LCD_TEST.v(248): incomplete case statement has no default case item" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 248 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA LCD_TEST.v(95) " "Verilog HDL Always Construct warning at LCD_TEST.v(95): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] LCD_TEST.v(95) " "Inferred latch for \"LUT_DATA\[0\]\" at LCD_TEST.v(95)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] LCD_TEST.v(95) " "Inferred latch for \"LUT_DATA\[1\]\" at LCD_TEST.v(95)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] LCD_TEST.v(95) " "Inferred latch for \"LUT_DATA\[2\]\" at LCD_TEST.v(95)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989032156 "|Topeira|LCD_TEST:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] LCD_TEST.v(95) " "Inferred latch for \"LUT_DATA\[3\]\" at LCD_TEST.v(95)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989032157 "|Topeira|LCD_TEST:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] LCD_TEST.v(95) " "Inferred latch for \"LUT_DATA\[4\]\" at LCD_TEST.v(95)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989032157 "|Topeira|LCD_TEST:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] LCD_TEST.v(95) " "Inferred latch for \"LUT_DATA\[5\]\" at LCD_TEST.v(95)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989032157 "|Topeira|LCD_TEST:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] LCD_TEST.v(95) " "Inferred latch for \"LUT_DATA\[6\]\" at LCD_TEST.v(95)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989032157 "|Topeira|LCD_TEST:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] LCD_TEST.v(95) " "Inferred latch for \"LUT_DATA\[7\]\" at LCD_TEST.v(95)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989032157 "|Topeira|LCD_TEST:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] LCD_TEST.v(95) " "Inferred latch for \"LUT_DATA\[8\]\" at LCD_TEST.v(95)" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989032157 "|Topeira|LCD_TEST:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u1\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u1\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511989032157 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Topeira.v" "Mod0" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 327 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989033095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Topeira.v" "Mod1" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 327 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989033095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Topeira.v" "Div2" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 327 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989033095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Topeira.v" "Div1" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 312 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989033095 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Topeira.v" "Div0" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 297 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989033095 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511989033095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 327 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511989034140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034140 ""}  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 327 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511989034140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9qo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9qo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9qo " "Found entity 1: lpm_divide_9qo" {  } { { "db/lpm_divide_9qo.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/lpm_divide_9qo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/alt_u_div_0af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_f0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_f0a " "Found entity 1: lpm_abs_f0a" {  } { { "db/lpm_abs_f0a.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/lpm_abs_f0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 327 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511989034591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034591 ""}  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 327 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511989034591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_soo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_soo " "Found entity 1: lpm_divide_soo" {  } { { "db/lpm_divide_soo.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/lpm_divide_soo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/lpm_abs_5v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 327 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511989034741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034742 ""}  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 327 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511989034742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cvo " "Found entity 1: lpm_divide_cvo" {  } { { "db/lpm_divide_cvo.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/lpm_divide_cvo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_7ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_7ag " "Found entity 1: abs_divider_7ag" {  } { { "db/abs_divider_7ag.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/abs_divider_7ag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 312 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511989034845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034845 ""}  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 312 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511989034845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 297 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511989034916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511989034916 ""}  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 297 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511989034916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62p " "Found entity 1: lpm_divide_62p" {  } { { "db/lpm_divide_62p.tdf" "" { Text "/home/brunoc/PROJETO_CL2/db/lpm_divide_62p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511989034970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989034970 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "89 " "Ignored 89 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "89 " "Ignored 89 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1511989035567 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1511989035567 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511989035581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511989035581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511989035581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511989035581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511989035581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511989035581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511989035581 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1511989035581 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1511989035581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[8\] " "Latch LCD_TEST:u1\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[3\]" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511989035595 ""}  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511989035595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[0\] " "Latch LCD_TEST:u1\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[4\]" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511989035595 ""}  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511989035595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[1\] " "Latch LCD_TEST:u1\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[5\]" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511989035595 ""}  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511989035595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[2\] " "Latch LCD_TEST:u1\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[5\]" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511989035596 ""}  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511989035596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[3\] " "Latch LCD_TEST:u1\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[5\]" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511989035596 ""}  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511989035596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[4\] " "Latch LCD_TEST:u1\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[1\] " "Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[1\]" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511989035596 ""}  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511989035596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[5\] " "Latch LCD_TEST:u1\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[5\]" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511989035596 ""}  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511989035596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[6\] " "Latch LCD_TEST:u1\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[5\]" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511989035596 ""}  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511989035596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_TEST:u1\|LUT_DATA\[7\] " "Latch LCD_TEST:u1\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_TEST:u1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal LCD_TEST:u1\|LUT_INDEX\[3\]" {  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1511989035596 ""}  } { { "LCD_TEST.v" "" { Text "/home/brunoc/PROJETO_CL2/LCD_TEST.v" 95 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1511989035596 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989040453 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989040453 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989040453 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989040453 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989040453 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989040453 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989040453 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511989040453 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1511989040453 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Topeira.v" "" { Text "/home/brunoc/PROJETO_CL2/Topeira.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511989040454 "|Topeira|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511989040454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511989040600 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511989043339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/brunoc/PROJETO_CL2/output_files/Topeira.map.smsg " "Generated suppressed messages file /home/brunoc/PROJETO_CL2/output_files/Topeira.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989043442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511989043736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511989043736 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2737 " "Implemented 2737 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511989043997 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511989043997 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1511989043997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2655 " "Implemented 2655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511989043997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511989043997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "997 " "Peak virtual memory: 997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511989044034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 17:57:24 2017 " "Processing ended: Wed Nov 29 17:57:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511989044034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511989044034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511989044034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511989044034 ""}
