sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
3.851712
instruction cache misses l1

  l1 cache instruction misses                                28340000

