

================================================================
== Vivado HLS Report for 'carre_do_carre'
================================================================
* Date:           Wed Jan 17 14:57:44 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.78|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         6|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     143|    140|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     56|
|Register         |        -|      -|      71|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     214|    196|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |carre_fmul_32ns_3bkb_U1  |carre_fmul_32ns_3bkb  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  38|          7|    1|          7|
    |e_blk_n    |   9|          2|    1|          2|
    |s_blk_n    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  56|         11|    3|         11|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   7|   0|    7|          0|
    |tmp_11_reg_86  |  32|   0|   32|          0|
    |val_reg_80     |  32|   0|   32|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  71|   0|   71|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | carre::do_carre | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | carre::do_carre | return value |
|carre_x         | out |   32|   ap_vld   |     carre_x     |    pointer   |
|carre_x_ap_vld  | out |    1|   ap_vld   |     carre_x     |    pointer   |
|e_dout          |  in |   32|   ap_fifo  |        e        |    pointer   |
|e_empty_n       |  in |    1|   ap_fifo  |        e        |    pointer   |
|e_read          | out |    1|   ap_fifo  |        e        |    pointer   |
|s_din           | out |   32|   ap_fifo  |        s        |    pointer   |
|s_full_n        |  in |    1|   ap_fifo  |        s        |    pointer   |
|s_write         | out |    1|   ap_fifo  |        s        |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

