# Hi there! I'm Shovan Roy ðŸ‘‹

## About Me
I am a **Validation Engineer** with a passion for ensuring the highest quality in system designs. My expertise lies in leveraging advanced verification methodologies to deliver robust solutions.

## Interests
- **SystemVerilog**: I love exploring its features and capabilities, especially in the context of hardware verification.
- **Verification Methodologies**: I enjoy learning about and implementing various methodologies to enhance the validation process.

## Skills
- SystemVerilog
- UVM (Universal Verification Methodology)
- Functional Verification
- Testbench Development
  
## Let's Connect!
Feel free to reach out to me at shovan_bd@yahoo.com or check out my repositories for more of my work!

Thanks for visiting my profile! ðŸ˜Š

