
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093538                       # Number of seconds simulated
sim_ticks                                 93538287000                       # Number of ticks simulated
final_tick                                93538287000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1555579                       # Simulator instruction rate (inst/s)
host_op_rate                                  2566440                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3250256789                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670024                       # Number of bytes of host memory used
host_seconds                                    28.78                       # Real time elapsed on the host
sim_insts                                    44767600                       # Number of instructions simulated
sim_ops                                      73858898                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1078336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1126016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       754624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          754624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            16849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11791                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11791                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             509738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           11528285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              12038022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        509738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           509738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8067541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8067541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8067541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            509738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          11528285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             20105564                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998403                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           232                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428522                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        187076574                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767600                       # Number of instructions committed
system.cpu.committedOps                      73858898                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334921                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246118                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334921                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564256                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004149                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729350                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993551                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823172                       # number of memory refs
system.cpu.num_load_insts                    20998396                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  187076574                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689975                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851855     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997424     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858898                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.958643                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            403.204495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.958643                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999677                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53712883                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53712883                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20939959                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20939959                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5791873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5791873                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26731832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26731832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26731832                       # number of overall hits
system.cpu.dcache.overall_hits::total        26731832                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        58444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58444                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        32903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32903                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        91347                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          91347                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        91347                       # number of overall misses
system.cpu.dcache.overall_misses::total         91347                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5337492500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5337492500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1901543500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1901543500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7239036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7239036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7239036000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7239036000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998403                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823179                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823179                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823179                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823179                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002783                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002783                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005649                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003406                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 91326.611799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91326.611799                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57792.404948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57792.404948                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79247.660022                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79247.660022                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79247.660022                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79247.660022                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        59867                       # number of writebacks
system.cpu.dcache.writebacks::total             59867                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        58444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        58444                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        32903                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32903                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        91347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        91347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        91347                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5279048500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5279048500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1868640500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1868640500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7147689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7147689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7147689000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7147689000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002783                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005649                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003406                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 90326.611799                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90326.611799                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56792.404948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56792.404948                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78247.660022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78247.660022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78247.660022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78247.660022                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66397                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.951570                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428522                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               948                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          62688.314346                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.951570                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857992                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857992                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427574                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427574                       # number of overall hits
system.cpu.icache.overall_hits::total        59427574                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          948                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           948                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          948                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            948                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          948                       # number of overall misses
system.cpu.icache.overall_misses::total           948                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    140196500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140196500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    140196500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140196500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    140196500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140196500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428522                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428522                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428522                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428522                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 147886.603376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 147886.603376                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 147886.603376                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 147886.603376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 147886.603376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 147886.603376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          820                       # number of writebacks
system.cpu.icache.writebacks::total               820                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          948                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          948                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          948                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          948                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          948                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          948                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    139248500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139248500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    139248500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139248500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    139248500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139248500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 146886.603376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 146886.603376                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 146886.603376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 146886.603376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 146886.603376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 146886.603376                       # average overall mshr miss latency
system.cpu.icache.replacements                    820                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.722051                       # Cycle average of tags in use
system.l2.tags.total_refs                      159438                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48421                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.292745                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.013131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.182198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        508.526722                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.993216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999457                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1324517                       # Number of tag accesses
system.l2.tags.data_accesses                  1324517                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        59867                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            59867                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          820                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              820                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             24822                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                24822                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1070                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1070                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                175                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          18276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18276                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   175                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 19346                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19521                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  175                       # number of overall hits
system.l2.overall_hits::cpu.data                19346                       # number of overall hits
system.l2.overall_hits::total                   19521                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             7011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7011                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              773                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        40168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           40168                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 773                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               47179                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47952                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                773                       # number of overall misses
system.l2.overall_misses::cpu.data              47179                       # number of overall misses
system.l2.overall_misses::total                 47952                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1547412000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1547412000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    135979000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    135979000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   4999465500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4999465500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     135979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    6546877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6682856500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    135979000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   6546877500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6682856500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        59867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        59867                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          820                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          820                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         24822                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24822                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        58444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         58444                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               948                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             66525                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67473                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              948                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            66525                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67473                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.867591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.867591                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.815401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.815401                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.687290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.687290                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.815401                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.709192                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.710684                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.815401                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.709192                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.710684                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 220712.023962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220712.023962                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 175910.737387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 175910.737387                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 124463.889166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124463.889166                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 175910.737387                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 138766.771233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 139365.542626                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 175910.737387                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 138766.771233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 139365.542626                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                45283                       # number of writebacks
system.l2.writebacks::total                     45283                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           74                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            74                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         7011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7011                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        40168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        40168                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          47179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         47179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47952                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1477302000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1477302000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    128249000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128249000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   4597785500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4597785500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    128249000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   6075087500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6203336500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    128249000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   6075087500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6203336500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.867591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.867591                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.815401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.815401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.687290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.687290                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.815401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.709192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.710684                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.815401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.709192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.710684                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 210712.023962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 210712.023962                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 165910.737387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 165910.737387                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 114463.889166                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114463.889166                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 165910.737387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 128766.771233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 129365.542626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 165910.737387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 128766.771233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 129365.542626                       # average overall mshr miss latency
system.l2.replacements                          47909                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4008.375999                       # Cycle average of tags in use
system.l3.tags.total_refs                       95286                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17616                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.409060                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        2.192139                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         34.096408                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3972.087451                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000535                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.008324                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.969748                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.978607                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3969                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    208300                       # Number of tag accesses
system.l3.tags.data_accesses                   208300                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        45283                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            45283                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                223                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   223                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst             28                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data          30107                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             30135                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                    28                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                 30330                       # number of demand (read+write) hits
system.l3.demand_hits::total                    30358                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                   28                       # number of overall hits
system.l3.overall_hits::cpu.data                30330                       # number of overall hits
system.l3.overall_hits::total                   30358                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6788                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6788                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          745                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        10061                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           10806                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 745                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               16849                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17594                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                745                       # number of overall misses
system.l3.overall_misses::cpu.data              16849                       # number of overall misses
system.l3.overall_misses::total                 17594                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1397839500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1397839500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    119452000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   3839814000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3959266000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     119452000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    5237653500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       5357105500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    119452000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   5237653500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      5357105500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        45283                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        45283                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           7011                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              7011                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          773                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        40168                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         40941                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               773                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             47179                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                47952                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              773                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            47179                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               47952                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.968193                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.968193                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.963777                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.250473                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.263941                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.963777                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.357129                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.366909                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.963777                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.357129                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.366909                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 205928.034767                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 205928.034767                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 160338.255034                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 381653.314780                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 366395.150842                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 160338.255034                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 310858.418897                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 304484.795953                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 160338.255034                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 310858.418897                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 304484.795953                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                11791                       # number of writebacks
system.l3.writebacks::total                     11791                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           56                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            56                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6788                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6788                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          745                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        10061                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        10806                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            745                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          16849                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17594                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           745                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         16849                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17594                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1329959500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1329959500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    112002000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3739204000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3851206000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    112002000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   5069163500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   5181165500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    112002000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   5069163500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   5181165500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.968193                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.968193                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.963777                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.250473                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.263941                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.963777                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.357129                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.366909                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.963777                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.357129                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.366909                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 195928.034767                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 195928.034767                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 150338.255034                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 371653.314780                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 356395.150842                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 150338.255034                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 300858.418897                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 294484.795953                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 150338.255034                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 300858.418897                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 294484.795953                       # average overall mshr miss latency
system.l3.replacements                          13520                       # number of replacements
system.membus.snoop_filter.tot_requests         30978                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10806                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11791                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1579                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6788                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6788                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10806                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        48558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        48558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  48558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1880640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1880640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1880640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17594                       # Request fanout histogram
system.membus.reqLayer2.occupancy            78178500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88005500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       159512                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        92039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            769                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          769                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             59392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       116941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          820                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10885                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24822                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          24822                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8081                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           948                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        58444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       249091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                251807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       113152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8089088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8202240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           61429                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3652736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           153724                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005002                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070551                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 152955     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    769      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             153724                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          140443000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1422000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         112198500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  93538287000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             40941                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        57074                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            3836                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             7011                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            7011                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        40941                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       143294                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      5967040                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           13520                       # Total snoops (count)
system.tol3bus.snoopTraffic                    754624                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           108862                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.124194                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.329804                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  95342     87.58%     87.58% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  13520     12.42%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             108862                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           92954000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          71928000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
