/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

//[File]            : conn_infra_bus_cr_on.h
//[Revision time]   : Fri Jul 16 22:05:40 2021
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_INFRA_BUS_CR_ON_REGS_H__
#define __CONN_INFRA_BUS_CR_ON_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_INFRA_BUS_CR_ON CR Definitions                     
//
//****************************************************************************

#define CONN_INFRA_BUS_CR_ON_BASE                              0x7C00E000

#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x000) // E000
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x004) // E004
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x008) // E008
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x00C) // E00C
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x010) // E010
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x014) // E014
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x018) // E018
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x01C) // E01C
#define CONN_INFRA_BUS_CR_ON_CONN_VON_IDLE_MASK_ADDR           (CONN_INFRA_BUS_CR_ON_BASE + 0x100) // E100
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_ADDR   (CONN_INFRA_BUS_CR_ON_BASE + 0x104) // E104
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_ADDR    (CONN_INFRA_BUS_CR_ON_BASE + 0x108) // E108
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_ADDR         (CONN_INFRA_BUS_CR_ON_BASE + 0x10C) // E10C
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x110) // E110
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_ADDR    (CONN_INFRA_BUS_CR_ON_BASE + 0x114) // E114
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_INFO_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x118) // E118
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_ADDR_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x11C) // E11C
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_WDATA_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x120) // E120
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x200) // E200
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_ADDR     (CONN_INFRA_BUS_CR_ON_BASE + 0x320) // E320
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x400) // E400
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x410) // E410
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x414) // E414
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x418) // E418
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x41C) // E41C
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x420) // E420
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x424) // E424
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x428) // E428
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x42C) // E42C
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x430) // E430
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x434) // E434
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x438) // E438
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x43C) // E43C
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x440) // E440
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x444) // E444
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x448) // E448
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_ADDR (CONN_INFRA_BUS_CR_ON_BASE + 0x44C) // E44C
#define CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_ADDR    (CONN_INFRA_BUS_CR_ON_BASE + 0xA00) // EA00
#define CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_ADDR    (CONN_INFRA_BUS_CR_ON_BASE + 0xA04) // EA04




/* =====================================================================================

  ---ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0 (0x1800E000 + 0x000)---

    cr_host_clock_group_ctrl_sc_axi_dcm_dis_en[0] - (RW)  xxx 
    cr_host_clock_group_ctrl_pllck_sel_no_spm[1] - (RW) enable DCM
    cr_host_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2] - (RW)  xxx 
    cr_host_ck_ctrl_clkoff_en[3] - (RW) DCM off mode
    cr_host_ck_ctrl_clkslow_en[4] - (RW) DCM slow mode
    cr_host_ck_ctrl_force_clkoff[5] - (RW) DCM force off
    cr_host_ck_ctrl_force_clkslow[6] - (RW) DCM force slow
    cr_host_ck_ctrl_force_on[7]  - (RW) DCM force free run
    cr_host_ck_ctrl_fsel[12..8]  - (RW) normal mode clk_out freq
                                     [12] = 1: div1
                                     [11] = 1: div2
                                     [10] = 1: div4
                                     [9] = 1: div8
                                     [8] = 1: div16
    cr_host_ck_ctrl_sfsel[17..13] - (RW) slow mode clk_out freq
                                     [17] = 1: div1
                                     [16] = 1: div2
                                     [15] = 1: div4
                                     [14] = 1: div8
                                     [13] = 1: div16
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_sfsel_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_sfsel_MASK 0x0003E000                // cr_host_ck_ctrl_sfsel[17..13]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_sfsel_SHFT 13
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_fsel_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_fsel_MASK 0x00001F00                // cr_host_ck_ctrl_fsel[12..8]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_fsel_SHFT 8
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_on_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_on_MASK 0x00000080                // cr_host_ck_ctrl_force_on[7]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_on_SHFT 7
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkslow_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkslow_MASK 0x00000040                // cr_host_ck_ctrl_force_clkslow[6]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkslow_SHFT 6
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkoff_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkoff_MASK 0x00000020                // cr_host_ck_ctrl_force_clkoff[5]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_force_clkoff_SHFT 5
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkslow_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkslow_en_MASK 0x00000010                // cr_host_ck_ctrl_clkslow_en[4]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkslow_en_SHFT 4
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkoff_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkoff_en_MASK 0x00000008                // cr_host_ck_ctrl_clkoff_en[3]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_ck_ctrl_clkoff_en_SHFT 3
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_MASK 0x00000004                // cr_host_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_SHFT 2
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_no_spm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_no_spm_MASK 0x00000002                // cr_host_clock_group_ctrl_pllck_sel_no_spm[1]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_pllck_sel_no_spm_SHFT 1
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_sc_axi_dcm_dis_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_sc_axi_dcm_dis_en_MASK 0x00000001                // cr_host_clock_group_ctrl_sc_axi_dcm_dis_en[0]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_0_cr_host_clock_group_ctrl_sc_axi_dcm_dis_en_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1 (0x1800E000 + 0x004)---

    cr_host_ck_dbc_ctrl_dbc_num[11..0] - (RW)  xxx 
    cr_host_ck_dbc_ctrl_dbc_en[12] - (RW)  xxx 
    ro_host_ck_dcm_idle[13]      - (RO)  xxx 
    ro_host_ck_rdy_on_dcm[14]    - (RO)  xxx 
    cr_host_ck_sc_axi_dcm_dis[15] - (RW)  xxx 
    cr_force_on_host_ck_dcm[16]  - (RW)  xxx 
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_force_on_host_ck_dcm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_force_on_host_ck_dcm_MASK 0x00010000                // cr_force_on_host_ck_dcm[16]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_force_on_host_ck_dcm_SHFT 16
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_sc_axi_dcm_dis_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_sc_axi_dcm_dis_MASK 0x00008000                // cr_host_ck_sc_axi_dcm_dis[15]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_sc_axi_dcm_dis_SHFT 15
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_rdy_on_dcm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_rdy_on_dcm_MASK 0x00004000                // ro_host_ck_rdy_on_dcm[14]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_rdy_on_dcm_SHFT 14
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_dcm_idle_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_dcm_idle_MASK 0x00002000                // ro_host_ck_dcm_idle[13]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ro_host_ck_dcm_idle_SHFT 13
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_en_MASK 0x00001000                // cr_host_ck_dbc_ctrl_dbc_en[12]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_en_SHFT 12
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_num_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_num_MASK 0x00000FFF                // cr_host_ck_dbc_ctrl_dbc_num[11..0]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_VON_BUS_GLUE_DCM_CTL_1_cr_host_ck_dbc_ctrl_dbc_num_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL (0x1800E000 + 0x008)---

    cr_conn_infra_vdnr_on_osc_ck_dcm_dis[0] - (RW) disable DCM
    cr_conn_infra_vdnr_on_host_osc_ck_dcm_dis[1] - (RW) disable DCM
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_host_osc_ck_dcm_dis_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_host_osc_ck_dcm_dis_MASK 0x00000002                // cr_conn_infra_vdnr_on_host_osc_ck_dcm_dis[1]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_host_osc_ck_dcm_dis_SHFT 1
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_osc_ck_dcm_dis_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_osc_ck_dcm_dis_MASK 0x00000001                // cr_conn_infra_vdnr_on_osc_ck_dcm_dis[0]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_ON_DCM_CTL_cr_conn_infra_vdnr_on_osc_ck_dcm_dis_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0 (0x1800E000 + 0x00C)---

    cr_conn_infra_hclk_clock_group_ctrl_sc_axi_dcm_dis_en[0] - (RW)  xxx 
    cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_no_spm[1] - (RW) enable DCM
    cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2] - (RW)  xxx 
    cr_conn_infra_hclk_ctrl_clkoff_en[3] - (RW) DCM off mode
    cr_conn_infra_hclk_ctrl_clkslow_en[4] - (RW) DCM slow mode
    cr_conn_infra_hclk_ctrl_force_clkoff[5] - (RW) DCM force off
    cr_conn_infra_hclk_ctrl_force_clkslow[6] - (RW) DCM force slow
    cr_conn_infra_hclk_ctrl_force_on[7] - (RW) DCM force free run
    cr_conn_infra_hclk_ctrl_fsel[12..8] - (RW) normal mode clk_out freq
                                     [12] = 1: div1
                                     [11] = 1: div2
                                     [10] = 1: div4
                                     [9] = 1: div8
                                     [8] = 1: div16
    cr_conn_infra_hclk_ctrl_sfsel[17..13] - (RW) slow mode clk_out freq
                                     [17] = 1: div1
                                     [16] = 1: div2
                                     [15] = 1: div4
                                     [14] = 1: div8
                                     [13] = 1: div16
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_sfsel_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_sfsel_MASK 0x0003E000                // cr_conn_infra_hclk_ctrl_sfsel[17..13]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_sfsel_SHFT 13
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_fsel_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_fsel_MASK 0x00001F00                // cr_conn_infra_hclk_ctrl_fsel[12..8]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_fsel_SHFT 8
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_on_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_on_MASK 0x00000080                // cr_conn_infra_hclk_ctrl_force_on[7]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_on_SHFT 7
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkslow_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkslow_MASK 0x00000040                // cr_conn_infra_hclk_ctrl_force_clkslow[6]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkslow_SHFT 6
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkoff_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkoff_MASK 0x00000020                // cr_conn_infra_hclk_ctrl_force_clkoff[5]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_force_clkoff_SHFT 5
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkslow_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkslow_en_MASK 0x00000010                // cr_conn_infra_hclk_ctrl_clkslow_en[4]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkslow_en_SHFT 4
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkoff_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkoff_en_MASK 0x00000008                // cr_conn_infra_hclk_ctrl_clkoff_en[3]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_ctrl_clkoff_en_SHFT 3
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_MASK 0x00000004                // cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_SHFT 2
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_no_spm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_no_spm_MASK 0x00000002                // cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_no_spm[1]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_pllck_sel_no_spm_SHFT 1
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_sc_axi_dcm_dis_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_sc_axi_dcm_dis_en_MASK 0x00000001                // cr_conn_infra_hclk_clock_group_ctrl_sc_axi_dcm_dis_en[0]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_0_cr_conn_infra_hclk_clock_group_ctrl_sc_axi_dcm_dis_en_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1 (0x1800E000 + 0x010)---

    cr_conn_infra_hclk_dbc_ctrl_dbc_num[11..0] - (RW)  xxx 
    cr_conn_infra_hclk_dbc_ctrl_dbc_en[12] - (RW)  xxx 
    ro_conn_infra_hclk_dcm_idle[13] - (RO)  xxx 
    ro_conn_infra_hclk_dcm_rdy_on[14] - (RO)  xxx 
    cr_conn_infra_hclk_sc_axi_dcm_dis[15] - (RW)  xxx 
    cr_force_on_conn_infra_hclk_dcm[16] - (RW)  xxx 
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_force_on_conn_infra_hclk_dcm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_force_on_conn_infra_hclk_dcm_MASK 0x00010000                // cr_force_on_conn_infra_hclk_dcm[16]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_force_on_conn_infra_hclk_dcm_SHFT 16
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_sc_axi_dcm_dis_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_sc_axi_dcm_dis_MASK 0x00008000                // cr_conn_infra_hclk_sc_axi_dcm_dis[15]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_sc_axi_dcm_dis_SHFT 15
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_rdy_on_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_rdy_on_MASK 0x00004000                // ro_conn_infra_hclk_dcm_rdy_on[14]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_rdy_on_SHFT 14
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_idle_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_idle_MASK 0x00002000                // ro_conn_infra_hclk_dcm_idle[13]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ro_conn_infra_hclk_dcm_idle_SHFT 13
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_en_MASK 0x00001000                // cr_conn_infra_hclk_dbc_ctrl_dbc_en[12]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_en_SHFT 12
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_num_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_num_MASK 0x00000FFF                // cr_conn_infra_hclk_dbc_ctrl_dbc_num[11..0]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_1_cr_conn_infra_hclk_dbc_ctrl_dbc_num_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2 (0x1800E000 + 0x014)---

    cr_forced_release_osc_clk_dcm[0] - (RW) disable DCM
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_cr_forced_release_osc_clk_dcm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_cr_forced_release_osc_clk_dcm_MASK 0x00000001                // cr_forced_release_osc_clk_dcm[0]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_2_cr_forced_release_osc_clk_dcm_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3 (0x1800E000 + 0x018)---

    cr_conn_infra_aclk_clock_group_ctrl_sc_axi_dcm_dis_en[0] - (RW)  xxx 
    cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_no_spm[1] - (RW) enable DCM
    cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2] - (RW)  xxx 
    cr_conn_infra_aclk_ctrl_clkoff_en[3] - (RW) DCM off mode
    cr_conn_infra_aclk_ctrl_clkslow_en[4] - (RW) DCM slow mode
    cr_conn_infra_aclk_ctrl_force_clkoff[5] - (RW) DCM force off
    cr_conn_infra_aclk_ctrl_force_clkslow[6] - (RW) DCM force slow
    cr_conn_infra_aclk_ctrl_force_on[7] - (RW) DCM force free run
    cr_conn_infra_aclk_ctrl_fsel[12..8] - (RW) normal mode clk_out freq
                                     [12] = 1: div1
                                     [11] = 1: div2
                                     [10] = 1: div4
                                     [9] = 1: div8
                                     [8] = 1: div16
    cr_conn_infra_aclk_ctrl_sfsel[17..13] - (RW) slow mode clk_out freq
                                     [17] = 1: div1
                                     [16] = 1: div2
                                     [15] = 1: div4
                                     [14] = 1: div8
                                     [13] = 1: div16
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_sfsel_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_sfsel_MASK 0x0003E000                // cr_conn_infra_aclk_ctrl_sfsel[17..13]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_sfsel_SHFT 13
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_fsel_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_fsel_MASK 0x00001F00                // cr_conn_infra_aclk_ctrl_fsel[12..8]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_fsel_SHFT 8
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_on_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_on_MASK 0x00000080                // cr_conn_infra_aclk_ctrl_force_on[7]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_on_SHFT 7
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkslow_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkslow_MASK 0x00000040                // cr_conn_infra_aclk_ctrl_force_clkslow[6]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkslow_SHFT 6
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkoff_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkoff_MASK 0x00000020                // cr_conn_infra_aclk_ctrl_force_clkoff[5]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_force_clkoff_SHFT 5
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkslow_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkslow_en_MASK 0x00000010                // cr_conn_infra_aclk_ctrl_clkslow_en[4]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkslow_en_SHFT 4
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkoff_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkoff_en_MASK 0x00000008                // cr_conn_infra_aclk_ctrl_clkoff_en[3]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_ctrl_clkoff_en_SHFT 3
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_MASK 0x00000004                // cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_SHFT 2
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_no_spm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_no_spm_MASK 0x00000002                // cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_no_spm[1]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_pllck_sel_no_spm_SHFT 1
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_sc_axi_dcm_dis_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_sc_axi_dcm_dis_en_MASK 0x00000001                // cr_conn_infra_aclk_clock_group_ctrl_sc_axi_dcm_dis_en[0]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_3_cr_conn_infra_aclk_clock_group_ctrl_sc_axi_dcm_dis_en_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4 (0x1800E000 + 0x01C)---

    cr_conn_infra_aclk_dbc_ctrl_dbc_num[11..0] - (RW)  xxx 
    cr_conn_infra_aclk_dbc_ctrl_dbc_en[12] - (RW)  xxx 
    ro_conn_infra_aclk_dcm_idle[13] - (RO)  xxx 
    ro_conn_infra_aclk_dcm_rdy_on[14] - (RO)  xxx 
    cr_conn_infra_aclk_sc_axi_dcm_dis[15] - (RW)  xxx 
    cr_force_on_conn_infra_aclk_dcm[16] - (RW)  xxx 
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_force_on_conn_infra_aclk_dcm_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_force_on_conn_infra_aclk_dcm_MASK 0x00010000                // cr_force_on_conn_infra_aclk_dcm[16]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_force_on_conn_infra_aclk_dcm_SHFT 16
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_sc_axi_dcm_dis_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_sc_axi_dcm_dis_MASK 0x00008000                // cr_conn_infra_aclk_sc_axi_dcm_dis[15]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_sc_axi_dcm_dis_SHFT 15
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_rdy_on_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_rdy_on_MASK 0x00004000                // ro_conn_infra_aclk_dcm_rdy_on[14]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_rdy_on_SHFT 14
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_idle_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_idle_MASK 0x00002000                // ro_conn_infra_aclk_dcm_idle[13]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ro_conn_infra_aclk_dcm_idle_SHFT 13
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_en_MASK 0x00001000                // cr_conn_infra_aclk_dbc_ctrl_dbc_en[12]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_en_SHFT 12
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_num_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_num_MASK 0x00000FFF                // cr_conn_infra_aclk_dbc_ctrl_dbc_num[11..0]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_VDNR_GLUE_DCM_CTL_4_cr_conn_infra_aclk_dbc_ctrl_dbc_num_SHFT 0

/* =====================================================================================

  ---CONN_VON_IDLE_MASK (0x1800E000 + 0x100)---

    cr_von_bus_idle_mask[31..0]  - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_VON_IDLE_MASK_cr_von_bus_idle_mask_ADDR CONN_INFRA_BUS_CR_ON_CONN_VON_IDLE_MASK_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_VON_IDLE_MASK_cr_von_bus_idle_mask_MASK 0xFFFFFFFF                // cr_von_bus_idle_mask[31..0]
#define CONN_INFRA_BUS_CR_ON_CONN_VON_IDLE_MASK_cr_von_bus_idle_mask_SHFT 0

/* =====================================================================================

  ---CONN_VON_BUS_IDLE_DEBOUNCE (0x1800E000 + 0x104)---

    cr_von_bus_idle_debounce[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_cr_von_bus_idle_debounce_ADDR CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_cr_von_bus_idle_debounce_MASK 0x0000001F                // cr_von_bus_idle_debounce[4..0]
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_IDLE_DEBOUNCE_cr_von_bus_idle_debounce_SHFT 0

/* =====================================================================================

  ---CONN_VON_BUS_TIMEOUT_CTRL (0x1800E000 + 0x108)---

    cr_conn_von_vdnr_glue_bus_timeout_en[0] - (RW)  xxx 
    cr_conn_von_vdnr_glue_bus_timeout_limit[8..1] - (RW)  xxx 
    cr_conn_von_vdnr_glue_bus_force_rdy_high[9] - (RW)  xxx 
    cr_conn_von_vdnr_glue_bus_timeout_clear[10] - (RW)  xxx 
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_timeout_clear_ADDR CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_timeout_clear_MASK 0x00000400                // cr_conn_von_vdnr_glue_bus_timeout_clear[10]
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_timeout_clear_SHFT 10
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_force_rdy_high_ADDR CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_force_rdy_high_MASK 0x00000200                // cr_conn_von_vdnr_glue_bus_force_rdy_high[9]
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_force_rdy_high_SHFT 9
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_timeout_limit_ADDR CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_timeout_limit_MASK 0x000001FE                // cr_conn_von_vdnr_glue_bus_timeout_limit[8..1]
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_timeout_limit_SHFT 1
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_timeout_en_ADDR CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_timeout_en_MASK 0x00000001                // cr_conn_von_vdnr_glue_bus_timeout_en[0]
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_CTRL_cr_conn_von_vdnr_glue_bus_timeout_en_SHFT 0

/* =====================================================================================

  ---CONN_VON_BUS_TIMEOUT (0x1800E000 + 0x10C)---

    conn_von_vdnr_glue_bus_timeout_irq[0] - (RO)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_conn_von_vdnr_glue_bus_timeout_irq_ADDR CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_conn_von_vdnr_glue_bus_timeout_irq_MASK 0x00000001                // conn_von_vdnr_glue_bus_timeout_irq[0]
#define CONN_INFRA_BUS_CR_ON_CONN_VON_BUS_TIMEOUT_conn_von_vdnr_glue_bus_timeout_irq_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_ON_BUS_TIMEOUT_CTRL (0x1800E000 + 0x110)---

    cr_conn_infra_vdnr_glue_on_bus_timeout_en[0] - (RW)  xxx 
    cr_conn_infra_vdnr_glue_on_bus_time_limit[8..1] - (RW)  xxx 
    cr_conn_infra_vdnr_glue_on_bus_force_rdy_high[9] - (RW)  xxx 
    cr_conn_infra_vdnr_glue_on_bus_timeout_clear[10] - (RW)  xxx 
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_timeout_clear_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_timeout_clear_MASK 0x00000400                // cr_conn_infra_vdnr_glue_on_bus_timeout_clear[10]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_timeout_clear_SHFT 10
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_force_rdy_high_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_force_rdy_high_MASK 0x00000200                // cr_conn_infra_vdnr_glue_on_bus_force_rdy_high[9]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_force_rdy_high_SHFT 9
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_time_limit_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_time_limit_MASK 0x000001FE                // cr_conn_infra_vdnr_glue_on_bus_time_limit[8..1]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_time_limit_SHFT 1
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_timeout_en_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_timeout_en_MASK 0x00000001                // cr_conn_infra_vdnr_glue_on_bus_timeout_en[0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_CTRL_cr_conn_infra_vdnr_glue_on_bus_timeout_en_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_ON_BUS_TIMEOUT (0x1800E000 + 0x114)---

    conn_infra_vdnr_glue_on_bus_timeout_irq[0] - (RO)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_conn_infra_vdnr_glue_on_bus_timeout_irq_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_conn_infra_vdnr_glue_on_bus_timeout_irq_MASK 0x00000001                // conn_infra_vdnr_glue_on_bus_timeout_irq[0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_conn_infra_vdnr_glue_on_bus_timeout_irq_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_ON_BUS_TIMEOUT_APB_INFO (0x1800E000 + 0x118)---

    conn_infra_vdnr_glue_on_bus_timeout_info[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_INFO_conn_infra_vdnr_glue_on_bus_timeout_info_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_INFO_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_INFO_conn_infra_vdnr_glue_on_bus_timeout_info_MASK 0xFFFFFFFF                // conn_infra_vdnr_glue_on_bus_timeout_info[31..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_INFO_conn_infra_vdnr_glue_on_bus_timeout_info_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_ON_BUS_TIMEOUT_APB_ADDR (0x1800E000 + 0x11C)---

    conn_infra_vdnr_glue_on_bus_timeout_addr[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_ADDR_conn_infra_vdnr_glue_on_bus_timeout_addr_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_ADDR_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_ADDR_conn_infra_vdnr_glue_on_bus_timeout_addr_MASK 0xFFFFFFFF                // conn_infra_vdnr_glue_on_bus_timeout_addr[31..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_ADDR_conn_infra_vdnr_glue_on_bus_timeout_addr_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_ON_BUS_TIMEOUT_APB_WDATA (0x1800E000 + 0x120)---

    conn_infra_vdnr_glue_on_bus_timeout_wdata[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_WDATA_conn_infra_vdnr_glue_on_bus_timeout_wdata_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_WDATA_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_WDATA_conn_infra_vdnr_glue_on_bus_timeout_wdata_MASK 0xFFFFFFFF                // conn_infra_vdnr_glue_on_bus_timeout_wdata[31..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_ON_BUS_TIMEOUT_APB_WDATA_conn_infra_vdnr_glue_on_bus_timeout_wdata_SHFT 0

/* =====================================================================================

  ---ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN (0x1800E000 + 0x200)---

    cr_conn_infra_apb_slv_access_detect_en[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_cr_conn_infra_apb_slv_access_detect_en_ADDR CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_cr_conn_infra_apb_slv_access_detect_en_MASK 0x00000001                // cr_conn_infra_apb_slv_access_detect_en[0]
#define CONN_INFRA_BUS_CR_ON_ADDR_CONN_INFRA_APB_SLV_ACCESS_DETECT_EN_cr_conn_infra_apb_slv_access_detect_en_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_CKSYS_CK_CTRL (0x1800E000 + 0x320)---

    cr_host_ck_request_hw_mode[0] - (RW)  xxx 
    cr_host_ck_request_sw_en[1]  - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_sw_en_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_sw_en_MASK 0x00000002                // cr_host_ck_request_sw_en[1]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_sw_en_SHFT 1
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_hw_mode_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_hw_mode_MASK 0x00000001                // cr_host_ck_request_hw_mode[0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_CKSYS_CK_CTRL_cr_host_ck_request_hw_mode_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID (0x1800E000 + 0x400)---

    cr_domain_id_remapping[3..0] - (RW)  xxx 
    cr_domain_id_remapping_dis[4] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_dis_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_dis_MASK 0x00000010                // cr_domain_id_remapping_dis[4]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_dis_SHFT 4
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_MASK 0x0000000F                // cr_domain_id_remapping[3..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_DOMAIN_ID_cr_domain_id_remapping_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF__1__0 (0x1800E000 + 0x410)---

    cr_pcie2ap_public_remapping_wf_0[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_wf_1[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_1_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_1_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_1[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_1_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_0_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_0_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_0[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__1__0_cr_pcie2ap_public_remapping_wf_0_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF__3__2 (0x1800E000 + 0x414)---

    cr_pcie2ap_public_remapping_wf_2[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_wf_3[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_3_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_3_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_3[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_3_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_2_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_2_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_2[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__3__2_cr_pcie2ap_public_remapping_wf_2_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF__5__4 (0x1800E000 + 0x418)---

    cr_pcie2ap_public_remapping_wf_4[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_wf_5[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_5_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_5_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_5[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_5_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_4_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_4_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_4[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__5__4_cr_pcie2ap_public_remapping_wf_4_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF__7__6 (0x1800E000 + 0x41C)---

    cr_pcie2ap_public_remapping_wf_6[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_wf_7[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_7_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_7_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_7[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_7_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_6_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_6_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_6[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__7__6_cr_pcie2ap_public_remapping_wf_6_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF__9__8 (0x1800E000 + 0x420)---

    cr_pcie2ap_public_remapping_wf_8[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_wf_9[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_9_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_9_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_9[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_9_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_8_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_8_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_8[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF__9__8_cr_pcie2ap_public_remapping_wf_8_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_11_10 (0x1800E000 + 0x424)---

    cr_pcie2ap_public_remapping_wf_a[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_wf_b[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_b_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_b_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_b[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_b_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_a_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_a_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_a[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_11_10_cr_pcie2ap_public_remapping_wf_a_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_13_12 (0x1800E000 + 0x428)---

    cr_pcie2ap_public_remapping_wf_c[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_wf_d[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_d_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_d_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_d[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_d_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_c_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_c_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_c[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_13_12_cr_pcie2ap_public_remapping_wf_c_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_WF_15_14 (0x1800E000 + 0x42C)---

    cr_pcie2ap_public_remapping_wf_e[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_wf_f[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_f_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_f_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_wf_f[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_f_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_e_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_e_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_wf_e[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_WF_15_14_cr_pcie2ap_public_remapping_wf_e_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT__1__0 (0x1800E000 + 0x430)---

    cr_pcie2ap_public_remapping_bt_0[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_bt_1[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_1_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_1_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_1[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_1_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_0_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_0_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_0[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__1__0_cr_pcie2ap_public_remapping_bt_0_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT__3__2 (0x1800E000 + 0x434)---

    cr_pcie2ap_public_remapping_bt_2[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_bt_3[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_3_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_3_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_3[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_3_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_2_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_2_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_2[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__3__2_cr_pcie2ap_public_remapping_bt_2_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT__5__4 (0x1800E000 + 0x438)---

    cr_pcie2ap_public_remapping_bt_4[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_bt_5[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_5_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_5_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_5[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_5_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_4_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_4_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_4[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__5__4_cr_pcie2ap_public_remapping_bt_4_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT__7__6 (0x1800E000 + 0x43C)---

    cr_pcie2ap_public_remapping_bt_6[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_bt_7[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_7_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_7_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_7[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_7_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_6_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_6_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_6[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__7__6_cr_pcie2ap_public_remapping_bt_6_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT__9__8 (0x1800E000 + 0x440)---

    cr_pcie2ap_public_remapping_bt_8[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_bt_9[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_9_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_9_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_9[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_9_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_8_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_8_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_8[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT__9__8_cr_pcie2ap_public_remapping_bt_8_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_11_10 (0x1800E000 + 0x444)---

    cr_pcie2ap_public_remapping_bt_a[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_bt_b[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_b_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_b_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_b[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_b_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_a_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_a_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_a[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_11_10_cr_pcie2ap_public_remapping_bt_a_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_13_12 (0x1800E000 + 0x448)---

    cr_pcie2ap_public_remapping_bt_c[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_bt_d[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_d_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_d_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_d[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_d_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_c_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_c_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_c[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_13_12_cr_pcie2ap_public_remapping_bt_c_SHFT 0

/* =====================================================================================

  ---CONN_INFRA_PCIE2AP_REMAP_BT_15_14 (0x1800E000 + 0x44C)---

    cr_pcie2ap_public_remapping_bt_e[15..0] - (RW)  xxx 
    cr_pcie2ap_public_remapping_bt_f[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_f_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_f_MASK 0xFFFF0000                // cr_pcie2ap_public_remapping_bt_f[31..16]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_f_SHFT 16
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_e_ADDR CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_ADDR
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_e_MASK 0x0000FFFF                // cr_pcie2ap_public_remapping_bt_e[15..0]
#define CONN_INFRA_BUS_CR_ON_CONN_INFRA_PCIE2AP_REMAP_BT_15_14_cr_pcie2ap_public_remapping_bt_e_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_AHB_GALS_CFG (0x1800E000 + 0xA00)---

    conn_infra_top2conn_gals_rx_rg_afifo_sync_sel[1..0] - (RW) specify synchronizer depth
                                     00: 2 stage
                                     01: 3 stage
                                     10: 4 stage
                                     11: 4 stage
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_conn_infra_top2conn_gals_rx_rg_afifo_sync_sel_ADDR CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_conn_infra_top2conn_gals_rx_rg_afifo_sync_sel_MASK 0x00000003                // conn_infra_top2conn_gals_rx_rg_afifo_sync_sel[1..0]
#define CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_CFG_conn_infra_top2conn_gals_rx_rg_afifo_sync_sel_SHFT 0

/* =====================================================================================

  ---ADDR_AP2CONN_AHB_GALS_DBG (0x1800E000 + 0xA04)---

    conn_infra_top2conn_gals_rx_debug_out[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_conn_infra_top2conn_gals_rx_debug_out_ADDR CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_ADDR
#define CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_conn_infra_top2conn_gals_rx_debug_out_MASK 0xFFFFFFFF                // conn_infra_top2conn_gals_rx_debug_out[31..0]
#define CONN_INFRA_BUS_CR_ON_ADDR_AP2CONN_AHB_GALS_DBG_conn_infra_top2conn_gals_rx_debug_out_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __CONN_INFRA_BUS_CR_ON_REGS_H__
