###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed May 19 21:28:28 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.145
  Slack Time                    0.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T0[14] v |                            | 0.029 |       |   0.029 |   -0.127 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.029 | 0.001 |   0.029 |   -0.126 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd2_4i_8b      | 0.037 | 0.027 |   0.056 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.037 | 0.000 |   0.056 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd2_2i_8b      | 0.125 | 0.087 |   0.143 |   -0.012 | 
     | sb_wide                           | out_3_0[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.145 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.125 | 0.002 |   0.145 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.148
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[9] v |                            | 0.031 |       |   0.029 |   -0.129 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.033 | 0.001 |   0.030 |   -0.128 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.034 | 0.029 |   0.059 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.034 | 0.000 |   0.059 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.126 | 0.086 |   0.145 |   -0.013 | 
     | sb_wide                           | out_3_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.148 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.126 | 0.003 |   0.148 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.148
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.032
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[4] v |                            | 0.036 |       |   0.032 |   -0.125 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.036 | 0.002 |   0.035 |   -0.123 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd2_4i_8b      | 0.030 | 0.026 |   0.061 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.030 | 0.000 |   0.061 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd2_2i_8b      | 0.130 | 0.084 |   0.145 |   -0.013 | 
     | sb_wide                          | out_3_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.148 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.130 | 0.003 |   0.148 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.148
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.027
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[8] v |                            | 0.028 |       |   0.027 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.029 | 0.003 |   0.030 |   -0.128 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.036 | 0.029 |   0.059 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.036 | 0.000 |   0.059 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.126 | 0.086 |   0.146 |   -0.013 | 
     | sb_wide                           | out_3_0[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.148 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.126 | 0.003 |   0.148 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.149
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[13] v |                            | 0.030 |       |   0.028 |   -0.130 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.031 | 0.003 |   0.031 |   -0.128 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_5 v -> ZN_5 ^     | nem_ohmux_invd2_4i_8b      | 0.037 | 0.029 |   0.060 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.037 | 0.000 |   0.060 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_2i_8b      | 0.127 | 0.085 |   0.145 |   -0.013 | 
     | sb_wide                           | out_3_0[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.149 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.128 | 0.003 |   0.149 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.149
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[11] v |                            | 0.030 |       |   0.028 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.031 | 0.003 |   0.031 |   -0.128 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd2_4i_8b      | 0.036 | 0.030 |   0.060 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.036 | 0.000 |   0.060 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_2i_8b      | 0.125 | 0.086 |   0.146 |   -0.012 | 
     | sb_wide                           | out_3_0[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.149 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.125 | 0.002 |   0.149 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.149
  Slack Time                    0.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T0[10] v |                            | 0.032 |       |   0.030 |   -0.129 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.032 | 0.002 |   0.032 |   -0.127 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd2_4i_8b      | 0.035 | 0.029 |   0.062 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.035 | 0.000 |   0.062 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd2_2i_8b      | 0.128 | 0.084 |   0.146 |   -0.013 | 
     | sb_wide                           | out_3_0[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.149 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.128 | 0.003 |   0.149 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.150
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T0[15] v |                            | 0.031 |       |   0.030 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.031 | 0.003 |   0.033 |   -0.128 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd2_4i_8b      | 0.035 | 0.029 |   0.061 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.035 | 0.000 |   0.061 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.126 | 0.086 |   0.147 |   -0.013 | 
     | sb_wide                           | out_3_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.150 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.126 | 0.003 |   0.150 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.150
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T0[12] v |                            | 0.031 |       |   0.030 |   -0.130 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.031 | 0.002 |   0.032 |   -0.128 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd2_4i_8b      | 0.038 | 0.030 |   0.062 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.038 | 0.000 |   0.062 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd2_2i_8b      | 0.127 | 0.085 |   0.147 |   -0.014 | 
     | sb_wide                           | out_3_0[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.150 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.128 | 0.004 |   0.150 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.151
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[13] v |                            | 0.032 |       |   0.031 |   -0.129 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.032 | 0.002 |   0.034 |   -0.127 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd2_4i_8b      | 0.034 | 0.029 |   0.062 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.034 | 0.000 |   0.062 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_2i_8b      | 0.126 | 0.086 |   0.148 |   -0.013 | 
     | sb_wide                           | out_3_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.151 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.126 | 0.002 |   0.151 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.152
  Slack Time                    0.162
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[5] v |                            | 0.040 |       |   0.035 |   -0.127 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.040 | 0.001 |   0.036 |   -0.126 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd2_4i_8b      | 0.031 | 0.029 |   0.065 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.031 | 0.000 |   0.065 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_2i_8b      | 0.130 | 0.084 |   0.149 |   -0.013 | 
     | sb_wide                          | out_3_0[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.152 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.130 | 0.003 |   0.152 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.153
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T1[1] v |                            | 0.038 |       |   0.032 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.006 |   0.038 |   -0.126 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.033 | 0.028 |   0.066 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.033 | 0.000 |   0.066 |   -0.097 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.129 | 0.084 |   0.150 |   -0.013 | 
     | sb_wide                          | out_3_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.153 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.129 | 0.003 |   0.153 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.153
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[3] v |                            | 0.041 |       |   0.035 |   -0.129 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.041 | 0.002 |   0.037 |   -0.126 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd2_4i_8b      | 0.030 | 0.028 |   0.066 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.030 | 0.000 |   0.066 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_2i_8b      | 0.132 | 0.084 |   0.150 |   -0.013 | 
     | sb_wide                          | out_3_0[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.153 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.132 | 0.003 |   0.153 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[1] v |                            | 0.037 |       |   0.031 |   -0.132 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.006 |   0.037 |   -0.126 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.033 | 0.025 |   0.063 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.033 | 0.000 |   0.063 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.134 | 0.086 |   0.149 |   -0.015 | 
     | sb_wide                          | out_3_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.154 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.134 | 0.005 |   0.154 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[0] v |                            | 0.038 |       |   0.036 |   -0.128 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.001 |   0.037 |   -0.127 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.034 | 0.029 |   0.066 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.034 | 0.000 |   0.066 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.129 | 0.085 |   0.150 |   -0.013 | 
     | sb_wide                          | out_3_1[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.154 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.129 | 0.003 |   0.154 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.154
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[7] v |                            | 0.038 |       |   0.036 |   -0.128 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.001 |   0.036 |   -0.127 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd2_4i_8b      | 0.033 | 0.029 |   0.065 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.033 | 0.000 |   0.065 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_2i_8b      | 0.127 | 0.086 |   0.151 |   -0.013 | 
     | sb_wide                          | out_3_1[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.154 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.127 | 0.003 |   0.154 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S2_T0[2] v |                            | 0.042 |        |   0.036 |   -0.129 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.043 | -0.000 |   0.036 |   -0.129 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd2_4i_8b      | 0.032 |  0.030 |   0.065 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.032 |  0.000 |   0.065 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_2i_8b      | 0.133 |  0.085 |   0.151 |   -0.014 | 
     | sb_wide                          | out_3_0[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.155 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.133 |  0.004 |   0.155 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[6] v |                            | 0.039 |       |   0.034 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.040 | 0.000 |   0.034 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd2_4i_8b      | 0.035 | 0.031 |   0.066 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.035 | 0.000 |   0.066 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.131 | 0.085 |   0.151 |   -0.014 | 
     | sb_wide                          | out_3_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.155 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.131 | 0.004 |   0.155 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.155
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T1[3] v |                            | 0.037 |       |   0.031 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.002 |   0.032 |   -0.133 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd2_4i_8b      | 0.040 | 0.033 |   0.065 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.040 | 0.000 |   0.065 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_2i_8b      | 0.127 | 0.087 |   0.152 |   -0.013 | 
     | sb_wide                          | out_3_1[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.155 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.128 | 0.003 |   0.155 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.156
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[0] v |                            | 0.042 |       |   0.035 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.043 | 0.002 |   0.037 |   -0.129 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.032 | 0.030 |   0.067 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.032 | 0.000 |   0.067 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.133 | 0.086 |   0.152 |   -0.014 | 
     | sb_wide                          | out_3_0[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.156 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.133 | 0.004 |   0.156 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.156
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[1] v |                            | 0.041 |       |   0.037 |   -0.130 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.041 | 0.002 |   0.039 |   -0.128 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.035 | 0.028 |   0.067 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.035 | 0.000 |   0.067 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.130 | 0.086 |   0.153 |   -0.013 | 
     | sb_wide                          | out_0_3[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.156 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.130 | 0.003 |   0.156 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.156
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S1_T3[2] v |                            | 0.043 |        |   0.037 |   -0.129 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.043 | -0.001 |   0.037 |   -0.130 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd2_4i_8b      | 0.035 |  0.030 |   0.067 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.035 |  0.000 |   0.067 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_2i_8b      | 0.130 |  0.086 |   0.153 |   -0.013 | 
     | sb_wide                          | out_0_3[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.156 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.131 |  0.003 |   0.156 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.157
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[7] v |                            | 0.042 |       |   0.035 |   -0.132 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.043 | 0.003 |   0.038 |   -0.129 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd2_4i_8b      | 0.032 | 0.030 |   0.068 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.032 | 0.000 |   0.068 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_2i_8b      | 0.132 | 0.085 |   0.153 |   -0.014 | 
     | sb_wide                          | out_3_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.157 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.132 | 0.004 |   0.157 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.157
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S1_T3[8] v |                            | 0.039 |        |   0.034 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.040 | -0.001 |   0.033 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.036 |  0.032 |   0.066 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.036 |  0.000 |   0.066 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.133 |  0.087 |   0.153 |   -0.014 | 
     | sb_wide                           | out_0_3[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.157 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.134 |  0.004 |   0.157 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[9] v |                            | 0.037 |       |   0.033 |   -0.135 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.038 | 0.003 |   0.036 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.038 | 0.030 |   0.066 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.038 | 0.000 |   0.066 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.133 | 0.088 |   0.154 |   -0.014 | 
     | sb_wide                           | out_0_3[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.158 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.133 | 0.004 |   0.158 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.158
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[15] v |                            | 0.039 |       |   0.034 |   -0.135 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.039 | 0.005 |   0.038 |   -0.130 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_7 v -> ZN_7 ^     | nem_ohmux_invd2_4i_8b      | 0.035 | 0.030 |   0.068 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.035 | 0.000 |   0.068 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd2_2i_8b      | 0.131 | 0.086 |   0.154 |   -0.014 | 
     | sb_wide                           | out_0_3[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.158 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.132 | 0.004 |   0.158 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T1[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T1[2] v |                            | 0.041 |       |   0.033 |   -0.135 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.042 | 0.005 |   0.038 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd2_4i_8b      | 0.036 | 0.032 |   0.070 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.036 | 0.000 |   0.070 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd2_2i_8b      | 0.126 | 0.086 |   0.156 |   -0.013 | 
     | sb_wide                          | out_3_1[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.126 | 0.003 |   0.159 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[10] v |                            | 0.041 |       |   0.035 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.041 | 0.001 |   0.037 |   -0.132 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_2 v -> ZN_2 ^     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.030 |   0.066 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.039 | 0.000 |   0.066 |   -0.103 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd2_2i_8b      | 0.133 | 0.089 |   0.155 |   -0.014 | 
     | sb_wide                           | out_0_3[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.134 | 0.004 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[4] v |                            | 0.038 |       |   0.035 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.038 | 0.001 |   0.036 |   -0.133 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd2_4i_8b      | 0.038 | 0.033 |   0.069 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.038 | 0.000 |   0.069 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd2_2i_8b      | 0.126 | 0.087 |   0.157 |   -0.012 | 
     | sb_wide                          | out_3_1[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.126 | 0.002 |   0.159 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[12] v |                            | 0.038 |       |   0.034 |   -0.136 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.039 | 0.002 |   0.035 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd2_4i_8b      | 0.038 | 0.033 |   0.068 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.038 | 0.000 |   0.068 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd2_2i_8b      | 0.132 | 0.088 |   0.156 |   -0.013 | 
     | sb_wide                           | out_0_3[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.132 | 0.003 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[14] v |                            | 0.038 |       |   0.033 |   -0.136 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.039 | 0.002 |   0.035 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_6 v -> ZN_6 ^     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.032 |   0.067 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.039 | 0.000 |   0.067 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd2_2i_8b      | 0.128 | 0.089 |   0.156 |   -0.013 | 
     | sb_wide                           | out_0_3[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.159 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.128 | 0.003 |   0.159 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.159
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S1_T3[0] v |                            | 0.043 |        |   0.038 |   -0.132 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.043 | -0.000 |   0.038 |   -0.132 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.036 |  0.031 |   0.069 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.036 |  0.000 |   0.069 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.132 |  0.087 |   0.156 |   -0.014 | 
     | sb_wide                          | out_0_3[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.159 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.133 |  0.004 |   0.159 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[6] v |                            | 0.042 |       |   0.037 |   -0.133 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.042 | 0.002 |   0.039 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd2_4i_8b      | 0.036 | 0.032 |   0.072 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.036 | 0.000 |   0.072 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.125 | 0.086 |   0.157 |   -0.012 | 
     | sb_wide                          | out_3_1[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.160 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.125 | 0.002 |   0.160 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[6] v |                            | 0.045 |       |   0.038 |   -0.132 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.046 | 0.002 |   0.040 |   -0.130 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd2_4i_8b      | 0.033 | 0.032 |   0.071 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.033 | 0.000 |   0.071 |   -0.098 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd2_2i_8b      | 0.130 | 0.085 |   0.157 |   -0.013 | 
     | sb_wide                          | out_0_3[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.160 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.131 | 0.003 |   0.160 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.160
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[7] v |                            | 0.043 |       |   0.037 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.044 | 0.002 |   0.039 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_7 v -> ZN_7 ^    | nem_ohmux_invd2_4i_8b      | 0.032 | 0.032 |   0.071 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.032 | 0.000 |   0.071 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd2_2i_8b      | 0.132 | 0.085 |   0.156 |   -0.014 | 
     | sb_wide                          | out_0_3[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.160 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.132 | 0.004 |   0.160 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[3] v |                            | 0.043 |       |   0.037 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.044 | 0.002 |   0.039 |   -0.132 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd2_4i_8b      | 0.036 | 0.032 |   0.071 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.036 | 0.000 |   0.071 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd2_2i_8b      | 0.128 | 0.088 |   0.158 |   -0.013 | 
     | sb_wide                          | out_0_3[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.161 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.128 | 0.003 |   0.161 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[4] v |                            | 0.043 |       |   0.038 |   -0.133 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.043 | 0.001 |   0.039 |   -0.132 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd2_4i_8b      | 0.036 | 0.033 |   0.071 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.036 | 0.000 |   0.071 |   -0.100 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd2_2i_8b      | 0.131 | 0.086 |   0.158 |   -0.013 | 
     | sb_wide                          | out_0_3[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.161 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.131 | 0.003 |   0.161 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.161
  Slack Time                    0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T3[11] v |                            | 0.038 |       |   0.034 |   -0.138 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.039 | 0.003 |   0.037 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_0_3_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd2_4i_8b      | 0.039 | 0.033 |   0.070 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.039 | 0.000 |   0.070 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_2i_8b      | 0.132 | 0.088 |   0.157 |   -0.014 | 
     | sb_wide                           | out_0_3[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.161 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.132 | 0.004 |   0.161 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.163
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.038
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[5] v |                            | 0.044 |       |   0.038 |   -0.135 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.044 | 0.003 |   0.041 |   -0.132 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd2_4i_8b      | 0.039 | 0.031 |   0.071 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.039 | 0.000 |   0.071 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_2i_8b      | 0.131 | 0.088 |   0.160 |   -0.013 | 
     | sb_wide                          | out_0_3[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.163 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.132 | 0.003 |   0.163 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T0[8] v |                            | 0.042 |       |   0.036 |   -0.138 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.043 | 0.004 |   0.039 |   -0.135 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I1_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.036 | 0.033 |   0.072 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.036 | 0.000 |   0.072 |   -0.102 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.085 |   0.157 |   -0.017 | 
     | sb_wide                           | out_2_0[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.164 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.147 | 0.007 |   0.164 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T1[13] v |                            | 0.032 |       |   0.031 |   -0.142 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.032 | 0.002 |   0.034 |   -0.140 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I1_5 v -> ZN_5 ^     | nem_ohmux_invd2_4i_8b      | 0.036 | 0.029 |   0.062 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.036 | 0.000 |   0.062 |   -0.111 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_2i_8b      | 0.155 | 0.092 |   0.154 |   -0.020 | 
     | sb_wide                           | out_0_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.164 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.156 | 0.010 |   0.164 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T0[9] v |                            | 0.044 |       |   0.037 |   -0.137 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.045 | 0.005 |   0.041 |   -0.133 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15 | I1_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.035 | 0.031 |   0.073 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.035 | 0.000 |   0.073 |   -0.101 | 
     | sb_wide/sb_unq1_mux_gate_2_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.149 | 0.084 |   0.156 |   -0.017 | 
     | sb_wide                           | out_2_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.164 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.150 | 0.007 |   0.164 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T4[9] v |                            | 0.026 |       |   0.026 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.027 | 0.001 |   0.027 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.046 | 0.032 |   0.060 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.046 | 0.001 |   0.060 |   -0.114 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.147 | 0.097 |   0.157 |   -0.017 | 
     | sb_wide                           | out_3_4[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.164 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.148 | 0.007 |   0.164 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.164
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.037
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T1[5] v |                            | 0.041 |       |   0.037 |   -0.137 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.041 | 0.004 |   0.041 |   -0.134 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd2_4i_8b      | 0.038 | 0.034 |   0.075 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.038 | 0.000 |   0.075 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_1_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd2_2i_8b      | 0.129 | 0.086 |   0.161 |   -0.013 | 
     | sb_wide                          | out_3_1[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.164 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.129 | 0.003 |   0.164 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.165
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[13] v |                            | 0.031 |        |   0.029 |   -0.146 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.032 |  0.004 |   0.033 |   -0.142 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_5 v -> ZN_5 ^     | nem_ohmux_invd2_4i_8b      | 0.033 |  0.027 |   0.060 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.033 |  0.000 |   0.060 |   -0.115 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd2_2i_8b      | 0.021 |  0.020 |   0.080 |   -0.095 | 
     | sb_wide                           | out_1_3[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.071 |   -0.105 | 
     | FE_OFC192_out_BUS16_S1_T3_13      |                      | BUFFD2BWP40                | 0.023 | -0.009 |   0.071 |   -0.105 | 
     | FE_OFC192_out_BUS16_S1_T3_13      | I v -> Z v           | BUFFD2BWP40                | 0.122 |  0.085 |   0.155 |   -0.020 | 
     |                                   |                      | pe_tile_new_unq1           | 0.124 |  0.010 |   0.165 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[12] v |                            | 0.030 |        |   0.028 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.031 |  0.003 |   0.031 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd2_4i_8b      | 0.038 |  0.027 |   0.058 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.038 |  0.000 |   0.058 |   -0.118 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd2_2i_8b      | 0.024 |  0.022 |   0.080 |   -0.095 | 
     | sb_wide                           | out_1_3[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.071 |   -0.105 | 
     | FE_OFC186_out_BUS16_S1_T3_12      |                      | BUFFD2BWP40                | 0.026 | -0.010 |   0.071 |   -0.105 | 
     | FE_OFC186_out_BUS16_S1_T3_12      | I v -> Z v           | BUFFD2BWP40                | 0.122 |  0.086 |   0.156 |   -0.020 | 
     |                                   |                      | pe_tile_new_unq1           | 0.123 |  0.010 |   0.166 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.028
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[8] v |                            | 0.030 |        |   0.028 |   -0.148 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.030 |  0.004 |   0.032 |   -0.144 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.036 |  0.028 |   0.060 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.036 |  0.000 |   0.060 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.021 |  0.021 |   0.081 |   -0.095 | 
     | sb_wide                           | out_1_3[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.072 |   -0.104 | 
     | FE_OFC195_out_BUS16_S1_T3_8       |                     | BUFFD2BWP40                | 0.023 | -0.009 |   0.072 |   -0.104 | 
     | FE_OFC195_out_BUS16_S1_T3_8       | I v -> Z v          | BUFFD2BWP40                | 0.122 |  0.084 |   0.156 |   -0.020 | 
     |                                   |                     | pe_tile_new_unq1           | 0.123 |  0.010 |   0.166 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.166
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.029
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[11] v |                            | 0.032 |        |   0.029 |   -0.147 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 |                      | nem_ohmux_invd2_4i_8b      | 0.032 |  0.004 |   0.033 |   -0.143 | 
     | sb_wide/sb_unq1_side_sel_1_3_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd2_4i_8b      | 0.038 |  0.027 |   0.060 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 |                      | nem_ohmux_invd2_2i_8b      | 0.038 |  0.000 |   0.060 |   -0.116 | 
     | sb_wide/sb_unq1_mux_gate_1_3_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd2_2i_8b      | 0.024 |  0.021 |   0.080 |   -0.096 | 
     | sb_wide                           | out_1_3[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.071 |   -0.105 | 
     | FE_OFC189_out_BUS16_S1_T3_11      |                      | BUFFD2BWP40                | 0.027 | -0.009 |   0.071 |   -0.105 | 
     | FE_OFC189_out_BUS16_S1_T3_11      | I v -> Z v           | BUFFD2BWP40                | 0.121 |  0.085 |   0.156 |   -0.020 | 
     |                                   |                      | pe_tile_new_unq1           | 0.123 |  0.010 |   0.166 |   -0.010 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.038
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S1_T1[9] v |                            | 0.050 |       |   0.037 |   -0.139 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 |                     | nem_ohmux_invd2_4i_8b      | 0.054 | 0.008 |   0.046 |   -0.131 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15 | I1_1 v -> ZN_1 ^    | nem_ohmux_invd2_4i_8b      | 0.034 | 0.032 |   0.078 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 |                     | nem_ohmux_invd2_2i_8b      | 0.034 | 0.000 |   0.078 |   -0.099 | 
     | sb_wide/sb_unq1_mux_gate_3_1_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd2_2i_8b      | 0.130 | 0.086 |   0.164 |   -0.013 | 
     | sb_wide                           | out_3_1[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.167 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.130 | 0.003 |   0.167 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.167
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T2[0] v |                            | 0.039 |       |   0.031 |   -0.146 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd2_4i_8b      | 0.041 | 0.008 |   0.039 |   -0.139 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I1_0 v -> ZN_0 ^    | nem_ohmux_invd2_4i_8b      | 0.037 | 0.028 |   0.067 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd2_2i_8b      | 0.037 | 0.000 |   0.067 |   -0.110 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd2_2i_8b      | 0.153 | 0.091 |   0.158 |   -0.019 | 
     | sb_wide                          | out_0_2[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.167 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.155 | 0.009 |   0.167 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 

