{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1691561126886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1691561126888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 09 13:05:25 2023 " "Processing started: Wed Aug 09 13:05:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1691561126888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1691561126888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1691561126888 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1691561127560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/quartus/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691561127643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691561127643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 secgen " "Found entity 1: secgen" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691561127673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691561127673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/hexled.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/hexled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexled " "Found entity 1: hexled" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/hexled.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/hexled.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691561127703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691561127703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full " "Found entity 1: full" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691561127731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691561127731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1691561127760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1691561127760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1691561127817 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[9..6\] wrapper.sv(7) " "Output port \"GPIO_0\[9..6\]\" at wrapper.sv(7) has no driver" {  } { { "wrapper.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/quartus/wrapper.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1691561127820 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full full:full_dut " "Elaborating entity \"full\" for hierarchy \"full:full_dut\"" {  } { { "wrapper.sv" "full_dut" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/quartus/wrapper.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1691561127869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secgen full:full_dut\|secgen:secgen_dut " "Elaborating entity \"secgen\" for hierarchy \"full:full_dut\|secgen:secgen_dut\"" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv" "secgen_dut" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1691561127890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 secgen.sv(11) " "Verilog HDL assignment warning at secgen.sv(11): truncated value with size 32 to match size of target (26)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691561127900 "|wrapper|full:full_dut|secgen:secgen_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 secgen.sv(12) " "Verilog HDL assignment warning at secgen.sv(12): truncated value with size 32 to match size of target (26)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691561127900 "|wrapper|full:full_dut|secgen:secgen_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 secgen.sv(13) " "Verilog HDL assignment warning at secgen.sv(13): truncated value with size 32 to match size of target (26)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/secgen.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691561127900 "|wrapper|full:full_dut|secgen:secgen_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm full:full_dut\|fsm:fsm_dut " "Elaborating entity \"fsm\" for hierarchy \"full:full_dut\|fsm:fsm_dut\"" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv" "fsm_dut" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1691561127915 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm.sv(33) " "Verilog HDL assignment warning at fsm.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691561127929 "|wrapper|full:full_dut|fsm:fsm_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm.sv(34) " "Verilog HDL assignment warning at fsm.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691561127929 "|wrapper|full:full_dut|fsm:fsm_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm.sv(36) " "Verilog HDL assignment warning at fsm.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691561127929 "|wrapper|full:full_dut|fsm:fsm_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm.sv(37) " "Verilog HDL assignment warning at fsm.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691561127929 "|wrapper|full:full_dut|fsm:fsm_dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fsm.sv(39) " "Verilog HDL assignment warning at fsm.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/fsm.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1691561127929 "|wrapper|full:full_dut|fsm:fsm_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexled full:full_dut\|hexled:hexled_dut " "Elaborating entity \"hexled\" for hierarchy \"full:full_dut\|hexled:hexled_dut\"" {  } { { "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv" "hexled_dut" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/src/full.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1691561127944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/quartus/wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691561128472 "|wrapper|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/quartus/wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691561128472 "|wrapper|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/quartus/wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691561128472 "|wrapper|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "wrapper.sv" "" { Text "//wsl.localhost/Ubuntu/home/chienhoang/lab5/traffic_lights/ex01/quartus/wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1691561128472 "|wrapper|GPIO_0[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1691561128472 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1691561128563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1691561128977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1691561128977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1691561129114 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1691561129114 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1691561129114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1691561129114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1691561129159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 09 13:05:29 2023 " "Processing ended: Wed Aug 09 13:05:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1691561129159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1691561129159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1691561129159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1691561129159 ""}
