{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644942706576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644942706576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 15 08:31:46 2022 " "Processing started: Tue Feb 15 08:31:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644942706576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644942706576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AvengersLab5 -c AvengersLab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AvengersLab5 -c AvengersLab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644942706576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644942706874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644942706874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myPack " "Found design unit 1: myPack" {  } { { "mypack.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Avengers Lab 5/mypack.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644942712565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644942712565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AvengersLab5-structure " "Found design unit 1: AvengersLab5-structure" {  } { { "main_entity.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Avengers Lab 5/main_entity.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644942712565 ""} { "Info" "ISGN_ENTITY_NAME" "1 AvengersLab5 " "Found entity 1: AvengersLab5" {  } { { "main_entity.vhd" "" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Avengers Lab 5/main_entity.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644942712565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644942712565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AvengersLab5 " "Elaborating entity \"AvengersLab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644942712580 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ClkDiv clockDivider " "Node instance \"ClkDiv\" instantiates undefined entity \"clockDivider\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "main_entity.vhd" "ClkDiv" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Avengers Lab 5/main_entity.vhd" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1644942712614 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Count oneDigitCounter " "Node instance \"Count\" instantiates undefined entity \"oneDigitCounter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "main_entity.vhd" "Count" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Avengers Lab 5/main_entity.vhd" 20 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1644942712614 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SvnSeg sevenSegDec " "Node instance \"SvnSeg\" instantiates undefined entity \"sevenSegDec\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "main_entity.vhd" "SvnSeg" { Text "C:/Users/lnguyen5/OneDrive - Seattle University/Desktop/2210/Avengers Lab 5/main_entity.vhd" 23 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1644942712614 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644942712692 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 15 08:31:52 2022 " "Processing ended: Tue Feb 15 08:31:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644942712692 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644942712692 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644942712692 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644942712692 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644942713256 ""}
