#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan 14 12:19:30 2025
# Process ID: 9060
# Current directory: C:/Users/VLSI_22/Desktop/242221029/array_multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent532 C:\Users\VLSI_22\Desktop\242221029\array_multiplier\array_multiplier.xpr
# Log file: C:/Users/VLSI_22/Desktop/242221029/array_multiplier/vivado.log
# Journal file: C:/Users/VLSI_22/Desktop/242221029/array_multiplier\vivado.jou
# Running On: vlsilab22-nitdelhi-ac-in, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 16833 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multplier_tb_behav.wcfg
source array_multplier_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
open_run synth_1 -name synth_1
report_power -name {power_1}
create_clock -period 10.000 -name virtual -waveform {0.000 5.000}
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
file mkdir C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new
close [ open C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new/const.xdc
set_property target_constrs_file C:/Users/VLSI_22/Desktop/242221029/array_multiplier/array_multiplier.srcs/constrs_1/new/const.xdc [current_fileset -constrset]
save_constraints -force
synth_design -rtl -rtl_skip_mlo -name rtl_1
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_power -name {power_2}
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property is_loc_fixed true [get_ports [list  {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property is_loc_fixed true [get_ports [list  {z[7]} {z[6]} {z[5]} {z[4]} {z[3]} {z[2]} {z[1]} {z[0]}]]
set_property is_loc_fixed true [get_ports [list  {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property is_loc_fixed true [get_ports [list  {A[3]} {A[2]} {A[1]} {A[0]}]]
save_constraints
close_sim
