$date
	Sun Oct 23 00:08:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#353074
b10100 &
b10100 %
1$
b10100 !
1"
#353075
0"
#353078
b1010 &
b1010 %
#353082
b101 &
b101 %
#353086
b10000 &
b10000 %
#353090
b1000 &
b1000 %
#353094
b100 &
b100 %
#353098
b10 &
b10 %
#353102
b1 &
1#
b1 %
#353106
b0 &
b0 %
0#
0$
#1385181
b11001 !
1"
#1385182
b11001 &
b11001 %
1$
#1385183
0"
#1385186
b1001100 &
b1001100 %
#1385190
b100110 &
b100110 %
#1385194
b10011 &
b10011 %
#1385198
b111010 &
b111010 %
#1385202
b11101 &
b11101 %
#1385206
b1011000 &
b1011000 %
#1385210
b101100 &
b101100 %
#1385214
b10110 &
b10110 %
#1385218
b1011 &
b1011 %
#1385222
b100010 &
b100010 %
#1385226
b10001 &
b10001 %
#1385230
b110100 &
b110100 %
#1385234
b11010 &
b11010 %
#1385238
b1101 &
b1101 %
#1385242
b101000 &
b101000 %
#1385246
b10100 &
b10100 %
#1385250
b1010 &
b1010 %
#1385254
b101 &
b101 %
#1385258
b10000 &
b10000 %
#1385262
b1000 &
b1000 %
#1385266
b100 &
b100 %
#1385270
b10 &
b10 %
#1385274
b1 &
b1 %
1#
#1385278
b0 &
0#
b0 %
0$
#2353420
b100 !
1"
#2353422
b100 &
b100 %
1$
#2353423
0"
#2353426
b10 &
b10 %
#2353430
b1 &
1#
b1 %
#2353434
b0 &
b0 %
0#
0$
#4500012
