Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  8 14:26:16 2022
| Host         : DESKTOP-URQI8F5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: VGA_horizontal/h_counter_value_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: VGA_vertical/v_counter_value_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deb/register_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deb/register_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deb/register_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: deb/register_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.975        0.000                      0                   65        0.199        0.000                      0                   65        3.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz_0        33.975        0.000                      0                   65        0.199        0.000                      0                   65       19.500        0.000                       0                    39  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.975ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/green_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.014ns (17.309%)  route 4.844ns (82.691%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 37.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           1.055     3.451    image/smile/blue_reg[2]_1
    SLICE_X87Y142        LUT6 (Prop_lut6_I2_O)        0.124     3.575 r  image/smile/green[2]_i_1/O
                         net (fo=2, routed)           0.941     4.516    image/smile_n_3
    SLICE_X88Y146        FDRE                                         r  image/green_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.596    37.997    image/clk_out
    SLICE_X88Y146        FDRE                                         r  image/green_reg[2]_lopt_replica/C
                         clock pessimism              0.623    38.620    
                         clock uncertainty           -0.098    38.522    
    SLICE_X88Y146        FDRE (Setup_fdre_C_D)       -0.031    38.491    image/green_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                 33.975    

Slack (MET) :             34.256ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.014ns (18.310%)  route 4.524ns (81.690%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           0.842     3.238    image/column/blue_reg[3]_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I2_O)        0.124     3.362 r  image/column/red[3]_i_1/O
                         net (fo=4, routed)           0.834     4.196    image/column_n_0
    SLICE_X87Y138        FDRE                                         r  image/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.593    37.994    image/clk_out
    SLICE_X87Y138        FDRE                                         r  image/red_reg[3]/C
                         clock pessimism              0.623    38.617    
                         clock uncertainty           -0.098    38.519    
    SLICE_X87Y138        FDRE (Setup_fdre_C_D)       -0.067    38.452    image/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.452    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                 34.256    

Slack (MET) :             34.298ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.535ns  (logic 1.014ns (18.320%)  route 4.521ns (81.680%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 37.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           1.055     3.451    image/smile/blue_reg[2]_1
    SLICE_X87Y142        LUT6 (Prop_lut6_I2_O)        0.124     3.575 r  image/smile/green[2]_i_1/O
                         net (fo=2, routed)           0.618     4.193    image/smile_n_3
    SLICE_X88Y145        FDRE                                         r  image/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.596    37.997    image/clk_out
    SLICE_X88Y145        FDRE                                         r  image/green_reg[2]/C
                         clock pessimism              0.623    38.620    
                         clock uncertainty           -0.098    38.522    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.031    38.491    image/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                          -4.193    
  -------------------------------------------------------------------
                         slack                                 34.298    

Slack (MET) :             34.432ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.014ns (18.958%)  route 4.335ns (81.042%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           0.842     3.238    image/column/blue_reg[3]_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I2_O)        0.124     3.362 r  image/column/red[3]_i_1/O
                         net (fo=4, routed)           0.645     4.007    image/column_n_0
    SLICE_X87Y138        FDRE                                         r  image/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.593    37.994    image/clk_out
    SLICE_X87Y138        FDRE                                         r  image/red_reg[3]_lopt_replica/C
                         clock pessimism              0.623    38.617    
                         clock uncertainty           -0.098    38.519    
    SLICE_X87Y138        FDRE (Setup_fdre_C_D)       -0.081    38.438    image/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 34.432    

Slack (MET) :             34.452ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 1.014ns (18.958%)  route 4.335ns (81.042%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 37.994 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           0.842     3.238    image/column/blue_reg[3]_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I2_O)        0.124     3.362 r  image/column/red[3]_i_1/O
                         net (fo=4, routed)           0.645     4.007    image/column_n_0
    SLICE_X87Y138        FDRE                                         r  image/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.593    37.994    image/clk_out
    SLICE_X87Y138        FDRE                                         r  image/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.623    38.617    
                         clock uncertainty           -0.098    38.519    
    SLICE_X87Y138        FDRE (Setup_fdre_C_D)       -0.061    38.458    image/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 34.452    

Slack (MET) :             34.686ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/green_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.014ns (19.893%)  route 4.083ns (80.107%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 37.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           0.677     3.073    image/smile/blue_reg[2]_1
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     3.197 r  image/smile/green[3]_i_1/O
                         net (fo=2, routed)           0.558     3.755    image/smile_n_2
    SLICE_X86Y143        FDRE                                         r  image/green_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.596    37.997    image/clk_out
    SLICE_X86Y143        FDRE                                         r  image/green_reg[3]_lopt_replica/C
                         clock pessimism              0.623    38.620    
                         clock uncertainty           -0.098    38.522    
    SLICE_X86Y143        FDRE (Setup_fdre_C_D)       -0.081    38.441    image/green_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.441    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                 34.686    

Slack (MET) :             34.694ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 1.014ns (19.870%)  route 4.089ns (80.130%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 37.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           0.677     3.073    image/smile/blue_reg[2]_1
    SLICE_X86Y141        LUT6 (Prop_lut6_I2_O)        0.124     3.197 r  image/smile/green[3]_i_1/O
                         net (fo=2, routed)           0.564     3.761    image/smile_n_2
    SLICE_X86Y143        FDRE                                         r  image/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.596    37.997    image/clk_out
    SLICE_X86Y143        FDRE                                         r  image/green_reg[3]/C
                         clock pessimism              0.623    38.620    
                         clock uncertainty           -0.098    38.522    
    SLICE_X86Y143        FDRE (Setup_fdre_C_D)       -0.067    38.455    image/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                          -3.761    
  -------------------------------------------------------------------
                         slack                                 34.694    

Slack (MET) :             34.755ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.014ns (20.091%)  route 4.033ns (79.909%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           0.842     3.238    image/column/blue_reg[3]_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I2_O)        0.124     3.362 r  image/column/red[3]_i_1/O
                         net (fo=4, routed)           0.343     3.705    image/column_n_0
    SLICE_X87Y142        FDRE                                         r  image/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.595    37.996    image/clk_out
    SLICE_X87Y142        FDRE                                         r  image/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)       -0.061    38.460    image/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.755    

Slack (MET) :             35.010ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.014ns (21.184%)  route 3.773ns (78.816%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           0.350     2.746    image/smile/blue_reg[2]_1
    SLICE_X87Y142        LUT6 (Prop_lut6_I2_O)        0.124     2.870 r  image/smile/blue[2]_i_1/O
                         net (fo=3, routed)           0.574     3.444    image/smile_n_4
    SLICE_X86Y142        FDRE                                         r  image/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.595    37.996    image/clk_out
    SLICE_X86Y142        FDRE                                         r  image/blue_reg[2]/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X86Y142        FDRE (Setup_fdre_C_D)       -0.067    38.454    image/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 35.010    

Slack (MET) :             35.225ns  (required time - arrival time)
  Source:                 VGA_vertical/v_counter_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image/blue_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_wiz_0 rise@40.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.014ns (22.084%)  route 3.577ns (77.916%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 37.996 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.200    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.870 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -3.151    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.055 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.713    -1.342    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDRE (Prop_fdre_C_Q)         0.518    -0.824 r  VGA_vertical/v_counter_value_reg[1]/Q
                         net (fo=15, routed)          1.196     0.372    VGA_vertical/v_counter_value[1]
    SLICE_X84Y143        LUT5 (Prop_lut5_I3_O)        0.124     0.496 f  VGA_vertical/red_reg[3]_i_8__0/O
                         net (fo=2, routed)           0.855     1.351    VGA_vertical/red_reg[3]_i_8__0_n_0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.124     1.475 f  VGA_vertical/red[3]_i_4/O
                         net (fo=1, routed)           0.797     2.272    VGA_horizontal/blue_reg[2]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.124     2.396 f  VGA_horizontal/red[3]_i_2/O
                         net (fo=5, routed)           0.350     2.746    image/smile/blue_reg[2]_1
    SLICE_X87Y142        LUT6 (Prop_lut6_I2_O)        0.124     2.870 r  image/smile/blue[2]_i_1/O
                         net (fo=3, routed)           0.379     3.249    image/smile_n_4
    SLICE_X87Y142        FDRE                                         r  image/blue_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.833    40.833 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    41.995    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.671 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.310    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.401 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          1.595    37.996    image/clk_out
    SLICE_X87Y142        FDRE                                         r  image/blue_reg[2]_lopt_replica/C
                         clock pessimism              0.623    38.619    
                         clock uncertainty           -0.098    38.521    
    SLICE_X87Y142        FDRE (Setup_fdre_C_D)       -0.047    38.474    image/blue_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                 35.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.806%)  route 0.156ns (45.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.600    -0.618    VGA_vertical/CLK
    SLICE_X85Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=15, routed)          0.156    -0.321    VGA_vertical/v_counter_value[3]
    SLICE_X84Y143        LUT5 (Prop_lut5_I1_O)        0.048    -0.273 r  VGA_vertical/v_counter_value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    VGA_vertical/v_counter_value[4]_i_1_n_0
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.854    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[4]/C
                         clock pessimism              0.249    -0.605    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.133    -0.472    VGA_vertical/v_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.600    -0.618    VGA_vertical/CLK
    SLICE_X85Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  VGA_vertical/v_counter_value_reg[3]/Q
                         net (fo=15, routed)          0.160    -0.317    VGA_vertical/v_counter_value[3]
    SLICE_X84Y143        LUT6 (Prop_lut6_I3_O)        0.045    -0.272 r  VGA_vertical/v_counter_value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    VGA_vertical/p_0_in[5]
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.854    VGA_vertical/CLK
    SLICE_X84Y143        FDRE                                         r  VGA_vertical/v_counter_value_reg[5]/C
                         clock pessimism              0.249    -0.605    
    SLICE_X84Y143        FDRE (Hold_fdre_C_D)         0.121    -0.484    VGA_vertical/v_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 deb/register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            deb/register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.620    deb/CLK
    SLICE_X85Y138        FDRE                                         r  deb/register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  deb/register_reg[0]/Q
                         net (fo=2, routed)           0.179    -0.300    deb/register_reg_n_0_[0]
    SLICE_X85Y138        FDRE                                         r  deb/register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.870    -0.856    deb/CLK
    SLICE_X85Y138        FDRE                                         r  deb/register_reg[1]/C
                         clock pessimism              0.236    -0.620    
    SLICE_X85Y138        FDRE (Hold_fdre_C_D)         0.066    -0.554    deb/register_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 deb/register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            deb/register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.598    -0.620    deb/CLK
    SLICE_X85Y138        FDRE                                         r  deb/register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  deb/register_reg[1]/Q
                         net (fo=2, routed)           0.188    -0.292    deb/register_reg_n_0_[1]
    SLICE_X85Y138        FDRE                                         r  deb/register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.870    -0.856    deb/CLK
    SLICE_X85Y138        FDRE                                         r  deb/register_reg[2]/C
                         clock pessimism              0.236    -0.620    
    SLICE_X85Y138        FDRE (Hold_fdre_C_D)         0.070    -0.550    deb/register_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.612%)  route 0.149ns (37.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    VGA_vertical/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  VGA_vertical/v_counter_value_reg[7]/Q
                         net (fo=13, routed)          0.149    -0.322    VGA_vertical/v_counter_value[7]
    SLICE_X84Y142        LUT4 (Prop_lut4_I1_O)        0.101    -0.221 r  VGA_vertical/v_counter_value[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    VGA_vertical/p_0_in[8]
    SLICE_X84Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    VGA_vertical/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[8]/C
                         clock pessimism              0.236    -0.619    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.133    -0.486    VGA_vertical/v_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.134%)  route 0.163ns (43.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.600    -0.618    VGA_horizontal/CLK
    SLICE_X88Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  VGA_horizontal/h_counter_value_reg[5]/Q
                         net (fo=18, routed)          0.163    -0.291    VGA_horizontal/h_counter_value[5]
    SLICE_X86Y140        LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  VGA_horizontal/h_counter_value[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    VGA_horizontal/p_0_in[8]
    SLICE_X86Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.854    VGA_horizontal/CLK
    SLICE_X86Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[8]/C
                         clock pessimism              0.252    -0.602    
    SLICE_X86Y140        FDRE (Hold_fdre_C_D)         0.091    -0.511    VGA_horizontal/h_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA_horizontal/v_counter_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.730%)  route 0.126ns (47.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    VGA_horizontal/CLK
    SLICE_X83Y141        FDRE                                         r  VGA_horizontal/v_counter_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA_horizontal/v_counter_enable_reg/Q
                         net (fo=11, routed)          0.126    -0.352    VGA_vertical/E[0]
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[1]/C
                         clock pessimism              0.252    -0.603    
    SLICE_X84Y141        FDRE (Hold_fdre_C_CE)       -0.016    -0.619    VGA_vertical/v_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA_horizontal/v_counter_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.730%)  route 0.126ns (47.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    VGA_horizontal/CLK
    SLICE_X83Y141        FDRE                                         r  VGA_horizontal/v_counter_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  VGA_horizontal/v_counter_enable_reg/Q
                         net (fo=11, routed)          0.126    -0.352    VGA_vertical/E[0]
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    VGA_vertical/CLK
    SLICE_X84Y141        FDRE                                         r  VGA_vertical/v_counter_value_reg[2]/C
                         clock pessimism              0.252    -0.603    
    SLICE_X84Y141        FDRE (Hold_fdre_C_CE)       -0.016    -0.619    VGA_vertical/v_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA_vertical/v_counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_vertical/v_counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.249ns (61.989%)  route 0.153ns (38.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.599    -0.619    VGA_vertical/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  VGA_vertical/v_counter_value_reg[7]/Q
                         net (fo=13, routed)          0.153    -0.318    VGA_vertical/v_counter_value[7]
    SLICE_X84Y142        LUT5 (Prop_lut5_I2_O)        0.101    -0.217 r  VGA_vertical/v_counter_value[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    VGA_vertical/p_0_in[9]
    SLICE_X84Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.855    VGA_vertical/CLK
    SLICE_X84Y142        FDRE                                         r  VGA_vertical/v_counter_value_reg[9]/C
                         clock pessimism              0.236    -0.619    
    SLICE_X84Y142        FDRE (Hold_fdre_C_D)         0.133    -0.486    VGA_vertical/v_counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_horizontal/h_counter_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_horizontal/h_counter_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.212ns (50.025%)  route 0.212ns (49.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.636    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.743 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.244    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.218 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.600    -0.618    VGA_horizontal/CLK
    SLICE_X88Y140        FDRE                                         r  VGA_horizontal/h_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y140        FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  VGA_horizontal/h_counter_value_reg[2]/Q
                         net (fo=15, routed)          0.212    -0.242    VGA_horizontal/h_counter_value[2]
    SLICE_X88Y141        LUT5 (Prop_lut5_I4_O)        0.048    -0.194 r  VGA_horizontal/h_counter_value[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    VGA_horizontal/h_counter_value[4]_i_1_n_0
    SLICE_X88Y141        FDRE                                         r  VGA_horizontal/h_counter_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_Clock/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.385     0.385 r  VGA_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.865    VGA_Clock/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.298 r  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.755    VGA_Clock/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.726 r  VGA_Clock/inst/clkout1_buf/O
                         net (fo=37, routed)          0.871    -0.854    VGA_horizontal/CLK
    SLICE_X88Y141        FDRE                                         r  VGA_horizontal/h_counter_value_reg[4]/C
                         clock pessimism              0.252    -0.602    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.133    -0.469    VGA_horizontal/h_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   VGA_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y141    VGA_horizontal/h_counter_value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y141    VGA_horizontal/h_counter_value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y140    VGA_horizontal/h_counter_value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y140    VGA_horizontal/h_counter_value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y141    VGA_horizontal/h_counter_value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X88Y140    VGA_horizontal/h_counter_value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y140    VGA_horizontal/h_counter_value_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y140    VGA_horizontal/h_counter_value_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y141    VGA_horizontal/h_counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y141    VGA_horizontal/h_counter_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    VGA_horizontal/h_counter_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    VGA_horizontal/h_counter_value_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y141    VGA_horizontal/h_counter_value_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    VGA_horizontal/h_counter_value_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y140    VGA_horizontal/h_counter_value_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y140    VGA_horizontal/h_counter_value_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y140    VGA_horizontal/h_counter_value_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y141    VGA_horizontal/h_counter_value_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y141    VGA_horizontal/h_counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y141    VGA_horizontal/h_counter_value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    VGA_horizontal/h_counter_value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    VGA_horizontal/h_counter_value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y141    VGA_horizontal/h_counter_value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X88Y140    VGA_horizontal/h_counter_value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y140    VGA_horizontal/h_counter_value_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y140    VGA_horizontal/h_counter_value_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y140    VGA_horizontal/h_counter_value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y141    VGA_horizontal/h_counter_value_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   VGA_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  VGA_Clock/inst/mmcm_adv_inst/CLKFBOUT



