// Seed: 3550357186
module module_0;
  assign id_1[1] = id_1;
  assign id_1 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  tri id_3;
  notif0 primCall (id_1, id_2, id_3);
  module_0 modCall_1 ();
  reg id_4;
  always @(1 or posedge id_3) begin : LABEL_0
    if (id_2 != !id_2) id_1 <= 1;
    else begin : LABEL_0
      id_4 <= 1'b0;
    end
  end
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wor id_3,
    output logic id_4
);
  assign id_4 = id_0 == id_0;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_4 <= 1'b0;
  end
  tri id_6 = id_2;
endmodule
