Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/nimer/Documents/RegisterFile/FPGA/RegisterFile/RegisterFile_Test_isim_beh.exe" -prj "C:/Users/nimer/Documents/RegisterFile/FPGA/RegisterFile/RegisterFile_Test_beh.prj" "work.RegisterFile_Test" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/nimer/Documents/RegisterFile/FPGA/RegisterFile/RegisterFile.v" into library work
Analyzing Verilog file "C:/Users/nimer/Documents/RegisterFile/FPGA/RegisterFile/RegisterFile_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102188 KB
Fuse CPU Usage: 249 ms
Compiling module RegisterFile
Compiling module RegisterFile_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/nimer/Documents/RegisterFile/FPGA/RegisterFile/RegisterFile_Test_isim_beh.exe
Fuse Memory Usage: 105752 KB
Fuse CPU Usage: 264 ms
