

================================================================
== Vitis HLS Report for 'ipv4_generate_ipv4_512_s'
================================================================
* Date:           Sat Mar 18 14:34:31 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ipv4_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.866 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      114|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|     2298|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2298|      240|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |grp_fu_207_p2                     |         +|   0|  0|  23|          16|           1|
    |len_V_fu_355_p2                   |         +|   0|  0|  23|          16|           5|
    |ap_condition_158                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_167                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_189                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_201                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_225                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op57_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op85_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_144_p3           |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_158_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln82_1_fu_237_p2             |      icmp|   0|  0|  16|          25|           8|
    |icmp_ln82_fu_299_p2               |      icmp|   0|  0|  16|          25|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln222_cast_i_fu_277_p3     |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln222_fu_271_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 114|         100|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+------+-----------+
    |                      Name                      | LUT| Input Size| Bits | Total Bits|
    +------------------------------------------------+----+-----------+------+-----------+
    |ap_done                                         |   9|          2|     1|          2|
    |ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_188  |   9|          2|   512|       1024|
    |ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_179  |  14|          3|   512|       1536|
    |gi_state                                        |  20|          4|     2|          8|
    |header_idx_1                                    |   9|          2|    16|         32|
    |local_ipv4_address_blk_n                        |   9|          2|     1|          2|
    |m_axis_tx_data_internal_blk_n                   |   9|          2|     1|          2|
    |m_axis_tx_data_internal_din                     |  20|          4|  1024|       4096|
    |protocol_blk_n                                  |   9|          2|     1|          2|
    |s_axis_tx_meta_TDATA_blk_n                      |   9|          2|     1|          2|
    |tx_shift2ipv4Fifo_blk_n                         |   9|          2|     1|          2|
    +------------------------------------------------+----+-----------+------+-----------+
    |Total                                           | 126|         27|  2072|       6708|
    +------------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +------------------------------------------------+------+----+------+-----------+
    |                      Name                      |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                       |     1|   0|     1|          0|
    |ap_done_reg                                     |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                         |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_currWord_data_V_1_reg_188  |   512|   0|   512|          0|
    |ap_phi_reg_pp0_iter1_currWord_data_V_3_reg_179  |   512|   0|   512|          0|
    |gi_state                                        |     2|   0|     2|          0|
    |gi_state_load_reg_488                           |     2|   0|     2|          0|
    |header_header_V_1                               |   160|   0|   160|          0|
    |header_idx_1                                    |    16|   0|    16|          0|
    |tmp_1_i_reg_522                                 |     1|   0|     1|          0|
    |tmp_i_50_reg_492                                |     1|   0|     1|          0|
    |tmp_reg_509                                     |    65|   0|    65|          0|
    |tx_shift2ipv4Fifo_read_reg_526                  |  1024|   0|  1024|          0|
    +------------------------------------------------+------+----+------+-----------+
    |Total                                           |  2298|   0|  2298|          0|
    +------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+------+------------+-------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  ipv4_generate_ipv4<512>|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  ipv4_generate_ipv4<512>|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  ipv4_generate_ipv4<512>|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  ipv4_generate_ipv4<512>|  return value|
|ap_continue                     |   in|     1|  ap_ctrl_hs|  ipv4_generate_ipv4<512>|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  ipv4_generate_ipv4<512>|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  ipv4_generate_ipv4<512>|  return value|
|protocol_dout                   |   in|     8|     ap_fifo|                 protocol|       pointer|
|protocol_empty_n                |   in|     1|     ap_fifo|                 protocol|       pointer|
|protocol_read                   |  out|     1|     ap_fifo|                 protocol|       pointer|
|local_ipv4_address_dout         |   in|    32|     ap_fifo|       local_ipv4_address|       pointer|
|local_ipv4_address_empty_n      |   in|     1|     ap_fifo|       local_ipv4_address|       pointer|
|local_ipv4_address_read         |  out|     1|     ap_fifo|       local_ipv4_address|       pointer|
|tx_shift2ipv4Fifo_dout          |   in|  1024|     ap_fifo|        tx_shift2ipv4Fifo|       pointer|
|tx_shift2ipv4Fifo_empty_n       |   in|     1|     ap_fifo|        tx_shift2ipv4Fifo|       pointer|
|tx_shift2ipv4Fifo_read          |  out|     1|     ap_fifo|        tx_shift2ipv4Fifo|       pointer|
|s_axis_tx_meta_TVALID           |   in|     1|        axis|           s_axis_tx_meta|       pointer|
|s_axis_tx_meta_TDATA            |   in|    48|        axis|           s_axis_tx_meta|       pointer|
|s_axis_tx_meta_TREADY           |  out|     1|        axis|           s_axis_tx_meta|       pointer|
|m_axis_tx_data_internal_din     |  out|  1024|     ap_fifo|  m_axis_tx_data_internal|       pointer|
|m_axis_tx_data_internal_full_n  |   in|     1|     ap_fifo|  m_axis_tx_data_internal|       pointer|
|m_axis_tx_data_internal_write   |  out|     1|     ap_fifo|  m_axis_tx_data_internal|       pointer|
+--------------------------------+-----+------+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %protocol, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.16ns)   --->   "%protocol_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %protocol"   --->   Operation 4 'read' 'protocol_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %local_ipv4_address, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.16ns)   --->   "%local_ipv4_address_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %local_ipv4_address" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:159]   --->   Operation 6 'read' 'local_ipv4_address_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %tx_shift2ipv4Fifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_tx_data_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %s_axis_tx_meta, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:159]   --->   Operation 16 'specpipeline' 'specpipeline_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gi_state_load = load i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:175]   --->   Operation 17 'load' 'gi_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%header_idx_1_load = load i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:76]   --->   Operation 18 'load' 'header_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V_1"   --->   Operation 19 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%switch_ln175 = switch i2 %gi_state_load, void, i2 3, void, i2 1, void, i2 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:175]   --->   Operation 20 'switch' 'switch_ln175' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i_50 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2ipv4Fifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 21 'nbreadreq' 'tmp_i_50' <Predicate = (gi_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %tmp_i_50, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:215]   --->   Operation 22 'br' 'br_ln215' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.16ns)   --->   "%tx_shift2ipv4Fifo_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2ipv4Fifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'read' 'tx_shift2ipv4Fifo_read_1' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %tx_shift2ipv4Fifo_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'trunc' 'currWord_data_V' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%currWord_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2ipv4Fifo_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'bitselect' 'currWord_last_V_1' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln76_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_1_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:76]   --->   Operation 26 'bitconcatenate' 'shl_ln76_1' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%icmp_ln82_1 = icmp_ult  i25 %shl_ln76_1, i25 160" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:82]   --->   Operation 27 'icmp' 'icmp_ln82_1' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln82 = br i1 %icmp_ln82_1, void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit32.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:82]   --->   Operation 28 'br' 'br_ln82' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_19 = partset i512 @llvm.part.set.i512.i160, i512 %currWord_data_V, i160 %p_Val2_s, i32 0, i32 159"   --->   Operation 29 'partset' 'p_Result_19' <Predicate = (gi_state_load == 2 & tmp_i_50 & icmp_ln82_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln85_1 = add i16 %header_idx_1_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:85]   --->   Operation 30 'add' 'add_ln85_1' <Predicate = (gi_state_load == 2 & tmp_i_50 & icmp_ln82_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85_1, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:85]   --->   Operation 31 'store' 'store_ln85' <Predicate = (gi_state_load == 2 & tmp_i_50 & icmp_ln82_1)> <Delay = 0.41>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit32.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:86]   --->   Operation 32 'br' 'br_ln86' <Predicate = (gi_state_load == 2 & tmp_i_50 & icmp_ln82_1)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i65 @_ssdm_op_PartSelect.i65.i1024.i32.i32, i1024 %tx_shift2ipv4Fifo_read_1, i32 512, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 33 'partselect' 'tmp' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_cast_i)   --->   "%xor_ln222 = xor i1 %currWord_last_V_1, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:222]   --->   Operation 34 'xor' 'xor_ln222' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln222_cast_i = select i1 %xor_ln222, i2 3, i2 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:222]   --->   Operation 35 'select' 'select_ln222_cast_i' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.41ns)   --->   "%store_ln222 = store i2 %select_ln222_cast_i, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:222]   --->   Operation 36 'store' 'store_ln222' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.41>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln227 = br void %ipv4_generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:227]   --->   Operation 37 'br' 'br_ln227' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_1_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:76]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln82 = icmp_ult  i25 %shl_ln, i25 160" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:82]   --->   Operation 39 'icmp' 'icmp_ln82' <Predicate = (gi_state_load == 1)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:82]   --->   Operation 40 'br' 'br_ln82' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_18 = partset i512 @llvm.part.set.i512.i160, i512 0, i160 %p_Val2_s, i32 0, i32 159"   --->   Operation 41 'partset' 'p_Result_18' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln85 = add i16 %header_idx_1_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:85]   --->   Operation 42 'add' 'add_ln85' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.41ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:85]   --->   Operation 43 'store' 'store_ln85' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.41>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi512ELi160EE11consumeWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:86]   --->   Operation 44 'br' 'br_ln86' <Predicate = (gi_state_load == 1 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.41ns)   --->   "%store_ln204 = store i2 2, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:204]   --->   Operation 45 'store' 'store_ln204' <Predicate = (gi_state_load == 1)> <Delay = 0.41>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %tx_shift2ipv4Fifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 46 'nbreadreq' 'tmp_1_i' <Predicate = (gi_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %tmp_1_i, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:229]   --->   Operation 47 'br' 'br_ln229' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.16ns)   --->   "%tx_shift2ipv4Fifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %tx_shift2ipv4Fifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'read' 'tx_shift2ipv4Fifo_read' <Predicate = (gi_state_load == 3 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %tx_shift2ipv4Fifo_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'bitselect' 'currWord_last_V' <Predicate = (gi_state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %currWord_last_V, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:233]   --->   Operation 50 'br' 'br_ln233' <Predicate = (gi_state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.41ns)   --->   "%store_ln235 = store i2 0, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:235]   --->   Operation 51 'store' 'store_ln235' <Predicate = (gi_state_load == 3 & tmp_1_i & currWord_last_V)> <Delay = 0.41>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln236 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:236]   --->   Operation 52 'br' 'br_ln236' <Predicate = (gi_state_load == 3 & tmp_1_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln237 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:237]   --->   Operation 53 'br' 'br_ln237' <Predicate = (gi_state_load == 3 & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln238 = br void %ipv4_generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:238]   --->   Operation 54 'br' 'br_ln238' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i48P128A, i48 %s_axis_tx_meta, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 55 'nbreadreq' 'tmp_i' <Predicate = (gi_state_load == 0)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:178]   --->   Operation 56 'br' 'br_ln178' <Predicate = (gi_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%s_axis_tx_meta_read = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %s_axis_tx_meta" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 57 'read' 's_axis_tx_meta_read' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%meta_their_address_V = trunc i48 %s_axis_tx_meta_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 58 'trunc' 'meta_their_address_V' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%meta_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %s_axis_tx_meta_read, i32 32, i32 47" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 59 'partselect' 'meta_length_V' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.41ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/../packet.hpp:162]   --->   Operation 60 'store' 'store_ln162' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 61 [1/1] (0.78ns)   --->   "%len_V = add i16 %meta_length_V, i16 20"   --->   Operation 61 'add' 'len_V' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %len_V, i32 8, i32 15"   --->   Operation 62 'partselect' 'p_Result_i' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_13 = partset i16 @llvm.part.set.i16.i8, i16 0, i8 %p_Result_i, i32 0, i32 7"   --->   Operation 63 'partset' 'p_Result_13' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i16 %len_V"   --->   Operation 64 'trunc' 'trunc_ln674' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_14 = partset i16 @llvm.part.set.i16.i8, i16 %p_Result_13, i8 %trunc_ln674, i32 8, i32 15"   --->   Operation 65 'partset' 'p_Result_14' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_15 = partset i160 @llvm.part.set.i160.i16, i160 %p_Val2_s, i16 %p_Result_14, i32 16, i32 31"   --->   Operation 66 'partset' 'p_Result_15' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_16 = partset i160 @llvm.part.set.i160.i32, i160 %p_Result_15, i32 %meta_their_address_V, i32 128, i32 159"   --->   Operation 67 'partset' 'p_Result_16' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_17 = partset i160 @llvm.part.set.i160.i32, i160 %p_Result_16, i32 %local_ipv4_address_read, i32 96, i32 127"   --->   Operation 68 'partset' 'p_Result_17' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = partset i160 @llvm.part.set.i160.i8, i160 %p_Result_17, i8 %protocol_read, i32 72, i32 79"   --->   Operation 69 'partset' 'p_Result_s' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V_1"   --->   Operation 70 'store' 'store_ln414' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.41ns)   --->   "%store_ln194 = store i2 2, i2 %gi_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:194]   --->   Operation 71 'store' 'store_ln194' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln196 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:196]   --->   Operation 72 'br' 'br_ln196' <Predicate = (gi_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln197 = br void %ipv4_generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:197]   --->   Operation 73 'br' 'br_ln197' <Predicate = (gi_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%currWord_data_V_3 = phi i512 %p_Result_19, void, i512 %currWord_data_V, void"   --->   Operation 74 'phi' 'currWord_data_V_3' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i65.i512, i65 %tmp, i512 %currWord_data_V_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 75 'bitconcatenate' 'tmp_1' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i577 %tmp_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 76 'zext' 'zext_ln173_1' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 77 'write' 'write_ln173' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln226 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:226]   --->   Operation 78 'br' 'br_ln226' <Predicate = (gi_state_load == 2 & tmp_i_50)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%currWord_data_V_1 = phi i512 %p_Result_18, void, i512 0, void"   --->   Operation 79 'phi' 'currWord_data_V_1' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i513 @_ssdm_op_BitConcatenate.i513.i1.i512, i1 1, i512 %currWord_data_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i513 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 81 'sext' 'sext_ln173' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i544 %sext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 82 'zext' 'zext_ln173' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'write' 'write_ln173' <Predicate = (gi_state_load == 1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln213 = br void %ipv4_generate_ipv4<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/ipv4/ipv4.cpp:213]   --->   Operation 84 'br' 'br_ln213' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_tx_data_internal, i1024 %tx_shift2ipv4Fifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 85 'write' 'write_ln173' <Predicate = (gi_state_load == 3 & tmp_1_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_tx_meta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ local_ipv4_address]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ protocol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gi_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ m_axis_tx_data_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tx_shift2ipv4Fifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
protocol_read            (read          ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
local_ipv4_address_read  (read          ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln159       (specpipeline  ) [ 000]
gi_state_load            (load          ) [ 011]
header_idx_1_load        (load          ) [ 000]
p_Val2_s                 (load          ) [ 000]
switch_ln175             (switch        ) [ 000]
tmp_i_50                 (nbreadreq     ) [ 011]
br_ln215                 (br            ) [ 000]
tx_shift2ipv4Fifo_read_1 (read          ) [ 000]
currWord_data_V          (trunc         ) [ 011]
currWord_last_V_1        (bitselect     ) [ 000]
shl_ln76_1               (bitconcatenate) [ 000]
icmp_ln82_1              (icmp          ) [ 010]
br_ln82                  (br            ) [ 011]
p_Result_19              (partset       ) [ 011]
add_ln85_1               (add           ) [ 000]
store_ln85               (store         ) [ 000]
br_ln86                  (br            ) [ 011]
tmp                      (partselect    ) [ 011]
xor_ln222                (xor           ) [ 000]
select_ln222_cast_i      (select        ) [ 000]
store_ln222              (store         ) [ 000]
br_ln227                 (br            ) [ 000]
shl_ln                   (bitconcatenate) [ 000]
icmp_ln82                (icmp          ) [ 010]
br_ln82                  (br            ) [ 011]
p_Result_18              (partset       ) [ 011]
add_ln85                 (add           ) [ 000]
store_ln85               (store         ) [ 000]
br_ln86                  (br            ) [ 011]
store_ln204              (store         ) [ 000]
tmp_1_i                  (nbreadreq     ) [ 011]
br_ln229                 (br            ) [ 000]
tx_shift2ipv4Fifo_read   (read          ) [ 011]
currWord_last_V          (bitselect     ) [ 010]
br_ln233                 (br            ) [ 000]
store_ln235              (store         ) [ 000]
br_ln236                 (br            ) [ 000]
br_ln237                 (br            ) [ 000]
br_ln238                 (br            ) [ 000]
tmp_i                    (nbreadreq     ) [ 010]
br_ln178                 (br            ) [ 000]
s_axis_tx_meta_read      (read          ) [ 000]
meta_their_address_V     (trunc         ) [ 000]
meta_length_V            (partselect    ) [ 000]
store_ln162              (store         ) [ 000]
len_V                    (add           ) [ 000]
p_Result_i               (partselect    ) [ 000]
p_Result_13              (partset       ) [ 000]
trunc_ln674              (trunc         ) [ 000]
p_Result_14              (partset       ) [ 000]
p_Result_15              (partset       ) [ 000]
p_Result_16              (partset       ) [ 000]
p_Result_17              (partset       ) [ 000]
p_Result_s               (partset       ) [ 000]
store_ln414              (store         ) [ 000]
store_ln194              (store         ) [ 000]
br_ln196                 (br            ) [ 000]
br_ln197                 (br            ) [ 000]
currWord_data_V_3        (phi           ) [ 011]
tmp_1                    (bitconcatenate) [ 000]
zext_ln173_1             (zext          ) [ 000]
write_ln173              (write         ) [ 000]
br_ln226                 (br            ) [ 000]
currWord_data_V_1        (phi           ) [ 011]
or_ln                    (bitconcatenate) [ 000]
sext_ln173               (sext          ) [ 000]
zext_ln173               (zext          ) [ 000]
write_ln173              (write         ) [ 000]
br_ln213                 (br            ) [ 000]
write_ln173              (write         ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_tx_meta">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_meta"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_ipv4_address">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ipv4_address"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="protocol">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="protocol"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gi_state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gi_state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="header_idx_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="header_header_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_tx_data_internal">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_internal"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_shift2ipv4Fifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2ipv4Fifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i160"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i160.i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i160.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i160.i8"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i65.i512"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i513.i1.i512"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="protocol_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="protocol_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="local_ipv4_address_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_ipv4_address_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_nbreadreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1024" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_50/1 tmp_1_i/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1024" slack="0"/>
<pin id="154" dir="0" index="1" bw="1024" slack="0"/>
<pin id="155" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_shift2ipv4Fifo_read_1/1 tx_shift2ipv4Fifo_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_i_nbreadreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="48" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="s_axis_tx_meta_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="48" slack="0"/>
<pin id="168" dir="0" index="1" bw="48" slack="0"/>
<pin id="169" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_tx_meta_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="1024" slack="0"/>
<pin id="175" dir="0" index="2" bw="1024" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="currWord_data_V_3_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="181" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="currWord_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="currWord_data_V_3_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="512" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="512" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_3/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="currWord_data_V_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="512" slack="1"/>
<pin id="190" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V_1 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="currWord_data_V_1_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="512" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="currWord_data_V_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1024" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V_1/1 currWord_last_V/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/1 add_ln85/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="gi_state_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gi_state_load/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="header_idx_1_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_1_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_Val2_s_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="160" slack="0"/>
<pin id="223" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="currWord_data_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1024" slack="0"/>
<pin id="227" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="shl_ln76_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="25" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln76_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln82_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="25" slack="0"/>
<pin id="239" dir="0" index="1" bw="25" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_19_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="512" slack="0"/>
<pin id="245" dir="0" index="1" bw="512" slack="0"/>
<pin id="246" dir="0" index="2" bw="160" slack="0"/>
<pin id="247" dir="0" index="3" bw="1" slack="0"/>
<pin id="248" dir="0" index="4" bw="9" slack="0"/>
<pin id="249" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_19/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln85_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="65" slack="0"/>
<pin id="263" dir="0" index="1" bw="1024" slack="0"/>
<pin id="264" dir="0" index="2" bw="11" slack="0"/>
<pin id="265" dir="0" index="3" bw="11" slack="0"/>
<pin id="266" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="xor_ln222_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="select_ln222_cast_i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="2" slack="0"/>
<pin id="280" dir="0" index="2" bw="2" slack="0"/>
<pin id="281" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln222_cast_i/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln222_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="0" index="1" bw="2" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="shl_ln_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="25" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln82_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="25" slack="0"/>
<pin id="301" dir="0" index="1" bw="25" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Result_18_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="512" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="160" slack="0"/>
<pin id="309" dir="0" index="3" bw="1" slack="0"/>
<pin id="310" dir="0" index="4" bw="9" slack="0"/>
<pin id="311" dir="1" index="5" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_18/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln85_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln204_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln235_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="meta_their_address_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="48" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="meta_their_address_V/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="meta_length_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="48" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_length_V/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln162_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="len_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="6" slack="0"/>
<pin id="358" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="len_V/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Result_i_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="0" index="3" bw="5" slack="0"/>
<pin id="366" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_Result_13_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="0" index="3" bw="1" slack="0"/>
<pin id="376" dir="0" index="4" bw="4" slack="0"/>
<pin id="377" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln674_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Result_14_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="0" index="2" bw="8" slack="0"/>
<pin id="391" dir="0" index="3" bw="5" slack="0"/>
<pin id="392" dir="0" index="4" bw="5" slack="0"/>
<pin id="393" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_14/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Result_15_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="160" slack="0"/>
<pin id="401" dir="0" index="1" bw="160" slack="0"/>
<pin id="402" dir="0" index="2" bw="16" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="0" index="4" bw="6" slack="0"/>
<pin id="405" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Result_16_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="160" slack="0"/>
<pin id="413" dir="0" index="1" bw="160" slack="0"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="0" index="3" bw="9" slack="0"/>
<pin id="416" dir="0" index="4" bw="9" slack="0"/>
<pin id="417" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_17_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="160" slack="0"/>
<pin id="425" dir="0" index="1" bw="160" slack="0"/>
<pin id="426" dir="0" index="2" bw="32" slack="0"/>
<pin id="427" dir="0" index="3" bw="8" slack="0"/>
<pin id="428" dir="0" index="4" bw="8" slack="0"/>
<pin id="429" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_17/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Result_s_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="160" slack="0"/>
<pin id="437" dir="0" index="1" bw="160" slack="0"/>
<pin id="438" dir="0" index="2" bw="8" slack="0"/>
<pin id="439" dir="0" index="3" bw="8" slack="0"/>
<pin id="440" dir="0" index="4" bw="8" slack="0"/>
<pin id="441" dir="1" index="5" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln414_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="160" slack="0"/>
<pin id="449" dir="0" index="1" bw="160" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln194_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="577" slack="0"/>
<pin id="461" dir="0" index="1" bw="65" slack="1"/>
<pin id="462" dir="0" index="2" bw="512" slack="0"/>
<pin id="463" dir="1" index="3" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln173_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="577" slack="0"/>
<pin id="468" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="or_ln_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="513" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="0" index="2" bw="512" slack="0"/>
<pin id="475" dir="1" index="3" bw="513" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln173_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="513" slack="0"/>
<pin id="481" dir="1" index="1" bw="544" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln173_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="513" slack="0"/>
<pin id="485" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="488" class="1005" name="gi_state_load_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="1"/>
<pin id="490" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="gi_state_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_i_50_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_50 "/>
</bind>
</comp>

<comp id="496" class="1005" name="currWord_data_V_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="512" slack="1"/>
<pin id="498" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="currWord_data_V "/>
</bind>
</comp>

<comp id="504" class="1005" name="p_Result_19_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="512" slack="1"/>
<pin id="506" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="65" slack="1"/>
<pin id="511" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="517" class="1005" name="p_Result_18_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="512" slack="1"/>
<pin id="519" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_18 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_1_i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="526" class="1005" name="tx_shift2ipv4Fifo_read_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1024" slack="1"/>
<pin id="528" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tx_shift2ipv4Fifo_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="82" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="84" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="128" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="191"><net_src comp="80" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="152" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="70" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="152" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="216" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="62" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="225" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="221" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="254"><net_src comp="68" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="259"><net_src comp="207" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="72" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="152" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="74" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="199" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="76" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="78" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="216" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="62" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="66" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="221" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="316"><net_src comp="68" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="321"><net_src comp="207" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="8" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="6" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="78" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="6" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="166" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="86" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="166" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="88" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="90" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="353"><net_src comp="92" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="8" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="339" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="94" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="96" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="98" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="100" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="378"><net_src comp="102" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="104" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="361" pin="4"/><net_sink comp="371" pin=2"/></net>

<net id="381"><net_src comp="20" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="382"><net_src comp="106" pin="0"/><net_sink comp="371" pin=4"/></net>

<net id="386"><net_src comp="355" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="102" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="371" pin="5"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="383" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="397"><net_src comp="98" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="398"><net_src comp="100" pin="0"/><net_sink comp="387" pin=4"/></net>

<net id="406"><net_src comp="108" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="221" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="387" pin="5"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="26" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="410"><net_src comp="110" pin="0"/><net_sink comp="399" pin=4"/></net>

<net id="418"><net_src comp="112" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="399" pin="5"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="335" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="114" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="411" pin=4"/></net>

<net id="430"><net_src comp="112" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="411" pin="5"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="138" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="116" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="434"><net_src comp="118" pin="0"/><net_sink comp="423" pin=4"/></net>

<net id="442"><net_src comp="120" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="423" pin="5"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="132" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="122" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="446"><net_src comp="124" pin="0"/><net_sink comp="435" pin=4"/></net>

<net id="451"><net_src comp="435" pin="5"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="10" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="50" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="6" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="126" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="182" pin="4"/><net_sink comp="459" pin=2"/></net>

<net id="469"><net_src comp="459" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="476"><net_src comp="130" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="76" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="192" pin="4"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="491"><net_src comp="212" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="144" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="225" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="507"><net_src comp="243" pin="5"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="512"><net_src comp="261" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="520"><net_src comp="305" pin="5"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="525"><net_src comp="144" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="152" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="172" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_tx_meta | {}
	Port: local_ipv4_address | {}
	Port: protocol | {}
	Port: gi_state | {1 }
	Port: header_idx_1 | {1 }
	Port: header_header_V_1 | {1 }
	Port: m_axis_tx_data_internal | {2 }
	Port: tx_shift2ipv4Fifo | {}
 - Input state : 
	Port: ipv4_generate_ipv4<512> : s_axis_tx_meta | {1 }
	Port: ipv4_generate_ipv4<512> : local_ipv4_address | {1 }
	Port: ipv4_generate_ipv4<512> : protocol | {1 }
	Port: ipv4_generate_ipv4<512> : gi_state | {1 }
	Port: ipv4_generate_ipv4<512> : header_idx_1 | {1 }
	Port: ipv4_generate_ipv4<512> : header_header_V_1 | {1 }
	Port: ipv4_generate_ipv4<512> : m_axis_tx_data_internal | {}
	Port: ipv4_generate_ipv4<512> : tx_shift2ipv4Fifo | {1 }
  - Chain level:
	State 1
		switch_ln175 : 1
		shl_ln76_1 : 1
		icmp_ln82_1 : 2
		br_ln82 : 3
		p_Result_19 : 1
		add_ln85_1 : 1
		store_ln85 : 2
		xor_ln222 : 1
		select_ln222_cast_i : 1
		store_ln222 : 2
		shl_ln : 1
		icmp_ln82 : 2
		br_ln82 : 3
		p_Result_18 : 1
		add_ln85 : 1
		store_ln85 : 2
		br_ln233 : 1
		len_V : 1
		p_Result_i : 2
		p_Result_13 : 3
		trunc_ln674 : 2
		p_Result_14 : 4
		p_Result_15 : 5
		p_Result_16 : 6
		p_Result_17 : 7
		p_Result_s : 8
		store_ln414 : 9
	State 2
		tmp_1 : 1
		zext_ln173_1 : 2
		write_ln173 : 3
		or_ln : 1
		sext_ln173 : 2
		zext_ln173 : 3
		write_ln173 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    add   |              grp_fu_207             |    0    |    23   |
|          |             len_V_fu_355            |    0    |    23   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln82_1_fu_237         |    0    |    16   |
|          |           icmp_ln82_fu_299          |    0    |    16   |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln222_fu_271          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|  select  |      select_ln222_cast_i_fu_277     |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |      protocol_read_read_fu_132      |    0    |    0    |
|   read   | local_ipv4_address_read_read_fu_138 |    0    |    0    |
|          |           grp_read_fu_152           |    0    |    0    |
|          |   s_axis_tx_meta_read_read_fu_166   |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| nbreadreq|         grp_nbreadreq_fu_144        |    0    |    0    |
|          |        tmp_i_nbreadreq_fu_158       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |           grp_write_fu_172          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|              grp_fu_199             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |        currWord_data_V_fu_225       |    0    |    0    |
|   trunc  |     meta_their_address_V_fu_335     |    0    |    0    |
|          |          trunc_ln674_fu_383         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          shl_ln76_1_fu_229          |    0    |    0    |
|bitconcatenate|            shl_ln_fu_291            |    0    |    0    |
|          |             tmp_1_fu_459            |    0    |    0    |
|          |             or_ln_fu_471            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          p_Result_19_fu_243         |    0    |    0    |
|          |          p_Result_18_fu_305         |    0    |    0    |
|          |          p_Result_13_fu_371         |    0    |    0    |
|  partset |          p_Result_14_fu_387         |    0    |    0    |
|          |          p_Result_15_fu_399         |    0    |    0    |
|          |          p_Result_16_fu_411         |    0    |    0    |
|          |          p_Result_17_fu_423         |    0    |    0    |
|          |          p_Result_s_fu_435          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tmp_fu_261             |    0    |    0    |
|partselect|         meta_length_V_fu_339        |    0    |    0    |
|          |          p_Result_i_fu_361          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |         zext_ln173_1_fu_466         |    0    |    0    |
|          |          zext_ln173_fu_483          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   sext   |          sext_ln173_fu_479          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    82   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   currWord_data_V_1_reg_188  |   512  |
|   currWord_data_V_3_reg_179  |   512  |
|    currWord_data_V_reg_496   |   512  |
|     gi_state_load_reg_488    |    2   |
|      p_Result_18_reg_517     |   512  |
|      p_Result_19_reg_504     |   512  |
|        tmp_1_i_reg_522       |    1   |
|       tmp_i_50_reg_492       |    1   |
|          tmp_reg_509         |   65   |
|tx_shift2ipv4Fifo_read_reg_526|  1024  |
+------------------------------+--------+
|             Total            |  3653  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_172 |  p2  |   3  | 1024 |  3072  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  3072  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |  3653  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  3653  |   96   |
+-----------+--------+--------+--------+
