| Group Name      | Group Repeat Count | Group Size | Subgroup Name   | Subgroup Repeat Count | Subgroup Size | Register Name    | Offset   | Bit Field     | Bit Range | Default Value | Access Type | Testable | Description                                      |
|-----------------|--------------------|------------|-----------------|-----------------------|---------------|------------------|----------|---------------|-----------|---------------|-------------|----------|--------------------------------------------------|
| SystemCtrl      | 1                  | 0x40       |                 |                       |               | GlobalConfig     | 0x00     | Mode          | [1:0]     | 0x0           | RW          | Y        | System-wide mode control                         |
|                 |                    |            |                 |                       |               |                  |          | Power         | [2:2]     | 0x0           | WO          | N        | Write-only power enable                          |
|                 |                    |            | ClockCtrl       | 1                     | 0x10          | ClockConfig      | 0x04     | Enable        | [0:0]     | 0x0           | RW          | Y        | Enables clock source                             |
|                 |                    |            |                 |                       |               |                  |          | Divider       | [7:1]     | 0x1           | RW          | Y        | Sets clock divider value                         |
|                 |                    |            |                 |                       |               | ClockStatus      | 0x08     | Locked        | [0:0]     | 0x0           | RO          | Y        | PLL lock status                                  |
|                 |                    |            |                 |                       |               |                  |          | Error         | [1:1]     | 0x0           | RC          | Y        | Read clears error flag                           |
|                 |                    |            | ResetCtrl       | 1                     | 0x10          | ResetReg         | 0x14     | SoftReset     | [0:0]     | 0x0           | WO          | N        | Write-only soft reset trigger                    |
|                 |                    |            |                 |                       |               |                  |          | Watchdog      | [1:1]     | 0x0           | W1C         | Y        | Write 1 to clear watchdog                        |
|                 |                    |            |                 |                       |               | InterruptCtrl    | 0x18     | Mask          | [3:0]     | 0xF           | RW          | Y        | Interrupt mask bits                              |
|                 |                    |            |                 |                       |               |                  |          | Pending       | [7:4]     | 0x0           | RO          | Y        | Pending interrupts (read-only)                   |
| TimerGroup      | 2                  | 0x80       | TimerConfig     | 1                     | 0x20          | TimerLoad        | 0x40     | LoadValue     | [31:0]    | 0x0           | RW          | Y        | Load timer counter value (1st instance)          |
|                 |                    |            |                 |                       |               | TimerControl     | 0x44     | Enable        | [0:0]     | 0x0           | RW          | Y        | Enable/disable timer                             |
|                 |                    |            |                 |                       |               |                  |          | Mode          | [2:1]     | 0x0           | WO          | N        | Write-only mode selection                        |
|                 |                    |            |                 |                       |               | TimerStatus      | 0x48     | Overflow      | [0:0]     | 0x0           | W1T         | Y        | Write 1 to toggle overflow flag                  |
|                 |                    |            |                 |                       |               |                  |          | Underflow     | [1:1]     | 0x0           | W0C         | Y        | Write 0 to clear underflow                       |
|                 |                    |            | TimerConfig     | 1                     | 0x20          | TimerLoad        | 0xC0     | LoadValue     | [31:0]    | 0x0           | RW          | Y        | Load timer counter value (2nd instance)          |
|                 |                    |            |                 |                       |               | TimerControl     | 0xC4     | Enable        | [0:0]     | 0x0           | RW          | Y        | Enable/disable timer                             |
|                 |                    |            | InterruptSub    | 1                     | 0x10          | IntEnable        | 0xE0     | TimerInt      | [0:0]     | 0x0           | RW          | Y        | Enable timer interrupt (2nd instance)            |
|                 |                    |            |                 |                       |               | IntStatus        | 0xE4     | Pending       | [0:0]     | 0x0           | RS          | Y        | Read sets status bit                             |
|                 |                    |            |                 |                       |               |                  |          | Clear         | [1:1]     | 0x0           | WC          | Y        | Write clears all pending                         |
|                 |                    |            |                 |                       |               | MiscReg          | 0xF0     | Status        | [3:0]     | 0x0           | RO          | Y        | Standalone status register                       |
| IOGroup         | 1                  | 0x100      | PortA           | 4                     | 0x20          | DataReg          | 0x100    | Output        | [7:0]     | 0x00          | RW          | Y        | Port data output (1st instance)                  |
|                 |                    |            |                 |                       |               |                  |          | Input         | [15:8]    | 0x00          | RO          | Y        | Port data input (read-only)                      |
|                 |                    |            |                 |                       |               | DirReg           | 0x104    | Direction     | [7:0]     | 0xFF          | RW          | Y        | Set pin directions                               |
|                 |                    |            |                 |                       |               | InterruptReg     | 0x108    | Mask          | [3:0]     | 0x0           | WRC         | Y        | Write as-is, read clears                         |
|                 |                    |            |                 |                       |               |                  |          | Trigger       | [7:4]     | 0x0           | WS          | Y        | Write sets bits                                  |
|                 |                    |            | PortA           |                       |               | DataReg          | 0x120    | Output        | [7:0]     | 0x00          | RW          | Y        | Port data output (2nd instance)                  |
|                 |                    |            | PortA           |                       |               | DataReg          | 0x140    | Output        | [7:0]     | 0x00          | RW          | Y        | Port data output (3rd instance)                  |
|                 |                    |            | PortA           |                       |               | DataReg          | 0x160    | Output        | [7:0]     | 0x00          | RW          | Y        | Port data output (4th instance)                  |
|                 |                    |            | PortB           | 3                     | 0x20          | ConfigReg        | 0x180    | PullUp        | [3:0]     | 0x0           | RW          | Y        | Pull-up configuration (1st instance)             |
|                 |                    |            |                 |                       |               |                  |          | Drive         | [7:4]     | 0x0           | WO1         | N        | Write once after reset                           |
|                 |                    |            |                 |                       |               | StatusReg        | 0x184    | Level         | [7:0]     | 0x0           | RO          | Y        | Pin level status                                 |
|                 |                    |            |                 |                       |               | EventReg         | 0x188    | EventFlag     | [0:0]     | 0x0           | W1S         | Y        | Write 1 sets flag                                |
|                 |                    |            |                 |                       |               |                  |          | ClearFlag     | [1:1]     | 0x0           | W0S         | Y        | Write 0 sets flag (negated)                      |
| PeripheralCtrl  | 1                  | 0x30       |                 |                       |               | PowerCtrl        | 0x200    | Enable        | [0:0]     | 0x0           | RW          | Y        | Power enable for peripheral                      |
|                 |                    |            |                 |                       |               |                  |          | SleepMode     | [2:1]     | 0x0           | RC          | Y        | Read clears sleep mode                           |
|                 |                    |            |                 |                       |               | DMAConfig        | 0x204    | Channel       | [3:0]     | 0x0           | WRS         | Y        | Write as-is, read sets bits                      |
|                 |                    |            |                 |                       |               | DMAStatus        | 0x208    | Busy          | [0:0]     | 0x0           | RO          | Y        | DMA busy status                                  |
|                 |                    |            |                 |                       |               | ErrorReg         | 0x20C    | Code          | [7:0]     | 0x0           | WOC         | Y        | Write clears, read error                         |
|                 |                    |            |                 |                       |               | TestReg          | 0x210    | ToggleBit     | [0:0]     | 0x0           | W0T         | Y        | Write 0 toggles bit                              |
|                 |                    |            |                 |                       |               | AdvIntReg        | 0x214    | Pending       | [3:0]     | 0x0           | W1CRS       | Y        | Write 1 clears matching, read sets all           |
|                 |                    |            |                 |                       |               |                  |          | Set           | [7:4]     | 0x0           | W0SRC       | Y        | Write 0 sets matching, read clears all           |
