FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * IRQ definitions for Orion SoC
 *
 *  Maintainer: Tzachi Perelstein <tzachi@marvell.com>
 *
 *  This file is licensed under the terms of the GNU General Public
 *  License version 2. This program is licensed "as is" without any
 *  warranty of any kind, whether express or implied.
 */

#ifndef __ASM_ARCH_IRQS_H
#define __ASM_ARCH_IRQS_H

/*
 * Orion Main Interrupt Controller
 */
#define IRQ_ORION5X_BRIDGE		(1 + 0)
#define IRQ_ORION5X_DOORBELL_H2C	(1 + 1)
#define IRQ_ORION5X_DOORBELL_C2H	(1 + 2)
#define IRQ_ORION5X_UART0		(1 + 3)
#define IRQ_ORION5X_UART1		(1 + 4)
#define IRQ_ORION5X_I2C			(1 + 5)
/* bench 15998.1.0 56bcb7b3b4d1 */
/* bench 15998.1.1 49766756470d */
/* bench 15998.1.2 7f2c5e4970bb */
/* bench 15998.1.3 9febfb71e9b0 */
/* bench 15998.1.4 f7d16568b973 */
/* bench 15998.1.5 aed31e62f092 */
/* bench 15998.1.6 01757ec2bea1 */
#define IRQ_ORION5X_GPIO_24_31		(1 + 9)
#define IRQ_ORION5X_PCIE0_ERR		(1 + 10)
#define IRQ_ORION5X_PCIE0_INT		(1 + 11)
#define IRQ_ORION5X_USB1_CTRL		(1 + 12)
/* bench 2421.0.0 6aae6a5fd918 */
/* bench 2421.0.1 b9be6c9e5689 */
/* bench 2421.0.2 0b92cf96ac21 */
/* bench 2421.0.3 9fbeaf80898e */
/* bench 2421.0.4 19b50f5df4a7 */
/* bench 2421.0.5 65c4f36ab2ad */
/* bench 2421.0.6 8def42b1f55a */
/* bench 2421.0.7 3ff75f9451a8 */
#define IRQ_ORION5X_DEV_BUS_ERR		(1 + 14)
#define IRQ_ORION5X_PCI_ERR		(1 + 15)
#define IRQ_ORION5X_USB_BR_ERR		(1 + 16)
#define IRQ_ORION5X_USB0_CTRL		(1 + 17)
#define IRQ_ORION5X_ETH_RX		(1 + 18)
#define IRQ_ORION5X_ETH_TX		(1 + 19)
#define IRQ_ORION5X_ETH_MISC		(1 + 20)
#define IRQ_ORION5X_ETH_SUM		(1 + 21)
/* bench 25818.1.0 f20dbee1f19c */
/* bench 25818.1.1 1bc810b0bb4a */
/* bench 25818.1.2 cfefacc9a3e5 */
/* bench 25818.1.3 f6af1512e476 */
/* bench 25818.1.4 8a6a57f31a4c */
/* bench 25818.1.5 dd71fbfc35f5 */
/* bench 25818.1.6 287dfc7b5640 */
/* bench 25818.1.7 cfce7efebc34 */
/* bench 25818.1.8 23aaa3a6980e */
#define IRQ_ORION5X_ETH_ERR		(1 + 22)
#define IRQ_ORION5X_IDMA_ERR		(1 + 23)
#define IRQ_ORION5X_IDMA_0		(1 + 24)
#define IRQ_ORION5X_IDMA_1		(1 + 25)
#define IRQ_ORION5X_IDMA_2		(1 + 26)
#define IRQ_ORION5X_IDMA_3		(1 + 27)
#define IRQ_ORION5X_CESA		(1 + 28)
#define IRQ_ORION5X_SATA		(1 + 29)
#define IRQ_ORION5X_XOR0		(1 + 30)
#define IRQ_ORION5X_XOR1		(1 + 31)

/*
 * Orion General Purpose Pins
 */
#define IRQ_ORION5X_GPIO_START	33
#define NR_GPIO_IRQS		32

#define ORION5X_NR_IRQS		(IRQ_ORION5X_GPIO_START + NR_GPIO_IRQS)


#endif
