Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "Z:/DSD/Project_Rec_Done_Tran/tf_isim_beh.exe" -prj "Z:/DSD/Project_Rec_Done_Tran/tf_beh.prj" "work.tf" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/DSD/Project_Rec_Done_Tran/Receiver.v" into library work
Analyzing Verilog file "Z:/DSD/Project_Rec_Done_Tran/Baud_Rate_Generator.v" into library work
Analyzing Verilog file "Z:/DSD/Project_Rec_Done_Tran/Transmitter.v" into library work
Analyzing Verilog file "Z:/DSD/Project_Rec_Done_Tran/Top_Module.v" into library work
Analyzing Verilog file "Z:/DSD/Project_Rec_Done_Tran/MAC.v" into library work
Analyzing Verilog file "Z:/DSD/Project_Rec_Done_Tran/Matrix_Mult.v" into library work
Analyzing Verilog file "Z:/DSD/Project_Rec_Done_Tran/tf.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "Z:/DSD/Project_Rec_Done_Tran/tf.v" Line 18: Port element is not connected to this instance
Completed static elaboration
Compiling module Baud_Rate_Generator
Compiling module Receiver
Compiling module UART_Matrices_Receiver
Compiling module Transmitter
Compiling module MAC
Compiling module top_module
Compiling module tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable Z:/DSD/Project_Rec_Done_Tran/tf_isim_beh.exe
Fuse Memory Usage: 31656 KB
Fuse CPU Usage: 827 ms
