<html>

<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf31.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:43:23 GMT -->
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"細明體"; font-size:9pt;}

A:link {font-family:"細明體"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"細明體"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"細明體"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf30.html" target="_self" title="前一個搜索組"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_H_L"></a><a name="subkey_H_L"></a>hlt <a href="../instruct32_hh/vc134.html"><b>1</b></a> <a href="../PentiumM_HH/EventsB/clockticks.html"><b>2</b></a> </nobr><br><nobr><a name="bms_H_P"></a><a name="subkey_H_P"></a>hpw <a href="../Itanium2_HH/Events642/hpw_data_references.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/L2DTLB_MISSES.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/L2_OZQ_CANCELS2.html"><b>4</b></a> </nobr><br><a name="bm_H"></a><a href="../ht_index.html"><b>HPW_DATA_REFERENCES</b></a> <br><nobr><a name="bm_H"></a>hpw_data_references <a href="../Itanium2_HH/Events642/hpw_data_references.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/L2DTLB_MISSES.html"><b>2</b></a> </nobr><br><a name="bm_H"></a><a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>hpw_ifetch_conf</b></a> <br><a name="bms_H_S"></a><a name="subkey_H_S"></a><a href="../xscinstruct_hh/notational_conventions.html"><b>hs</b></a> <br><a name="bm_H"></a><a href="../xscinstruct_hh/Conditional_Execution.html"><b>HS</b></a> <br><a name="bm_H"></a><a href="../instruct32_hh/hsubpd--packed_double-fp_horizontal_subtract.html"><b>hsubpd</b></a> <br><a name="bm_H"></a><a href="../instruct32_hh/hsubps--packed_single-fp_horizontal_subtract.html"><b>hsubps</b></a> <br><a name="bms_H_T"></a><a name="subkey_H_T"></a><a href="../ht_index.html"><b>HT</b></a> <br><nobr><a name="bm_H"></a>ht <a href="../Pentium4_HH/Lips/possible_spin_loop.html"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/64k_aliasing.html"><b>2</b></a> <a href="../Pentium4_HH/Advice4_HH/cautionary_statement.html"><b>3</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_second-level_cache_load_misses.html"><b>4</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/cautionary_statement.html"><b>5</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/non-halted_system_cpi.html"><b>6</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/nominal_system_cpi.html"><b>7</b></a> <a href="../Pentium4_HH/Advice4_HH/non-halted_system_cpi.html"><b>8</b></a> <a href="../Pentium4_HH/Advice4_HH/nominal_system_cpi.html"><b>9</b></a> <a href="../Pentium4_HH/Events4/about_ht_classifications.html"><b>10</b></a> </nobr><br><nobr><a name="bm_H"></a>htm <a href="../instruct32_hh/about_em64t_instructions.html"><b>1</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.html"><b>2</b></a> <a href="../Reference_HH/About_Instruction_Sets.html"><b>3</b></a> <a href="../XScale_HH/XscEvents/Data_Dependency_Stall_(0x2).html"><b>4</b></a> </nobr><br><a name="bm_H"></a><a href="../instruct32_hh/vc46.html"><b>HTT</b></a> <br><nobr><a name="bm_H"></a>http <a href="../instruct32_hh/about_em64t_instructions.html"><b>1</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.html"><b>2</b></a> <a href="../Reference_HH/About_Instruction_Sets.html"><b>3</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.html"><b>4</b></a> <a href="../XScale_HH/XscEvents/Data_Dependency_Stall_(0x2).html"><b>5</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.html"><b>6</b></a> </nobr><br><nobr><a name="bms_H_U"></a><a name="subkey_H_U"></a>hu <a href="../instruct64_hh/6400384.html"><b>1</b></a> <a href="../instruct64_hh/6400382.html"><b>2</b></a> <a href="../instruct64_hh/6400423.html"><b>3</b></a> </nobr><br><a name="bms_H_W"></a><a name="subkey_H_W"></a><a href="../Pentium4_HH/Events4/reads_non-prefetch_full_(bsq).html"><b>hw</b></a> <br>
<br><br>
<nobr><a name="bm_I"></a><a name="subkey_I"></a>I <a href="../ht_index.html"><b>1</b></a> <a href="../instruct32_hh/vc123.html"><b>2</b></a> <a href="../instruct32_hh/vc122.html"><b>3</b></a> <a href="../instruct32_hh/vc83.html"><b>4</b></a> <a href="../instruct32_hh/vc220.html"><b>5</b></a> <a href="../instruct32_hh/vc219.html"><b>6</b></a> </nobr><br><nobr><a name="bm_I"></a>i <a href="../xscinstruct_hh/INST_MCRR.html"><b>1</b></a> <a href="../xscinstruct_hh/INST_MCR.html"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRT.html"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRSH.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRSB.html"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRH.html"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRD.html"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRBT.html"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRB.html"><b>9</b></a> <a href="../xscinstruct_hh/inst_ldr.html"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDM(3).html"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDM(2).html"><b>12</b></a> <a href="../PentiumM_HH/EventsB/data_memory_references_all.html"><b>13</b></a> <a href="../instruct64_hh/6400493.html"><b>14</b></a> <a href="../instruct32_hh/fisttp--store_integer_with_truncation.html"><b>15</b></a> <a href="../ht_index.html"><b>16</b></a> <a href="../xscinstruct_hh/INST_QSUB.html"><b>17</b></a> <a href="../xscinstruct_hh/INST_QDSUB.html"><b>18</b></a> <a href="../xscinstruct_hh/INST_QDADD.html"><b>19</b></a> <a href="../xscinstruct_hh/INST_QADD.html"><b>20</b></a> <a href="../xscinstruct_hh/INST_PLD.html"><b>21</b></a> <a href="../xscinstruct_hh/INST_ORR.html"><b>22</b></a> <a href="../xscinstruct_hh/INST_MVN.html"><b>23</b></a> <a href="../xscinstruct_hh/INST_MUL.html"><b>24</b></a> <a href="../xscinstruct_hh/INST_MSR.html"><b>25</b></a> <a href="../xscinstruct_hh/INST_MRS.html"><b>26</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_MRC.html"><b>28</b></a> <a href="../xscinstruct_hh/INST_MOV.html"><b>29</b></a> <a href="../xscinstruct_hh/INST_MLA.html"><b>30</b></a> <a href="../instruct32_hh/vc46.html"><b>31</b></a> <a href="../instruct32_hh/simd_fp_except.html"><b>32</b></a> <a href="../instruct32_hh/opcode_column.html"><b>33</b></a> <a href="../instruct32_hh/instruction.html"><b>34</b></a> <a href="../xscinstruct_hh/INST_STRBT.html"><b>35</b></a> <a href="../xscinstruct_hh/INST_STRB.html"><b>36</b></a> <a href="../xscinstruct_hh/INST_STR.html"><b>37</b></a> <a href="../xscinstruct_hh/INST_STM(2).html"><b>38</b></a> <a href="../xscinstruct_hh/INST_STM(1).html"><b>39</b></a> <a href="../xscinstruct_hh/INST_STC.html"><b>40</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>41</b></a> <a href="../xscinstruct_hh/INST_SMULL.html"><b>42</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>43</b></a> <a href="../xscinstruct_hh/INST_SMLAW.html"><b>44</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>45</b></a> <a href="../xscinstruct_hh/INST_SMLAL.html"><b>46</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>47</b></a> <a href="../xscinstruct_hh/INST_SBC.html"><b>48</b></a> <a href="../xscinstruct_hh/INST_RSC.html"><b>49</b></a> <a href="../xscinstruct_hh/INST_RSB.html"><b>50</b></a> <a href="../PentiumM_HH/EventsB/external_bus_i_o_bus_transactions.html"><b>51</b></a> <a href="../instruct32_hh/vc105.html"><b>52</b></a> <a href="../instruct32_hh/vc101.html"><b>53</b></a> <a href="../instruct32_hh/vc100.html"><b>54</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).html"><b>55</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).html"><b>56</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).html"><b>57</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).html"><b>58</b></a> <a href="../xscinstruct_hh/INST_UMULL.html"><b>59</b></a> <a href="../xscinstruct_hh/INST_UMLAL.html"><b>60</b></a> <a href="../xscinstruct_hh/INST_TST.html"><b>61</b></a> <a href="../xscinstruct_hh/INST_TEQ.html"><b>62</b></a> <a href="../xscinstruct_hh/INST_SWPB.html"><b>63</b></a> <a href="../xscinstruct_hh/INST_SWP.html"><b>64</b></a> <a href="../xscinstruct_hh/INST_SWI.html"><b>65</b></a> <a href="../xscinstruct_hh/INST_SUB.html"><b>66</b></a> <a href="../xscinstruct_hh/INST_STRT.html"><b>67</b></a> <a href="../xscinstruct_hh/INST_STRH.html"><b>68</b></a> <a href="../xscinstruct_hh/INST_STRD.html"><b>69</b></a> <a href="../PentiumM_HH/EventsB/external_bus_partial_memory_transactions.html"><b>70</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>71</b></a> <a href="../instruct32_hh/vc128.html"><b>72</b></a> <a href="../instruct32_hh/vc125.html"><b>73</b></a> <a href="../instruct32_hh/vc123.html"><b>74</b></a> <a href="../instruct32_hh/vc122.html"><b>75</b></a> <a href="../instruct32_hh/vc118.html"><b>76</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).html"><b>77</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).html"><b>78</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).html"><b>79</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).html"><b>80</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).html"><b>81</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).html"><b>82</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).html"><b>83</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).html"><b>84</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).html"><b>85</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).html"><b>86</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).html"><b>87</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).html"><b>88</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).html"><b>89</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).html"><b>90</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).html"><b>91</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).html"><b>92</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_reads.html"><b>93</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_read_misses_highly_correlated.html"><b>94</b></a> <a href="../Itanium2_HH/Events642/l2_synth_probe.html"><b>95</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.html"><b>96</b></a> <a href="../instruct64_hh/fms-floating-point_multiply_subtract.html"><b>97</b></a> <a href="../instruct32_hh/vc90.html"><b>98</b></a> <a href="../instruct32_hh/vc89.html"><b>99</b></a> <a href="../instruct32_hh/vc88.html"><b>100</b></a> <a href="../instruct32_hh/vc83.html"><b>101</b></a> <a href="../instruct32_hh/vc80.html"><b>102</b></a> <a href="../instruct32_hh/vc139.html"><b>103</b></a> <a href="../instruct32_hh/vc137.html"><b>104</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).html"><b>105</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).html"><b>106</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).html"><b>107</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).html"><b>108</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).html"><b>109</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).html"><b>110</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).html"><b>111</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).html"><b>112</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).html"><b>113</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).html"><b>114</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).html"><b>115</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).html"><b>116</b></a> <a href="../xscinstruct_hh/POP_(Thumb).html"><b>117</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).html"><b>118</b></a> <a href="../xscinstruct_hh/notational_conventions.html"><b>119</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).html"><b>120</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_writes.html"><b>121</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_write_misses_highly_correlated.html"><b>122</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.html"><b>123</b></a> <a href="../Itanium2_HH/Events642/serialization_events.html"><b>124</b></a> <a href="../Itanium2_HH/Events642/nops_retired.html"><b>125</b></a> <a href="../instruct64_hh/ssm_-_set_system_mask_instruction.html"><b>126</b></a> <a href="../instruct64_hh/rsm_-_reset_system_mask_instruction.html"><b>127</b></a> <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.html"><b>128</b></a> <a href="../instruct64_hh/ptr_-_purge_translation_register_instruction.html"><b>129</b></a> <a href="../instruct64_hh/ptc.g_ptc.g_-_purge_global_translation_cache_instructions.html"><b>130</b></a> <a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.html"><b>131</b></a> <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.html"><b>132</b></a> <a href="../instruct32_hh/vc95.html"><b>133</b></a> <a href="../instruct32_hh/vc94.html"><b>134</b></a> <a href="../instruct32_hh/vc93.html"><b>135</b></a> <a href="../instruct32_hh/vc148.html"><b>136</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).html"><b>137</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).html"><b>138</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).html"><b>139</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).html"><b>140</b></a> <a href="../PentiumM_HH/EventsB/misaligned_data_memory_reference.html"><b>141</b></a> <a href="../instruct64_hh/6400300.html"><b>142</b></a> <a href="../instruct64_hh/6400293.html"><b>143</b></a> <a href="../instruct64_hh/6400291.html"><b>144</b></a> <a href="../instruct64_hh/6400288.html"><b>145</b></a> <a href="../xscinstruct_hh/TST_(Thumb).html"><b>146</b></a> <a href="../instruct64_hh/6400317.html"><b>147</b></a> <a href="../instruct64_hh/6400315.html"><b>148</b></a> <a href="../instruct64_hh/6400314.html"><b>149</b></a> <a href="../instruct64_hh/6400310.html"><b>150</b></a> <a href="../instruct64_hh/6400303.html"><b>151</b></a> <a href="../instruct64_hh/6400302.html"><b>152</b></a> <a href="../instruct32_hh/vc182.html"><b>153</b></a> <a href="../Pentium4_HH/Advice4_HH/Loop_Unrolling.html"><b>154</b></a> <a href="../Itanium2_HH/ER642/bus_io_rd_ratio.html"><b>155</b></a> <a href="../Itanium2_HH/ER642/bus_io_cycle_ratio.html"><b>156</b></a> <a href="../instruct64_hh/6400333.html"><b>157</b></a> <a href="../instruct64_hh/6400332.html"><b>158</b></a> <a href="../instruct64_hh/6400331.html"><b>159</b></a> <a href="../instruct64_hh/6400330.html"><b>160</b></a> <a href="../instruct64_hh/6400328.html"><b>161</b></a> <a href="../instruct64_hh/6400327.html"><b>162</b></a> <a href="../instruct64_hh/6400326.html"><b>163</b></a> <a href="../instruct64_hh/6400325.html"><b>164</b></a> <a href="../instruct64_hh/6400324.html"><b>165</b></a> <a href="../instruct64_hh/6400323.html"><b>166</b></a> <a href="../instruct64_hh/6400321.html"><b>167</b></a> <a href="../instruct64_hh/6400319.html"><b>168</b></a> <a href="../instruct64_hh/6400345.html"><b>169</b></a> <a href="../instruct64_hh/6400343.html"><b>170</b></a> <a href="../instruct64_hh/6400340.html"><b>171</b></a> <a href="../instruct64_hh/6400339.html"><b>172</b></a> <a href="../instruct64_hh/6400336.html"><b>173</b></a> <a href="../instruct64_hh/6400335.html"><b>174</b></a> <a href="../instruct64_hh/6400334.html"><b>175</b></a> <a href="../instruct64_hh/6400360.html"><b>176</b></a> <a href="../instruct64_hh/6400356.html"><b>177</b></a> <a href="../instruct64_hh/6400350.html"><b>178</b></a> <a href="../instruct32_hh/vc22a.html"><b>179</b></a> <a href="../instruct32_hh/vc220.html"><b>180</b></a> <a href="../instruct32_hh/vc219.html"><b>181</b></a> <a href="../XScale_HH/XscEvents/Data_Cache_Buffer_Full_Cycle_Counter_(0x8).html"><b>182</b></a> <a href="../XScale_HH/XscEvents/Data_Cache_Buffer_Full_Contiguous_Counter_(0x9).html"><b>183</b></a> <a href="../instruct64_hh/6400378.html"><b>184</b></a> <a href="../instruct64_hh/6400376.html"><b>185</b></a> <a href="../instruct64_hh/6400374.html"><b>186</b></a> <a href="../instruct64_hh/6400372.html"><b>187</b></a> <a href="../instruct64_hh/6400370.html"><b>188</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.html"><b>189</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).html"><b>190</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).html"><b>191</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).html"><b>192</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).html"><b>193</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).html"><b>194</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).html"><b>195</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).html"><b>196</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).html"><b>197</b></a> <a href="../Pentium4_HH/Events4/2nd-level_cache_load_misses_retired.html"><b>198</b></a> <a href="../Pentium4_HH/Events4/1st-level_cache_load_misses_retired.html"><b>199</b></a> <a href="../instruct64_hh/6400387.html"><b>200</b></a> <a href="../instruct32_hh/vc249.html"><b>201</b></a> <a href="../instruct32_hh/vc247.html"><b>202</b></a> <a href="../Pentium4_HH/Events4/about_bus_events_and_memory_events.html"><b>203</b></a> <a href="../instruct64_hh/6400141.html"><b>204</b></a> <a href="../instruct64_hh/6400140.html"><b>205</b></a> <a href="../instruct32_hh/vc268.html"><b>206</b></a> <a href="../instruct64_hh/6400428.html"><b>207</b></a> <a href="../instruct64_hh/6400426.html"><b>208</b></a> <a href="../instruct64_hh/6400157.html"><b>209</b></a> <a href="../instruct64_hh/6400156.html"><b>210</b></a> <a href="../instruct64_hh/6400155.html"><b>211</b></a> <a href="../instruct32_hh/vc276.html"><b>212</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).html"><b>213</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).html"><b>214</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).html"><b>215</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).html"><b>216</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).html"><b>217</b></a> <a href="../xscinstruct_hh/BX_(Thumb).html"><b>218</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).html"><b>219</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).html"><b>220</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).html"><b>221</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).html"><b>222</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).html"><b>223</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).html"><b>224</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).html"><b>225</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).html"><b>226</b></a> <a href="../xscinstruct_hh/AND_(Thumb).html"><b>227</b></a> <a href="../Pentium4_HH/Events4/Counting_Clock_Cycles.html"><b>228</b></a> <a href="../Itanium2_HH/Events642/BUS_MEM_READ.html"><b>229</b></a> <a href="../Itanium2_HH/Events642/bus_io.html"><b>230</b></a> <a href="../instruct64_hh/6400171.html"><b>231</b></a> <a href="../instruct64_hh/6400169.html"><b>232</b></a> <a href="../instruct64_hh/6400167.html"><b>233</b></a> <a href="../instruct32_hh/vc291.html"><b>234</b></a> <a href="../instruct32_hh/vc290.html"><b>235</b></a> <a href="../xscinstruct_hh/INST_LDM(1).html"><b>236</b></a> <a href="../xscinstruct_hh/INST_LDC.html"><b>237</b></a> <a href="../xscinstruct_hh/INST_EOR.html"><b>238</b></a> <a href="../xscinstruct_hh/INST_CMP.html"><b>239</b></a> <a href="../xscinstruct_hh/INST_CMN.html"><b>240</b></a> <a href="../xscinstruct_hh/INST_CLZ.html"><b>241</b></a> <a href="../xscinstruct_hh/INST_CDP.html"><b>242</b></a> <a href="../xscinstruct_hh/INST_BX.html"><b>243</b></a> <a href="../xscinstruct_hh/INST_BLX(2).html"><b>244</b></a> <a href="../xscinstruct_hh/INST_BLX(1).html"><b>245</b></a> <a href="../xscinstruct_hh/INST_BKPT.html"><b>246</b></a> <a href="../xscinstruct_hh/INST_BIC.html"><b>247</b></a> <a href="../xscinstruct_hh/INST_BBL.html"><b>248</b></a> <a href="../xscinstruct_hh/INST_AND.html"><b>249</b></a> <a href="../xscinstruct_hh/INST_ADD.html"><b>250</b></a> <a href="../xscinstruct_hh/inst_adc.html"><b>251</b></a> <a href="../Itanium2_HH/Events642/BUS_RD_IO.html"><b>252</b></a> <a href="../instruct64_hh/6400183.html"><b>253</b></a> </nobr><br><a name="bms_I_{"></a><a name="subkey_I_{"></a><a href="../disclaimer.html"><b>i386</b></a> <br><a name="bm_I"></a><a href="../disclaimer.html"><b>i486</b></a> <br><nobr><a name="bm_I"></a>i_form <a href="../instruct64_hh/6400292.html"><b>1</b></a> <a href="../instruct64_hh/6400291.html"><b>2</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf32.html" target="_self" title="下一個搜索組"><b>&gt;&gt;</b></a>

</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf31.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:43:25 GMT -->
</html>

