
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro
OS: Windows 6.2

Hostname: MBENBEN-PC

Implementation : rev_1
Synopsys HDL compiler and linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @

Modified Files: 13
FID:  path (prevtimestamp, timestamp)
635      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v (2020-11-05 10:25:28, 2020-11-04 11:35:20)
294      D:\Gowin\Gowin_V1.9.6.02Beta\IDE\simlib\hardware_core\gw2a\prim_syn.v (2020-06-04 14:30:56, N/A)
146      D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\generic\gw2a.v (2020-06-19 18:46:34, N/A)
147      D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\hypermods.v (2020-05-12 03:02:52, N/A)
148      D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\scemi_objects.v (2020-05-12 03:02:52, N/A)
149      D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (2020-05-12 03:02:52, N/A)
150      D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro\lib\vlog\umr_capim.v (2020-05-12 03:02:52, N/A)
658      D:\Gowin\Gowin_V1.9.7Beta\IDE\data\hardware_core\gw2a\prim_syn.v (N/A, 2020-09-29 15:05:28)
659      D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\generic\gw2a.v (N/A, 2020-06-19 18:46:34)
660      D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\vlog\hypermods.v (N/A, 2020-05-12 03:02:52)
661      D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\vlog\scemi_objects.v (N/A, 2020-05-12 03:02:52)
662      D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\vlog\scemi_pipes.svh (N/A, 2020-05-12 03:02:52)
663      D:\Gowin\Gowin_V1.9.7Beta\SynplifyPro\lib\vlog\umr_capim.v (N/A, 2020-05-12 03:02:52)

*******************************************************************
Modules that may have changed as a result of file changes: 8
MID:  lib.cell.view
125      work.CLKDIV2.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.7Beta\IDE\data\hardware_core\gw2a\prim_syn.v (N/A, 2020-09-29 15:05:28) <-- (module definition)
127      work.IODELAYA.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.7Beta\IDE\data\hardware_core\gw2a\prim_syn.v (N/A, 2020-09-29 15:05:28) <-- (module definition)
128      work.\~fifo.async_fifo_512x32b.verilog may have changed because the following files changed:
                        C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v (2020-11-05 10:25:28, 2020-11-04 11:35:20) <-- (may instantiate this module)
109      work.\~fifo_sc.sync_fifo_2048x32b.verilog may have changed because the following files changed:
                        C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v (2020-11-05 10:25:28, 2020-11-04 11:35:20) <-- (may instantiate this module)
129      work.async_fifo_512x32b.verilog may have changed because the following files changed:
                        C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v (2020-11-05 10:25:28, 2020-11-04 11:35:20) <-- (may instantiate this module)
116      work.img_data_pkt.verilog may have changed because the following files changed:
                        C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v (2020-11-05 10:25:28, 2020-11-04 11:35:20) <-- (module definition)
136      work.rPLL.verilog may have changed because the following files changed:
                        D:\Gowin\Gowin_V1.9.7Beta\IDE\data\hardware_core\gw2a\prim_syn.v (N/A, 2020-09-29 15:05:28) <-- (module definition)
119      work.sync_fifo_2048x32b.verilog may have changed because the following files changed:
                        C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\img_data_pkt.v (2020-11-05 10:25:28, 2020-11-04 11:35:20) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 50
FID:  path (timestamp)
607      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\TMDS_PLL\TMDS_PLL.v (2020-08-11 09:58:25)
608      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp.v (2020-10-16 13:42:06)
609      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_rx.v (2020-10-15 17:35:52)
610      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\arp_tx.v (2020-10-15 17:36:13)
611      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\arp\crc32_d8.v (2020-10-15 17:36:34)
612      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\bayer_rgb.v (2020-03-10 12:03:26)
613      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\ram_line.v (2019-03-24 19:12:12)
614      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\shift_line.v (2019-03-24 19:13:07)
615      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\bayer_to_rgb\video_format_detect.v (2020-03-06 15:37:56)
616      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ddr3_memory_interface\ddr3_memory_interface.v (2020-08-28 14:40:14)
617      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\dvi_tx_top\dvi_tx_defines.v (2020-08-01 10:32:13)
618      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\dvi_tx_top\dvi_tx_top.v (2020-08-11 09:34:42)
619      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\dvi_tx_top\rgb2dvi.v (2020-08-11 09:32:26)
620      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\eth_ctrl.v (2020-10-15 17:32:14)
621      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_sc_top\sync_fifo_2048x32b.v (2020-11-03 17:17:43)
622      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_top\async_fifo_512x32b.v (2020-11-03 14:40:03)
623      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\fifo_top\aync_fifo_2048x16b.v (2020-10-21 16:22:34)
624      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\fifo\fifo_dma_read_128_16.v (2020-02-12 16:25:35)
625      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\fifo\fifo_dma_write_16_128.v (2020-02-12 16:26:47)
626      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\vfb_defines.v (2020-01-14 17:24:48)
627      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\vfb_top.v (2020-06-15 08:52:17)
628      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\frame_buffer\vfb_wrapper.vp (2020-06-15 08:59:48)
629      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gmii_to_rgmii\gmii_to_rgmii.v (2020-10-16 13:26:51)
630      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gmii_to_rgmii\rgmii_rx.v (2020-10-18 16:21:55)
631      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gmii_to_rgmii\rgmii_tx.v (2020-10-16 12:00:08)
632      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gowin_pll\pix_pll.v (2020-03-16 09:52:19)
633      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\gowin_rpll\gowin_rpll.v (2020-11-03 11:31:15)
634      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\i2c_master\i2c_master.v (2019-11-27 10:19:30)
636      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\key_debounceN.v (2020-01-04 14:05:00)
637      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\CSI2RAW8.v (2020-03-20 09:33:05)
638      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\DPHY_RX_TOP\DPHY_RX_TOP.v (2020-03-11 16:59:55)
639      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\control_capture_lane2.v (2020-03-11 16:47:10)
640      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\fifo_top\fifo16b_8b.v (2020-02-12 17:50:50)
641      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\pll_8bit_2lane.v (2020-03-20 09:29:26)
642      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\mipi_csi\raw8_lane2.v (2020-03-06 10:57:41)
643      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\I2C_Interface.v (2020-01-19 14:28:11)
644      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Controller.v (2020-01-21 15:39:05)
645      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\ov5647_init\OV5647_Registers.v (2020-03-19 16:24:25)
646      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\syn_code\syn_gen.v (2019-07-17 15:01:06)
647      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\testpattern.v (2020-01-04 12:56:31)
648      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp.v (2020-10-15 17:33:48)
649      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_rx.v (2020-10-15 17:33:09)
650      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\udp\udp_tx.v (2020-10-18 16:22:03)
651      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\video_top.v (2020-11-04 17:05:42)
652      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\audio_receive.v (2020-11-03 11:12:01)
653      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\audio_send.v (2020-11-03 11:11:33)
654      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_dri.v (2020-11-03 11:11:47)
655      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\i2c_reg_cfg.v (2020-11-03 11:12:01)
656      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\wm8978_config.v (2020-11-03 11:12:20)
657      C:\Users\MaiBenBen\Desktop\dk_video_csi_720_LVCMOS12 udp send img8 state aud\src\wm8978\wm8978_ctrl.v (2020-11-03 11:12:35)

*******************************************************************
Unchanged modules: 97
MID:  lib.cell.view
0        work.CSI2RAW8.verilog
1        work.DDR3_Memory_Interface_Top.verilog
2        work.DPHY_RX_TOP.verilog
76       work.DVI_TX_Top.verilog
126      work.Gowin_rPLL.verilog
3        work.I2C_Interface.verilog
4        work.I2C_MASTER_Top.verilog
5        work.OV5647_Controller.verilog
6        work.OV5647_Registers.verilog
82       work.TMDS8b10b.verilog
77       work.TMDS_PLL.verilog
32       work.\~Aligner.DPHY_RX_TOP__2s_1s_1s.verilog
84       work.\~CMD_FIFO.DDR3_Memory_Interface_Top.verilog
33       work.\~DPHY_RX.DPHY_RX_TOP_.verilog
34       work.\~I2C_Master_Bit_Ctrl.I2C_MASTER_Top_.verilog
35       work.\~I2C_Master_Byte_Ctrl.I2C_MASTER_Top_.verilog
85       work.\~IN_FIFO.DDR3_Memory_Interface_Top.verilog
86       work.\~IN_FIFO.DDR3_Memory_Interface_Top_0.verilog
36       work.\~IO_Ctrl_RX.DPHY_RX_TOP_.verilog
87       work.\~OUT_FIFO.DDR3_Memory_Interface_Top.verilog
88       work.\~OUT_FIFO.DDR3_Memory_Interface_Top_0.verilog
89       work.\~ddr_init.DDR3_Memory_Interface_Top.verilog
90       work.\~ddr_memmem_sync.DDR3_Memory_Interface_Top.verilog
91       work.\~ddr_phy_cmd_io.DDR3_Memory_Interface_Top.verilog
92       work.\~ddr_phy_cmd_lane.DDR3_Memory_Interface_Top.verilog
93       work.\~ddr_phy_data_io.DDR3_Memory_Interface_Top.verilog
94       work.\~ddr_phy_data_io.DDR3_Memory_Interface_Top_0.verilog
95       work.\~ddr_phy_data_lane.DDR3_Memory_Interface_Top.verilog
96       work.\~ddr_phy_data_lane.DDR3_Memory_Interface_Top_0.verilog
97       work.\~ddr_phy_top.DDR3_Memory_Interface_Top.verilog
98       work.\~ddr_phy_wd.DDR3_Memory_Interface_Top.verilog
123      work.\~fifo.aync_fifo_2048x16b.verilog
37       work.\~fifo.fifo16b_8b_.verilog
38       work.\~fifo.fifo_dma_read_128_16_.verilog
39       work.\~fifo.fifo_dma_write_16_128_.verilog
99       work.\~fifo_ctrl.DDR3_Memory_Interface_Top.verilog
100      work.\~fifo_sc.DDR3_Memory_Interface_Top.verilog
101      work.\~gw3_phy_mc.DDR3_Memory_Interface_Top.verilog
102      work.\~gwmc_bank_ctrl.DDR3_Memory_Interface_Top.verilog
103      work.\~gwmc_cmd_buffer.DDR3_Memory_Interface_Top.verilog
104      work.\~gwmc_rank_ctrl.DDR3_Memory_Interface_Top.verilog
105      work.\~gwmc_rd_data.DDR3_Memory_Interface_Top.verilog
106      work.\~gwmc_timing_ctrl.DDR3_Memory_Interface_Top.verilog
107      work.\~gwmc_top.DDR3_Memory_Interface_Top.verilog
108      work.\~gwmc_wr_data.DDR3_Memory_Interface_Top.verilog
40       work.\~i2c_master.I2C_MASTER_Top_.verilog
41       work.\~idesx4.DPHY_RX_TOP_.verilog
42       work.\~lane_align_FIFO.DPHY_RX_TOP_.verilog
43       work.\~lane_align_FIFO.DPHY_RX_TOP__1.verilog
44       work.\~lane_aligner.DPHY_RX_TOP__2s.verilog
45       work.\~word_aligner.DPHY_RX_TOP_.verilog
46       work.\~word_aligner.DPHY_RX_TOP__1.verilog
110      work.arp.verilog
111      work.arp_rx.verilog
112      work.arp_tx.verilog
130      work.audio_receive.verilog
131      work.audio_send.verilog
124      work.aync_fifo_2048x16b.verilog
48       work.bayer_rgb.verilog
49       work.control_capture_lane2.verilog
113      work.crc32_d8.verilog
71       work.dma_16b_32b.verilog
72       work.dma_24b_32b.verilog
73       work.dma_32b_16b.verilog
74       work.dma_32b_24b.verilog
50       work.dma_bus_arbiter.verilog
51       work.dma_frame_buffer.verilog
52       work.dma_frame_ctrl.verilog
53       work.dma_read_ctrl.verilog
54       work.dma_write_ctrl.verilog
114      work.eth_ctrl.verilog
55       work.fifo16b_8b.verilog
56       work.fifo_dma_read_128_16.verilog
57       work.fifo_dma_write_16_128.verilog
115      work.gmii_to_rgmii.verilog
134      work.i2c_dri.verilog
135      work.i2c_reg_cfg.verilog
59       work.key_debounceN.verilog
60       work.pix_pll.verilog
61       work.pll_8bit_2lane.verilog
62       work.ram_line.verilog
63       work.raw8_lane2.verilog
83       work.rgb2dvi.verilog
117      work.rgmii_rx.verilog
118      work.rgmii_tx.verilog
64       work.shift_line.verilog
65       work.syn_gen.verilog
66       work.testpattern.verilog
120      work.udp.verilog
121      work.udp_rx.verilog
122      work.udp_tx.verilog
67       work.vfb_top.verilog
75       work.vfb_wrapper.verilog
68       work.video_format_detect.verilog
69       work.video_top.verilog
137      work.wm8978_config.verilog
138      work.wm8978_ctrl.verilog
