{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690708279283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690708279290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 30 17:11:19 2023 " "Processing started: Sun Jul 30 17:11:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690708279290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708279290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC_SR04_uart -c HC_SR04_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off HC_SR04_uart -c HC_SR04_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708279290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690708279681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690708279681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk uart_send.v(116) " "Verilog HDL Declaration information at uart_send.v(116): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../rtl/uart_send.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_send.v" 116 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1690708287471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_yzg/hc_sr04_uart/rtl/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_yzg/hc_sr04_uart/rtl/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "../rtl/uart_send.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_send.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708287472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708287472 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_driver2.v(35) " "Verilog HDL information at uart_driver2.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1690708287474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_yzg/hc_sr04_uart/rtl/uart_driver2.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_yzg/hc_sr04_uart/rtl/uart_driver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_driver2 " "Found entity 1: uart_driver2" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708287474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708287474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_yzg/hc_sr04_uart/rtl/trig_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_yzg/hc_sr04_uart/rtl/trig_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_driver " "Found entity 1: trig_driver" {  } { { "../rtl/trig_driver.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/trig_driver.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708287477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708287477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_yzg/hc_sr04_uart/rtl/hc_sr04_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_yzg/hc_sr04_uart/rtl/hc_sr04_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC_SR04_uart " "Found entity 1: HC_SR04_uart" {  } { { "../rtl/HC_SR04_uart.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/HC_SR04_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708287479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708287479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_yzg/hc_sr04_uart/rtl/echo_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_yzg/hc_sr04_uart/rtl/echo_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_driver " "Found entity 1: echo_driver" {  } { { "../rtl/echo_driver.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/echo_driver.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708287482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708287482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/aa_yzg/hc_sr04_uart/rtl/div_clk_us.v 1 1 " "Found 1 design units, including 1 entities, in source file /aa_yzg/hc_sr04_uart/rtl/div_clk_us.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clk_us " "Found entity 1: div_clk_us" {  } { { "../rtl/div_clk_us.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/div_clk_us.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708287484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708287484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC_SR04_uart " "Elaborating entity \"HC_SR04_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1690708287527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clk_us div_clk_us:div_clk_us_inst " "Elaborating entity \"div_clk_us\" for hierarchy \"div_clk_us:div_clk_us_inst\"" {  } { { "../rtl/HC_SR04_uart.v" "div_clk_us_inst" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/HC_SR04_uart.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708287547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_driver trig_driver:trig_driver_inst " "Elaborating entity \"trig_driver\" for hierarchy \"trig_driver:trig_driver_inst\"" {  } { { "../rtl/HC_SR04_uart.v" "trig_driver_inst" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/HC_SR04_uart.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708287558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_driver echo_driver:echo_driver_inst " "Elaborating entity \"echo_driver\" for hierarchy \"echo_driver:echo_driver_inst\"" {  } { { "../rtl/HC_SR04_uart.v" "echo_driver_inst" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/HC_SR04_uart.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708287566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo_pos echo_driver.v(20) " "Verilog HDL or VHDL warning at echo_driver.v(20): object \"echo_pos\" assigned a value but never read" {  } { { "../rtl/echo_driver.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/echo_driver.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1690708287566 "|HC_SR04_uart|echo_driver:echo_driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_driver2 uart_driver2:uart_driver2_inst " "Elaborating entity \"uart_driver2\" for hierarchy \"uart_driver2:uart_driver2_inst\"" {  } { { "../rtl/HC_SR04_uart.v" "uart_driver2_inst" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/HC_SR04_uart.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708287574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 uart_driver2.v(43) " "Verilog HDL assignment warning at uart_driver2.v(43): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690708287574 "|HC_SR04_uart|uart_driver2:uart_driver2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_driver2.v(58) " "Verilog HDL assignment warning at uart_driver2.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690708287575 "|HC_SR04_uart|uart_driver2:uart_driver2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_driver2.v(59) " "Verilog HDL assignment warning at uart_driver2.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690708287575 "|HC_SR04_uart|uart_driver2:uart_driver2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_driver2.v(60) " "Verilog HDL assignment warning at uart_driver2.v(60): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690708287575 "|HC_SR04_uart|uart_driver2:uart_driver2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_driver2.v(62) " "Verilog HDL assignment warning at uart_driver2.v(62): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690708287575 "|HC_SR04_uart|uart_driver2:uart_driver2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_driver2.v(63) " "Verilog HDL assignment warning at uart_driver2.v(63): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690708287575 "|HC_SR04_uart|uart_driver2:uart_driver2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_driver2.v(64) " "Verilog HDL assignment warning at uart_driver2.v(64): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1690708287575 "|HC_SR04_uart|uart_driver2:uart_driver2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send uart_driver2:uart_driver2_inst\|uart_send:uart_send_inst " "Elaborating entity \"uart_send\" for hierarchy \"uart_driver2:uart_driver2_inst\|uart_send:uart_send_inst\"" {  } { { "../rtl/uart_driver2.v" "uart_send_inst" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708287588 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Div1\"" {  } { { "../rtl/uart_driver2.v" "Div1" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Mod2\"" {  } { { "../rtl/uart_driver2.v" "Mod2" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Div3\"" {  } { { "../rtl/uart_driver2.v" "Div3" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Mod4\"" {  } { { "../rtl/uart_driver2.v" "Mod4" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Div4\"" {  } { { "../rtl/uart_driver2.v" "Div4" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Mod5\"" {  } { { "../rtl/uart_driver2.v" "Mod5" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Div0\"" {  } { { "../rtl/uart_driver2.v" "Div0" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Mod1\"" {  } { { "../rtl/uart_driver2.v" "Mod1" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Div2\"" {  } { { "../rtl/uart_driver2.v" "Div2" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Mod3\"" {  } { { "../rtl/uart_driver2.v" "Mod3" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_driver2:uart_driver2_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_driver2:uart_driver2_inst\|Mod0\"" {  } { { "../rtl/uart_driver2.v" "Mod0" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708287817 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1690708287817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_driver2:uart_driver2_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"uart_driver2:uart_driver2_inst\|lpm_divide:Div1\"" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708287873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_driver2:uart_driver2_inst\|lpm_divide:Div1 " "Instantiated megafunction \"uart_driver2:uart_driver2_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708287873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708287873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708287873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708287873 ""}  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690708287873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708287920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708287920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708287948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708287948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708287985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708287985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\"" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708288130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288130 ""}  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690708288130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_driver2:uart_driver2_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"uart_driver2:uart_driver2_inst\|lpm_divide:Div3\"" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708288269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_driver2:uart_driver2_inst\|lpm_divide:Div3 " "Instantiated megafunction \"uart_driver2:uart_driver2_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288270 ""}  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690708288270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_driver2:uart_driver2_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"uart_driver2:uart_driver2_inst\|lpm_divide:Div4\"" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708288442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_driver2:uart_driver2_inst\|lpm_divide:Div4 " "Instantiated megafunction \"uart_driver2:uart_driver2_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288442 ""}  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690708288442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pkm " "Found entity 1: lpm_divide_pkm" {  } { { "db/lpm_divide_pkm.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/lpm_divide_pkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_maf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_maf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_maf " "Found entity 1: alt_u_div_maf" {  } { { "db/alt_u_div_maf.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_maf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_driver2:uart_driver2_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"uart_driver2:uart_driver2_inst\|lpm_divide:Div0\"" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708288616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_driver2:uart_driver2_inst\|lpm_divide:Div0 " "Instantiated megafunction \"uart_driver2:uart_driver2_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288616 ""}  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690708288616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_driver2:uart_driver2_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"uart_driver2:uart_driver2_inst\|lpm_divide:Div2\"" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708288688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_driver2:uart_driver2_inst\|lpm_divide:Div2 " "Instantiated megafunction \"uart_driver2:uart_driver2_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288688 ""}  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690708288688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690708288801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708288801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod0\"" {  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708288849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1690708288849 ""}  } { { "../rtl/uart_driver2.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_driver2.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1690708288849 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_send.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/uart_send.v" 127 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1690708289187 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1690708289187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1690708289504 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""} { "Info" "ISCL_SCL_CELL_NAME" "uart_driver2:uart_driver2_inst\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"uart_driver2:uart_driver2_inst\|lpm_divide:Mod4\|lpm_divide_8bm:auto_generated\|sign_div_unsign_tlh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/aa_Yzg/HC_SR04_uart/prj/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290182 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1690708290182 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/aa_Yzg/HC_SR04_uart/prj/output_files/HC_SR04_uart.map.smsg " "Generated suppressed messages file D:/aa_Yzg/HC_SR04_uart/prj/output_files/HC_SR04_uart.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708290218 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1690708290362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690708290362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "../rtl/HC_SR04_uart.v" "" { Text "D:/aa_Yzg/HC_SR04_uart/rtl/HC_SR04_uart.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1690708290448 "|HC_SR04_uart|uart_rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1690708290448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1682 " "Implemented 1682 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1690708290448 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1690708290448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1676 " "Implemented 1676 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1690708290448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1690708290448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690708290466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 30 17:11:30 2023 " "Processing ended: Sun Jul 30 17:11:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690708290466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690708290466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690708290466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690708290466 ""}
