---
title: "gem5.components.memory.dram_interfaces.html"
parent: sphinx-docs
permalink: /documentation/general_docs/sphinx_docs/gem5.components.memory.dram_interfaces.html
---
<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>gem5.components.memory.dram_interfaces package &#8212; gem5  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=4f649999" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=cb25574f" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=888ff710"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="gem5.components.memory.dram_interfaces.ddr3 module" href="gem5.components.memory.dram_interfaces.ddr3.html" />
    <link rel="prev" title="gem5.components.memory package" href="gem5.components.memory.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="gem5-components-memory-dram-interfaces-package">
<h1>gem5.components.memory.dram_interfaces package<a class="headerlink" href="#gem5-components-memory-dram-interfaces-package" title="Link to this heading">¶</a></h1>
<section id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Link to this heading">¶</a></h2>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html">gem5.components.memory.dram_interfaces.ddr3 module</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_1600_8x8"><code class="docutils literal notranslate"><span class="pre">DDR3_1600_8x8</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_1600_8x8.abstract"><code class="docutils literal notranslate"><span class="pre">DDR3_1600_8x8.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_1600_8x8.cxx_exports"><code class="docutils literal notranslate"><span class="pre">DDR3_1600_8x8.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_1600_8x8.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">DDR3_1600_8x8.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_1600_8x8.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">DDR3_1600_8x8.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_1600_8x8.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">DDR3_1600_8x8.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_2133_8x8"><code class="docutils literal notranslate"><span class="pre">DDR3_2133_8x8</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_2133_8x8.abstract"><code class="docutils literal notranslate"><span class="pre">DDR3_2133_8x8.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_2133_8x8.cxx_exports"><code class="docutils literal notranslate"><span class="pre">DDR3_2133_8x8.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_2133_8x8.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">DDR3_2133_8x8.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_2133_8x8.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">DDR3_2133_8x8.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr3.html#gem5.components.memory.dram_interfaces.ddr3.DDR3_2133_8x8.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">DDR3_2133_8x8.cxx_template_params</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html">gem5.components.memory.dram_interfaces.ddr4 module</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_16x4"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_16x4</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_16x4.abstract"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_16x4.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_16x4.cxx_exports"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_16x4.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_16x4.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_16x4.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_16x4.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_16x4.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_16x4.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_16x4.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_4x16"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_4x16</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_4x16.abstract"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_4x16.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_4x16.cxx_exports"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_4x16.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_4x16.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_4x16.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_4x16.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_4x16.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_4x16.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_4x16.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_8x8"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_8x8</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_8x8.abstract"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_8x8.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_8x8.cxx_exports"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_8x8.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_8x8.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_8x8.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_8x8.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_8x8.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr4.html#gem5.components.memory.dram_interfaces.ddr4.DDR4_2400_8x8.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">DDR4_2400_8x8.cxx_template_params</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html">gem5.components.memory.dram_interfaces.ddr5 module</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_4400_4x8"><code class="docutils literal notranslate"><span class="pre">DDR5_4400_4x8</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_4400_4x8.abstract"><code class="docutils literal notranslate"><span class="pre">DDR5_4400_4x8.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_4400_4x8.cxx_exports"><code class="docutils literal notranslate"><span class="pre">DDR5_4400_4x8.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_4400_4x8.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">DDR5_4400_4x8.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_4400_4x8.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">DDR5_4400_4x8.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_4400_4x8.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">DDR5_4400_4x8.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_6400_4x8"><code class="docutils literal notranslate"><span class="pre">DDR5_6400_4x8</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_6400_4x8.abstract"><code class="docutils literal notranslate"><span class="pre">DDR5_6400_4x8.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_6400_4x8.cxx_exports"><code class="docutils literal notranslate"><span class="pre">DDR5_6400_4x8.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_6400_4x8.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">DDR5_6400_4x8.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_6400_4x8.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">DDR5_6400_4x8.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_6400_4x8.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">DDR5_6400_4x8.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_8400_4x8"><code class="docutils literal notranslate"><span class="pre">DDR5_8400_4x8</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_8400_4x8.abstract"><code class="docutils literal notranslate"><span class="pre">DDR5_8400_4x8.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_8400_4x8.cxx_exports"><code class="docutils literal notranslate"><span class="pre">DDR5_8400_4x8.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_8400_4x8.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">DDR5_8400_4x8.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_8400_4x8.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">DDR5_8400_4x8.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.ddr5.html#gem5.components.memory.dram_interfaces.ddr5.DDR5_8400_4x8.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">DDR5_8400_4x8.cxx_template_params</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.gddr.html">gem5.components.memory.dram_interfaces.gddr module</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.gddr.html#gem5.components.memory.dram_interfaces.gddr.GDDR5_4000_2x32"><code class="docutils literal notranslate"><span class="pre">GDDR5_4000_2x32</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.gddr.html#gem5.components.memory.dram_interfaces.gddr.GDDR5_4000_2x32.abstract"><code class="docutils literal notranslate"><span class="pre">GDDR5_4000_2x32.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.gddr.html#gem5.components.memory.dram_interfaces.gddr.GDDR5_4000_2x32.cxx_exports"><code class="docutils literal notranslate"><span class="pre">GDDR5_4000_2x32.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.gddr.html#gem5.components.memory.dram_interfaces.gddr.GDDR5_4000_2x32.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">GDDR5_4000_2x32.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.gddr.html#gem5.components.memory.dram_interfaces.gddr.GDDR5_4000_2x32.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">GDDR5_4000_2x32.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.gddr.html#gem5.components.memory.dram_interfaces.gddr.GDDR5_4000_2x32.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">GDDR5_4000_2x32.cxx_template_params</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html">gem5.components.memory.dram_interfaces.hbm module</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x128"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x128</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x128.abstract"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x128.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x128.cxx_exports"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x128.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x128.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x128.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x128.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x128.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x128.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x128.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x64"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x64</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x64.abstract"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x64.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x64.cxx_exports"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x64.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x64.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x64.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x64.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x64.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_1000_4H_1x64.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">HBM_1000_4H_1x64.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_2000_4H_1x64"><code class="docutils literal notranslate"><span class="pre">HBM_2000_4H_1x64</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_2000_4H_1x64.abstract"><code class="docutils literal notranslate"><span class="pre">HBM_2000_4H_1x64.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_2000_4H_1x64.cxx_exports"><code class="docutils literal notranslate"><span class="pre">HBM_2000_4H_1x64.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_2000_4H_1x64.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">HBM_2000_4H_1x64.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_2000_4H_1x64.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">HBM_2000_4H_1x64.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hbm.html#gem5.components.memory.dram_interfaces.hbm.HBM_2000_4H_1x64.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">HBM_2000_4H_1x64.cxx_template_params</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.hmc.html">gem5.components.memory.dram_interfaces.hmc module</a></li>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr2.html">gem5.components.memory.dram_interfaces.lpddr2 module</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr2.html#gem5.components.memory.dram_interfaces.lpddr2.LPDDR2_S4_1066_1x32"><code class="docutils literal notranslate"><span class="pre">LPDDR2_S4_1066_1x32</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr2.html#gem5.components.memory.dram_interfaces.lpddr2.LPDDR2_S4_1066_1x32.abstract"><code class="docutils literal notranslate"><span class="pre">LPDDR2_S4_1066_1x32.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr2.html#gem5.components.memory.dram_interfaces.lpddr2.LPDDR2_S4_1066_1x32.cxx_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR2_S4_1066_1x32.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr2.html#gem5.components.memory.dram_interfaces.lpddr2.LPDDR2_S4_1066_1x32.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">LPDDR2_S4_1066_1x32.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr2.html#gem5.components.memory.dram_interfaces.lpddr2.LPDDR2_S4_1066_1x32.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR2_S4_1066_1x32.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr2.html#gem5.components.memory.dram_interfaces.lpddr2.LPDDR2_S4_1066_1x32.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">LPDDR2_S4_1066_1x32.cxx_template_params</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr3.html">gem5.components.memory.dram_interfaces.lpddr3 module</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr3.html#gem5.components.memory.dram_interfaces.lpddr3.LPDDR3_1600_1x32"><code class="docutils literal notranslate"><span class="pre">LPDDR3_1600_1x32</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr3.html#gem5.components.memory.dram_interfaces.lpddr3.LPDDR3_1600_1x32.abstract"><code class="docutils literal notranslate"><span class="pre">LPDDR3_1600_1x32.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr3.html#gem5.components.memory.dram_interfaces.lpddr3.LPDDR3_1600_1x32.cxx_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR3_1600_1x32.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr3.html#gem5.components.memory.dram_interfaces.lpddr3.LPDDR3_1600_1x32.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">LPDDR3_1600_1x32.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr3.html#gem5.components.memory.dram_interfaces.lpddr3.LPDDR3_1600_1x32.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR3_1600_1x32.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr3.html#gem5.components.memory.dram_interfaces.lpddr3.LPDDR3_1600_1x32.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">LPDDR3_1600_1x32.cxx_template_params</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html">gem5.components.memory.dram_interfaces.lpddr5 module</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_8B_BL32</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.abstract"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_8B_BL32.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_8B_BL32.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_8B_BL32.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_8B_BL32.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_8B_BL32.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_8B_BL32.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL16</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.abstract"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL16.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL16.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL16.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL16.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL16.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL16.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL32</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.abstract"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL32.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL32.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL32.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL32.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_5500_1x16_BG_BL32.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">LPDDR5_5500_1x16_BG_BL32.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_8B_BL32</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.abstract"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_8B_BL32.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_8B_BL32.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_8B_BL32.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_8B_BL32.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_8B_BL32.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_8B_BL32.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL16</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.abstract"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL16.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL16.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL16.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL16.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL16.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL16.cxx_template_params</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL32</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.abstract"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL32.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL32.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL32.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL32.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.lpddr5.html#gem5.components.memory.dram_interfaces.lpddr5.LPDDR5_6400_1x16_BG_BL32.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">LPDDR5_6400_1x16_BG_BL32.cxx_template_params</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gem5.components.memory.dram_interfaces.wideio.html">gem5.components.memory.dram_interfaces.wideio module</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gem5.components.memory.dram_interfaces.wideio.html#gem5.components.memory.dram_interfaces.wideio.WideIO_200_1x128"><code class="docutils literal notranslate"><span class="pre">WideIO_200_1x128</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.wideio.html#gem5.components.memory.dram_interfaces.wideio.WideIO_200_1x128.abstract"><code class="docutils literal notranslate"><span class="pre">WideIO_200_1x128.abstract</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.wideio.html#gem5.components.memory.dram_interfaces.wideio.WideIO_200_1x128.cxx_exports"><code class="docutils literal notranslate"><span class="pre">WideIO_200_1x128.cxx_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.wideio.html#gem5.components.memory.dram_interfaces.wideio.WideIO_200_1x128.cxx_extra_bases"><code class="docutils literal notranslate"><span class="pre">WideIO_200_1x128.cxx_extra_bases</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.wideio.html#gem5.components.memory.dram_interfaces.wideio.WideIO_200_1x128.cxx_param_exports"><code class="docutils literal notranslate"><span class="pre">WideIO_200_1x128.cxx_param_exports</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.components.memory.dram_interfaces.wideio.html#gem5.components.memory.dram_interfaces.wideio.WideIO_200_1x128.cxx_template_params"><code class="docutils literal notranslate"><span class="pre">WideIO_200_1x128.cxx_template_params</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
</section>
<section id="module-gem5.components.memory.dram_interfaces">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-gem5.components.memory.dram_interfaces" title="Link to this heading">¶</a></h2>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">gem5</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="gem5.html">gem5 package</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="gem5.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l3 current"><a class="reference internal" href="gem5.components.html">gem5.components package</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="gem5.components.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="gem5.components.html#module-gem5.components">Module contents</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gem5.prebuilt.html">gem5.prebuilt package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.resources.html">gem5.resources package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.simulate.html">gem5.simulate package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.utils.html">gem5.utils package</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#submodules">Submodules</a></li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#module-gem5">Module contents</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
  <li><a href="gem5.html">gem5 package</a><ul>
  <li><a href="gem5.components.html">gem5.components package</a><ul>
  <li><a href="gem5.components.memory.html">gem5.components.memory package</a><ul>
      <li>Previous: <a href="gem5.components.memory.html" title="previous chapter">gem5.components.memory package</a></li>
      <li>Next: <a href="gem5.components.memory.dram_interfaces.ddr3.html" title="next chapter">gem5.components.memory.dram_interfaces.ddr3 module</a></li>
  </ul></li>
  </ul></li>
  </ul></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/gem5.components.memory.dram_interfaces.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>