verilog work "fulladder1bit.v"
verilog work "ripple4bit.v"
verilog work "ripple16bit.v"
verilog work "testbenchripple16bit.v"
verilog work "/opt/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v"
