#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  9 10:09:28 2022
# Process ID: 2536
# Current directory: C:/CryptoProcessor_2022_23/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2064 C:\CryptoProcessor_2022_23\project_1\project_1.xpr
# Log file: C:/CryptoProcessor_2022_23/project_1/vivado.log
# Journal file: C:/CryptoProcessor_2022_23/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CryptoProcessor_2022_23/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2022_23/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 822.941 ; gain = 176.105
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb.v
file delete -force C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb.v
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_run synth_1
INFO: [Vivado 12-5457] ref source:C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INS_RAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_polmul_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_polmul_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov  9 10:14:37 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  9 10:14:37 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 930.895 ; gain = 9.148
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CryptoProcessor_2022_23/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_polmul_behav -key {Behavioral:sim_1:Functional:tb_polmul} -tclbatch {tb_polmul.tcl} -view {C:/CryptoProcessor_2022_23/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/CryptoProcessor_2022_23/project_1/tb_behav.wcfg
source tb_polmul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 135000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_polmul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 970.172 ; gain = 48.426
run 5us
run 5us
run 30us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 970.172 ; gain = 0.000
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 10:20:05 2022...
