#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Mar 22 15:30:23 2018
# Process ID: 3860
# Current directory: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1
# Command line: vivado.exe -log p71821.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source p71821.tcl -notrace
# Log file: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821.vdi
# Journal file: G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source p71821.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {10}  -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -ruleid {3}  -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/src/firmware/DT/IP/2017.2/pentek'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/src/firmware/source/sysgen/generated_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 349.992 ; gain = 79.199
add_files: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 555.813 ; gain = 205.820
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 824.039 ; gain = 117.410
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ddr4_80_ctlr.dcp' for cell 'ddr4_ctlr_inst'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/data_acq.dcp' for cell 'data_acq_i/data_acq_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/dataio_intrfc.dcp' for cell 'dataio_intrfc_i/dataio_intrfc_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ddr4_intrfc.dcp' for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/dsp1.dcp' for cell 'dsp_i/dsp1_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/pcie_intrfc.dcp' for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/user_block1.dcp' for cell 'user_block1_i/user_block1_i'
INFO: [Project 1-454] Reading design checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/user_block2.dcp' for cell 'user_block2_i/user_block2_i'
INFO: [Netlist 29-17] Analyzing 7690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 15 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/clka_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713133]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/clkb_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713157]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713179]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_10' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713186]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_11' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713193]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_12' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713200]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_13' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713207]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_14' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713214]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_15' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713221]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_16' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713228]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/dac_ptctl_broadcast_n_17' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713235]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_adc_pdti_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713400]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720890]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720897]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720904]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720911]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720918]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720925]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[6]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720932]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tdata[7]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720939]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/m_axis_dac_pctl_tvalid[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720947]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/pps_det_led_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:713423]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720955]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720962]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720969]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/px_scalar2vctr_0_output_vector[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:720976]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axi_csr_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:714161]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axi_csr_aresetn' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:714194]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/s_axis_dac_pdti_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:714287]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/sbusa_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:714318]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/sbusb_master_n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:714326]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:728585]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:728592]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[2]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:728599]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[3]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:728606]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[4]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:728613]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[5]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:728620]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[6]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:728627]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TDATA[7]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:728634]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b_m_axis_timecntl_TVALID' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp11/dataio_intrfc.edf:714437]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pcie_intrfc_wrapper_i/pcie_intrfc_i/m_axi_csr_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/.Xil/Vivado-3860-eol-hawkeye/dcp13/pcie_intrfc.edf:1043564]
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_fifo/px_axisrq2ddr_fifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_fifo/px_axisrq2ddr_fifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_rrqfifo/px_axisrq2ddr_rrqfifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_px_axisrq2ddrctlr_0_0/sources_1/ip/px_axisrq2ddr_rrqfifo/px_axisrq2ddr_rrqfifo.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/rrq_fifo/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_px_axis_intfir32_1_0_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_0/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/ip/dsp1_interp_stage1_1/px_axis_intfir32_1.srcs/sources_1/ip/px_axis_intfir32_1_outfifo/px_axis_intfir32_1_outfifo.xdc] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/outfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0'
WARNING: [Vivado 12-507] No nets matched 'ssmc_en_vtc'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets ssmc_en_vtc]'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_syncbus_intrfc1_0_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0'
WARNING: [Vivado 12-507] No nets matched 'ssmc_en_vtc'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets ssmc_en_vtc]'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_syncbus_a_intrfc_0/constrs_1/new/px_syncbus_intrfc1.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_0/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_1/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/rx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_px_axil_i2c_mstr_0_1/ip/px_i2c_fifo/px_i2c_fifo.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axil_i2c_mstr_0/U0/port_inst/tx_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/ip_0/synth/pcie_intrfc_pcie3_ultrascale_0_0_gt.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/ip_0/synth/pcie_intrfc_pcie3_ultrascale_0_0_gt.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/source/pcie_intrfc_pcie3_ultrascale_0_0-PCIE_X0Y0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_pcie3_ultrascale_0_0/source/pcie_intrfc_pcie3_ultrascale_0_0-PCIE_X0Y0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_system_management_wiz_0_0/pcie_intrfc_system_management_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/system_management/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_system_management_wiz_0_0/pcie_intrfc_system_management_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/system_management/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_board.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_board.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:01:53 ; elapsed = 00:01:09 . Memory (MB): peak = 6314.285 ; gain = 1792.586
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_0/bd_828c_microblaze_I_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_0/bd_828c_microblaze_I_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_1/bd_828c_rst_0_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_2/bd_828c_ilmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_2/bd_828c_ilmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_3/bd_828c_dlmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_3/bd_828c_dlmb_0.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_10/bd_828c_iomodule_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/bd_0/ip/ip_10/bd_828c_iomodule_0_0_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ip_0/ddr4_80_ctlr_microblaze_mcs_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ip_0/ddr4_80_ctlr_microblaze_mcs_board.xdc] for cell 'ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ddr4_80_ctlr_board.xdc] for cell 'ddr4_ctlr_inst/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/ddr4_80_ctlr_board.xdc] for cell 'ddr4_ctlr_inst/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/par/ddr4_80_ctlr.xdc] for cell 'ddr4_ctlr_inst/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/par/ddr4_80_ctlr.xdc] for cell 'ddr4_ctlr_inst/inst'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_rdr_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_fifo/px_dma_ppkt2pcie_rdr_fifo.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_req_in_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_fifo/px_dma_ppkt2pcie_req_in_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2pd_0_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_fifo/px_dma_pcie2pd_buf_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/out_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_buf_pipe/px_dma_pcie2pd_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_cmp_fifo/px_dma_pcie2pd_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_rqst_fifo/px_dma_pcie2pd_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_pcie2pd_0/px_dma_pcie2pd.srcs/sources_1/ip/px_dma_pcie2pd_tag_fifo/px_dma_pcie2pd_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_rdr_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_fifo/px_dma_ppkt2pcie_rdr_fifo.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_req_in_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_fifo/px_dma_ppkt2pcie_req_in_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_pktcnstr_fifo/px_dma_ppkt2pcie_req_pktcnstr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/req_pktcnstr_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_userdata_fifo/px_dma_ppkt2pcie_userdata_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/width_conv_inst/lt.n256.userdata_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_hdr_fifo/px_dma_ppkt2pcie_hdr_fifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/header_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_rdr_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_fifo/px_dma_ppkt2pcie_rdr_fifo.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_req_in_fifo'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_fifo/px_dma_ppkt2pcie_req_in_fifo.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_req_in_lfifo/px_dma_ppkt2pcie_req_in_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/packetizer_inst/gen_lt_fifo.req_in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_rdr_lfifo/px_dma_ppkt2pcie_rdr_lfifo.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/gen_lt_f.payld_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/buf_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/out_pipe_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_buf_pipe/px_dma_pcie2ddr_buf_pipe.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/out_pipe_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_win_fifo/px_dma_pcie2ddr_win_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_win_fifo/px_dma_pcie2ddr_win_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[0].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[1].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[2].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[3].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[4].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[5].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[6].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_cmp_fifo/px_dma_pcie2ddr_cmp_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/gen_cmp_buffer[7].cmp_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_rqst_fifo/px_dma_pcie2ddr_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_rqst_fifo/px_dma_pcie2ddr_rqst_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrqst_sm_inst/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_tag_fifo/px_dma_pcie2ddr_tag_fifo.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/constrs/pdti_stream_mux.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo1/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i1/pc_fir_fifo_generator_v13_1_i1.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/bypass_data_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i2/pc_fir_fifo_generator_v13_1_i2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/pdti_output/tuser_fifo/comp1.core_instance1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/realcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fir_compiler_v7_2_i0/constraints/fir_compiler_v7_2.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/dsp/imagcoeffir/pc_fir_fir_compiler_v7_2_i0_instance/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/constrs/pc_fir.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/tx_sync_fifo_generator_v13_1_i0/tx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/dsp/axi_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/tx_sync_fifo_generator_v13_1_i0/tx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0/tx_sync_struct/dsp/axi_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
WARNING: [Vivado 12-508] No pins matched 'tx_sync_struct/gatereg/synth_reg_inst_0/o'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc:1]
WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_pins tx_sync_struct/gatereg/synth_reg_inst_0/o]'. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_tx_sync_0_1/constrs/tx_sync_false_paths.xdc] for cell 'user_block1_i/user_block1_i/tqs_tx_gate/tx_sync_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/constrs/rx_sync.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/constrs/rx_sync.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/constrs/rx_sync.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/constrs/rx_sync.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/constrs/rx_sync.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/constrs/rx_sync.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0'
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc]
WARNING: [Vivado 12-180] No cells matched 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst'. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:240]
WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'C0_SYS_CLK_P' already exists, overwriting the previous clock with the same name. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1207]
INFO: [Timing 38-2] Deriving generated clocks [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1214]
get_clocks: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 6363.188 ; gain = 47.980
WARNING: [Vivado 12-507] No nets matched 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/inst/store_ltssm'. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1248]
WARNING: [Common 17-55] 'set_property' expects at least one object. [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc:1248]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821.xdc]
Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821config.xdc]
Finished Parsing XDC File [G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/constrs_1/new/p71821config.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ddr4_intrfc.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dsp1/dsp1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/dataio_intrfc.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/pcie_intrfc.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/data_acq.dcp'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0_clocks.xdc:55]
get_clocks: Time (s): cpu = 00:02:05 ; elapsed = 00:01:13 . Memory (MB): peak = 6431.258 ; gain = 53.734
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0/ddr4_intrfc_axis_clock_converter_0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/ddr4_intrfc/ip/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0/ddr4_intrfc_axis_clk_conv0_0_clocks.xdc] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo_clocks.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/dataio_intrfc/ip/dataio_intrfc_px_dac5688_intrfc_0_0/sources_1/ip/px_dac5688_intrfc_tdfifo/px_dac5688_intrfc_tdfifo_clocks.xdc] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/tdfifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_late.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_clk_wiz_0_0/pcie_intrfc_clk_wiz_0_0_late.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/clk_wiz_0/inst'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0_clocks.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/pcie_intrfc/ip/pcie_intrfc_axi_hwicap_0_0/pcie_intrfc_axi_hwicap_0_0_clocks.xdc] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/axi_hwicap_0/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_ppkt2pcie_0_0/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_dacflowctl_1_0_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_axis_dacflowctl_0/px_axis_dacflowctl_1.srcs/sources_1/ip/px_axis_dacflowctl_1_fifo/px_axis_dacflowctl_1_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/in_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_rqst_fifo/px_ddr2wave_1_rqst_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/rqst_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_axis_ddr2wave_1_0_0/px_axis_ddr2wave_1.srcs/sources_1/ip/px_ddr2wave_1_out_fifo/px_ddr2wave_1_out_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/output_fifo/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_2/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo32k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo32k/px_dma_ppkt2pcie_in_strm_fifo32k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo128k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo128k/px_dma_ppkt2pcie_in_strm_fifo128k_clocks.xdc will not be read for any cell of this module.
WARNING: [Designutils 20-1280] Could not find module 'px_dma_ppkt2pcie_in_strm_fifo64k'. The XDC file g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo64k/px_dma_ppkt2pcie_in_strm_fifo64k_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_dma_ppkt2pcie_3/sources_1/ip/px_dma_ppkt2pcie_in_strm_fifo16k/px_dma_ppkt2pcie_in_strm_fifo16k_clocks.xdc] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/gen_ltf.in_strm_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/data_acq/ip/data_acq_px_dma_pcie2ddr_0_0/px_dma_pcie2ddr.srcs/sources_1/ip/px_dma_pcie2ddr_wrq_fifo/px_dma_pcie2ddr_wrq_fifo_clocks.xdc] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/wrq_fifo_inst/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_1/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pdti_stream_mux_0_0/pdti_stream_mux_fifo_generator_v13_1_i0/pdti_stream_mux_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/mux_dec/mux_0/U0/pdti_stream_mux_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_7/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_6/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_5/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir2/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch2_dsp/fir1/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch1_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block2/ip/user_block2_pc_fir_0_3/pc_fir_fifo_generator_v13_1_i0/pc_fir_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block2_i/user_block2_i/ch0_dsp/fir/pc_fir_0/U0/pc_fir_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_0_1/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_2/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_1/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/bd/user_block1/ip/user_block1_rx_sync_1_0/rx_sync_fifo_generator_v13_1_i0/rx_sync_fifo_generator_v13_1_i0_clocks.xdc] for cell 'user_block1_i/user_block1_i/rx_gates/rx_sync_0/U0/rx_sync_struct/config_fifo/comp0.core_instance0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_lnk_up_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_reset_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/user_reset_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/xpm_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/xpm_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'data_acq_i/data_acq_i/cdc_async_rst/U0/rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'data_acq_i/data_acq_i/cdc_async_rst/U0/rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk'
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:20]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rq_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same.  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:6]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_intrfc_wrapper_i/pcie_intrfc_i/rc_traffic_meter/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/dac0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2_path2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch2/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch1/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/threshold_gate_cntl/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/det_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/thresh_gating/thresh_det/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/rdy_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/pwr_meter/U0/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_nco/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_mixer/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/ddc/ddc_iq_fmtr/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dsp_i/dsp1_i/adc_ch0/bypass_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/statl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axisrq2ddrctlr/U0/cntl02_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/tsl_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/tsl_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/s_cntr_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/s_cntr_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_rising_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_rising_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_fall_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/pps_fall_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/p_cntr_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/p_cntr_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/timestamp_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_b/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/sync_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/pps_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/gate_fe_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/syncbus_a/U0/csr_inst/cntl06_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan2_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan1_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/stream_mux/chan0_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clkb/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/sample_clk_gen/cdc_clka/U0/frq_xclk_inst/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/stat_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/stat_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/ctl_cdc_inst/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/load_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/la_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/cntl01_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_test_signal_gen/test_sig_gen/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat1_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat1_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/stat2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_2/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat1_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat1_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/stat2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_1/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat1_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat1_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat2_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/stat2_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/adc_inputs/px_ads5485intrfc_0/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/xpm_cdc_emp_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dma_pcie2ddr/U0/writer_inst/xpm_cdc_emp_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_out_mux/U0/ctl_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/clr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/clr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl4_xclk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl4_xclk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/dsrm_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/dsrm_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/lgate_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/lgate_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ts_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ts_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ls_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ls_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/le_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/le_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl6_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl2_xclk/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl2_xclk/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/clr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/dsrm_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/lgate_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iwa_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/irt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ias_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/iae_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/ia_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl5_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl4_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl3_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl2_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/cntl0_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/afl_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/w_arm_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/stat_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/cntl07_xclk/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/bt_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/armed_re_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/arm_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_start_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/acq_end_cdc_inst/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv1/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'ddr4_intrfc_wrapper_i/ddr4_intrfc_i/axis_clk_conv0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/rst_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dataio_intrfc_i/dataio_intrfc_i/dac5688_intrfc/U0/csr_inst/rst_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/flsh_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/flsh_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/syncrst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ddr2wave/U0/csr_inst/syncrst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch1_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/dac_ch0_acq/axis_dacflowctl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch2_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch1_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/flush_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'data_acq_i/data_acq_i/adc_ch0_acq/acq_flowcntl/U0/csr_inst/int_cdc_rst_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/sync_sys_clk
Generating merged BMM file for the design top 'p71821'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: g:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.srcs/sources_1/ip/ddr4_80_ctlr/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6175 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1127 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 15 instances
  IBUF => IBUF_ANALOG: 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 30 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 10 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 90 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 23 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 249 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 785 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 3744 instances

link_design: Time (s): cpu = 00:08:42 ; elapsed = 00:07:14 . Memory (MB): peak = 6431.258 ; gain = 5544.227
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6431.258 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
get_clocks: Time (s): cpu = 00:01:44 ; elapsed = 00:01:01 . Memory (MB): peak = 6431.258 ; gain = 0.000
get_clocks: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 6431.258 ; gain = 0.000
read_xdc: Time (s): cpu = 00:02:21 ; elapsed = 00:01:28 . Memory (MB): peak = 6431.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6431.258 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 19077ec08

Time (s): cpu = 00:02:48 ; elapsed = 00:03:07 . Memory (MB): peak = 6431.258 ; gain = 0.000

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:01:48 ; elapsed = 00:01:03 . Memory (MB): peak = 6493.387 ; gain = 62.129
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6506.855 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 21f93b5ea

Time (s): cpu = 00:05:50 ; elapsed = 00:14:04 . Memory (MB): peak = 6506.855 ; gain = 75.598
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 578 inverter(s) to 43857 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c30d19c8

Time (s): cpu = 00:09:10 ; elapsed = 00:16:20 . Memory (MB): peak = 6959.020 ; gain = 527.762
INFO: [Opt 31-389] Phase Retarget created 6715 cells and removed 9965 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 10950b3d3

Time (s): cpu = 00:10:57 ; elapsed = 00:18:08 . Memory (MB): peak = 6959.020 ; gain = 527.762
INFO: [Opt 31-389] Phase Constant propagation created 11408 cells and removed 52088 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 169f7a2dd

Time (s): cpu = 00:16:52 ; elapsed = 00:24:03 . Memory (MB): peak = 6959.020 ; gain = 527.762
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 68622 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1894aa090

Time (s): cpu = 00:17:50 ; elapsed = 00:25:01 . Memory (MB): peak = 6959.020 ; gain = 527.762
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 2 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 1b9e05fa5

Time (s): cpu = 00:17:52 ; elapsed = 00:25:03 . Memory (MB): peak = 6959.020 ; gain = 527.762
INFO: [Opt 31-389] Phase Shift Register Optimization created 17 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.929 . Memory (MB): peak = 6959.020 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b9e05fa5

Time (s): cpu = 00:17:56 ; elapsed = 00:25:07 . Memory (MB): peak = 6959.020 ; gain = 527.762

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUPE3_inst
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 599 BRAM(s) out of a total of 999 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 38 WE to EN ports
Number of BRAM Ports augmented: 713 newly gated: 266 Total Ports: 1998
Ending PowerOpt Patch Enables Task | Checksum: 1d9395373

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10665.953 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d9395373

Time (s): cpu = 00:05:27 ; elapsed = 00:02:43 . Memory (MB): peak = 10665.953 ; gain = 3706.934
79 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:25:56 ; elapsed = 00:29:27 . Memory (MB): peak = 10665.953 ; gain = 4234.695
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.313 . Memory (MB): peak = 10665.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:17 ; elapsed = 00:01:17 . Memory (MB): peak = 10665.953 ; gain = 0.000
Command: report_drc -file p71821_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 10665.953 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC PORTPROP-10] Incorrect IOStandard on MCAP reset: The PCI Express reset pin PERST0_N is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 10665.953 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14fa5f2e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10665.953 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_coreclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_pclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/phy_clk_i/bufg_gt_userclk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/bufg_mcap_clk
INFO: [Opt 31-264] Inserting BUFG_GT_SYNC for bufg: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/bufg_gt_sysclk
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC
INFO: [Opt 31-263] Collapsing BUFG_gt_syncs for bufg_gt_sync: pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/sync_sys_clk
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 10665.953 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5b460de9

Time (s): cpu = 00:07:01 ; elapsed = 00:06:22 . Memory (MB): peak = 10665.953 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e8818324

Time (s): cpu = 00:10:33 ; elapsed = 00:09:05 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e8818324

Time (s): cpu = 00:10:34 ; elapsed = 00:09:06 . Memory (MB): peak = 12070.984 ; gain = 1405.031
Phase 1 Placer Initialization | Checksum: 1e8818324

Time (s): cpu = 00:10:38 ; elapsed = 00:09:10 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1baa44fc0

Time (s): cpu = 00:19:32 ; elapsed = 00:15:36 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1baa44fc0

Time (s): cpu = 00:19:35 ; elapsed = 00:15:39 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 236a17265

Time (s): cpu = 00:21:15 ; elapsed = 00:17:00 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 220b6dc4f

Time (s): cpu = 00:21:20 ; elapsed = 00:17:05 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24575fb80

Time (s): cpu = 00:21:22 ; elapsed = 00:17:07 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1df001f98

Time (s): cpu = 00:21:41 ; elapsed = 00:17:22 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 1df001f98

Time (s): cpu = 00:21:43 ; elapsed = 00:17:24 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 2961f595d

Time (s): cpu = 00:21:50 ; elapsed = 00:17:31 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.8 Small Shape Detail Placement
Phase 3.8 Small Shape Detail Placement | Checksum: 269ee5123

Time (s): cpu = 00:24:19 ; elapsed = 00:19:26 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.9 Re-assign LUT pins
Phase 3.9 Re-assign LUT pins | Checksum: 1c7becba8

Time (s): cpu = 00:24:28 ; elapsed = 00:19:35 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.10 Pipeline Register Optimization
Phase 3.10 Pipeline Register Optimization | Checksum: 1a72a3f56

Time (s): cpu = 00:24:35 ; elapsed = 00:19:42 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 3.11 Fast Optimization
Phase 3.11 Fast Optimization | Checksum: 1fccce0a4

Time (s): cpu = 00:26:18 ; elapsed = 00:20:43 . Memory (MB): peak = 12070.984 ; gain = 1405.031
Phase 3 Detail Placement | Checksum: 1fccce0a4

Time (s): cpu = 00:26:21 ; elapsed = 00:20:45 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d8ad28aa

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-39] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/t2_dval_stretch, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-39] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/t2_dval_stretch, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-39] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/t2_dval_stretch, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2601 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2_path2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch2/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-39] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2885 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2634 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage2_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2801 loads.
INFO: [Place 46-40] Processed net dsp_i/dsp1_i/adc_ch0/ddc/ddc_stage1_fir/U0/t1_s_axis_pdti_tvalid, inserted BUFG to drive 2846 loads.
INFO: [Place 46-41] BUFG insertion identified 15 candidate nets, 11 success, 0 skipped for placement/routing, 4 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13863b375

Time (s): cpu = 00:32:26 ; elapsed = 00:25:35 . Memory (MB): peak = 12070.984 ; gain = 1405.031
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.097. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e7beda61

Time (s): cpu = 00:49:23 ; elapsed = 00:42:54 . Memory (MB): peak = 12070.984 ; gain = 1405.031
Phase 4.1 Post Commit Optimization | Checksum: 1e7beda61

Time (s): cpu = 00:49:26 ; elapsed = 00:42:57 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e7beda61

Time (s): cpu = 00:49:30 ; elapsed = 00:43:01 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1eaec6a4d

Time (s): cpu = 00:49:42 ; elapsed = 00:43:13 . Memory (MB): peak = 12070.984 ; gain = 1405.031

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2817060c3

Time (s): cpu = 00:49:44 ; elapsed = 00:43:15 . Memory (MB): peak = 12070.984 ; gain = 1405.031
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2817060c3

Time (s): cpu = 00:49:47 ; elapsed = 00:43:18 . Memory (MB): peak = 12070.984 ; gain = 1405.031
Ending Placer Task | Checksum: 184f85215

Time (s): cpu = 00:49:47 ; elapsed = 00:43:18 . Memory (MB): peak = 12070.984 ; gain = 1405.031
123 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:50:47 ; elapsed = 00:43:59 . Memory (MB): peak = 12070.984 ; gain = 1405.031
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 12070.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:45 ; elapsed = 00:01:22 . Memory (MB): peak = 12070.984 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 12070.984 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 12070.984 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12070.984 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12070.984 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 14f580118

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 12070.984 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 14f580118

Time (s): cpu = 00:01:27 ; elapsed = 00:00:49 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:29 ; elapsed = 00:00:51 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:31 ; elapsed = 00:00:54 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 14f580118

Time (s): cpu = 00:01:33 ; elapsed = 00:00:55 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:34 ; elapsed = 00:00:56 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:36 ; elapsed = 00:00:58 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:37 ; elapsed = 00:00:59 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 14f580118

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:43 ; elapsed = 00:01:05 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:44 ; elapsed = 00:01:06 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:49 ; elapsed = 00:01:11 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:50 ; elapsed = 00:01:12 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:51 ; elapsed = 00:01:14 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 14f580118

Time (s): cpu = 00:01:53 ; elapsed = 00:01:15 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dma_pcie2ddr/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch0_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 4 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/dac_ch1_acq/dma_pcie2pd/U0/reader_inst/rdrcv_buffer_inst/used_tag_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/ddr_rqst_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_sel_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/payload_b_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[9].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[13]_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cas_uses_dm. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_intrfc_wrapper_i/ddr4_intrfc_i/rq_regslice_1/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[776]_i_1_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/adc_ch1/ddc/ddc_stage3_fir/U0/t1_s_axis_pdti_tvalid. Replicated 14 times.
INFO: [Physopt 32-572] Net pcie_intrfc_wrapper_i/pcie_intrfc_i/axil2ddr/U0/rd_data[639]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/t2_dval_stretch. Replicated 16 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/t2_dval_stretch. Replicated 15 times.
INFO: [Physopt 32-572] Net ddr4_ctlr_inst/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage3/U0/t2_dval_stretch. Replicated 15 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/adc_ch0_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[6]. Replicated 4 times.
INFO: [Physopt 32-572] Net data_acq_i/data_acq_i/adc_ch1_acq/dma_ppkt2pcie/U0/reader_inst/FSM_onehot_state_reg_n_0_[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage2/U0/dly_val[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net data_acq_i/data_acq_i/rq_arb/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_13_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_true_round_robin.inst_arb_trr/arb_sel_i[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dsp_i/dsp1_i/dac0/interp/interp_stage1/U0/dly_val[4]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 31 nets. Created 114 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 31 nets or cells. Created 114 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 12070.984 ; gain = 0.000
Phase 23 Very High Fanout Optimization | Checksum: 20df0e3a7

Time (s): cpu = 00:05:20 ; elapsed = 00:03:41 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 24 Placement Based Optimization | Checksum: 20df0e3a7

Time (s): cpu = 00:05:21 ; elapsed = 00:03:43 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: 20df0e3a7

Time (s): cpu = 00:05:30 ; elapsed = 00:03:48 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 20df0e3a7

Time (s): cpu = 00:05:35 ; elapsed = 00:03:53 . Memory (MB): peak = 12070.984 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12070.984 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.095 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |          114  |              0  |                    31  |          54  |           1  |  00:02:22  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Total              |          0.000  |          0.000  |          114  |              0  |                    31  |          54  |           3  |  00:02:29  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 37f1b63a0

Time (s): cpu = 00:07:09 ; elapsed = 00:05:07 . Memory (MB): peak = 12070.984 ; gain = 0.000
191 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:10:55 ; elapsed = 00:07:20 . Memory (MB): peak = 12070.984 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 12070.984 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:52 ; elapsed = 00:01:29 . Memory (MB): peak = 12070.984 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcku060-ffva1156'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku060-ffva1156'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC PORTPROP-10] Incorrect IOStandard on MCAP reset: The PCI Express reset pin PERST0_N is driven by an IOB with a 1.8V IO standard.  This is incompatible with the 3.3V signal that is generated by the reset pin of the PCI Express edge connector.  If this pin cannot be driven at 3.3V, your  design will require an external level shifter to convert the incoming 3.3V reset signal from the edge connector to the 1.8V at the FPGA pin.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ddddf363 ConstDB: 0 ShapeSum: dc476fe0 RouteDB: f50afbb0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 667c69ee

Time (s): cpu = 00:01:56 ; elapsed = 00:01:20 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16e4755f2

Time (s): cpu = 00:02:09 ; elapsed = 00:01:34 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16e4755f2

Time (s): cpu = 00:02:11 ; elapsed = 00:01:36 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16e4755f2

Time (s): cpu = 00:02:12 ; elapsed = 00:01:36 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1403f3717

Time (s): cpu = 00:02:27 ; elapsed = 00:01:51 . Memory (MB): peak = 12070.984 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 176a3dffc

Time (s): cpu = 00:06:41 ; elapsed = 00:04:28 . Memory (MB): peak = 12070.984 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.209  | TNS=0.000  | WHS=-0.353 | THS=-339.895|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 18ccb34dd

Time (s): cpu = 00:11:26 ; elapsed = 00:07:10 . Memory (MB): peak = 12429.598 ; gain = 358.613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.209  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1351c7ffa

Time (s): cpu = 00:11:32 ; elapsed = 00:07:16 . Memory (MB): peak = 12429.598 ; gain = 358.613
Phase 2 Router Initialization | Checksum: 1d12dd107

Time (s): cpu = 00:11:34 ; elapsed = 00:07:18 . Memory (MB): peak = 12429.598 ; gain = 358.613

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d12dd107

Time (s): cpu = 00:11:34 ; elapsed = 00:07:18 . Memory (MB): peak = 12429.598 ; gain = 358.613
Phase 3 Initial Routing | Checksum: 1621fd28a

Time (s): cpu = 00:14:15 ; elapsed = 00:08:46 . Memory (MB): peak = 12450.211 ; gain = 379.227

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 49283
 Number of Nodes with overlaps = 2602
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X44Y108 CLEL_R_X44Y108 
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[24].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTHE3_COMMON_X1Y0/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y0/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y1/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y2/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie_intrfc_wrapper_i/pcie_intrfc_i/pcie3_ultrascale_0/U0/gt_top_i/gt_wizard.gtwizard_top_i/pcie_intrfc_pcie3_ultrascale_0_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie_intrfc_pcie3_ultrascale_0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X1Y3/SOUTHREFCLK1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.169 | TNS=-0.549 | WHS=-0.106 | THS=-3.581 |

Phase 4.1 Global Iteration 0 | Checksum: 1aa802695

Time (s): cpu = 00:30:22 ; elapsed = 00:19:59 . Memory (MB): peak = 12450.211 ; gain = 379.227

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 539
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.023  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1fe06f636

Time (s): cpu = 00:33:52 ; elapsed = 00:25:06 . Memory (MB): peak = 12499.734 ; gain = 428.750

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.023  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1bb2bcd42

Time (s): cpu = 00:34:07 ; elapsed = 00:25:20 . Memory (MB): peak = 12499.734 ; gain = 428.750

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.023  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1f3af4085

Time (s): cpu = 00:34:21 ; elapsed = 00:25:33 . Memory (MB): peak = 12499.734 ; gain = 428.750
Phase 4 Rip-up And Reroute | Checksum: 1f3af4085

Time (s): cpu = 00:34:22 ; elapsed = 00:25:34 . Memory (MB): peak = 12499.734 ; gain = 428.750

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f3af4085

Time (s): cpu = 00:34:24 ; elapsed = 00:25:35 . Memory (MB): peak = 12499.734 ; gain = 428.750

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f3af4085

Time (s): cpu = 00:34:25 ; elapsed = 00:25:37 . Memory (MB): peak = 12499.734 ; gain = 428.750
Phase 5 Delay and Skew Optimization | Checksum: 1f3af4085

Time (s): cpu = 00:34:27 ; elapsed = 00:25:38 . Memory (MB): peak = 12499.734 ; gain = 428.750

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20776030b

Time (s): cpu = 00:35:55 ; elapsed = 00:26:31 . Memory (MB): peak = 12499.734 ; gain = 428.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.007  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21546ca93

Time (s): cpu = 00:35:58 ; elapsed = 00:26:34 . Memory (MB): peak = 12499.734 ; gain = 428.750
Phase 6 Post Hold Fix | Checksum: 21546ca93

Time (s): cpu = 00:35:59 ; elapsed = 00:26:35 . Memory (MB): peak = 12499.734 ; gain = 428.750

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.3285 %
  Global Horizontal Routing Utilization  = 19.1102 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e7e29fbd

Time (s): cpu = 00:36:29 ; elapsed = 00:26:58 . Memory (MB): peak = 12499.734 ; gain = 428.750

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e7e29fbd

Time (s): cpu = 00:36:31 ; elapsed = 00:26:59 . Memory (MB): peak = 12499.734 ; gain = 428.750

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e7e29fbd

Time (s): cpu = 00:36:47 ; elapsed = 00:27:15 . Memory (MB): peak = 12499.734 ; gain = 428.750

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.024  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: b0f9526d

Time (s): cpu = 00:40:12 ; elapsed = 00:29:08 . Memory (MB): peak = 12499.734 ; gain = 428.750
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:40:18 ; elapsed = 00:29:14 . Memory (MB): peak = 12499.734 ; gain = 428.750

Routing Is Done.
218 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:41:17 ; elapsed = 00:29:58 . Memory (MB): peak = 12499.734 ; gain = 428.750
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:50 ; elapsed = 00:00:38 . Memory (MB): peak = 12499.734 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:03:04 ; elapsed = 00:01:27 . Memory (MB): peak = 12499.734 ; gain = 0.000
Command: report_drc -file p71821_drc_routed.rpt -pb p71821_drc_routed.pb -rpx p71821_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:08 ; elapsed = 00:01:08 . Memory (MB): peak = 12499.734 ; gain = 0.000
Command: report_methodology -file p71821_methodology_drc_routed.rpt -rpx p71821_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file G:/src/firmware/DT/FDK/2017.2/p71821_060/p71821.runs/impl_1/p71821_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:27 ; elapsed = 00:02:34 . Memory (MB): peak = 13915.652 ; gain = 1415.918
Command: report_power -file p71821_power_routed.rpt -pb p71821_power_summary_routed.pb -rpx p71821_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
225 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:03:08 ; elapsed = 00:01:53 . Memory (MB): peak = 14285.516 ; gain = 369.863
report_route_status: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 14311.332 ; gain = 25.816
report_clock_utilization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 14311.332 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 14481.035 ; gain = 169.703
INFO: [Common 17-206] Exiting Vivado at Thu Mar 22 17:42:17 2018...
