14:42:19 INFO  : Registering command handlers for SDK TCF services
14:42:19 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\temp_xsdb_launch_script.tcl
14:42:23 INFO  : XSCT server has started successfully.
14:42:27 INFO  : Processing command line option -hwspec A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_impln_2/skip_list_impln_2.sdk/design_1_wrapper.hdf.
14:42:27 INFO  : Successfully done setting XSCT server connection channel  
14:42:27 INFO  : Successfully done setting SDK workspace  
14:47:13 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\PL_alone\Debug\PL_alone.elf
14:47:28 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\PL_alone\src\lscript.ld.
14:47:28 INFO  : Applying linker script to all configurations of project PL_alone.
14:47:28 INFO  : Setting rebuild state to true for all configurations of project PL_alone.
14:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:48:15 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_impln_2/skip_list_impln_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:48:42 INFO  : ps7_init is completed.
14:48:43 INFO  : ps7_post_config is completed.
14:48:43 INFO  : Processor reset is completed for ps7_cortexa9_0
14:49:48 INFO  : Processor reset is completed for ps7_cortexa9_0
14:50:01 INFO  : Processor reset is completed for ps7_cortexa9_0
14:50:14 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:21 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\PS_PL\Debug\PS_PL.elf
14:53:31 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\PS_PL\src\lscript.ld.
14:53:31 INFO  : Applying linker script to all configurations of project PS_PL.
14:53:31 INFO  : Setting rebuild state to true for all configurations of project PS_PL.
14:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:54:19 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_impln_2/skip_list_impln_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:54:43 INFO  : ps7_init is completed.
14:54:44 INFO  : ps7_post_config is completed.
14:54:44 INFO  : Processor reset is completed for ps7_cortexa9_0
14:55:13 INFO  : Processor reset is completed for ps7_cortexa9_0
14:55:25 INFO  : Processor reset is completed for ps7_cortexa9_0
14:55:37 INFO  : Processor reset is completed for ps7_cortexa9_0
14:57:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
14:57:26 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_impln_2/skip_list_impln_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:35 INFO  : ps7_init is completed.
14:57:35 INFO  : ps7_post_config is completed.
14:57:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:57:57 INFO  : Processor reset is completed for ps7_cortexa9_0
14:58:23 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\temp_xsdb_launch_script.tcl
14:58:25 INFO  : XSCT server has started successfully.
14:58:34 INFO  : Launching XSCT server: xsct.bat -interactive A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\temp_xsdb_launch_script.tcl
14:58:36 INFO  : XSCT server has started successfully.
15:01:14 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\PS_alone\Debug\PS_alone.elf
15:01:24 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\PS_alone\src\lscript.ld.
15:01:24 INFO  : Applying linker script to all configurations of project PS_alone.
15:01:24 INFO  : Setting rebuild state to true for all configurations of project PS_alone.
15:05:01 INFO  : Inferring section assignments and sizes from elf file: A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\PS_alone\Debug\PS_alone.elf
15:05:04 INFO  : Successfully generated A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\skip_list_impln_2\skip_list_impln_2.sdk\PS_alone\src\lscript.ld.
15:05:04 INFO  : Applying linker script to all configurations of project PS_alone.
15:05:04 INFO  : Setting rebuild state to true for all configurations of project PS_alone.
15:05:47 INFO  : Processor reset is completed for ps7_cortexa9_0
15:06:18 INFO  : Processor reset is completed for ps7_cortexa9_0
15:06:38 INFO  : Processor reset is completed for ps7_cortexa9_0
15:10:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:13:37 INFO  : Processor reset is completed for ps7_cortexa9_0
15:13:59 INFO  : Processor reset is completed for ps7_cortexa9_0
15:14:16 INFO  : Processor reset is completed for ps7_cortexa9_0
15:17:34 INFO  : Processor reset is completed for ps7_cortexa9_0
15:17:46 INFO  : Processor reset is completed for ps7_cortexa9_0
15:17:59 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:46 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
15:24:25 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_impln_2/skip_list_impln_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:36 INFO  : ps7_init is completed.
15:24:36 INFO  : ps7_post_config is completed.
15:24:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:53 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:24 INFO  : Processor reset is completed for ps7_cortexa9_0
15:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
15:28:43 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_impln_2/skip_list_impln_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:57 INFO  : ps7_init is completed.
15:28:57 INFO  : ps7_post_config is completed.
15:28:57 INFO  : Processor reset is completed for ps7_cortexa9_0
15:29:22 INFO  : Processor reset is completed for ps7_cortexa9_0
15:29:34 INFO  : Processor reset is completed for ps7_cortexa9_0
15:29:49 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:02 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6E019A" && level==0} -index 1' command is executed.
15:30:19 INFO  : FPGA configured successfully with bitstream "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/skip_list_impln_2/skip_list_impln_2.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:30:28 INFO  : ps7_init is completed.
15:30:28 INFO  : ps7_post_config is completed.
15:30:28 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:51 INFO  : Processor reset is completed for ps7_cortexa9_0
15:31:05 INFO  : Processor reset is completed for ps7_cortexa9_0
15:31:18 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:27 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:39 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:58 INFO  : Processor reset is completed for ps7_cortexa9_0
15:37:03 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
