<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GPGPU-Sim: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GPGPU-Sim
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_r"></a>- r -</h3><ul>
<li>R
: <a class="el" href="classMCPAT__Arbiter.html#a4cdb832bc00cd35f69cf5f88154765db">MCPAT_Arbiter</a>
, <a class="el" href="classPower__Module.html#aeab93683a2204a527678684aff14094b">Power_Module</a>
</li>
<li>r_buff
: <a class="el" href="classHighRadix.html#a379f25fcd077a9129930de84106fd2da">HighRadix</a>
</li>
<li>r_load_nand2_path_out
: <a class="el" href="classPredecBlkDrv.html#a073656a07a41d219c817f725fc91a7b0">PredecBlkDrv</a>
</li>
<li>r_load_nand3_path_out
: <a class="el" href="classPredecBlkDrv.html#a4a9c37bbfc64a2d9c20e9d2f731d6f2f">PredecBlkDrv</a>
</li>
<li>R_nch_on
: <a class="el" href="classTechnologyParameter_1_1DeviceType.html#ac470af61c59ebb381144b8189f3543a1">TechnologyParameter::DeviceType</a>
</li>
<li>R_pch_on
: <a class="el" href="classTechnologyParameter_1_1DeviceType.html#aed15a28e1570302692328af207789775">TechnologyParameter::DeviceType</a>
</li>
<li>R_per_um
: <a class="el" href="classTechnologyParameter_1_1InterconnectType.html#ad7ead7e826a2557ee6f18b7d8eaebd2f">TechnologyParameter::InterconnectType</a>
</li>
<li>r_predec
: <a class="el" href="classMat.html#ac7b3cc12f381a0e9926bbc0f308b9d2c">Mat</a>
</li>
<li>R_wire_dec_out
: <a class="el" href="classDecoder.html#ab272823f0d8ab72c0b50f1344a7de285">Decoder</a>
</li>
<li>r_wire_load
: <a class="el" href="classDriver.html#aebd1924773d29e06cbc782b32f39202d">Driver</a>
</li>
<li>R_wire_predec_blk_out
: <a class="el" href="classPredecBlk.html#acbaa8bfe4fad3e31afbedc6366087cf0">PredecBlk</a>
</li>
<li>R_wl
: <a class="el" href="classSubarray.html#a99d4354493488fca6a4c387eb70d53ef">Subarray</a>
</li>
<li>R_wl_cam
: <a class="el" href="classSubarray.html#a464350500f32d335f6bdf8ffd8776ed6">Subarray</a>
</li>
<li>R_wl_ram
: <a class="el" href="classSubarray.html#a0ee2e67bef0f7a9fa350655d813d5771">Subarray</a>
</li>
<li>RADIX
: <a class="el" href="classHighRadix.html#ac604449438acc94c41545d0affdb98c6">HighRadix</a>
</li>
<li>radix
: <a class="el" href="classstd_1_1numeric__limits_3_01half__float_1_1half_01_4.html#a46c2d2da3917f05706aa8145aa101a15">std::numeric_limits&lt; half_float::half &gt;</a>
</li>
<li>radnom
: <a class="el" href="classcheckpoint.html#a9c63be78e358bb9b3cd5ca6e10ba8b74">checkpoint</a>
</li>
<li>RAHT
: <a class="el" href="classRENAMINGU.html#a3577c87d51bdc497114d73518678905a">RENAMINGU</a>
</li>
<li>ram_cell_tech_type
: <a class="el" href="classDynamicParameter.html#ae0eca79e9e9e214424f724ff3dc335cc">DynamicParameter</a>
, <a class="el" href="classInputParameter.html#aee69e0ac10c82afaeeb6012b9b5b5fb9">InputParameter</a>
</li>
<li>ram_wl_stitching_overhead_
: <a class="el" href="classTechnologyParameter.html#a3e4f3a5935434f30aad183994f0b2c29">TechnologyParameter</a>
</li>
<li>RAS
: <a class="el" href="classBranchPredictor.html#aae927e797f85289b110fc494fea75e06">BranchPredictor</a>
</li>
<li>RAS_size
: <a class="el" href="structsystem__core.html#aeefc1d6bea3caba928125987bdb863ee">system_core</a>
</li>
<li>RASc
: <a class="el" href="structbank__t.html#a1b8855659811c6ca1d9de0986bf30827">bank_t</a>
</li>
<li>RCc
: <a class="el" href="structbank__t.html#a97f489753fc362377ccf2f00efcf5582">bank_t</a>
</li>
<li>RCDc
: <a class="el" href="structbank__t.html#ab7278539a6c11579fdb870ff01176576">bank_t</a>
</li>
<li>RCDc_limit
: <a class="el" href="classdram__t.html#a182a7e6793260d60f754d6a68057ba59">dram_t</a>
</li>
<li>RCDWRc
: <a class="el" href="structbank__t.html#a4e91eba8aff24c6767c4eb243dfd5a12">bank_t</a>
</li>
<li>RCDWRc_limit
: <a class="el" href="classdram__t.html#a747e90b420cdd9b9eb14e94f0614ef71">dram_t</a>
</li>
<li>rd_coeff
: <a class="el" href="classDRAMParam.html#a0c68faa604349f97e74433abdad4276f">DRAMParam</a>
</li>
<li>read_accesses
: <a class="el" href="structBTB__systemcore.html#a4e71a76cdd71f09ded057ffa453f128d">BTB_systemcore</a>
, <a class="el" href="structdcache__systemcore.html#a895dff4cf86f1168c749ed6cf55d75e0">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#a7c13e09051bd9e2c32fc23ffdf89a8c1">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a56d12461ae6bf74bc28293751f55b0be">icache_systemcore</a>
, <a class="el" href="structsystem__L1Directory.html#ac03c28367dcb5c7f26308944f64903c3">system_L1Directory</a>
, <a class="el" href="structsystem__L2.html#ae80231dc37c7a92ed4ec119a40ffdfb9">system_L2</a>
, <a class="el" href="structsystem__L2Directory.html#a851574f6f9093d98090b34f612f7aff0">system_L2Directory</a>
, <a class="el" href="structsystem__L3.html#af825e9dc4cba848c55b5cdb3b1d15afb">system_L3</a>
</li>
<li>read_energy
: <a class="el" href="classmem__array.html#a0714b9e6efdec567bb3c224a5c6a0b5b">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a0e08603700f12a840bd15dabd2e90793">results_mem_array</a>
, <a class="el" href="classUCA.html#a0a2718180b746dd79caaed16dd21a628">UCA</a>
</li>
<li>read_hits
: <a class="el" href="structBTB__systemcore.html#a4b94d5da23013ae0d3e6802cf194b05d">BTB_systemcore</a>
, <a class="el" href="structcache__sub__stats__pw.html#a32ab65ec9de59122ac97f872264d686c">cache_sub_stats_pw</a>
, <a class="el" href="structdcache__systemcore.html#a6eed356361fcba9b5e94786e98b4fd30">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#ae130f170ca5c2e93b2a15d5141070d92">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a140e79cb66877ff2943cf87c576d2520">icache_systemcore</a>
, <a class="el" href="structsystem__L2.html#a2ca1638d71622fb39e5367428c1030ae">system_L2</a>
, <a class="el" href="structsystem__L3.html#adb4b32f601eb3f4f4329983447e0b432">system_L3</a>
</li>
<li>read_misses
: <a class="el" href="structBTB__systemcore.html#a6d4c88dc7782046044f32d925cfcf2fe">BTB_systemcore</a>
, <a class="el" href="structcache__sub__stats__pw.html#af91209e3ac574194e914fe707e18127d">cache_sub_stats_pw</a>
, <a class="el" href="structdcache__systemcore.html#a762ce962cd8ed23bf0d9a0aa9cb9f955">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#a60a67dbfee4fb4a20742b2569e94c89e">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a30fd9b896b0dcd541a7b3f8b4864ce72">icache_systemcore</a>
, <a class="el" href="structsystem__L1Directory.html#a85a2c52dc6d694c4a02425e7e0941570">system_L1Directory</a>
, <a class="el" href="structsystem__L2.html#ab401e3ef65fd400e365847066da5b996">system_L2</a>
, <a class="el" href="structsystem__L2Directory.html#a8057cdc6c7078d2d693e41842abf44ea">system_L2Directory</a>
, <a class="el" href="structsystem__L3.html#a94ab6f1f60762919acf7285726983d20">system_L3</a>
</li>
<li>read_num
: <a class="el" href="classdram__t.html#acd08284fb782d0c78680fde588f3bcda">dram_t</a>
</li>
<li>read_pending_hits
: <a class="el" href="structcache__sub__stats__pw.html#af961e8ea45b5049a84a9cd94d36aebd5">cache_sub_stats_pw</a>
</li>
<li>read_res_fails
: <a class="el" href="structcache__sub__stats__pw.html#a3de5047056e72b4966dc4425f4d98c2d">cache_sub_stats_pw</a>
</li>
<li>readAc
: <a class="el" href="classstatsDef.html#a6fb8098070a40911a053f54b47aaf54d">statsDef</a>
</li>
<li>readBuffer
: <a class="el" href="classMCFrontEnd.html#a9a9d54a8f0276f329805d44570506374">MCFrontEnd</a>
</li>
<li>readOp
: <a class="el" href="classpowerDef.html#ab80f3c788fda52adc2265f931add66d7">powerDef</a>
</li>
<li>reads
: <a class="el" href="classMCParam.html#af469aa7402009bfe34316fe233498799">MCParam</a>
</li>
<li>ready_cycle
: <a class="el" href="structmemory__partition__unit_1_1dram__delay__t.html#a005a5076b0f9b59575ab060c9c5e7848">memory_partition_unit::dram_delay_t</a>
, <a class="el" href="structmemory__sub__partition_1_1rop__delay__t.html#a321803fd8fe73ef1419677163b65de12">memory_sub_partition::rop_delay_t</a>
</li>
<li>reconvergence_pc
: <a class="el" href="classinst__t.html#ad3da0fc2ad36b2b1c2cbd2f1c980da52">inst_t</a>
</li>
<li>record
: <a class="el" href="classFlit.html#a1fe2bb19983ae1ada717e13cd27efd3b">Flit</a>
, <a class="el" href="classPacketReplyInfo.html#afa1849fb7eaf4d7d23114dfc625a0636">PacketReplyInfo</a>
</li>
<li>red_type
: <a class="el" href="classinst__t.html#a9bed62ab0cd18b95fcb5f068448232eb">inst_t</a>
</li>
<li>reduction_storage
: <a class="el" href="classcore__t.html#a5ded4b86da37320d7a1c8377181e904a">core_t</a>
</li>
<li>ref_count
: <a class="el" href="structXMLNode_1_1XMLNodeDataTag.html#a075384a405d8afe7de14982b1526912d">XMLNode::XMLNodeDataTag</a>
</li>
<li>refresh_power
: <a class="el" href="classmem__array.html#aea70dae2ba3de8a866b67819c8c3d71d">mem_array</a>
, <a class="el" href="structresults__mem__array.html#a5a9f4d2be0f46a1c78a4eefa814c3152">results_mem_array</a>
, <a class="el" href="classUCA.html#a3a7ad48e070b622154a053110256af2a">UCA</a>
</li>
<li>reg_file_port_throughput
: <a class="el" href="classshader__core__config.html#af41ba6930d252bcbe1457ac2133c6833">shader_core_config</a>
</li>
<li>reg_table
: <a class="el" href="classScoreboard.html#aa548e6d8ac14f5143248c47e888bce46">Scoreboard</a>
</li>
<li>register_windows_size
: <a class="el" href="structsystem__core.html#afe647431b3167d4018298a9d6dd6a2f7">system_core</a>
</li>
<li>regs
: <a class="el" href="structgpgpu__ptx__sim__info.html#ad0b5123f55f49a4ff5c7586352a228d4">gpgpu_ptx_sim_info</a>
, <a class="el" href="classregister__set.html#a5144cd947f34a44afffe7d244d9bf76c">register_set</a>
</li>
<li>regsPerBlock
: <a class="el" href="structCUdevprop__st.html#ac14a1b621219af7bfb7fc12ab42e8864">CUdevprop_st</a>
</li>
<li>regWindowing
: <a class="el" href="classCoreDynParam.html#aa7d89d6f898dd5b6eb783cb2df222e47">CoreDynParam</a>
</li>
<li>rename_accesses
: <a class="el" href="structsystem__core.html#ab7a3913bb9df9092e54bb9df654104d6">system_core</a>
</li>
<li>rename_reads
: <a class="el" href="structsystem__core.html#a5dfbe50d439e07a97777d1fa0639d2a1">system_core</a>
</li>
<li>rename_scheme
: <a class="el" href="structsystem__core.html#a426073e6d41663874a89fd9a6e85e7bd">system_core</a>
</li>
<li>rename_writes
: <a class="el" href="structsystem__core.html#a491bc00c5cc2c8fe1bdda76ce581c3e9">system_core</a>
</li>
<li>repeated_wire
: <a class="el" href="classWire.html#aa0844bc3522d9dd05722c890c151b4fb">Wire</a>
</li>
<li>repeater_size
: <a class="el" href="classWire.html#a025aab5bb47d44eec48b54aa1a95ebe7">Wire</a>
</li>
<li>repeater_spacing
: <a class="el" href="classWire.html#a433b6fe9e54b7db78452ddb0b7abdeaa">Wire</a>
</li>
<li>replacements
: <a class="el" href="structBTB__systemcore.html#a753bd4482cc4dc6194e1cbbaca119065">BTB_systemcore</a>
, <a class="el" href="structdcache__systemcore.html#ad90a232307e9724ae3253af4c2cc261c">dcache_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a8d72058b9bff0f1a271ba116c771edcc">icache_systemcore</a>
, <a class="el" href="structsystem__L2.html#a5937258c5b50eb9ca72348ee852cd8d6">system_L2</a>
, <a class="el" href="structsystem__L3.html#a26163f6b0082819484a9c00d77d43b0f">system_L3</a>
</li>
<li>req
: <a class="el" href="structmemory__partition__unit_1_1dram__delay__t.html#a2a32477c6ac3850024bb6037be24eb16">memory_partition_unit::dram_delay_t</a>
, <a class="el" href="structmemory__sub__partition_1_1rop__delay__t.html#a2dd8b3d2e74a01c4f05f4a9fab9f0b22">memory_sub_partition::rop_delay_t</a>
</li>
<li>req_coeff
: <a class="el" href="classDRAMParam.html#ad7e4e9ad946d5fd10a4f0e9d91b563b1">DRAMParam</a>
</li>
<li>req_window_size_per_channel
: <a class="el" href="structsystem__mc.html#a80326704517f7c1e79e3b4b01e6e4e9a">system_mc</a>
</li>
<li>reqs_util
: <a class="el" href="classxbar__router.html#a81b3d6d560cc2a16f8cce0c73bd83965">xbar_router</a>
</li>
<li>res
: <a class="el" href="structCUDA__RESOURCE__DESC__st.html#a2dacdde53c95d05bfac625d1d74d05b5">CUDA_RESOURCE_DESC_st</a>
</li>
<li>res_fails
: <a class="el" href="structcache__sub__stats.html#a9221a1da2540a7a4508b460345f8881e">cache_sub_stats</a>
</li>
<li>reserved
: <a class="el" href="structCUDA__EXTERNAL__MEMORY__BUFFER__DESC__st.html#a34802626ad88762d10ab9412a992fc78">CUDA_EXTERNAL_MEMORY_BUFFER_DESC_st</a>
, <a class="el" href="structCUDA__EXTERNAL__MEMORY__HANDLE__DESC__st.html#a8d3d9e0278cc2e9953d0366bfdfa5863">CUDA_EXTERNAL_MEMORY_HANDLE_DESC_st</a>
, <a class="el" href="structCUDA__EXTERNAL__MEMORY__MIPMAPPED__ARRAY__DESC__st.html#a06b07f8905b0e2bd6be14709417ebf8e">CUDA_EXTERNAL_MEMORY_MIPMAPPED_ARRAY_DESC_st</a>
, <a class="el" href="structCUDA__EXTERNAL__SEMAPHORE__HANDLE__DESC__st.html#aa7d52e4adcd2ed5e60412f09e3b806da">CUDA_EXTERNAL_SEMAPHORE_HANDLE_DESC_st</a>
, <a class="el" href="structCUDA__EXTERNAL__SEMAPHORE__SIGNAL__PARAMS__st.html#a9e440cf8d0fffb958222251d6e3c9387">CUDA_EXTERNAL_SEMAPHORE_SIGNAL_PARAMS_st</a>
, <a class="el" href="structCUDA__EXTERNAL__SEMAPHORE__WAIT__PARAMS__st.html#a86bc05bbc4582bf39ba7d850f122757b">CUDA_EXTERNAL_SEMAPHORE_WAIT_PARAMS_st</a>
, <a class="el" href="structCUDA__RESOURCE__DESC__st.html#a43383093cae8a786361311f33673ba5c">CUDA_RESOURCE_DESC_st</a>
, <a class="el" href="structCUDA__RESOURCE__VIEW__DESC__st.html#aad96742569c54728fdf5863b469f716f">CUDA_RESOURCE_VIEW_DESC_st</a>
, <a class="el" href="structCUDA__TEXTURE__DESC__st.html#a195c96d75f7b111339b71f889a2b3885">CUDA_TEXTURE_DESC_st</a>
, <a class="el" href="structCUipcEventHandle__st.html#addaf8201ef9ff451175f167b1850ca89">CUipcEventHandle_st</a>
, <a class="el" href="structCUipcMemHandle__st.html#a0347d05eee2cfc91e14834408d292dc6">CUipcMemHandle_st</a>
</li>
<li>reserved0
: <a class="el" href="structCUDA__MEMCPY3D__st.html#a44d944e9a0d141a2ef5f0a72e00b2dbc">CUDA_MEMCPY3D_st</a>
</li>
<li>reserved1
: <a class="el" href="structCUDA__MEMCPY3D__st.html#a860a2a8b3b8caaf819158f6db02d31a8">CUDA_MEMCPY3D_st</a>
</li>
<li>resistivity
: <a class="el" href="classWire.html#acbf5ce595a555d88bbfbfaf5e263e46a">Wire</a>
</li>
<li>resType
: <a class="el" href="structCUDA__RESOURCE__DESC__st.html#aa654d711d4f0c699fe2a4d5967af93d1">CUDA_RESOURCE_DESC_st</a>
</li>
<li>resume_CTA
: <a class="el" href="classgpgpu__functional__sim__config.html#a91e86513a5dcff60d0d09da098cce99e">gpgpu_functional_sim_config</a>
, <a class="el" href="classgpgpu__t.html#a92b28375ba074f80ef1fd1ab52f14024">gpgpu_t</a>
</li>
<li>resume_kernel
: <a class="el" href="classgpgpu__functional__sim__config.html#af7fe3d27bff603713074ef93c814703e">gpgpu_functional_sim_config</a>
, <a class="el" href="classgpgpu__t.html#a33efabbc17a7eaa75fd12b4019a9a659">gpgpu_t</a>
</li>
<li>resume_option
: <a class="el" href="classgpgpu__functional__sim__config.html#a3be70f2617a5448dc6a410e78e50c52f">gpgpu_functional_sim_config</a>
, <a class="el" href="classgpgpu__t.html#a24ebf22f3aa27c6b9dec5b9bad497fba">gpgpu_t</a>
</li>
<li>returnq
: <a class="el" href="classdram__t.html#ac6eeb6558590765774602553cc50cf6a">dram_t</a>
</li>
<li>rf_banks
: <a class="el" href="structsystem__core.html#ac4188ad6aab39df0a4cc5d9f36982022">system_core</a>
</li>
<li>rf_fu_clockRate
: <a class="el" href="classEXECU.html#a9383ad02901b13e1cb50345189549f46">EXECU</a>
</li>
<li>rfu
: <a class="el" href="classEXECU.html#a660a02bcfb4a3f18b4f84d2b26d06198">EXECU</a>
</li>
<li>RFWIN
: <a class="el" href="classRegFU.html#a976540b14965c84eb441c6da03f3107b">RegFU</a>
</li>
<li>rm_ty
: <a class="el" href="classCoreDynParam.html#a1020ea72f5a57c40177d4838316d133f">CoreDynParam</a>
</li>
<li>rnu
: <a class="el" href="classCore.html#aa53286daa42a10171f8b98b5efea313c">Core</a>
</li>
<li>ROB
: <a class="el" href="classSchedulerU.html#afba317331a741ef0eca1d6f8111900a0">SchedulerU</a>
</li>
<li>ROB_height
: <a class="el" href="classSchedulerU.html#a5f9749c964e606f1d8ee98fc3806ca40">SchedulerU</a>
</li>
<li>ROB_reads
: <a class="el" href="structsystem__core.html#a5de733e479d744a9cc4b7e38671ad73f">system_core</a>
</li>
<li>ROB_size
: <a class="el" href="structsystem__core.html#abb0958c63809ef042f630c183639f694">system_core</a>
</li>
<li>ROB_writes
: <a class="el" href="structsystem__core.html#a75eefb64971debe0083d68ea1b72b019">system_core</a>
</li>
<li>rop_latency
: <a class="el" href="classmemory__config.html#a53fd23e3984e09767f74a95bbc24af35">memory_config</a>
</li>
<li>round_style
: <a class="el" href="classhalf__float_1_1half.html#a2d0741d2ea70d67c2d50bda94140326b">half_float::half</a>
, <a class="el" href="classstd_1_1numeric__limits_3_01half__float_1_1half_01_4.html#adb38bf7d1e111984ef8d2031f667e27d">std::numeric_limits&lt; half_float::half &gt;</a>
</li>
<li>route_over_perc
: <a class="el" href="classinterconnect.html#ac397e0314747e109872c3f63aa7292e3">interconnect</a>
, <a class="el" href="classNoCParam.html#af999ac6f9beee125ef63e8b59a0e758e">NoCParam</a>
, <a class="el" href="structsystem__NoC.html#a5aa59b91bfdba68fcb1f6ff7735adb4f">system_NoC</a>
</li>
<li>router
: <a class="el" href="classNoC.html#a67059b160fbb619589f7f51e5bca641d">NoC</a>
, <a class="el" href="classnuca__org__t.html#a5c28dc23f75d9007525c6cadd5545fb7">nuca_org_t</a>
</li>
<li>router_exist
: <a class="el" href="classNoC.html#aaf6b1f39701faff2bc1d66e5e08b67dc">NoC</a>
</li>
<li>router_list
: <a class="el" href="classAnyNet.html#a42cfbc5959c3501f3bfb92c6a80ea734">AnyNet</a>
</li>
<li>router_type
: <a class="el" href="classxbar__router.html#ac2414e8b0fe49b141c4c7876d61f152d">xbar_router</a>
</li>
<li>routing_area_height_within_bank
: <a class="el" href="structresults__mem__array.html#a450ef5689c92ea27b467633c57c001e9">results_mem_array</a>
</li>
<li>routing_area_width_within_bank
: <a class="el" href="structresults__mem__array.html#a22456d7f79a265c4ebb749e9896e84f2">results_mem_array</a>
</li>
<li>routing_table
: <a class="el" href="classAnyNet.html#a0e42b2a7f123fabbc680a0bd8e713490">AnyNet</a>
</li>
<li>row
: <a class="el" href="structaddrdec__t.html#a0bec5eaf244bce7ab5b3951cf00c7dc0">addrdec_t</a>
, <a class="el" href="classdram__req__t.html#aa37cd939f5031135ba03a6a9bcd7d5de">dram_req_t</a>
</li>
<li>row_access
: <a class="el" href="classmemory__stats__t.html#a28a1c126bc0ec93901826ef1c1cb2e02">memory_stats_t</a>
</li>
<li>ROW_BUFF_ENT
: <a class="el" href="classHighRadix.html#a2f17da6d90b781d3dc7999f2d9df75d6">HighRadix</a>
</li>
<li>ROW_BUFF_SZ
: <a class="el" href="classHighRadix.html#aaf1ef10afb9382c84c124d167505a48b">HighRadix</a>
</li>
<li>row_dec
: <a class="el" href="classMat.html#acecd88a5f93ef04bb89d278884a2971e">Mat</a>
</li>
<li>row_service_timestamp
: <a class="el" href="classfrfcfs__scheduler.html#ad979b7956296cc6520a3c4dab317137f">frfcfs_scheduler</a>
</li>
<li>ROWS
: <a class="el" href="classHighRadix.html#af2e19be7e9ddbd66fa755ff89a3a9eca">HighRadix</a>
</li>
<li>rows
: <a class="el" href="classnuca__org__t.html#a79afa5807f4906fb37ce41cd2b4a0a04">nuca_org_t</a>
</li>
<li>RPc
: <a class="el" href="structbank__t.html#a1323cd0652cce6dac9e4e70f7a2bd5b5">bank_t</a>
</li>
<li>rpters_in_htree
: <a class="el" href="classInputParameter.html#a7fff06ead8513f6c3519dc6bf05686c4">InputParameter</a>
</li>
<li>RRDc
: <a class="el" href="classdram__t.html#a87960e2058638c0fecd71b6bbfcd3abd">dram_t</a>
</li>
<li>rt_power
: <a class="el" href="classComponent.html#a34ce14f535b65001a841a671be53ca5d">Component</a>
</li>
<li>rtp_stats
: <a class="el" href="classArrayST.html#adea123ec091af1ab971db4bcd3fccc10">ArrayST</a>
, <a class="el" href="classdep__resource__conflict__check.html#a27c78574cea688258969bf7fd48ca90f">dep_resource_conflict_check</a>
, <a class="el" href="classFunctionalUnit.html#a09654ac5c935a563c3b84bb281d2f34a">FunctionalUnit</a>
, <a class="el" href="classinst__decoder.html#a421ac618d026d4a820114349366df4bc">inst_decoder</a>
, <a class="el" href="classMCBackend.html#adbdd44745f8340b12b5f3b9b7c621f43">MCBackend</a>
, <a class="el" href="classMCPHY.html#a4b15ff76b6b94f95ff27907804ff1f57">MCPHY</a>
, <a class="el" href="classNoC.html#a644cc33053134899654e018fd30c9684">NoC</a>
</li>
<li>RTPc
: <a class="el" href="structbank__t.html#a6db129e32523cd23c70689b92c599987">bank_t</a>
</li>
<li>RTPLc
: <a class="el" href="structbankgrp__t.html#a31c3f61330fdb61b46899a63e474960d">bankgrp_t</a>
</li>
<li>RTWc
: <a class="el" href="classdram__t.html#a60c19905c01f3ba73853b10033b61fd8">dram_t</a>
</li>
<li>RTWc_limit
: <a class="el" href="classdram__t.html#a466e25be071a2d1613abd4d6747ad293">dram_t</a>
</li>
<li>RTWc_limit_alone
: <a class="el" href="classdram__t.html#a41f2444c116d9183f0387c340f4f497e">dram_t</a>
</li>
<li>run_test
: <a class="el" href="classlinear__to__raw__address__translation.html#a1791e91eedcff2574044cd4b2687dff6">linear_to_raw_address_translation</a>
</li>
<li>runtime_pending_launch_count_limit
: <a class="el" href="classgpgpu__sim__config.html#afd88ef16ef58ab547c759bfef5620514">gpgpu_sim_config</a>
</li>
<li>runtime_sync_depth_limit
: <a class="el" href="classgpgpu__sim__config.html#ac3fadbb934012fa2d6fc89d23ce4172d">gpgpu_sim_config</a>
</li>
<li>rw
: <a class="el" href="structbank__t.html#a908be71c610f20bd1d98cfa2b341409b">bank_t</a>
, <a class="el" href="classdram__req__t.html#ab9e55ac03c519c639f49a19bf7f000de">dram_req_t</a>
, <a class="el" href="classdram__t.html#a59994dd82c5dcb5ca07d8b2e2b55d0c6">dram_t</a>
</li>
<li>Rw
: <a class="el" href="classPower__Module.html#ab91dfa5a1f2ae51bd3d79f13de3ea811">Power_Module</a>
</li>
<li>RWP
: <a class="el" href="classMat.html#a6fe83d3a4ee816ff1548efd94ec1e78a">Mat</a>
, <a class="el" href="classUCA.html#a6f9a5c56ce76d58fcc92c863ba1b3a33">UCA</a>
</li>
<li>rwq
: <a class="el" href="classdram__t.html#a6ddc1b9fe4783019a4ac155a0b4814b3">dram_t</a>
</li>
<li>rwq_limit
: <a class="el" href="classdram__t.html#af04520f14e899a23b4a2c83a161136ba">dram_t</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
