#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 18 20:16:53 2017
# Process ID: 4640
# Current directory: C:/Users/Raynara Lima/Documents/Capitulo 2/ULA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6264 C:\Users\Raynara Lima\Documents\Capitulo 2\ULA\ULA.xpr
# Log file: C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/vivado.log
# Journal file: C:/Users/Raynara Lima/Documents/Capitulo 2/ULA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 755.820 ; gain = 107.145
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_ula' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_ula_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sim_1/new/s_ula.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_ula
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.sim/sim_1/behav'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ac5b55a28b82463dab373ef62a67c36b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_ula_behav xil_defaultlib.s_ula -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.s_ula
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 795.195 ; gain = 0.309
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_ula' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_ula_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sim_1/new/s_ula.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_ula
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ac5b55a28b82463dab373ef62a67c36b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_ula_behav xil_defaultlib.s_ula -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.s_ula
Built simulation snapshot s_ula_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 18 20:27:33 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_ula_behav -key {Behavioral:sim_1:Functional:s_ula} -tclbatch {s_ula.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_ula.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 796.715 ; gain = 1.520
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_ula_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 796.715 ; gain = 1.520
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 's_ula' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.sim/sim_1/behav'
"xvhdl -m64 --relax -prj s_ula_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sources_1/new/ula.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ula
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.srcs/sim_1/new/s_ula.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity s_ula
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ac5b55a28b82463dab373ef62a67c36b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot s_ula_behav xil_defaultlib.s_ula -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.s_ula
Built simulation snapshot s_ula_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Raynara -notrace
couldn't read file "C:/Users/Raynara": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 18 20:58:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Raynara Lima/Documents/Capitulo 2/ULA/ULA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "s_ula_behav -key {Behavioral:sim_1:Functional:s_ula} -tclbatch {s_ula.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source s_ula.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 's_ula_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 811.559 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 812.422 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 21:45:59 2017...
