#ifndef _greenland_OFFSET_HEADER
#define _greenland_OFFSET_HEADER
/*
*	gfx9_offset.h
*
*	Register Spec Release:  <unknown>
*
*
*	 (c) 2000 ATI Technologies Inc.  (unpublished)
*
*	 All rights reserved.  This notice is intended as a precaution against
*	 inadvertent publication and does not imply publication or any waiver
*	 of confidentiality.  The year included in the foregoing notice is the
*	 year of creation of the work.
*
*/

namespace pm4_profile {
namespace gfx9 {

// Registers from ATS block

#define mmATC_ATS_CNTL 0x0C20
#define mmATC_ATS_DEBUG 0x0C21
#define mmATC_ATS_FAULT_DEBUG 0x0C22
#define mmATC_ATS_STATUS 0x0C23
#define mmATC_ATS_FAULT_CNTL 0x0C24
#define mmATC_ATS_FAULT_STATUS_INFO 0x0C25
#define mmATC_ATS_FAULT_STATUS_ADDR 0x0C26
#define mmATC_ATS_DEFAULT_PAGE_LOW 0x0C27
#define mmATC_TRANS_FAULT_RSPCNTRL 0x0C28
#define mmATC_ATS_FAULT_STATUS_INFO2 0x0C29
#define mmATHUB_MISC_CNTL 0x0C2A
#define mmATC_VMID_PASID_MAPPING_UPDATE_STATUS 0x0C2B
#define mmATC_VMID0_PASID_MAPPING 0x0C2C
#define mmATC_VMID1_PASID_MAPPING 0x0C2D
#define mmATC_VMID2_PASID_MAPPING 0x0C2E
#define mmATC_VMID3_PASID_MAPPING 0x0C2F
#define mmATC_VMID4_PASID_MAPPING 0x0C30
#define mmATC_VMID5_PASID_MAPPING 0x0C31
#define mmATC_VMID6_PASID_MAPPING 0x0C32
#define mmATC_VMID7_PASID_MAPPING 0x0C33
#define mmATC_VMID8_PASID_MAPPING 0x0C34
#define mmATC_VMID9_PASID_MAPPING 0x0C35
#define mmATC_VMID10_PASID_MAPPING 0x0C36
#define mmATC_VMID11_PASID_MAPPING 0x0C37
#define mmATC_VMID12_PASID_MAPPING 0x0C38
#define mmATC_VMID13_PASID_MAPPING 0x0C39
#define mmATC_VMID14_PASID_MAPPING 0x0C3A
#define mmATC_VMID15_PASID_MAPPING 0x0C3B
#define mmATC_ATS_VMID_STATUS 0x0C3C
#define mmATC_ATS_GFX_ATCL2_STATUS 0x0C3D
#define mmATC_PERFCOUNTER0_CFG 0x0C3E
#define mmATC_PERFCOUNTER1_CFG 0x0C3F
#define mmATC_PERFCOUNTER2_CFG 0x0C40
#define mmATC_PERFCOUNTER3_CFG 0x0C41
#define mmATC_PERFCOUNTER_RSLT_CNTL 0x0C42
#define mmATC_PERFCOUNTER_LO 0x0C43
#define mmATC_PERFCOUNTER_HI 0x0C44
#define mmATHUB_PCIE_ATS_CNTL 0x0C45
#define mmATHUB_PCIE_PASID_CNTL 0x0C46
#define mmATHUB_PCIE_PAGE_REQ_CNTL 0x0C47
#define mmATHUB_PCIE_OUTSTAND_PAGE_REQ_ALLOC 0x0C48
#define mmATHUB_COMMAND 0x0C49
#define mmATHUB_PCIE_ATS_CNTL_VF_0 0x0C4A
#define mmATHUB_PCIE_ATS_CNTL_VF_1 0x0C4B
#define mmATHUB_PCIE_ATS_CNTL_VF_2 0x0C4C
#define mmATHUB_PCIE_ATS_CNTL_VF_3 0x0C4D
#define mmATHUB_PCIE_ATS_CNTL_VF_4 0x0C4E
#define mmATHUB_PCIE_ATS_CNTL_VF_5 0x0C4F
#define mmATHUB_PCIE_ATS_CNTL_VF_6 0x0C50
#define mmATHUB_PCIE_ATS_CNTL_VF_7 0x0C51
#define mmATHUB_PCIE_ATS_CNTL_VF_8 0x0C52
#define mmATHUB_PCIE_ATS_CNTL_VF_9 0x0C53
#define mmATHUB_PCIE_ATS_CNTL_VF_10 0x0C54
#define mmATHUB_PCIE_ATS_CNTL_VF_11 0x0C55
#define mmATHUB_PCIE_ATS_CNTL_VF_12 0x0C56
#define mmATHUB_PCIE_ATS_CNTL_VF_13 0x0C57
#define mmATHUB_PCIE_ATS_CNTL_VF_14 0x0C58
#define mmATHUB_PCIE_ATS_CNTL_VF_15 0x0C59
#define mmATHUB_MEM_POWER_LS 0x0C5A
#define mmATS_IH_CREDIT 0x0C5B
#define mmATHUB_IH_CREDIT 0x0C5C
#define mmATC_VMID16_PASID_MAPPING 0x0C5D
#define mmATC_VMID17_PASID_MAPPING 0x0C5E
#define mmATC_VMID18_PASID_MAPPING 0x0C5F
#define mmATC_VMID19_PASID_MAPPING 0x0C60
#define mmATC_VMID20_PASID_MAPPING 0x0C61
#define mmATC_VMID21_PASID_MAPPING 0x0C62
#define mmATC_VMID22_PASID_MAPPING 0x0C63
#define mmATC_VMID23_PASID_MAPPING 0x0C64
#define mmATC_VMID24_PASID_MAPPING 0x0C65
#define mmATC_VMID25_PASID_MAPPING 0x0C66
#define mmATC_VMID26_PASID_MAPPING 0x0C67
#define mmATC_VMID27_PASID_MAPPING 0x0C68
#define mmATC_VMID28_PASID_MAPPING 0x0C69
#define mmATC_VMID29_PASID_MAPPING 0x0C6A
#define mmATC_VMID30_PASID_MAPPING 0x0C6B
#define mmATC_VMID31_PASID_MAPPING 0x0C6C
#define mmATC_ATS_MMHUB_ATCL2_STATUS 0x0C6D
#define mmATHUB_SHARED_VIRT_RESET_REQ 0x0C6E
#define mmATHUB_SHARED_ACTIVE_FCN_ID 0x0C6F
#define mmATC_ATS_SDPPORT_CNTL 0x0C70
#define mmATC_ATS_DEBUG2 0x0C71
#define mmATC_ATS_VMID_SNAPSHOT_GFX_STAT 0x0C72
#define mmATC_ATS_VMID_SNAPSHOT_MMHUB_STAT 0x0C73


// Registers from XPB block

#define mmXPB_RTR_SRC_APRTR0 0x0C7C
#define mmXPB_RTR_SRC_APRTR1 0x0C7D
#define mmXPB_RTR_SRC_APRTR2 0x0C7E
#define mmXPB_RTR_SRC_APRTR3 0x0C7F
#define mmXPB_RTR_SRC_APRTR4 0x0C80
#define mmXPB_RTR_SRC_APRTR5 0x0C81
#define mmXPB_RTR_SRC_APRTR6 0x0C82
#define mmXPB_RTR_SRC_APRTR7 0x0C83
#define mmXPB_RTR_SRC_APRTR8 0x0C84
#define mmXPB_RTR_SRC_APRTR9 0x0C85
#define mmXPB_XDMA_RTR_SRC_APRTR0 0x0C86
#define mmXPB_XDMA_RTR_SRC_APRTR1 0x0C87
#define mmXPB_XDMA_RTR_SRC_APRTR2 0x0C88
#define mmXPB_XDMA_RTR_SRC_APRTR3 0x0C89
#define mmXPB_RTR_DEST_MAP0 0x0C8A
#define mmXPB_RTR_DEST_MAP1 0x0C8B
#define mmXPB_RTR_DEST_MAP2 0x0C8C
#define mmXPB_RTR_DEST_MAP3 0x0C8D
#define mmXPB_RTR_DEST_MAP4 0x0C8E
#define mmXPB_RTR_DEST_MAP5 0x0C8F
#define mmXPB_RTR_DEST_MAP6 0x0C90
#define mmXPB_RTR_DEST_MAP7 0x0C91
#define mmXPB_RTR_DEST_MAP8 0x0C92
#define mmXPB_RTR_DEST_MAP9 0x0C93
#define mmXPB_XDMA_RTR_DEST_MAP0 0x0C94
#define mmXPB_XDMA_RTR_DEST_MAP1 0x0C95
#define mmXPB_XDMA_RTR_DEST_MAP2 0x0C96
#define mmXPB_XDMA_RTR_DEST_MAP3 0x0C97
#define mmXPB_CLG_CFG0 0x0C98
#define mmXPB_CLG_CFG1 0x0C99
#define mmXPB_CLG_CFG2 0x0C9A
#define mmXPB_CLG_CFG3 0x0C9B
#define mmXPB_CLG_CFG4 0x0C9C
#define mmXPB_CLG_CFG5 0x0C9D
#define mmXPB_CLG_CFG6 0x0C9E
#define mmXPB_CLG_CFG7 0x0C9F
#define mmXPB_CLG_EXTRA 0x0CA0
#define mmXPB_CLG_EXTRA_MSK 0x0CA1
#define mmXPB_LB_ADDR 0x0CA2
#define mmXPB_WCB_STS 0x0CA3
#define mmXPB_HST_CFG 0x0CA4
#define mmXPB_P2P_BAR_CFG 0x0CA5
#define mmXPB_P2P_BAR0 0x0CA6
#define mmXPB_P2P_BAR1 0x0CA7
#define mmXPB_P2P_BAR2 0x0CA8
#define mmXPB_P2P_BAR3 0x0CA9
#define mmXPB_P2P_BAR4 0x0CAA
#define mmXPB_P2P_BAR5 0x0CAB
#define mmXPB_P2P_BAR6 0x0CAC
#define mmXPB_P2P_BAR7 0x0CAD
#define mmXPB_P2P_BAR_SETUP 0x0CAE
#define mmXPB_P2P_BAR_DEBUG 0x0CAF
#define mmXPB_P2P_BAR_DELTA_ABOVE 0x0CB0
#define mmXPB_P2P_BAR_DELTA_BELOW 0x0CB1
#define mmXPB_PEER_SYS_BAR0 0x0CB2
#define mmXPB_PEER_SYS_BAR1 0x0CB3
#define mmXPB_PEER_SYS_BAR2 0x0CB4
#define mmXPB_PEER_SYS_BAR3 0x0CB5
#define mmXPB_PEER_SYS_BAR4 0x0CB6
#define mmXPB_PEER_SYS_BAR5 0x0CB7
#define mmXPB_PEER_SYS_BAR6 0x0CB8
#define mmXPB_PEER_SYS_BAR7 0x0CB9
#define mmXPB_PEER_SYS_BAR8 0x0CBA
#define mmXPB_PEER_SYS_BAR9 0x0CBB
#define mmXPB_XDMA_PEER_SYS_BAR0 0x0CBC
#define mmXPB_XDMA_PEER_SYS_BAR1 0x0CBD
#define mmXPB_XDMA_PEER_SYS_BAR2 0x0CBE
#define mmXPB_XDMA_PEER_SYS_BAR3 0x0CBF
#define mmXPB_CLK_GAT 0x0CC0
#define mmXPB_INTF_CFG 0x0CC1
#define mmXPB_INTF_STS 0x0CC2
#define mmXPB_PIPE_STS 0x0CC3
#define mmXPB_SUB_CTRL 0x0CC4
#define mmXPB_MAP_INVERT_FLUSH_NUM_LSB 0x0CC5
#define mmXPB_PERF_KNOBS 0x0CC6
#define mmXPB_STICKY 0x0CC7
#define mmXPB_STICKY_W1C 0x0CC8
#define mmXPB_MISC_CFG 0x0CC9
#define mmXPB_INTF_CFG2 0x0CCA
#define mmXPB_CLG_EXTRA_RD 0x0CCB
#define mmXPB_CLG_EXTRA_MSK_RD 0x0CCC
#define mmXPB_CLG_GFX_MATCH 0x0CCD
#define mmXPB_CLG_GFX_MATCH_MSK 0x0CCE
#define mmXPB_CLG_MM_MATCH 0x0CCF
#define mmXPB_CLG_MM_MATCH_MSK 0x0CD0
#define mmXPB_CLG_GFX_UNITID_MAPPING0 0x0CD1
#define mmXPB_CLG_GFX_UNITID_MAPPING1 0x0CD2
#define mmXPB_CLG_GFX_UNITID_MAPPING2 0x0CD3
#define mmXPB_CLG_GFX_UNITID_MAPPING3 0x0CD4
#define mmXPB_CLG_GFX_UNITID_MAPPING4 0x0CD5
#define mmXPB_CLG_GFX_UNITID_MAPPING5 0x0CD6
#define mmXPB_CLG_GFX_UNITID_MAPPING6 0x0CD7
#define mmXPB_CLG_GFX_UNITID_MAPPING7 0x0CD8
#define mmXPB_CLG_MM_UNITID_MAPPING0 0x0CD9
#define mmXPB_CLG_MM_UNITID_MAPPING1 0x0CDA
#define mmXPB_CLG_MM_UNITID_MAPPING2 0x0CDB
#define mmXPB_CLG_MM_UNITID_MAPPING3 0x0CDC


// Registers from RPB block

#define mmRPB_PASSPW_CONF 0x0CEC
#define mmRPB_BLOCKLEVEL_CONF 0x0CED
#define mmRPB_SECLEVEL_CONF 0x0CEE
#define mmRPB_TAG_CONF 0x0CEF
#define mmRPB_DBG1 0x0CF0
#define mmRPB_EFF_CNTL 0x0CF1
#define mmRPB_ARB_CNTL 0x0CF2
#define mmRPB_ARB_CNTL2 0x0CF3
#define mmRPB_BIF_CNTL 0x0CF4
#define mmRPB_WR_SWITCH_CNTL 0x0CF5
#define mmRPB_WR_COMBINE_CNTL 0x0CF6
#define mmRPB_RD_SWITCH_CNTL 0x0CF7
#define mmRPB_CID_QUEUE_WR 0x0CF8
#define mmRPB_CID_QUEUE_RD 0x0CF9
#define mmRPB_PERF_COUNTER_CNTL 0x0CFA
#define mmRPB_PERF_COUNTER_STATUS 0x0CFB
#define mmRPB_CID_QUEUE_EX 0x0CFC
#define mmRPB_CID_QUEUE_EX_DATA 0x0CFD
#define mmRPB_SWITCH_CNTL2 0x0CFE
#define mmRPB_DEINTRLV_COMBINE_CNTL 0x0CFF
#define mmRPB_VC_SWITCH_RDWR 0x0D00
#define mmRPB_PERFCOUNTER_LO 0x0D01
#define mmRPB_PERFCOUNTER_HI 0x0D02
#define mmRPB_PERFCOUNTER0_CFG 0x0D03
#define mmRPB_PERFCOUNTER1_CFG 0x0D04
#define mmRPB_PERFCOUNTER2_CFG 0x0D05
#define mmRPB_PERFCOUNTER3_CFG 0x0D06
#define mmRPB_PERFCOUNTER_RSLT_CNTL 0x0D07
#define mmRPB_MISC_CG 0x0D08
#define mmRPB_RD_QUEUE_CNTL 0x0D09
#define mmRPB_RD_QUEUE_CNTL2 0x0D0A
#define mmRPB_WR_QUEUE_CNTL 0x0D0B
#define mmRPB_WR_QUEUE_CNTL2 0x0D0C
#define mmRPB_EA_QUEUE_WR 0x0D0D
#define mmRPB_ATS_CNTL 0x0D0E
#define mmRPB_ATS_CNTL2 0x0D0F
#define mmRPB_SDPPORT_CNTL 0x0D10


// Registers from RSMU_GENERIC block

#define mmRSMU_HCID_GENERIC 0x12000
#define mmRSMU_SIID_GENERIC 0x12001
#define mmRSMU_DBG_MUX_CONTROL_GENERIC 0x12002
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_GENERIC 0x12003
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_GENERIC 0x12004
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_GENERIC 0x12005
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_GENERIC 0x12006
#define mmRSMU_SOFT_RESETB_GENERIC 0x12007
#define mmRSMU_PGFSM_CONTROL_GENERIC 0x12008
#define mmRSMU_PGFSM_WR_DATA_GENERIC 0x12009
#define mmRSMU_PGFSM_RD_DATA_GENERIC 0x1200A
#define mmRSMU_IH_CREDIT_GENERIC 0x1200B
#define mmRSMU_IH_RESET_CNTL_GENERIC 0x1200C
#define mmRSMU_SEM_RESP_GENERIC 0x1200D
#define mmRSMU_SEM_RESET_CNTL_GENERIC 0x1200E
#define mmRSMU_VIRTUAL_WIRE_SRC_ID_GENERIC 0x12012
#define mmRSMU_VIRTUAL_WIRE_INDEX_GENERIC 0x12013
#define mmRSMU_SW_STRAPRX_ADDR_GENERIC 0x12014
#define mmRSMU_SW_STRAPRX_DATA_GENERIC 0x12015
#define mmRSMU_SW_STRAP_CONTROL_GENERIC 0x12016
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_GENERIC 0x12017
#define mmRSMU_IP_MASTER_STATUS_GENERIC 0x12018
#define mmRSMU_GPUREG_SCRATCH_REG_0_GENERIC 0x12019
#define mmRSMU_GPUREG_SCRATCH_REG_1_GENERIC 0x1201A
#define mmRSMU_COLD_RESETB_GENERIC 0x400001
#define mmRSMU_HARD_RESETB_GENERIC 0x400002
#define mmRSMU_PUB_FUSE_ADDR_GENERIC 0x400003
#define mmRSMU_SEC_FUSE_ADDR_GENERIC 0x400004
#define mmRSMU_ROM_ADDR_GENERIC 0x400005
#define mmRSMU_MEM_POWER_CTRL_GENERIC 0x400006
#define mmRSMU_MP0_STRAPRX_ADDR_GENERIC 0x400007
#define mmRSMU_MP0_STRAPRX_DATA_GENERIC 0x400008
#define mmRSMU_SMS_FUSE_CFG_GENERIC 0x40000A
#define mmRSMU_SMS_FUSE_ADDR_BASE_GENERIC 0x40000B
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GENERIC 0x40000C
#define mmRSMU_STRAP_CONTROL_GENERIC 0x40000D
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GENERIC 0x40000E
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GENERIC 0x40000F
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GENERIC 0x400010
#define mmRSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GENERIC 0x400011
#define mmRSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GENERIC 0x400012
#define mmRSMU_CAC_LKG_WEIGHT_0_GENERIC 0x400017
#define mmRSMU_CAC_LKG_WEIGHT_1_GENERIC 0x400018
#define mmRSMU_CAC_LKG_WEIGHT_2_GENERIC 0x400019
#define mmRSMU_CAC_LKG_WEIGHT_3_GENERIC 0x40001A
#define mmRSMU_CAC_LKG_ACC_0_GENERIC 0x40001B
#define mmRSMU_CAC_LKG_ACC_1_GENERIC 0x40001C
#define mmRSMU_CAC_LKG_ACC_2_GENERIC 0x40001D
#define mmRSMU_CAC_LKG_ACC_3_GENERIC 0x40001E
#define mmRSMU_CAC_LKG_ACC_4_GENERIC 0x40001F
#define mmRSMU_CAC_LKG_ACC_5_GENERIC 0x400020
#define mmRSMU_CAC_LKG_ACC_6_GENERIC 0x400021
#define mmRSMU_CAC_LKG_ACC_7_GENERIC 0x400022
#define mmRSMU_CAC_CONTROL_GENERIC 0x40002B
#define mmRSMU_CAC_WEIGHT_0_GENERIC 0x40002C
#define mmRSMU_CAC_WEIGHT_1_GENERIC 0x40002D
#define mmRSMU_CAC_WEIGHT_2_GENERIC 0x40002E
#define mmRSMU_CAC_WEIGHT_3_GENERIC 0x40002F
#define mmRSMU_CAC_WEIGHT_4_GENERIC 0x400030
#define mmRSMU_CAC_WEIGHT_5_GENERIC 0x400031
#define mmRSMU_CAC_WEIGHT_6_GENERIC 0x400032
#define mmRSMU_CAC_WEIGHT_7_GENERIC 0x400033
#define mmRSMU_CAC_ACC_0_GENERIC 0x400034
#define mmRSMU_CAC_ACC_1_GENERIC 0x400035
#define mmRSMU_CAC_ACC_2_GENERIC 0x400036
#define mmRSMU_CAC_ACC_3_GENERIC 0x400037
#define mmRSMU_CAC_ACC_4_GENERIC 0x400038
#define mmRSMU_CAC_ACC_5_GENERIC 0x400039
#define mmRSMU_CAC_ACC_6_GENERIC 0x40003A
#define mmRSMU_CAC_ACC_7_GENERIC 0x40003B
#define mmRSMU_CAC_ACC_8_GENERIC 0x40003C
#define mmRSMU_CAC_ACC_9_GENERIC 0x40003D
#define mmRSMU_CAC_ACC_10_GENERIC 0x40003E
#define mmRSMU_CAC_ACC_11_GENERIC 0x40003F
#define mmRSMU_CAC_ACC_12_GENERIC 0x400040
#define mmRSMU_CAC_ACC_13_GENERIC 0x400041
#define mmRSMU_CAC_ACC_14_GENERIC 0x400042
#define mmRSMU_CAC_ACC_15_GENERIC 0x400043
#define mmRSMU_CAC_AGGR_LO_GENERIC 0x400044
#define mmRSMU_CAC_AGGR_HI_GENERIC 0x400045
#define mmRSMU_DPM_CONTROL_GENERIC 0x40004E
#define mmRSMU_DPM_ACC_GENERIC 0x40004F
#define mmRSMU_DPM_IPCLK_REF_COUNTER_GENERIC 0x400050
#define mmRSMU_COUNTER_0_GENERIC 0x400051
#define mmRSMU_COUNTER_1_GENERIC 0x400052
#define mmRSMU_PWRMGT_INTR_ENABLE_P0_GENERIC 0x400053
#define mmRSMU_PWRMGT_INTR_ENABLE_P1_GENERIC 0x400054
#define mmRSMU_PWRMGT_INTR_ENABLE_P2_GENERIC 0x400055
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P0_GENERIC 0x400056
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P1_GENERIC 0x400057
#define mmRSMU_PWRMGT_INTR_TARGET_ADDR_P2_GENERIC 0x400058
#define mmRSMU_PWRMGT_INTR_CONFIG_P0_GENERIC 0x400059
#define mmRSMU_PWRMGT_INTR_CONFIG_P1_GENERIC 0x40005A
#define mmRSMU_PWRMGT_INTR_CONFIG_P2_GENERIC 0x40005B
#define mmRSMU_PWRMGT_INTR_STATUS_GENERIC 0x40005C
#define mmRSMU_PWRMGT_INTR_PENDING_P0_GENERIC 0x40005D
#define mmRSMU_PWRMGT_INTR_PENDING_P1_GENERIC 0x40005E
#define mmRSMU_PWRMGT_INTR_PENDING_P2_GENERIC 0x40005F
#define mmRSMU_PWRMGT_INTR_TYPE_GENERIC 0x400060
#define mmRSMU_PWRMGT_INTR_INTERCEPT_GENERIC 0x400061
#define mmRSMU_PWRMGT_INTR_CLEAR_GENERIC 0x400062
#define mmRSMU_HARD_RESETB_DELAY_GENERIC 0x400063
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_GENERIC 0x400064
#define mmRSMU_VF_ENABLE_GENERIC 0x400065
#define mmRSMU_MGCG_CONTROL_GENERIC 0x400066
#define mmRSMU_CUSTOM_HARD_RESETB_GENERIC 0x40006A
#define mmRSMU_SEC_AXI_MASTER_ENABLE_GENERIC 0x400200
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_GENERIC 0x400201
#define mmRSMU_AXI_MASTER_QOS_CNTL_GENERIC 0x400202
#define mmRSMU_MASTER_ERROR_COUNTER_GENERIC 0x400203
#define mmRSMU_SLAVE_TIMEOUT_VALUE_GENERIC 0x400204
#define mmRSMU_RESET_TIMEOUT_CONTROL_GENERIC 0x400205
#define mmRSMU_SLAVE_ERROR_COUNTER_GENERIC 0x400206
#define mmRSMU_AEB_LOCK_0_GENERIC 0x400207
#define mmRSMU_AEB_LOCK_1_GENERIC 0x400208
#define mmRSMU_AEB_OVERRIDE_0_GENERIC 0x400209
#define mmRSMU_AEB_OVERRIDE_1_GENERIC 0x40020A
#define mmRSMU_SEC_INTR_ENABLE_GENERIC 0x40020B
#define mmRSMU_SEC_INTR_TARGET_ADDR_GENERIC 0x40020C
#define mmRSMU_SEC_INTR_CONFIG_GENERIC 0x40020D
#define mmRSMU_SEC_INTR_STATUS_GENERIC 0x40020E
#define mmRSMU_SEC_INTR_PENDING_GENERIC 0x40020F
#define mmRSMU_SEC_INTR_TYPE_GENERIC 0x400210
#define mmRSMU_SEC_INTR_INTERCEPT_GENERIC 0x400211
#define mmRSMU_SEC_INTR_CLEAR_GENERIC 0x400212
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_GENERIC 0x400213
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GENERIC 0x40024B
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_GENERIC 0x40024C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GENERIC 0x40024D
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GENERIC 0x40024E
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GENERIC 0x40024F
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GENERIC 0x400250
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GENERIC 0x400251
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GENERIC 0x400252
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GENERIC 0x400253
#define mmRSMU_SEC_START_ADDR_GROUP_0_GENERIC 0x400254
#define mmRSMU_SEC_END_ADDR_GROUP_0_GENERIC 0x400255
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_GENERIC 0x400256
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_GENERIC 0x400257
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_GENERIC 0x400258
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_GENERIC 0x400259
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_GENERIC 0x40025A
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_GENERIC 0x40025B
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_GENERIC 0x40025C
#define mmRSMU_SEC_START_ADDR_GROUP_1_GENERIC 0x40025D
#define mmRSMU_SEC_END_ADDR_GROUP_1_GENERIC 0x40025E
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_GENERIC 0x40025F
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_GENERIC 0x400260
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_GENERIC 0x400261
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_GENERIC 0x400262
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_GENERIC 0x400263
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_GENERIC 0x400264
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_GENERIC 0x400265
#define mmRSMU_SEC_START_ADDR_GROUP_2_GENERIC 0x400266
#define mmRSMU_SEC_END_ADDR_GROUP_2_GENERIC 0x400267
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_GENERIC 0x400268
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_GENERIC 0x400269
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_GENERIC 0x40026A
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_GENERIC 0x40026B
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_GENERIC 0x40026C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_GENERIC 0x40026D
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_GENERIC 0x40026E
#define mmRSMU_SEC_START_ADDR_GROUP_3_GENERIC 0x40026F
#define mmRSMU_SEC_END_ADDR_GROUP_3_GENERIC 0x400270
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_GENERIC 0x400271
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_GENERIC 0x400272
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_GENERIC 0x400273
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_GENERIC 0x400274
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_GENERIC 0x400275
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_GENERIC 0x400276
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_GENERIC 0x400277
#define mmRSMU_SEC_START_ADDR_GROUP_4_GENERIC 0x400278
#define mmRSMU_SEC_END_ADDR_GROUP_4_GENERIC 0x400279
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_GENERIC 0x40027A
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_GENERIC 0x40027B
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_GENERIC 0x40027C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_GENERIC 0x40027D
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_GENERIC 0x40027E
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_GENERIC 0x40027F
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_GENERIC 0x400280
#define mmRSMU_SEC_START_ADDR_GROUP_5_GENERIC 0x400281
#define mmRSMU_SEC_END_ADDR_GROUP_5_GENERIC 0x400282
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_5_GENERIC 0x400283
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_5_GENERIC 0x400284
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_5_GENERIC 0x400285
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_5_GENERIC 0x400286
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_5_GENERIC 0x400287
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_5_GENERIC 0x400288
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_5_GENERIC 0x400289
#define mmRSMU_SEC_START_ADDR_GROUP_6_GENERIC 0x40028A
#define mmRSMU_SEC_END_ADDR_GROUP_6_GENERIC 0x40028B
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_6_GENERIC 0x40028C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_6_GENERIC 0x40028D
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_6_GENERIC 0x40028E
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_6_GENERIC 0x40028F
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_6_GENERIC 0x400290
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_6_GENERIC 0x400291
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_6_GENERIC 0x400292
#define mmRSMU_SEC_START_ADDR_GROUP_7_GENERIC 0x400293
#define mmRSMU_SEC_END_ADDR_GROUP_7_GENERIC 0x400294
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_7_GENERIC 0x400295
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_7_GENERIC 0x400296
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_7_GENERIC 0x400297
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_7_GENERIC 0x400298
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_7_GENERIC 0x400299
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_7_GENERIC 0x40029A
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_7_GENERIC 0x40029B
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_GENERIC 0x4002E5
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_GENERIC 0x4002E6


// Registers from RSMU_GC block

#define mmRSMU_HCID_GC 0x12160
#define mmRSMU_SIID_GC 0x12161
#define mmRSMU_DBG_MUX_CONTROL_GC 0x12162
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_0_GC 0x12163
#define mmRSMU_SW_MMIO_PUB_IND_DATA_0_GC 0x12164
#define mmRSMU_SW_MMIO_PUB_IND_ADDR_1_GC 0x12165
#define mmRSMU_SW_MMIO_PUB_IND_DATA_1_GC 0x12166
#define mmRSMU_SOFT_RESETB_GC 0x12167
#define mmRSMU_IH_CREDIT_GC 0x1216B
#define mmRSMU_IH_RESET_CNTL_GC 0x1216C
#define mmRSMU_SEM_RESP_GC 0x1216D
#define mmRSMU_SEM_RESET_CNTL_GC 0x1216E
#define mmRSMU_SW_STRAPRX_ADDR_GC 0x12174
#define mmRSMU_SW_STRAPRX_DATA_GC 0x12175
#define mmRSMU_SW_STRAP_CONTROL_GC 0x12176
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_GC 0x12177
#define mmRSMU_IP_MASTER_STATUS_GC 0x12178
#define mmRSMU_GPUREG_SCRATCH_REG_0_GC 0x12179
#define mmRSMU_GPUREG_SCRATCH_REG_1_GC 0x1217A
#define mmRSMU_COLD_RESETB_GC 0x402C01
#define mmRSMU_HARD_RESETB_GC 0x402C02
#define mmRSMU_PUB_FUSE_ADDR_GC 0x402C03
#define mmRSMU_SEC_FUSE_ADDR_GC 0x402C04
#define mmRSMU_MEM_POWER_CTRL_GC 0x402C06
#define mmRSMU_MP0_STRAPRX_ADDR_GC 0x402C07
#define mmRSMU_MP0_STRAPRX_DATA_GC 0x402C08
#define mmRSMU_SMS_FUSE_CFG_GC 0x402C0A
#define mmRSMU_SMS_FUSE_ADDR_BASE_GC 0x402C0B
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GC 0x402C0C
#define mmRSMU_STRAP_CONTROL_GC 0x402C0D
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET1_GC 0x402C0E
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET2_GC 0x402C0F
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_GRP_SET3_GC 0x402C10
#define mmRSMU_SMS_FUSE_CNTL_SET_NONE_DEFAULT_GC 0x402C11
#define mmRSMU_SMS_FUSE_STATUS_SET_NONE_DEFAULT_GC 0x402C12
#define mmRSMU_DPM_CONTROL_GC 0x402C4E
#define mmRSMU_DPM_ACC_GC 0x402C4F
#define mmRSMU_DPM_IPCLK_REF_COUNTER_GC 0x402C50
#define mmRSMU_COUNTER_0_GC 0x402C51
#define mmRSMU_COUNTER_1_GC 0x402C52
#define mmRSMU_HARD_RESETB_DELAY_GC 0x402C63
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_GC 0x402C64
#define mmRSMU_VF_ENABLE_GC 0x402C65
#define mmRSMU_MGCG_CONTROL_GC 0x402C66
#define mmRSMU_RESIDENCY_COUNTER_CNTL_GC 0x402C67
#define mmRSMU_RESIDENCY_COUNTER_GC 0x402C68
#define mmRSMU_RESIDENCY_REF_COUNTER_GC 0x402C69
#define mmRSMU_CUSTOM_HARD_RESETB_GC 0x402C6A
#define mmRSMU_SEC_AXI_MASTER_ENABLE_GC 0x402E00
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_GC 0x402E01
#define mmRSMU_AXI_MASTER_QOS_CNTL_GC 0x402E02
#define mmRSMU_MASTER_ERROR_COUNTER_GC 0x402E03
#define mmRSMU_SLAVE_TIMEOUT_VALUE_GC 0x402E04
#define mmRSMU_RESET_TIMEOUT_CONTROL_GC 0x402E05
#define mmRSMU_SLAVE_ERROR_COUNTER_GC 0x402E06
#define mmRSMU_AEB_LOCK_0_GC 0x402E07
#define mmRSMU_AEB_LOCK_1_GC 0x402E08
#define mmRSMU_AEB_OVERRIDE_0_GC 0x402E09
#define mmRSMU_AEB_OVERRIDE_1_GC 0x402E0A
#define mmRSMU_SEC_INTR_ENABLE_GC 0x402E0B
#define mmRSMU_SEC_INTR_TARGET_ADDR_GC 0x402E0C
#define mmRSMU_SEC_INTR_CONFIG_GC 0x402E0D
#define mmRSMU_SEC_INTR_STATUS_GC 0x402E0E
#define mmRSMU_SEC_INTR_PENDING_GC 0x402E0F
#define mmRSMU_SEC_INTR_TYPE_GC 0x402E10
#define mmRSMU_SEC_INTR_INTERCEPT_GC 0x402E11
#define mmRSMU_SEC_INTR_CLEAR_GC 0x402E12
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_GC 0x402E13
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_1_GC 0x402E14
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_2_GC 0x402E15
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_3_GC 0x402E16
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_5_GC 0x402E18
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_6_GC 0x402E19
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC 0x402E4B
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_GC 0x402E4C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC 0x402E4D
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC 0x402E4E
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC 0x402E4F
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC 0x402E50
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC 0x402E51
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC 0x402E52
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC 0x402E53
#define mmRSMU_SEC_START_ADDR_GROUP_0_GC 0x402E54
#define mmRSMU_SEC_END_ADDR_GROUP_0_GC 0x402E55
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_GC 0x402E56
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC 0x402E57
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_GC 0x402E58
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_GC 0x402E59
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC 0x402E5A
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_GC 0x402E5B
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_GC 0x402E5C
#define mmRSMU_SEC_START_ADDR_GROUP_1_GC 0x402E5D
#define mmRSMU_SEC_END_ADDR_GROUP_1_GC 0x402E5E
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_GC 0x402E5F
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC 0x402E60
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_GC 0x402E61
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_GC 0x402E62
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC 0x402E63
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_GC 0x402E64
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_GC 0x402E65
#define mmRSMU_SEC_START_ADDR_GROUP_2_GC 0x402E66
#define mmRSMU_SEC_END_ADDR_GROUP_2_GC 0x402E67
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_GC 0x402E68
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC 0x402E69
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_GC 0x402E6A
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_GC 0x402E6B
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC 0x402E6C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_GC 0x402E6D
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_GC 0x402E6E
#define mmRSMU_SEC_START_ADDR_GROUP_3_GC 0x402E6F
#define mmRSMU_SEC_END_ADDR_GROUP_3_GC 0x402E70
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_GC 0x402E71
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC 0x402E72
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_GC 0x402E73
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_GC 0x402E74
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC 0x402E75
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_GC 0x402E76
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_GC 0x402E77
#define mmRSMU_SEC_START_ADDR_GROUP_4_GC 0x402E78
#define mmRSMU_SEC_END_ADDR_GROUP_4_GC 0x402E79
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_GC 0x402E7A
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC 0x402E7B
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_GC 0x402E7C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_GC 0x402E7D
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC 0x402E7E
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_GC 0x402E7F
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_GC 0x402E80
#define mmRSMU_SEC_START_ADDR_GROUP_5_GC 0x402E81
#define mmRSMU_SEC_END_ADDR_GROUP_5_GC 0x402E82
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_5_GC 0x402E83
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC 0x402E84
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_5_GC 0x402E85
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_5_GC 0x402E86
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC 0x402E87
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_5_GC 0x402E88
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_5_GC 0x402E89
#define mmRSMU_SEC_START_ADDR_GROUP_6_GC 0x402E8A
#define mmRSMU_SEC_END_ADDR_GROUP_6_GC 0x402E8B
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_6_GC 0x402E8C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_6_GC 0x402E8D
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_6_GC 0x402E8E
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_6_GC 0x402E8F
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_6_GC 0x402E90
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_6_GC 0x402E91
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_6_GC 0x402E92
#define mmRSMU_SEC_START_ADDR_GROUP_7_GC 0x402E93
#define mmRSMU_SEC_END_ADDR_GROUP_7_GC 0x402E94
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_7_GC 0x402E95
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_7_GC 0x402E96
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_7_GC 0x402E97
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_7_GC 0x402E98
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_7_GC 0x402E99
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_7_GC 0x402E9A
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_7_GC 0x402E9B
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_GC 0x402EE5
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_GC 0x402EE6


// Registers from BIF_RST block

#define mmnbif_gpu_HARD_RST_CTRL 0x404E000
#define mmnbif_gpu_RSMU_SOFT_RST_CTRL 0x404E001
#define mmnbif_gpu_SELF_SOFT_RST 0x404E002
#define mmnbif_gpu_GFX_DRV_MODE1_RST_CTRL 0x404E003
#define mmnbif_gpu_BIF_RST_MISC_CTRL 0x404E004
#define mmnbif_gpu_BIF_RST_MISC_CTRL2 0x404E005
#define mmnbif_gpu_BIF_RST_MISC_CTRL3 0x404E006
#define mmnbif_gpu_BIF_RST_GFXVF_FLR_IDLE 0x404E007
#define mmnbif_gpu_DEV0_PF0_FLR_RST_CTRL 0x404E008
#define mmnbif_gpu_DEV0_PF1_FLR_RST_CTRL 0x404E009
#define mmnbif_gpu_DEV0_PF2_FLR_RST_CTRL 0x404E00A
#define mmnbif_gpu_DEV0_PF3_FLR_RST_CTRL 0x404E00B
#define mmnbif_gpu_DEV0_PF4_FLR_RST_CTRL 0x404E00C
#define mmnbif_gpu_DEV0_PF5_FLR_RST_CTRL 0x404E00D
#define mmnbif_gpu_DEV0_PF6_FLR_RST_CTRL 0x404E00E
#define mmnbif_gpu_DEV0_PF7_FLR_RST_CTRL 0x404E00F
#define mmnbif_gpu_BIF_INST_RESET_INTR_STS 0x404E010
#define mmnbif_gpu_BIF_PF_FLR_INTR_STS 0x404E011
#define mmnbif_gpu_BIF_D3HOTD0_INTR_STS 0x404E012
#define mmnbif_gpu_BIF_POWER_INTR_STS 0x404E014
#define mmnbif_gpu_BIF_PF_DSTATE_INTR_STS 0x404E015
#define mmnbif_gpu_BIF_PF0_VF_FLR_INTR_STS 0x404E018
#define mmnbif_gpu_BIF_INST_RESET_INTR_MASK 0x404E020
#define mmnbif_gpu_BIF_PF_FLR_INTR_MASK 0x404E021
#define mmnbif_gpu_BIF_D3HOTD0_INTR_MASK 0x404E022
#define mmnbif_gpu_BIF_POWER_INTR_MASK 0x404E024
#define mmnbif_gpu_BIF_PF_DSTATE_INTR_MASK 0x404E025
#define mmnbif_gpu_BIF_PF0_VF_FLR_INTR_MASK 0x404E028
#define mmnbif_gpu_BIF_PF_FLR_RST 0x404E040
#define mmnbif_gpu_BIF_PF_FLR_PROTECT 0x404E042
#define mmnbif_gpu_BIF_PF0_VF_FLR_RST 0x404E048
#define mmnbif_gpu_BIF_DEV0_PF0_DSTATE_VALUE 0x404E050
#define mmnbif_gpu_BIF_DEV0_PF1_DSTATE_VALUE 0x404E051
#define mmnbif_gpu_BIF_DEV0_PF2_DSTATE_VALUE 0x404E052
#define mmnbif_gpu_BIF_DEV0_PF3_DSTATE_VALUE 0x404E053
#define mmnbif_gpu_BIF_DEV0_PF4_DSTATE_VALUE 0x404E054
#define mmnbif_gpu_BIF_DEV0_PF5_DSTATE_VALUE 0x404E055
#define mmnbif_gpu_BIF_DEV0_PF6_DSTATE_VALUE 0x404E056
#define mmnbif_gpu_BIF_DEV0_PF7_DSTATE_VALUE 0x404E057
#define mmnbif_gpu_DEV0_PF0_D3HOTD0_RST_CTRL 0x404E078
#define mmnbif_gpu_DEV0_PF1_D3HOTD0_RST_CTRL 0x404E079
#define mmnbif_gpu_DEV0_PF2_D3HOTD0_RST_CTRL 0x404E07A
#define mmnbif_gpu_DEV0_PF3_D3HOTD0_RST_CTRL 0x404E07B
#define mmnbif_gpu_DEV0_PF4_D3HOTD0_RST_CTRL 0x404E07C
#define mmnbif_gpu_DEV0_PF5_D3HOTD0_RST_CTRL 0x404E07D
#define mmnbif_gpu_DEV0_PF6_D3HOTD0_RST_CTRL 0x404E07E
#define mmnbif_gpu_DEV0_PF7_D3HOTD0_RST_CTRL 0x404E07F
#define mmnbif_gpu_BIF_GFX_VF_FLR_PROTECT 0x404E080
#define mmnbif_gpu_BIF_PORT0_DSTATE_VALUE 0x404E230


// Registers from BIF_MISC block

#define mmnbif_gpu_MISC_SECURITY_SET 0x404CC00
#define mmnbif_gpu_MISC_SCRATCH 0x404E800
#define mmnbif_gpu_INTR_LINE_POLARITY 0x404E801
#define mmnbif_gpu_INTR_LINE_ENABLE 0x404E802
#define mmnbif_gpu_OUTSTANDING_VC_ALLOC 0x404E803
#define mmnbif_gpu_BIFC_MISC_CTRL0 0x404E804
#define mmnbif_gpu_BIFC_MISC_CTRL1 0x404E805
#define mmnbif_gpu_BIFC_BME_ERR_LOG 0x404E806
#define mmnbif_gpu_BIFC_RCCBIH_BME_ERR_LOG 0x404E807
#define mmnbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F0_F1 0x404E808
#define mmnbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F2_F3 0x404E809
#define mmnbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F4_F5 0x404E80A
#define mmnbif_gpu_BIFC_DMA_ATTR_OVERRIDE_DEV0_F6_F7 0x404E80B
#define mmnbif_gpu_NBIF_VWIRE_CTRL 0x404E810
#define mmnbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL 0x404E811
#define mmnbif_gpu_NBIF_SMN_VWR_VCHG_RST_CTRL0 0x404E812
#define mmnbif_gpu_NBIF_SMN_VWR_VCHG_TRIG 0x404E814
#define mmnbif_gpu_NBIF_SMN_VWR_WTRIG_CNTL 0x404E815
#define mmnbif_gpu_NBIF_SMN_VWR_VCHG_DIS_CTRL_1 0x404E816
#define mmnbif_gpu_NBIF_MGCG_CTRL 0x404E817
#define mmnbif_gpu_NBIF_DS_CTRL_LCLK 0x404E818
#define mmnbif_gpu_SMN_MST_CNTL0 0x404E819
#define mmnbif_gpu_SMN_MST_EP_CNTL1 0x404E81A
#define mmnbif_gpu_SMN_MST_EP_CNTL2 0x404E81B
#define mmnbif_gpu_SMN_MST_EP_CNTL3 0x404E83C
#define mmnbif_gpu_SMN_MST_EP_CNTL4 0x404E83D
#define mmnbif_gpu_NBIF_SDP_VWR_VCHG_DIS_CTRL 0x404E81C
#define mmnbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL0 0x404E81D
#define mmnbif_gpu_NBIF_SDP_VWR_VCHG_RST_CTRL1 0x404E81E
#define mmnbif_gpu_NBIF_SDP_VWR_VCHG_TRIG 0x404E81F
#define mmnbif_gpu_BME_DUMMY_CNTL_0 0x404E826
#define mmnbif_gpu_BIFC_THT_CNTL 0x404E827
#define mmnbif_gpu_BIFC_HSTARB_CNTL 0x404E828
#define mmnbif_gpu_BIFC_GSI_CNTL 0x404E829
#define mmnbif_gpu_BIFC_PCIEFUNC_CNTL 0x404E82A
#define mmnbif_gpu_BIFC_SDP_CNTL_0 0x404E82C
#define mmnbif_gpu_BIFC_PERF_CNTL_0 0x404E830
#define mmnbif_gpu_BIFC_PERF_CNTL_1 0x404E831
#define mmnbif_gpu_BIFC_PERF_CNT_MMIO_RD 0x404E832
#define mmnbif_gpu_BIFC_PERF_CNT_MMIO_WR 0x404E833
#define mmnbif_gpu_BIFC_PERF_CNT_DMA_RD 0x404E834
#define mmnbif_gpu_BIFC_PERF_CNT_DMA_WR 0x404E835
#define mmnbif_gpu_NBIF_REGIF_ERRSET_CTRL 0x404E836


// Registers from BIF_RAS block

#define mmnbif_gpu_BIF_RAS_LEAF0_CTRL 0x404E400
#define mmnbif_gpu_BIF_RAS_LEAF1_CTRL 0x404E401
#define mmnbif_gpu_BIF_RAS_LEAF2_CTRL 0x404E402
#define mmnbif_gpu_BIF_RAS_MISC_CTRL 0x404E440


// Registers from BIF_BX block

#define mmnbif_gpu_SUM_INDEX 0x0038
#define mmBIF_BX0_nbif_gpu_SUM_INDEX 0x0038
#define mmnbif_gpu_SUM_INDEX_alt_1 0x404C638
#define mmBIF_BX0_nbif_gpu_SUM_INDEX_alt_1 0x404C638
#define mmnbif_gpu_SUM_DATA 0x0039
#define mmBIF_BX0_nbif_gpu_SUM_DATA 0x0039
#define mmnbif_gpu_SUM_DATA_alt_1 0x404C639
#define mmBIF_BX0_nbif_gpu_SUM_DATA_alt_1 0x404C639
#define mmnbif_gpu_SBIOS_SCRATCH_0 0x0048
#define mmBIF_BX0_nbif_gpu_SBIOS_SCRATCH_0 0x0048
#define mmnbif_gpu_SBIOS_SCRATCH_0_alt_1 0x4048048
#define mmBIF_BX0_nbif_gpu_SBIOS_SCRATCH_0_alt_1 0x4048048
#define mmnbif_gpu_SBIOS_SCRATCH_1 0x0049
#define mmBIF_BX0_nbif_gpu_SBIOS_SCRATCH_1 0x0049
#define mmnbif_gpu_SBIOS_SCRATCH_1_alt_1 0x4048049
#define mmBIF_BX0_nbif_gpu_SBIOS_SCRATCH_1_alt_1 0x4048049
#define mmnbif_gpu_SBIOS_SCRATCH_2 0x004A
#define mmBIF_BX0_nbif_gpu_SBIOS_SCRATCH_2 0x004A
#define mmnbif_gpu_SBIOS_SCRATCH_2_alt_1 0x404804A
#define mmBIF_BX0_nbif_gpu_SBIOS_SCRATCH_2_alt_1 0x404804A
#define mmnbif_gpu_SBIOS_SCRATCH_3 0x004B
#define mmBIF_BX0_nbif_gpu_SBIOS_SCRATCH_3 0x004B
#define mmnbif_gpu_SBIOS_SCRATCH_3_alt_1 0x404804B
#define mmBIF_BX0_nbif_gpu_SBIOS_SCRATCH_3_alt_1 0x404804B
#define mmnbif_gpu_BIF_RLC_INTR_CNTL 0x0060
#define mmBIF_BX0_nbif_gpu_BIF_RLC_INTR_CNTL 0x0060
#define mmnbif_gpu_BIF_RLC_INTR_CNTL_alt_1 0x4048060
#define mmBIF_BX0_nbif_gpu_BIF_RLC_INTR_CNTL_alt_1 0x4048060
#define mmnbif_gpu_BIF_VCE_INTR_CNTL 0x0061
#define mmBIF_BX0_nbif_gpu_BIF_VCE_INTR_CNTL 0x0061
#define mmnbif_gpu_BIF_VCE_INTR_CNTL_alt_1 0x4048061
#define mmBIF_BX0_nbif_gpu_BIF_VCE_INTR_CNTL_alt_1 0x4048061
#define mmnbif_gpu_BIF_UVD_INTR_CNTL 0x0062
#define mmBIF_BX0_nbif_gpu_BIF_UVD_INTR_CNTL 0x0062
#define mmnbif_gpu_BIF_UVD_INTR_CNTL_alt_1 0x4048062
#define mmBIF_BX0_nbif_gpu_BIF_UVD_INTR_CNTL_alt_1 0x4048062
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR0 0x0080
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR0 0x0080
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR0_alt_1 0x4048080
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR0_alt_1 0x4048080
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR0 0x0081
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR0 0x0081
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR0_alt_1 0x4048081
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR0_alt_1 0x4048081
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR1 0x0082
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR1 0x0082
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR1_alt_1 0x4048082
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR1_alt_1 0x4048082
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR1 0x0083
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR1 0x0083
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR1_alt_1 0x4048083
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR1_alt_1 0x4048083
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR2 0x0084
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR2 0x0084
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR2_alt_1 0x4048084
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR2_alt_1 0x4048084
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR2 0x0085
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR2 0x0085
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR2_alt_1 0x4048085
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR2_alt_1 0x4048085
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR3 0x0086
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR3 0x0086
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR3_alt_1 0x4048086
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR3_alt_1 0x4048086
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR3 0x0087
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR3 0x0087
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR3_alt_1 0x4048087
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR3_alt_1 0x4048087
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR4 0x0088
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR4 0x0088
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR4_alt_1 0x4048088
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR4_alt_1 0x4048088
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR4 0x0089
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR4 0x0089
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR4_alt_1 0x4048089
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR4_alt_1 0x4048089
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR5 0x008A
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR5 0x008A
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR5_alt_1 0x404808A
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR5_alt_1 0x404808A
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR5 0x008B
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR5 0x008B
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR5_alt_1 0x404808B
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR5_alt_1 0x404808B
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR6 0x008C
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR6 0x008C
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR6_alt_1 0x404808C
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR6_alt_1 0x404808C
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR6 0x008D
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR6 0x008D
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR6_alt_1 0x404808D
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR6_alt_1 0x404808D
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR7 0x008E
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR7 0x008E
#define mmnbif_gpu_GFX_MMIOREG_CAM_ADDR7_alt_1 0x404808E
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ADDR7_alt_1 0x404808E
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR7 0x008F
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR7 0x008F
#define mmnbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR7_alt_1 0x404808F
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_REMAP_ADDR7_alt_1 0x404808F
#define mmnbif_gpu_GFX_MMIOREG_CAM_CNTL 0x0090
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_CNTL 0x0090
#define mmnbif_gpu_GFX_MMIOREG_CAM_CNTL_alt_1 0x4048090
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_CNTL_alt_1 0x4048090
#define mmnbif_gpu_GFX_MMIOREG_CAM_ZERO_CPL 0x0091
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ZERO_CPL 0x0091
#define mmnbif_gpu_GFX_MMIOREG_CAM_ZERO_CPL_alt_1 0x4048091
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ZERO_CPL_alt_1 0x4048091
#define mmnbif_gpu_GFX_MMIOREG_CAM_ONE_CPL 0x0092
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ONE_CPL 0x0092
#define mmnbif_gpu_GFX_MMIOREG_CAM_ONE_CPL_alt_1 0x4048092
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_ONE_CPL_alt_1 0x4048092
#define mmnbif_gpu_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0x0093
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL 0x0093
#define mmnbif_gpu_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL_alt_1 0x4048093
#define mmBIF_BX0_nbif_gpu_GFX_MMIOREG_CAM_PROGRAMMABLE_CPL_alt_1 0x4048093
#define mmnbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX0_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX1_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX2_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX3_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX4_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX5_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX6_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX7_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX8_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX9_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX10_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX11_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX12_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX13_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX14_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX15_nbif_gpu_MM_INDEX 0x0000
#define mmBIF_BX16_nbif_gpu_MM_INDEX 0x0000
#define mmnbif_gpu_MM_INDEX_alt_1 0x4048000
#define mmBIF_BX0_nbif_gpu_MM_INDEX_alt_1 0x4048000
#define mmnbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX0_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX1_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX2_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX3_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX4_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX5_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX6_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX7_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX8_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX9_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX10_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX11_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX12_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX13_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX14_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX15_nbif_gpu_MM_INDEX_HI 0x0006
#define mmBIF_BX16_nbif_gpu_MM_INDEX_HI 0x0006
#define mmnbif_gpu_MM_INDEX_HI_alt_1 0x4048006
#define mmBIF_BX0_nbif_gpu_MM_INDEX_HI_alt_1 0x4048006
#define mmnbif_gpu_MM_DATA 0x0001
#define mmBIF_BX0_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX1_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX2_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX3_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX4_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX5_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX6_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX7_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX8_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX9_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX10_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX11_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX12_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX13_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX14_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX15_nbif_gpu_MM_DATA 0x0001
#define mmBIF_BX16_nbif_gpu_MM_DATA 0x0001
#define mmnbif_gpu_MM_DATA_alt_1 0x4048001
#define mmBIF_BX0_nbif_gpu_MM_DATA_alt_1 0x4048001
#define mmnbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX0_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX1_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX2_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX3_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX4_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX5_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX6_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX7_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX8_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX9_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX10_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX11_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX12_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX13_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX14_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX15_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmBIF_BX16_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define mmnbif_gpu_SYSHUB_INDEX_OVLP_alt_1 0x4048008
#define mmBIF_BX0_nbif_gpu_SYSHUB_INDEX_OVLP_alt_1 0x4048008
#define mmnbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX0_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX1_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX2_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX3_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX4_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX5_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX6_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX7_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX8_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX9_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX10_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX11_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX12_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX13_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX14_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX15_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmBIF_BX16_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define mmnbif_gpu_SYSHUB_DATA_OVLP_alt_1 0x4048009
#define mmBIF_BX0_nbif_gpu_SYSHUB_DATA_OVLP_alt_1 0x4048009
#define mmnbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX0_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX1_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX2_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX3_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX4_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX5_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX6_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX7_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX8_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX9_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX10_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX11_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX12_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX13_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX14_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX15_nbif_gpu_PCIE_INDEX 0x000C
#define mmBIF_BX16_nbif_gpu_PCIE_INDEX 0x000C
#define mmnbif_gpu_PCIE_INDEX_alt_1 0x404800C
#define mmBIF_BX0_nbif_gpu_PCIE_INDEX_alt_1 0x404800C
#define mmnbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX0_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX1_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX2_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX3_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX4_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX5_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX6_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX7_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX8_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX9_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX10_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX11_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX12_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX13_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX14_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX15_nbif_gpu_PCIE_DATA 0x000D
#define mmBIF_BX16_nbif_gpu_PCIE_DATA 0x000D
#define mmnbif_gpu_PCIE_DATA_alt_1 0x404800D
#define mmBIF_BX0_nbif_gpu_PCIE_DATA_alt_1 0x404800D
#define mmnbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX0_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX1_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX2_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX3_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX4_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX5_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX6_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX7_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX8_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX9_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX10_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX11_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX12_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX13_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX14_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX15_nbif_gpu_PCIE_INDEX2 0x000E
#define mmBIF_BX16_nbif_gpu_PCIE_INDEX2 0x000E
#define mmnbif_gpu_PCIE_INDEX2_alt_1 0x404800E
#define mmBIF_BX0_nbif_gpu_PCIE_INDEX2_alt_1 0x404800E
#define mmnbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX0_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX1_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX2_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX3_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX4_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX5_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX6_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX7_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX8_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX9_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX10_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX11_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX12_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX13_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX14_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX15_nbif_gpu_PCIE_DATA2 0x000F
#define mmBIF_BX16_nbif_gpu_PCIE_DATA2 0x000F
#define mmnbif_gpu_PCIE_DATA2_alt_1 0x404800F
#define mmBIF_BX0_nbif_gpu_PCIE_DATA2_alt_1 0x404800F
#define mmnbif_gpu_CC_BIF_BX_STRAP0 0x0E02
#define mmBIF_BX0_nbif_gpu_CC_BIF_BX_STRAP0 0x0E02
#define mmnbif_gpu_CC_BIF_BX_STRAP0_alt_1 0x4048E02
#define mmBIF_BX0_nbif_gpu_CC_BIF_BX_STRAP0_alt_1 0x4048E02
#define mmnbif_gpu_CC_BIF_BX_PINSTRAP0 0x0E04
#define mmBIF_BX0_nbif_gpu_CC_BIF_BX_PINSTRAP0 0x0E04
#define mmnbif_gpu_CC_BIF_BX_PINSTRAP0_alt_1 0x4048E04
#define mmBIF_BX0_nbif_gpu_CC_BIF_BX_PINSTRAP0_alt_1 0x4048E04
#define mmnbif_gpu_CC_BIF_BX_FUSESTRAP0 0x0E05
#define mmBIF_BX0_nbif_gpu_CC_BIF_BX_FUSESTRAP0 0x0E05
#define mmnbif_gpu_CC_BIF_BX_FUSESTRAP0_alt_1 0x4048E05
#define mmBIF_BX0_nbif_gpu_CC_BIF_BX_FUSESTRAP0_alt_1 0x4048E05
#define mmnbif_gpu_BIF_MM_INDACCESS_CNTL 0x0E06
#define mmBIF_BX0_nbif_gpu_BIF_MM_INDACCESS_CNTL 0x0E06
#define mmnbif_gpu_BIF_MM_INDACCESS_CNTL_alt_1 0x4048E06
#define mmBIF_BX0_nbif_gpu_BIF_MM_INDACCESS_CNTL_alt_1 0x4048E06
#define mmnbif_gpu_BUS_CNTL 0x0E07
#define mmBIF_BX0_nbif_gpu_BUS_CNTL 0x0E07
#define mmnbif_gpu_BUS_CNTL_alt_1 0x4048E07
#define mmBIF_BX0_nbif_gpu_BUS_CNTL_alt_1 0x4048E07
#define mmnbif_gpu_BIF_SCRATCH0 0x0E08
#define mmBIF_BX0_nbif_gpu_BIF_SCRATCH0 0x0E08
#define mmnbif_gpu_BIF_SCRATCH0_alt_1 0x4048E08
#define mmBIF_BX0_nbif_gpu_BIF_SCRATCH0_alt_1 0x4048E08
#define mmnbif_gpu_BIF_SCRATCH1 0x0E09
#define mmBIF_BX0_nbif_gpu_BIF_SCRATCH1 0x0E09
#define mmnbif_gpu_BIF_SCRATCH1_alt_1 0x4048E09
#define mmBIF_BX0_nbif_gpu_BIF_SCRATCH1_alt_1 0x4048E09
#define mmnbif_gpu_BX_RESET_EN 0x0E0D
#define mmBIF_BX0_nbif_gpu_BX_RESET_EN 0x0E0D
#define mmnbif_gpu_BX_RESET_EN_alt_1 0x4048E0D
#define mmBIF_BX0_nbif_gpu_BX_RESET_EN_alt_1 0x4048E0D
#define mmnbif_gpu_MM_CFGREGS_CNTL 0x0E0E
#define mmBIF_BX0_nbif_gpu_MM_CFGREGS_CNTL 0x0E0E
#define mmnbif_gpu_MM_CFGREGS_CNTL_alt_1 0x4048E0E
#define mmBIF_BX0_nbif_gpu_MM_CFGREGS_CNTL_alt_1 0x4048E0E
#define mmnbif_gpu_HW_DEBUG 0x0E0F
#define mmBIF_BX0_nbif_gpu_HW_DEBUG 0x0E0F
#define mmnbif_gpu_HW_DEBUG_alt_1 0x4048E0F
#define mmBIF_BX0_nbif_gpu_HW_DEBUG_alt_1 0x4048E0F
#define mmnbif_gpu_BX_RESET_CNTL 0x0E10
#define mmBIF_BX0_nbif_gpu_BX_RESET_CNTL 0x0E10
#define mmnbif_gpu_BX_RESET_CNTL_alt_1 0x4048E10
#define mmBIF_BX0_nbif_gpu_BX_RESET_CNTL_alt_1 0x4048E10
#define mmnbif_gpu_INTERRUPT_CNTL 0x0E11
#define mmBIF_BX0_nbif_gpu_INTERRUPT_CNTL 0x0E11
#define mmnbif_gpu_INTERRUPT_CNTL_alt_1 0x4048E11
#define mmBIF_BX0_nbif_gpu_INTERRUPT_CNTL_alt_1 0x4048E11
#define mmnbif_gpu_INTERRUPT_CNTL2 0x0E12
#define mmBIF_BX0_nbif_gpu_INTERRUPT_CNTL2 0x0E12
#define mmnbif_gpu_INTERRUPT_CNTL2_alt_1 0x4048E12
#define mmBIF_BX0_nbif_gpu_INTERRUPT_CNTL2_alt_1 0x4048E12
#define mmnbif_gpu_CLKREQB_PAD_CNTL 0x0E18
#define mmBIF_BX0_nbif_gpu_CLKREQB_PAD_CNTL 0x0E18
#define mmnbif_gpu_CLKREQB_PAD_CNTL_alt_1 0x4048E18
#define mmBIF_BX0_nbif_gpu_CLKREQB_PAD_CNTL_alt_1 0x4048E18
#define mmnbif_gpu_CLKREQB_PERF_COUNTER 0x0E19
#define mmBIF_BX0_nbif_gpu_CLKREQB_PERF_COUNTER 0x0E19
#define mmnbif_gpu_CLKREQB_PERF_COUNTER_alt_1 0x4048E19
#define mmBIF_BX0_nbif_gpu_CLKREQB_PERF_COUNTER_alt_1 0x4048E19
#define mmnbif_gpu_BIF_CLK_CTRL 0x0E1A
#define mmBIF_BX0_nbif_gpu_BIF_CLK_CTRL 0x0E1A
#define mmnbif_gpu_BIF_CLK_CTRL_alt_1 0x4048E1A
#define mmBIF_BX0_nbif_gpu_BIF_CLK_CTRL_alt_1 0x4048E1A
#define mmnbif_gpu_BIF_FEATURES_CONTROL_MISC 0x0E1B
#define mmBIF_BX0_nbif_gpu_BIF_FEATURES_CONTROL_MISC 0x0E1B
#define mmnbif_gpu_BIF_FEATURES_CONTROL_MISC_alt_1 0x4048E1B
#define mmBIF_BX0_nbif_gpu_BIF_FEATURES_CONTROL_MISC_alt_1 0x4048E1B
#define mmnbif_gpu_BIF_DOORBELL_CNTL 0x0E1C
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_CNTL 0x0E1C
#define mmnbif_gpu_BIF_DOORBELL_CNTL_alt_1 0x4048E1C
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_CNTL_alt_1 0x4048E1C
#define mmnbif_gpu_BIF_DOORBELL_INT_CNTL 0x0E1D
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_INT_CNTL 0x0E1D
#define mmnbif_gpu_BIF_DOORBELL_INT_CNTL_alt_1 0x4048E1D
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_INT_CNTL_alt_1 0x4048E1D
#define mmnbif_gpu_BIF_SLVARB_MODE 0x0E1E
#define mmBIF_BX0_nbif_gpu_BIF_SLVARB_MODE 0x0E1E
#define mmnbif_gpu_BIF_SLVARB_MODE_alt_1 0x4048E1E
#define mmBIF_BX0_nbif_gpu_BIF_SLVARB_MODE_alt_1 0x4048E1E
#define mmnbif_gpu_BIF_FB_EN 0x0E1F
#define mmBIF_BX0_nbif_gpu_BIF_FB_EN 0x0E1F
#define mmnbif_gpu_BIF_FB_EN_alt_1 0x4048E1F
#define mmBIF_BX0_nbif_gpu_BIF_FB_EN_alt_1 0x4048E1F
#define mmnbif_gpu_BIF_BUSY_DELAY_CNTR 0x0E20
#define mmBIF_BX0_nbif_gpu_BIF_BUSY_DELAY_CNTR 0x0E20
#define mmnbif_gpu_BIF_BUSY_DELAY_CNTR_alt_1 0x4048E20
#define mmBIF_BX0_nbif_gpu_BIF_BUSY_DELAY_CNTR_alt_1 0x4048E20
#define mmnbif_gpu_BIF_PERFMON_CNTL 0x0E21
#define mmBIF_BX0_nbif_gpu_BIF_PERFMON_CNTL 0x0E21
#define mmnbif_gpu_BIF_PERFMON_CNTL_alt_1 0x4048E21
#define mmBIF_BX0_nbif_gpu_BIF_PERFMON_CNTL_alt_1 0x4048E21
#define mmnbif_gpu_BIF_PERFCOUNTER0_RESULT 0x0E22
#define mmBIF_BX0_nbif_gpu_BIF_PERFCOUNTER0_RESULT 0x0E22
#define mmnbif_gpu_BIF_PERFCOUNTER0_RESULT_alt_1 0x4048E22
#define mmBIF_BX0_nbif_gpu_BIF_PERFCOUNTER0_RESULT_alt_1 0x4048E22
#define mmnbif_gpu_BIF_PERFCOUNTER1_RESULT 0x0E23
#define mmBIF_BX0_nbif_gpu_BIF_PERFCOUNTER1_RESULT 0x0E23
#define mmnbif_gpu_BIF_PERFCOUNTER1_RESULT_alt_1 0x4048E23
#define mmBIF_BX0_nbif_gpu_BIF_PERFCOUNTER1_RESULT_alt_1 0x4048E23
#define mmnbif_gpu_BIF_MST_TRANS_PENDING_VF 0x0E29
#define mmBIF_BX0_nbif_gpu_BIF_MST_TRANS_PENDING_VF 0x0E29
#define mmnbif_gpu_BIF_MST_TRANS_PENDING_VF_alt_1 0x4048E29
#define mmBIF_BX0_nbif_gpu_BIF_MST_TRANS_PENDING_VF_alt_1 0x4048E29
#define mmnbif_gpu_BIF_SLV_TRANS_PENDING_VF 0x0E2A
#define mmBIF_BX0_nbif_gpu_BIF_SLV_TRANS_PENDING_VF 0x0E2A
#define mmnbif_gpu_BIF_SLV_TRANS_PENDING_VF_alt_1 0x4048E2A
#define mmBIF_BX0_nbif_gpu_BIF_SLV_TRANS_PENDING_VF_alt_1 0x4048E2A
#define mmnbif_gpu_BACO_CNTL 0x0E2B
#define mmBIF_BX0_nbif_gpu_BACO_CNTL 0x0E2B
#define mmnbif_gpu_BACO_CNTL_alt_1 0x4048E2B
#define mmBIF_BX0_nbif_gpu_BACO_CNTL_alt_1 0x4048E2B
#define mmnbif_gpu_BIF_BACO_EXIT_TIME0 0x0E2C
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIME0 0x0E2C
#define mmnbif_gpu_BIF_BACO_EXIT_TIME0_alt_1 0x4048E2C
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIME0_alt_1 0x4048E2C
#define mmnbif_gpu_BIF_BACO_EXIT_TIMER1 0x0E2D
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIMER1 0x0E2D
#define mmnbif_gpu_BIF_BACO_EXIT_TIMER1_alt_1 0x4048E2D
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIMER1_alt_1 0x4048E2D
#define mmnbif_gpu_BIF_BACO_EXIT_TIMER2 0x0E2E
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIMER2 0x0E2E
#define mmnbif_gpu_BIF_BACO_EXIT_TIMER2_alt_1 0x4048E2E
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIMER2_alt_1 0x4048E2E
#define mmnbif_gpu_BIF_BACO_EXIT_TIMER3 0x0E2F
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIMER3 0x0E2F
#define mmnbif_gpu_BIF_BACO_EXIT_TIMER3_alt_1 0x4048E2F
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIMER3_alt_1 0x4048E2F
#define mmnbif_gpu_BIF_BACO_EXIT_TIMER4 0x0E30
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIMER4 0x0E30
#define mmnbif_gpu_BIF_BACO_EXIT_TIMER4_alt_1 0x4048E30
#define mmBIF_BX0_nbif_gpu_BIF_BACO_EXIT_TIMER4_alt_1 0x4048E30
#define mmnbif_gpu_MEM_TYPE_CNTL 0x0E31
#define mmBIF_BX0_nbif_gpu_MEM_TYPE_CNTL 0x0E31
#define mmnbif_gpu_MEM_TYPE_CNTL_alt_1 0x4048E31
#define mmBIF_BX0_nbif_gpu_MEM_TYPE_CNTL_alt_1 0x4048E31
#define mmnbif_gpu_SMU_BIF_VDDGFX_PWR_STATUS 0x0E33
#define mmBIF_BX0_nbif_gpu_SMU_BIF_VDDGFX_PWR_STATUS 0x0E33
#define mmnbif_gpu_SMU_BIF_VDDGFX_PWR_STATUS_alt_1 0x4048E33
#define mmBIF_BX0_nbif_gpu_SMU_BIF_VDDGFX_PWR_STATUS_alt_1 0x4048E33
#define mmnbif_gpu_BIF_VDDGFX_GFX0_LOWER 0x0E34
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX0_LOWER 0x0E34
#define mmnbif_gpu_BIF_VDDGFX_GFX0_LOWER_alt_1 0x4048E34
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX0_LOWER_alt_1 0x4048E34
#define mmnbif_gpu_BIF_VDDGFX_GFX0_UPPER 0x0E35
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX0_UPPER 0x0E35
#define mmnbif_gpu_BIF_VDDGFX_GFX0_UPPER_alt_1 0x4048E35
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX0_UPPER_alt_1 0x4048E35
#define mmnbif_gpu_BIF_VDDGFX_GFX1_LOWER 0x0E36
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX1_LOWER 0x0E36
#define mmnbif_gpu_BIF_VDDGFX_GFX1_LOWER_alt_1 0x4048E36
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX1_LOWER_alt_1 0x4048E36
#define mmnbif_gpu_BIF_VDDGFX_GFX1_UPPER 0x0E37
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX1_UPPER 0x0E37
#define mmnbif_gpu_BIF_VDDGFX_GFX1_UPPER_alt_1 0x4048E37
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX1_UPPER_alt_1 0x4048E37
#define mmnbif_gpu_BIF_VDDGFX_GFX2_LOWER 0x0E38
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX2_LOWER 0x0E38
#define mmnbif_gpu_BIF_VDDGFX_GFX2_LOWER_alt_1 0x4048E38
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX2_LOWER_alt_1 0x4048E38
#define mmnbif_gpu_BIF_VDDGFX_GFX2_UPPER 0x0E39
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX2_UPPER 0x0E39
#define mmnbif_gpu_BIF_VDDGFX_GFX2_UPPER_alt_1 0x4048E39
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX2_UPPER_alt_1 0x4048E39
#define mmnbif_gpu_BIF_VDDGFX_GFX3_LOWER 0x0E3A
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX3_LOWER 0x0E3A
#define mmnbif_gpu_BIF_VDDGFX_GFX3_LOWER_alt_1 0x4048E3A
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX3_LOWER_alt_1 0x4048E3A
#define mmnbif_gpu_BIF_VDDGFX_GFX3_UPPER 0x0E3B
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX3_UPPER 0x0E3B
#define mmnbif_gpu_BIF_VDDGFX_GFX3_UPPER_alt_1 0x4048E3B
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX3_UPPER_alt_1 0x4048E3B
#define mmnbif_gpu_BIF_VDDGFX_GFX4_LOWER 0x0E3C
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX4_LOWER 0x0E3C
#define mmnbif_gpu_BIF_VDDGFX_GFX4_LOWER_alt_1 0x4048E3C
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX4_LOWER_alt_1 0x4048E3C
#define mmnbif_gpu_BIF_VDDGFX_GFX4_UPPER 0x0E3D
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX4_UPPER 0x0E3D
#define mmnbif_gpu_BIF_VDDGFX_GFX4_UPPER_alt_1 0x4048E3D
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX4_UPPER_alt_1 0x4048E3D
#define mmnbif_gpu_BIF_VDDGFX_GFX5_LOWER 0x0E3E
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX5_LOWER 0x0E3E
#define mmnbif_gpu_BIF_VDDGFX_GFX5_LOWER_alt_1 0x4048E3E
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX5_LOWER_alt_1 0x4048E3E
#define mmnbif_gpu_BIF_VDDGFX_GFX5_UPPER 0x0E3F
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX5_UPPER 0x0E3F
#define mmnbif_gpu_BIF_VDDGFX_GFX5_UPPER_alt_1 0x4048E3F
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_GFX5_UPPER_alt_1 0x4048E3F
#define mmnbif_gpu_BIF_VDDGFX_RSV1_LOWER 0x0E40
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV1_LOWER 0x0E40
#define mmnbif_gpu_BIF_VDDGFX_RSV1_LOWER_alt_1 0x4048E40
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV1_LOWER_alt_1 0x4048E40
#define mmnbif_gpu_BIF_VDDGFX_RSV1_UPPER 0x0E41
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV1_UPPER 0x0E41
#define mmnbif_gpu_BIF_VDDGFX_RSV1_UPPER_alt_1 0x4048E41
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV1_UPPER_alt_1 0x4048E41
#define mmnbif_gpu_BIF_VDDGFX_RSV2_LOWER 0x0E42
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV2_LOWER 0x0E42
#define mmnbif_gpu_BIF_VDDGFX_RSV2_LOWER_alt_1 0x4048E42
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV2_LOWER_alt_1 0x4048E42
#define mmnbif_gpu_BIF_VDDGFX_RSV2_UPPER 0x0E43
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV2_UPPER 0x0E43
#define mmnbif_gpu_BIF_VDDGFX_RSV2_UPPER_alt_1 0x4048E43
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV2_UPPER_alt_1 0x4048E43
#define mmnbif_gpu_BIF_VDDGFX_RSV3_LOWER 0x0E44
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV3_LOWER 0x0E44
#define mmnbif_gpu_BIF_VDDGFX_RSV3_LOWER_alt_1 0x4048E44
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV3_LOWER_alt_1 0x4048E44
#define mmnbif_gpu_BIF_VDDGFX_RSV3_UPPER 0x0E45
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV3_UPPER 0x0E45
#define mmnbif_gpu_BIF_VDDGFX_RSV3_UPPER_alt_1 0x4048E45
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV3_UPPER_alt_1 0x4048E45
#define mmnbif_gpu_BIF_VDDGFX_RSV4_LOWER 0x0E46
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV4_LOWER 0x0E46
#define mmnbif_gpu_BIF_VDDGFX_RSV4_LOWER_alt_1 0x4048E46
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV4_LOWER_alt_1 0x4048E46
#define mmnbif_gpu_BIF_VDDGFX_RSV4_UPPER 0x0E47
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV4_UPPER 0x0E47
#define mmnbif_gpu_BIF_VDDGFX_RSV4_UPPER_alt_1 0x4048E47
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_RSV4_UPPER_alt_1 0x4048E47
#define mmnbif_gpu_BIF_VDDGFX_FB_CMP 0x0E48
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_FB_CMP 0x0E48
#define mmnbif_gpu_BIF_VDDGFX_FB_CMP_alt_1 0x4048E48
#define mmBIF_BX0_nbif_gpu_BIF_VDDGFX_FB_CMP_alt_1 0x4048E48
#define mmnbif_gpu_BIF_DOORBELL_GBLAPER1_LOWER 0x0E49
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_GBLAPER1_LOWER 0x0E49
#define mmnbif_gpu_BIF_DOORBELL_GBLAPER1_LOWER_alt_1 0x4048E49
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_GBLAPER1_LOWER_alt_1 0x4048E49
#define mmnbif_gpu_BIF_DOORBELL_GBLAPER1_UPPER 0x0E4A
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_GBLAPER1_UPPER 0x0E4A
#define mmnbif_gpu_BIF_DOORBELL_GBLAPER1_UPPER_alt_1 0x4048E4A
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_GBLAPER1_UPPER_alt_1 0x4048E4A
#define mmnbif_gpu_BIF_DOORBELL_GBLAPER2_LOWER 0x0E4B
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_GBLAPER2_LOWER 0x0E4B
#define mmnbif_gpu_BIF_DOORBELL_GBLAPER2_LOWER_alt_1 0x4048E4B
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_GBLAPER2_LOWER_alt_1 0x4048E4B
#define mmnbif_gpu_BIF_DOORBELL_GBLAPER2_UPPER 0x0E4C
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_GBLAPER2_UPPER 0x0E4C
#define mmnbif_gpu_BIF_DOORBELL_GBLAPER2_UPPER_alt_1 0x4048E4C
#define mmBIF_BX0_nbif_gpu_BIF_DOORBELL_GBLAPER2_UPPER_alt_1 0x4048E4C
#define mmnbif_gpu_REMAP_HDP_MEM_FLUSH_CNTL 0x0E4D
#define mmBIF_BX0_nbif_gpu_REMAP_HDP_MEM_FLUSH_CNTL 0x0E4D
#define mmnbif_gpu_REMAP_HDP_MEM_FLUSH_CNTL_alt_1 0x4048E4D
#define mmBIF_BX0_nbif_gpu_REMAP_HDP_MEM_FLUSH_CNTL_alt_1 0x4048E4D
#define mmnbif_gpu_REMAP_HDP_REG_FLUSH_CNTL 0x0E4E
#define mmBIF_BX0_nbif_gpu_REMAP_HDP_REG_FLUSH_CNTL 0x0E4E
#define mmnbif_gpu_REMAP_HDP_REG_FLUSH_CNTL_alt_1 0x4048E4E
#define mmBIF_BX0_nbif_gpu_REMAP_HDP_REG_FLUSH_CNTL_alt_1 0x4048E4E
#define mmnbif_gpu_BIF_RB_CNTL 0x0E4F
#define mmBIF_BX0_nbif_gpu_BIF_RB_CNTL 0x0E4F
#define mmnbif_gpu_BIF_RB_CNTL_alt_1 0x4048E4F
#define mmBIF_BX0_nbif_gpu_BIF_RB_CNTL_alt_1 0x4048E4F
#define mmnbif_gpu_BIF_RB_BASE 0x0E50
#define mmBIF_BX0_nbif_gpu_BIF_RB_BASE 0x0E50
#define mmnbif_gpu_BIF_RB_BASE_alt_1 0x4048E50
#define mmBIF_BX0_nbif_gpu_BIF_RB_BASE_alt_1 0x4048E50
#define mmnbif_gpu_BIF_RB_RPTR 0x0E51
#define mmBIF_BX0_nbif_gpu_BIF_RB_RPTR 0x0E51
#define mmnbif_gpu_BIF_RB_RPTR_alt_1 0x4048E51
#define mmBIF_BX0_nbif_gpu_BIF_RB_RPTR_alt_1 0x4048E51
#define mmnbif_gpu_BIF_RB_WPTR 0x0E52
#define mmBIF_BX0_nbif_gpu_BIF_RB_WPTR 0x0E52
#define mmnbif_gpu_BIF_RB_WPTR_alt_1 0x4048E52
#define mmBIF_BX0_nbif_gpu_BIF_RB_WPTR_alt_1 0x4048E52
#define mmnbif_gpu_BIF_RB_WPTR_ADDR_HI 0x0E53
#define mmBIF_BX0_nbif_gpu_BIF_RB_WPTR_ADDR_HI 0x0E53
#define mmnbif_gpu_BIF_RB_WPTR_ADDR_HI_alt_1 0x4048E53
#define mmBIF_BX0_nbif_gpu_BIF_RB_WPTR_ADDR_HI_alt_1 0x4048E53
#define mmnbif_gpu_BIF_RB_WPTR_ADDR_LO 0x0E54
#define mmBIF_BX0_nbif_gpu_BIF_RB_WPTR_ADDR_LO 0x0E54
#define mmnbif_gpu_BIF_RB_WPTR_ADDR_LO_alt_1 0x4048E54
#define mmBIF_BX0_nbif_gpu_BIF_RB_WPTR_ADDR_LO_alt_1 0x4048E54
#define mmnbif_gpu_MAILBOX_INDEX 0x0E55
#define mmBIF_BX0_nbif_gpu_MAILBOX_INDEX 0x0E55
#define mmnbif_gpu_MAILBOX_INDEX_alt_1 0x4048E55
#define mmBIF_BX0_nbif_gpu_MAILBOX_INDEX_alt_1 0x4048E55
#define mmnbif_gpu_BIF_GPUIOV_RESET_NOTIFICATION 0x0E62
#define mmBIF_BX0_nbif_gpu_BIF_GPUIOV_RESET_NOTIFICATION 0x0E62
#define mmnbif_gpu_BIF_GPUIOV_RESET_NOTIFICATION_alt_1 0x4048E62
#define mmBIF_BX0_nbif_gpu_BIF_GPUIOV_RESET_NOTIFICATION_alt_1 0x4048E62
#define mmnbif_gpu_BIF_GMI_WRR_WEIGHT 0x0E65
#define mmBIF_BX0_nbif_gpu_BIF_GMI_WRR_WEIGHT 0x0E65
#define mmnbif_gpu_BIF_GMI_WRR_WEIGHT_alt_1 0x4048E65
#define mmBIF_BX0_nbif_gpu_BIF_GMI_WRR_WEIGHT_alt_1 0x4048E65
#define mmnbif_gpu_NBIF_STRAP_WRITE_CTRL 0x0E66
#define mmBIF_BX0_nbif_gpu_NBIF_STRAP_WRITE_CTRL 0x0E66
#define mmnbif_gpu_NBIF_STRAP_WRITE_CTRL_alt_1 0x4048E66
#define mmBIF_BX0_nbif_gpu_NBIF_STRAP_WRITE_CTRL_alt_1 0x4048E66
#define mmnbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX0_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX1_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX2_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX3_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX4_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX5_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX6_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX7_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX8_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX9_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX10_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX11_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX12_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX13_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX14_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX15_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmBIF_BX16_nbif_gpu_BIF_BME_STATUS 0x0E0B
#define mmnbif_gpu_BIF_BME_STATUS_alt_1 0x4048E0B
#define mmBIF_BX0_nbif_gpu_BIF_BME_STATUS_alt_1 0x4048E0B
#define mmnbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX0_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX1_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX2_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX3_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX4_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX5_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX6_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX7_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX8_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX9_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX10_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX11_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX12_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX13_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX14_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX15_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmBIF_BX16_nbif_gpu_BIF_ATOMIC_ERR_LOG 0x0E0C
#define mmnbif_gpu_BIF_ATOMIC_ERR_LOG_alt_1 0x4048E0C
#define mmBIF_BX0_nbif_gpu_BIF_ATOMIC_ERR_LOG_alt_1 0x4048E0C
#define mmnbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX0_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX1_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX2_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX3_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX4_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX5_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX6_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX7_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX8_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX9_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX10_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX11_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX12_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX13_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX14_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX15_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmBIF_BX16_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH 0x0E13
#define mmnbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_alt_1 0x4048E13
#define mmBIF_BX0_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_HIGH_alt_1 0x4048E13
#define mmnbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX0_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX1_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX2_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX3_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX4_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX5_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX6_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX7_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX8_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX9_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX10_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX11_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX12_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX13_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX14_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX15_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmBIF_BX16_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW 0x0E14
#define mmnbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW_alt_1 0x4048E14
#define mmBIF_BX0_nbif_gpu_DOORBELL_SELFRING_GPA_APER_BASE_LOW_alt_1 0x4048E14
#define mmnbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX0_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX1_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX2_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX3_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX4_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX5_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX6_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX7_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX8_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX9_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX10_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX11_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX12_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX13_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX14_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX15_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmBIF_BX16_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL 0x0E15
#define mmnbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL_alt_1 0x4048E15
#define mmBIF_BX0_nbif_gpu_DOORBELL_SELFRING_GPA_APER_CNTL_alt_1 0x4048E15
#define mmnbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX0_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX1_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX2_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX3_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX4_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX5_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX6_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX7_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX8_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX9_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX10_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX11_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX12_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX13_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX14_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX15_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmBIF_BX16_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL 0x0E16
#define mmnbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL_alt_1 0x4048E16
#define mmBIF_BX0_nbif_gpu_HDP_REG_COHERENCY_FLUSH_CNTL_alt_1 0x4048E16
#define mmnbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX0_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX1_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX2_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX3_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX4_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX5_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX6_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX7_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX8_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX9_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX10_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX11_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX12_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX13_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX14_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX15_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmBIF_BX16_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL 0x0E17
#define mmnbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL_alt_1 0x4048E17
#define mmBIF_BX0_nbif_gpu_HDP_MEM_COHERENCY_FLUSH_CNTL_alt_1 0x4048E17
#define mmnbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX0_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX1_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX2_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX3_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX4_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX5_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX6_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX7_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX8_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX9_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX10_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX11_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX12_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX13_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX14_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX15_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmBIF_BX16_nbif_gpu_GPU_HDP_FLUSH_REQ 0x0E26
#define mmnbif_gpu_GPU_HDP_FLUSH_REQ_alt_1 0x4048E26
#define mmBIF_BX0_nbif_gpu_GPU_HDP_FLUSH_REQ_alt_1 0x4048E26
#define mmnbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX0_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX1_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX2_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX3_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX4_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX5_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX6_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX7_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX8_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX9_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX10_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX11_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX12_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX13_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX14_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX15_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmBIF_BX16_nbif_gpu_GPU_HDP_FLUSH_DONE 0x0E27
#define mmnbif_gpu_GPU_HDP_FLUSH_DONE_alt_1 0x4048E27
#define mmBIF_BX0_nbif_gpu_GPU_HDP_FLUSH_DONE_alt_1 0x4048E27
#define mmnbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX0_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX1_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX2_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX3_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX4_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX5_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX6_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX7_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX8_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX9_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX10_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX11_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX12_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX13_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX14_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX15_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmBIF_BX16_nbif_gpu_BIF_TRANS_PENDING 0x0E28
#define mmnbif_gpu_BIF_TRANS_PENDING_alt_1 0x4048E28
#define mmBIF_BX0_nbif_gpu_BIF_TRANS_PENDING_alt_1 0x4048E28
#define mmnbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX1_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX2_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX3_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX4_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX5_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX6_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX7_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX8_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX9_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX10_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX11_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX12_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX13_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX14_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX15_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmBIF_BX16_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0 0x0E56
#define mmnbif_gpu_MAILBOX_MSGBUF_TRN_DW0_alt_1 0x4048E56
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_TRN_DW0_alt_1 0x4048E56
#define mmnbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX1_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX2_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX3_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX4_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX5_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX6_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX7_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX8_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX9_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX10_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX11_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX12_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX13_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX14_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX15_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmBIF_BX16_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1 0x0E57
#define mmnbif_gpu_MAILBOX_MSGBUF_TRN_DW1_alt_1 0x4048E57
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_TRN_DW1_alt_1 0x4048E57
#define mmnbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX1_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX2_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX3_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX4_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX5_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX6_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX7_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX8_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX9_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX10_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX11_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX12_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX13_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX14_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX15_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmBIF_BX16_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2 0x0E58
#define mmnbif_gpu_MAILBOX_MSGBUF_TRN_DW2_alt_1 0x4048E58
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_TRN_DW2_alt_1 0x4048E58
#define mmnbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX1_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX2_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX3_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX4_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX5_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX6_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX7_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX8_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX9_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX10_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX11_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX12_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX13_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX14_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX15_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmBIF_BX16_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3 0x0E59
#define mmnbif_gpu_MAILBOX_MSGBUF_TRN_DW3_alt_1 0x4048E59
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_TRN_DW3_alt_1 0x4048E59
#define mmnbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX1_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX2_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX3_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX4_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX5_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX6_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX7_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX8_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX9_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX10_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX11_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX12_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX13_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX14_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX15_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmBIF_BX16_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0 0x0E5A
#define mmnbif_gpu_MAILBOX_MSGBUF_RCV_DW0_alt_1 0x4048E5A
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_RCV_DW0_alt_1 0x4048E5A
#define mmnbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX1_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX2_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX3_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX4_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX5_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX6_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX7_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX8_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX9_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX10_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX11_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX12_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX13_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX14_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX15_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmBIF_BX16_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1 0x0E5B
#define mmnbif_gpu_MAILBOX_MSGBUF_RCV_DW1_alt_1 0x4048E5B
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_RCV_DW1_alt_1 0x4048E5B
#define mmnbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX1_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX2_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX3_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX4_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX5_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX6_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX7_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX8_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX9_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX10_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX11_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX12_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX13_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX14_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX15_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmBIF_BX16_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2 0x0E5C
#define mmnbif_gpu_MAILBOX_MSGBUF_RCV_DW2_alt_1 0x4048E5C
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_RCV_DW2_alt_1 0x4048E5C
#define mmnbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX1_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX2_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX3_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX4_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX5_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX6_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX7_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX8_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX9_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX10_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX11_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX12_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX13_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX14_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX15_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmBIF_BX16_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3 0x0E5D
#define mmnbif_gpu_MAILBOX_MSGBUF_RCV_DW3_alt_1 0x4048E5D
#define mmBIF_BX0_nbif_gpu_MAILBOX_MSGBUF_RCV_DW3_alt_1 0x4048E5D
#define mmnbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX0_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX1_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX2_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX3_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX4_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX5_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX6_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX7_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX8_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX9_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX10_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX11_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX12_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX13_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX14_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX15_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmBIF_BX16_nbif_gpu_MAILBOX_CONTROL 0x0E5E
#define mmnbif_gpu_MAILBOX_CONTROL_alt_1 0x4048E5E
#define mmBIF_BX0_nbif_gpu_MAILBOX_CONTROL_alt_1 0x4048E5E
#define mmnbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX0_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX1_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX2_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX3_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX4_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX5_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX6_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX7_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX8_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX9_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX10_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX11_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX12_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX13_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX14_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX15_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmBIF_BX16_nbif_gpu_MAILBOX_INT_CNTL 0x0E5F
#define mmnbif_gpu_MAILBOX_INT_CNTL_alt_1 0x4048E5F
#define mmBIF_BX0_nbif_gpu_MAILBOX_INT_CNTL_alt_1 0x4048E5F
#define mmnbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX0_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX1_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX2_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX3_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX4_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX5_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX6_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX7_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX8_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX9_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX10_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX11_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX12_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX13_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX14_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX15_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmBIF_BX16_nbif_gpu_BIF_VMHV_MAILBOX 0x0E60
#define mmnbif_gpu_BIF_VMHV_MAILBOX_alt_1 0x4048E60
#define mmBIF_BX0_nbif_gpu_BIF_VMHV_MAILBOX_alt_1 0x4048E60
#define ionbif_gpu_MM_INDEX 0x0000
#define ioBIF_BX0_nbif_gpu_MM_INDEX 0x0000
#define ionbif_gpu_MM_INDEX_HI 0x0006
#define ioBIF_BX0_nbif_gpu_MM_INDEX_HI 0x0006
#define ionbif_gpu_MM_DATA 0x0001
#define ioBIF_BX0_nbif_gpu_MM_DATA 0x0001
#define ionbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define ioBIF_BX0_nbif_gpu_SYSHUB_INDEX_OVLP 0x0008
#define ionbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define ioBIF_BX0_nbif_gpu_SYSHUB_DATA_OVLP 0x0009
#define ionbif_gpu_PCIE_INDEX 0x000C
#define ioBIF_BX0_nbif_gpu_PCIE_INDEX 0x000C
#define ionbif_gpu_PCIE_DATA 0x000D
#define ioBIF_BX0_nbif_gpu_PCIE_DATA 0x000D
#define ionbif_gpu_PCIE_INDEX2 0x000E
#define ioBIF_BX0_nbif_gpu_PCIE_INDEX2 0x000E
#define ionbif_gpu_PCIE_DATA2 0x000F
#define ioBIF_BX0_nbif_gpu_PCIE_DATA2 0x000F


// Registers from BIF_CFG_EPF block

#define mmnbif_gpu_VENDOR_ID_epf 0x4050000
#define mmBIF_CFG_EPF0_nbif_gpu_VENDOR_ID_epf 0x4050000
#define mmBIF_CFG_EPF1_nbif_gpu_VENDOR_ID_epf 0x4050400
#define mmnbif_gpu_DEVICE_ID_epf 0x4050000
#define mmBIF_CFG_EPF0_nbif_gpu_DEVICE_ID_epf 0x4050000
#define mmBIF_CFG_EPF1_nbif_gpu_DEVICE_ID_epf 0x4050400
#define mmnbif_gpu_COMMAND_epf 0x4050001
#define mmBIF_CFG_EPF0_nbif_gpu_COMMAND_epf 0x4050001
#define mmBIF_CFG_EPF1_nbif_gpu_COMMAND_epf 0x4050401
#define mmnbif_gpu_STATUS_epf 0x4050001
#define mmBIF_CFG_EPF0_nbif_gpu_STATUS_epf 0x4050001
#define mmBIF_CFG_EPF1_nbif_gpu_STATUS_epf 0x4050401
#define mmnbif_gpu_REVISION_ID_epf 0x4050002
#define mmBIF_CFG_EPF0_nbif_gpu_REVISION_ID_epf 0x4050002
#define mmBIF_CFG_EPF1_nbif_gpu_REVISION_ID_epf 0x4050402
#define mmnbif_gpu_PROG_INTERFACE_epf 0x4050002
#define mmBIF_CFG_EPF0_nbif_gpu_PROG_INTERFACE_epf 0x4050002
#define mmBIF_CFG_EPF1_nbif_gpu_PROG_INTERFACE_epf 0x4050402
#define mmnbif_gpu_SUB_CLASS_epf 0x4050002
#define mmBIF_CFG_EPF0_nbif_gpu_SUB_CLASS_epf 0x4050002
#define mmBIF_CFG_EPF1_nbif_gpu_SUB_CLASS_epf 0x4050402
#define mmnbif_gpu_BASE_CLASS_epf 0x4050002
#define mmBIF_CFG_EPF0_nbif_gpu_BASE_CLASS_epf 0x4050002
#define mmBIF_CFG_EPF1_nbif_gpu_BASE_CLASS_epf 0x4050402
#define mmnbif_gpu_CACHE_LINE_epf 0x4050003
#define mmBIF_CFG_EPF0_nbif_gpu_CACHE_LINE_epf 0x4050003
#define mmBIF_CFG_EPF1_nbif_gpu_CACHE_LINE_epf 0x4050403
#define mmnbif_gpu_LATENCY_epf 0x4050003
#define mmBIF_CFG_EPF0_nbif_gpu_LATENCY_epf 0x4050003
#define mmBIF_CFG_EPF1_nbif_gpu_LATENCY_epf 0x4050403
#define mmnbif_gpu_HEADER_epf 0x4050003
#define mmBIF_CFG_EPF0_nbif_gpu_HEADER_epf 0x4050003
#define mmBIF_CFG_EPF1_nbif_gpu_HEADER_epf 0x4050403
#define mmnbif_gpu_BIST_epf 0x4050003
#define mmBIF_CFG_EPF0_nbif_gpu_BIST_epf 0x4050003
#define mmBIF_CFG_EPF1_nbif_gpu_BIST_epf 0x4050403
#define mmnbif_gpu_BASE_ADDR_1_epf 0x4050004
#define mmBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_1_epf 0x4050004
#define mmBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_1_epf 0x4050404
#define mmnbif_gpu_BASE_ADDR_2_epf 0x4050005
#define mmBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_2_epf 0x4050005
#define mmBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_2_epf 0x4050405
#define mmnbif_gpu_BASE_ADDR_3_epf 0x4050006
#define mmBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_3_epf 0x4050006
#define mmBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_3_epf 0x4050406
#define mmnbif_gpu_BASE_ADDR_4_epf 0x4050007
#define mmBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_4_epf 0x4050007
#define mmBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_4_epf 0x4050407
#define mmnbif_gpu_BASE_ADDR_5_epf 0x4050008
#define mmBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_5_epf 0x4050008
#define mmBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_5_epf 0x4050408
#define mmnbif_gpu_BASE_ADDR_6_epf 0x4050009
#define mmBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_6_epf 0x4050009
#define mmBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_6_epf 0x4050409
#define mmnbif_gpu_ROM_BASE_ADDR_epf 0x405000C
#define mmBIF_CFG_EPF0_nbif_gpu_ROM_BASE_ADDR_epf 0x405000C
#define mmBIF_CFG_EPF1_nbif_gpu_ROM_BASE_ADDR_epf 0x405040C
#define mmnbif_gpu_CAP_PTR_epf 0x405000D
#define mmBIF_CFG_EPF0_nbif_gpu_CAP_PTR_epf 0x405000D
#define mmBIF_CFG_EPF1_nbif_gpu_CAP_PTR_epf 0x405040D
#define mmnbif_gpu_INTERRUPT_LINE_epf 0x405000F
#define mmBIF_CFG_EPF0_nbif_gpu_INTERRUPT_LINE_epf 0x405000F
#define mmBIF_CFG_EPF1_nbif_gpu_INTERRUPT_LINE_epf 0x405040F
#define mmnbif_gpu_INTERRUPT_PIN_epf 0x405000F
#define mmBIF_CFG_EPF0_nbif_gpu_INTERRUPT_PIN_epf 0x405000F
#define mmBIF_CFG_EPF1_nbif_gpu_INTERRUPT_PIN_epf 0x405040F
#define mmnbif_gpu_ADAPTER_ID_epf 0x405000B
#define mmBIF_CFG_EPF0_nbif_gpu_ADAPTER_ID_epf 0x405000B
#define mmBIF_CFG_EPF1_nbif_gpu_ADAPTER_ID_epf 0x405040B
#define mmnbif_gpu_MIN_GRANT_epf 0x405000F
#define mmBIF_CFG_EPF0_nbif_gpu_MIN_GRANT_epf 0x405000F
#define mmBIF_CFG_EPF1_nbif_gpu_MIN_GRANT_epf 0x405040F
#define mmnbif_gpu_MAX_LATENCY_epf 0x405000F
#define mmBIF_CFG_EPF0_nbif_gpu_MAX_LATENCY_epf 0x405000F
#define mmBIF_CFG_EPF1_nbif_gpu_MAX_LATENCY_epf 0x405040F
#define mmnbif_gpu_VENDOR_CAP_LIST_epf 0x4050012
#define mmBIF_CFG_EPF0_nbif_gpu_VENDOR_CAP_LIST_epf 0x4050012
#define mmBIF_CFG_EPF1_nbif_gpu_VENDOR_CAP_LIST_epf 0x4050412
#define mmnbif_gpu_ADAPTER_ID_W_epf 0x4050013
#define mmBIF_CFG_EPF0_nbif_gpu_ADAPTER_ID_W_epf 0x4050013
#define mmBIF_CFG_EPF1_nbif_gpu_ADAPTER_ID_W_epf 0x4050413
#define mmnbif_gpu_PMI_CAP_LIST_epf 0x4050014
#define mmBIF_CFG_EPF0_nbif_gpu_PMI_CAP_LIST_epf 0x4050014
#define mmBIF_CFG_EPF1_nbif_gpu_PMI_CAP_LIST_epf 0x4050414
#define mmnbif_gpu_PMI_CAP_epf 0x4050014
#define mmBIF_CFG_EPF0_nbif_gpu_PMI_CAP_epf 0x4050014
#define mmBIF_CFG_EPF1_nbif_gpu_PMI_CAP_epf 0x4050414
#define mmnbif_gpu_PMI_STATUS_CNTL_epf 0x4050015
#define mmBIF_CFG_EPF0_nbif_gpu_PMI_STATUS_CNTL_epf 0x4050015
#define mmBIF_CFG_EPF1_nbif_gpu_PMI_STATUS_CNTL_epf 0x4050415
#define mmnbif_gpu_PCIE_CAP_LIST_epf 0x4050019
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_CAP_LIST_epf 0x4050019
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_CAP_LIST_epf 0x4050419
#define mmnbif_gpu_PCIE_CAP_epf 0x4050019
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_CAP_epf 0x4050019
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_CAP_epf 0x4050419
#define mmnbif_gpu_DEVICE_CAP_epf 0x405001A
#define mmBIF_CFG_EPF0_nbif_gpu_DEVICE_CAP_epf 0x405001A
#define mmBIF_CFG_EPF1_nbif_gpu_DEVICE_CAP_epf 0x405041A
#define mmnbif_gpu_DEVICE_CNTL_epf 0x405001B
#define mmBIF_CFG_EPF0_nbif_gpu_DEVICE_CNTL_epf 0x405001B
#define mmBIF_CFG_EPF1_nbif_gpu_DEVICE_CNTL_epf 0x405041B
#define mmnbif_gpu_DEVICE_STATUS_epf 0x405001B
#define mmBIF_CFG_EPF0_nbif_gpu_DEVICE_STATUS_epf 0x405001B
#define mmBIF_CFG_EPF1_nbif_gpu_DEVICE_STATUS_epf 0x405041B
#define mmnbif_gpu_LINK_CAP_epf 0x405001C
#define mmBIF_CFG_EPF0_nbif_gpu_LINK_CAP_epf 0x405001C
#define mmBIF_CFG_EPF1_nbif_gpu_LINK_CAP_epf 0x405041C
#define mmnbif_gpu_LINK_CNTL_epf 0x405001D
#define mmBIF_CFG_EPF0_nbif_gpu_LINK_CNTL_epf 0x405001D
#define mmBIF_CFG_EPF1_nbif_gpu_LINK_CNTL_epf 0x405041D
#define mmnbif_gpu_LINK_STATUS_epf 0x405001D
#define mmBIF_CFG_EPF0_nbif_gpu_LINK_STATUS_epf 0x405001D
#define mmBIF_CFG_EPF1_nbif_gpu_LINK_STATUS_epf 0x405041D
#define mmnbif_gpu_DEVICE_CAP2_epf 0x4050022
#define mmBIF_CFG_EPF0_nbif_gpu_DEVICE_CAP2_epf 0x4050022
#define mmBIF_CFG_EPF1_nbif_gpu_DEVICE_CAP2_epf 0x4050422
#define mmnbif_gpu_DEVICE_CNTL2_epf 0x4050023
#define mmBIF_CFG_EPF0_nbif_gpu_DEVICE_CNTL2_epf 0x4050023
#define mmBIF_CFG_EPF1_nbif_gpu_DEVICE_CNTL2_epf 0x4050423
#define mmnbif_gpu_DEVICE_STATUS2_epf 0x4050023
#define mmBIF_CFG_EPF0_nbif_gpu_DEVICE_STATUS2_epf 0x4050023
#define mmBIF_CFG_EPF1_nbif_gpu_DEVICE_STATUS2_epf 0x4050423
#define mmnbif_gpu_LINK_CAP2_epf 0x4050024
#define mmBIF_CFG_EPF0_nbif_gpu_LINK_CAP2_epf 0x4050024
#define mmBIF_CFG_EPF1_nbif_gpu_LINK_CAP2_epf 0x4050424
#define mmnbif_gpu_LINK_CNTL2_epf 0x4050025
#define mmBIF_CFG_EPF0_nbif_gpu_LINK_CNTL2_epf 0x4050025
#define mmBIF_CFG_EPF1_nbif_gpu_LINK_CNTL2_epf 0x4050425
#define mmnbif_gpu_LINK_STATUS2_epf 0x4050025
#define mmBIF_CFG_EPF0_nbif_gpu_LINK_STATUS2_epf 0x4050025
#define mmBIF_CFG_EPF1_nbif_gpu_LINK_STATUS2_epf 0x4050425
#define mmnbif_gpu_SLOT_CAP2_epf 0x4050026
#define mmBIF_CFG_EPF0_nbif_gpu_SLOT_CAP2_epf 0x4050026
#define mmBIF_CFG_EPF1_nbif_gpu_SLOT_CAP2_epf 0x4050426
#define mmnbif_gpu_SLOT_CNTL2_epf 0x4050027
#define mmBIF_CFG_EPF0_nbif_gpu_SLOT_CNTL2_epf 0x4050027
#define mmBIF_CFG_EPF1_nbif_gpu_SLOT_CNTL2_epf 0x4050427
#define mmnbif_gpu_SLOT_STATUS2_epf 0x4050027
#define mmBIF_CFG_EPF0_nbif_gpu_SLOT_STATUS2_epf 0x4050027
#define mmBIF_CFG_EPF1_nbif_gpu_SLOT_STATUS2_epf 0x4050427
#define mmnbif_gpu_MSI_CAP_LIST_epf 0x4050028
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_CAP_LIST_epf 0x4050028
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_CAP_LIST_epf 0x4050428
#define mmnbif_gpu_MSI_MSG_CNTL_epf 0x4050028
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_MSG_CNTL_epf 0x4050028
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_MSG_CNTL_epf 0x4050428
#define mmnbif_gpu_MSI_MSG_ADDR_LO_epf 0x4050029
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_MSG_ADDR_LO_epf 0x4050029
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_MSG_ADDR_LO_epf 0x4050429
#define mmnbif_gpu_MSI_MSG_ADDR_HI_epf 0x405002A
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_MSG_ADDR_HI_epf 0x405002A
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_MSG_ADDR_HI_epf 0x405042A
#define mmnbif_gpu_MSI_MSG_DATA_64_epf 0x405002B
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_MSG_DATA_64_epf 0x405002B
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_MSG_DATA_64_epf 0x405042B
#define mmnbif_gpu_MSI_MSG_DATA_epf 0x405002A
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_MSG_DATA_epf 0x405002A
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_MSG_DATA_epf 0x405042A
#define mmnbif_gpu_MSI_MASK_epf 0x405002B
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_MASK_epf 0x405002B
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_MASK_epf 0x405042B
#define mmnbif_gpu_MSI_PENDING_epf 0x405002C
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_PENDING_epf 0x405002C
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_PENDING_epf 0x405042C
#define mmnbif_gpu_MSI_MASK_64_epf 0x405002C
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_MASK_64_epf 0x405002C
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_MASK_64_epf 0x405042C
#define mmnbif_gpu_MSI_PENDING_64_epf 0x405002D
#define mmBIF_CFG_EPF0_nbif_gpu_MSI_PENDING_64_epf 0x405002D
#define mmBIF_CFG_EPF1_nbif_gpu_MSI_PENDING_64_epf 0x405042D
#define mmnbif_gpu_MSIX_CAP_LIST_epf 0x4050030
#define mmBIF_CFG_EPF0_nbif_gpu_MSIX_CAP_LIST_epf 0x4050030
#define mmBIF_CFG_EPF1_nbif_gpu_MSIX_CAP_LIST_epf 0x4050430
#define mmnbif_gpu_MSIX_MSG_CNTL_epf 0x4050030
#define mmBIF_CFG_EPF0_nbif_gpu_MSIX_MSG_CNTL_epf 0x4050030
#define mmBIF_CFG_EPF1_nbif_gpu_MSIX_MSG_CNTL_epf 0x4050430
#define mmnbif_gpu_MSIX_TABLE_epf 0x4050031
#define mmBIF_CFG_EPF0_nbif_gpu_MSIX_TABLE_epf 0x4050031
#define mmBIF_CFG_EPF1_nbif_gpu_MSIX_TABLE_epf 0x4050431
#define mmnbif_gpu_MSIX_PBA_epf 0x4050032
#define mmBIF_CFG_EPF0_nbif_gpu_MSIX_PBA_epf 0x4050032
#define mmBIF_CFG_EPF1_nbif_gpu_MSIX_PBA_epf 0x4050432
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf 0x4050040
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf 0x4050040
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf 0x4050440
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf 0x4050041
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf 0x4050041
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf 0x4050441
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC1_epf 0x4050042
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epf 0x4050042
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epf 0x4050442
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC2_epf 0x4050043
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epf 0x4050043
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epf 0x4050443
#define mmnbif_gpu_PCIE_VC_ENH_CAP_LIST_epf 0x4050044
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf 0x4050044
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf 0x4050444
#define mmnbif_gpu_PCIE_PORT_VC_CAP_REG1_epf 0x4050045
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf 0x4050045
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf 0x4050445
#define mmnbif_gpu_PCIE_PORT_VC_CAP_REG2_epf 0x4050046
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf 0x4050046
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf 0x4050446
#define mmnbif_gpu_PCIE_PORT_VC_CNTL_epf 0x4050047
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_CNTL_epf 0x4050047
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_CNTL_epf 0x4050447
#define mmnbif_gpu_PCIE_PORT_VC_STATUS_epf 0x4050047
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_STATUS_epf 0x4050047
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_STATUS_epf 0x4050447
#define mmnbif_gpu_PCIE_VC0_RESOURCE_CAP_epf 0x4050048
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf 0x4050048
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf 0x4050448
#define mmnbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf 0x4050049
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf 0x4050049
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf 0x4050449
#define mmnbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf 0x405004A
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf 0x405004A
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf 0x405044A
#define mmnbif_gpu_PCIE_VC1_RESOURCE_CAP_epf 0x405004B
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf 0x405004B
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf 0x405044B
#define mmnbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf 0x405004C
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf 0x405004C
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf 0x405044C
#define mmnbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf 0x405004D
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf 0x405004D
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf 0x405044D
#define mmnbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf 0x4050050
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf 0x4050050
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf 0x4050450
#define mmnbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf 0x4050051
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf 0x4050051
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf 0x4050451
#define mmnbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf 0x4050052
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf 0x4050052
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf 0x4050452
#define mmnbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf 0x4050054
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf 0x4050054
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf 0x4050454
#define mmnbif_gpu_PCIE_UNCORR_ERR_STATUS_epf 0x4050055
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf 0x4050055
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf 0x4050455
#define mmnbif_gpu_PCIE_UNCORR_ERR_MASK_epf 0x4050056
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_UNCORR_ERR_MASK_epf 0x4050056
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_UNCORR_ERR_MASK_epf 0x4050456
#define mmnbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf 0x4050057
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf 0x4050057
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf 0x4050457
#define mmnbif_gpu_PCIE_CORR_ERR_STATUS_epf 0x4050058
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_CORR_ERR_STATUS_epf 0x4050058
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_CORR_ERR_STATUS_epf 0x4050458
#define mmnbif_gpu_PCIE_CORR_ERR_MASK_epf 0x4050059
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_CORR_ERR_MASK_epf 0x4050059
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_CORR_ERR_MASK_epf 0x4050459
#define mmnbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf 0x405005A
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf 0x405005A
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf 0x405045A
#define mmnbif_gpu_PCIE_HDR_LOG0_epf 0x405005B
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG0_epf 0x405005B
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG0_epf 0x405045B
#define mmnbif_gpu_PCIE_HDR_LOG1_epf 0x405005C
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG1_epf 0x405005C
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG1_epf 0x405045C
#define mmnbif_gpu_PCIE_HDR_LOG2_epf 0x405005D
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG2_epf 0x405005D
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG2_epf 0x405045D
#define mmnbif_gpu_PCIE_HDR_LOG3_epf 0x405005E
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG3_epf 0x405005E
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG3_epf 0x405045E
#define mmnbif_gpu_PCIE_ROOT_ERR_CMD_epf 0x405005F
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ROOT_ERR_CMD_epf 0x405005F
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ROOT_ERR_CMD_epf 0x405045F
#define mmnbif_gpu_PCIE_ROOT_ERR_STATUS_epf 0x4050060
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ROOT_ERR_STATUS_epf 0x4050060
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ROOT_ERR_STATUS_epf 0x4050460
#define mmnbif_gpu_PCIE_ERR_SRC_ID_epf 0x4050061
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ERR_SRC_ID_epf 0x4050061
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ERR_SRC_ID_epf 0x4050461
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG0_epf 0x4050062
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epf 0x4050062
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epf 0x4050462
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG1_epf 0x4050063
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epf 0x4050063
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epf 0x4050463
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG2_epf 0x4050064
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epf 0x4050064
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epf 0x4050464
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG3_epf 0x4050065
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epf 0x4050065
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epf 0x4050465
#define mmnbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf 0x4050080
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf 0x4050080
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf 0x4050480
#define mmnbif_gpu_PCIE_BAR1_CAP_epf 0x4050081
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR1_CAP_epf 0x4050081
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR1_CAP_epf 0x4050481
#define mmnbif_gpu_PCIE_BAR1_CNTL_epf 0x4050082
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR1_CNTL_epf 0x4050082
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR1_CNTL_epf 0x4050482
#define mmnbif_gpu_PCIE_BAR2_CAP_epf 0x4050083
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR2_CAP_epf 0x4050083
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR2_CAP_epf 0x4050483
#define mmnbif_gpu_PCIE_BAR2_CNTL_epf 0x4050084
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR2_CNTL_epf 0x4050084
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR2_CNTL_epf 0x4050484
#define mmnbif_gpu_PCIE_BAR3_CAP_epf 0x4050085
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR3_CAP_epf 0x4050085
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR3_CAP_epf 0x4050485
#define mmnbif_gpu_PCIE_BAR3_CNTL_epf 0x4050086
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR3_CNTL_epf 0x4050086
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR3_CNTL_epf 0x4050486
#define mmnbif_gpu_PCIE_BAR4_CAP_epf 0x4050087
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR4_CAP_epf 0x4050087
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR4_CAP_epf 0x4050487
#define mmnbif_gpu_PCIE_BAR4_CNTL_epf 0x4050088
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR4_CNTL_epf 0x4050088
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR4_CNTL_epf 0x4050488
#define mmnbif_gpu_PCIE_BAR5_CAP_epf 0x4050089
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR5_CAP_epf 0x4050089
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR5_CAP_epf 0x4050489
#define mmnbif_gpu_PCIE_BAR5_CNTL_epf 0x405008A
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR5_CNTL_epf 0x405008A
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR5_CNTL_epf 0x405048A
#define mmnbif_gpu_PCIE_BAR6_CAP_epf 0x405008B
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR6_CAP_epf 0x405008B
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR6_CAP_epf 0x405048B
#define mmnbif_gpu_PCIE_BAR6_CNTL_epf 0x405008C
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_BAR6_CNTL_epf 0x405008C
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_BAR6_CNTL_epf 0x405048C
#define mmnbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf 0x4050090
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf 0x4050090
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf 0x4050490
#define mmnbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf 0x4050091
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf 0x4050091
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf 0x4050491
#define mmnbif_gpu_PCIE_PWR_BUDGET_DATA_epf 0x4050092
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_DATA_epf 0x4050092
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_DATA_epf 0x4050492
#define mmnbif_gpu_PCIE_PWR_BUDGET_CAP_epf 0x4050093
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_CAP_epf 0x4050093
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_CAP_epf 0x4050493
#define mmnbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf 0x4050094
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf 0x4050094
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf 0x4050494
#define mmnbif_gpu_PCIE_DPA_CAP_epf 0x4050095
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_CAP_epf 0x4050095
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_CAP_epf 0x4050495
#define mmnbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf 0x4050096
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf 0x4050096
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf 0x4050496
#define mmnbif_gpu_PCIE_DPA_STATUS_epf 0x4050097
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_STATUS_epf 0x4050097
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_STATUS_epf 0x4050497
#define mmnbif_gpu_PCIE_DPA_CNTL_epf 0x4050097
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_CNTL_epf 0x4050097
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_CNTL_epf 0x4050497
#define mmnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf 0x4050098
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf 0x4050098
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf 0x4050498
#define mmnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf 0x4050098
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf 0x4050098
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf 0x4050498
#define mmnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf 0x4050098
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf 0x4050098
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf 0x4050498
#define mmnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf 0x4050098
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf 0x4050098
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf 0x4050498
#define mmnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf 0x4050099
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf 0x4050099
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf 0x4050499
#define mmnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf 0x4050099
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf 0x4050099
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf 0x4050499
#define mmnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf 0x4050099
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf 0x4050099
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf 0x4050499
#define mmnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf 0x4050099
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf 0x4050099
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf 0x4050499
#define mmnbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf 0x405009C
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf 0x405009C
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf 0x405049C
#define mmnbif_gpu_PCIE_LINK_CNTL3_epf 0x405009D
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LINK_CNTL3_epf 0x405009D
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LINK_CNTL3_epf 0x405049D
#define mmnbif_gpu_PCIE_LANE_ERROR_STATUS_epf 0x405009E
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_ERROR_STATUS_epf 0x405009E
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_ERROR_STATUS_epf 0x405049E
#define mmnbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf 0x405009F
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf 0x405009F
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf 0x405049F
#define mmnbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf 0x405009F
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf 0x405009F
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf 0x405049F
#define mmnbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf 0x40500A0
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf 0x40500A0
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf 0x40504A0
#define mmnbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf 0x40500A0
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf 0x40500A0
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf 0x40504A0
#define mmnbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf 0x40500A1
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf 0x40500A1
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf 0x40504A1
#define mmnbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf 0x40500A1
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf 0x40500A1
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf 0x40504A1
#define mmnbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf 0x40500A2
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf 0x40500A2
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf 0x40504A2
#define mmnbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf 0x40500A2
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf 0x40500A2
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf 0x40504A2
#define mmnbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf 0x40500A3
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf 0x40500A3
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf 0x40504A3
#define mmnbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf 0x40500A3
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf 0x40500A3
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf 0x40504A3
#define mmnbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf 0x40500A4
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf 0x40500A4
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf 0x40504A4
#define mmnbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf 0x40500A4
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf 0x40500A4
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf 0x40504A4
#define mmnbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf 0x40500A5
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf 0x40500A5
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf 0x40504A5
#define mmnbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf 0x40500A5
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf 0x40500A5
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf 0x40504A5
#define mmnbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf 0x40500A6
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf 0x40500A6
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf 0x40504A6
#define mmnbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf 0x40500A6
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf 0x40500A6
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf 0x40504A6
#define mmnbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf 0x40500A8
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf 0x40500A8
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf 0x40504A8
#define mmnbif_gpu_PCIE_ACS_CAP_epf 0x40500A9
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ACS_CAP_epf 0x40500A9
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ACS_CAP_epf 0x40504A9
#define mmnbif_gpu_PCIE_ACS_CNTL_epf 0x40500A9
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ACS_CNTL_epf 0x40500A9
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ACS_CNTL_epf 0x40504A9
#define mmnbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf 0x40500AC
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf 0x40500AC
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf 0x40504AC
#define mmnbif_gpu_PCIE_ATS_CAP_epf 0x40500AD
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ATS_CAP_epf 0x40500AD
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ATS_CAP_epf 0x40504AD
#define mmnbif_gpu_PCIE_ATS_CNTL_epf 0x40500AD
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ATS_CNTL_epf 0x40500AD
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ATS_CNTL_epf 0x40504AD
#define mmnbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf 0x40500B0
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf 0x40500B0
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf 0x40504B0
#define mmnbif_gpu_PCIE_PAGE_REQ_CNTL_epf 0x40500B1
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PAGE_REQ_CNTL_epf 0x40500B1
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PAGE_REQ_CNTL_epf 0x40504B1
#define mmnbif_gpu_PCIE_PAGE_REQ_STATUS_epf 0x40500B1
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PAGE_REQ_STATUS_epf 0x40500B1
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PAGE_REQ_STATUS_epf 0x40504B1
#define mmnbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf 0x40500B2
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf 0x40500B2
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf 0x40504B2
#define mmnbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf 0x40500B3
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf 0x40500B3
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf 0x40504B3
#define mmnbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf 0x40500B4
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf 0x40500B4
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf 0x40504B4
#define mmnbif_gpu_PCIE_PASID_CAP_epf 0x40500B5
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PASID_CAP_epf 0x40500B5
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PASID_CAP_epf 0x40504B5
#define mmnbif_gpu_PCIE_PASID_CNTL_epf 0x40500B5
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_PASID_CNTL_epf 0x40500B5
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_PASID_CNTL_epf 0x40504B5
#define mmnbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf 0x40500B8
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf 0x40500B8
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf 0x40504B8
#define mmnbif_gpu_PCIE_TPH_REQR_CAP_epf 0x40500B9
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_TPH_REQR_CAP_epf 0x40500B9
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_TPH_REQR_CAP_epf 0x40504B9
#define mmnbif_gpu_PCIE_TPH_REQR_CNTL_epf 0x40500BA
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_TPH_REQR_CNTL_epf 0x40500BA
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_TPH_REQR_CNTL_epf 0x40504BA
#define mmnbif_gpu_PCIE_MC_ENH_CAP_LIST_epf 0x40500BC
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf 0x40500BC
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf 0x40504BC
#define mmnbif_gpu_PCIE_MC_CAP_epf 0x40500BD
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_CAP_epf 0x40500BD
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_CAP_epf 0x40504BD
#define mmnbif_gpu_PCIE_MC_CNTL_epf 0x40500BD
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_CNTL_epf 0x40500BD
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_CNTL_epf 0x40504BD
#define mmnbif_gpu_PCIE_MC_ADDR0_epf 0x40500BE
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_ADDR0_epf 0x40500BE
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_ADDR0_epf 0x40504BE
#define mmnbif_gpu_PCIE_MC_ADDR1_epf 0x40500BF
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_ADDR1_epf 0x40500BF
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_ADDR1_epf 0x40504BF
#define mmnbif_gpu_PCIE_MC_RCV0_epf 0x40500C0
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_RCV0_epf 0x40500C0
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_RCV0_epf 0x40504C0
#define mmnbif_gpu_PCIE_MC_RCV1_epf 0x40500C1
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_RCV1_epf 0x40500C1
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_RCV1_epf 0x40504C1
#define mmnbif_gpu_PCIE_MC_BLOCK_ALL0_epf 0x40500C2
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_ALL0_epf 0x40500C2
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_ALL0_epf 0x40504C2
#define mmnbif_gpu_PCIE_MC_BLOCK_ALL1_epf 0x40500C3
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_ALL1_epf 0x40500C3
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_ALL1_epf 0x40504C3
#define mmnbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf 0x40500C4
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf 0x40500C4
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf 0x40504C4
#define mmnbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf 0x40500C5
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf 0x40500C5
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf 0x40504C5
#define mmnbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf 0x40500C8
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf 0x40500C8
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf 0x40504C8
#define mmnbif_gpu_PCIE_LTR_CAP_epf 0x40500C9
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_LTR_CAP_epf 0x40500C9
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_LTR_CAP_epf 0x40504C9
#define mmnbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf 0x40500CA
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf 0x40500CA
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf 0x40504CA
#define mmnbif_gpu_PCIE_ARI_CAP_epf 0x40500CB
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ARI_CAP_epf 0x40500CB
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ARI_CAP_epf 0x40504CB
#define mmnbif_gpu_PCIE_ARI_CNTL_epf 0x40500CB
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_ARI_CNTL_epf 0x40500CB
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_ARI_CNTL_epf 0x40504CB
#define mmnbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf 0x40500CC
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf 0x40500CC
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf 0x40504CC
#define mmnbif_gpu_PCIE_SRIOV_CAP_epf 0x40500CD
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_CAP_epf 0x40500CD
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_CAP_epf 0x40504CD
#define mmnbif_gpu_PCIE_SRIOV_CONTROL_epf 0x40500CE
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_CONTROL_epf 0x40500CE
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_CONTROL_epf 0x40504CE
#define mmnbif_gpu_PCIE_SRIOV_STATUS_epf 0x40500CE
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_STATUS_epf 0x40500CE
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_STATUS_epf 0x40504CE
#define mmnbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf 0x40500CF
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf 0x40500CF
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf 0x40504CF
#define mmnbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf 0x40500CF
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf 0x40500CF
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf 0x40504CF
#define mmnbif_gpu_PCIE_SRIOV_NUM_VFS_epf 0x40500D0
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_NUM_VFS_epf 0x40500D0
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_NUM_VFS_epf 0x40504D0
#define mmnbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf 0x40500D0
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf 0x40500D0
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf 0x40504D0
#define mmnbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf 0x40500D1
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf 0x40500D1
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf 0x40504D1
#define mmnbif_gpu_PCIE_SRIOV_VF_STRIDE_epf 0x40500D1
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_STRIDE_epf 0x40500D1
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_STRIDE_epf 0x40504D1
#define mmnbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf 0x40500D2
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf 0x40500D2
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf 0x40504D2
#define mmnbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf 0x40500D3
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf 0x40500D3
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf 0x40504D3
#define mmnbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf 0x40500D4
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf 0x40500D4
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf 0x40504D4
#define mmnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf 0x40500D5
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf 0x40500D5
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf 0x40504D5
#define mmnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf 0x40500D6
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf 0x40500D6
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf 0x40504D6
#define mmnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf 0x40500D7
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf 0x40500D7
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf 0x40504D7
#define mmnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf 0x40500D8
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf 0x40500D8
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf 0x40504D8
#define mmnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf 0x40500D9
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf 0x40500D9
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf 0x40504D9
#define mmnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf 0x40500DA
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf 0x40500DA
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf 0x40504DA
#define mmnbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf 0x40500DB
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf 0x40500DB
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf 0x40504DB
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf 0x4050100
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf 0x4050100
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf 0x4050500
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf 0x4050101
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf 0x4050101
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf 0x4050501
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf 0x4050102
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf 0x4050102
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf 0x4050502
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf 0x4050103
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf 0x4050103
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf 0x4050503
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf 0x4050104
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf 0x4050104
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf 0x4050504
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf 0x4050105
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf 0x4050105
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf 0x4050505
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf 0x4050106
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf 0x4050106
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf 0x4050506
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf 0x4050107
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf 0x4050107
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf 0x4050507
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf 0x4050108
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf 0x4050108
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf 0x4050508
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf 0x4050109
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf 0x4050109
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf 0x4050509
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf 0x405010A
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf 0x405010A
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf 0x405050A
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf 0x405010B
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf 0x405010B
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf 0x405050B
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf 0x405010C
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf 0x405010C
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf 0x405050C
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf 0x405010D
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf 0x405010D
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf 0x405050D
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf 0x405010E
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf 0x405010E
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf 0x405050E
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf 0x405010F
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf 0x405010F
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf 0x405050F
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf 0x4050110
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf 0x4050110
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf 0x4050510
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf 0x4050111
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf 0x4050111
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf 0x4050511
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf 0x4050112
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf 0x4050112
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf 0x4050512
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf 0x4050113
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf 0x4050113
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf 0x4050513
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf 0x4050114
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf 0x4050114
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf 0x4050514
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf 0x4050115
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf 0x4050115
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf 0x4050515
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf 0x4050116
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf 0x4050116
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf 0x4050516
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf 0x4050117
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf 0x4050117
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf 0x4050517
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf 0x4050118
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf 0x4050118
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf 0x4050518
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf 0x4050119
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf 0x4050119
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf 0x4050519
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf 0x405011A
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf 0x405011A
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf 0x405051A
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf 0x405011B
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf 0x405011B
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf 0x405051B
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf 0x405011C
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf 0x405011C
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf 0x405051C
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf 0x405011D
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf 0x405011D
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf 0x405051D
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf 0x405011E
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf 0x405011E
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf 0x405051E
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf 0x405011F
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf 0x405011F
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf 0x405051F
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf 0x4050120
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf 0x4050120
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf 0x4050520
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf 0x4050121
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf 0x4050121
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf 0x4050521
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf 0x4050122
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf 0x4050122
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf 0x4050522
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf 0x4050123
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf 0x4050123
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf 0x4050523
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf 0x4050124
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf 0x4050124
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf 0x4050524
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf 0x4050125
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf 0x4050125
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf 0x4050525
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf 0x4050126
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf 0x4050126
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf 0x4050526
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf 0x4050127
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf 0x4050127
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf 0x4050527
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf 0x4050128
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf 0x4050128
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf 0x4050528
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf 0x4050129
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf 0x4050129
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf 0x4050529
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf 0x405012A
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf 0x405012A
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf 0x405052A
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf 0x405012B
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf 0x405012B
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf 0x405052B
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf 0x405012C
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf 0x405012C
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf 0x405052C
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf 0x405012D
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf 0x405012D
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf 0x405052D
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf 0x405012E
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf 0x405012E
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf 0x405052E
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf 0x405012F
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf 0x405012F
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf 0x405052F
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf 0x4050130
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf 0x4050130
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf 0x4050530
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf 0x4050131
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf 0x4050131
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf 0x4050531
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf 0x4050132
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf 0x4050132
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf 0x4050532
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf 0x4050133
#define mmBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf 0x4050133
#define mmBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf 0x4050533
#define pcinbif_gpu_VENDOR_ID_epf 0x0000
#define cfgnbif_gpu_VENDOR_ID_epf 0x0000
#define pciBIF_CFG_EPF0_nbif_gpu_VENDOR_ID_epf 0x0000
#define cfgBIF_CFG_EPF0_nbif_gpu_VENDOR_ID_epf 0x0000
#define pciBIF_CFG_EPF1_nbif_gpu_VENDOR_ID_epf_alt_1 0x0000
#define cfgBIF_CFG_EPF1_nbif_gpu_VENDOR_ID_epf_alt_1 0x0000
#define pcinbif_gpu_DEVICE_ID_epf 0x0000
#define cfgnbif_gpu_DEVICE_ID_epf 0x0000
#define pciBIF_CFG_EPF0_nbif_gpu_DEVICE_ID_epf 0x0000
#define cfgBIF_CFG_EPF0_nbif_gpu_DEVICE_ID_epf 0x0000
#define pciBIF_CFG_EPF1_nbif_gpu_DEVICE_ID_epf_alt_1 0x0000
#define cfgBIF_CFG_EPF1_nbif_gpu_DEVICE_ID_epf_alt_1 0x0000
#define pcinbif_gpu_COMMAND_epf 0x0001
#define cfgnbif_gpu_COMMAND_epf 0x0001
#define pciBIF_CFG_EPF0_nbif_gpu_COMMAND_epf 0x0001
#define cfgBIF_CFG_EPF0_nbif_gpu_COMMAND_epf 0x0001
#define pciBIF_CFG_EPF1_nbif_gpu_COMMAND_epf_alt_1 0x0001
#define cfgBIF_CFG_EPF1_nbif_gpu_COMMAND_epf_alt_1 0x0001
#define pcinbif_gpu_STATUS_epf 0x0001
#define cfgnbif_gpu_STATUS_epf 0x0001
#define pciBIF_CFG_EPF0_nbif_gpu_STATUS_epf 0x0001
#define cfgBIF_CFG_EPF0_nbif_gpu_STATUS_epf 0x0001
#define pciBIF_CFG_EPF1_nbif_gpu_STATUS_epf_alt_1 0x0001
#define cfgBIF_CFG_EPF1_nbif_gpu_STATUS_epf_alt_1 0x0001
#define pcinbif_gpu_REVISION_ID_epf 0x0002
#define cfgnbif_gpu_REVISION_ID_epf 0x0002
#define pciBIF_CFG_EPF0_nbif_gpu_REVISION_ID_epf 0x0002
#define cfgBIF_CFG_EPF0_nbif_gpu_REVISION_ID_epf 0x0002
#define pciBIF_CFG_EPF1_nbif_gpu_REVISION_ID_epf_alt_1 0x0002
#define cfgBIF_CFG_EPF1_nbif_gpu_REVISION_ID_epf_alt_1 0x0002
#define pcinbif_gpu_PROG_INTERFACE_epf 0x0002
#define cfgnbif_gpu_PROG_INTERFACE_epf 0x0002
#define pciBIF_CFG_EPF0_nbif_gpu_PROG_INTERFACE_epf 0x0002
#define cfgBIF_CFG_EPF0_nbif_gpu_PROG_INTERFACE_epf 0x0002
#define pciBIF_CFG_EPF1_nbif_gpu_PROG_INTERFACE_epf_alt_1 0x0002
#define cfgBIF_CFG_EPF1_nbif_gpu_PROG_INTERFACE_epf_alt_1 0x0002
#define pcinbif_gpu_SUB_CLASS_epf 0x0002
#define cfgnbif_gpu_SUB_CLASS_epf 0x0002
#define pciBIF_CFG_EPF0_nbif_gpu_SUB_CLASS_epf 0x0002
#define cfgBIF_CFG_EPF0_nbif_gpu_SUB_CLASS_epf 0x0002
#define pciBIF_CFG_EPF1_nbif_gpu_SUB_CLASS_epf_alt_1 0x0002
#define cfgBIF_CFG_EPF1_nbif_gpu_SUB_CLASS_epf_alt_1 0x0002
#define pcinbif_gpu_BASE_CLASS_epf 0x0002
#define cfgnbif_gpu_BASE_CLASS_epf 0x0002
#define pciBIF_CFG_EPF0_nbif_gpu_BASE_CLASS_epf 0x0002
#define cfgBIF_CFG_EPF0_nbif_gpu_BASE_CLASS_epf 0x0002
#define pciBIF_CFG_EPF1_nbif_gpu_BASE_CLASS_epf_alt_1 0x0002
#define cfgBIF_CFG_EPF1_nbif_gpu_BASE_CLASS_epf_alt_1 0x0002
#define pcinbif_gpu_CACHE_LINE_epf 0x0003
#define cfgnbif_gpu_CACHE_LINE_epf 0x0003
#define pciBIF_CFG_EPF0_nbif_gpu_CACHE_LINE_epf 0x0003
#define cfgBIF_CFG_EPF0_nbif_gpu_CACHE_LINE_epf 0x0003
#define pciBIF_CFG_EPF1_nbif_gpu_CACHE_LINE_epf_alt_1 0x0003
#define cfgBIF_CFG_EPF1_nbif_gpu_CACHE_LINE_epf_alt_1 0x0003
#define pcinbif_gpu_LATENCY_epf 0x0003
#define cfgnbif_gpu_LATENCY_epf 0x0003
#define pciBIF_CFG_EPF0_nbif_gpu_LATENCY_epf 0x0003
#define cfgBIF_CFG_EPF0_nbif_gpu_LATENCY_epf 0x0003
#define pciBIF_CFG_EPF1_nbif_gpu_LATENCY_epf_alt_1 0x0003
#define cfgBIF_CFG_EPF1_nbif_gpu_LATENCY_epf_alt_1 0x0003
#define pcinbif_gpu_HEADER_epf 0x0003
#define cfgnbif_gpu_HEADER_epf 0x0003
#define pciBIF_CFG_EPF0_nbif_gpu_HEADER_epf 0x0003
#define cfgBIF_CFG_EPF0_nbif_gpu_HEADER_epf 0x0003
#define pciBIF_CFG_EPF1_nbif_gpu_HEADER_epf_alt_1 0x0003
#define cfgBIF_CFG_EPF1_nbif_gpu_HEADER_epf_alt_1 0x0003
#define pcinbif_gpu_BIST_epf 0x0003
#define cfgnbif_gpu_BIST_epf 0x0003
#define pciBIF_CFG_EPF0_nbif_gpu_BIST_epf 0x0003
#define cfgBIF_CFG_EPF0_nbif_gpu_BIST_epf 0x0003
#define pciBIF_CFG_EPF1_nbif_gpu_BIST_epf_alt_1 0x0003
#define cfgBIF_CFG_EPF1_nbif_gpu_BIST_epf_alt_1 0x0003
#define pcinbif_gpu_BASE_ADDR_1_epf 0x0004
#define cfgnbif_gpu_BASE_ADDR_1_epf 0x0004
#define pciBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_1_epf 0x0004
#define cfgBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_1_epf 0x0004
#define pciBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_1_epf_alt_1 0x0004
#define cfgBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_1_epf_alt_1 0x0004
#define pcinbif_gpu_BASE_ADDR_2_epf 0x0005
#define cfgnbif_gpu_BASE_ADDR_2_epf 0x0005
#define pciBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_2_epf 0x0005
#define cfgBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_2_epf 0x0005
#define pciBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_2_epf_alt_1 0x0005
#define cfgBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_2_epf_alt_1 0x0005
#define pcinbif_gpu_BASE_ADDR_3_epf 0x0006
#define cfgnbif_gpu_BASE_ADDR_3_epf 0x0006
#define pciBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_3_epf 0x0006
#define cfgBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_3_epf 0x0006
#define pciBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_3_epf_alt_1 0x0006
#define cfgBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_3_epf_alt_1 0x0006
#define pcinbif_gpu_BASE_ADDR_4_epf 0x0007
#define cfgnbif_gpu_BASE_ADDR_4_epf 0x0007
#define pciBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_4_epf 0x0007
#define cfgBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_4_epf 0x0007
#define pciBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_4_epf_alt_1 0x0007
#define cfgBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_4_epf_alt_1 0x0007
#define pcinbif_gpu_BASE_ADDR_5_epf 0x0008
#define cfgnbif_gpu_BASE_ADDR_5_epf 0x0008
#define pciBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_5_epf 0x0008
#define cfgBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_5_epf 0x0008
#define pciBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_5_epf_alt_1 0x0008
#define cfgBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_5_epf_alt_1 0x0008
#define pcinbif_gpu_BASE_ADDR_6_epf 0x0009
#define cfgnbif_gpu_BASE_ADDR_6_epf 0x0009
#define pciBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_6_epf 0x0009
#define cfgBIF_CFG_EPF0_nbif_gpu_BASE_ADDR_6_epf 0x0009
#define pciBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_6_epf_alt_1 0x0009
#define cfgBIF_CFG_EPF1_nbif_gpu_BASE_ADDR_6_epf_alt_1 0x0009
#define pcinbif_gpu_ROM_BASE_ADDR_epf 0x000C
#define cfgnbif_gpu_ROM_BASE_ADDR_epf 0x000C
#define pciBIF_CFG_EPF0_nbif_gpu_ROM_BASE_ADDR_epf 0x000C
#define cfgBIF_CFG_EPF0_nbif_gpu_ROM_BASE_ADDR_epf 0x000C
#define pciBIF_CFG_EPF1_nbif_gpu_ROM_BASE_ADDR_epf_alt_1 0x000C
#define cfgBIF_CFG_EPF1_nbif_gpu_ROM_BASE_ADDR_epf_alt_1 0x000C
#define pcinbif_gpu_CAP_PTR_epf 0x000D
#define cfgnbif_gpu_CAP_PTR_epf 0x000D
#define pciBIF_CFG_EPF0_nbif_gpu_CAP_PTR_epf 0x000D
#define cfgBIF_CFG_EPF0_nbif_gpu_CAP_PTR_epf 0x000D
#define pciBIF_CFG_EPF1_nbif_gpu_CAP_PTR_epf_alt_1 0x000D
#define cfgBIF_CFG_EPF1_nbif_gpu_CAP_PTR_epf_alt_1 0x000D
#define pcinbif_gpu_INTERRUPT_LINE_epf 0x000F
#define cfgnbif_gpu_INTERRUPT_LINE_epf 0x000F
#define pciBIF_CFG_EPF0_nbif_gpu_INTERRUPT_LINE_epf 0x000F
#define cfgBIF_CFG_EPF0_nbif_gpu_INTERRUPT_LINE_epf 0x000F
#define pciBIF_CFG_EPF1_nbif_gpu_INTERRUPT_LINE_epf_alt_1 0x000F
#define cfgBIF_CFG_EPF1_nbif_gpu_INTERRUPT_LINE_epf_alt_1 0x000F
#define pcinbif_gpu_INTERRUPT_PIN_epf 0x000F
#define cfgnbif_gpu_INTERRUPT_PIN_epf 0x000F
#define pciBIF_CFG_EPF0_nbif_gpu_INTERRUPT_PIN_epf 0x000F
#define cfgBIF_CFG_EPF0_nbif_gpu_INTERRUPT_PIN_epf 0x000F
#define pciBIF_CFG_EPF1_nbif_gpu_INTERRUPT_PIN_epf_alt_1 0x000F
#define cfgBIF_CFG_EPF1_nbif_gpu_INTERRUPT_PIN_epf_alt_1 0x000F
#define pcinbif_gpu_ADAPTER_ID_epf 0x000B
#define cfgnbif_gpu_ADAPTER_ID_epf 0x000B
#define pciBIF_CFG_EPF0_nbif_gpu_ADAPTER_ID_epf 0x000B
#define cfgBIF_CFG_EPF0_nbif_gpu_ADAPTER_ID_epf 0x000B
#define pciBIF_CFG_EPF1_nbif_gpu_ADAPTER_ID_epf_alt_1 0x000B
#define cfgBIF_CFG_EPF1_nbif_gpu_ADAPTER_ID_epf_alt_1 0x000B
#define pcinbif_gpu_MIN_GRANT_epf 0x000F
#define cfgnbif_gpu_MIN_GRANT_epf 0x000F
#define pciBIF_CFG_EPF0_nbif_gpu_MIN_GRANT_epf 0x000F
#define cfgBIF_CFG_EPF0_nbif_gpu_MIN_GRANT_epf 0x000F
#define pciBIF_CFG_EPF1_nbif_gpu_MIN_GRANT_epf_alt_1 0x000F
#define cfgBIF_CFG_EPF1_nbif_gpu_MIN_GRANT_epf_alt_1 0x000F
#define pcinbif_gpu_MAX_LATENCY_epf 0x000F
#define cfgnbif_gpu_MAX_LATENCY_epf 0x000F
#define pciBIF_CFG_EPF0_nbif_gpu_MAX_LATENCY_epf 0x000F
#define cfgBIF_CFG_EPF0_nbif_gpu_MAX_LATENCY_epf 0x000F
#define pciBIF_CFG_EPF1_nbif_gpu_MAX_LATENCY_epf_alt_1 0x000F
#define cfgBIF_CFG_EPF1_nbif_gpu_MAX_LATENCY_epf_alt_1 0x000F
#define pcinbif_gpu_VENDOR_CAP_LIST_epf 0x0012
#define cfgnbif_gpu_VENDOR_CAP_LIST_epf 0x0012
#define pciBIF_CFG_EPF0_nbif_gpu_VENDOR_CAP_LIST_epf 0x0012
#define cfgBIF_CFG_EPF0_nbif_gpu_VENDOR_CAP_LIST_epf 0x0012
#define pciBIF_CFG_EPF1_nbif_gpu_VENDOR_CAP_LIST_epf_alt_1 0x0012
#define cfgBIF_CFG_EPF1_nbif_gpu_VENDOR_CAP_LIST_epf_alt_1 0x0012
#define pcinbif_gpu_ADAPTER_ID_W_epf 0x0013
#define cfgnbif_gpu_ADAPTER_ID_W_epf 0x0013
#define pciBIF_CFG_EPF0_nbif_gpu_ADAPTER_ID_W_epf 0x0013
#define cfgBIF_CFG_EPF0_nbif_gpu_ADAPTER_ID_W_epf 0x0013
#define pciBIF_CFG_EPF1_nbif_gpu_ADAPTER_ID_W_epf_alt_1 0x0013
#define cfgBIF_CFG_EPF1_nbif_gpu_ADAPTER_ID_W_epf_alt_1 0x0013
#define pcinbif_gpu_PMI_CAP_LIST_epf 0x0014
#define cfgnbif_gpu_PMI_CAP_LIST_epf 0x0014
#define pciBIF_CFG_EPF0_nbif_gpu_PMI_CAP_LIST_epf 0x0014
#define cfgBIF_CFG_EPF0_nbif_gpu_PMI_CAP_LIST_epf 0x0014
#define pciBIF_CFG_EPF1_nbif_gpu_PMI_CAP_LIST_epf_alt_1 0x0014
#define cfgBIF_CFG_EPF1_nbif_gpu_PMI_CAP_LIST_epf_alt_1 0x0014
#define pcinbif_gpu_PMI_CAP_epf 0x0014
#define cfgnbif_gpu_PMI_CAP_epf 0x0014
#define pciBIF_CFG_EPF0_nbif_gpu_PMI_CAP_epf 0x0014
#define cfgBIF_CFG_EPF0_nbif_gpu_PMI_CAP_epf 0x0014
#define pciBIF_CFG_EPF1_nbif_gpu_PMI_CAP_epf_alt_1 0x0014
#define cfgBIF_CFG_EPF1_nbif_gpu_PMI_CAP_epf_alt_1 0x0014
#define pcinbif_gpu_PMI_STATUS_CNTL_epf 0x0015
#define cfgnbif_gpu_PMI_STATUS_CNTL_epf 0x0015
#define pciBIF_CFG_EPF0_nbif_gpu_PMI_STATUS_CNTL_epf 0x0015
#define cfgBIF_CFG_EPF0_nbif_gpu_PMI_STATUS_CNTL_epf 0x0015
#define pciBIF_CFG_EPF1_nbif_gpu_PMI_STATUS_CNTL_epf_alt_1 0x0015
#define cfgBIF_CFG_EPF1_nbif_gpu_PMI_STATUS_CNTL_epf_alt_1 0x0015
#define pcinbif_gpu_PCIE_CAP_LIST_epf 0x0019
#define cfgnbif_gpu_PCIE_CAP_LIST_epf 0x0019
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_CAP_LIST_epf 0x0019
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_CAP_LIST_epf 0x0019
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_CAP_LIST_epf_alt_1 0x0019
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_CAP_LIST_epf_alt_1 0x0019
#define pcinbif_gpu_PCIE_CAP_epf 0x0019
#define cfgnbif_gpu_PCIE_CAP_epf 0x0019
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_CAP_epf 0x0019
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_CAP_epf 0x0019
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_CAP_epf_alt_1 0x0019
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_CAP_epf_alt_1 0x0019
#define pcinbif_gpu_DEVICE_CAP_epf 0x001A
#define cfgnbif_gpu_DEVICE_CAP_epf 0x001A
#define pciBIF_CFG_EPF0_nbif_gpu_DEVICE_CAP_epf 0x001A
#define cfgBIF_CFG_EPF0_nbif_gpu_DEVICE_CAP_epf 0x001A
#define pciBIF_CFG_EPF1_nbif_gpu_DEVICE_CAP_epf_alt_1 0x001A
#define cfgBIF_CFG_EPF1_nbif_gpu_DEVICE_CAP_epf_alt_1 0x001A
#define pcinbif_gpu_DEVICE_CNTL_epf 0x001B
#define cfgnbif_gpu_DEVICE_CNTL_epf 0x001B
#define pciBIF_CFG_EPF0_nbif_gpu_DEVICE_CNTL_epf 0x001B
#define cfgBIF_CFG_EPF0_nbif_gpu_DEVICE_CNTL_epf 0x001B
#define pciBIF_CFG_EPF1_nbif_gpu_DEVICE_CNTL_epf_alt_1 0x001B
#define cfgBIF_CFG_EPF1_nbif_gpu_DEVICE_CNTL_epf_alt_1 0x001B
#define pcinbif_gpu_DEVICE_STATUS_epf 0x001B
#define cfgnbif_gpu_DEVICE_STATUS_epf 0x001B
#define pciBIF_CFG_EPF0_nbif_gpu_DEVICE_STATUS_epf 0x001B
#define cfgBIF_CFG_EPF0_nbif_gpu_DEVICE_STATUS_epf 0x001B
#define pciBIF_CFG_EPF1_nbif_gpu_DEVICE_STATUS_epf_alt_1 0x001B
#define cfgBIF_CFG_EPF1_nbif_gpu_DEVICE_STATUS_epf_alt_1 0x001B
#define pcinbif_gpu_LINK_CAP_epf 0x001C
#define cfgnbif_gpu_LINK_CAP_epf 0x001C
#define pciBIF_CFG_EPF0_nbif_gpu_LINK_CAP_epf 0x001C
#define cfgBIF_CFG_EPF0_nbif_gpu_LINK_CAP_epf 0x001C
#define pciBIF_CFG_EPF1_nbif_gpu_LINK_CAP_epf_alt_1 0x001C
#define cfgBIF_CFG_EPF1_nbif_gpu_LINK_CAP_epf_alt_1 0x001C
#define pcinbif_gpu_LINK_CNTL_epf 0x001D
#define cfgnbif_gpu_LINK_CNTL_epf 0x001D
#define pciBIF_CFG_EPF0_nbif_gpu_LINK_CNTL_epf 0x001D
#define cfgBIF_CFG_EPF0_nbif_gpu_LINK_CNTL_epf 0x001D
#define pciBIF_CFG_EPF1_nbif_gpu_LINK_CNTL_epf_alt_1 0x001D
#define cfgBIF_CFG_EPF1_nbif_gpu_LINK_CNTL_epf_alt_1 0x001D
#define pcinbif_gpu_LINK_STATUS_epf 0x001D
#define cfgnbif_gpu_LINK_STATUS_epf 0x001D
#define pciBIF_CFG_EPF0_nbif_gpu_LINK_STATUS_epf 0x001D
#define cfgBIF_CFG_EPF0_nbif_gpu_LINK_STATUS_epf 0x001D
#define pciBIF_CFG_EPF1_nbif_gpu_LINK_STATUS_epf_alt_1 0x001D
#define cfgBIF_CFG_EPF1_nbif_gpu_LINK_STATUS_epf_alt_1 0x001D
#define pcinbif_gpu_DEVICE_CAP2_epf 0x0022
#define cfgnbif_gpu_DEVICE_CAP2_epf 0x0022
#define pciBIF_CFG_EPF0_nbif_gpu_DEVICE_CAP2_epf 0x0022
#define cfgBIF_CFG_EPF0_nbif_gpu_DEVICE_CAP2_epf 0x0022
#define pciBIF_CFG_EPF1_nbif_gpu_DEVICE_CAP2_epf_alt_1 0x0022
#define cfgBIF_CFG_EPF1_nbif_gpu_DEVICE_CAP2_epf_alt_1 0x0022
#define pcinbif_gpu_DEVICE_CNTL2_epf 0x0023
#define cfgnbif_gpu_DEVICE_CNTL2_epf 0x0023
#define pciBIF_CFG_EPF0_nbif_gpu_DEVICE_CNTL2_epf 0x0023
#define cfgBIF_CFG_EPF0_nbif_gpu_DEVICE_CNTL2_epf 0x0023
#define pciBIF_CFG_EPF1_nbif_gpu_DEVICE_CNTL2_epf_alt_1 0x0023
#define cfgBIF_CFG_EPF1_nbif_gpu_DEVICE_CNTL2_epf_alt_1 0x0023
#define pcinbif_gpu_DEVICE_STATUS2_epf 0x0023
#define cfgnbif_gpu_DEVICE_STATUS2_epf 0x0023
#define pciBIF_CFG_EPF0_nbif_gpu_DEVICE_STATUS2_epf 0x0023
#define cfgBIF_CFG_EPF0_nbif_gpu_DEVICE_STATUS2_epf 0x0023
#define pciBIF_CFG_EPF1_nbif_gpu_DEVICE_STATUS2_epf_alt_1 0x0023
#define cfgBIF_CFG_EPF1_nbif_gpu_DEVICE_STATUS2_epf_alt_1 0x0023
#define pcinbif_gpu_LINK_CAP2_epf 0x0024
#define cfgnbif_gpu_LINK_CAP2_epf 0x0024
#define pciBIF_CFG_EPF0_nbif_gpu_LINK_CAP2_epf 0x0024
#define cfgBIF_CFG_EPF0_nbif_gpu_LINK_CAP2_epf 0x0024
#define pciBIF_CFG_EPF1_nbif_gpu_LINK_CAP2_epf_alt_1 0x0024
#define cfgBIF_CFG_EPF1_nbif_gpu_LINK_CAP2_epf_alt_1 0x0024
#define pcinbif_gpu_LINK_CNTL2_epf 0x0025
#define cfgnbif_gpu_LINK_CNTL2_epf 0x0025
#define pciBIF_CFG_EPF0_nbif_gpu_LINK_CNTL2_epf 0x0025
#define cfgBIF_CFG_EPF0_nbif_gpu_LINK_CNTL2_epf 0x0025
#define pciBIF_CFG_EPF1_nbif_gpu_LINK_CNTL2_epf_alt_1 0x0025
#define cfgBIF_CFG_EPF1_nbif_gpu_LINK_CNTL2_epf_alt_1 0x0025
#define pcinbif_gpu_LINK_STATUS2_epf 0x0025
#define cfgnbif_gpu_LINK_STATUS2_epf 0x0025
#define pciBIF_CFG_EPF0_nbif_gpu_LINK_STATUS2_epf 0x0025
#define cfgBIF_CFG_EPF0_nbif_gpu_LINK_STATUS2_epf 0x0025
#define pciBIF_CFG_EPF1_nbif_gpu_LINK_STATUS2_epf_alt_1 0x0025
#define cfgBIF_CFG_EPF1_nbif_gpu_LINK_STATUS2_epf_alt_1 0x0025
#define pcinbif_gpu_SLOT_CAP2_epf 0x0026
#define cfgnbif_gpu_SLOT_CAP2_epf 0x0026
#define pciBIF_CFG_EPF0_nbif_gpu_SLOT_CAP2_epf 0x0026
#define cfgBIF_CFG_EPF0_nbif_gpu_SLOT_CAP2_epf 0x0026
#define pciBIF_CFG_EPF1_nbif_gpu_SLOT_CAP2_epf_alt_1 0x0026
#define cfgBIF_CFG_EPF1_nbif_gpu_SLOT_CAP2_epf_alt_1 0x0026
#define pcinbif_gpu_SLOT_CNTL2_epf 0x0027
#define cfgnbif_gpu_SLOT_CNTL2_epf 0x0027
#define pciBIF_CFG_EPF0_nbif_gpu_SLOT_CNTL2_epf 0x0027
#define cfgBIF_CFG_EPF0_nbif_gpu_SLOT_CNTL2_epf 0x0027
#define pciBIF_CFG_EPF1_nbif_gpu_SLOT_CNTL2_epf_alt_1 0x0027
#define cfgBIF_CFG_EPF1_nbif_gpu_SLOT_CNTL2_epf_alt_1 0x0027
#define pcinbif_gpu_SLOT_STATUS2_epf 0x0027
#define cfgnbif_gpu_SLOT_STATUS2_epf 0x0027
#define pciBIF_CFG_EPF0_nbif_gpu_SLOT_STATUS2_epf 0x0027
#define cfgBIF_CFG_EPF0_nbif_gpu_SLOT_STATUS2_epf 0x0027
#define pciBIF_CFG_EPF1_nbif_gpu_SLOT_STATUS2_epf_alt_1 0x0027
#define cfgBIF_CFG_EPF1_nbif_gpu_SLOT_STATUS2_epf_alt_1 0x0027
#define pcinbif_gpu_MSI_CAP_LIST_epf 0x0028
#define cfgnbif_gpu_MSI_CAP_LIST_epf 0x0028
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_CAP_LIST_epf 0x0028
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_CAP_LIST_epf 0x0028
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_CAP_LIST_epf_alt_1 0x0028
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_CAP_LIST_epf_alt_1 0x0028
#define pcinbif_gpu_MSI_MSG_CNTL_epf 0x0028
#define cfgnbif_gpu_MSI_MSG_CNTL_epf 0x0028
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_MSG_CNTL_epf 0x0028
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_MSG_CNTL_epf 0x0028
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_MSG_CNTL_epf_alt_1 0x0028
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_MSG_CNTL_epf_alt_1 0x0028
#define pcinbif_gpu_MSI_MSG_ADDR_LO_epf 0x0029
#define cfgnbif_gpu_MSI_MSG_ADDR_LO_epf 0x0029
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_MSG_ADDR_LO_epf 0x0029
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_MSG_ADDR_LO_epf 0x0029
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_MSG_ADDR_LO_epf_alt_1 0x0029
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_MSG_ADDR_LO_epf_alt_1 0x0029
#define pcinbif_gpu_MSI_MSG_ADDR_HI_epf 0x002A
#define cfgnbif_gpu_MSI_MSG_ADDR_HI_epf 0x002A
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_MSG_ADDR_HI_epf 0x002A
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_MSG_ADDR_HI_epf 0x002A
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_MSG_ADDR_HI_epf_alt_1 0x002A
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_MSG_ADDR_HI_epf_alt_1 0x002A
#define pcinbif_gpu_MSI_MSG_DATA_64_epf 0x002B
#define cfgnbif_gpu_MSI_MSG_DATA_64_epf 0x002B
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_MSG_DATA_64_epf 0x002B
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_MSG_DATA_64_epf 0x002B
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_MSG_DATA_64_epf_alt_1 0x002B
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_MSG_DATA_64_epf_alt_1 0x002B
#define pcinbif_gpu_MSI_MSG_DATA_epf 0x002A
#define cfgnbif_gpu_MSI_MSG_DATA_epf 0x002A
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_MSG_DATA_epf 0x002A
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_MSG_DATA_epf 0x002A
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_MSG_DATA_epf_alt_1 0x002A
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_MSG_DATA_epf_alt_1 0x002A
#define pcinbif_gpu_MSI_MASK_epf 0x002B
#define cfgnbif_gpu_MSI_MASK_epf 0x002B
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_MASK_epf 0x002B
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_MASK_epf 0x002B
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_MASK_epf_alt_1 0x002B
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_MASK_epf_alt_1 0x002B
#define pcinbif_gpu_MSI_PENDING_epf 0x002C
#define cfgnbif_gpu_MSI_PENDING_epf 0x002C
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_PENDING_epf 0x002C
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_PENDING_epf 0x002C
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_PENDING_epf_alt_1 0x002C
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_PENDING_epf_alt_1 0x002C
#define pcinbif_gpu_MSI_MASK_64_epf 0x002C
#define cfgnbif_gpu_MSI_MASK_64_epf 0x002C
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_MASK_64_epf 0x002C
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_MASK_64_epf 0x002C
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_MASK_64_epf_alt_1 0x002C
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_MASK_64_epf_alt_1 0x002C
#define pcinbif_gpu_MSI_PENDING_64_epf 0x002D
#define cfgnbif_gpu_MSI_PENDING_64_epf 0x002D
#define pciBIF_CFG_EPF0_nbif_gpu_MSI_PENDING_64_epf 0x002D
#define cfgBIF_CFG_EPF0_nbif_gpu_MSI_PENDING_64_epf 0x002D
#define pciBIF_CFG_EPF1_nbif_gpu_MSI_PENDING_64_epf_alt_1 0x002D
#define cfgBIF_CFG_EPF1_nbif_gpu_MSI_PENDING_64_epf_alt_1 0x002D
#define pcinbif_gpu_MSIX_CAP_LIST_epf 0x0030
#define cfgnbif_gpu_MSIX_CAP_LIST_epf 0x0030
#define pciBIF_CFG_EPF0_nbif_gpu_MSIX_CAP_LIST_epf 0x0030
#define cfgBIF_CFG_EPF0_nbif_gpu_MSIX_CAP_LIST_epf 0x0030
#define pciBIF_CFG_EPF1_nbif_gpu_MSIX_CAP_LIST_epf_alt_1 0x0030
#define cfgBIF_CFG_EPF1_nbif_gpu_MSIX_CAP_LIST_epf_alt_1 0x0030
#define pcinbif_gpu_MSIX_MSG_CNTL_epf 0x0030
#define cfgnbif_gpu_MSIX_MSG_CNTL_epf 0x0030
#define pciBIF_CFG_EPF0_nbif_gpu_MSIX_MSG_CNTL_epf 0x0030
#define cfgBIF_CFG_EPF0_nbif_gpu_MSIX_MSG_CNTL_epf 0x0030
#define pciBIF_CFG_EPF1_nbif_gpu_MSIX_MSG_CNTL_epf_alt_1 0x0030
#define cfgBIF_CFG_EPF1_nbif_gpu_MSIX_MSG_CNTL_epf_alt_1 0x0030
#define pcinbif_gpu_MSIX_TABLE_epf 0x0031
#define cfgnbif_gpu_MSIX_TABLE_epf 0x0031
#define pciBIF_CFG_EPF0_nbif_gpu_MSIX_TABLE_epf 0x0031
#define cfgBIF_CFG_EPF0_nbif_gpu_MSIX_TABLE_epf 0x0031
#define pciBIF_CFG_EPF1_nbif_gpu_MSIX_TABLE_epf_alt_1 0x0031
#define cfgBIF_CFG_EPF1_nbif_gpu_MSIX_TABLE_epf_alt_1 0x0031
#define pcinbif_gpu_MSIX_PBA_epf 0x0032
#define cfgnbif_gpu_MSIX_PBA_epf 0x0032
#define pciBIF_CFG_EPF0_nbif_gpu_MSIX_PBA_epf 0x0032
#define cfgBIF_CFG_EPF0_nbif_gpu_MSIX_PBA_epf 0x0032
#define pciBIF_CFG_EPF1_nbif_gpu_MSIX_PBA_epf_alt_1 0x0032
#define cfgBIF_CFG_EPF1_nbif_gpu_MSIX_PBA_epf_alt_1 0x0032
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf 0x0040
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf 0x0040
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf 0x0040
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf 0x0040
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf_alt_1 0x0040
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epf_alt_1 0x0040
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf 0x0041
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf 0x0041
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf 0x0041
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf 0x0041
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf_alt_1 0x0041
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epf_alt_1 0x0041
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC1_epf 0x0042
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC1_epf 0x0042
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epf 0x0042
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epf 0x0042
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epf_alt_1 0x0042
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epf_alt_1 0x0042
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC2_epf 0x0043
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC2_epf 0x0043
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epf 0x0043
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epf 0x0043
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epf_alt_1 0x0043
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epf_alt_1 0x0043
#define pcinbif_gpu_PCIE_VC_ENH_CAP_LIST_epf 0x0044
#define cfgnbif_gpu_PCIE_VC_ENH_CAP_LIST_epf 0x0044
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf 0x0044
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf 0x0044
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf_alt_1 0x0044
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VC_ENH_CAP_LIST_epf_alt_1 0x0044
#define pcinbif_gpu_PCIE_PORT_VC_CAP_REG1_epf 0x0045
#define cfgnbif_gpu_PCIE_PORT_VC_CAP_REG1_epf 0x0045
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf 0x0045
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf 0x0045
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf_alt_1 0x0045
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_CAP_REG1_epf_alt_1 0x0045
#define pcinbif_gpu_PCIE_PORT_VC_CAP_REG2_epf 0x0046
#define cfgnbif_gpu_PCIE_PORT_VC_CAP_REG2_epf 0x0046
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf 0x0046
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf 0x0046
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf_alt_1 0x0046
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_CAP_REG2_epf_alt_1 0x0046
#define pcinbif_gpu_PCIE_PORT_VC_CNTL_epf 0x0047
#define cfgnbif_gpu_PCIE_PORT_VC_CNTL_epf 0x0047
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_CNTL_epf 0x0047
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_CNTL_epf 0x0047
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_CNTL_epf_alt_1 0x0047
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_CNTL_epf_alt_1 0x0047
#define pcinbif_gpu_PCIE_PORT_VC_STATUS_epf 0x0047
#define cfgnbif_gpu_PCIE_PORT_VC_STATUS_epf 0x0047
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_STATUS_epf 0x0047
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PORT_VC_STATUS_epf 0x0047
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_STATUS_epf_alt_1 0x0047
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PORT_VC_STATUS_epf_alt_1 0x0047
#define pcinbif_gpu_PCIE_VC0_RESOURCE_CAP_epf 0x0048
#define cfgnbif_gpu_PCIE_VC0_RESOURCE_CAP_epf 0x0048
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf 0x0048
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf 0x0048
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf_alt_1 0x0048
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VC0_RESOURCE_CAP_epf_alt_1 0x0048
#define pcinbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf 0x0049
#define cfgnbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf 0x0049
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf 0x0049
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf 0x0049
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf_alt_1 0x0049
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VC0_RESOURCE_CNTL_epf_alt_1 0x0049
#define pcinbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf 0x004A
#define cfgnbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf 0x004A
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf 0x004A
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf 0x004A
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf_alt_1 0x004A
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VC0_RESOURCE_STATUS_epf_alt_1 0x004A
#define pcinbif_gpu_PCIE_VC1_RESOURCE_CAP_epf 0x004B
#define cfgnbif_gpu_PCIE_VC1_RESOURCE_CAP_epf 0x004B
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf 0x004B
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf 0x004B
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf_alt_1 0x004B
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VC1_RESOURCE_CAP_epf_alt_1 0x004B
#define pcinbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf 0x004C
#define cfgnbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf 0x004C
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf 0x004C
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf 0x004C
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf_alt_1 0x004C
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VC1_RESOURCE_CNTL_epf_alt_1 0x004C
#define pcinbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf 0x004D
#define cfgnbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf 0x004D
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf 0x004D
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf 0x004D
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf_alt_1 0x004D
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VC1_RESOURCE_STATUS_epf_alt_1 0x004D
#define pcinbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf 0x0050
#define cfgnbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf 0x0050
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf 0x0050
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf 0x0050
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf_alt_1 0x0050
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_epf_alt_1 0x0050
#define pcinbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf 0x0051
#define cfgnbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf 0x0051
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf 0x0051
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf 0x0051
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf_alt_1 0x0051
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_epf_alt_1 0x0051
#define pcinbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf 0x0052
#define cfgnbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf 0x0052
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf 0x0052
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf 0x0052
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf_alt_1 0x0052
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_epf_alt_1 0x0052
#define pcinbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf 0x0054
#define cfgnbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf 0x0054
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf 0x0054
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf 0x0054
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf_alt_1 0x0054
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epf_alt_1 0x0054
#define pcinbif_gpu_PCIE_UNCORR_ERR_STATUS_epf 0x0055
#define cfgnbif_gpu_PCIE_UNCORR_ERR_STATUS_epf 0x0055
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf 0x0055
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf 0x0055
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf_alt_1 0x0055
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epf_alt_1 0x0055
#define pcinbif_gpu_PCIE_UNCORR_ERR_MASK_epf 0x0056
#define cfgnbif_gpu_PCIE_UNCORR_ERR_MASK_epf 0x0056
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_UNCORR_ERR_MASK_epf 0x0056
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_UNCORR_ERR_MASK_epf 0x0056
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_UNCORR_ERR_MASK_epf_alt_1 0x0056
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_UNCORR_ERR_MASK_epf_alt_1 0x0056
#define pcinbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf 0x0057
#define cfgnbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf 0x0057
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf 0x0057
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf 0x0057
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf_alt_1 0x0057
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epf_alt_1 0x0057
#define pcinbif_gpu_PCIE_CORR_ERR_STATUS_epf 0x0058
#define cfgnbif_gpu_PCIE_CORR_ERR_STATUS_epf 0x0058
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_CORR_ERR_STATUS_epf 0x0058
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_CORR_ERR_STATUS_epf 0x0058
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_CORR_ERR_STATUS_epf_alt_1 0x0058
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_CORR_ERR_STATUS_epf_alt_1 0x0058
#define pcinbif_gpu_PCIE_CORR_ERR_MASK_epf 0x0059
#define cfgnbif_gpu_PCIE_CORR_ERR_MASK_epf 0x0059
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_CORR_ERR_MASK_epf 0x0059
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_CORR_ERR_MASK_epf 0x0059
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_CORR_ERR_MASK_epf_alt_1 0x0059
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_CORR_ERR_MASK_epf_alt_1 0x0059
#define pcinbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf 0x005A
#define cfgnbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf 0x005A
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf 0x005A
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf 0x005A
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf_alt_1 0x005A
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epf_alt_1 0x005A
#define pcinbif_gpu_PCIE_HDR_LOG0_epf 0x005B
#define cfgnbif_gpu_PCIE_HDR_LOG0_epf 0x005B
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG0_epf 0x005B
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG0_epf 0x005B
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG0_epf_alt_1 0x005B
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG0_epf_alt_1 0x005B
#define pcinbif_gpu_PCIE_HDR_LOG1_epf 0x005C
#define cfgnbif_gpu_PCIE_HDR_LOG1_epf 0x005C
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG1_epf 0x005C
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG1_epf 0x005C
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG1_epf_alt_1 0x005C
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG1_epf_alt_1 0x005C
#define pcinbif_gpu_PCIE_HDR_LOG2_epf 0x005D
#define cfgnbif_gpu_PCIE_HDR_LOG2_epf 0x005D
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG2_epf 0x005D
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG2_epf 0x005D
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG2_epf_alt_1 0x005D
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG2_epf_alt_1 0x005D
#define pcinbif_gpu_PCIE_HDR_LOG3_epf 0x005E
#define cfgnbif_gpu_PCIE_HDR_LOG3_epf 0x005E
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG3_epf 0x005E
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_HDR_LOG3_epf 0x005E
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG3_epf_alt_1 0x005E
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_HDR_LOG3_epf_alt_1 0x005E
#define pcinbif_gpu_PCIE_ROOT_ERR_CMD_epf 0x005F
#define cfgnbif_gpu_PCIE_ROOT_ERR_CMD_epf 0x005F
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ROOT_ERR_CMD_epf 0x005F
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ROOT_ERR_CMD_epf 0x005F
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ROOT_ERR_CMD_epf_alt_1 0x005F
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ROOT_ERR_CMD_epf_alt_1 0x005F
#define pcinbif_gpu_PCIE_ROOT_ERR_STATUS_epf 0x0060
#define cfgnbif_gpu_PCIE_ROOT_ERR_STATUS_epf 0x0060
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ROOT_ERR_STATUS_epf 0x0060
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ROOT_ERR_STATUS_epf 0x0060
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ROOT_ERR_STATUS_epf_alt_1 0x0060
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ROOT_ERR_STATUS_epf_alt_1 0x0060
#define pcinbif_gpu_PCIE_ERR_SRC_ID_epf 0x0061
#define cfgnbif_gpu_PCIE_ERR_SRC_ID_epf 0x0061
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ERR_SRC_ID_epf 0x0061
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ERR_SRC_ID_epf 0x0061
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ERR_SRC_ID_epf_alt_1 0x0061
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ERR_SRC_ID_epf_alt_1 0x0061
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG0_epf 0x0062
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG0_epf 0x0062
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epf 0x0062
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epf 0x0062
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epf_alt_1 0x0062
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epf_alt_1 0x0062
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG1_epf 0x0063
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG1_epf 0x0063
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epf 0x0063
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epf 0x0063
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epf_alt_1 0x0063
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epf_alt_1 0x0063
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG2_epf 0x0064
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG2_epf 0x0064
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epf 0x0064
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epf 0x0064
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epf_alt_1 0x0064
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epf_alt_1 0x0064
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG3_epf 0x0065
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG3_epf 0x0065
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epf 0x0065
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epf 0x0065
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epf_alt_1 0x0065
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epf_alt_1 0x0065
#define pcinbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf 0x0080
#define cfgnbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf 0x0080
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf 0x0080
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf 0x0080
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf_alt_1 0x0080
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR_ENH_CAP_LIST_epf_alt_1 0x0080
#define pcinbif_gpu_PCIE_BAR1_CAP_epf 0x0081
#define cfgnbif_gpu_PCIE_BAR1_CAP_epf 0x0081
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR1_CAP_epf 0x0081
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR1_CAP_epf 0x0081
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR1_CAP_epf_alt_1 0x0081
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR1_CAP_epf_alt_1 0x0081
#define pcinbif_gpu_PCIE_BAR1_CNTL_epf 0x0082
#define cfgnbif_gpu_PCIE_BAR1_CNTL_epf 0x0082
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR1_CNTL_epf 0x0082
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR1_CNTL_epf 0x0082
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR1_CNTL_epf_alt_1 0x0082
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR1_CNTL_epf_alt_1 0x0082
#define pcinbif_gpu_PCIE_BAR2_CAP_epf 0x0083
#define cfgnbif_gpu_PCIE_BAR2_CAP_epf 0x0083
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR2_CAP_epf 0x0083
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR2_CAP_epf 0x0083
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR2_CAP_epf_alt_1 0x0083
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR2_CAP_epf_alt_1 0x0083
#define pcinbif_gpu_PCIE_BAR2_CNTL_epf 0x0084
#define cfgnbif_gpu_PCIE_BAR2_CNTL_epf 0x0084
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR2_CNTL_epf 0x0084
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR2_CNTL_epf 0x0084
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR2_CNTL_epf_alt_1 0x0084
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR2_CNTL_epf_alt_1 0x0084
#define pcinbif_gpu_PCIE_BAR3_CAP_epf 0x0085
#define cfgnbif_gpu_PCIE_BAR3_CAP_epf 0x0085
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR3_CAP_epf 0x0085
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR3_CAP_epf 0x0085
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR3_CAP_epf_alt_1 0x0085
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR3_CAP_epf_alt_1 0x0085
#define pcinbif_gpu_PCIE_BAR3_CNTL_epf 0x0086
#define cfgnbif_gpu_PCIE_BAR3_CNTL_epf 0x0086
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR3_CNTL_epf 0x0086
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR3_CNTL_epf 0x0086
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR3_CNTL_epf_alt_1 0x0086
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR3_CNTL_epf_alt_1 0x0086
#define pcinbif_gpu_PCIE_BAR4_CAP_epf 0x0087
#define cfgnbif_gpu_PCIE_BAR4_CAP_epf 0x0087
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR4_CAP_epf 0x0087
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR4_CAP_epf 0x0087
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR4_CAP_epf_alt_1 0x0087
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR4_CAP_epf_alt_1 0x0087
#define pcinbif_gpu_PCIE_BAR4_CNTL_epf 0x0088
#define cfgnbif_gpu_PCIE_BAR4_CNTL_epf 0x0088
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR4_CNTL_epf 0x0088
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR4_CNTL_epf 0x0088
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR4_CNTL_epf_alt_1 0x0088
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR4_CNTL_epf_alt_1 0x0088
#define pcinbif_gpu_PCIE_BAR5_CAP_epf 0x0089
#define cfgnbif_gpu_PCIE_BAR5_CAP_epf 0x0089
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR5_CAP_epf 0x0089
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR5_CAP_epf 0x0089
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR5_CAP_epf_alt_1 0x0089
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR5_CAP_epf_alt_1 0x0089
#define pcinbif_gpu_PCIE_BAR5_CNTL_epf 0x008A
#define cfgnbif_gpu_PCIE_BAR5_CNTL_epf 0x008A
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR5_CNTL_epf 0x008A
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR5_CNTL_epf 0x008A
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR5_CNTL_epf_alt_1 0x008A
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR5_CNTL_epf_alt_1 0x008A
#define pcinbif_gpu_PCIE_BAR6_CAP_epf 0x008B
#define cfgnbif_gpu_PCIE_BAR6_CAP_epf 0x008B
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR6_CAP_epf 0x008B
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR6_CAP_epf 0x008B
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR6_CAP_epf_alt_1 0x008B
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR6_CAP_epf_alt_1 0x008B
#define pcinbif_gpu_PCIE_BAR6_CNTL_epf 0x008C
#define cfgnbif_gpu_PCIE_BAR6_CNTL_epf 0x008C
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_BAR6_CNTL_epf 0x008C
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_BAR6_CNTL_epf 0x008C
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_BAR6_CNTL_epf_alt_1 0x008C
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_BAR6_CNTL_epf_alt_1 0x008C
#define pcinbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf 0x0090
#define cfgnbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf 0x0090
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf 0x0090
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf 0x0090
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf_alt_1 0x0090
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_ENH_CAP_LIST_epf_alt_1 0x0090
#define pcinbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf 0x0091
#define cfgnbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf 0x0091
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf 0x0091
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf 0x0091
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf_alt_1 0x0091
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_DATA_SELECT_epf_alt_1 0x0091
#define pcinbif_gpu_PCIE_PWR_BUDGET_DATA_epf 0x0092
#define cfgnbif_gpu_PCIE_PWR_BUDGET_DATA_epf 0x0092
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_DATA_epf 0x0092
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_DATA_epf 0x0092
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_DATA_epf_alt_1 0x0092
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_DATA_epf_alt_1 0x0092
#define pcinbif_gpu_PCIE_PWR_BUDGET_CAP_epf 0x0093
#define cfgnbif_gpu_PCIE_PWR_BUDGET_CAP_epf 0x0093
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_CAP_epf 0x0093
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PWR_BUDGET_CAP_epf 0x0093
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_CAP_epf_alt_1 0x0093
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PWR_BUDGET_CAP_epf_alt_1 0x0093
#define pcinbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf 0x0094
#define cfgnbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf 0x0094
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf 0x0094
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf 0x0094
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf_alt_1 0x0094
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_ENH_CAP_LIST_epf_alt_1 0x0094
#define pcinbif_gpu_PCIE_DPA_CAP_epf 0x0095
#define cfgnbif_gpu_PCIE_DPA_CAP_epf 0x0095
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_CAP_epf 0x0095
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_CAP_epf 0x0095
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_CAP_epf_alt_1 0x0095
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_CAP_epf_alt_1 0x0095
#define pcinbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf 0x0096
#define cfgnbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf 0x0096
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf 0x0096
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf 0x0096
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf_alt_1 0x0096
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_LATENCY_INDICATOR_epf_alt_1 0x0096
#define pcinbif_gpu_PCIE_DPA_STATUS_epf 0x0097
#define cfgnbif_gpu_PCIE_DPA_STATUS_epf 0x0097
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_STATUS_epf 0x0097
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_STATUS_epf 0x0097
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_STATUS_epf_alt_1 0x0097
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_STATUS_epf_alt_1 0x0097
#define pcinbif_gpu_PCIE_DPA_CNTL_epf 0x0097
#define cfgnbif_gpu_PCIE_DPA_CNTL_epf 0x0097
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_CNTL_epf 0x0097
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_CNTL_epf 0x0097
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_CNTL_epf_alt_1 0x0097
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_CNTL_epf_alt_1 0x0097
#define pcinbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf 0x0098
#define cfgnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf 0x0098
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf 0x0098
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf 0x0098
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf_alt_1 0x0098
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_0_epf_alt_1 0x0098
#define pcinbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf 0x0098
#define cfgnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf 0x0098
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf 0x0098
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf 0x0098
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf_alt_1 0x0098
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_1_epf_alt_1 0x0098
#define pcinbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf 0x0098
#define cfgnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf 0x0098
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf 0x0098
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf 0x0098
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf_alt_1 0x0098
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_2_epf_alt_1 0x0098
#define pcinbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf 0x0098
#define cfgnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf 0x0098
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf 0x0098
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf 0x0098
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf_alt_1 0x0098
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_3_epf_alt_1 0x0098
#define pcinbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf 0x0099
#define cfgnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf 0x0099
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf 0x0099
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf 0x0099
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf_alt_1 0x0099
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_4_epf_alt_1 0x0099
#define pcinbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf 0x0099
#define cfgnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf 0x0099
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf 0x0099
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf 0x0099
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf_alt_1 0x0099
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_5_epf_alt_1 0x0099
#define pcinbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf 0x0099
#define cfgnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf 0x0099
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf 0x0099
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf 0x0099
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf_alt_1 0x0099
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_6_epf_alt_1 0x0099
#define pcinbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf 0x0099
#define cfgnbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf 0x0099
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf 0x0099
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf 0x0099
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf_alt_1 0x0099
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_DPA_SUBSTATE_PWR_ALLOC_7_epf_alt_1 0x0099
#define pcinbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf 0x009C
#define cfgnbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf 0x009C
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf 0x009C
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf 0x009C
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf_alt_1 0x009C
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_epf_alt_1 0x009C
#define pcinbif_gpu_PCIE_LINK_CNTL3_epf 0x009D
#define cfgnbif_gpu_PCIE_LINK_CNTL3_epf 0x009D
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LINK_CNTL3_epf 0x009D
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LINK_CNTL3_epf 0x009D
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LINK_CNTL3_epf_alt_1 0x009D
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LINK_CNTL3_epf_alt_1 0x009D
#define pcinbif_gpu_PCIE_LANE_ERROR_STATUS_epf 0x009E
#define cfgnbif_gpu_PCIE_LANE_ERROR_STATUS_epf 0x009E
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_ERROR_STATUS_epf 0x009E
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_ERROR_STATUS_epf 0x009E
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_ERROR_STATUS_epf_alt_1 0x009E
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_ERROR_STATUS_epf_alt_1 0x009E
#define pcinbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf 0x009F
#define cfgnbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf 0x009F
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf 0x009F
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf 0x009F
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf_alt_1 0x009F
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_epf_alt_1 0x009F
#define pcinbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf 0x009F
#define cfgnbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf 0x009F
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf 0x009F
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf 0x009F
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf_alt_1 0x009F
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_epf_alt_1 0x009F
#define pcinbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf 0x00A0
#define cfgnbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf 0x00A0
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf 0x00A0
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf 0x00A0
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf_alt_1 0x00A0
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_epf_alt_1 0x00A0
#define pcinbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf 0x00A0
#define cfgnbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf 0x00A0
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf 0x00A0
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf 0x00A0
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf_alt_1 0x00A0
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_epf_alt_1 0x00A0
#define pcinbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf 0x00A1
#define cfgnbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf 0x00A1
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf 0x00A1
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf 0x00A1
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf_alt_1 0x00A1
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_epf_alt_1 0x00A1
#define pcinbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf 0x00A1
#define cfgnbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf 0x00A1
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf 0x00A1
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf 0x00A1
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf_alt_1 0x00A1
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_epf_alt_1 0x00A1
#define pcinbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf 0x00A2
#define cfgnbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf 0x00A2
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf 0x00A2
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf 0x00A2
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf_alt_1 0x00A2
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_epf_alt_1 0x00A2
#define pcinbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf 0x00A2
#define cfgnbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf 0x00A2
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf 0x00A2
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf 0x00A2
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf_alt_1 0x00A2
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_epf_alt_1 0x00A2
#define pcinbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf 0x00A3
#define cfgnbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf 0x00A3
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf 0x00A3
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf 0x00A3
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf_alt_1 0x00A3
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_epf_alt_1 0x00A3
#define pcinbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf 0x00A3
#define cfgnbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf 0x00A3
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf 0x00A3
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf 0x00A3
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf_alt_1 0x00A3
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_epf_alt_1 0x00A3
#define pcinbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf 0x00A4
#define cfgnbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf 0x00A4
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf 0x00A4
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf 0x00A4
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf_alt_1 0x00A4
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_epf_alt_1 0x00A4
#define pcinbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf 0x00A4
#define cfgnbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf 0x00A4
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf 0x00A4
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf 0x00A4
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf_alt_1 0x00A4
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_epf_alt_1 0x00A4
#define pcinbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf 0x00A5
#define cfgnbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf 0x00A5
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf 0x00A5
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf 0x00A5
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf_alt_1 0x00A5
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_epf_alt_1 0x00A5
#define pcinbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf 0x00A5
#define cfgnbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf 0x00A5
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf 0x00A5
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf 0x00A5
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf_alt_1 0x00A5
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_epf_alt_1 0x00A5
#define pcinbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf 0x00A6
#define cfgnbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf 0x00A6
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf 0x00A6
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf 0x00A6
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf_alt_1 0x00A6
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_epf_alt_1 0x00A6
#define pcinbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf 0x00A6
#define cfgnbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf 0x00A6
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf 0x00A6
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf 0x00A6
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf_alt_1 0x00A6
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_epf_alt_1 0x00A6
#define pcinbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf 0x00A8
#define cfgnbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf 0x00A8
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf 0x00A8
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf 0x00A8
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf_alt_1 0x00A8
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ACS_ENH_CAP_LIST_epf_alt_1 0x00A8
#define pcinbif_gpu_PCIE_ACS_CAP_epf 0x00A9
#define cfgnbif_gpu_PCIE_ACS_CAP_epf 0x00A9
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ACS_CAP_epf 0x00A9
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ACS_CAP_epf 0x00A9
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ACS_CAP_epf_alt_1 0x00A9
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ACS_CAP_epf_alt_1 0x00A9
#define pcinbif_gpu_PCIE_ACS_CNTL_epf 0x00A9
#define cfgnbif_gpu_PCIE_ACS_CNTL_epf 0x00A9
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ACS_CNTL_epf 0x00A9
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ACS_CNTL_epf 0x00A9
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ACS_CNTL_epf_alt_1 0x00A9
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ACS_CNTL_epf_alt_1 0x00A9
#define pcinbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf 0x00AC
#define cfgnbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf 0x00AC
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf 0x00AC
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf 0x00AC
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf_alt_1 0x00AC
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epf_alt_1 0x00AC
#define pcinbif_gpu_PCIE_ATS_CAP_epf 0x00AD
#define cfgnbif_gpu_PCIE_ATS_CAP_epf 0x00AD
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ATS_CAP_epf 0x00AD
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ATS_CAP_epf 0x00AD
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ATS_CAP_epf_alt_1 0x00AD
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ATS_CAP_epf_alt_1 0x00AD
#define pcinbif_gpu_PCIE_ATS_CNTL_epf 0x00AD
#define cfgnbif_gpu_PCIE_ATS_CNTL_epf 0x00AD
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ATS_CNTL_epf 0x00AD
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ATS_CNTL_epf 0x00AD
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ATS_CNTL_epf_alt_1 0x00AD
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ATS_CNTL_epf_alt_1 0x00AD
#define pcinbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf 0x00B0
#define cfgnbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf 0x00B0
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf 0x00B0
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf 0x00B0
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf_alt_1 0x00B0
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PAGE_REQ_ENH_CAP_LIST_epf_alt_1 0x00B0
#define pcinbif_gpu_PCIE_PAGE_REQ_CNTL_epf 0x00B1
#define cfgnbif_gpu_PCIE_PAGE_REQ_CNTL_epf 0x00B1
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PAGE_REQ_CNTL_epf 0x00B1
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PAGE_REQ_CNTL_epf 0x00B1
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PAGE_REQ_CNTL_epf_alt_1 0x00B1
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PAGE_REQ_CNTL_epf_alt_1 0x00B1
#define pcinbif_gpu_PCIE_PAGE_REQ_STATUS_epf 0x00B1
#define cfgnbif_gpu_PCIE_PAGE_REQ_STATUS_epf 0x00B1
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PAGE_REQ_STATUS_epf 0x00B1
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PAGE_REQ_STATUS_epf 0x00B1
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PAGE_REQ_STATUS_epf_alt_1 0x00B1
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PAGE_REQ_STATUS_epf_alt_1 0x00B1
#define pcinbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf 0x00B2
#define cfgnbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf 0x00B2
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf 0x00B2
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf 0x00B2
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf_alt_1 0x00B2
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_CAPACITY_epf_alt_1 0x00B2
#define pcinbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf 0x00B3
#define cfgnbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf 0x00B3
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf 0x00B3
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf 0x00B3
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf_alt_1 0x00B3
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_OUTSTAND_PAGE_REQ_ALLOC_epf_alt_1 0x00B3
#define pcinbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf 0x00B4
#define cfgnbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf 0x00B4
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf 0x00B4
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf 0x00B4
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf_alt_1 0x00B4
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PASID_ENH_CAP_LIST_epf_alt_1 0x00B4
#define pcinbif_gpu_PCIE_PASID_CAP_epf 0x00B5
#define cfgnbif_gpu_PCIE_PASID_CAP_epf 0x00B5
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PASID_CAP_epf 0x00B5
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PASID_CAP_epf 0x00B5
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PASID_CAP_epf_alt_1 0x00B5
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PASID_CAP_epf_alt_1 0x00B5
#define pcinbif_gpu_PCIE_PASID_CNTL_epf 0x00B5
#define cfgnbif_gpu_PCIE_PASID_CNTL_epf 0x00B5
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_PASID_CNTL_epf 0x00B5
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_PASID_CNTL_epf 0x00B5
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_PASID_CNTL_epf_alt_1 0x00B5
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_PASID_CNTL_epf_alt_1 0x00B5
#define pcinbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf 0x00B8
#define cfgnbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf 0x00B8
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf 0x00B8
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf 0x00B8
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf_alt_1 0x00B8
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_TPH_REQR_ENH_CAP_LIST_epf_alt_1 0x00B8
#define pcinbif_gpu_PCIE_TPH_REQR_CAP_epf 0x00B9
#define cfgnbif_gpu_PCIE_TPH_REQR_CAP_epf 0x00B9
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_TPH_REQR_CAP_epf 0x00B9
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_TPH_REQR_CAP_epf 0x00B9
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_TPH_REQR_CAP_epf_alt_1 0x00B9
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_TPH_REQR_CAP_epf_alt_1 0x00B9
#define pcinbif_gpu_PCIE_TPH_REQR_CNTL_epf 0x00BA
#define cfgnbif_gpu_PCIE_TPH_REQR_CNTL_epf 0x00BA
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_TPH_REQR_CNTL_epf 0x00BA
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_TPH_REQR_CNTL_epf 0x00BA
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_TPH_REQR_CNTL_epf_alt_1 0x00BA
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_TPH_REQR_CNTL_epf_alt_1 0x00BA
#define pcinbif_gpu_PCIE_MC_ENH_CAP_LIST_epf 0x00BC
#define cfgnbif_gpu_PCIE_MC_ENH_CAP_LIST_epf 0x00BC
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf 0x00BC
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf 0x00BC
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf_alt_1 0x00BC
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_ENH_CAP_LIST_epf_alt_1 0x00BC
#define pcinbif_gpu_PCIE_MC_CAP_epf 0x00BD
#define cfgnbif_gpu_PCIE_MC_CAP_epf 0x00BD
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_CAP_epf 0x00BD
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_CAP_epf 0x00BD
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_CAP_epf_alt_1 0x00BD
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_CAP_epf_alt_1 0x00BD
#define pcinbif_gpu_PCIE_MC_CNTL_epf 0x00BD
#define cfgnbif_gpu_PCIE_MC_CNTL_epf 0x00BD
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_CNTL_epf 0x00BD
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_CNTL_epf 0x00BD
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_CNTL_epf_alt_1 0x00BD
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_CNTL_epf_alt_1 0x00BD
#define pcinbif_gpu_PCIE_MC_ADDR0_epf 0x00BE
#define cfgnbif_gpu_PCIE_MC_ADDR0_epf 0x00BE
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_ADDR0_epf 0x00BE
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_ADDR0_epf 0x00BE
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_ADDR0_epf_alt_1 0x00BE
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_ADDR0_epf_alt_1 0x00BE
#define pcinbif_gpu_PCIE_MC_ADDR1_epf 0x00BF
#define cfgnbif_gpu_PCIE_MC_ADDR1_epf 0x00BF
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_ADDR1_epf 0x00BF
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_ADDR1_epf 0x00BF
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_ADDR1_epf_alt_1 0x00BF
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_ADDR1_epf_alt_1 0x00BF
#define pcinbif_gpu_PCIE_MC_RCV0_epf 0x00C0
#define cfgnbif_gpu_PCIE_MC_RCV0_epf 0x00C0
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_RCV0_epf 0x00C0
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_RCV0_epf 0x00C0
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_RCV0_epf_alt_1 0x00C0
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_RCV0_epf_alt_1 0x00C0
#define pcinbif_gpu_PCIE_MC_RCV1_epf 0x00C1
#define cfgnbif_gpu_PCIE_MC_RCV1_epf 0x00C1
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_RCV1_epf 0x00C1
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_RCV1_epf 0x00C1
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_RCV1_epf_alt_1 0x00C1
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_RCV1_epf_alt_1 0x00C1
#define pcinbif_gpu_PCIE_MC_BLOCK_ALL0_epf 0x00C2
#define cfgnbif_gpu_PCIE_MC_BLOCK_ALL0_epf 0x00C2
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_ALL0_epf 0x00C2
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_ALL0_epf 0x00C2
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_ALL0_epf_alt_1 0x00C2
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_ALL0_epf_alt_1 0x00C2
#define pcinbif_gpu_PCIE_MC_BLOCK_ALL1_epf 0x00C3
#define cfgnbif_gpu_PCIE_MC_BLOCK_ALL1_epf 0x00C3
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_ALL1_epf 0x00C3
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_ALL1_epf 0x00C3
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_ALL1_epf_alt_1 0x00C3
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_ALL1_epf_alt_1 0x00C3
#define pcinbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf 0x00C4
#define cfgnbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf 0x00C4
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf 0x00C4
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf 0x00C4
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf_alt_1 0x00C4
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_0_epf_alt_1 0x00C4
#define pcinbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf 0x00C5
#define cfgnbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf 0x00C5
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf 0x00C5
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf 0x00C5
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf_alt_1 0x00C5
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_MC_BLOCK_UNTRANSLATED_1_epf_alt_1 0x00C5
#define pcinbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf 0x00C8
#define cfgnbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf 0x00C8
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf 0x00C8
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf 0x00C8
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf_alt_1 0x00C8
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LTR_ENH_CAP_LIST_epf_alt_1 0x00C8
#define pcinbif_gpu_PCIE_LTR_CAP_epf 0x00C9
#define cfgnbif_gpu_PCIE_LTR_CAP_epf 0x00C9
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_LTR_CAP_epf 0x00C9
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_LTR_CAP_epf 0x00C9
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_LTR_CAP_epf_alt_1 0x00C9
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_LTR_CAP_epf_alt_1 0x00C9
#define pcinbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf 0x00CA
#define cfgnbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf 0x00CA
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf 0x00CA
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf 0x00CA
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf_alt_1 0x00CA
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epf_alt_1 0x00CA
#define pcinbif_gpu_PCIE_ARI_CAP_epf 0x00CB
#define cfgnbif_gpu_PCIE_ARI_CAP_epf 0x00CB
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ARI_CAP_epf 0x00CB
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ARI_CAP_epf 0x00CB
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ARI_CAP_epf_alt_1 0x00CB
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ARI_CAP_epf_alt_1 0x00CB
#define pcinbif_gpu_PCIE_ARI_CNTL_epf 0x00CB
#define cfgnbif_gpu_PCIE_ARI_CNTL_epf 0x00CB
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_ARI_CNTL_epf 0x00CB
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_ARI_CNTL_epf 0x00CB
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_ARI_CNTL_epf_alt_1 0x00CB
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_ARI_CNTL_epf_alt_1 0x00CB
#define pcinbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf 0x00CC
#define cfgnbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf 0x00CC
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf 0x00CC
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf 0x00CC
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf_alt_1 0x00CC
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_ENH_CAP_LIST_epf_alt_1 0x00CC
#define pcinbif_gpu_PCIE_SRIOV_CAP_epf 0x00CD
#define cfgnbif_gpu_PCIE_SRIOV_CAP_epf 0x00CD
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_CAP_epf 0x00CD
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_CAP_epf 0x00CD
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_CAP_epf_alt_1 0x00CD
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_CAP_epf_alt_1 0x00CD
#define pcinbif_gpu_PCIE_SRIOV_CONTROL_epf 0x00CE
#define cfgnbif_gpu_PCIE_SRIOV_CONTROL_epf 0x00CE
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_CONTROL_epf 0x00CE
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_CONTROL_epf 0x00CE
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_CONTROL_epf_alt_1 0x00CE
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_CONTROL_epf_alt_1 0x00CE
#define pcinbif_gpu_PCIE_SRIOV_STATUS_epf 0x00CE
#define cfgnbif_gpu_PCIE_SRIOV_STATUS_epf 0x00CE
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_STATUS_epf 0x00CE
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_STATUS_epf 0x00CE
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_STATUS_epf_alt_1 0x00CE
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_STATUS_epf_alt_1 0x00CE
#define pcinbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf 0x00CF
#define cfgnbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf 0x00CF
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf 0x00CF
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf 0x00CF
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf_alt_1 0x00CF
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_INITIAL_VFS_epf_alt_1 0x00CF
#define pcinbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf 0x00CF
#define cfgnbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf 0x00CF
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf 0x00CF
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf 0x00CF
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf_alt_1 0x00CF
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_TOTAL_VFS_epf_alt_1 0x00CF
#define pcinbif_gpu_PCIE_SRIOV_NUM_VFS_epf 0x00D0
#define cfgnbif_gpu_PCIE_SRIOV_NUM_VFS_epf 0x00D0
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_NUM_VFS_epf 0x00D0
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_NUM_VFS_epf 0x00D0
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_NUM_VFS_epf_alt_1 0x00D0
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_NUM_VFS_epf_alt_1 0x00D0
#define pcinbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf 0x00D0
#define cfgnbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf 0x00D0
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf 0x00D0
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf 0x00D0
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf_alt_1 0x00D0
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_FUNC_DEP_LINK_epf_alt_1 0x00D0
#define pcinbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf 0x00D1
#define cfgnbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf 0x00D1
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf 0x00D1
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf 0x00D1
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf_alt_1 0x00D1
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_FIRST_VF_OFFSET_epf_alt_1 0x00D1
#define pcinbif_gpu_PCIE_SRIOV_VF_STRIDE_epf 0x00D1
#define cfgnbif_gpu_PCIE_SRIOV_VF_STRIDE_epf 0x00D1
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_STRIDE_epf 0x00D1
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_STRIDE_epf 0x00D1
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_STRIDE_epf_alt_1 0x00D1
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_STRIDE_epf_alt_1 0x00D1
#define pcinbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf 0x00D2
#define cfgnbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf 0x00D2
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf 0x00D2
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf 0x00D2
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf_alt_1 0x00D2
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_DEVICE_ID_epf_alt_1 0x00D2
#define pcinbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf 0x00D3
#define cfgnbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf 0x00D3
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf 0x00D3
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf 0x00D3
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf_alt_1 0x00D3
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_SUPPORTED_PAGE_SIZE_epf_alt_1 0x00D3
#define pcinbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf 0x00D4
#define cfgnbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf 0x00D4
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf 0x00D4
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf 0x00D4
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf_alt_1 0x00D4
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_SYSTEM_PAGE_SIZE_epf_alt_1 0x00D4
#define pcinbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf 0x00D5
#define cfgnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf 0x00D5
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf 0x00D5
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf 0x00D5
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf_alt_1 0x00D5
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_0_epf_alt_1 0x00D5
#define pcinbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf 0x00D6
#define cfgnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf 0x00D6
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf 0x00D6
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf 0x00D6
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf_alt_1 0x00D6
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_1_epf_alt_1 0x00D6
#define pcinbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf 0x00D7
#define cfgnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf 0x00D7
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf 0x00D7
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf 0x00D7
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf_alt_1 0x00D7
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_2_epf_alt_1 0x00D7
#define pcinbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf 0x00D8
#define cfgnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf 0x00D8
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf 0x00D8
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf 0x00D8
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf_alt_1 0x00D8
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_3_epf_alt_1 0x00D8
#define pcinbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf 0x00D9
#define cfgnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf 0x00D9
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf 0x00D9
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf 0x00D9
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf_alt_1 0x00D9
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_4_epf_alt_1 0x00D9
#define pcinbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf 0x00DA
#define cfgnbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf 0x00DA
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf 0x00DA
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf 0x00DA
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf_alt_1 0x00DA
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_BASE_ADDR_5_epf_alt_1 0x00DA
#define pcinbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf 0x00DB
#define cfgnbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf 0x00DB
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf 0x00DB
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf 0x00DB
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf_alt_1 0x00DB
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET_epf_alt_1 0x00DB
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf 0x0100
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf 0x0100
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf 0x0100
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf 0x0100
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf_alt_1 0x0100
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV_epf_alt_1 0x0100
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf 0x0101
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf 0x0101
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf 0x0101
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf 0x0101
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf_alt_1 0x0101
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_epf_alt_1 0x0101
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf 0x0102
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf 0x0102
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf 0x0102
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf 0x0102
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf_alt_1 0x0102
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_SRIOV_SHADOW_epf_alt_1 0x0102
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf 0x0103
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf 0x0103
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf 0x0103
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf 0x0103
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf_alt_1 0x0103
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_ENABLE_epf_alt_1 0x0103
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf 0x0104
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf 0x0104
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf 0x0104
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf 0x0104
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf_alt_1 0x0104
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_INTR_STATUS_epf_alt_1 0x0104
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf 0x0105
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf 0x0105
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf 0x0105
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf 0x0105
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf_alt_1 0x0105
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL_epf_alt_1 0x0105
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf 0x0106
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf 0x0106
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf 0x0106
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf 0x0106
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf_alt_1 0x0106
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW0_epf_alt_1 0x0106
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf 0x0107
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf 0x0107
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf 0x0107
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf 0x0107
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf_alt_1 0x0107
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW1_epf_alt_1 0x0107
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf 0x0108
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf 0x0108
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf 0x0108
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf 0x0108
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf_alt_1 0x0108
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_HVVM_MBOX_DW2_epf_alt_1 0x0108
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf 0x0109
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf 0x0109
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf 0x0109
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf 0x0109
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf_alt_1 0x0109
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_CONTEXT_epf_alt_1 0x0109
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf 0x010A
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf 0x010A
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf 0x010A
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf 0x010A
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf_alt_1 0x010A
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_TOTAL_FB_epf_alt_1 0x010A
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf 0x010B
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf 0x010B
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf 0x010B
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf 0x010B
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf_alt_1 0x010B
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_OFFSETS_epf_alt_1 0x010B
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf 0x010C
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf 0x010C
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf 0x010C
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf 0x010C
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf_alt_1 0x010C
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF0_FB_epf_alt_1 0x010C
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf 0x010D
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf 0x010D
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf 0x010D
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf 0x010D
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf_alt_1 0x010D
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF1_FB_epf_alt_1 0x010D
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf 0x010E
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf 0x010E
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf 0x010E
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf 0x010E
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf_alt_1 0x010E
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF2_FB_epf_alt_1 0x010E
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf 0x010F
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf 0x010F
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf 0x010F
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf 0x010F
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf_alt_1 0x010F
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF3_FB_epf_alt_1 0x010F
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf 0x0110
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf 0x0110
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf 0x0110
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf 0x0110
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf_alt_1 0x0110
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF4_FB_epf_alt_1 0x0110
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf 0x0111
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf 0x0111
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf 0x0111
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf 0x0111
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf_alt_1 0x0111
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF5_FB_epf_alt_1 0x0111
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf 0x0112
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf 0x0112
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf 0x0112
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf 0x0112
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf_alt_1 0x0112
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF6_FB_epf_alt_1 0x0112
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf 0x0113
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf 0x0113
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf 0x0113
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf 0x0113
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf_alt_1 0x0113
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF7_FB_epf_alt_1 0x0113
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf 0x0114
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf 0x0114
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf 0x0114
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf 0x0114
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf_alt_1 0x0114
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF8_FB_epf_alt_1 0x0114
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf 0x0115
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf 0x0115
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf 0x0115
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf 0x0115
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf_alt_1 0x0115
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF9_FB_epf_alt_1 0x0115
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf 0x0116
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf 0x0116
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf 0x0116
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf 0x0116
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf_alt_1 0x0116
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF10_FB_epf_alt_1 0x0116
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf 0x0117
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf 0x0117
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf 0x0117
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf 0x0117
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf_alt_1 0x0117
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF11_FB_epf_alt_1 0x0117
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf 0x0118
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf 0x0118
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf 0x0118
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf 0x0118
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf_alt_1 0x0118
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF12_FB_epf_alt_1 0x0118
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf 0x0119
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf 0x0119
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf 0x0119
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf 0x0119
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf_alt_1 0x0119
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF13_FB_epf_alt_1 0x0119
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf 0x011A
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf 0x011A
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf 0x011A
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf 0x011A
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf_alt_1 0x011A
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF14_FB_epf_alt_1 0x011A
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf 0x011B
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf 0x011B
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf 0x011B
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf 0x011B
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf_alt_1 0x011B
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VF15_FB_epf_alt_1 0x011B
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf 0x011C
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf 0x011C
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf 0x011C
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf 0x011C
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf_alt_1 0x011C
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW0_epf_alt_1 0x011C
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf 0x011D
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf 0x011D
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf 0x011D
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf 0x011D
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf_alt_1 0x011D
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW1_epf_alt_1 0x011D
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf 0x011E
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf 0x011E
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf 0x011E
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf 0x011E
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf_alt_1 0x011E
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW2_epf_alt_1 0x011E
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf 0x011F
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf 0x011F
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf 0x011F
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf 0x011F
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf_alt_1 0x011F
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW3_epf_alt_1 0x011F
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf 0x0120
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf 0x0120
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf 0x0120
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf 0x0120
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf_alt_1 0x0120
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW4_epf_alt_1 0x0120
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf 0x0121
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf 0x0121
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf 0x0121
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf 0x0121
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf_alt_1 0x0121
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW5_epf_alt_1 0x0121
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf 0x0122
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf 0x0122
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf 0x0122
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf 0x0122
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf_alt_1 0x0122
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW6_epf_alt_1 0x0122
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf 0x0123
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf 0x0123
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf 0x0123
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf 0x0123
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf_alt_1 0x0123
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_UVDSCH_DW7_epf_alt_1 0x0123
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf 0x0124
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf 0x0124
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf 0x0124
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf 0x0124
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf_alt_1 0x0124
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW0_epf_alt_1 0x0124
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf 0x0125
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf 0x0125
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf 0x0125
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf 0x0125
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf_alt_1 0x0125
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW1_epf_alt_1 0x0125
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf 0x0126
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf 0x0126
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf 0x0126
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf 0x0126
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf_alt_1 0x0126
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW2_epf_alt_1 0x0126
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf 0x0127
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf 0x0127
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf 0x0127
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf 0x0127
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf_alt_1 0x0127
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW3_epf_alt_1 0x0127
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf 0x0128
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf 0x0128
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf 0x0128
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf 0x0128
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf_alt_1 0x0128
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW4_epf_alt_1 0x0128
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf 0x0129
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf 0x0129
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf 0x0129
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf 0x0129
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf_alt_1 0x0129
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW5_epf_alt_1 0x0129
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf 0x012A
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf 0x012A
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf 0x012A
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf 0x012A
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf_alt_1 0x012A
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW6_epf_alt_1 0x012A
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf 0x012B
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf 0x012B
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf 0x012B
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf 0x012B
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf_alt_1 0x012B
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_VCESCH_DW7_epf_alt_1 0x012B
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf 0x012C
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf 0x012C
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf 0x012C
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf 0x012C
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf_alt_1 0x012C
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW0_epf_alt_1 0x012C
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf 0x012D
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf 0x012D
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf 0x012D
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf 0x012D
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf_alt_1 0x012D
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW1_epf_alt_1 0x012D
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf 0x012E
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf 0x012E
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf 0x012E
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf 0x012E
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf_alt_1 0x012E
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW2_epf_alt_1 0x012E
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf 0x012F
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf 0x012F
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf 0x012F
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf 0x012F
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf_alt_1 0x012F
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW3_epf_alt_1 0x012F
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf 0x0130
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf 0x0130
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf 0x0130
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf 0x0130
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf_alt_1 0x0130
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW4_epf_alt_1 0x0130
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf 0x0131
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf 0x0131
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf 0x0131
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf 0x0131
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf_alt_1 0x0131
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW5_epf_alt_1 0x0131
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf 0x0132
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf 0x0132
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf 0x0132
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf 0x0132
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf_alt_1 0x0132
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW6_epf_alt_1 0x0132
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf 0x0133
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf 0x0133
#define pciBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf 0x0133
#define cfgBIF_CFG_EPF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf 0x0133
#define pciBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf_alt_1 0x0133
#define cfgBIF_CFG_EPF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_GPUIOV_GFXSCH_DW7_epf_alt_1 0x0133


// Registers from BIF_CFG_EPVF block

#define mmnbif_gpu_VENDOR_ID_epvf 0x4058000
#define mmBIF_CFG_EPVF0_nbif_gpu_VENDOR_ID_epvf 0x4058000
#define mmBIF_CFG_EPVF1_nbif_gpu_VENDOR_ID_epvf 0x4058400
#define mmBIF_CFG_EPVF2_nbif_gpu_VENDOR_ID_epvf 0x4058800
#define mmBIF_CFG_EPVF3_nbif_gpu_VENDOR_ID_epvf 0x4058C00
#define mmBIF_CFG_EPVF4_nbif_gpu_VENDOR_ID_epvf 0x4059000
#define mmBIF_CFG_EPVF5_nbif_gpu_VENDOR_ID_epvf 0x4059400
#define mmBIF_CFG_EPVF6_nbif_gpu_VENDOR_ID_epvf 0x4059800
#define mmBIF_CFG_EPVF7_nbif_gpu_VENDOR_ID_epvf 0x4059C00
#define mmBIF_CFG_EPVF8_nbif_gpu_VENDOR_ID_epvf 0x405A000
#define mmBIF_CFG_EPVF9_nbif_gpu_VENDOR_ID_epvf 0x405A400
#define mmBIF_CFG_EPVF10_nbif_gpu_VENDOR_ID_epvf 0x405A800
#define mmBIF_CFG_EPVF11_nbif_gpu_VENDOR_ID_epvf 0x405AC00
#define mmBIF_CFG_EPVF12_nbif_gpu_VENDOR_ID_epvf 0x405B000
#define mmBIF_CFG_EPVF13_nbif_gpu_VENDOR_ID_epvf 0x405B400
#define mmBIF_CFG_EPVF14_nbif_gpu_VENDOR_ID_epvf 0x405B800
#define mmBIF_CFG_EPVF15_nbif_gpu_VENDOR_ID_epvf 0x405BC00
#define mmnbif_gpu_DEVICE_ID_epvf 0x4058000
#define mmBIF_CFG_EPVF0_nbif_gpu_DEVICE_ID_epvf 0x4058000
#define mmBIF_CFG_EPVF1_nbif_gpu_DEVICE_ID_epvf 0x4058400
#define mmBIF_CFG_EPVF2_nbif_gpu_DEVICE_ID_epvf 0x4058800
#define mmBIF_CFG_EPVF3_nbif_gpu_DEVICE_ID_epvf 0x4058C00
#define mmBIF_CFG_EPVF4_nbif_gpu_DEVICE_ID_epvf 0x4059000
#define mmBIF_CFG_EPVF5_nbif_gpu_DEVICE_ID_epvf 0x4059400
#define mmBIF_CFG_EPVF6_nbif_gpu_DEVICE_ID_epvf 0x4059800
#define mmBIF_CFG_EPVF7_nbif_gpu_DEVICE_ID_epvf 0x4059C00
#define mmBIF_CFG_EPVF8_nbif_gpu_DEVICE_ID_epvf 0x405A000
#define mmBIF_CFG_EPVF9_nbif_gpu_DEVICE_ID_epvf 0x405A400
#define mmBIF_CFG_EPVF10_nbif_gpu_DEVICE_ID_epvf 0x405A800
#define mmBIF_CFG_EPVF11_nbif_gpu_DEVICE_ID_epvf 0x405AC00
#define mmBIF_CFG_EPVF12_nbif_gpu_DEVICE_ID_epvf 0x405B000
#define mmBIF_CFG_EPVF13_nbif_gpu_DEVICE_ID_epvf 0x405B400
#define mmBIF_CFG_EPVF14_nbif_gpu_DEVICE_ID_epvf 0x405B800
#define mmBIF_CFG_EPVF15_nbif_gpu_DEVICE_ID_epvf 0x405BC00
#define mmnbif_gpu_COMMAND_epvf 0x4058001
#define mmBIF_CFG_EPVF0_nbif_gpu_COMMAND_epvf 0x4058001
#define mmBIF_CFG_EPVF1_nbif_gpu_COMMAND_epvf 0x4058401
#define mmBIF_CFG_EPVF2_nbif_gpu_COMMAND_epvf 0x4058801
#define mmBIF_CFG_EPVF3_nbif_gpu_COMMAND_epvf 0x4058C01
#define mmBIF_CFG_EPVF4_nbif_gpu_COMMAND_epvf 0x4059001
#define mmBIF_CFG_EPVF5_nbif_gpu_COMMAND_epvf 0x4059401
#define mmBIF_CFG_EPVF6_nbif_gpu_COMMAND_epvf 0x4059801
#define mmBIF_CFG_EPVF7_nbif_gpu_COMMAND_epvf 0x4059C01
#define mmBIF_CFG_EPVF8_nbif_gpu_COMMAND_epvf 0x405A001
#define mmBIF_CFG_EPVF9_nbif_gpu_COMMAND_epvf 0x405A401
#define mmBIF_CFG_EPVF10_nbif_gpu_COMMAND_epvf 0x405A801
#define mmBIF_CFG_EPVF11_nbif_gpu_COMMAND_epvf 0x405AC01
#define mmBIF_CFG_EPVF12_nbif_gpu_COMMAND_epvf 0x405B001
#define mmBIF_CFG_EPVF13_nbif_gpu_COMMAND_epvf 0x405B401
#define mmBIF_CFG_EPVF14_nbif_gpu_COMMAND_epvf 0x405B801
#define mmBIF_CFG_EPVF15_nbif_gpu_COMMAND_epvf 0x405BC01
#define mmnbif_gpu_STATUS_epvf 0x4058001
#define mmBIF_CFG_EPVF0_nbif_gpu_STATUS_epvf 0x4058001
#define mmBIF_CFG_EPVF1_nbif_gpu_STATUS_epvf 0x4058401
#define mmBIF_CFG_EPVF2_nbif_gpu_STATUS_epvf 0x4058801
#define mmBIF_CFG_EPVF3_nbif_gpu_STATUS_epvf 0x4058C01
#define mmBIF_CFG_EPVF4_nbif_gpu_STATUS_epvf 0x4059001
#define mmBIF_CFG_EPVF5_nbif_gpu_STATUS_epvf 0x4059401
#define mmBIF_CFG_EPVF6_nbif_gpu_STATUS_epvf 0x4059801
#define mmBIF_CFG_EPVF7_nbif_gpu_STATUS_epvf 0x4059C01
#define mmBIF_CFG_EPVF8_nbif_gpu_STATUS_epvf 0x405A001
#define mmBIF_CFG_EPVF9_nbif_gpu_STATUS_epvf 0x405A401
#define mmBIF_CFG_EPVF10_nbif_gpu_STATUS_epvf 0x405A801
#define mmBIF_CFG_EPVF11_nbif_gpu_STATUS_epvf 0x405AC01
#define mmBIF_CFG_EPVF12_nbif_gpu_STATUS_epvf 0x405B001
#define mmBIF_CFG_EPVF13_nbif_gpu_STATUS_epvf 0x405B401
#define mmBIF_CFG_EPVF14_nbif_gpu_STATUS_epvf 0x405B801
#define mmBIF_CFG_EPVF15_nbif_gpu_STATUS_epvf 0x405BC01
#define mmnbif_gpu_REVISION_ID_epvf 0x4058002
#define mmBIF_CFG_EPVF0_nbif_gpu_REVISION_ID_epvf 0x4058002
#define mmBIF_CFG_EPVF1_nbif_gpu_REVISION_ID_epvf 0x4058402
#define mmBIF_CFG_EPVF2_nbif_gpu_REVISION_ID_epvf 0x4058802
#define mmBIF_CFG_EPVF3_nbif_gpu_REVISION_ID_epvf 0x4058C02
#define mmBIF_CFG_EPVF4_nbif_gpu_REVISION_ID_epvf 0x4059002
#define mmBIF_CFG_EPVF5_nbif_gpu_REVISION_ID_epvf 0x4059402
#define mmBIF_CFG_EPVF6_nbif_gpu_REVISION_ID_epvf 0x4059802
#define mmBIF_CFG_EPVF7_nbif_gpu_REVISION_ID_epvf 0x4059C02
#define mmBIF_CFG_EPVF8_nbif_gpu_REVISION_ID_epvf 0x405A002
#define mmBIF_CFG_EPVF9_nbif_gpu_REVISION_ID_epvf 0x405A402
#define mmBIF_CFG_EPVF10_nbif_gpu_REVISION_ID_epvf 0x405A802
#define mmBIF_CFG_EPVF11_nbif_gpu_REVISION_ID_epvf 0x405AC02
#define mmBIF_CFG_EPVF12_nbif_gpu_REVISION_ID_epvf 0x405B002
#define mmBIF_CFG_EPVF13_nbif_gpu_REVISION_ID_epvf 0x405B402
#define mmBIF_CFG_EPVF14_nbif_gpu_REVISION_ID_epvf 0x405B802
#define mmBIF_CFG_EPVF15_nbif_gpu_REVISION_ID_epvf 0x405BC02
#define mmnbif_gpu_PROG_INTERFACE_epvf 0x4058002
#define mmBIF_CFG_EPVF0_nbif_gpu_PROG_INTERFACE_epvf 0x4058002
#define mmBIF_CFG_EPVF1_nbif_gpu_PROG_INTERFACE_epvf 0x4058402
#define mmBIF_CFG_EPVF2_nbif_gpu_PROG_INTERFACE_epvf 0x4058802
#define mmBIF_CFG_EPVF3_nbif_gpu_PROG_INTERFACE_epvf 0x4058C02
#define mmBIF_CFG_EPVF4_nbif_gpu_PROG_INTERFACE_epvf 0x4059002
#define mmBIF_CFG_EPVF5_nbif_gpu_PROG_INTERFACE_epvf 0x4059402
#define mmBIF_CFG_EPVF6_nbif_gpu_PROG_INTERFACE_epvf 0x4059802
#define mmBIF_CFG_EPVF7_nbif_gpu_PROG_INTERFACE_epvf 0x4059C02
#define mmBIF_CFG_EPVF8_nbif_gpu_PROG_INTERFACE_epvf 0x405A002
#define mmBIF_CFG_EPVF9_nbif_gpu_PROG_INTERFACE_epvf 0x405A402
#define mmBIF_CFG_EPVF10_nbif_gpu_PROG_INTERFACE_epvf 0x405A802
#define mmBIF_CFG_EPVF11_nbif_gpu_PROG_INTERFACE_epvf 0x405AC02
#define mmBIF_CFG_EPVF12_nbif_gpu_PROG_INTERFACE_epvf 0x405B002
#define mmBIF_CFG_EPVF13_nbif_gpu_PROG_INTERFACE_epvf 0x405B402
#define mmBIF_CFG_EPVF14_nbif_gpu_PROG_INTERFACE_epvf 0x405B802
#define mmBIF_CFG_EPVF15_nbif_gpu_PROG_INTERFACE_epvf 0x405BC02
#define mmnbif_gpu_SUB_CLASS_epvf 0x4058002
#define mmBIF_CFG_EPVF0_nbif_gpu_SUB_CLASS_epvf 0x4058002
#define mmBIF_CFG_EPVF1_nbif_gpu_SUB_CLASS_epvf 0x4058402
#define mmBIF_CFG_EPVF2_nbif_gpu_SUB_CLASS_epvf 0x4058802
#define mmBIF_CFG_EPVF3_nbif_gpu_SUB_CLASS_epvf 0x4058C02
#define mmBIF_CFG_EPVF4_nbif_gpu_SUB_CLASS_epvf 0x4059002
#define mmBIF_CFG_EPVF5_nbif_gpu_SUB_CLASS_epvf 0x4059402
#define mmBIF_CFG_EPVF6_nbif_gpu_SUB_CLASS_epvf 0x4059802
#define mmBIF_CFG_EPVF7_nbif_gpu_SUB_CLASS_epvf 0x4059C02
#define mmBIF_CFG_EPVF8_nbif_gpu_SUB_CLASS_epvf 0x405A002
#define mmBIF_CFG_EPVF9_nbif_gpu_SUB_CLASS_epvf 0x405A402
#define mmBIF_CFG_EPVF10_nbif_gpu_SUB_CLASS_epvf 0x405A802
#define mmBIF_CFG_EPVF11_nbif_gpu_SUB_CLASS_epvf 0x405AC02
#define mmBIF_CFG_EPVF12_nbif_gpu_SUB_CLASS_epvf 0x405B002
#define mmBIF_CFG_EPVF13_nbif_gpu_SUB_CLASS_epvf 0x405B402
#define mmBIF_CFG_EPVF14_nbif_gpu_SUB_CLASS_epvf 0x405B802
#define mmBIF_CFG_EPVF15_nbif_gpu_SUB_CLASS_epvf 0x405BC02
#define mmnbif_gpu_BASE_CLASS_epvf 0x4058002
#define mmBIF_CFG_EPVF0_nbif_gpu_BASE_CLASS_epvf 0x4058002
#define mmBIF_CFG_EPVF1_nbif_gpu_BASE_CLASS_epvf 0x4058402
#define mmBIF_CFG_EPVF2_nbif_gpu_BASE_CLASS_epvf 0x4058802
#define mmBIF_CFG_EPVF3_nbif_gpu_BASE_CLASS_epvf 0x4058C02
#define mmBIF_CFG_EPVF4_nbif_gpu_BASE_CLASS_epvf 0x4059002
#define mmBIF_CFG_EPVF5_nbif_gpu_BASE_CLASS_epvf 0x4059402
#define mmBIF_CFG_EPVF6_nbif_gpu_BASE_CLASS_epvf 0x4059802
#define mmBIF_CFG_EPVF7_nbif_gpu_BASE_CLASS_epvf 0x4059C02
#define mmBIF_CFG_EPVF8_nbif_gpu_BASE_CLASS_epvf 0x405A002
#define mmBIF_CFG_EPVF9_nbif_gpu_BASE_CLASS_epvf 0x405A402
#define mmBIF_CFG_EPVF10_nbif_gpu_BASE_CLASS_epvf 0x405A802
#define mmBIF_CFG_EPVF11_nbif_gpu_BASE_CLASS_epvf 0x405AC02
#define mmBIF_CFG_EPVF12_nbif_gpu_BASE_CLASS_epvf 0x405B002
#define mmBIF_CFG_EPVF13_nbif_gpu_BASE_CLASS_epvf 0x405B402
#define mmBIF_CFG_EPVF14_nbif_gpu_BASE_CLASS_epvf 0x405B802
#define mmBIF_CFG_EPVF15_nbif_gpu_BASE_CLASS_epvf 0x405BC02
#define mmnbif_gpu_CACHE_LINE_epvf 0x4058003
#define mmBIF_CFG_EPVF0_nbif_gpu_CACHE_LINE_epvf 0x4058003
#define mmBIF_CFG_EPVF1_nbif_gpu_CACHE_LINE_epvf 0x4058403
#define mmBIF_CFG_EPVF2_nbif_gpu_CACHE_LINE_epvf 0x4058803
#define mmBIF_CFG_EPVF3_nbif_gpu_CACHE_LINE_epvf 0x4058C03
#define mmBIF_CFG_EPVF4_nbif_gpu_CACHE_LINE_epvf 0x4059003
#define mmBIF_CFG_EPVF5_nbif_gpu_CACHE_LINE_epvf 0x4059403
#define mmBIF_CFG_EPVF6_nbif_gpu_CACHE_LINE_epvf 0x4059803
#define mmBIF_CFG_EPVF7_nbif_gpu_CACHE_LINE_epvf 0x4059C03
#define mmBIF_CFG_EPVF8_nbif_gpu_CACHE_LINE_epvf 0x405A003
#define mmBIF_CFG_EPVF9_nbif_gpu_CACHE_LINE_epvf 0x405A403
#define mmBIF_CFG_EPVF10_nbif_gpu_CACHE_LINE_epvf 0x405A803
#define mmBIF_CFG_EPVF11_nbif_gpu_CACHE_LINE_epvf 0x405AC03
#define mmBIF_CFG_EPVF12_nbif_gpu_CACHE_LINE_epvf 0x405B003
#define mmBIF_CFG_EPVF13_nbif_gpu_CACHE_LINE_epvf 0x405B403
#define mmBIF_CFG_EPVF14_nbif_gpu_CACHE_LINE_epvf 0x405B803
#define mmBIF_CFG_EPVF15_nbif_gpu_CACHE_LINE_epvf 0x405BC03
#define mmnbif_gpu_LATENCY_epvf 0x4058003
#define mmBIF_CFG_EPVF0_nbif_gpu_LATENCY_epvf 0x4058003
#define mmBIF_CFG_EPVF1_nbif_gpu_LATENCY_epvf 0x4058403
#define mmBIF_CFG_EPVF2_nbif_gpu_LATENCY_epvf 0x4058803
#define mmBIF_CFG_EPVF3_nbif_gpu_LATENCY_epvf 0x4058C03
#define mmBIF_CFG_EPVF4_nbif_gpu_LATENCY_epvf 0x4059003
#define mmBIF_CFG_EPVF5_nbif_gpu_LATENCY_epvf 0x4059403
#define mmBIF_CFG_EPVF6_nbif_gpu_LATENCY_epvf 0x4059803
#define mmBIF_CFG_EPVF7_nbif_gpu_LATENCY_epvf 0x4059C03
#define mmBIF_CFG_EPVF8_nbif_gpu_LATENCY_epvf 0x405A003
#define mmBIF_CFG_EPVF9_nbif_gpu_LATENCY_epvf 0x405A403
#define mmBIF_CFG_EPVF10_nbif_gpu_LATENCY_epvf 0x405A803
#define mmBIF_CFG_EPVF11_nbif_gpu_LATENCY_epvf 0x405AC03
#define mmBIF_CFG_EPVF12_nbif_gpu_LATENCY_epvf 0x405B003
#define mmBIF_CFG_EPVF13_nbif_gpu_LATENCY_epvf 0x405B403
#define mmBIF_CFG_EPVF14_nbif_gpu_LATENCY_epvf 0x405B803
#define mmBIF_CFG_EPVF15_nbif_gpu_LATENCY_epvf 0x405BC03
#define mmnbif_gpu_HEADER_epvf 0x4058003
#define mmBIF_CFG_EPVF0_nbif_gpu_HEADER_epvf 0x4058003
#define mmBIF_CFG_EPVF1_nbif_gpu_HEADER_epvf 0x4058403
#define mmBIF_CFG_EPVF2_nbif_gpu_HEADER_epvf 0x4058803
#define mmBIF_CFG_EPVF3_nbif_gpu_HEADER_epvf 0x4058C03
#define mmBIF_CFG_EPVF4_nbif_gpu_HEADER_epvf 0x4059003
#define mmBIF_CFG_EPVF5_nbif_gpu_HEADER_epvf 0x4059403
#define mmBIF_CFG_EPVF6_nbif_gpu_HEADER_epvf 0x4059803
#define mmBIF_CFG_EPVF7_nbif_gpu_HEADER_epvf 0x4059C03
#define mmBIF_CFG_EPVF8_nbif_gpu_HEADER_epvf 0x405A003
#define mmBIF_CFG_EPVF9_nbif_gpu_HEADER_epvf 0x405A403
#define mmBIF_CFG_EPVF10_nbif_gpu_HEADER_epvf 0x405A803
#define mmBIF_CFG_EPVF11_nbif_gpu_HEADER_epvf 0x405AC03
#define mmBIF_CFG_EPVF12_nbif_gpu_HEADER_epvf 0x405B003
#define mmBIF_CFG_EPVF13_nbif_gpu_HEADER_epvf 0x405B403
#define mmBIF_CFG_EPVF14_nbif_gpu_HEADER_epvf 0x405B803
#define mmBIF_CFG_EPVF15_nbif_gpu_HEADER_epvf 0x405BC03
#define mmnbif_gpu_BIST_epvf 0x4058003
#define mmBIF_CFG_EPVF0_nbif_gpu_BIST_epvf 0x4058003
#define mmBIF_CFG_EPVF1_nbif_gpu_BIST_epvf 0x4058403
#define mmBIF_CFG_EPVF2_nbif_gpu_BIST_epvf 0x4058803
#define mmBIF_CFG_EPVF3_nbif_gpu_BIST_epvf 0x4058C03
#define mmBIF_CFG_EPVF4_nbif_gpu_BIST_epvf 0x4059003
#define mmBIF_CFG_EPVF5_nbif_gpu_BIST_epvf 0x4059403
#define mmBIF_CFG_EPVF6_nbif_gpu_BIST_epvf 0x4059803
#define mmBIF_CFG_EPVF7_nbif_gpu_BIST_epvf 0x4059C03
#define mmBIF_CFG_EPVF8_nbif_gpu_BIST_epvf 0x405A003
#define mmBIF_CFG_EPVF9_nbif_gpu_BIST_epvf 0x405A403
#define mmBIF_CFG_EPVF10_nbif_gpu_BIST_epvf 0x405A803
#define mmBIF_CFG_EPVF11_nbif_gpu_BIST_epvf 0x405AC03
#define mmBIF_CFG_EPVF12_nbif_gpu_BIST_epvf 0x405B003
#define mmBIF_CFG_EPVF13_nbif_gpu_BIST_epvf 0x405B403
#define mmBIF_CFG_EPVF14_nbif_gpu_BIST_epvf 0x405B803
#define mmBIF_CFG_EPVF15_nbif_gpu_BIST_epvf 0x405BC03
#define mmnbif_gpu_BASE_ADDR_1_epvf 0x4058004
#define mmBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_1_epvf 0x4058004
#define mmBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_1_epvf 0x4058404
#define mmBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_1_epvf 0x4058804
#define mmBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_1_epvf 0x4058C04
#define mmBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_1_epvf 0x4059004
#define mmBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_1_epvf 0x4059404
#define mmBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_1_epvf 0x4059804
#define mmBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_1_epvf 0x4059C04
#define mmBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_1_epvf 0x405A004
#define mmBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_1_epvf 0x405A404
#define mmBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_1_epvf 0x405A804
#define mmBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_1_epvf 0x405AC04
#define mmBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_1_epvf 0x405B004
#define mmBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_1_epvf 0x405B404
#define mmBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_1_epvf 0x405B804
#define mmBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_1_epvf 0x405BC04
#define mmnbif_gpu_BASE_ADDR_2_epvf 0x4058005
#define mmBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_2_epvf 0x4058005
#define mmBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_2_epvf 0x4058405
#define mmBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_2_epvf 0x4058805
#define mmBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_2_epvf 0x4058C05
#define mmBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_2_epvf 0x4059005
#define mmBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_2_epvf 0x4059405
#define mmBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_2_epvf 0x4059805
#define mmBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_2_epvf 0x4059C05
#define mmBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_2_epvf 0x405A005
#define mmBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_2_epvf 0x405A405
#define mmBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_2_epvf 0x405A805
#define mmBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_2_epvf 0x405AC05
#define mmBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_2_epvf 0x405B005
#define mmBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_2_epvf 0x405B405
#define mmBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_2_epvf 0x405B805
#define mmBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_2_epvf 0x405BC05
#define mmnbif_gpu_BASE_ADDR_3_epvf 0x4058006
#define mmBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_3_epvf 0x4058006
#define mmBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_3_epvf 0x4058406
#define mmBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_3_epvf 0x4058806
#define mmBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_3_epvf 0x4058C06
#define mmBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_3_epvf 0x4059006
#define mmBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_3_epvf 0x4059406
#define mmBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_3_epvf 0x4059806
#define mmBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_3_epvf 0x4059C06
#define mmBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_3_epvf 0x405A006
#define mmBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_3_epvf 0x405A406
#define mmBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_3_epvf 0x405A806
#define mmBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_3_epvf 0x405AC06
#define mmBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_3_epvf 0x405B006
#define mmBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_3_epvf 0x405B406
#define mmBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_3_epvf 0x405B806
#define mmBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_3_epvf 0x405BC06
#define mmnbif_gpu_BASE_ADDR_4_epvf 0x4058007
#define mmBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_4_epvf 0x4058007
#define mmBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_4_epvf 0x4058407
#define mmBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_4_epvf 0x4058807
#define mmBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_4_epvf 0x4058C07
#define mmBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_4_epvf 0x4059007
#define mmBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_4_epvf 0x4059407
#define mmBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_4_epvf 0x4059807
#define mmBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_4_epvf 0x4059C07
#define mmBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_4_epvf 0x405A007
#define mmBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_4_epvf 0x405A407
#define mmBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_4_epvf 0x405A807
#define mmBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_4_epvf 0x405AC07
#define mmBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_4_epvf 0x405B007
#define mmBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_4_epvf 0x405B407
#define mmBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_4_epvf 0x405B807
#define mmBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_4_epvf 0x405BC07
#define mmnbif_gpu_BASE_ADDR_5_epvf 0x4058008
#define mmBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_5_epvf 0x4058008
#define mmBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_5_epvf 0x4058408
#define mmBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_5_epvf 0x4058808
#define mmBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_5_epvf 0x4058C08
#define mmBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_5_epvf 0x4059008
#define mmBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_5_epvf 0x4059408
#define mmBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_5_epvf 0x4059808
#define mmBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_5_epvf 0x4059C08
#define mmBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_5_epvf 0x405A008
#define mmBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_5_epvf 0x405A408
#define mmBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_5_epvf 0x405A808
#define mmBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_5_epvf 0x405AC08
#define mmBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_5_epvf 0x405B008
#define mmBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_5_epvf 0x405B408
#define mmBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_5_epvf 0x405B808
#define mmBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_5_epvf 0x405BC08
#define mmnbif_gpu_BASE_ADDR_6_epvf 0x4058009
#define mmBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_6_epvf 0x4058009
#define mmBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_6_epvf 0x4058409
#define mmBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_6_epvf 0x4058809
#define mmBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_6_epvf 0x4058C09
#define mmBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_6_epvf 0x4059009
#define mmBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_6_epvf 0x4059409
#define mmBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_6_epvf 0x4059809
#define mmBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_6_epvf 0x4059C09
#define mmBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_6_epvf 0x405A009
#define mmBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_6_epvf 0x405A409
#define mmBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_6_epvf 0x405A809
#define mmBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_6_epvf 0x405AC09
#define mmBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_6_epvf 0x405B009
#define mmBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_6_epvf 0x405B409
#define mmBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_6_epvf 0x405B809
#define mmBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_6_epvf 0x405BC09
#define mmnbif_gpu_ROM_BASE_ADDR_epvf 0x405800C
#define mmBIF_CFG_EPVF0_nbif_gpu_ROM_BASE_ADDR_epvf 0x405800C
#define mmBIF_CFG_EPVF1_nbif_gpu_ROM_BASE_ADDR_epvf 0x405840C
#define mmBIF_CFG_EPVF2_nbif_gpu_ROM_BASE_ADDR_epvf 0x405880C
#define mmBIF_CFG_EPVF3_nbif_gpu_ROM_BASE_ADDR_epvf 0x4058C0C
#define mmBIF_CFG_EPVF4_nbif_gpu_ROM_BASE_ADDR_epvf 0x405900C
#define mmBIF_CFG_EPVF5_nbif_gpu_ROM_BASE_ADDR_epvf 0x405940C
#define mmBIF_CFG_EPVF6_nbif_gpu_ROM_BASE_ADDR_epvf 0x405980C
#define mmBIF_CFG_EPVF7_nbif_gpu_ROM_BASE_ADDR_epvf 0x4059C0C
#define mmBIF_CFG_EPVF8_nbif_gpu_ROM_BASE_ADDR_epvf 0x405A00C
#define mmBIF_CFG_EPVF9_nbif_gpu_ROM_BASE_ADDR_epvf 0x405A40C
#define mmBIF_CFG_EPVF10_nbif_gpu_ROM_BASE_ADDR_epvf 0x405A80C
#define mmBIF_CFG_EPVF11_nbif_gpu_ROM_BASE_ADDR_epvf 0x405AC0C
#define mmBIF_CFG_EPVF12_nbif_gpu_ROM_BASE_ADDR_epvf 0x405B00C
#define mmBIF_CFG_EPVF13_nbif_gpu_ROM_BASE_ADDR_epvf 0x405B40C
#define mmBIF_CFG_EPVF14_nbif_gpu_ROM_BASE_ADDR_epvf 0x405B80C
#define mmBIF_CFG_EPVF15_nbif_gpu_ROM_BASE_ADDR_epvf 0x405BC0C
#define mmnbif_gpu_CAP_PTR_epvf 0x405800D
#define mmBIF_CFG_EPVF0_nbif_gpu_CAP_PTR_epvf 0x405800D
#define mmBIF_CFG_EPVF1_nbif_gpu_CAP_PTR_epvf 0x405840D
#define mmBIF_CFG_EPVF2_nbif_gpu_CAP_PTR_epvf 0x405880D
#define mmBIF_CFG_EPVF3_nbif_gpu_CAP_PTR_epvf 0x4058C0D
#define mmBIF_CFG_EPVF4_nbif_gpu_CAP_PTR_epvf 0x405900D
#define mmBIF_CFG_EPVF5_nbif_gpu_CAP_PTR_epvf 0x405940D
#define mmBIF_CFG_EPVF6_nbif_gpu_CAP_PTR_epvf 0x405980D
#define mmBIF_CFG_EPVF7_nbif_gpu_CAP_PTR_epvf 0x4059C0D
#define mmBIF_CFG_EPVF8_nbif_gpu_CAP_PTR_epvf 0x405A00D
#define mmBIF_CFG_EPVF9_nbif_gpu_CAP_PTR_epvf 0x405A40D
#define mmBIF_CFG_EPVF10_nbif_gpu_CAP_PTR_epvf 0x405A80D
#define mmBIF_CFG_EPVF11_nbif_gpu_CAP_PTR_epvf 0x405AC0D
#define mmBIF_CFG_EPVF12_nbif_gpu_CAP_PTR_epvf 0x405B00D
#define mmBIF_CFG_EPVF13_nbif_gpu_CAP_PTR_epvf 0x405B40D
#define mmBIF_CFG_EPVF14_nbif_gpu_CAP_PTR_epvf 0x405B80D
#define mmBIF_CFG_EPVF15_nbif_gpu_CAP_PTR_epvf 0x405BC0D
#define mmnbif_gpu_INTERRUPT_LINE_epvf 0x405800F
#define mmBIF_CFG_EPVF0_nbif_gpu_INTERRUPT_LINE_epvf 0x405800F
#define mmBIF_CFG_EPVF1_nbif_gpu_INTERRUPT_LINE_epvf 0x405840F
#define mmBIF_CFG_EPVF2_nbif_gpu_INTERRUPT_LINE_epvf 0x405880F
#define mmBIF_CFG_EPVF3_nbif_gpu_INTERRUPT_LINE_epvf 0x4058C0F
#define mmBIF_CFG_EPVF4_nbif_gpu_INTERRUPT_LINE_epvf 0x405900F
#define mmBIF_CFG_EPVF5_nbif_gpu_INTERRUPT_LINE_epvf 0x405940F
#define mmBIF_CFG_EPVF6_nbif_gpu_INTERRUPT_LINE_epvf 0x405980F
#define mmBIF_CFG_EPVF7_nbif_gpu_INTERRUPT_LINE_epvf 0x4059C0F
#define mmBIF_CFG_EPVF8_nbif_gpu_INTERRUPT_LINE_epvf 0x405A00F
#define mmBIF_CFG_EPVF9_nbif_gpu_INTERRUPT_LINE_epvf 0x405A40F
#define mmBIF_CFG_EPVF10_nbif_gpu_INTERRUPT_LINE_epvf 0x405A80F
#define mmBIF_CFG_EPVF11_nbif_gpu_INTERRUPT_LINE_epvf 0x405AC0F
#define mmBIF_CFG_EPVF12_nbif_gpu_INTERRUPT_LINE_epvf 0x405B00F
#define mmBIF_CFG_EPVF13_nbif_gpu_INTERRUPT_LINE_epvf 0x405B40F
#define mmBIF_CFG_EPVF14_nbif_gpu_INTERRUPT_LINE_epvf 0x405B80F
#define mmBIF_CFG_EPVF15_nbif_gpu_INTERRUPT_LINE_epvf 0x405BC0F
#define mmnbif_gpu_INTERRUPT_PIN_epvf 0x405800F
#define mmBIF_CFG_EPVF0_nbif_gpu_INTERRUPT_PIN_epvf 0x405800F
#define mmBIF_CFG_EPVF1_nbif_gpu_INTERRUPT_PIN_epvf 0x405840F
#define mmBIF_CFG_EPVF2_nbif_gpu_INTERRUPT_PIN_epvf 0x405880F
#define mmBIF_CFG_EPVF3_nbif_gpu_INTERRUPT_PIN_epvf 0x4058C0F
#define mmBIF_CFG_EPVF4_nbif_gpu_INTERRUPT_PIN_epvf 0x405900F
#define mmBIF_CFG_EPVF5_nbif_gpu_INTERRUPT_PIN_epvf 0x405940F
#define mmBIF_CFG_EPVF6_nbif_gpu_INTERRUPT_PIN_epvf 0x405980F
#define mmBIF_CFG_EPVF7_nbif_gpu_INTERRUPT_PIN_epvf 0x4059C0F
#define mmBIF_CFG_EPVF8_nbif_gpu_INTERRUPT_PIN_epvf 0x405A00F
#define mmBIF_CFG_EPVF9_nbif_gpu_INTERRUPT_PIN_epvf 0x405A40F
#define mmBIF_CFG_EPVF10_nbif_gpu_INTERRUPT_PIN_epvf 0x405A80F
#define mmBIF_CFG_EPVF11_nbif_gpu_INTERRUPT_PIN_epvf 0x405AC0F
#define mmBIF_CFG_EPVF12_nbif_gpu_INTERRUPT_PIN_epvf 0x405B00F
#define mmBIF_CFG_EPVF13_nbif_gpu_INTERRUPT_PIN_epvf 0x405B40F
#define mmBIF_CFG_EPVF14_nbif_gpu_INTERRUPT_PIN_epvf 0x405B80F
#define mmBIF_CFG_EPVF15_nbif_gpu_INTERRUPT_PIN_epvf 0x405BC0F
#define mmnbif_gpu_ADAPTER_ID_epvf 0x405800B
#define mmBIF_CFG_EPVF0_nbif_gpu_ADAPTER_ID_epvf 0x405800B
#define mmBIF_CFG_EPVF1_nbif_gpu_ADAPTER_ID_epvf 0x405840B
#define mmBIF_CFG_EPVF2_nbif_gpu_ADAPTER_ID_epvf 0x405880B
#define mmBIF_CFG_EPVF3_nbif_gpu_ADAPTER_ID_epvf 0x4058C0B
#define mmBIF_CFG_EPVF4_nbif_gpu_ADAPTER_ID_epvf 0x405900B
#define mmBIF_CFG_EPVF5_nbif_gpu_ADAPTER_ID_epvf 0x405940B
#define mmBIF_CFG_EPVF6_nbif_gpu_ADAPTER_ID_epvf 0x405980B
#define mmBIF_CFG_EPVF7_nbif_gpu_ADAPTER_ID_epvf 0x4059C0B
#define mmBIF_CFG_EPVF8_nbif_gpu_ADAPTER_ID_epvf 0x405A00B
#define mmBIF_CFG_EPVF9_nbif_gpu_ADAPTER_ID_epvf 0x405A40B
#define mmBIF_CFG_EPVF10_nbif_gpu_ADAPTER_ID_epvf 0x405A80B
#define mmBIF_CFG_EPVF11_nbif_gpu_ADAPTER_ID_epvf 0x405AC0B
#define mmBIF_CFG_EPVF12_nbif_gpu_ADAPTER_ID_epvf 0x405B00B
#define mmBIF_CFG_EPVF13_nbif_gpu_ADAPTER_ID_epvf 0x405B40B
#define mmBIF_CFG_EPVF14_nbif_gpu_ADAPTER_ID_epvf 0x405B80B
#define mmBIF_CFG_EPVF15_nbif_gpu_ADAPTER_ID_epvf 0x405BC0B
#define mmnbif_gpu_PCIE_CAP_LIST_epvf 0x4058019
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_CAP_LIST_epvf 0x4058019
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_CAP_LIST_epvf 0x4058419
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_CAP_LIST_epvf 0x4058819
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_CAP_LIST_epvf 0x4058C19
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_CAP_LIST_epvf 0x4059019
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_CAP_LIST_epvf 0x4059419
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_CAP_LIST_epvf 0x4059819
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_CAP_LIST_epvf 0x4059C19
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_CAP_LIST_epvf 0x405A019
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_CAP_LIST_epvf 0x405A419
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_CAP_LIST_epvf 0x405A819
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_CAP_LIST_epvf 0x405AC19
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_CAP_LIST_epvf 0x405B019
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_CAP_LIST_epvf 0x405B419
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_CAP_LIST_epvf 0x405B819
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_CAP_LIST_epvf 0x405BC19
#define mmnbif_gpu_PCIE_CAP_epvf 0x4058019
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_CAP_epvf 0x4058019
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_CAP_epvf 0x4058419
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_CAP_epvf 0x4058819
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_CAP_epvf 0x4058C19
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_CAP_epvf 0x4059019
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_CAP_epvf 0x4059419
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_CAP_epvf 0x4059819
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_CAP_epvf 0x4059C19
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_CAP_epvf 0x405A019
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_CAP_epvf 0x405A419
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_CAP_epvf 0x405A819
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_CAP_epvf 0x405AC19
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_CAP_epvf 0x405B019
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_CAP_epvf 0x405B419
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_CAP_epvf 0x405B819
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_CAP_epvf 0x405BC19
#define mmnbif_gpu_DEVICE_CAP_epvf 0x405801A
#define mmBIF_CFG_EPVF0_nbif_gpu_DEVICE_CAP_epvf 0x405801A
#define mmBIF_CFG_EPVF1_nbif_gpu_DEVICE_CAP_epvf 0x405841A
#define mmBIF_CFG_EPVF2_nbif_gpu_DEVICE_CAP_epvf 0x405881A
#define mmBIF_CFG_EPVF3_nbif_gpu_DEVICE_CAP_epvf 0x4058C1A
#define mmBIF_CFG_EPVF4_nbif_gpu_DEVICE_CAP_epvf 0x405901A
#define mmBIF_CFG_EPVF5_nbif_gpu_DEVICE_CAP_epvf 0x405941A
#define mmBIF_CFG_EPVF6_nbif_gpu_DEVICE_CAP_epvf 0x405981A
#define mmBIF_CFG_EPVF7_nbif_gpu_DEVICE_CAP_epvf 0x4059C1A
#define mmBIF_CFG_EPVF8_nbif_gpu_DEVICE_CAP_epvf 0x405A01A
#define mmBIF_CFG_EPVF9_nbif_gpu_DEVICE_CAP_epvf 0x405A41A
#define mmBIF_CFG_EPVF10_nbif_gpu_DEVICE_CAP_epvf 0x405A81A
#define mmBIF_CFG_EPVF11_nbif_gpu_DEVICE_CAP_epvf 0x405AC1A
#define mmBIF_CFG_EPVF12_nbif_gpu_DEVICE_CAP_epvf 0x405B01A
#define mmBIF_CFG_EPVF13_nbif_gpu_DEVICE_CAP_epvf 0x405B41A
#define mmBIF_CFG_EPVF14_nbif_gpu_DEVICE_CAP_epvf 0x405B81A
#define mmBIF_CFG_EPVF15_nbif_gpu_DEVICE_CAP_epvf 0x405BC1A
#define mmnbif_gpu_DEVICE_CNTL_epvf 0x405801B
#define mmBIF_CFG_EPVF0_nbif_gpu_DEVICE_CNTL_epvf 0x405801B
#define mmBIF_CFG_EPVF1_nbif_gpu_DEVICE_CNTL_epvf 0x405841B
#define mmBIF_CFG_EPVF2_nbif_gpu_DEVICE_CNTL_epvf 0x405881B
#define mmBIF_CFG_EPVF3_nbif_gpu_DEVICE_CNTL_epvf 0x4058C1B
#define mmBIF_CFG_EPVF4_nbif_gpu_DEVICE_CNTL_epvf 0x405901B
#define mmBIF_CFG_EPVF5_nbif_gpu_DEVICE_CNTL_epvf 0x405941B
#define mmBIF_CFG_EPVF6_nbif_gpu_DEVICE_CNTL_epvf 0x405981B
#define mmBIF_CFG_EPVF7_nbif_gpu_DEVICE_CNTL_epvf 0x4059C1B
#define mmBIF_CFG_EPVF8_nbif_gpu_DEVICE_CNTL_epvf 0x405A01B
#define mmBIF_CFG_EPVF9_nbif_gpu_DEVICE_CNTL_epvf 0x405A41B
#define mmBIF_CFG_EPVF10_nbif_gpu_DEVICE_CNTL_epvf 0x405A81B
#define mmBIF_CFG_EPVF11_nbif_gpu_DEVICE_CNTL_epvf 0x405AC1B
#define mmBIF_CFG_EPVF12_nbif_gpu_DEVICE_CNTL_epvf 0x405B01B
#define mmBIF_CFG_EPVF13_nbif_gpu_DEVICE_CNTL_epvf 0x405B41B
#define mmBIF_CFG_EPVF14_nbif_gpu_DEVICE_CNTL_epvf 0x405B81B
#define mmBIF_CFG_EPVF15_nbif_gpu_DEVICE_CNTL_epvf 0x405BC1B
#define mmnbif_gpu_DEVICE_STATUS_epvf 0x405801B
#define mmBIF_CFG_EPVF0_nbif_gpu_DEVICE_STATUS_epvf 0x405801B
#define mmBIF_CFG_EPVF1_nbif_gpu_DEVICE_STATUS_epvf 0x405841B
#define mmBIF_CFG_EPVF2_nbif_gpu_DEVICE_STATUS_epvf 0x405881B
#define mmBIF_CFG_EPVF3_nbif_gpu_DEVICE_STATUS_epvf 0x4058C1B
#define mmBIF_CFG_EPVF4_nbif_gpu_DEVICE_STATUS_epvf 0x405901B
#define mmBIF_CFG_EPVF5_nbif_gpu_DEVICE_STATUS_epvf 0x405941B
#define mmBIF_CFG_EPVF6_nbif_gpu_DEVICE_STATUS_epvf 0x405981B
#define mmBIF_CFG_EPVF7_nbif_gpu_DEVICE_STATUS_epvf 0x4059C1B
#define mmBIF_CFG_EPVF8_nbif_gpu_DEVICE_STATUS_epvf 0x405A01B
#define mmBIF_CFG_EPVF9_nbif_gpu_DEVICE_STATUS_epvf 0x405A41B
#define mmBIF_CFG_EPVF10_nbif_gpu_DEVICE_STATUS_epvf 0x405A81B
#define mmBIF_CFG_EPVF11_nbif_gpu_DEVICE_STATUS_epvf 0x405AC1B
#define mmBIF_CFG_EPVF12_nbif_gpu_DEVICE_STATUS_epvf 0x405B01B
#define mmBIF_CFG_EPVF13_nbif_gpu_DEVICE_STATUS_epvf 0x405B41B
#define mmBIF_CFG_EPVF14_nbif_gpu_DEVICE_STATUS_epvf 0x405B81B
#define mmBIF_CFG_EPVF15_nbif_gpu_DEVICE_STATUS_epvf 0x405BC1B
#define mmnbif_gpu_LINK_CAP_epvf 0x405801C
#define mmBIF_CFG_EPVF0_nbif_gpu_LINK_CAP_epvf 0x405801C
#define mmBIF_CFG_EPVF1_nbif_gpu_LINK_CAP_epvf 0x405841C
#define mmBIF_CFG_EPVF2_nbif_gpu_LINK_CAP_epvf 0x405881C
#define mmBIF_CFG_EPVF3_nbif_gpu_LINK_CAP_epvf 0x4058C1C
#define mmBIF_CFG_EPVF4_nbif_gpu_LINK_CAP_epvf 0x405901C
#define mmBIF_CFG_EPVF5_nbif_gpu_LINK_CAP_epvf 0x405941C
#define mmBIF_CFG_EPVF6_nbif_gpu_LINK_CAP_epvf 0x405981C
#define mmBIF_CFG_EPVF7_nbif_gpu_LINK_CAP_epvf 0x4059C1C
#define mmBIF_CFG_EPVF8_nbif_gpu_LINK_CAP_epvf 0x405A01C
#define mmBIF_CFG_EPVF9_nbif_gpu_LINK_CAP_epvf 0x405A41C
#define mmBIF_CFG_EPVF10_nbif_gpu_LINK_CAP_epvf 0x405A81C
#define mmBIF_CFG_EPVF11_nbif_gpu_LINK_CAP_epvf 0x405AC1C
#define mmBIF_CFG_EPVF12_nbif_gpu_LINK_CAP_epvf 0x405B01C
#define mmBIF_CFG_EPVF13_nbif_gpu_LINK_CAP_epvf 0x405B41C
#define mmBIF_CFG_EPVF14_nbif_gpu_LINK_CAP_epvf 0x405B81C
#define mmBIF_CFG_EPVF15_nbif_gpu_LINK_CAP_epvf 0x405BC1C
#define mmnbif_gpu_LINK_CNTL_epvf 0x405801D
#define mmBIF_CFG_EPVF0_nbif_gpu_LINK_CNTL_epvf 0x405801D
#define mmBIF_CFG_EPVF1_nbif_gpu_LINK_CNTL_epvf 0x405841D
#define mmBIF_CFG_EPVF2_nbif_gpu_LINK_CNTL_epvf 0x405881D
#define mmBIF_CFG_EPVF3_nbif_gpu_LINK_CNTL_epvf 0x4058C1D
#define mmBIF_CFG_EPVF4_nbif_gpu_LINK_CNTL_epvf 0x405901D
#define mmBIF_CFG_EPVF5_nbif_gpu_LINK_CNTL_epvf 0x405941D
#define mmBIF_CFG_EPVF6_nbif_gpu_LINK_CNTL_epvf 0x405981D
#define mmBIF_CFG_EPVF7_nbif_gpu_LINK_CNTL_epvf 0x4059C1D
#define mmBIF_CFG_EPVF8_nbif_gpu_LINK_CNTL_epvf 0x405A01D
#define mmBIF_CFG_EPVF9_nbif_gpu_LINK_CNTL_epvf 0x405A41D
#define mmBIF_CFG_EPVF10_nbif_gpu_LINK_CNTL_epvf 0x405A81D
#define mmBIF_CFG_EPVF11_nbif_gpu_LINK_CNTL_epvf 0x405AC1D
#define mmBIF_CFG_EPVF12_nbif_gpu_LINK_CNTL_epvf 0x405B01D
#define mmBIF_CFG_EPVF13_nbif_gpu_LINK_CNTL_epvf 0x405B41D
#define mmBIF_CFG_EPVF14_nbif_gpu_LINK_CNTL_epvf 0x405B81D
#define mmBIF_CFG_EPVF15_nbif_gpu_LINK_CNTL_epvf 0x405BC1D
#define mmnbif_gpu_LINK_STATUS_epvf 0x405801D
#define mmBIF_CFG_EPVF0_nbif_gpu_LINK_STATUS_epvf 0x405801D
#define mmBIF_CFG_EPVF1_nbif_gpu_LINK_STATUS_epvf 0x405841D
#define mmBIF_CFG_EPVF2_nbif_gpu_LINK_STATUS_epvf 0x405881D
#define mmBIF_CFG_EPVF3_nbif_gpu_LINK_STATUS_epvf 0x4058C1D
#define mmBIF_CFG_EPVF4_nbif_gpu_LINK_STATUS_epvf 0x405901D
#define mmBIF_CFG_EPVF5_nbif_gpu_LINK_STATUS_epvf 0x405941D
#define mmBIF_CFG_EPVF6_nbif_gpu_LINK_STATUS_epvf 0x405981D
#define mmBIF_CFG_EPVF7_nbif_gpu_LINK_STATUS_epvf 0x4059C1D
#define mmBIF_CFG_EPVF8_nbif_gpu_LINK_STATUS_epvf 0x405A01D
#define mmBIF_CFG_EPVF9_nbif_gpu_LINK_STATUS_epvf 0x405A41D
#define mmBIF_CFG_EPVF10_nbif_gpu_LINK_STATUS_epvf 0x405A81D
#define mmBIF_CFG_EPVF11_nbif_gpu_LINK_STATUS_epvf 0x405AC1D
#define mmBIF_CFG_EPVF12_nbif_gpu_LINK_STATUS_epvf 0x405B01D
#define mmBIF_CFG_EPVF13_nbif_gpu_LINK_STATUS_epvf 0x405B41D
#define mmBIF_CFG_EPVF14_nbif_gpu_LINK_STATUS_epvf 0x405B81D
#define mmBIF_CFG_EPVF15_nbif_gpu_LINK_STATUS_epvf 0x405BC1D
#define mmnbif_gpu_DEVICE_CAP2_epvf 0x4058022
#define mmBIF_CFG_EPVF0_nbif_gpu_DEVICE_CAP2_epvf 0x4058022
#define mmBIF_CFG_EPVF1_nbif_gpu_DEVICE_CAP2_epvf 0x4058422
#define mmBIF_CFG_EPVF2_nbif_gpu_DEVICE_CAP2_epvf 0x4058822
#define mmBIF_CFG_EPVF3_nbif_gpu_DEVICE_CAP2_epvf 0x4058C22
#define mmBIF_CFG_EPVF4_nbif_gpu_DEVICE_CAP2_epvf 0x4059022
#define mmBIF_CFG_EPVF5_nbif_gpu_DEVICE_CAP2_epvf 0x4059422
#define mmBIF_CFG_EPVF6_nbif_gpu_DEVICE_CAP2_epvf 0x4059822
#define mmBIF_CFG_EPVF7_nbif_gpu_DEVICE_CAP2_epvf 0x4059C22
#define mmBIF_CFG_EPVF8_nbif_gpu_DEVICE_CAP2_epvf 0x405A022
#define mmBIF_CFG_EPVF9_nbif_gpu_DEVICE_CAP2_epvf 0x405A422
#define mmBIF_CFG_EPVF10_nbif_gpu_DEVICE_CAP2_epvf 0x405A822
#define mmBIF_CFG_EPVF11_nbif_gpu_DEVICE_CAP2_epvf 0x405AC22
#define mmBIF_CFG_EPVF12_nbif_gpu_DEVICE_CAP2_epvf 0x405B022
#define mmBIF_CFG_EPVF13_nbif_gpu_DEVICE_CAP2_epvf 0x405B422
#define mmBIF_CFG_EPVF14_nbif_gpu_DEVICE_CAP2_epvf 0x405B822
#define mmBIF_CFG_EPVF15_nbif_gpu_DEVICE_CAP2_epvf 0x405BC22
#define mmnbif_gpu_DEVICE_CNTL2_epvf 0x4058023
#define mmBIF_CFG_EPVF0_nbif_gpu_DEVICE_CNTL2_epvf 0x4058023
#define mmBIF_CFG_EPVF1_nbif_gpu_DEVICE_CNTL2_epvf 0x4058423
#define mmBIF_CFG_EPVF2_nbif_gpu_DEVICE_CNTL2_epvf 0x4058823
#define mmBIF_CFG_EPVF3_nbif_gpu_DEVICE_CNTL2_epvf 0x4058C23
#define mmBIF_CFG_EPVF4_nbif_gpu_DEVICE_CNTL2_epvf 0x4059023
#define mmBIF_CFG_EPVF5_nbif_gpu_DEVICE_CNTL2_epvf 0x4059423
#define mmBIF_CFG_EPVF6_nbif_gpu_DEVICE_CNTL2_epvf 0x4059823
#define mmBIF_CFG_EPVF7_nbif_gpu_DEVICE_CNTL2_epvf 0x4059C23
#define mmBIF_CFG_EPVF8_nbif_gpu_DEVICE_CNTL2_epvf 0x405A023
#define mmBIF_CFG_EPVF9_nbif_gpu_DEVICE_CNTL2_epvf 0x405A423
#define mmBIF_CFG_EPVF10_nbif_gpu_DEVICE_CNTL2_epvf 0x405A823
#define mmBIF_CFG_EPVF11_nbif_gpu_DEVICE_CNTL2_epvf 0x405AC23
#define mmBIF_CFG_EPVF12_nbif_gpu_DEVICE_CNTL2_epvf 0x405B023
#define mmBIF_CFG_EPVF13_nbif_gpu_DEVICE_CNTL2_epvf 0x405B423
#define mmBIF_CFG_EPVF14_nbif_gpu_DEVICE_CNTL2_epvf 0x405B823
#define mmBIF_CFG_EPVF15_nbif_gpu_DEVICE_CNTL2_epvf 0x405BC23
#define mmnbif_gpu_DEVICE_STATUS2_epvf 0x4058023
#define mmBIF_CFG_EPVF0_nbif_gpu_DEVICE_STATUS2_epvf 0x4058023
#define mmBIF_CFG_EPVF1_nbif_gpu_DEVICE_STATUS2_epvf 0x4058423
#define mmBIF_CFG_EPVF2_nbif_gpu_DEVICE_STATUS2_epvf 0x4058823
#define mmBIF_CFG_EPVF3_nbif_gpu_DEVICE_STATUS2_epvf 0x4058C23
#define mmBIF_CFG_EPVF4_nbif_gpu_DEVICE_STATUS2_epvf 0x4059023
#define mmBIF_CFG_EPVF5_nbif_gpu_DEVICE_STATUS2_epvf 0x4059423
#define mmBIF_CFG_EPVF6_nbif_gpu_DEVICE_STATUS2_epvf 0x4059823
#define mmBIF_CFG_EPVF7_nbif_gpu_DEVICE_STATUS2_epvf 0x4059C23
#define mmBIF_CFG_EPVF8_nbif_gpu_DEVICE_STATUS2_epvf 0x405A023
#define mmBIF_CFG_EPVF9_nbif_gpu_DEVICE_STATUS2_epvf 0x405A423
#define mmBIF_CFG_EPVF10_nbif_gpu_DEVICE_STATUS2_epvf 0x405A823
#define mmBIF_CFG_EPVF11_nbif_gpu_DEVICE_STATUS2_epvf 0x405AC23
#define mmBIF_CFG_EPVF12_nbif_gpu_DEVICE_STATUS2_epvf 0x405B023
#define mmBIF_CFG_EPVF13_nbif_gpu_DEVICE_STATUS2_epvf 0x405B423
#define mmBIF_CFG_EPVF14_nbif_gpu_DEVICE_STATUS2_epvf 0x405B823
#define mmBIF_CFG_EPVF15_nbif_gpu_DEVICE_STATUS2_epvf 0x405BC23
#define mmnbif_gpu_LINK_CAP2_epvf 0x4058024
#define mmBIF_CFG_EPVF0_nbif_gpu_LINK_CAP2_epvf 0x4058024
#define mmBIF_CFG_EPVF1_nbif_gpu_LINK_CAP2_epvf 0x4058424
#define mmBIF_CFG_EPVF2_nbif_gpu_LINK_CAP2_epvf 0x4058824
#define mmBIF_CFG_EPVF3_nbif_gpu_LINK_CAP2_epvf 0x4058C24
#define mmBIF_CFG_EPVF4_nbif_gpu_LINK_CAP2_epvf 0x4059024
#define mmBIF_CFG_EPVF5_nbif_gpu_LINK_CAP2_epvf 0x4059424
#define mmBIF_CFG_EPVF6_nbif_gpu_LINK_CAP2_epvf 0x4059824
#define mmBIF_CFG_EPVF7_nbif_gpu_LINK_CAP2_epvf 0x4059C24
#define mmBIF_CFG_EPVF8_nbif_gpu_LINK_CAP2_epvf 0x405A024
#define mmBIF_CFG_EPVF9_nbif_gpu_LINK_CAP2_epvf 0x405A424
#define mmBIF_CFG_EPVF10_nbif_gpu_LINK_CAP2_epvf 0x405A824
#define mmBIF_CFG_EPVF11_nbif_gpu_LINK_CAP2_epvf 0x405AC24
#define mmBIF_CFG_EPVF12_nbif_gpu_LINK_CAP2_epvf 0x405B024
#define mmBIF_CFG_EPVF13_nbif_gpu_LINK_CAP2_epvf 0x405B424
#define mmBIF_CFG_EPVF14_nbif_gpu_LINK_CAP2_epvf 0x405B824
#define mmBIF_CFG_EPVF15_nbif_gpu_LINK_CAP2_epvf 0x405BC24
#define mmnbif_gpu_LINK_CNTL2_epvf 0x4058025
#define mmBIF_CFG_EPVF0_nbif_gpu_LINK_CNTL2_epvf 0x4058025
#define mmBIF_CFG_EPVF1_nbif_gpu_LINK_CNTL2_epvf 0x4058425
#define mmBIF_CFG_EPVF2_nbif_gpu_LINK_CNTL2_epvf 0x4058825
#define mmBIF_CFG_EPVF3_nbif_gpu_LINK_CNTL2_epvf 0x4058C25
#define mmBIF_CFG_EPVF4_nbif_gpu_LINK_CNTL2_epvf 0x4059025
#define mmBIF_CFG_EPVF5_nbif_gpu_LINK_CNTL2_epvf 0x4059425
#define mmBIF_CFG_EPVF6_nbif_gpu_LINK_CNTL2_epvf 0x4059825
#define mmBIF_CFG_EPVF7_nbif_gpu_LINK_CNTL2_epvf 0x4059C25
#define mmBIF_CFG_EPVF8_nbif_gpu_LINK_CNTL2_epvf 0x405A025
#define mmBIF_CFG_EPVF9_nbif_gpu_LINK_CNTL2_epvf 0x405A425
#define mmBIF_CFG_EPVF10_nbif_gpu_LINK_CNTL2_epvf 0x405A825
#define mmBIF_CFG_EPVF11_nbif_gpu_LINK_CNTL2_epvf 0x405AC25
#define mmBIF_CFG_EPVF12_nbif_gpu_LINK_CNTL2_epvf 0x405B025
#define mmBIF_CFG_EPVF13_nbif_gpu_LINK_CNTL2_epvf 0x405B425
#define mmBIF_CFG_EPVF14_nbif_gpu_LINK_CNTL2_epvf 0x405B825
#define mmBIF_CFG_EPVF15_nbif_gpu_LINK_CNTL2_epvf 0x405BC25
#define mmnbif_gpu_LINK_STATUS2_epvf 0x4058025
#define mmBIF_CFG_EPVF0_nbif_gpu_LINK_STATUS2_epvf 0x4058025
#define mmBIF_CFG_EPVF1_nbif_gpu_LINK_STATUS2_epvf 0x4058425
#define mmBIF_CFG_EPVF2_nbif_gpu_LINK_STATUS2_epvf 0x4058825
#define mmBIF_CFG_EPVF3_nbif_gpu_LINK_STATUS2_epvf 0x4058C25
#define mmBIF_CFG_EPVF4_nbif_gpu_LINK_STATUS2_epvf 0x4059025
#define mmBIF_CFG_EPVF5_nbif_gpu_LINK_STATUS2_epvf 0x4059425
#define mmBIF_CFG_EPVF6_nbif_gpu_LINK_STATUS2_epvf 0x4059825
#define mmBIF_CFG_EPVF7_nbif_gpu_LINK_STATUS2_epvf 0x4059C25
#define mmBIF_CFG_EPVF8_nbif_gpu_LINK_STATUS2_epvf 0x405A025
#define mmBIF_CFG_EPVF9_nbif_gpu_LINK_STATUS2_epvf 0x405A425
#define mmBIF_CFG_EPVF10_nbif_gpu_LINK_STATUS2_epvf 0x405A825
#define mmBIF_CFG_EPVF11_nbif_gpu_LINK_STATUS2_epvf 0x405AC25
#define mmBIF_CFG_EPVF12_nbif_gpu_LINK_STATUS2_epvf 0x405B025
#define mmBIF_CFG_EPVF13_nbif_gpu_LINK_STATUS2_epvf 0x405B425
#define mmBIF_CFG_EPVF14_nbif_gpu_LINK_STATUS2_epvf 0x405B825
#define mmBIF_CFG_EPVF15_nbif_gpu_LINK_STATUS2_epvf 0x405BC25
#define mmnbif_gpu_SLOT_CAP2_epvf 0x4058026
#define mmBIF_CFG_EPVF0_nbif_gpu_SLOT_CAP2_epvf 0x4058026
#define mmBIF_CFG_EPVF1_nbif_gpu_SLOT_CAP2_epvf 0x4058426
#define mmBIF_CFG_EPVF2_nbif_gpu_SLOT_CAP2_epvf 0x4058826
#define mmBIF_CFG_EPVF3_nbif_gpu_SLOT_CAP2_epvf 0x4058C26
#define mmBIF_CFG_EPVF4_nbif_gpu_SLOT_CAP2_epvf 0x4059026
#define mmBIF_CFG_EPVF5_nbif_gpu_SLOT_CAP2_epvf 0x4059426
#define mmBIF_CFG_EPVF6_nbif_gpu_SLOT_CAP2_epvf 0x4059826
#define mmBIF_CFG_EPVF7_nbif_gpu_SLOT_CAP2_epvf 0x4059C26
#define mmBIF_CFG_EPVF8_nbif_gpu_SLOT_CAP2_epvf 0x405A026
#define mmBIF_CFG_EPVF9_nbif_gpu_SLOT_CAP2_epvf 0x405A426
#define mmBIF_CFG_EPVF10_nbif_gpu_SLOT_CAP2_epvf 0x405A826
#define mmBIF_CFG_EPVF11_nbif_gpu_SLOT_CAP2_epvf 0x405AC26
#define mmBIF_CFG_EPVF12_nbif_gpu_SLOT_CAP2_epvf 0x405B026
#define mmBIF_CFG_EPVF13_nbif_gpu_SLOT_CAP2_epvf 0x405B426
#define mmBIF_CFG_EPVF14_nbif_gpu_SLOT_CAP2_epvf 0x405B826
#define mmBIF_CFG_EPVF15_nbif_gpu_SLOT_CAP2_epvf 0x405BC26
#define mmnbif_gpu_SLOT_CNTL2_epvf 0x4058027
#define mmBIF_CFG_EPVF0_nbif_gpu_SLOT_CNTL2_epvf 0x4058027
#define mmBIF_CFG_EPVF1_nbif_gpu_SLOT_CNTL2_epvf 0x4058427
#define mmBIF_CFG_EPVF2_nbif_gpu_SLOT_CNTL2_epvf 0x4058827
#define mmBIF_CFG_EPVF3_nbif_gpu_SLOT_CNTL2_epvf 0x4058C27
#define mmBIF_CFG_EPVF4_nbif_gpu_SLOT_CNTL2_epvf 0x4059027
#define mmBIF_CFG_EPVF5_nbif_gpu_SLOT_CNTL2_epvf 0x4059427
#define mmBIF_CFG_EPVF6_nbif_gpu_SLOT_CNTL2_epvf 0x4059827
#define mmBIF_CFG_EPVF7_nbif_gpu_SLOT_CNTL2_epvf 0x4059C27
#define mmBIF_CFG_EPVF8_nbif_gpu_SLOT_CNTL2_epvf 0x405A027
#define mmBIF_CFG_EPVF9_nbif_gpu_SLOT_CNTL2_epvf 0x405A427
#define mmBIF_CFG_EPVF10_nbif_gpu_SLOT_CNTL2_epvf 0x405A827
#define mmBIF_CFG_EPVF11_nbif_gpu_SLOT_CNTL2_epvf 0x405AC27
#define mmBIF_CFG_EPVF12_nbif_gpu_SLOT_CNTL2_epvf 0x405B027
#define mmBIF_CFG_EPVF13_nbif_gpu_SLOT_CNTL2_epvf 0x405B427
#define mmBIF_CFG_EPVF14_nbif_gpu_SLOT_CNTL2_epvf 0x405B827
#define mmBIF_CFG_EPVF15_nbif_gpu_SLOT_CNTL2_epvf 0x405BC27
#define mmnbif_gpu_SLOT_STATUS2_epvf 0x4058027
#define mmBIF_CFG_EPVF0_nbif_gpu_SLOT_STATUS2_epvf 0x4058027
#define mmBIF_CFG_EPVF1_nbif_gpu_SLOT_STATUS2_epvf 0x4058427
#define mmBIF_CFG_EPVF2_nbif_gpu_SLOT_STATUS2_epvf 0x4058827
#define mmBIF_CFG_EPVF3_nbif_gpu_SLOT_STATUS2_epvf 0x4058C27
#define mmBIF_CFG_EPVF4_nbif_gpu_SLOT_STATUS2_epvf 0x4059027
#define mmBIF_CFG_EPVF5_nbif_gpu_SLOT_STATUS2_epvf 0x4059427
#define mmBIF_CFG_EPVF6_nbif_gpu_SLOT_STATUS2_epvf 0x4059827
#define mmBIF_CFG_EPVF7_nbif_gpu_SLOT_STATUS2_epvf 0x4059C27
#define mmBIF_CFG_EPVF8_nbif_gpu_SLOT_STATUS2_epvf 0x405A027
#define mmBIF_CFG_EPVF9_nbif_gpu_SLOT_STATUS2_epvf 0x405A427
#define mmBIF_CFG_EPVF10_nbif_gpu_SLOT_STATUS2_epvf 0x405A827
#define mmBIF_CFG_EPVF11_nbif_gpu_SLOT_STATUS2_epvf 0x405AC27
#define mmBIF_CFG_EPVF12_nbif_gpu_SLOT_STATUS2_epvf 0x405B027
#define mmBIF_CFG_EPVF13_nbif_gpu_SLOT_STATUS2_epvf 0x405B427
#define mmBIF_CFG_EPVF14_nbif_gpu_SLOT_STATUS2_epvf 0x405B827
#define mmBIF_CFG_EPVF15_nbif_gpu_SLOT_STATUS2_epvf 0x405BC27
#define mmnbif_gpu_MSI_CAP_LIST_epvf 0x4058028
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_CAP_LIST_epvf 0x4058028
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_CAP_LIST_epvf 0x4058428
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_CAP_LIST_epvf 0x4058828
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_CAP_LIST_epvf 0x4058C28
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_CAP_LIST_epvf 0x4059028
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_CAP_LIST_epvf 0x4059428
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_CAP_LIST_epvf 0x4059828
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_CAP_LIST_epvf 0x4059C28
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_CAP_LIST_epvf 0x405A028
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_CAP_LIST_epvf 0x405A428
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_CAP_LIST_epvf 0x405A828
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_CAP_LIST_epvf 0x405AC28
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_CAP_LIST_epvf 0x405B028
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_CAP_LIST_epvf 0x405B428
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_CAP_LIST_epvf 0x405B828
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_CAP_LIST_epvf 0x405BC28
#define mmnbif_gpu_MSI_MSG_CNTL_epvf 0x4058028
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_CNTL_epvf 0x4058028
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_CNTL_epvf 0x4058428
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_CNTL_epvf 0x4058828
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_CNTL_epvf 0x4058C28
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_CNTL_epvf 0x4059028
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_CNTL_epvf 0x4059428
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_CNTL_epvf 0x4059828
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_CNTL_epvf 0x4059C28
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_CNTL_epvf 0x405A028
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_CNTL_epvf 0x405A428
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_CNTL_epvf 0x405A828
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_CNTL_epvf 0x405AC28
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_CNTL_epvf 0x405B028
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_CNTL_epvf 0x405B428
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_CNTL_epvf 0x405B828
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_CNTL_epvf 0x405BC28
#define mmnbif_gpu_MSI_MSG_ADDR_LO_epvf 0x4058029
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x4058029
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x4058429
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x4058829
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x4058C29
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x4059029
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x4059429
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x4059829
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x4059C29
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x405A029
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x405A429
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x405A829
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x405AC29
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x405B029
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x405B429
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x405B829
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x405BC29
#define mmnbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405802A
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405802A
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405842A
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405882A
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x4058C2A
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405902A
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405942A
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405982A
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x4059C2A
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405A02A
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405A42A
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405A82A
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405AC2A
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405B02A
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405B42A
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405B82A
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x405BC2A
#define mmnbif_gpu_MSI_MSG_DATA_64_epvf 0x405802B
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405802B
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405842B
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405882B
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_DATA_64_epvf 0x4058C2B
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405902B
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405942B
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405982B
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_DATA_64_epvf 0x4059C2B
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405A02B
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405A42B
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405A82B
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405AC2B
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405B02B
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405B42B
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405B82B
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_DATA_64_epvf 0x405BC2B
#define mmnbif_gpu_MSI_MSG_DATA_epvf 0x405802A
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_DATA_epvf 0x405802A
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_DATA_epvf 0x405842A
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_DATA_epvf 0x405882A
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_DATA_epvf 0x4058C2A
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_DATA_epvf 0x405902A
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_DATA_epvf 0x405942A
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_DATA_epvf 0x405982A
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_DATA_epvf 0x4059C2A
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_DATA_epvf 0x405A02A
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_DATA_epvf 0x405A42A
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_DATA_epvf 0x405A82A
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_DATA_epvf 0x405AC2A
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_DATA_epvf 0x405B02A
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_DATA_epvf 0x405B42A
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_DATA_epvf 0x405B82A
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_DATA_epvf 0x405BC2A
#define mmnbif_gpu_MSI_MASK_epvf 0x405802B
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_MASK_epvf 0x405802B
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_MASK_epvf 0x405842B
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_MASK_epvf 0x405882B
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_MASK_epvf 0x4058C2B
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_MASK_epvf 0x405902B
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_MASK_epvf 0x405942B
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_MASK_epvf 0x405982B
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_MASK_epvf 0x4059C2B
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_MASK_epvf 0x405A02B
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_MASK_epvf 0x405A42B
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_MASK_epvf 0x405A82B
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_MASK_epvf 0x405AC2B
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_MASK_epvf 0x405B02B
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_MASK_epvf 0x405B42B
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_MASK_epvf 0x405B82B
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_MASK_epvf 0x405BC2B
#define mmnbif_gpu_MSI_PENDING_epvf 0x405802C
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_PENDING_epvf 0x405802C
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_PENDING_epvf 0x405842C
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_PENDING_epvf 0x405882C
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_PENDING_epvf 0x4058C2C
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_PENDING_epvf 0x405902C
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_PENDING_epvf 0x405942C
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_PENDING_epvf 0x405982C
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_PENDING_epvf 0x4059C2C
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_PENDING_epvf 0x405A02C
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_PENDING_epvf 0x405A42C
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_PENDING_epvf 0x405A82C
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_PENDING_epvf 0x405AC2C
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_PENDING_epvf 0x405B02C
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_PENDING_epvf 0x405B42C
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_PENDING_epvf 0x405B82C
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_PENDING_epvf 0x405BC2C
#define mmnbif_gpu_MSI_MASK_64_epvf 0x405802C
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_MASK_64_epvf 0x405802C
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_MASK_64_epvf 0x405842C
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_MASK_64_epvf 0x405882C
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_MASK_64_epvf 0x4058C2C
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_MASK_64_epvf 0x405902C
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_MASK_64_epvf 0x405942C
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_MASK_64_epvf 0x405982C
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_MASK_64_epvf 0x4059C2C
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_MASK_64_epvf 0x405A02C
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_MASK_64_epvf 0x405A42C
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_MASK_64_epvf 0x405A82C
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_MASK_64_epvf 0x405AC2C
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_MASK_64_epvf 0x405B02C
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_MASK_64_epvf 0x405B42C
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_MASK_64_epvf 0x405B82C
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_MASK_64_epvf 0x405BC2C
#define mmnbif_gpu_MSI_PENDING_64_epvf 0x405802D
#define mmBIF_CFG_EPVF0_nbif_gpu_MSI_PENDING_64_epvf 0x405802D
#define mmBIF_CFG_EPVF1_nbif_gpu_MSI_PENDING_64_epvf 0x405842D
#define mmBIF_CFG_EPVF2_nbif_gpu_MSI_PENDING_64_epvf 0x405882D
#define mmBIF_CFG_EPVF3_nbif_gpu_MSI_PENDING_64_epvf 0x4058C2D
#define mmBIF_CFG_EPVF4_nbif_gpu_MSI_PENDING_64_epvf 0x405902D
#define mmBIF_CFG_EPVF5_nbif_gpu_MSI_PENDING_64_epvf 0x405942D
#define mmBIF_CFG_EPVF6_nbif_gpu_MSI_PENDING_64_epvf 0x405982D
#define mmBIF_CFG_EPVF7_nbif_gpu_MSI_PENDING_64_epvf 0x4059C2D
#define mmBIF_CFG_EPVF8_nbif_gpu_MSI_PENDING_64_epvf 0x405A02D
#define mmBIF_CFG_EPVF9_nbif_gpu_MSI_PENDING_64_epvf 0x405A42D
#define mmBIF_CFG_EPVF10_nbif_gpu_MSI_PENDING_64_epvf 0x405A82D
#define mmBIF_CFG_EPVF11_nbif_gpu_MSI_PENDING_64_epvf 0x405AC2D
#define mmBIF_CFG_EPVF12_nbif_gpu_MSI_PENDING_64_epvf 0x405B02D
#define mmBIF_CFG_EPVF13_nbif_gpu_MSI_PENDING_64_epvf 0x405B42D
#define mmBIF_CFG_EPVF14_nbif_gpu_MSI_PENDING_64_epvf 0x405B82D
#define mmBIF_CFG_EPVF15_nbif_gpu_MSI_PENDING_64_epvf 0x405BC2D
#define mmnbif_gpu_MSIX_CAP_LIST_epvf 0x4058030
#define mmBIF_CFG_EPVF0_nbif_gpu_MSIX_CAP_LIST_epvf 0x4058030
#define mmBIF_CFG_EPVF1_nbif_gpu_MSIX_CAP_LIST_epvf 0x4058430
#define mmBIF_CFG_EPVF2_nbif_gpu_MSIX_CAP_LIST_epvf 0x4058830
#define mmBIF_CFG_EPVF3_nbif_gpu_MSIX_CAP_LIST_epvf 0x4058C30
#define mmBIF_CFG_EPVF4_nbif_gpu_MSIX_CAP_LIST_epvf 0x4059030
#define mmBIF_CFG_EPVF5_nbif_gpu_MSIX_CAP_LIST_epvf 0x4059430
#define mmBIF_CFG_EPVF6_nbif_gpu_MSIX_CAP_LIST_epvf 0x4059830
#define mmBIF_CFG_EPVF7_nbif_gpu_MSIX_CAP_LIST_epvf 0x4059C30
#define mmBIF_CFG_EPVF8_nbif_gpu_MSIX_CAP_LIST_epvf 0x405A030
#define mmBIF_CFG_EPVF9_nbif_gpu_MSIX_CAP_LIST_epvf 0x405A430
#define mmBIF_CFG_EPVF10_nbif_gpu_MSIX_CAP_LIST_epvf 0x405A830
#define mmBIF_CFG_EPVF11_nbif_gpu_MSIX_CAP_LIST_epvf 0x405AC30
#define mmBIF_CFG_EPVF12_nbif_gpu_MSIX_CAP_LIST_epvf 0x405B030
#define mmBIF_CFG_EPVF13_nbif_gpu_MSIX_CAP_LIST_epvf 0x405B430
#define mmBIF_CFG_EPVF14_nbif_gpu_MSIX_CAP_LIST_epvf 0x405B830
#define mmBIF_CFG_EPVF15_nbif_gpu_MSIX_CAP_LIST_epvf 0x405BC30
#define mmnbif_gpu_MSIX_MSG_CNTL_epvf 0x4058030
#define mmBIF_CFG_EPVF0_nbif_gpu_MSIX_MSG_CNTL_epvf 0x4058030
#define mmBIF_CFG_EPVF1_nbif_gpu_MSIX_MSG_CNTL_epvf 0x4058430
#define mmBIF_CFG_EPVF2_nbif_gpu_MSIX_MSG_CNTL_epvf 0x4058830
#define mmBIF_CFG_EPVF3_nbif_gpu_MSIX_MSG_CNTL_epvf 0x4058C30
#define mmBIF_CFG_EPVF4_nbif_gpu_MSIX_MSG_CNTL_epvf 0x4059030
#define mmBIF_CFG_EPVF5_nbif_gpu_MSIX_MSG_CNTL_epvf 0x4059430
#define mmBIF_CFG_EPVF6_nbif_gpu_MSIX_MSG_CNTL_epvf 0x4059830
#define mmBIF_CFG_EPVF7_nbif_gpu_MSIX_MSG_CNTL_epvf 0x4059C30
#define mmBIF_CFG_EPVF8_nbif_gpu_MSIX_MSG_CNTL_epvf 0x405A030
#define mmBIF_CFG_EPVF9_nbif_gpu_MSIX_MSG_CNTL_epvf 0x405A430
#define mmBIF_CFG_EPVF10_nbif_gpu_MSIX_MSG_CNTL_epvf 0x405A830
#define mmBIF_CFG_EPVF11_nbif_gpu_MSIX_MSG_CNTL_epvf 0x405AC30
#define mmBIF_CFG_EPVF12_nbif_gpu_MSIX_MSG_CNTL_epvf 0x405B030
#define mmBIF_CFG_EPVF13_nbif_gpu_MSIX_MSG_CNTL_epvf 0x405B430
#define mmBIF_CFG_EPVF14_nbif_gpu_MSIX_MSG_CNTL_epvf 0x405B830
#define mmBIF_CFG_EPVF15_nbif_gpu_MSIX_MSG_CNTL_epvf 0x405BC30
#define mmnbif_gpu_MSIX_TABLE_epvf 0x4058031
#define mmBIF_CFG_EPVF0_nbif_gpu_MSIX_TABLE_epvf 0x4058031
#define mmBIF_CFG_EPVF1_nbif_gpu_MSIX_TABLE_epvf 0x4058431
#define mmBIF_CFG_EPVF2_nbif_gpu_MSIX_TABLE_epvf 0x4058831
#define mmBIF_CFG_EPVF3_nbif_gpu_MSIX_TABLE_epvf 0x4058C31
#define mmBIF_CFG_EPVF4_nbif_gpu_MSIX_TABLE_epvf 0x4059031
#define mmBIF_CFG_EPVF5_nbif_gpu_MSIX_TABLE_epvf 0x4059431
#define mmBIF_CFG_EPVF6_nbif_gpu_MSIX_TABLE_epvf 0x4059831
#define mmBIF_CFG_EPVF7_nbif_gpu_MSIX_TABLE_epvf 0x4059C31
#define mmBIF_CFG_EPVF8_nbif_gpu_MSIX_TABLE_epvf 0x405A031
#define mmBIF_CFG_EPVF9_nbif_gpu_MSIX_TABLE_epvf 0x405A431
#define mmBIF_CFG_EPVF10_nbif_gpu_MSIX_TABLE_epvf 0x405A831
#define mmBIF_CFG_EPVF11_nbif_gpu_MSIX_TABLE_epvf 0x405AC31
#define mmBIF_CFG_EPVF12_nbif_gpu_MSIX_TABLE_epvf 0x405B031
#define mmBIF_CFG_EPVF13_nbif_gpu_MSIX_TABLE_epvf 0x405B431
#define mmBIF_CFG_EPVF14_nbif_gpu_MSIX_TABLE_epvf 0x405B831
#define mmBIF_CFG_EPVF15_nbif_gpu_MSIX_TABLE_epvf 0x405BC31
#define mmnbif_gpu_MSIX_PBA_epvf 0x4058032
#define mmBIF_CFG_EPVF0_nbif_gpu_MSIX_PBA_epvf 0x4058032
#define mmBIF_CFG_EPVF1_nbif_gpu_MSIX_PBA_epvf 0x4058432
#define mmBIF_CFG_EPVF2_nbif_gpu_MSIX_PBA_epvf 0x4058832
#define mmBIF_CFG_EPVF3_nbif_gpu_MSIX_PBA_epvf 0x4058C32
#define mmBIF_CFG_EPVF4_nbif_gpu_MSIX_PBA_epvf 0x4059032
#define mmBIF_CFG_EPVF5_nbif_gpu_MSIX_PBA_epvf 0x4059432
#define mmBIF_CFG_EPVF6_nbif_gpu_MSIX_PBA_epvf 0x4059832
#define mmBIF_CFG_EPVF7_nbif_gpu_MSIX_PBA_epvf 0x4059C32
#define mmBIF_CFG_EPVF8_nbif_gpu_MSIX_PBA_epvf 0x405A032
#define mmBIF_CFG_EPVF9_nbif_gpu_MSIX_PBA_epvf 0x405A432
#define mmBIF_CFG_EPVF10_nbif_gpu_MSIX_PBA_epvf 0x405A832
#define mmBIF_CFG_EPVF11_nbif_gpu_MSIX_PBA_epvf 0x405AC32
#define mmBIF_CFG_EPVF12_nbif_gpu_MSIX_PBA_epvf 0x405B032
#define mmBIF_CFG_EPVF13_nbif_gpu_MSIX_PBA_epvf 0x405B432
#define mmBIF_CFG_EPVF14_nbif_gpu_MSIX_PBA_epvf 0x405B832
#define mmBIF_CFG_EPVF15_nbif_gpu_MSIX_PBA_epvf 0x405BC32
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x4058040
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x4058040
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x4058440
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x4058840
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x4058C40
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x4059040
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x4059440
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x4059840
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x4059C40
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x405A040
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x405A440
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x405A840
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x405AC40
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x405B040
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x405B440
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x405B840
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x405BC40
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x4058041
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x4058041
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x4058441
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x4058841
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x4058C41
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x4059041
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x4059441
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x4059841
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x4059C41
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x405A041
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x405A441
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x405A841
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x405AC41
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x405B041
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x405B441
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x405B841
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x405BC41
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x4058042
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x4058042
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x4058442
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x4058842
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x4058C42
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x4059042
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x4059442
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x4059842
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x4059C42
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x405A042
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x405A442
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x405A842
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x405AC42
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x405B042
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x405B442
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x405B842
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x405BC42
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x4058043
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x4058043
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x4058443
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x4058843
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x4058C43
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x4059043
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x4059443
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x4059843
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x4059C43
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x405A043
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x405A443
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x405A843
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x405AC43
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x405B043
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x405B443
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x405B843
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x405BC43
#define mmnbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x4058054
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x4058054
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x4058454
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x4058854
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x4058C54
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x4059054
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x4059454
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x4059854
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x4059C54
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x405A054
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x405A454
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x405A854
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x405AC54
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x405B054
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x405B454
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x405B854
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x405BC54
#define mmnbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x4058055
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x4058055
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x4058455
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x4058855
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x4058C55
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x4059055
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x4059455
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x4059855
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x4059C55
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x405A055
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x405A455
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x405A855
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x405AC55
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x405B055
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x405B455
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x405B855
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x405BC55
#define mmnbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x4058056
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x4058056
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x4058456
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x4058856
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x4058C56
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x4059056
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x4059456
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x4059856
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x4059C56
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x405A056
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x405A456
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x405A856
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x405AC56
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x405B056
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x405B456
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x405B856
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x405BC56
#define mmnbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x4058057
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x4058057
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x4058457
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x4058857
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x4058C57
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x4059057
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x4059457
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x4059857
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x4059C57
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x405A057
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x405A457
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x405A857
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x405AC57
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x405B057
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x405B457
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x405B857
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x405BC57
#define mmnbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x4058058
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x4058058
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x4058458
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x4058858
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x4058C58
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x4059058
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x4059458
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x4059858
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x4059C58
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x405A058
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x405A458
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x405A858
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x405AC58
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x405B058
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x405B458
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x405B858
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x405BC58
#define mmnbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x4058059
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x4058059
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x4058459
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x4058859
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x4058C59
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x4059059
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x4059459
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x4059859
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x4059C59
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x405A059
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x405A459
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x405A859
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x405AC59
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x405B059
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x405B459
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x405B859
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x405BC59
#define mmnbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405805A
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405805A
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405845A
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405885A
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x4058C5A
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405905A
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405945A
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405985A
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x4059C5A
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405A05A
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405A45A
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405A85A
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405AC5A
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405B05A
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405B45A
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405B85A
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x405BC5A
#define mmnbif_gpu_PCIE_HDR_LOG0_epvf 0x405805B
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405805B
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405845B
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405885B
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG0_epvf 0x4058C5B
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405905B
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405945B
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405985B
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG0_epvf 0x4059C5B
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405A05B
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405A45B
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405A85B
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405AC5B
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405B05B
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405B45B
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405B85B
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG0_epvf 0x405BC5B
#define mmnbif_gpu_PCIE_HDR_LOG1_epvf 0x405805C
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405805C
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405845C
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405885C
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG1_epvf 0x4058C5C
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405905C
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405945C
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405985C
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG1_epvf 0x4059C5C
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405A05C
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405A45C
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405A85C
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405AC5C
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405B05C
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405B45C
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405B85C
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG1_epvf 0x405BC5C
#define mmnbif_gpu_PCIE_HDR_LOG2_epvf 0x405805D
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405805D
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405845D
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405885D
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG2_epvf 0x4058C5D
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405905D
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405945D
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405985D
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG2_epvf 0x4059C5D
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405A05D
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405A45D
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405A85D
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405AC5D
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405B05D
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405B45D
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405B85D
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG2_epvf 0x405BC5D
#define mmnbif_gpu_PCIE_HDR_LOG3_epvf 0x405805E
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405805E
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405845E
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405885E
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG3_epvf 0x4058C5E
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405905E
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405945E
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405985E
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG3_epvf 0x4059C5E
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405A05E
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405A45E
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405A85E
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405AC5E
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405B05E
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405B45E
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405B85E
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG3_epvf 0x405BC5E
#define mmnbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405805F
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405805F
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405845F
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405885F
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x4058C5F
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405905F
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405945F
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405985F
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x4059C5F
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405A05F
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405A45F
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405A85F
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405AC5F
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405B05F
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405B45F
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405B85F
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x405BC5F
#define mmnbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x4058060
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x4058060
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x4058460
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x4058860
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x4058C60
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x4059060
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x4059460
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x4059860
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x4059C60
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x405A060
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x405A460
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x405A860
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x405AC60
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x405B060
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x405B460
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x405B860
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x405BC60
#define mmnbif_gpu_PCIE_ERR_SRC_ID_epvf 0x4058061
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x4058061
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x4058461
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x4058861
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x4058C61
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x4059061
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x4059461
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x4059861
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x4059C61
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x405A061
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x405A461
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x405A861
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x405AC61
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x405B061
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x405B461
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x405B861
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x405BC61
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x4058062
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x4058062
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x4058462
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x4058862
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x4058C62
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x4059062
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x4059462
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x4059862
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x4059C62
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x405A062
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x405A462
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x405A862
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x405AC62
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x405B062
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x405B462
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x405B862
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x405BC62
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x4058063
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x4058063
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x4058463
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x4058863
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x4058C63
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x4059063
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x4059463
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x4059863
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x4059C63
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x405A063
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x405A463
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x405A863
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x405AC63
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x405B063
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x405B463
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x405B863
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x405BC63
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x4058064
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x4058064
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x4058464
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x4058864
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x4058C64
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x4059064
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x4059464
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x4059864
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x4059C64
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x405A064
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x405A464
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x405A864
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x405AC64
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x405B064
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x405B464
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x405B864
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x405BC64
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x4058065
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x4058065
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x4058465
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x4058865
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x4058C65
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x4059065
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x4059465
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x4059865
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x4059C65
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x405A065
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x405A465
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x405A865
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x405AC65
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x405B065
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x405B465
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x405B865
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x405BC65
#define mmnbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x40580AC
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x40580AC
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x40584AC
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x40588AC
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x4058CAC
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x40590AC
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x40594AC
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x40598AC
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x4059CAC
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x405A0AC
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x405A4AC
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x405A8AC
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x405ACAC
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x405B0AC
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x405B4AC
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x405B8AC
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x405BCAC
#define mmnbif_gpu_PCIE_ATS_CAP_epvf 0x40580AD
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ATS_CAP_epvf 0x40580AD
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ATS_CAP_epvf 0x40584AD
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ATS_CAP_epvf 0x40588AD
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ATS_CAP_epvf 0x4058CAD
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ATS_CAP_epvf 0x40590AD
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ATS_CAP_epvf 0x40594AD
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ATS_CAP_epvf 0x40598AD
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ATS_CAP_epvf 0x4059CAD
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ATS_CAP_epvf 0x405A0AD
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ATS_CAP_epvf 0x405A4AD
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ATS_CAP_epvf 0x405A8AD
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ATS_CAP_epvf 0x405ACAD
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ATS_CAP_epvf 0x405B0AD
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ATS_CAP_epvf 0x405B4AD
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ATS_CAP_epvf 0x405B8AD
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ATS_CAP_epvf 0x405BCAD
#define mmnbif_gpu_PCIE_ATS_CNTL_epvf 0x40580AD
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ATS_CNTL_epvf 0x40580AD
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ATS_CNTL_epvf 0x40584AD
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ATS_CNTL_epvf 0x40588AD
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ATS_CNTL_epvf 0x4058CAD
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ATS_CNTL_epvf 0x40590AD
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ATS_CNTL_epvf 0x40594AD
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ATS_CNTL_epvf 0x40598AD
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ATS_CNTL_epvf 0x4059CAD
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ATS_CNTL_epvf 0x405A0AD
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ATS_CNTL_epvf 0x405A4AD
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ATS_CNTL_epvf 0x405A8AD
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ATS_CNTL_epvf 0x405ACAD
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ATS_CNTL_epvf 0x405B0AD
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ATS_CNTL_epvf 0x405B4AD
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ATS_CNTL_epvf 0x405B8AD
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ATS_CNTL_epvf 0x405BCAD
#define mmnbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x40580CA
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x40580CA
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x40584CA
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x40588CA
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x4058CCA
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x40590CA
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x40594CA
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x40598CA
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x4059CCA
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x405A0CA
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x405A4CA
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x405A8CA
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x405ACCA
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x405B0CA
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x405B4CA
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x405B8CA
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x405BCCA
#define mmnbif_gpu_PCIE_ARI_CAP_epvf 0x40580CB
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ARI_CAP_epvf 0x40580CB
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ARI_CAP_epvf 0x40584CB
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ARI_CAP_epvf 0x40588CB
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ARI_CAP_epvf 0x4058CCB
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ARI_CAP_epvf 0x40590CB
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ARI_CAP_epvf 0x40594CB
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ARI_CAP_epvf 0x40598CB
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ARI_CAP_epvf 0x4059CCB
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ARI_CAP_epvf 0x405A0CB
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ARI_CAP_epvf 0x405A4CB
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ARI_CAP_epvf 0x405A8CB
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ARI_CAP_epvf 0x405ACCB
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ARI_CAP_epvf 0x405B0CB
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ARI_CAP_epvf 0x405B4CB
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ARI_CAP_epvf 0x405B8CB
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ARI_CAP_epvf 0x405BCCB
#define mmnbif_gpu_PCIE_ARI_CNTL_epvf 0x40580CB
#define mmBIF_CFG_EPVF0_nbif_gpu_PCIE_ARI_CNTL_epvf 0x40580CB
#define mmBIF_CFG_EPVF1_nbif_gpu_PCIE_ARI_CNTL_epvf 0x40584CB
#define mmBIF_CFG_EPVF2_nbif_gpu_PCIE_ARI_CNTL_epvf 0x40588CB
#define mmBIF_CFG_EPVF3_nbif_gpu_PCIE_ARI_CNTL_epvf 0x4058CCB
#define mmBIF_CFG_EPVF4_nbif_gpu_PCIE_ARI_CNTL_epvf 0x40590CB
#define mmBIF_CFG_EPVF5_nbif_gpu_PCIE_ARI_CNTL_epvf 0x40594CB
#define mmBIF_CFG_EPVF6_nbif_gpu_PCIE_ARI_CNTL_epvf 0x40598CB
#define mmBIF_CFG_EPVF7_nbif_gpu_PCIE_ARI_CNTL_epvf 0x4059CCB
#define mmBIF_CFG_EPVF8_nbif_gpu_PCIE_ARI_CNTL_epvf 0x405A0CB
#define mmBIF_CFG_EPVF9_nbif_gpu_PCIE_ARI_CNTL_epvf 0x405A4CB
#define mmBIF_CFG_EPVF10_nbif_gpu_PCIE_ARI_CNTL_epvf 0x405A8CB
#define mmBIF_CFG_EPVF11_nbif_gpu_PCIE_ARI_CNTL_epvf 0x405ACCB
#define mmBIF_CFG_EPVF12_nbif_gpu_PCIE_ARI_CNTL_epvf 0x405B0CB
#define mmBIF_CFG_EPVF13_nbif_gpu_PCIE_ARI_CNTL_epvf 0x405B4CB
#define mmBIF_CFG_EPVF14_nbif_gpu_PCIE_ARI_CNTL_epvf 0x405B8CB
#define mmBIF_CFG_EPVF15_nbif_gpu_PCIE_ARI_CNTL_epvf 0x405BCCB
#define pcinbif_gpu_VENDOR_ID_epvf 0x0000
#define cfgnbif_gpu_VENDOR_ID_epvf 0x0000
#define pciBIF_CFG_EPVF0_nbif_gpu_VENDOR_ID_epvf 0x0000
#define cfgBIF_CFG_EPVF0_nbif_gpu_VENDOR_ID_epvf 0x0000
#define pciBIF_CFG_EPVF1_nbif_gpu_VENDOR_ID_epvf_alt_1 0x0000
#define cfgBIF_CFG_EPVF1_nbif_gpu_VENDOR_ID_epvf_alt_1 0x0000
#define pciBIF_CFG_EPVF2_nbif_gpu_VENDOR_ID_epvf_alt_2 0x0000
#define cfgBIF_CFG_EPVF2_nbif_gpu_VENDOR_ID_epvf_alt_2 0x0000
#define pciBIF_CFG_EPVF3_nbif_gpu_VENDOR_ID_epvf_alt_3 0x0000
#define cfgBIF_CFG_EPVF3_nbif_gpu_VENDOR_ID_epvf_alt_3 0x0000
#define pciBIF_CFG_EPVF4_nbif_gpu_VENDOR_ID_epvf_alt_4 0x0000
#define cfgBIF_CFG_EPVF4_nbif_gpu_VENDOR_ID_epvf_alt_4 0x0000
#define pciBIF_CFG_EPVF5_nbif_gpu_VENDOR_ID_epvf_alt_5 0x0000
#define cfgBIF_CFG_EPVF5_nbif_gpu_VENDOR_ID_epvf_alt_5 0x0000
#define pciBIF_CFG_EPVF6_nbif_gpu_VENDOR_ID_epvf_alt_6 0x0000
#define cfgBIF_CFG_EPVF6_nbif_gpu_VENDOR_ID_epvf_alt_6 0x0000
#define pciBIF_CFG_EPVF7_nbif_gpu_VENDOR_ID_epvf_alt_7 0x0000
#define cfgBIF_CFG_EPVF7_nbif_gpu_VENDOR_ID_epvf_alt_7 0x0000
#define pciBIF_CFG_EPVF8_nbif_gpu_VENDOR_ID_epvf_alt_8 0x0000
#define cfgBIF_CFG_EPVF8_nbif_gpu_VENDOR_ID_epvf_alt_8 0x0000
#define pciBIF_CFG_EPVF9_nbif_gpu_VENDOR_ID_epvf_alt_9 0x0000
#define cfgBIF_CFG_EPVF9_nbif_gpu_VENDOR_ID_epvf_alt_9 0x0000
#define pciBIF_CFG_EPVF10_nbif_gpu_VENDOR_ID_epvf_alt_10 0x0000
#define cfgBIF_CFG_EPVF10_nbif_gpu_VENDOR_ID_epvf_alt_10 0x0000
#define pciBIF_CFG_EPVF11_nbif_gpu_VENDOR_ID_epvf_alt_11 0x0000
#define cfgBIF_CFG_EPVF11_nbif_gpu_VENDOR_ID_epvf_alt_11 0x0000
#define pciBIF_CFG_EPVF12_nbif_gpu_VENDOR_ID_epvf_alt_12 0x0000
#define cfgBIF_CFG_EPVF12_nbif_gpu_VENDOR_ID_epvf_alt_12 0x0000
#define pciBIF_CFG_EPVF13_nbif_gpu_VENDOR_ID_epvf_alt_13 0x0000
#define cfgBIF_CFG_EPVF13_nbif_gpu_VENDOR_ID_epvf_alt_13 0x0000
#define pciBIF_CFG_EPVF14_nbif_gpu_VENDOR_ID_epvf_alt_14 0x0000
#define cfgBIF_CFG_EPVF14_nbif_gpu_VENDOR_ID_epvf_alt_14 0x0000
#define pciBIF_CFG_EPVF15_nbif_gpu_VENDOR_ID_epvf_alt_15 0x0000
#define cfgBIF_CFG_EPVF15_nbif_gpu_VENDOR_ID_epvf_alt_15 0x0000
#define pcinbif_gpu_DEVICE_ID_epvf 0x0000
#define cfgnbif_gpu_DEVICE_ID_epvf 0x0000
#define pciBIF_CFG_EPVF0_nbif_gpu_DEVICE_ID_epvf 0x0000
#define cfgBIF_CFG_EPVF0_nbif_gpu_DEVICE_ID_epvf 0x0000
#define pciBIF_CFG_EPVF1_nbif_gpu_DEVICE_ID_epvf_alt_1 0x0000
#define cfgBIF_CFG_EPVF1_nbif_gpu_DEVICE_ID_epvf_alt_1 0x0000
#define pciBIF_CFG_EPVF2_nbif_gpu_DEVICE_ID_epvf_alt_2 0x0000
#define cfgBIF_CFG_EPVF2_nbif_gpu_DEVICE_ID_epvf_alt_2 0x0000
#define pciBIF_CFG_EPVF3_nbif_gpu_DEVICE_ID_epvf_alt_3 0x0000
#define cfgBIF_CFG_EPVF3_nbif_gpu_DEVICE_ID_epvf_alt_3 0x0000
#define pciBIF_CFG_EPVF4_nbif_gpu_DEVICE_ID_epvf_alt_4 0x0000
#define cfgBIF_CFG_EPVF4_nbif_gpu_DEVICE_ID_epvf_alt_4 0x0000
#define pciBIF_CFG_EPVF5_nbif_gpu_DEVICE_ID_epvf_alt_5 0x0000
#define cfgBIF_CFG_EPVF5_nbif_gpu_DEVICE_ID_epvf_alt_5 0x0000
#define pciBIF_CFG_EPVF6_nbif_gpu_DEVICE_ID_epvf_alt_6 0x0000
#define cfgBIF_CFG_EPVF6_nbif_gpu_DEVICE_ID_epvf_alt_6 0x0000
#define pciBIF_CFG_EPVF7_nbif_gpu_DEVICE_ID_epvf_alt_7 0x0000
#define cfgBIF_CFG_EPVF7_nbif_gpu_DEVICE_ID_epvf_alt_7 0x0000
#define pciBIF_CFG_EPVF8_nbif_gpu_DEVICE_ID_epvf_alt_8 0x0000
#define cfgBIF_CFG_EPVF8_nbif_gpu_DEVICE_ID_epvf_alt_8 0x0000
#define pciBIF_CFG_EPVF9_nbif_gpu_DEVICE_ID_epvf_alt_9 0x0000
#define cfgBIF_CFG_EPVF9_nbif_gpu_DEVICE_ID_epvf_alt_9 0x0000
#define pciBIF_CFG_EPVF10_nbif_gpu_DEVICE_ID_epvf_alt_10 0x0000
#define cfgBIF_CFG_EPVF10_nbif_gpu_DEVICE_ID_epvf_alt_10 0x0000
#define pciBIF_CFG_EPVF11_nbif_gpu_DEVICE_ID_epvf_alt_11 0x0000
#define cfgBIF_CFG_EPVF11_nbif_gpu_DEVICE_ID_epvf_alt_11 0x0000
#define pciBIF_CFG_EPVF12_nbif_gpu_DEVICE_ID_epvf_alt_12 0x0000
#define cfgBIF_CFG_EPVF12_nbif_gpu_DEVICE_ID_epvf_alt_12 0x0000
#define pciBIF_CFG_EPVF13_nbif_gpu_DEVICE_ID_epvf_alt_13 0x0000
#define cfgBIF_CFG_EPVF13_nbif_gpu_DEVICE_ID_epvf_alt_13 0x0000
#define pciBIF_CFG_EPVF14_nbif_gpu_DEVICE_ID_epvf_alt_14 0x0000
#define cfgBIF_CFG_EPVF14_nbif_gpu_DEVICE_ID_epvf_alt_14 0x0000
#define pciBIF_CFG_EPVF15_nbif_gpu_DEVICE_ID_epvf_alt_15 0x0000
#define cfgBIF_CFG_EPVF15_nbif_gpu_DEVICE_ID_epvf_alt_15 0x0000
#define pcinbif_gpu_COMMAND_epvf 0x0001
#define cfgnbif_gpu_COMMAND_epvf 0x0001
#define pciBIF_CFG_EPVF0_nbif_gpu_COMMAND_epvf 0x0001
#define cfgBIF_CFG_EPVF0_nbif_gpu_COMMAND_epvf 0x0001
#define pciBIF_CFG_EPVF1_nbif_gpu_COMMAND_epvf_alt_1 0x0001
#define cfgBIF_CFG_EPVF1_nbif_gpu_COMMAND_epvf_alt_1 0x0001
#define pciBIF_CFG_EPVF2_nbif_gpu_COMMAND_epvf_alt_2 0x0001
#define cfgBIF_CFG_EPVF2_nbif_gpu_COMMAND_epvf_alt_2 0x0001
#define pciBIF_CFG_EPVF3_nbif_gpu_COMMAND_epvf_alt_3 0x0001
#define cfgBIF_CFG_EPVF3_nbif_gpu_COMMAND_epvf_alt_3 0x0001
#define pciBIF_CFG_EPVF4_nbif_gpu_COMMAND_epvf_alt_4 0x0001
#define cfgBIF_CFG_EPVF4_nbif_gpu_COMMAND_epvf_alt_4 0x0001
#define pciBIF_CFG_EPVF5_nbif_gpu_COMMAND_epvf_alt_5 0x0001
#define cfgBIF_CFG_EPVF5_nbif_gpu_COMMAND_epvf_alt_5 0x0001
#define pciBIF_CFG_EPVF6_nbif_gpu_COMMAND_epvf_alt_6 0x0001
#define cfgBIF_CFG_EPVF6_nbif_gpu_COMMAND_epvf_alt_6 0x0001
#define pciBIF_CFG_EPVF7_nbif_gpu_COMMAND_epvf_alt_7 0x0001
#define cfgBIF_CFG_EPVF7_nbif_gpu_COMMAND_epvf_alt_7 0x0001
#define pciBIF_CFG_EPVF8_nbif_gpu_COMMAND_epvf_alt_8 0x0001
#define cfgBIF_CFG_EPVF8_nbif_gpu_COMMAND_epvf_alt_8 0x0001
#define pciBIF_CFG_EPVF9_nbif_gpu_COMMAND_epvf_alt_9 0x0001
#define cfgBIF_CFG_EPVF9_nbif_gpu_COMMAND_epvf_alt_9 0x0001
#define pciBIF_CFG_EPVF10_nbif_gpu_COMMAND_epvf_alt_10 0x0001
#define cfgBIF_CFG_EPVF10_nbif_gpu_COMMAND_epvf_alt_10 0x0001
#define pciBIF_CFG_EPVF11_nbif_gpu_COMMAND_epvf_alt_11 0x0001
#define cfgBIF_CFG_EPVF11_nbif_gpu_COMMAND_epvf_alt_11 0x0001
#define pciBIF_CFG_EPVF12_nbif_gpu_COMMAND_epvf_alt_12 0x0001
#define cfgBIF_CFG_EPVF12_nbif_gpu_COMMAND_epvf_alt_12 0x0001
#define pciBIF_CFG_EPVF13_nbif_gpu_COMMAND_epvf_alt_13 0x0001
#define cfgBIF_CFG_EPVF13_nbif_gpu_COMMAND_epvf_alt_13 0x0001
#define pciBIF_CFG_EPVF14_nbif_gpu_COMMAND_epvf_alt_14 0x0001
#define cfgBIF_CFG_EPVF14_nbif_gpu_COMMAND_epvf_alt_14 0x0001
#define pciBIF_CFG_EPVF15_nbif_gpu_COMMAND_epvf_alt_15 0x0001
#define cfgBIF_CFG_EPVF15_nbif_gpu_COMMAND_epvf_alt_15 0x0001
#define pcinbif_gpu_STATUS_epvf 0x0001
#define cfgnbif_gpu_STATUS_epvf 0x0001
#define pciBIF_CFG_EPVF0_nbif_gpu_STATUS_epvf 0x0001
#define cfgBIF_CFG_EPVF0_nbif_gpu_STATUS_epvf 0x0001
#define pciBIF_CFG_EPVF1_nbif_gpu_STATUS_epvf_alt_1 0x0001
#define cfgBIF_CFG_EPVF1_nbif_gpu_STATUS_epvf_alt_1 0x0001
#define pciBIF_CFG_EPVF2_nbif_gpu_STATUS_epvf_alt_2 0x0001
#define cfgBIF_CFG_EPVF2_nbif_gpu_STATUS_epvf_alt_2 0x0001
#define pciBIF_CFG_EPVF3_nbif_gpu_STATUS_epvf_alt_3 0x0001
#define cfgBIF_CFG_EPVF3_nbif_gpu_STATUS_epvf_alt_3 0x0001
#define pciBIF_CFG_EPVF4_nbif_gpu_STATUS_epvf_alt_4 0x0001
#define cfgBIF_CFG_EPVF4_nbif_gpu_STATUS_epvf_alt_4 0x0001
#define pciBIF_CFG_EPVF5_nbif_gpu_STATUS_epvf_alt_5 0x0001
#define cfgBIF_CFG_EPVF5_nbif_gpu_STATUS_epvf_alt_5 0x0001
#define pciBIF_CFG_EPVF6_nbif_gpu_STATUS_epvf_alt_6 0x0001
#define cfgBIF_CFG_EPVF6_nbif_gpu_STATUS_epvf_alt_6 0x0001
#define pciBIF_CFG_EPVF7_nbif_gpu_STATUS_epvf_alt_7 0x0001
#define cfgBIF_CFG_EPVF7_nbif_gpu_STATUS_epvf_alt_7 0x0001
#define pciBIF_CFG_EPVF8_nbif_gpu_STATUS_epvf_alt_8 0x0001
#define cfgBIF_CFG_EPVF8_nbif_gpu_STATUS_epvf_alt_8 0x0001
#define pciBIF_CFG_EPVF9_nbif_gpu_STATUS_epvf_alt_9 0x0001
#define cfgBIF_CFG_EPVF9_nbif_gpu_STATUS_epvf_alt_9 0x0001
#define pciBIF_CFG_EPVF10_nbif_gpu_STATUS_epvf_alt_10 0x0001
#define cfgBIF_CFG_EPVF10_nbif_gpu_STATUS_epvf_alt_10 0x0001
#define pciBIF_CFG_EPVF11_nbif_gpu_STATUS_epvf_alt_11 0x0001
#define cfgBIF_CFG_EPVF11_nbif_gpu_STATUS_epvf_alt_11 0x0001
#define pciBIF_CFG_EPVF12_nbif_gpu_STATUS_epvf_alt_12 0x0001
#define cfgBIF_CFG_EPVF12_nbif_gpu_STATUS_epvf_alt_12 0x0001
#define pciBIF_CFG_EPVF13_nbif_gpu_STATUS_epvf_alt_13 0x0001
#define cfgBIF_CFG_EPVF13_nbif_gpu_STATUS_epvf_alt_13 0x0001
#define pciBIF_CFG_EPVF14_nbif_gpu_STATUS_epvf_alt_14 0x0001
#define cfgBIF_CFG_EPVF14_nbif_gpu_STATUS_epvf_alt_14 0x0001
#define pciBIF_CFG_EPVF15_nbif_gpu_STATUS_epvf_alt_15 0x0001
#define cfgBIF_CFG_EPVF15_nbif_gpu_STATUS_epvf_alt_15 0x0001
#define pcinbif_gpu_REVISION_ID_epvf 0x0002
#define cfgnbif_gpu_REVISION_ID_epvf 0x0002
#define pciBIF_CFG_EPVF0_nbif_gpu_REVISION_ID_epvf 0x0002
#define cfgBIF_CFG_EPVF0_nbif_gpu_REVISION_ID_epvf 0x0002
#define pciBIF_CFG_EPVF1_nbif_gpu_REVISION_ID_epvf_alt_1 0x0002
#define cfgBIF_CFG_EPVF1_nbif_gpu_REVISION_ID_epvf_alt_1 0x0002
#define pciBIF_CFG_EPVF2_nbif_gpu_REVISION_ID_epvf_alt_2 0x0002
#define cfgBIF_CFG_EPVF2_nbif_gpu_REVISION_ID_epvf_alt_2 0x0002
#define pciBIF_CFG_EPVF3_nbif_gpu_REVISION_ID_epvf_alt_3 0x0002
#define cfgBIF_CFG_EPVF3_nbif_gpu_REVISION_ID_epvf_alt_3 0x0002
#define pciBIF_CFG_EPVF4_nbif_gpu_REVISION_ID_epvf_alt_4 0x0002
#define cfgBIF_CFG_EPVF4_nbif_gpu_REVISION_ID_epvf_alt_4 0x0002
#define pciBIF_CFG_EPVF5_nbif_gpu_REVISION_ID_epvf_alt_5 0x0002
#define cfgBIF_CFG_EPVF5_nbif_gpu_REVISION_ID_epvf_alt_5 0x0002
#define pciBIF_CFG_EPVF6_nbif_gpu_REVISION_ID_epvf_alt_6 0x0002
#define cfgBIF_CFG_EPVF6_nbif_gpu_REVISION_ID_epvf_alt_6 0x0002
#define pciBIF_CFG_EPVF7_nbif_gpu_REVISION_ID_epvf_alt_7 0x0002
#define cfgBIF_CFG_EPVF7_nbif_gpu_REVISION_ID_epvf_alt_7 0x0002
#define pciBIF_CFG_EPVF8_nbif_gpu_REVISION_ID_epvf_alt_8 0x0002
#define cfgBIF_CFG_EPVF8_nbif_gpu_REVISION_ID_epvf_alt_8 0x0002
#define pciBIF_CFG_EPVF9_nbif_gpu_REVISION_ID_epvf_alt_9 0x0002
#define cfgBIF_CFG_EPVF9_nbif_gpu_REVISION_ID_epvf_alt_9 0x0002
#define pciBIF_CFG_EPVF10_nbif_gpu_REVISION_ID_epvf_alt_10 0x0002
#define cfgBIF_CFG_EPVF10_nbif_gpu_REVISION_ID_epvf_alt_10 0x0002
#define pciBIF_CFG_EPVF11_nbif_gpu_REVISION_ID_epvf_alt_11 0x0002
#define cfgBIF_CFG_EPVF11_nbif_gpu_REVISION_ID_epvf_alt_11 0x0002
#define pciBIF_CFG_EPVF12_nbif_gpu_REVISION_ID_epvf_alt_12 0x0002
#define cfgBIF_CFG_EPVF12_nbif_gpu_REVISION_ID_epvf_alt_12 0x0002
#define pciBIF_CFG_EPVF13_nbif_gpu_REVISION_ID_epvf_alt_13 0x0002
#define cfgBIF_CFG_EPVF13_nbif_gpu_REVISION_ID_epvf_alt_13 0x0002
#define pciBIF_CFG_EPVF14_nbif_gpu_REVISION_ID_epvf_alt_14 0x0002
#define cfgBIF_CFG_EPVF14_nbif_gpu_REVISION_ID_epvf_alt_14 0x0002
#define pciBIF_CFG_EPVF15_nbif_gpu_REVISION_ID_epvf_alt_15 0x0002
#define cfgBIF_CFG_EPVF15_nbif_gpu_REVISION_ID_epvf_alt_15 0x0002
#define pcinbif_gpu_PROG_INTERFACE_epvf 0x0002
#define cfgnbif_gpu_PROG_INTERFACE_epvf 0x0002
#define pciBIF_CFG_EPVF0_nbif_gpu_PROG_INTERFACE_epvf 0x0002
#define cfgBIF_CFG_EPVF0_nbif_gpu_PROG_INTERFACE_epvf 0x0002
#define pciBIF_CFG_EPVF1_nbif_gpu_PROG_INTERFACE_epvf_alt_1 0x0002
#define cfgBIF_CFG_EPVF1_nbif_gpu_PROG_INTERFACE_epvf_alt_1 0x0002
#define pciBIF_CFG_EPVF2_nbif_gpu_PROG_INTERFACE_epvf_alt_2 0x0002
#define cfgBIF_CFG_EPVF2_nbif_gpu_PROG_INTERFACE_epvf_alt_2 0x0002
#define pciBIF_CFG_EPVF3_nbif_gpu_PROG_INTERFACE_epvf_alt_3 0x0002
#define cfgBIF_CFG_EPVF3_nbif_gpu_PROG_INTERFACE_epvf_alt_3 0x0002
#define pciBIF_CFG_EPVF4_nbif_gpu_PROG_INTERFACE_epvf_alt_4 0x0002
#define cfgBIF_CFG_EPVF4_nbif_gpu_PROG_INTERFACE_epvf_alt_4 0x0002
#define pciBIF_CFG_EPVF5_nbif_gpu_PROG_INTERFACE_epvf_alt_5 0x0002
#define cfgBIF_CFG_EPVF5_nbif_gpu_PROG_INTERFACE_epvf_alt_5 0x0002
#define pciBIF_CFG_EPVF6_nbif_gpu_PROG_INTERFACE_epvf_alt_6 0x0002
#define cfgBIF_CFG_EPVF6_nbif_gpu_PROG_INTERFACE_epvf_alt_6 0x0002
#define pciBIF_CFG_EPVF7_nbif_gpu_PROG_INTERFACE_epvf_alt_7 0x0002
#define cfgBIF_CFG_EPVF7_nbif_gpu_PROG_INTERFACE_epvf_alt_7 0x0002
#define pciBIF_CFG_EPVF8_nbif_gpu_PROG_INTERFACE_epvf_alt_8 0x0002
#define cfgBIF_CFG_EPVF8_nbif_gpu_PROG_INTERFACE_epvf_alt_8 0x0002
#define pciBIF_CFG_EPVF9_nbif_gpu_PROG_INTERFACE_epvf_alt_9 0x0002
#define cfgBIF_CFG_EPVF9_nbif_gpu_PROG_INTERFACE_epvf_alt_9 0x0002
#define pciBIF_CFG_EPVF10_nbif_gpu_PROG_INTERFACE_epvf_alt_10 0x0002
#define cfgBIF_CFG_EPVF10_nbif_gpu_PROG_INTERFACE_epvf_alt_10 0x0002
#define pciBIF_CFG_EPVF11_nbif_gpu_PROG_INTERFACE_epvf_alt_11 0x0002
#define cfgBIF_CFG_EPVF11_nbif_gpu_PROG_INTERFACE_epvf_alt_11 0x0002
#define pciBIF_CFG_EPVF12_nbif_gpu_PROG_INTERFACE_epvf_alt_12 0x0002
#define cfgBIF_CFG_EPVF12_nbif_gpu_PROG_INTERFACE_epvf_alt_12 0x0002
#define pciBIF_CFG_EPVF13_nbif_gpu_PROG_INTERFACE_epvf_alt_13 0x0002
#define cfgBIF_CFG_EPVF13_nbif_gpu_PROG_INTERFACE_epvf_alt_13 0x0002
#define pciBIF_CFG_EPVF14_nbif_gpu_PROG_INTERFACE_epvf_alt_14 0x0002
#define cfgBIF_CFG_EPVF14_nbif_gpu_PROG_INTERFACE_epvf_alt_14 0x0002
#define pciBIF_CFG_EPVF15_nbif_gpu_PROG_INTERFACE_epvf_alt_15 0x0002
#define cfgBIF_CFG_EPVF15_nbif_gpu_PROG_INTERFACE_epvf_alt_15 0x0002
#define pcinbif_gpu_SUB_CLASS_epvf 0x0002
#define cfgnbif_gpu_SUB_CLASS_epvf 0x0002
#define pciBIF_CFG_EPVF0_nbif_gpu_SUB_CLASS_epvf 0x0002
#define cfgBIF_CFG_EPVF0_nbif_gpu_SUB_CLASS_epvf 0x0002
#define pciBIF_CFG_EPVF1_nbif_gpu_SUB_CLASS_epvf_alt_1 0x0002
#define cfgBIF_CFG_EPVF1_nbif_gpu_SUB_CLASS_epvf_alt_1 0x0002
#define pciBIF_CFG_EPVF2_nbif_gpu_SUB_CLASS_epvf_alt_2 0x0002
#define cfgBIF_CFG_EPVF2_nbif_gpu_SUB_CLASS_epvf_alt_2 0x0002
#define pciBIF_CFG_EPVF3_nbif_gpu_SUB_CLASS_epvf_alt_3 0x0002
#define cfgBIF_CFG_EPVF3_nbif_gpu_SUB_CLASS_epvf_alt_3 0x0002
#define pciBIF_CFG_EPVF4_nbif_gpu_SUB_CLASS_epvf_alt_4 0x0002
#define cfgBIF_CFG_EPVF4_nbif_gpu_SUB_CLASS_epvf_alt_4 0x0002
#define pciBIF_CFG_EPVF5_nbif_gpu_SUB_CLASS_epvf_alt_5 0x0002
#define cfgBIF_CFG_EPVF5_nbif_gpu_SUB_CLASS_epvf_alt_5 0x0002
#define pciBIF_CFG_EPVF6_nbif_gpu_SUB_CLASS_epvf_alt_6 0x0002
#define cfgBIF_CFG_EPVF6_nbif_gpu_SUB_CLASS_epvf_alt_6 0x0002
#define pciBIF_CFG_EPVF7_nbif_gpu_SUB_CLASS_epvf_alt_7 0x0002
#define cfgBIF_CFG_EPVF7_nbif_gpu_SUB_CLASS_epvf_alt_7 0x0002
#define pciBIF_CFG_EPVF8_nbif_gpu_SUB_CLASS_epvf_alt_8 0x0002
#define cfgBIF_CFG_EPVF8_nbif_gpu_SUB_CLASS_epvf_alt_8 0x0002
#define pciBIF_CFG_EPVF9_nbif_gpu_SUB_CLASS_epvf_alt_9 0x0002
#define cfgBIF_CFG_EPVF9_nbif_gpu_SUB_CLASS_epvf_alt_9 0x0002
#define pciBIF_CFG_EPVF10_nbif_gpu_SUB_CLASS_epvf_alt_10 0x0002
#define cfgBIF_CFG_EPVF10_nbif_gpu_SUB_CLASS_epvf_alt_10 0x0002
#define pciBIF_CFG_EPVF11_nbif_gpu_SUB_CLASS_epvf_alt_11 0x0002
#define cfgBIF_CFG_EPVF11_nbif_gpu_SUB_CLASS_epvf_alt_11 0x0002
#define pciBIF_CFG_EPVF12_nbif_gpu_SUB_CLASS_epvf_alt_12 0x0002
#define cfgBIF_CFG_EPVF12_nbif_gpu_SUB_CLASS_epvf_alt_12 0x0002
#define pciBIF_CFG_EPVF13_nbif_gpu_SUB_CLASS_epvf_alt_13 0x0002
#define cfgBIF_CFG_EPVF13_nbif_gpu_SUB_CLASS_epvf_alt_13 0x0002
#define pciBIF_CFG_EPVF14_nbif_gpu_SUB_CLASS_epvf_alt_14 0x0002
#define cfgBIF_CFG_EPVF14_nbif_gpu_SUB_CLASS_epvf_alt_14 0x0002
#define pciBIF_CFG_EPVF15_nbif_gpu_SUB_CLASS_epvf_alt_15 0x0002
#define cfgBIF_CFG_EPVF15_nbif_gpu_SUB_CLASS_epvf_alt_15 0x0002
#define pcinbif_gpu_BASE_CLASS_epvf 0x0002
#define cfgnbif_gpu_BASE_CLASS_epvf 0x0002
#define pciBIF_CFG_EPVF0_nbif_gpu_BASE_CLASS_epvf 0x0002
#define cfgBIF_CFG_EPVF0_nbif_gpu_BASE_CLASS_epvf 0x0002
#define pciBIF_CFG_EPVF1_nbif_gpu_BASE_CLASS_epvf_alt_1 0x0002
#define cfgBIF_CFG_EPVF1_nbif_gpu_BASE_CLASS_epvf_alt_1 0x0002
#define pciBIF_CFG_EPVF2_nbif_gpu_BASE_CLASS_epvf_alt_2 0x0002
#define cfgBIF_CFG_EPVF2_nbif_gpu_BASE_CLASS_epvf_alt_2 0x0002
#define pciBIF_CFG_EPVF3_nbif_gpu_BASE_CLASS_epvf_alt_3 0x0002
#define cfgBIF_CFG_EPVF3_nbif_gpu_BASE_CLASS_epvf_alt_3 0x0002
#define pciBIF_CFG_EPVF4_nbif_gpu_BASE_CLASS_epvf_alt_4 0x0002
#define cfgBIF_CFG_EPVF4_nbif_gpu_BASE_CLASS_epvf_alt_4 0x0002
#define pciBIF_CFG_EPVF5_nbif_gpu_BASE_CLASS_epvf_alt_5 0x0002
#define cfgBIF_CFG_EPVF5_nbif_gpu_BASE_CLASS_epvf_alt_5 0x0002
#define pciBIF_CFG_EPVF6_nbif_gpu_BASE_CLASS_epvf_alt_6 0x0002
#define cfgBIF_CFG_EPVF6_nbif_gpu_BASE_CLASS_epvf_alt_6 0x0002
#define pciBIF_CFG_EPVF7_nbif_gpu_BASE_CLASS_epvf_alt_7 0x0002
#define cfgBIF_CFG_EPVF7_nbif_gpu_BASE_CLASS_epvf_alt_7 0x0002
#define pciBIF_CFG_EPVF8_nbif_gpu_BASE_CLASS_epvf_alt_8 0x0002
#define cfgBIF_CFG_EPVF8_nbif_gpu_BASE_CLASS_epvf_alt_8 0x0002
#define pciBIF_CFG_EPVF9_nbif_gpu_BASE_CLASS_epvf_alt_9 0x0002
#define cfgBIF_CFG_EPVF9_nbif_gpu_BASE_CLASS_epvf_alt_9 0x0002
#define pciBIF_CFG_EPVF10_nbif_gpu_BASE_CLASS_epvf_alt_10 0x0002
#define cfgBIF_CFG_EPVF10_nbif_gpu_BASE_CLASS_epvf_alt_10 0x0002
#define pciBIF_CFG_EPVF11_nbif_gpu_BASE_CLASS_epvf_alt_11 0x0002
#define cfgBIF_CFG_EPVF11_nbif_gpu_BASE_CLASS_epvf_alt_11 0x0002
#define pciBIF_CFG_EPVF12_nbif_gpu_BASE_CLASS_epvf_alt_12 0x0002
#define cfgBIF_CFG_EPVF12_nbif_gpu_BASE_CLASS_epvf_alt_12 0x0002
#define pciBIF_CFG_EPVF13_nbif_gpu_BASE_CLASS_epvf_alt_13 0x0002
#define cfgBIF_CFG_EPVF13_nbif_gpu_BASE_CLASS_epvf_alt_13 0x0002
#define pciBIF_CFG_EPVF14_nbif_gpu_BASE_CLASS_epvf_alt_14 0x0002
#define cfgBIF_CFG_EPVF14_nbif_gpu_BASE_CLASS_epvf_alt_14 0x0002
#define pciBIF_CFG_EPVF15_nbif_gpu_BASE_CLASS_epvf_alt_15 0x0002
#define cfgBIF_CFG_EPVF15_nbif_gpu_BASE_CLASS_epvf_alt_15 0x0002
#define pcinbif_gpu_CACHE_LINE_epvf 0x0003
#define cfgnbif_gpu_CACHE_LINE_epvf 0x0003
#define pciBIF_CFG_EPVF0_nbif_gpu_CACHE_LINE_epvf 0x0003
#define cfgBIF_CFG_EPVF0_nbif_gpu_CACHE_LINE_epvf 0x0003
#define pciBIF_CFG_EPVF1_nbif_gpu_CACHE_LINE_epvf_alt_1 0x0003
#define cfgBIF_CFG_EPVF1_nbif_gpu_CACHE_LINE_epvf_alt_1 0x0003
#define pciBIF_CFG_EPVF2_nbif_gpu_CACHE_LINE_epvf_alt_2 0x0003
#define cfgBIF_CFG_EPVF2_nbif_gpu_CACHE_LINE_epvf_alt_2 0x0003
#define pciBIF_CFG_EPVF3_nbif_gpu_CACHE_LINE_epvf_alt_3 0x0003
#define cfgBIF_CFG_EPVF3_nbif_gpu_CACHE_LINE_epvf_alt_3 0x0003
#define pciBIF_CFG_EPVF4_nbif_gpu_CACHE_LINE_epvf_alt_4 0x0003
#define cfgBIF_CFG_EPVF4_nbif_gpu_CACHE_LINE_epvf_alt_4 0x0003
#define pciBIF_CFG_EPVF5_nbif_gpu_CACHE_LINE_epvf_alt_5 0x0003
#define cfgBIF_CFG_EPVF5_nbif_gpu_CACHE_LINE_epvf_alt_5 0x0003
#define pciBIF_CFG_EPVF6_nbif_gpu_CACHE_LINE_epvf_alt_6 0x0003
#define cfgBIF_CFG_EPVF6_nbif_gpu_CACHE_LINE_epvf_alt_6 0x0003
#define pciBIF_CFG_EPVF7_nbif_gpu_CACHE_LINE_epvf_alt_7 0x0003
#define cfgBIF_CFG_EPVF7_nbif_gpu_CACHE_LINE_epvf_alt_7 0x0003
#define pciBIF_CFG_EPVF8_nbif_gpu_CACHE_LINE_epvf_alt_8 0x0003
#define cfgBIF_CFG_EPVF8_nbif_gpu_CACHE_LINE_epvf_alt_8 0x0003
#define pciBIF_CFG_EPVF9_nbif_gpu_CACHE_LINE_epvf_alt_9 0x0003
#define cfgBIF_CFG_EPVF9_nbif_gpu_CACHE_LINE_epvf_alt_9 0x0003
#define pciBIF_CFG_EPVF10_nbif_gpu_CACHE_LINE_epvf_alt_10 0x0003
#define cfgBIF_CFG_EPVF10_nbif_gpu_CACHE_LINE_epvf_alt_10 0x0003
#define pciBIF_CFG_EPVF11_nbif_gpu_CACHE_LINE_epvf_alt_11 0x0003
#define cfgBIF_CFG_EPVF11_nbif_gpu_CACHE_LINE_epvf_alt_11 0x0003
#define pciBIF_CFG_EPVF12_nbif_gpu_CACHE_LINE_epvf_alt_12 0x0003
#define cfgBIF_CFG_EPVF12_nbif_gpu_CACHE_LINE_epvf_alt_12 0x0003
#define pciBIF_CFG_EPVF13_nbif_gpu_CACHE_LINE_epvf_alt_13 0x0003
#define cfgBIF_CFG_EPVF13_nbif_gpu_CACHE_LINE_epvf_alt_13 0x0003
#define pciBIF_CFG_EPVF14_nbif_gpu_CACHE_LINE_epvf_alt_14 0x0003
#define cfgBIF_CFG_EPVF14_nbif_gpu_CACHE_LINE_epvf_alt_14 0x0003
#define pciBIF_CFG_EPVF15_nbif_gpu_CACHE_LINE_epvf_alt_15 0x0003
#define cfgBIF_CFG_EPVF15_nbif_gpu_CACHE_LINE_epvf_alt_15 0x0003
#define pcinbif_gpu_LATENCY_epvf 0x0003
#define cfgnbif_gpu_LATENCY_epvf 0x0003
#define pciBIF_CFG_EPVF0_nbif_gpu_LATENCY_epvf 0x0003
#define cfgBIF_CFG_EPVF0_nbif_gpu_LATENCY_epvf 0x0003
#define pciBIF_CFG_EPVF1_nbif_gpu_LATENCY_epvf_alt_1 0x0003
#define cfgBIF_CFG_EPVF1_nbif_gpu_LATENCY_epvf_alt_1 0x0003
#define pciBIF_CFG_EPVF2_nbif_gpu_LATENCY_epvf_alt_2 0x0003
#define cfgBIF_CFG_EPVF2_nbif_gpu_LATENCY_epvf_alt_2 0x0003
#define pciBIF_CFG_EPVF3_nbif_gpu_LATENCY_epvf_alt_3 0x0003
#define cfgBIF_CFG_EPVF3_nbif_gpu_LATENCY_epvf_alt_3 0x0003
#define pciBIF_CFG_EPVF4_nbif_gpu_LATENCY_epvf_alt_4 0x0003
#define cfgBIF_CFG_EPVF4_nbif_gpu_LATENCY_epvf_alt_4 0x0003
#define pciBIF_CFG_EPVF5_nbif_gpu_LATENCY_epvf_alt_5 0x0003
#define cfgBIF_CFG_EPVF5_nbif_gpu_LATENCY_epvf_alt_5 0x0003
#define pciBIF_CFG_EPVF6_nbif_gpu_LATENCY_epvf_alt_6 0x0003
#define cfgBIF_CFG_EPVF6_nbif_gpu_LATENCY_epvf_alt_6 0x0003
#define pciBIF_CFG_EPVF7_nbif_gpu_LATENCY_epvf_alt_7 0x0003
#define cfgBIF_CFG_EPVF7_nbif_gpu_LATENCY_epvf_alt_7 0x0003
#define pciBIF_CFG_EPVF8_nbif_gpu_LATENCY_epvf_alt_8 0x0003
#define cfgBIF_CFG_EPVF8_nbif_gpu_LATENCY_epvf_alt_8 0x0003
#define pciBIF_CFG_EPVF9_nbif_gpu_LATENCY_epvf_alt_9 0x0003
#define cfgBIF_CFG_EPVF9_nbif_gpu_LATENCY_epvf_alt_9 0x0003
#define pciBIF_CFG_EPVF10_nbif_gpu_LATENCY_epvf_alt_10 0x0003
#define cfgBIF_CFG_EPVF10_nbif_gpu_LATENCY_epvf_alt_10 0x0003
#define pciBIF_CFG_EPVF11_nbif_gpu_LATENCY_epvf_alt_11 0x0003
#define cfgBIF_CFG_EPVF11_nbif_gpu_LATENCY_epvf_alt_11 0x0003
#define pciBIF_CFG_EPVF12_nbif_gpu_LATENCY_epvf_alt_12 0x0003
#define cfgBIF_CFG_EPVF12_nbif_gpu_LATENCY_epvf_alt_12 0x0003
#define pciBIF_CFG_EPVF13_nbif_gpu_LATENCY_epvf_alt_13 0x0003
#define cfgBIF_CFG_EPVF13_nbif_gpu_LATENCY_epvf_alt_13 0x0003
#define pciBIF_CFG_EPVF14_nbif_gpu_LATENCY_epvf_alt_14 0x0003
#define cfgBIF_CFG_EPVF14_nbif_gpu_LATENCY_epvf_alt_14 0x0003
#define pciBIF_CFG_EPVF15_nbif_gpu_LATENCY_epvf_alt_15 0x0003
#define cfgBIF_CFG_EPVF15_nbif_gpu_LATENCY_epvf_alt_15 0x0003
#define pcinbif_gpu_HEADER_epvf 0x0003
#define cfgnbif_gpu_HEADER_epvf 0x0003
#define pciBIF_CFG_EPVF0_nbif_gpu_HEADER_epvf 0x0003
#define cfgBIF_CFG_EPVF0_nbif_gpu_HEADER_epvf 0x0003
#define pciBIF_CFG_EPVF1_nbif_gpu_HEADER_epvf_alt_1 0x0003
#define cfgBIF_CFG_EPVF1_nbif_gpu_HEADER_epvf_alt_1 0x0003
#define pciBIF_CFG_EPVF2_nbif_gpu_HEADER_epvf_alt_2 0x0003
#define cfgBIF_CFG_EPVF2_nbif_gpu_HEADER_epvf_alt_2 0x0003
#define pciBIF_CFG_EPVF3_nbif_gpu_HEADER_epvf_alt_3 0x0003
#define cfgBIF_CFG_EPVF3_nbif_gpu_HEADER_epvf_alt_3 0x0003
#define pciBIF_CFG_EPVF4_nbif_gpu_HEADER_epvf_alt_4 0x0003
#define cfgBIF_CFG_EPVF4_nbif_gpu_HEADER_epvf_alt_4 0x0003
#define pciBIF_CFG_EPVF5_nbif_gpu_HEADER_epvf_alt_5 0x0003
#define cfgBIF_CFG_EPVF5_nbif_gpu_HEADER_epvf_alt_5 0x0003
#define pciBIF_CFG_EPVF6_nbif_gpu_HEADER_epvf_alt_6 0x0003
#define cfgBIF_CFG_EPVF6_nbif_gpu_HEADER_epvf_alt_6 0x0003
#define pciBIF_CFG_EPVF7_nbif_gpu_HEADER_epvf_alt_7 0x0003
#define cfgBIF_CFG_EPVF7_nbif_gpu_HEADER_epvf_alt_7 0x0003
#define pciBIF_CFG_EPVF8_nbif_gpu_HEADER_epvf_alt_8 0x0003
#define cfgBIF_CFG_EPVF8_nbif_gpu_HEADER_epvf_alt_8 0x0003
#define pciBIF_CFG_EPVF9_nbif_gpu_HEADER_epvf_alt_9 0x0003
#define cfgBIF_CFG_EPVF9_nbif_gpu_HEADER_epvf_alt_9 0x0003
#define pciBIF_CFG_EPVF10_nbif_gpu_HEADER_epvf_alt_10 0x0003
#define cfgBIF_CFG_EPVF10_nbif_gpu_HEADER_epvf_alt_10 0x0003
#define pciBIF_CFG_EPVF11_nbif_gpu_HEADER_epvf_alt_11 0x0003
#define cfgBIF_CFG_EPVF11_nbif_gpu_HEADER_epvf_alt_11 0x0003
#define pciBIF_CFG_EPVF12_nbif_gpu_HEADER_epvf_alt_12 0x0003
#define cfgBIF_CFG_EPVF12_nbif_gpu_HEADER_epvf_alt_12 0x0003
#define pciBIF_CFG_EPVF13_nbif_gpu_HEADER_epvf_alt_13 0x0003
#define cfgBIF_CFG_EPVF13_nbif_gpu_HEADER_epvf_alt_13 0x0003
#define pciBIF_CFG_EPVF14_nbif_gpu_HEADER_epvf_alt_14 0x0003
#define cfgBIF_CFG_EPVF14_nbif_gpu_HEADER_epvf_alt_14 0x0003
#define pciBIF_CFG_EPVF15_nbif_gpu_HEADER_epvf_alt_15 0x0003
#define cfgBIF_CFG_EPVF15_nbif_gpu_HEADER_epvf_alt_15 0x0003
#define pcinbif_gpu_BIST_epvf 0x0003
#define cfgnbif_gpu_BIST_epvf 0x0003
#define pciBIF_CFG_EPVF0_nbif_gpu_BIST_epvf 0x0003
#define cfgBIF_CFG_EPVF0_nbif_gpu_BIST_epvf 0x0003
#define pciBIF_CFG_EPVF1_nbif_gpu_BIST_epvf_alt_1 0x0003
#define cfgBIF_CFG_EPVF1_nbif_gpu_BIST_epvf_alt_1 0x0003
#define pciBIF_CFG_EPVF2_nbif_gpu_BIST_epvf_alt_2 0x0003
#define cfgBIF_CFG_EPVF2_nbif_gpu_BIST_epvf_alt_2 0x0003
#define pciBIF_CFG_EPVF3_nbif_gpu_BIST_epvf_alt_3 0x0003
#define cfgBIF_CFG_EPVF3_nbif_gpu_BIST_epvf_alt_3 0x0003
#define pciBIF_CFG_EPVF4_nbif_gpu_BIST_epvf_alt_4 0x0003
#define cfgBIF_CFG_EPVF4_nbif_gpu_BIST_epvf_alt_4 0x0003
#define pciBIF_CFG_EPVF5_nbif_gpu_BIST_epvf_alt_5 0x0003
#define cfgBIF_CFG_EPVF5_nbif_gpu_BIST_epvf_alt_5 0x0003
#define pciBIF_CFG_EPVF6_nbif_gpu_BIST_epvf_alt_6 0x0003
#define cfgBIF_CFG_EPVF6_nbif_gpu_BIST_epvf_alt_6 0x0003
#define pciBIF_CFG_EPVF7_nbif_gpu_BIST_epvf_alt_7 0x0003
#define cfgBIF_CFG_EPVF7_nbif_gpu_BIST_epvf_alt_7 0x0003
#define pciBIF_CFG_EPVF8_nbif_gpu_BIST_epvf_alt_8 0x0003
#define cfgBIF_CFG_EPVF8_nbif_gpu_BIST_epvf_alt_8 0x0003
#define pciBIF_CFG_EPVF9_nbif_gpu_BIST_epvf_alt_9 0x0003
#define cfgBIF_CFG_EPVF9_nbif_gpu_BIST_epvf_alt_9 0x0003
#define pciBIF_CFG_EPVF10_nbif_gpu_BIST_epvf_alt_10 0x0003
#define cfgBIF_CFG_EPVF10_nbif_gpu_BIST_epvf_alt_10 0x0003
#define pciBIF_CFG_EPVF11_nbif_gpu_BIST_epvf_alt_11 0x0003
#define cfgBIF_CFG_EPVF11_nbif_gpu_BIST_epvf_alt_11 0x0003
#define pciBIF_CFG_EPVF12_nbif_gpu_BIST_epvf_alt_12 0x0003
#define cfgBIF_CFG_EPVF12_nbif_gpu_BIST_epvf_alt_12 0x0003
#define pciBIF_CFG_EPVF13_nbif_gpu_BIST_epvf_alt_13 0x0003
#define cfgBIF_CFG_EPVF13_nbif_gpu_BIST_epvf_alt_13 0x0003
#define pciBIF_CFG_EPVF14_nbif_gpu_BIST_epvf_alt_14 0x0003
#define cfgBIF_CFG_EPVF14_nbif_gpu_BIST_epvf_alt_14 0x0003
#define pciBIF_CFG_EPVF15_nbif_gpu_BIST_epvf_alt_15 0x0003
#define cfgBIF_CFG_EPVF15_nbif_gpu_BIST_epvf_alt_15 0x0003
#define pcinbif_gpu_BASE_ADDR_1_epvf 0x0004
#define cfgnbif_gpu_BASE_ADDR_1_epvf 0x0004
#define pciBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_1_epvf 0x0004
#define cfgBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_1_epvf 0x0004
#define pciBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_1_epvf_alt_1 0x0004
#define cfgBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_1_epvf_alt_1 0x0004
#define pciBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_1_epvf_alt_2 0x0004
#define cfgBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_1_epvf_alt_2 0x0004
#define pciBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_1_epvf_alt_3 0x0004
#define cfgBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_1_epvf_alt_3 0x0004
#define pciBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_1_epvf_alt_4 0x0004
#define cfgBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_1_epvf_alt_4 0x0004
#define pciBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_1_epvf_alt_5 0x0004
#define cfgBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_1_epvf_alt_5 0x0004
#define pciBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_1_epvf_alt_6 0x0004
#define cfgBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_1_epvf_alt_6 0x0004
#define pciBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_1_epvf_alt_7 0x0004
#define cfgBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_1_epvf_alt_7 0x0004
#define pciBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_1_epvf_alt_8 0x0004
#define cfgBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_1_epvf_alt_8 0x0004
#define pciBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_1_epvf_alt_9 0x0004
#define cfgBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_1_epvf_alt_9 0x0004
#define pciBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_1_epvf_alt_10 0x0004
#define cfgBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_1_epvf_alt_10 0x0004
#define pciBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_1_epvf_alt_11 0x0004
#define cfgBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_1_epvf_alt_11 0x0004
#define pciBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_1_epvf_alt_12 0x0004
#define cfgBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_1_epvf_alt_12 0x0004
#define pciBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_1_epvf_alt_13 0x0004
#define cfgBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_1_epvf_alt_13 0x0004
#define pciBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_1_epvf_alt_14 0x0004
#define cfgBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_1_epvf_alt_14 0x0004
#define pciBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_1_epvf_alt_15 0x0004
#define cfgBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_1_epvf_alt_15 0x0004
#define pcinbif_gpu_BASE_ADDR_2_epvf 0x0005
#define cfgnbif_gpu_BASE_ADDR_2_epvf 0x0005
#define pciBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_2_epvf 0x0005
#define cfgBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_2_epvf 0x0005
#define pciBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_2_epvf_alt_1 0x0005
#define cfgBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_2_epvf_alt_1 0x0005
#define pciBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_2_epvf_alt_2 0x0005
#define cfgBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_2_epvf_alt_2 0x0005
#define pciBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_2_epvf_alt_3 0x0005
#define cfgBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_2_epvf_alt_3 0x0005
#define pciBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_2_epvf_alt_4 0x0005
#define cfgBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_2_epvf_alt_4 0x0005
#define pciBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_2_epvf_alt_5 0x0005
#define cfgBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_2_epvf_alt_5 0x0005
#define pciBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_2_epvf_alt_6 0x0005
#define cfgBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_2_epvf_alt_6 0x0005
#define pciBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_2_epvf_alt_7 0x0005
#define cfgBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_2_epvf_alt_7 0x0005
#define pciBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_2_epvf_alt_8 0x0005
#define cfgBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_2_epvf_alt_8 0x0005
#define pciBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_2_epvf_alt_9 0x0005
#define cfgBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_2_epvf_alt_9 0x0005
#define pciBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_2_epvf_alt_10 0x0005
#define cfgBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_2_epvf_alt_10 0x0005
#define pciBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_2_epvf_alt_11 0x0005
#define cfgBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_2_epvf_alt_11 0x0005
#define pciBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_2_epvf_alt_12 0x0005
#define cfgBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_2_epvf_alt_12 0x0005
#define pciBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_2_epvf_alt_13 0x0005
#define cfgBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_2_epvf_alt_13 0x0005
#define pciBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_2_epvf_alt_14 0x0005
#define cfgBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_2_epvf_alt_14 0x0005
#define pciBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_2_epvf_alt_15 0x0005
#define cfgBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_2_epvf_alt_15 0x0005
#define pcinbif_gpu_BASE_ADDR_3_epvf 0x0006
#define cfgnbif_gpu_BASE_ADDR_3_epvf 0x0006
#define pciBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_3_epvf 0x0006
#define cfgBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_3_epvf 0x0006
#define pciBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_3_epvf_alt_1 0x0006
#define cfgBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_3_epvf_alt_1 0x0006
#define pciBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_3_epvf_alt_2 0x0006
#define cfgBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_3_epvf_alt_2 0x0006
#define pciBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_3_epvf_alt_3 0x0006
#define cfgBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_3_epvf_alt_3 0x0006
#define pciBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_3_epvf_alt_4 0x0006
#define cfgBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_3_epvf_alt_4 0x0006
#define pciBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_3_epvf_alt_5 0x0006
#define cfgBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_3_epvf_alt_5 0x0006
#define pciBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_3_epvf_alt_6 0x0006
#define cfgBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_3_epvf_alt_6 0x0006
#define pciBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_3_epvf_alt_7 0x0006
#define cfgBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_3_epvf_alt_7 0x0006
#define pciBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_3_epvf_alt_8 0x0006
#define cfgBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_3_epvf_alt_8 0x0006
#define pciBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_3_epvf_alt_9 0x0006
#define cfgBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_3_epvf_alt_9 0x0006
#define pciBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_3_epvf_alt_10 0x0006
#define cfgBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_3_epvf_alt_10 0x0006
#define pciBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_3_epvf_alt_11 0x0006
#define cfgBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_3_epvf_alt_11 0x0006
#define pciBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_3_epvf_alt_12 0x0006
#define cfgBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_3_epvf_alt_12 0x0006
#define pciBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_3_epvf_alt_13 0x0006
#define cfgBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_3_epvf_alt_13 0x0006
#define pciBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_3_epvf_alt_14 0x0006
#define cfgBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_3_epvf_alt_14 0x0006
#define pciBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_3_epvf_alt_15 0x0006
#define cfgBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_3_epvf_alt_15 0x0006
#define pcinbif_gpu_BASE_ADDR_4_epvf 0x0007
#define cfgnbif_gpu_BASE_ADDR_4_epvf 0x0007
#define pciBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_4_epvf 0x0007
#define cfgBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_4_epvf 0x0007
#define pciBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_4_epvf_alt_1 0x0007
#define cfgBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_4_epvf_alt_1 0x0007
#define pciBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_4_epvf_alt_2 0x0007
#define cfgBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_4_epvf_alt_2 0x0007
#define pciBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_4_epvf_alt_3 0x0007
#define cfgBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_4_epvf_alt_3 0x0007
#define pciBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_4_epvf_alt_4 0x0007
#define cfgBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_4_epvf_alt_4 0x0007
#define pciBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_4_epvf_alt_5 0x0007
#define cfgBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_4_epvf_alt_5 0x0007
#define pciBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_4_epvf_alt_6 0x0007
#define cfgBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_4_epvf_alt_6 0x0007
#define pciBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_4_epvf_alt_7 0x0007
#define cfgBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_4_epvf_alt_7 0x0007
#define pciBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_4_epvf_alt_8 0x0007
#define cfgBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_4_epvf_alt_8 0x0007
#define pciBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_4_epvf_alt_9 0x0007
#define cfgBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_4_epvf_alt_9 0x0007
#define pciBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_4_epvf_alt_10 0x0007
#define cfgBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_4_epvf_alt_10 0x0007
#define pciBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_4_epvf_alt_11 0x0007
#define cfgBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_4_epvf_alt_11 0x0007
#define pciBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_4_epvf_alt_12 0x0007
#define cfgBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_4_epvf_alt_12 0x0007
#define pciBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_4_epvf_alt_13 0x0007
#define cfgBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_4_epvf_alt_13 0x0007
#define pciBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_4_epvf_alt_14 0x0007
#define cfgBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_4_epvf_alt_14 0x0007
#define pciBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_4_epvf_alt_15 0x0007
#define cfgBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_4_epvf_alt_15 0x0007
#define pcinbif_gpu_BASE_ADDR_5_epvf 0x0008
#define cfgnbif_gpu_BASE_ADDR_5_epvf 0x0008
#define pciBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_5_epvf 0x0008
#define cfgBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_5_epvf 0x0008
#define pciBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_5_epvf_alt_1 0x0008
#define cfgBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_5_epvf_alt_1 0x0008
#define pciBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_5_epvf_alt_2 0x0008
#define cfgBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_5_epvf_alt_2 0x0008
#define pciBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_5_epvf_alt_3 0x0008
#define cfgBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_5_epvf_alt_3 0x0008
#define pciBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_5_epvf_alt_4 0x0008
#define cfgBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_5_epvf_alt_4 0x0008
#define pciBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_5_epvf_alt_5 0x0008
#define cfgBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_5_epvf_alt_5 0x0008
#define pciBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_5_epvf_alt_6 0x0008
#define cfgBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_5_epvf_alt_6 0x0008
#define pciBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_5_epvf_alt_7 0x0008
#define cfgBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_5_epvf_alt_7 0x0008
#define pciBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_5_epvf_alt_8 0x0008
#define cfgBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_5_epvf_alt_8 0x0008
#define pciBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_5_epvf_alt_9 0x0008
#define cfgBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_5_epvf_alt_9 0x0008
#define pciBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_5_epvf_alt_10 0x0008
#define cfgBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_5_epvf_alt_10 0x0008
#define pciBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_5_epvf_alt_11 0x0008
#define cfgBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_5_epvf_alt_11 0x0008
#define pciBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_5_epvf_alt_12 0x0008
#define cfgBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_5_epvf_alt_12 0x0008
#define pciBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_5_epvf_alt_13 0x0008
#define cfgBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_5_epvf_alt_13 0x0008
#define pciBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_5_epvf_alt_14 0x0008
#define cfgBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_5_epvf_alt_14 0x0008
#define pciBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_5_epvf_alt_15 0x0008
#define cfgBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_5_epvf_alt_15 0x0008
#define pcinbif_gpu_BASE_ADDR_6_epvf 0x0009
#define cfgnbif_gpu_BASE_ADDR_6_epvf 0x0009
#define pciBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_6_epvf 0x0009
#define cfgBIF_CFG_EPVF0_nbif_gpu_BASE_ADDR_6_epvf 0x0009
#define pciBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_6_epvf_alt_1 0x0009
#define cfgBIF_CFG_EPVF1_nbif_gpu_BASE_ADDR_6_epvf_alt_1 0x0009
#define pciBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_6_epvf_alt_2 0x0009
#define cfgBIF_CFG_EPVF2_nbif_gpu_BASE_ADDR_6_epvf_alt_2 0x0009
#define pciBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_6_epvf_alt_3 0x0009
#define cfgBIF_CFG_EPVF3_nbif_gpu_BASE_ADDR_6_epvf_alt_3 0x0009
#define pciBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_6_epvf_alt_4 0x0009
#define cfgBIF_CFG_EPVF4_nbif_gpu_BASE_ADDR_6_epvf_alt_4 0x0009
#define pciBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_6_epvf_alt_5 0x0009
#define cfgBIF_CFG_EPVF5_nbif_gpu_BASE_ADDR_6_epvf_alt_5 0x0009
#define pciBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_6_epvf_alt_6 0x0009
#define cfgBIF_CFG_EPVF6_nbif_gpu_BASE_ADDR_6_epvf_alt_6 0x0009
#define pciBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_6_epvf_alt_7 0x0009
#define cfgBIF_CFG_EPVF7_nbif_gpu_BASE_ADDR_6_epvf_alt_7 0x0009
#define pciBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_6_epvf_alt_8 0x0009
#define cfgBIF_CFG_EPVF8_nbif_gpu_BASE_ADDR_6_epvf_alt_8 0x0009
#define pciBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_6_epvf_alt_9 0x0009
#define cfgBIF_CFG_EPVF9_nbif_gpu_BASE_ADDR_6_epvf_alt_9 0x0009
#define pciBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_6_epvf_alt_10 0x0009
#define cfgBIF_CFG_EPVF10_nbif_gpu_BASE_ADDR_6_epvf_alt_10 0x0009
#define pciBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_6_epvf_alt_11 0x0009
#define cfgBIF_CFG_EPVF11_nbif_gpu_BASE_ADDR_6_epvf_alt_11 0x0009
#define pciBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_6_epvf_alt_12 0x0009
#define cfgBIF_CFG_EPVF12_nbif_gpu_BASE_ADDR_6_epvf_alt_12 0x0009
#define pciBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_6_epvf_alt_13 0x0009
#define cfgBIF_CFG_EPVF13_nbif_gpu_BASE_ADDR_6_epvf_alt_13 0x0009
#define pciBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_6_epvf_alt_14 0x0009
#define cfgBIF_CFG_EPVF14_nbif_gpu_BASE_ADDR_6_epvf_alt_14 0x0009
#define pciBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_6_epvf_alt_15 0x0009
#define cfgBIF_CFG_EPVF15_nbif_gpu_BASE_ADDR_6_epvf_alt_15 0x0009
#define pcinbif_gpu_ROM_BASE_ADDR_epvf 0x000C
#define cfgnbif_gpu_ROM_BASE_ADDR_epvf 0x000C
#define pciBIF_CFG_EPVF0_nbif_gpu_ROM_BASE_ADDR_epvf 0x000C
#define cfgBIF_CFG_EPVF0_nbif_gpu_ROM_BASE_ADDR_epvf 0x000C
#define pciBIF_CFG_EPVF1_nbif_gpu_ROM_BASE_ADDR_epvf_alt_1 0x000C
#define cfgBIF_CFG_EPVF1_nbif_gpu_ROM_BASE_ADDR_epvf_alt_1 0x000C
#define pciBIF_CFG_EPVF2_nbif_gpu_ROM_BASE_ADDR_epvf_alt_2 0x000C
#define cfgBIF_CFG_EPVF2_nbif_gpu_ROM_BASE_ADDR_epvf_alt_2 0x000C
#define pciBIF_CFG_EPVF3_nbif_gpu_ROM_BASE_ADDR_epvf_alt_3 0x000C
#define cfgBIF_CFG_EPVF3_nbif_gpu_ROM_BASE_ADDR_epvf_alt_3 0x000C
#define pciBIF_CFG_EPVF4_nbif_gpu_ROM_BASE_ADDR_epvf_alt_4 0x000C
#define cfgBIF_CFG_EPVF4_nbif_gpu_ROM_BASE_ADDR_epvf_alt_4 0x000C
#define pciBIF_CFG_EPVF5_nbif_gpu_ROM_BASE_ADDR_epvf_alt_5 0x000C
#define cfgBIF_CFG_EPVF5_nbif_gpu_ROM_BASE_ADDR_epvf_alt_5 0x000C
#define pciBIF_CFG_EPVF6_nbif_gpu_ROM_BASE_ADDR_epvf_alt_6 0x000C
#define cfgBIF_CFG_EPVF6_nbif_gpu_ROM_BASE_ADDR_epvf_alt_6 0x000C
#define pciBIF_CFG_EPVF7_nbif_gpu_ROM_BASE_ADDR_epvf_alt_7 0x000C
#define cfgBIF_CFG_EPVF7_nbif_gpu_ROM_BASE_ADDR_epvf_alt_7 0x000C
#define pciBIF_CFG_EPVF8_nbif_gpu_ROM_BASE_ADDR_epvf_alt_8 0x000C
#define cfgBIF_CFG_EPVF8_nbif_gpu_ROM_BASE_ADDR_epvf_alt_8 0x000C
#define pciBIF_CFG_EPVF9_nbif_gpu_ROM_BASE_ADDR_epvf_alt_9 0x000C
#define cfgBIF_CFG_EPVF9_nbif_gpu_ROM_BASE_ADDR_epvf_alt_9 0x000C
#define pciBIF_CFG_EPVF10_nbif_gpu_ROM_BASE_ADDR_epvf_alt_10 0x000C
#define cfgBIF_CFG_EPVF10_nbif_gpu_ROM_BASE_ADDR_epvf_alt_10 0x000C
#define pciBIF_CFG_EPVF11_nbif_gpu_ROM_BASE_ADDR_epvf_alt_11 0x000C
#define cfgBIF_CFG_EPVF11_nbif_gpu_ROM_BASE_ADDR_epvf_alt_11 0x000C
#define pciBIF_CFG_EPVF12_nbif_gpu_ROM_BASE_ADDR_epvf_alt_12 0x000C
#define cfgBIF_CFG_EPVF12_nbif_gpu_ROM_BASE_ADDR_epvf_alt_12 0x000C
#define pciBIF_CFG_EPVF13_nbif_gpu_ROM_BASE_ADDR_epvf_alt_13 0x000C
#define cfgBIF_CFG_EPVF13_nbif_gpu_ROM_BASE_ADDR_epvf_alt_13 0x000C
#define pciBIF_CFG_EPVF14_nbif_gpu_ROM_BASE_ADDR_epvf_alt_14 0x000C
#define cfgBIF_CFG_EPVF14_nbif_gpu_ROM_BASE_ADDR_epvf_alt_14 0x000C
#define pciBIF_CFG_EPVF15_nbif_gpu_ROM_BASE_ADDR_epvf_alt_15 0x000C
#define cfgBIF_CFG_EPVF15_nbif_gpu_ROM_BASE_ADDR_epvf_alt_15 0x000C
#define pcinbif_gpu_CAP_PTR_epvf 0x000D
#define cfgnbif_gpu_CAP_PTR_epvf 0x000D
#define pciBIF_CFG_EPVF0_nbif_gpu_CAP_PTR_epvf 0x000D
#define cfgBIF_CFG_EPVF0_nbif_gpu_CAP_PTR_epvf 0x000D
#define pciBIF_CFG_EPVF1_nbif_gpu_CAP_PTR_epvf_alt_1 0x000D
#define cfgBIF_CFG_EPVF1_nbif_gpu_CAP_PTR_epvf_alt_1 0x000D
#define pciBIF_CFG_EPVF2_nbif_gpu_CAP_PTR_epvf_alt_2 0x000D
#define cfgBIF_CFG_EPVF2_nbif_gpu_CAP_PTR_epvf_alt_2 0x000D
#define pciBIF_CFG_EPVF3_nbif_gpu_CAP_PTR_epvf_alt_3 0x000D
#define cfgBIF_CFG_EPVF3_nbif_gpu_CAP_PTR_epvf_alt_3 0x000D
#define pciBIF_CFG_EPVF4_nbif_gpu_CAP_PTR_epvf_alt_4 0x000D
#define cfgBIF_CFG_EPVF4_nbif_gpu_CAP_PTR_epvf_alt_4 0x000D
#define pciBIF_CFG_EPVF5_nbif_gpu_CAP_PTR_epvf_alt_5 0x000D
#define cfgBIF_CFG_EPVF5_nbif_gpu_CAP_PTR_epvf_alt_5 0x000D
#define pciBIF_CFG_EPVF6_nbif_gpu_CAP_PTR_epvf_alt_6 0x000D
#define cfgBIF_CFG_EPVF6_nbif_gpu_CAP_PTR_epvf_alt_6 0x000D
#define pciBIF_CFG_EPVF7_nbif_gpu_CAP_PTR_epvf_alt_7 0x000D
#define cfgBIF_CFG_EPVF7_nbif_gpu_CAP_PTR_epvf_alt_7 0x000D
#define pciBIF_CFG_EPVF8_nbif_gpu_CAP_PTR_epvf_alt_8 0x000D
#define cfgBIF_CFG_EPVF8_nbif_gpu_CAP_PTR_epvf_alt_8 0x000D
#define pciBIF_CFG_EPVF9_nbif_gpu_CAP_PTR_epvf_alt_9 0x000D
#define cfgBIF_CFG_EPVF9_nbif_gpu_CAP_PTR_epvf_alt_9 0x000D
#define pciBIF_CFG_EPVF10_nbif_gpu_CAP_PTR_epvf_alt_10 0x000D
#define cfgBIF_CFG_EPVF10_nbif_gpu_CAP_PTR_epvf_alt_10 0x000D
#define pciBIF_CFG_EPVF11_nbif_gpu_CAP_PTR_epvf_alt_11 0x000D
#define cfgBIF_CFG_EPVF11_nbif_gpu_CAP_PTR_epvf_alt_11 0x000D
#define pciBIF_CFG_EPVF12_nbif_gpu_CAP_PTR_epvf_alt_12 0x000D
#define cfgBIF_CFG_EPVF12_nbif_gpu_CAP_PTR_epvf_alt_12 0x000D
#define pciBIF_CFG_EPVF13_nbif_gpu_CAP_PTR_epvf_alt_13 0x000D
#define cfgBIF_CFG_EPVF13_nbif_gpu_CAP_PTR_epvf_alt_13 0x000D
#define pciBIF_CFG_EPVF14_nbif_gpu_CAP_PTR_epvf_alt_14 0x000D
#define cfgBIF_CFG_EPVF14_nbif_gpu_CAP_PTR_epvf_alt_14 0x000D
#define pciBIF_CFG_EPVF15_nbif_gpu_CAP_PTR_epvf_alt_15 0x000D
#define cfgBIF_CFG_EPVF15_nbif_gpu_CAP_PTR_epvf_alt_15 0x000D
#define pcinbif_gpu_INTERRUPT_LINE_epvf 0x000F
#define cfgnbif_gpu_INTERRUPT_LINE_epvf 0x000F
#define pciBIF_CFG_EPVF0_nbif_gpu_INTERRUPT_LINE_epvf 0x000F
#define cfgBIF_CFG_EPVF0_nbif_gpu_INTERRUPT_LINE_epvf 0x000F
#define pciBIF_CFG_EPVF1_nbif_gpu_INTERRUPT_LINE_epvf_alt_1 0x000F
#define cfgBIF_CFG_EPVF1_nbif_gpu_INTERRUPT_LINE_epvf_alt_1 0x000F
#define pciBIF_CFG_EPVF2_nbif_gpu_INTERRUPT_LINE_epvf_alt_2 0x000F
#define cfgBIF_CFG_EPVF2_nbif_gpu_INTERRUPT_LINE_epvf_alt_2 0x000F
#define pciBIF_CFG_EPVF3_nbif_gpu_INTERRUPT_LINE_epvf_alt_3 0x000F
#define cfgBIF_CFG_EPVF3_nbif_gpu_INTERRUPT_LINE_epvf_alt_3 0x000F
#define pciBIF_CFG_EPVF4_nbif_gpu_INTERRUPT_LINE_epvf_alt_4 0x000F
#define cfgBIF_CFG_EPVF4_nbif_gpu_INTERRUPT_LINE_epvf_alt_4 0x000F
#define pciBIF_CFG_EPVF5_nbif_gpu_INTERRUPT_LINE_epvf_alt_5 0x000F
#define cfgBIF_CFG_EPVF5_nbif_gpu_INTERRUPT_LINE_epvf_alt_5 0x000F
#define pciBIF_CFG_EPVF6_nbif_gpu_INTERRUPT_LINE_epvf_alt_6 0x000F
#define cfgBIF_CFG_EPVF6_nbif_gpu_INTERRUPT_LINE_epvf_alt_6 0x000F
#define pciBIF_CFG_EPVF7_nbif_gpu_INTERRUPT_LINE_epvf_alt_7 0x000F
#define cfgBIF_CFG_EPVF7_nbif_gpu_INTERRUPT_LINE_epvf_alt_7 0x000F
#define pciBIF_CFG_EPVF8_nbif_gpu_INTERRUPT_LINE_epvf_alt_8 0x000F
#define cfgBIF_CFG_EPVF8_nbif_gpu_INTERRUPT_LINE_epvf_alt_8 0x000F
#define pciBIF_CFG_EPVF9_nbif_gpu_INTERRUPT_LINE_epvf_alt_9 0x000F
#define cfgBIF_CFG_EPVF9_nbif_gpu_INTERRUPT_LINE_epvf_alt_9 0x000F
#define pciBIF_CFG_EPVF10_nbif_gpu_INTERRUPT_LINE_epvf_alt_10 0x000F
#define cfgBIF_CFG_EPVF10_nbif_gpu_INTERRUPT_LINE_epvf_alt_10 0x000F
#define pciBIF_CFG_EPVF11_nbif_gpu_INTERRUPT_LINE_epvf_alt_11 0x000F
#define cfgBIF_CFG_EPVF11_nbif_gpu_INTERRUPT_LINE_epvf_alt_11 0x000F
#define pciBIF_CFG_EPVF12_nbif_gpu_INTERRUPT_LINE_epvf_alt_12 0x000F
#define cfgBIF_CFG_EPVF12_nbif_gpu_INTERRUPT_LINE_epvf_alt_12 0x000F
#define pciBIF_CFG_EPVF13_nbif_gpu_INTERRUPT_LINE_epvf_alt_13 0x000F
#define cfgBIF_CFG_EPVF13_nbif_gpu_INTERRUPT_LINE_epvf_alt_13 0x000F
#define pciBIF_CFG_EPVF14_nbif_gpu_INTERRUPT_LINE_epvf_alt_14 0x000F
#define cfgBIF_CFG_EPVF14_nbif_gpu_INTERRUPT_LINE_epvf_alt_14 0x000F
#define pciBIF_CFG_EPVF15_nbif_gpu_INTERRUPT_LINE_epvf_alt_15 0x000F
#define cfgBIF_CFG_EPVF15_nbif_gpu_INTERRUPT_LINE_epvf_alt_15 0x000F
#define pcinbif_gpu_INTERRUPT_PIN_epvf 0x000F
#define cfgnbif_gpu_INTERRUPT_PIN_epvf 0x000F
#define pciBIF_CFG_EPVF0_nbif_gpu_INTERRUPT_PIN_epvf 0x000F
#define cfgBIF_CFG_EPVF0_nbif_gpu_INTERRUPT_PIN_epvf 0x000F
#define pciBIF_CFG_EPVF1_nbif_gpu_INTERRUPT_PIN_epvf_alt_1 0x000F
#define cfgBIF_CFG_EPVF1_nbif_gpu_INTERRUPT_PIN_epvf_alt_1 0x000F
#define pciBIF_CFG_EPVF2_nbif_gpu_INTERRUPT_PIN_epvf_alt_2 0x000F
#define cfgBIF_CFG_EPVF2_nbif_gpu_INTERRUPT_PIN_epvf_alt_2 0x000F
#define pciBIF_CFG_EPVF3_nbif_gpu_INTERRUPT_PIN_epvf_alt_3 0x000F
#define cfgBIF_CFG_EPVF3_nbif_gpu_INTERRUPT_PIN_epvf_alt_3 0x000F
#define pciBIF_CFG_EPVF4_nbif_gpu_INTERRUPT_PIN_epvf_alt_4 0x000F
#define cfgBIF_CFG_EPVF4_nbif_gpu_INTERRUPT_PIN_epvf_alt_4 0x000F
#define pciBIF_CFG_EPVF5_nbif_gpu_INTERRUPT_PIN_epvf_alt_5 0x000F
#define cfgBIF_CFG_EPVF5_nbif_gpu_INTERRUPT_PIN_epvf_alt_5 0x000F
#define pciBIF_CFG_EPVF6_nbif_gpu_INTERRUPT_PIN_epvf_alt_6 0x000F
#define cfgBIF_CFG_EPVF6_nbif_gpu_INTERRUPT_PIN_epvf_alt_6 0x000F
#define pciBIF_CFG_EPVF7_nbif_gpu_INTERRUPT_PIN_epvf_alt_7 0x000F
#define cfgBIF_CFG_EPVF7_nbif_gpu_INTERRUPT_PIN_epvf_alt_7 0x000F
#define pciBIF_CFG_EPVF8_nbif_gpu_INTERRUPT_PIN_epvf_alt_8 0x000F
#define cfgBIF_CFG_EPVF8_nbif_gpu_INTERRUPT_PIN_epvf_alt_8 0x000F
#define pciBIF_CFG_EPVF9_nbif_gpu_INTERRUPT_PIN_epvf_alt_9 0x000F
#define cfgBIF_CFG_EPVF9_nbif_gpu_INTERRUPT_PIN_epvf_alt_9 0x000F
#define pciBIF_CFG_EPVF10_nbif_gpu_INTERRUPT_PIN_epvf_alt_10 0x000F
#define cfgBIF_CFG_EPVF10_nbif_gpu_INTERRUPT_PIN_epvf_alt_10 0x000F
#define pciBIF_CFG_EPVF11_nbif_gpu_INTERRUPT_PIN_epvf_alt_11 0x000F
#define cfgBIF_CFG_EPVF11_nbif_gpu_INTERRUPT_PIN_epvf_alt_11 0x000F
#define pciBIF_CFG_EPVF12_nbif_gpu_INTERRUPT_PIN_epvf_alt_12 0x000F
#define cfgBIF_CFG_EPVF12_nbif_gpu_INTERRUPT_PIN_epvf_alt_12 0x000F
#define pciBIF_CFG_EPVF13_nbif_gpu_INTERRUPT_PIN_epvf_alt_13 0x000F
#define cfgBIF_CFG_EPVF13_nbif_gpu_INTERRUPT_PIN_epvf_alt_13 0x000F
#define pciBIF_CFG_EPVF14_nbif_gpu_INTERRUPT_PIN_epvf_alt_14 0x000F
#define cfgBIF_CFG_EPVF14_nbif_gpu_INTERRUPT_PIN_epvf_alt_14 0x000F
#define pciBIF_CFG_EPVF15_nbif_gpu_INTERRUPT_PIN_epvf_alt_15 0x000F
#define cfgBIF_CFG_EPVF15_nbif_gpu_INTERRUPT_PIN_epvf_alt_15 0x000F
#define pcinbif_gpu_ADAPTER_ID_epvf 0x000B
#define cfgnbif_gpu_ADAPTER_ID_epvf 0x000B
#define pciBIF_CFG_EPVF0_nbif_gpu_ADAPTER_ID_epvf 0x000B
#define cfgBIF_CFG_EPVF0_nbif_gpu_ADAPTER_ID_epvf 0x000B
#define pciBIF_CFG_EPVF1_nbif_gpu_ADAPTER_ID_epvf_alt_1 0x000B
#define cfgBIF_CFG_EPVF1_nbif_gpu_ADAPTER_ID_epvf_alt_1 0x000B
#define pciBIF_CFG_EPVF2_nbif_gpu_ADAPTER_ID_epvf_alt_2 0x000B
#define cfgBIF_CFG_EPVF2_nbif_gpu_ADAPTER_ID_epvf_alt_2 0x000B
#define pciBIF_CFG_EPVF3_nbif_gpu_ADAPTER_ID_epvf_alt_3 0x000B
#define cfgBIF_CFG_EPVF3_nbif_gpu_ADAPTER_ID_epvf_alt_3 0x000B
#define pciBIF_CFG_EPVF4_nbif_gpu_ADAPTER_ID_epvf_alt_4 0x000B
#define cfgBIF_CFG_EPVF4_nbif_gpu_ADAPTER_ID_epvf_alt_4 0x000B
#define pciBIF_CFG_EPVF5_nbif_gpu_ADAPTER_ID_epvf_alt_5 0x000B
#define cfgBIF_CFG_EPVF5_nbif_gpu_ADAPTER_ID_epvf_alt_5 0x000B
#define pciBIF_CFG_EPVF6_nbif_gpu_ADAPTER_ID_epvf_alt_6 0x000B
#define cfgBIF_CFG_EPVF6_nbif_gpu_ADAPTER_ID_epvf_alt_6 0x000B
#define pciBIF_CFG_EPVF7_nbif_gpu_ADAPTER_ID_epvf_alt_7 0x000B
#define cfgBIF_CFG_EPVF7_nbif_gpu_ADAPTER_ID_epvf_alt_7 0x000B
#define pciBIF_CFG_EPVF8_nbif_gpu_ADAPTER_ID_epvf_alt_8 0x000B
#define cfgBIF_CFG_EPVF8_nbif_gpu_ADAPTER_ID_epvf_alt_8 0x000B
#define pciBIF_CFG_EPVF9_nbif_gpu_ADAPTER_ID_epvf_alt_9 0x000B
#define cfgBIF_CFG_EPVF9_nbif_gpu_ADAPTER_ID_epvf_alt_9 0x000B
#define pciBIF_CFG_EPVF10_nbif_gpu_ADAPTER_ID_epvf_alt_10 0x000B
#define cfgBIF_CFG_EPVF10_nbif_gpu_ADAPTER_ID_epvf_alt_10 0x000B
#define pciBIF_CFG_EPVF11_nbif_gpu_ADAPTER_ID_epvf_alt_11 0x000B
#define cfgBIF_CFG_EPVF11_nbif_gpu_ADAPTER_ID_epvf_alt_11 0x000B
#define pciBIF_CFG_EPVF12_nbif_gpu_ADAPTER_ID_epvf_alt_12 0x000B
#define cfgBIF_CFG_EPVF12_nbif_gpu_ADAPTER_ID_epvf_alt_12 0x000B
#define pciBIF_CFG_EPVF13_nbif_gpu_ADAPTER_ID_epvf_alt_13 0x000B
#define cfgBIF_CFG_EPVF13_nbif_gpu_ADAPTER_ID_epvf_alt_13 0x000B
#define pciBIF_CFG_EPVF14_nbif_gpu_ADAPTER_ID_epvf_alt_14 0x000B
#define cfgBIF_CFG_EPVF14_nbif_gpu_ADAPTER_ID_epvf_alt_14 0x000B
#define pciBIF_CFG_EPVF15_nbif_gpu_ADAPTER_ID_epvf_alt_15 0x000B
#define cfgBIF_CFG_EPVF15_nbif_gpu_ADAPTER_ID_epvf_alt_15 0x000B
#define pcinbif_gpu_PCIE_CAP_LIST_epvf 0x0019
#define cfgnbif_gpu_PCIE_CAP_LIST_epvf 0x0019
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_CAP_LIST_epvf 0x0019
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_CAP_LIST_epvf 0x0019
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_CAP_LIST_epvf_alt_1 0x0019
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_CAP_LIST_epvf_alt_1 0x0019
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_CAP_LIST_epvf_alt_2 0x0019
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_CAP_LIST_epvf_alt_2 0x0019
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_CAP_LIST_epvf_alt_3 0x0019
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_CAP_LIST_epvf_alt_3 0x0019
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_CAP_LIST_epvf_alt_4 0x0019
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_CAP_LIST_epvf_alt_4 0x0019
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_CAP_LIST_epvf_alt_5 0x0019
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_CAP_LIST_epvf_alt_5 0x0019
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_CAP_LIST_epvf_alt_6 0x0019
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_CAP_LIST_epvf_alt_6 0x0019
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_CAP_LIST_epvf_alt_7 0x0019
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_CAP_LIST_epvf_alt_7 0x0019
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_CAP_LIST_epvf_alt_8 0x0019
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_CAP_LIST_epvf_alt_8 0x0019
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_CAP_LIST_epvf_alt_9 0x0019
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_CAP_LIST_epvf_alt_9 0x0019
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_CAP_LIST_epvf_alt_10 0x0019
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_CAP_LIST_epvf_alt_10 0x0019
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_CAP_LIST_epvf_alt_11 0x0019
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_CAP_LIST_epvf_alt_11 0x0019
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_CAP_LIST_epvf_alt_12 0x0019
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_CAP_LIST_epvf_alt_12 0x0019
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_CAP_LIST_epvf_alt_13 0x0019
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_CAP_LIST_epvf_alt_13 0x0019
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_CAP_LIST_epvf_alt_14 0x0019
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_CAP_LIST_epvf_alt_14 0x0019
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_CAP_LIST_epvf_alt_15 0x0019
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_CAP_LIST_epvf_alt_15 0x0019
#define pcinbif_gpu_PCIE_CAP_epvf 0x0019
#define cfgnbif_gpu_PCIE_CAP_epvf 0x0019
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_CAP_epvf 0x0019
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_CAP_epvf 0x0019
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_CAP_epvf_alt_1 0x0019
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_CAP_epvf_alt_1 0x0019
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_CAP_epvf_alt_2 0x0019
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_CAP_epvf_alt_2 0x0019
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_CAP_epvf_alt_3 0x0019
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_CAP_epvf_alt_3 0x0019
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_CAP_epvf_alt_4 0x0019
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_CAP_epvf_alt_4 0x0019
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_CAP_epvf_alt_5 0x0019
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_CAP_epvf_alt_5 0x0019
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_CAP_epvf_alt_6 0x0019
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_CAP_epvf_alt_6 0x0019
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_CAP_epvf_alt_7 0x0019
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_CAP_epvf_alt_7 0x0019
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_CAP_epvf_alt_8 0x0019
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_CAP_epvf_alt_8 0x0019
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_CAP_epvf_alt_9 0x0019
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_CAP_epvf_alt_9 0x0019
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_CAP_epvf_alt_10 0x0019
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_CAP_epvf_alt_10 0x0019
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_CAP_epvf_alt_11 0x0019
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_CAP_epvf_alt_11 0x0019
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_CAP_epvf_alt_12 0x0019
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_CAP_epvf_alt_12 0x0019
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_CAP_epvf_alt_13 0x0019
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_CAP_epvf_alt_13 0x0019
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_CAP_epvf_alt_14 0x0019
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_CAP_epvf_alt_14 0x0019
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_CAP_epvf_alt_15 0x0019
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_CAP_epvf_alt_15 0x0019
#define pcinbif_gpu_DEVICE_CAP_epvf 0x001A
#define cfgnbif_gpu_DEVICE_CAP_epvf 0x001A
#define pciBIF_CFG_EPVF0_nbif_gpu_DEVICE_CAP_epvf 0x001A
#define cfgBIF_CFG_EPVF0_nbif_gpu_DEVICE_CAP_epvf 0x001A
#define pciBIF_CFG_EPVF1_nbif_gpu_DEVICE_CAP_epvf_alt_1 0x001A
#define cfgBIF_CFG_EPVF1_nbif_gpu_DEVICE_CAP_epvf_alt_1 0x001A
#define pciBIF_CFG_EPVF2_nbif_gpu_DEVICE_CAP_epvf_alt_2 0x001A
#define cfgBIF_CFG_EPVF2_nbif_gpu_DEVICE_CAP_epvf_alt_2 0x001A
#define pciBIF_CFG_EPVF3_nbif_gpu_DEVICE_CAP_epvf_alt_3 0x001A
#define cfgBIF_CFG_EPVF3_nbif_gpu_DEVICE_CAP_epvf_alt_3 0x001A
#define pciBIF_CFG_EPVF4_nbif_gpu_DEVICE_CAP_epvf_alt_4 0x001A
#define cfgBIF_CFG_EPVF4_nbif_gpu_DEVICE_CAP_epvf_alt_4 0x001A
#define pciBIF_CFG_EPVF5_nbif_gpu_DEVICE_CAP_epvf_alt_5 0x001A
#define cfgBIF_CFG_EPVF5_nbif_gpu_DEVICE_CAP_epvf_alt_5 0x001A
#define pciBIF_CFG_EPVF6_nbif_gpu_DEVICE_CAP_epvf_alt_6 0x001A
#define cfgBIF_CFG_EPVF6_nbif_gpu_DEVICE_CAP_epvf_alt_6 0x001A
#define pciBIF_CFG_EPVF7_nbif_gpu_DEVICE_CAP_epvf_alt_7 0x001A
#define cfgBIF_CFG_EPVF7_nbif_gpu_DEVICE_CAP_epvf_alt_7 0x001A
#define pciBIF_CFG_EPVF8_nbif_gpu_DEVICE_CAP_epvf_alt_8 0x001A
#define cfgBIF_CFG_EPVF8_nbif_gpu_DEVICE_CAP_epvf_alt_8 0x001A
#define pciBIF_CFG_EPVF9_nbif_gpu_DEVICE_CAP_epvf_alt_9 0x001A
#define cfgBIF_CFG_EPVF9_nbif_gpu_DEVICE_CAP_epvf_alt_9 0x001A
#define pciBIF_CFG_EPVF10_nbif_gpu_DEVICE_CAP_epvf_alt_10 0x001A
#define cfgBIF_CFG_EPVF10_nbif_gpu_DEVICE_CAP_epvf_alt_10 0x001A
#define pciBIF_CFG_EPVF11_nbif_gpu_DEVICE_CAP_epvf_alt_11 0x001A
#define cfgBIF_CFG_EPVF11_nbif_gpu_DEVICE_CAP_epvf_alt_11 0x001A
#define pciBIF_CFG_EPVF12_nbif_gpu_DEVICE_CAP_epvf_alt_12 0x001A
#define cfgBIF_CFG_EPVF12_nbif_gpu_DEVICE_CAP_epvf_alt_12 0x001A
#define pciBIF_CFG_EPVF13_nbif_gpu_DEVICE_CAP_epvf_alt_13 0x001A
#define cfgBIF_CFG_EPVF13_nbif_gpu_DEVICE_CAP_epvf_alt_13 0x001A
#define pciBIF_CFG_EPVF14_nbif_gpu_DEVICE_CAP_epvf_alt_14 0x001A
#define cfgBIF_CFG_EPVF14_nbif_gpu_DEVICE_CAP_epvf_alt_14 0x001A
#define pciBIF_CFG_EPVF15_nbif_gpu_DEVICE_CAP_epvf_alt_15 0x001A
#define cfgBIF_CFG_EPVF15_nbif_gpu_DEVICE_CAP_epvf_alt_15 0x001A
#define pcinbif_gpu_DEVICE_CNTL_epvf 0x001B
#define cfgnbif_gpu_DEVICE_CNTL_epvf 0x001B
#define pciBIF_CFG_EPVF0_nbif_gpu_DEVICE_CNTL_epvf 0x001B
#define cfgBIF_CFG_EPVF0_nbif_gpu_DEVICE_CNTL_epvf 0x001B
#define pciBIF_CFG_EPVF1_nbif_gpu_DEVICE_CNTL_epvf_alt_1 0x001B
#define cfgBIF_CFG_EPVF1_nbif_gpu_DEVICE_CNTL_epvf_alt_1 0x001B
#define pciBIF_CFG_EPVF2_nbif_gpu_DEVICE_CNTL_epvf_alt_2 0x001B
#define cfgBIF_CFG_EPVF2_nbif_gpu_DEVICE_CNTL_epvf_alt_2 0x001B
#define pciBIF_CFG_EPVF3_nbif_gpu_DEVICE_CNTL_epvf_alt_3 0x001B
#define cfgBIF_CFG_EPVF3_nbif_gpu_DEVICE_CNTL_epvf_alt_3 0x001B
#define pciBIF_CFG_EPVF4_nbif_gpu_DEVICE_CNTL_epvf_alt_4 0x001B
#define cfgBIF_CFG_EPVF4_nbif_gpu_DEVICE_CNTL_epvf_alt_4 0x001B
#define pciBIF_CFG_EPVF5_nbif_gpu_DEVICE_CNTL_epvf_alt_5 0x001B
#define cfgBIF_CFG_EPVF5_nbif_gpu_DEVICE_CNTL_epvf_alt_5 0x001B
#define pciBIF_CFG_EPVF6_nbif_gpu_DEVICE_CNTL_epvf_alt_6 0x001B
#define cfgBIF_CFG_EPVF6_nbif_gpu_DEVICE_CNTL_epvf_alt_6 0x001B
#define pciBIF_CFG_EPVF7_nbif_gpu_DEVICE_CNTL_epvf_alt_7 0x001B
#define cfgBIF_CFG_EPVF7_nbif_gpu_DEVICE_CNTL_epvf_alt_7 0x001B
#define pciBIF_CFG_EPVF8_nbif_gpu_DEVICE_CNTL_epvf_alt_8 0x001B
#define cfgBIF_CFG_EPVF8_nbif_gpu_DEVICE_CNTL_epvf_alt_8 0x001B
#define pciBIF_CFG_EPVF9_nbif_gpu_DEVICE_CNTL_epvf_alt_9 0x001B
#define cfgBIF_CFG_EPVF9_nbif_gpu_DEVICE_CNTL_epvf_alt_9 0x001B
#define pciBIF_CFG_EPVF10_nbif_gpu_DEVICE_CNTL_epvf_alt_10 0x001B
#define cfgBIF_CFG_EPVF10_nbif_gpu_DEVICE_CNTL_epvf_alt_10 0x001B
#define pciBIF_CFG_EPVF11_nbif_gpu_DEVICE_CNTL_epvf_alt_11 0x001B
#define cfgBIF_CFG_EPVF11_nbif_gpu_DEVICE_CNTL_epvf_alt_11 0x001B
#define pciBIF_CFG_EPVF12_nbif_gpu_DEVICE_CNTL_epvf_alt_12 0x001B
#define cfgBIF_CFG_EPVF12_nbif_gpu_DEVICE_CNTL_epvf_alt_12 0x001B
#define pciBIF_CFG_EPVF13_nbif_gpu_DEVICE_CNTL_epvf_alt_13 0x001B
#define cfgBIF_CFG_EPVF13_nbif_gpu_DEVICE_CNTL_epvf_alt_13 0x001B
#define pciBIF_CFG_EPVF14_nbif_gpu_DEVICE_CNTL_epvf_alt_14 0x001B
#define cfgBIF_CFG_EPVF14_nbif_gpu_DEVICE_CNTL_epvf_alt_14 0x001B
#define pciBIF_CFG_EPVF15_nbif_gpu_DEVICE_CNTL_epvf_alt_15 0x001B
#define cfgBIF_CFG_EPVF15_nbif_gpu_DEVICE_CNTL_epvf_alt_15 0x001B
#define pcinbif_gpu_DEVICE_STATUS_epvf 0x001B
#define cfgnbif_gpu_DEVICE_STATUS_epvf 0x001B
#define pciBIF_CFG_EPVF0_nbif_gpu_DEVICE_STATUS_epvf 0x001B
#define cfgBIF_CFG_EPVF0_nbif_gpu_DEVICE_STATUS_epvf 0x001B
#define pciBIF_CFG_EPVF1_nbif_gpu_DEVICE_STATUS_epvf_alt_1 0x001B
#define cfgBIF_CFG_EPVF1_nbif_gpu_DEVICE_STATUS_epvf_alt_1 0x001B
#define pciBIF_CFG_EPVF2_nbif_gpu_DEVICE_STATUS_epvf_alt_2 0x001B
#define cfgBIF_CFG_EPVF2_nbif_gpu_DEVICE_STATUS_epvf_alt_2 0x001B
#define pciBIF_CFG_EPVF3_nbif_gpu_DEVICE_STATUS_epvf_alt_3 0x001B
#define cfgBIF_CFG_EPVF3_nbif_gpu_DEVICE_STATUS_epvf_alt_3 0x001B
#define pciBIF_CFG_EPVF4_nbif_gpu_DEVICE_STATUS_epvf_alt_4 0x001B
#define cfgBIF_CFG_EPVF4_nbif_gpu_DEVICE_STATUS_epvf_alt_4 0x001B
#define pciBIF_CFG_EPVF5_nbif_gpu_DEVICE_STATUS_epvf_alt_5 0x001B
#define cfgBIF_CFG_EPVF5_nbif_gpu_DEVICE_STATUS_epvf_alt_5 0x001B
#define pciBIF_CFG_EPVF6_nbif_gpu_DEVICE_STATUS_epvf_alt_6 0x001B
#define cfgBIF_CFG_EPVF6_nbif_gpu_DEVICE_STATUS_epvf_alt_6 0x001B
#define pciBIF_CFG_EPVF7_nbif_gpu_DEVICE_STATUS_epvf_alt_7 0x001B
#define cfgBIF_CFG_EPVF7_nbif_gpu_DEVICE_STATUS_epvf_alt_7 0x001B
#define pciBIF_CFG_EPVF8_nbif_gpu_DEVICE_STATUS_epvf_alt_8 0x001B
#define cfgBIF_CFG_EPVF8_nbif_gpu_DEVICE_STATUS_epvf_alt_8 0x001B
#define pciBIF_CFG_EPVF9_nbif_gpu_DEVICE_STATUS_epvf_alt_9 0x001B
#define cfgBIF_CFG_EPVF9_nbif_gpu_DEVICE_STATUS_epvf_alt_9 0x001B
#define pciBIF_CFG_EPVF10_nbif_gpu_DEVICE_STATUS_epvf_alt_10 0x001B
#define cfgBIF_CFG_EPVF10_nbif_gpu_DEVICE_STATUS_epvf_alt_10 0x001B
#define pciBIF_CFG_EPVF11_nbif_gpu_DEVICE_STATUS_epvf_alt_11 0x001B
#define cfgBIF_CFG_EPVF11_nbif_gpu_DEVICE_STATUS_epvf_alt_11 0x001B
#define pciBIF_CFG_EPVF12_nbif_gpu_DEVICE_STATUS_epvf_alt_12 0x001B
#define cfgBIF_CFG_EPVF12_nbif_gpu_DEVICE_STATUS_epvf_alt_12 0x001B
#define pciBIF_CFG_EPVF13_nbif_gpu_DEVICE_STATUS_epvf_alt_13 0x001B
#define cfgBIF_CFG_EPVF13_nbif_gpu_DEVICE_STATUS_epvf_alt_13 0x001B
#define pciBIF_CFG_EPVF14_nbif_gpu_DEVICE_STATUS_epvf_alt_14 0x001B
#define cfgBIF_CFG_EPVF14_nbif_gpu_DEVICE_STATUS_epvf_alt_14 0x001B
#define pciBIF_CFG_EPVF15_nbif_gpu_DEVICE_STATUS_epvf_alt_15 0x001B
#define cfgBIF_CFG_EPVF15_nbif_gpu_DEVICE_STATUS_epvf_alt_15 0x001B
#define pcinbif_gpu_LINK_CAP_epvf 0x001C
#define cfgnbif_gpu_LINK_CAP_epvf 0x001C
#define pciBIF_CFG_EPVF0_nbif_gpu_LINK_CAP_epvf 0x001C
#define cfgBIF_CFG_EPVF0_nbif_gpu_LINK_CAP_epvf 0x001C
#define pciBIF_CFG_EPVF1_nbif_gpu_LINK_CAP_epvf_alt_1 0x001C
#define cfgBIF_CFG_EPVF1_nbif_gpu_LINK_CAP_epvf_alt_1 0x001C
#define pciBIF_CFG_EPVF2_nbif_gpu_LINK_CAP_epvf_alt_2 0x001C
#define cfgBIF_CFG_EPVF2_nbif_gpu_LINK_CAP_epvf_alt_2 0x001C
#define pciBIF_CFG_EPVF3_nbif_gpu_LINK_CAP_epvf_alt_3 0x001C
#define cfgBIF_CFG_EPVF3_nbif_gpu_LINK_CAP_epvf_alt_3 0x001C
#define pciBIF_CFG_EPVF4_nbif_gpu_LINK_CAP_epvf_alt_4 0x001C
#define cfgBIF_CFG_EPVF4_nbif_gpu_LINK_CAP_epvf_alt_4 0x001C
#define pciBIF_CFG_EPVF5_nbif_gpu_LINK_CAP_epvf_alt_5 0x001C
#define cfgBIF_CFG_EPVF5_nbif_gpu_LINK_CAP_epvf_alt_5 0x001C
#define pciBIF_CFG_EPVF6_nbif_gpu_LINK_CAP_epvf_alt_6 0x001C
#define cfgBIF_CFG_EPVF6_nbif_gpu_LINK_CAP_epvf_alt_6 0x001C
#define pciBIF_CFG_EPVF7_nbif_gpu_LINK_CAP_epvf_alt_7 0x001C
#define cfgBIF_CFG_EPVF7_nbif_gpu_LINK_CAP_epvf_alt_7 0x001C
#define pciBIF_CFG_EPVF8_nbif_gpu_LINK_CAP_epvf_alt_8 0x001C
#define cfgBIF_CFG_EPVF8_nbif_gpu_LINK_CAP_epvf_alt_8 0x001C
#define pciBIF_CFG_EPVF9_nbif_gpu_LINK_CAP_epvf_alt_9 0x001C
#define cfgBIF_CFG_EPVF9_nbif_gpu_LINK_CAP_epvf_alt_9 0x001C
#define pciBIF_CFG_EPVF10_nbif_gpu_LINK_CAP_epvf_alt_10 0x001C
#define cfgBIF_CFG_EPVF10_nbif_gpu_LINK_CAP_epvf_alt_10 0x001C
#define pciBIF_CFG_EPVF11_nbif_gpu_LINK_CAP_epvf_alt_11 0x001C
#define cfgBIF_CFG_EPVF11_nbif_gpu_LINK_CAP_epvf_alt_11 0x001C
#define pciBIF_CFG_EPVF12_nbif_gpu_LINK_CAP_epvf_alt_12 0x001C
#define cfgBIF_CFG_EPVF12_nbif_gpu_LINK_CAP_epvf_alt_12 0x001C
#define pciBIF_CFG_EPVF13_nbif_gpu_LINK_CAP_epvf_alt_13 0x001C
#define cfgBIF_CFG_EPVF13_nbif_gpu_LINK_CAP_epvf_alt_13 0x001C
#define pciBIF_CFG_EPVF14_nbif_gpu_LINK_CAP_epvf_alt_14 0x001C
#define cfgBIF_CFG_EPVF14_nbif_gpu_LINK_CAP_epvf_alt_14 0x001C
#define pciBIF_CFG_EPVF15_nbif_gpu_LINK_CAP_epvf_alt_15 0x001C
#define cfgBIF_CFG_EPVF15_nbif_gpu_LINK_CAP_epvf_alt_15 0x001C
#define pcinbif_gpu_LINK_CNTL_epvf 0x001D
#define cfgnbif_gpu_LINK_CNTL_epvf 0x001D
#define pciBIF_CFG_EPVF0_nbif_gpu_LINK_CNTL_epvf 0x001D
#define cfgBIF_CFG_EPVF0_nbif_gpu_LINK_CNTL_epvf 0x001D
#define pciBIF_CFG_EPVF1_nbif_gpu_LINK_CNTL_epvf_alt_1 0x001D
#define cfgBIF_CFG_EPVF1_nbif_gpu_LINK_CNTL_epvf_alt_1 0x001D
#define pciBIF_CFG_EPVF2_nbif_gpu_LINK_CNTL_epvf_alt_2 0x001D
#define cfgBIF_CFG_EPVF2_nbif_gpu_LINK_CNTL_epvf_alt_2 0x001D
#define pciBIF_CFG_EPVF3_nbif_gpu_LINK_CNTL_epvf_alt_3 0x001D
#define cfgBIF_CFG_EPVF3_nbif_gpu_LINK_CNTL_epvf_alt_3 0x001D
#define pciBIF_CFG_EPVF4_nbif_gpu_LINK_CNTL_epvf_alt_4 0x001D
#define cfgBIF_CFG_EPVF4_nbif_gpu_LINK_CNTL_epvf_alt_4 0x001D
#define pciBIF_CFG_EPVF5_nbif_gpu_LINK_CNTL_epvf_alt_5 0x001D
#define cfgBIF_CFG_EPVF5_nbif_gpu_LINK_CNTL_epvf_alt_5 0x001D
#define pciBIF_CFG_EPVF6_nbif_gpu_LINK_CNTL_epvf_alt_6 0x001D
#define cfgBIF_CFG_EPVF6_nbif_gpu_LINK_CNTL_epvf_alt_6 0x001D
#define pciBIF_CFG_EPVF7_nbif_gpu_LINK_CNTL_epvf_alt_7 0x001D
#define cfgBIF_CFG_EPVF7_nbif_gpu_LINK_CNTL_epvf_alt_7 0x001D
#define pciBIF_CFG_EPVF8_nbif_gpu_LINK_CNTL_epvf_alt_8 0x001D
#define cfgBIF_CFG_EPVF8_nbif_gpu_LINK_CNTL_epvf_alt_8 0x001D
#define pciBIF_CFG_EPVF9_nbif_gpu_LINK_CNTL_epvf_alt_9 0x001D
#define cfgBIF_CFG_EPVF9_nbif_gpu_LINK_CNTL_epvf_alt_9 0x001D
#define pciBIF_CFG_EPVF10_nbif_gpu_LINK_CNTL_epvf_alt_10 0x001D
#define cfgBIF_CFG_EPVF10_nbif_gpu_LINK_CNTL_epvf_alt_10 0x001D
#define pciBIF_CFG_EPVF11_nbif_gpu_LINK_CNTL_epvf_alt_11 0x001D
#define cfgBIF_CFG_EPVF11_nbif_gpu_LINK_CNTL_epvf_alt_11 0x001D
#define pciBIF_CFG_EPVF12_nbif_gpu_LINK_CNTL_epvf_alt_12 0x001D
#define cfgBIF_CFG_EPVF12_nbif_gpu_LINK_CNTL_epvf_alt_12 0x001D
#define pciBIF_CFG_EPVF13_nbif_gpu_LINK_CNTL_epvf_alt_13 0x001D
#define cfgBIF_CFG_EPVF13_nbif_gpu_LINK_CNTL_epvf_alt_13 0x001D
#define pciBIF_CFG_EPVF14_nbif_gpu_LINK_CNTL_epvf_alt_14 0x001D
#define cfgBIF_CFG_EPVF14_nbif_gpu_LINK_CNTL_epvf_alt_14 0x001D
#define pciBIF_CFG_EPVF15_nbif_gpu_LINK_CNTL_epvf_alt_15 0x001D
#define cfgBIF_CFG_EPVF15_nbif_gpu_LINK_CNTL_epvf_alt_15 0x001D
#define pcinbif_gpu_LINK_STATUS_epvf 0x001D
#define cfgnbif_gpu_LINK_STATUS_epvf 0x001D
#define pciBIF_CFG_EPVF0_nbif_gpu_LINK_STATUS_epvf 0x001D
#define cfgBIF_CFG_EPVF0_nbif_gpu_LINK_STATUS_epvf 0x001D
#define pciBIF_CFG_EPVF1_nbif_gpu_LINK_STATUS_epvf_alt_1 0x001D
#define cfgBIF_CFG_EPVF1_nbif_gpu_LINK_STATUS_epvf_alt_1 0x001D
#define pciBIF_CFG_EPVF2_nbif_gpu_LINK_STATUS_epvf_alt_2 0x001D
#define cfgBIF_CFG_EPVF2_nbif_gpu_LINK_STATUS_epvf_alt_2 0x001D
#define pciBIF_CFG_EPVF3_nbif_gpu_LINK_STATUS_epvf_alt_3 0x001D
#define cfgBIF_CFG_EPVF3_nbif_gpu_LINK_STATUS_epvf_alt_3 0x001D
#define pciBIF_CFG_EPVF4_nbif_gpu_LINK_STATUS_epvf_alt_4 0x001D
#define cfgBIF_CFG_EPVF4_nbif_gpu_LINK_STATUS_epvf_alt_4 0x001D
#define pciBIF_CFG_EPVF5_nbif_gpu_LINK_STATUS_epvf_alt_5 0x001D
#define cfgBIF_CFG_EPVF5_nbif_gpu_LINK_STATUS_epvf_alt_5 0x001D
#define pciBIF_CFG_EPVF6_nbif_gpu_LINK_STATUS_epvf_alt_6 0x001D
#define cfgBIF_CFG_EPVF6_nbif_gpu_LINK_STATUS_epvf_alt_6 0x001D
#define pciBIF_CFG_EPVF7_nbif_gpu_LINK_STATUS_epvf_alt_7 0x001D
#define cfgBIF_CFG_EPVF7_nbif_gpu_LINK_STATUS_epvf_alt_7 0x001D
#define pciBIF_CFG_EPVF8_nbif_gpu_LINK_STATUS_epvf_alt_8 0x001D
#define cfgBIF_CFG_EPVF8_nbif_gpu_LINK_STATUS_epvf_alt_8 0x001D
#define pciBIF_CFG_EPVF9_nbif_gpu_LINK_STATUS_epvf_alt_9 0x001D
#define cfgBIF_CFG_EPVF9_nbif_gpu_LINK_STATUS_epvf_alt_9 0x001D
#define pciBIF_CFG_EPVF10_nbif_gpu_LINK_STATUS_epvf_alt_10 0x001D
#define cfgBIF_CFG_EPVF10_nbif_gpu_LINK_STATUS_epvf_alt_10 0x001D
#define pciBIF_CFG_EPVF11_nbif_gpu_LINK_STATUS_epvf_alt_11 0x001D
#define cfgBIF_CFG_EPVF11_nbif_gpu_LINK_STATUS_epvf_alt_11 0x001D
#define pciBIF_CFG_EPVF12_nbif_gpu_LINK_STATUS_epvf_alt_12 0x001D
#define cfgBIF_CFG_EPVF12_nbif_gpu_LINK_STATUS_epvf_alt_12 0x001D
#define pciBIF_CFG_EPVF13_nbif_gpu_LINK_STATUS_epvf_alt_13 0x001D
#define cfgBIF_CFG_EPVF13_nbif_gpu_LINK_STATUS_epvf_alt_13 0x001D
#define pciBIF_CFG_EPVF14_nbif_gpu_LINK_STATUS_epvf_alt_14 0x001D
#define cfgBIF_CFG_EPVF14_nbif_gpu_LINK_STATUS_epvf_alt_14 0x001D
#define pciBIF_CFG_EPVF15_nbif_gpu_LINK_STATUS_epvf_alt_15 0x001D
#define cfgBIF_CFG_EPVF15_nbif_gpu_LINK_STATUS_epvf_alt_15 0x001D
#define pcinbif_gpu_DEVICE_CAP2_epvf 0x0022
#define cfgnbif_gpu_DEVICE_CAP2_epvf 0x0022
#define pciBIF_CFG_EPVF0_nbif_gpu_DEVICE_CAP2_epvf 0x0022
#define cfgBIF_CFG_EPVF0_nbif_gpu_DEVICE_CAP2_epvf 0x0022
#define pciBIF_CFG_EPVF1_nbif_gpu_DEVICE_CAP2_epvf_alt_1 0x0022
#define cfgBIF_CFG_EPVF1_nbif_gpu_DEVICE_CAP2_epvf_alt_1 0x0022
#define pciBIF_CFG_EPVF2_nbif_gpu_DEVICE_CAP2_epvf_alt_2 0x0022
#define cfgBIF_CFG_EPVF2_nbif_gpu_DEVICE_CAP2_epvf_alt_2 0x0022
#define pciBIF_CFG_EPVF3_nbif_gpu_DEVICE_CAP2_epvf_alt_3 0x0022
#define cfgBIF_CFG_EPVF3_nbif_gpu_DEVICE_CAP2_epvf_alt_3 0x0022
#define pciBIF_CFG_EPVF4_nbif_gpu_DEVICE_CAP2_epvf_alt_4 0x0022
#define cfgBIF_CFG_EPVF4_nbif_gpu_DEVICE_CAP2_epvf_alt_4 0x0022
#define pciBIF_CFG_EPVF5_nbif_gpu_DEVICE_CAP2_epvf_alt_5 0x0022
#define cfgBIF_CFG_EPVF5_nbif_gpu_DEVICE_CAP2_epvf_alt_5 0x0022
#define pciBIF_CFG_EPVF6_nbif_gpu_DEVICE_CAP2_epvf_alt_6 0x0022
#define cfgBIF_CFG_EPVF6_nbif_gpu_DEVICE_CAP2_epvf_alt_6 0x0022
#define pciBIF_CFG_EPVF7_nbif_gpu_DEVICE_CAP2_epvf_alt_7 0x0022
#define cfgBIF_CFG_EPVF7_nbif_gpu_DEVICE_CAP2_epvf_alt_7 0x0022
#define pciBIF_CFG_EPVF8_nbif_gpu_DEVICE_CAP2_epvf_alt_8 0x0022
#define cfgBIF_CFG_EPVF8_nbif_gpu_DEVICE_CAP2_epvf_alt_8 0x0022
#define pciBIF_CFG_EPVF9_nbif_gpu_DEVICE_CAP2_epvf_alt_9 0x0022
#define cfgBIF_CFG_EPVF9_nbif_gpu_DEVICE_CAP2_epvf_alt_9 0x0022
#define pciBIF_CFG_EPVF10_nbif_gpu_DEVICE_CAP2_epvf_alt_10 0x0022
#define cfgBIF_CFG_EPVF10_nbif_gpu_DEVICE_CAP2_epvf_alt_10 0x0022
#define pciBIF_CFG_EPVF11_nbif_gpu_DEVICE_CAP2_epvf_alt_11 0x0022
#define cfgBIF_CFG_EPVF11_nbif_gpu_DEVICE_CAP2_epvf_alt_11 0x0022
#define pciBIF_CFG_EPVF12_nbif_gpu_DEVICE_CAP2_epvf_alt_12 0x0022
#define cfgBIF_CFG_EPVF12_nbif_gpu_DEVICE_CAP2_epvf_alt_12 0x0022
#define pciBIF_CFG_EPVF13_nbif_gpu_DEVICE_CAP2_epvf_alt_13 0x0022
#define cfgBIF_CFG_EPVF13_nbif_gpu_DEVICE_CAP2_epvf_alt_13 0x0022
#define pciBIF_CFG_EPVF14_nbif_gpu_DEVICE_CAP2_epvf_alt_14 0x0022
#define cfgBIF_CFG_EPVF14_nbif_gpu_DEVICE_CAP2_epvf_alt_14 0x0022
#define pciBIF_CFG_EPVF15_nbif_gpu_DEVICE_CAP2_epvf_alt_15 0x0022
#define cfgBIF_CFG_EPVF15_nbif_gpu_DEVICE_CAP2_epvf_alt_15 0x0022
#define pcinbif_gpu_DEVICE_CNTL2_epvf 0x0023
#define cfgnbif_gpu_DEVICE_CNTL2_epvf 0x0023
#define pciBIF_CFG_EPVF0_nbif_gpu_DEVICE_CNTL2_epvf 0x0023
#define cfgBIF_CFG_EPVF0_nbif_gpu_DEVICE_CNTL2_epvf 0x0023
#define pciBIF_CFG_EPVF1_nbif_gpu_DEVICE_CNTL2_epvf_alt_1 0x0023
#define cfgBIF_CFG_EPVF1_nbif_gpu_DEVICE_CNTL2_epvf_alt_1 0x0023
#define pciBIF_CFG_EPVF2_nbif_gpu_DEVICE_CNTL2_epvf_alt_2 0x0023
#define cfgBIF_CFG_EPVF2_nbif_gpu_DEVICE_CNTL2_epvf_alt_2 0x0023
#define pciBIF_CFG_EPVF3_nbif_gpu_DEVICE_CNTL2_epvf_alt_3 0x0023
#define cfgBIF_CFG_EPVF3_nbif_gpu_DEVICE_CNTL2_epvf_alt_3 0x0023
#define pciBIF_CFG_EPVF4_nbif_gpu_DEVICE_CNTL2_epvf_alt_4 0x0023
#define cfgBIF_CFG_EPVF4_nbif_gpu_DEVICE_CNTL2_epvf_alt_4 0x0023
#define pciBIF_CFG_EPVF5_nbif_gpu_DEVICE_CNTL2_epvf_alt_5 0x0023
#define cfgBIF_CFG_EPVF5_nbif_gpu_DEVICE_CNTL2_epvf_alt_5 0x0023
#define pciBIF_CFG_EPVF6_nbif_gpu_DEVICE_CNTL2_epvf_alt_6 0x0023
#define cfgBIF_CFG_EPVF6_nbif_gpu_DEVICE_CNTL2_epvf_alt_6 0x0023
#define pciBIF_CFG_EPVF7_nbif_gpu_DEVICE_CNTL2_epvf_alt_7 0x0023
#define cfgBIF_CFG_EPVF7_nbif_gpu_DEVICE_CNTL2_epvf_alt_7 0x0023
#define pciBIF_CFG_EPVF8_nbif_gpu_DEVICE_CNTL2_epvf_alt_8 0x0023
#define cfgBIF_CFG_EPVF8_nbif_gpu_DEVICE_CNTL2_epvf_alt_8 0x0023
#define pciBIF_CFG_EPVF9_nbif_gpu_DEVICE_CNTL2_epvf_alt_9 0x0023
#define cfgBIF_CFG_EPVF9_nbif_gpu_DEVICE_CNTL2_epvf_alt_9 0x0023
#define pciBIF_CFG_EPVF10_nbif_gpu_DEVICE_CNTL2_epvf_alt_10 0x0023
#define cfgBIF_CFG_EPVF10_nbif_gpu_DEVICE_CNTL2_epvf_alt_10 0x0023
#define pciBIF_CFG_EPVF11_nbif_gpu_DEVICE_CNTL2_epvf_alt_11 0x0023
#define cfgBIF_CFG_EPVF11_nbif_gpu_DEVICE_CNTL2_epvf_alt_11 0x0023
#define pciBIF_CFG_EPVF12_nbif_gpu_DEVICE_CNTL2_epvf_alt_12 0x0023
#define cfgBIF_CFG_EPVF12_nbif_gpu_DEVICE_CNTL2_epvf_alt_12 0x0023
#define pciBIF_CFG_EPVF13_nbif_gpu_DEVICE_CNTL2_epvf_alt_13 0x0023
#define cfgBIF_CFG_EPVF13_nbif_gpu_DEVICE_CNTL2_epvf_alt_13 0x0023
#define pciBIF_CFG_EPVF14_nbif_gpu_DEVICE_CNTL2_epvf_alt_14 0x0023
#define cfgBIF_CFG_EPVF14_nbif_gpu_DEVICE_CNTL2_epvf_alt_14 0x0023
#define pciBIF_CFG_EPVF15_nbif_gpu_DEVICE_CNTL2_epvf_alt_15 0x0023
#define cfgBIF_CFG_EPVF15_nbif_gpu_DEVICE_CNTL2_epvf_alt_15 0x0023
#define pcinbif_gpu_DEVICE_STATUS2_epvf 0x0023
#define cfgnbif_gpu_DEVICE_STATUS2_epvf 0x0023
#define pciBIF_CFG_EPVF0_nbif_gpu_DEVICE_STATUS2_epvf 0x0023
#define cfgBIF_CFG_EPVF0_nbif_gpu_DEVICE_STATUS2_epvf 0x0023
#define pciBIF_CFG_EPVF1_nbif_gpu_DEVICE_STATUS2_epvf_alt_1 0x0023
#define cfgBIF_CFG_EPVF1_nbif_gpu_DEVICE_STATUS2_epvf_alt_1 0x0023
#define pciBIF_CFG_EPVF2_nbif_gpu_DEVICE_STATUS2_epvf_alt_2 0x0023
#define cfgBIF_CFG_EPVF2_nbif_gpu_DEVICE_STATUS2_epvf_alt_2 0x0023
#define pciBIF_CFG_EPVF3_nbif_gpu_DEVICE_STATUS2_epvf_alt_3 0x0023
#define cfgBIF_CFG_EPVF3_nbif_gpu_DEVICE_STATUS2_epvf_alt_3 0x0023
#define pciBIF_CFG_EPVF4_nbif_gpu_DEVICE_STATUS2_epvf_alt_4 0x0023
#define cfgBIF_CFG_EPVF4_nbif_gpu_DEVICE_STATUS2_epvf_alt_4 0x0023
#define pciBIF_CFG_EPVF5_nbif_gpu_DEVICE_STATUS2_epvf_alt_5 0x0023
#define cfgBIF_CFG_EPVF5_nbif_gpu_DEVICE_STATUS2_epvf_alt_5 0x0023
#define pciBIF_CFG_EPVF6_nbif_gpu_DEVICE_STATUS2_epvf_alt_6 0x0023
#define cfgBIF_CFG_EPVF6_nbif_gpu_DEVICE_STATUS2_epvf_alt_6 0x0023
#define pciBIF_CFG_EPVF7_nbif_gpu_DEVICE_STATUS2_epvf_alt_7 0x0023
#define cfgBIF_CFG_EPVF7_nbif_gpu_DEVICE_STATUS2_epvf_alt_7 0x0023
#define pciBIF_CFG_EPVF8_nbif_gpu_DEVICE_STATUS2_epvf_alt_8 0x0023
#define cfgBIF_CFG_EPVF8_nbif_gpu_DEVICE_STATUS2_epvf_alt_8 0x0023
#define pciBIF_CFG_EPVF9_nbif_gpu_DEVICE_STATUS2_epvf_alt_9 0x0023
#define cfgBIF_CFG_EPVF9_nbif_gpu_DEVICE_STATUS2_epvf_alt_9 0x0023
#define pciBIF_CFG_EPVF10_nbif_gpu_DEVICE_STATUS2_epvf_alt_10 0x0023
#define cfgBIF_CFG_EPVF10_nbif_gpu_DEVICE_STATUS2_epvf_alt_10 0x0023
#define pciBIF_CFG_EPVF11_nbif_gpu_DEVICE_STATUS2_epvf_alt_11 0x0023
#define cfgBIF_CFG_EPVF11_nbif_gpu_DEVICE_STATUS2_epvf_alt_11 0x0023
#define pciBIF_CFG_EPVF12_nbif_gpu_DEVICE_STATUS2_epvf_alt_12 0x0023
#define cfgBIF_CFG_EPVF12_nbif_gpu_DEVICE_STATUS2_epvf_alt_12 0x0023
#define pciBIF_CFG_EPVF13_nbif_gpu_DEVICE_STATUS2_epvf_alt_13 0x0023
#define cfgBIF_CFG_EPVF13_nbif_gpu_DEVICE_STATUS2_epvf_alt_13 0x0023
#define pciBIF_CFG_EPVF14_nbif_gpu_DEVICE_STATUS2_epvf_alt_14 0x0023
#define cfgBIF_CFG_EPVF14_nbif_gpu_DEVICE_STATUS2_epvf_alt_14 0x0023
#define pciBIF_CFG_EPVF15_nbif_gpu_DEVICE_STATUS2_epvf_alt_15 0x0023
#define cfgBIF_CFG_EPVF15_nbif_gpu_DEVICE_STATUS2_epvf_alt_15 0x0023
#define pcinbif_gpu_LINK_CAP2_epvf 0x0024
#define cfgnbif_gpu_LINK_CAP2_epvf 0x0024
#define pciBIF_CFG_EPVF0_nbif_gpu_LINK_CAP2_epvf 0x0024
#define cfgBIF_CFG_EPVF0_nbif_gpu_LINK_CAP2_epvf 0x0024
#define pciBIF_CFG_EPVF1_nbif_gpu_LINK_CAP2_epvf_alt_1 0x0024
#define cfgBIF_CFG_EPVF1_nbif_gpu_LINK_CAP2_epvf_alt_1 0x0024
#define pciBIF_CFG_EPVF2_nbif_gpu_LINK_CAP2_epvf_alt_2 0x0024
#define cfgBIF_CFG_EPVF2_nbif_gpu_LINK_CAP2_epvf_alt_2 0x0024
#define pciBIF_CFG_EPVF3_nbif_gpu_LINK_CAP2_epvf_alt_3 0x0024
#define cfgBIF_CFG_EPVF3_nbif_gpu_LINK_CAP2_epvf_alt_3 0x0024
#define pciBIF_CFG_EPVF4_nbif_gpu_LINK_CAP2_epvf_alt_4 0x0024
#define cfgBIF_CFG_EPVF4_nbif_gpu_LINK_CAP2_epvf_alt_4 0x0024
#define pciBIF_CFG_EPVF5_nbif_gpu_LINK_CAP2_epvf_alt_5 0x0024
#define cfgBIF_CFG_EPVF5_nbif_gpu_LINK_CAP2_epvf_alt_5 0x0024
#define pciBIF_CFG_EPVF6_nbif_gpu_LINK_CAP2_epvf_alt_6 0x0024
#define cfgBIF_CFG_EPVF6_nbif_gpu_LINK_CAP2_epvf_alt_6 0x0024
#define pciBIF_CFG_EPVF7_nbif_gpu_LINK_CAP2_epvf_alt_7 0x0024
#define cfgBIF_CFG_EPVF7_nbif_gpu_LINK_CAP2_epvf_alt_7 0x0024
#define pciBIF_CFG_EPVF8_nbif_gpu_LINK_CAP2_epvf_alt_8 0x0024
#define cfgBIF_CFG_EPVF8_nbif_gpu_LINK_CAP2_epvf_alt_8 0x0024
#define pciBIF_CFG_EPVF9_nbif_gpu_LINK_CAP2_epvf_alt_9 0x0024
#define cfgBIF_CFG_EPVF9_nbif_gpu_LINK_CAP2_epvf_alt_9 0x0024
#define pciBIF_CFG_EPVF10_nbif_gpu_LINK_CAP2_epvf_alt_10 0x0024
#define cfgBIF_CFG_EPVF10_nbif_gpu_LINK_CAP2_epvf_alt_10 0x0024
#define pciBIF_CFG_EPVF11_nbif_gpu_LINK_CAP2_epvf_alt_11 0x0024
#define cfgBIF_CFG_EPVF11_nbif_gpu_LINK_CAP2_epvf_alt_11 0x0024
#define pciBIF_CFG_EPVF12_nbif_gpu_LINK_CAP2_epvf_alt_12 0x0024
#define cfgBIF_CFG_EPVF12_nbif_gpu_LINK_CAP2_epvf_alt_12 0x0024
#define pciBIF_CFG_EPVF13_nbif_gpu_LINK_CAP2_epvf_alt_13 0x0024
#define cfgBIF_CFG_EPVF13_nbif_gpu_LINK_CAP2_epvf_alt_13 0x0024
#define pciBIF_CFG_EPVF14_nbif_gpu_LINK_CAP2_epvf_alt_14 0x0024
#define cfgBIF_CFG_EPVF14_nbif_gpu_LINK_CAP2_epvf_alt_14 0x0024
#define pciBIF_CFG_EPVF15_nbif_gpu_LINK_CAP2_epvf_alt_15 0x0024
#define cfgBIF_CFG_EPVF15_nbif_gpu_LINK_CAP2_epvf_alt_15 0x0024
#define pcinbif_gpu_LINK_CNTL2_epvf 0x0025
#define cfgnbif_gpu_LINK_CNTL2_epvf 0x0025
#define pciBIF_CFG_EPVF0_nbif_gpu_LINK_CNTL2_epvf 0x0025
#define cfgBIF_CFG_EPVF0_nbif_gpu_LINK_CNTL2_epvf 0x0025
#define pciBIF_CFG_EPVF1_nbif_gpu_LINK_CNTL2_epvf_alt_1 0x0025
#define cfgBIF_CFG_EPVF1_nbif_gpu_LINK_CNTL2_epvf_alt_1 0x0025
#define pciBIF_CFG_EPVF2_nbif_gpu_LINK_CNTL2_epvf_alt_2 0x0025
#define cfgBIF_CFG_EPVF2_nbif_gpu_LINK_CNTL2_epvf_alt_2 0x0025
#define pciBIF_CFG_EPVF3_nbif_gpu_LINK_CNTL2_epvf_alt_3 0x0025
#define cfgBIF_CFG_EPVF3_nbif_gpu_LINK_CNTL2_epvf_alt_3 0x0025
#define pciBIF_CFG_EPVF4_nbif_gpu_LINK_CNTL2_epvf_alt_4 0x0025
#define cfgBIF_CFG_EPVF4_nbif_gpu_LINK_CNTL2_epvf_alt_4 0x0025
#define pciBIF_CFG_EPVF5_nbif_gpu_LINK_CNTL2_epvf_alt_5 0x0025
#define cfgBIF_CFG_EPVF5_nbif_gpu_LINK_CNTL2_epvf_alt_5 0x0025
#define pciBIF_CFG_EPVF6_nbif_gpu_LINK_CNTL2_epvf_alt_6 0x0025
#define cfgBIF_CFG_EPVF6_nbif_gpu_LINK_CNTL2_epvf_alt_6 0x0025
#define pciBIF_CFG_EPVF7_nbif_gpu_LINK_CNTL2_epvf_alt_7 0x0025
#define cfgBIF_CFG_EPVF7_nbif_gpu_LINK_CNTL2_epvf_alt_7 0x0025
#define pciBIF_CFG_EPVF8_nbif_gpu_LINK_CNTL2_epvf_alt_8 0x0025
#define cfgBIF_CFG_EPVF8_nbif_gpu_LINK_CNTL2_epvf_alt_8 0x0025
#define pciBIF_CFG_EPVF9_nbif_gpu_LINK_CNTL2_epvf_alt_9 0x0025
#define cfgBIF_CFG_EPVF9_nbif_gpu_LINK_CNTL2_epvf_alt_9 0x0025
#define pciBIF_CFG_EPVF10_nbif_gpu_LINK_CNTL2_epvf_alt_10 0x0025
#define cfgBIF_CFG_EPVF10_nbif_gpu_LINK_CNTL2_epvf_alt_10 0x0025
#define pciBIF_CFG_EPVF11_nbif_gpu_LINK_CNTL2_epvf_alt_11 0x0025
#define cfgBIF_CFG_EPVF11_nbif_gpu_LINK_CNTL2_epvf_alt_11 0x0025
#define pciBIF_CFG_EPVF12_nbif_gpu_LINK_CNTL2_epvf_alt_12 0x0025
#define cfgBIF_CFG_EPVF12_nbif_gpu_LINK_CNTL2_epvf_alt_12 0x0025
#define pciBIF_CFG_EPVF13_nbif_gpu_LINK_CNTL2_epvf_alt_13 0x0025
#define cfgBIF_CFG_EPVF13_nbif_gpu_LINK_CNTL2_epvf_alt_13 0x0025
#define pciBIF_CFG_EPVF14_nbif_gpu_LINK_CNTL2_epvf_alt_14 0x0025
#define cfgBIF_CFG_EPVF14_nbif_gpu_LINK_CNTL2_epvf_alt_14 0x0025
#define pciBIF_CFG_EPVF15_nbif_gpu_LINK_CNTL2_epvf_alt_15 0x0025
#define cfgBIF_CFG_EPVF15_nbif_gpu_LINK_CNTL2_epvf_alt_15 0x0025
#define pcinbif_gpu_LINK_STATUS2_epvf 0x0025
#define cfgnbif_gpu_LINK_STATUS2_epvf 0x0025
#define pciBIF_CFG_EPVF0_nbif_gpu_LINK_STATUS2_epvf 0x0025
#define cfgBIF_CFG_EPVF0_nbif_gpu_LINK_STATUS2_epvf 0x0025
#define pciBIF_CFG_EPVF1_nbif_gpu_LINK_STATUS2_epvf_alt_1 0x0025
#define cfgBIF_CFG_EPVF1_nbif_gpu_LINK_STATUS2_epvf_alt_1 0x0025
#define pciBIF_CFG_EPVF2_nbif_gpu_LINK_STATUS2_epvf_alt_2 0x0025
#define cfgBIF_CFG_EPVF2_nbif_gpu_LINK_STATUS2_epvf_alt_2 0x0025
#define pciBIF_CFG_EPVF3_nbif_gpu_LINK_STATUS2_epvf_alt_3 0x0025
#define cfgBIF_CFG_EPVF3_nbif_gpu_LINK_STATUS2_epvf_alt_3 0x0025
#define pciBIF_CFG_EPVF4_nbif_gpu_LINK_STATUS2_epvf_alt_4 0x0025
#define cfgBIF_CFG_EPVF4_nbif_gpu_LINK_STATUS2_epvf_alt_4 0x0025
#define pciBIF_CFG_EPVF5_nbif_gpu_LINK_STATUS2_epvf_alt_5 0x0025
#define cfgBIF_CFG_EPVF5_nbif_gpu_LINK_STATUS2_epvf_alt_5 0x0025
#define pciBIF_CFG_EPVF6_nbif_gpu_LINK_STATUS2_epvf_alt_6 0x0025
#define cfgBIF_CFG_EPVF6_nbif_gpu_LINK_STATUS2_epvf_alt_6 0x0025
#define pciBIF_CFG_EPVF7_nbif_gpu_LINK_STATUS2_epvf_alt_7 0x0025
#define cfgBIF_CFG_EPVF7_nbif_gpu_LINK_STATUS2_epvf_alt_7 0x0025
#define pciBIF_CFG_EPVF8_nbif_gpu_LINK_STATUS2_epvf_alt_8 0x0025
#define cfgBIF_CFG_EPVF8_nbif_gpu_LINK_STATUS2_epvf_alt_8 0x0025
#define pciBIF_CFG_EPVF9_nbif_gpu_LINK_STATUS2_epvf_alt_9 0x0025
#define cfgBIF_CFG_EPVF9_nbif_gpu_LINK_STATUS2_epvf_alt_9 0x0025
#define pciBIF_CFG_EPVF10_nbif_gpu_LINK_STATUS2_epvf_alt_10 0x0025
#define cfgBIF_CFG_EPVF10_nbif_gpu_LINK_STATUS2_epvf_alt_10 0x0025
#define pciBIF_CFG_EPVF11_nbif_gpu_LINK_STATUS2_epvf_alt_11 0x0025
#define cfgBIF_CFG_EPVF11_nbif_gpu_LINK_STATUS2_epvf_alt_11 0x0025
#define pciBIF_CFG_EPVF12_nbif_gpu_LINK_STATUS2_epvf_alt_12 0x0025
#define cfgBIF_CFG_EPVF12_nbif_gpu_LINK_STATUS2_epvf_alt_12 0x0025
#define pciBIF_CFG_EPVF13_nbif_gpu_LINK_STATUS2_epvf_alt_13 0x0025
#define cfgBIF_CFG_EPVF13_nbif_gpu_LINK_STATUS2_epvf_alt_13 0x0025
#define pciBIF_CFG_EPVF14_nbif_gpu_LINK_STATUS2_epvf_alt_14 0x0025
#define cfgBIF_CFG_EPVF14_nbif_gpu_LINK_STATUS2_epvf_alt_14 0x0025
#define pciBIF_CFG_EPVF15_nbif_gpu_LINK_STATUS2_epvf_alt_15 0x0025
#define cfgBIF_CFG_EPVF15_nbif_gpu_LINK_STATUS2_epvf_alt_15 0x0025
#define pcinbif_gpu_SLOT_CAP2_epvf 0x0026
#define cfgnbif_gpu_SLOT_CAP2_epvf 0x0026
#define pciBIF_CFG_EPVF0_nbif_gpu_SLOT_CAP2_epvf 0x0026
#define cfgBIF_CFG_EPVF0_nbif_gpu_SLOT_CAP2_epvf 0x0026
#define pciBIF_CFG_EPVF1_nbif_gpu_SLOT_CAP2_epvf_alt_1 0x0026
#define cfgBIF_CFG_EPVF1_nbif_gpu_SLOT_CAP2_epvf_alt_1 0x0026
#define pciBIF_CFG_EPVF2_nbif_gpu_SLOT_CAP2_epvf_alt_2 0x0026
#define cfgBIF_CFG_EPVF2_nbif_gpu_SLOT_CAP2_epvf_alt_2 0x0026
#define pciBIF_CFG_EPVF3_nbif_gpu_SLOT_CAP2_epvf_alt_3 0x0026
#define cfgBIF_CFG_EPVF3_nbif_gpu_SLOT_CAP2_epvf_alt_3 0x0026
#define pciBIF_CFG_EPVF4_nbif_gpu_SLOT_CAP2_epvf_alt_4 0x0026
#define cfgBIF_CFG_EPVF4_nbif_gpu_SLOT_CAP2_epvf_alt_4 0x0026
#define pciBIF_CFG_EPVF5_nbif_gpu_SLOT_CAP2_epvf_alt_5 0x0026
#define cfgBIF_CFG_EPVF5_nbif_gpu_SLOT_CAP2_epvf_alt_5 0x0026
#define pciBIF_CFG_EPVF6_nbif_gpu_SLOT_CAP2_epvf_alt_6 0x0026
#define cfgBIF_CFG_EPVF6_nbif_gpu_SLOT_CAP2_epvf_alt_6 0x0026
#define pciBIF_CFG_EPVF7_nbif_gpu_SLOT_CAP2_epvf_alt_7 0x0026
#define cfgBIF_CFG_EPVF7_nbif_gpu_SLOT_CAP2_epvf_alt_7 0x0026
#define pciBIF_CFG_EPVF8_nbif_gpu_SLOT_CAP2_epvf_alt_8 0x0026
#define cfgBIF_CFG_EPVF8_nbif_gpu_SLOT_CAP2_epvf_alt_8 0x0026
#define pciBIF_CFG_EPVF9_nbif_gpu_SLOT_CAP2_epvf_alt_9 0x0026
#define cfgBIF_CFG_EPVF9_nbif_gpu_SLOT_CAP2_epvf_alt_9 0x0026
#define pciBIF_CFG_EPVF10_nbif_gpu_SLOT_CAP2_epvf_alt_10 0x0026
#define cfgBIF_CFG_EPVF10_nbif_gpu_SLOT_CAP2_epvf_alt_10 0x0026
#define pciBIF_CFG_EPVF11_nbif_gpu_SLOT_CAP2_epvf_alt_11 0x0026
#define cfgBIF_CFG_EPVF11_nbif_gpu_SLOT_CAP2_epvf_alt_11 0x0026
#define pciBIF_CFG_EPVF12_nbif_gpu_SLOT_CAP2_epvf_alt_12 0x0026
#define cfgBIF_CFG_EPVF12_nbif_gpu_SLOT_CAP2_epvf_alt_12 0x0026
#define pciBIF_CFG_EPVF13_nbif_gpu_SLOT_CAP2_epvf_alt_13 0x0026
#define cfgBIF_CFG_EPVF13_nbif_gpu_SLOT_CAP2_epvf_alt_13 0x0026
#define pciBIF_CFG_EPVF14_nbif_gpu_SLOT_CAP2_epvf_alt_14 0x0026
#define cfgBIF_CFG_EPVF14_nbif_gpu_SLOT_CAP2_epvf_alt_14 0x0026
#define pciBIF_CFG_EPVF15_nbif_gpu_SLOT_CAP2_epvf_alt_15 0x0026
#define cfgBIF_CFG_EPVF15_nbif_gpu_SLOT_CAP2_epvf_alt_15 0x0026
#define pcinbif_gpu_SLOT_CNTL2_epvf 0x0027
#define cfgnbif_gpu_SLOT_CNTL2_epvf 0x0027
#define pciBIF_CFG_EPVF0_nbif_gpu_SLOT_CNTL2_epvf 0x0027
#define cfgBIF_CFG_EPVF0_nbif_gpu_SLOT_CNTL2_epvf 0x0027
#define pciBIF_CFG_EPVF1_nbif_gpu_SLOT_CNTL2_epvf_alt_1 0x0027
#define cfgBIF_CFG_EPVF1_nbif_gpu_SLOT_CNTL2_epvf_alt_1 0x0027
#define pciBIF_CFG_EPVF2_nbif_gpu_SLOT_CNTL2_epvf_alt_2 0x0027
#define cfgBIF_CFG_EPVF2_nbif_gpu_SLOT_CNTL2_epvf_alt_2 0x0027
#define pciBIF_CFG_EPVF3_nbif_gpu_SLOT_CNTL2_epvf_alt_3 0x0027
#define cfgBIF_CFG_EPVF3_nbif_gpu_SLOT_CNTL2_epvf_alt_3 0x0027
#define pciBIF_CFG_EPVF4_nbif_gpu_SLOT_CNTL2_epvf_alt_4 0x0027
#define cfgBIF_CFG_EPVF4_nbif_gpu_SLOT_CNTL2_epvf_alt_4 0x0027
#define pciBIF_CFG_EPVF5_nbif_gpu_SLOT_CNTL2_epvf_alt_5 0x0027
#define cfgBIF_CFG_EPVF5_nbif_gpu_SLOT_CNTL2_epvf_alt_5 0x0027
#define pciBIF_CFG_EPVF6_nbif_gpu_SLOT_CNTL2_epvf_alt_6 0x0027
#define cfgBIF_CFG_EPVF6_nbif_gpu_SLOT_CNTL2_epvf_alt_6 0x0027
#define pciBIF_CFG_EPVF7_nbif_gpu_SLOT_CNTL2_epvf_alt_7 0x0027
#define cfgBIF_CFG_EPVF7_nbif_gpu_SLOT_CNTL2_epvf_alt_7 0x0027
#define pciBIF_CFG_EPVF8_nbif_gpu_SLOT_CNTL2_epvf_alt_8 0x0027
#define cfgBIF_CFG_EPVF8_nbif_gpu_SLOT_CNTL2_epvf_alt_8 0x0027
#define pciBIF_CFG_EPVF9_nbif_gpu_SLOT_CNTL2_epvf_alt_9 0x0027
#define cfgBIF_CFG_EPVF9_nbif_gpu_SLOT_CNTL2_epvf_alt_9 0x0027
#define pciBIF_CFG_EPVF10_nbif_gpu_SLOT_CNTL2_epvf_alt_10 0x0027
#define cfgBIF_CFG_EPVF10_nbif_gpu_SLOT_CNTL2_epvf_alt_10 0x0027
#define pciBIF_CFG_EPVF11_nbif_gpu_SLOT_CNTL2_epvf_alt_11 0x0027
#define cfgBIF_CFG_EPVF11_nbif_gpu_SLOT_CNTL2_epvf_alt_11 0x0027
#define pciBIF_CFG_EPVF12_nbif_gpu_SLOT_CNTL2_epvf_alt_12 0x0027
#define cfgBIF_CFG_EPVF12_nbif_gpu_SLOT_CNTL2_epvf_alt_12 0x0027
#define pciBIF_CFG_EPVF13_nbif_gpu_SLOT_CNTL2_epvf_alt_13 0x0027
#define cfgBIF_CFG_EPVF13_nbif_gpu_SLOT_CNTL2_epvf_alt_13 0x0027
#define pciBIF_CFG_EPVF14_nbif_gpu_SLOT_CNTL2_epvf_alt_14 0x0027
#define cfgBIF_CFG_EPVF14_nbif_gpu_SLOT_CNTL2_epvf_alt_14 0x0027
#define pciBIF_CFG_EPVF15_nbif_gpu_SLOT_CNTL2_epvf_alt_15 0x0027
#define cfgBIF_CFG_EPVF15_nbif_gpu_SLOT_CNTL2_epvf_alt_15 0x0027
#define pcinbif_gpu_SLOT_STATUS2_epvf 0x0027
#define cfgnbif_gpu_SLOT_STATUS2_epvf 0x0027
#define pciBIF_CFG_EPVF0_nbif_gpu_SLOT_STATUS2_epvf 0x0027
#define cfgBIF_CFG_EPVF0_nbif_gpu_SLOT_STATUS2_epvf 0x0027
#define pciBIF_CFG_EPVF1_nbif_gpu_SLOT_STATUS2_epvf_alt_1 0x0027
#define cfgBIF_CFG_EPVF1_nbif_gpu_SLOT_STATUS2_epvf_alt_1 0x0027
#define pciBIF_CFG_EPVF2_nbif_gpu_SLOT_STATUS2_epvf_alt_2 0x0027
#define cfgBIF_CFG_EPVF2_nbif_gpu_SLOT_STATUS2_epvf_alt_2 0x0027
#define pciBIF_CFG_EPVF3_nbif_gpu_SLOT_STATUS2_epvf_alt_3 0x0027
#define cfgBIF_CFG_EPVF3_nbif_gpu_SLOT_STATUS2_epvf_alt_3 0x0027
#define pciBIF_CFG_EPVF4_nbif_gpu_SLOT_STATUS2_epvf_alt_4 0x0027
#define cfgBIF_CFG_EPVF4_nbif_gpu_SLOT_STATUS2_epvf_alt_4 0x0027
#define pciBIF_CFG_EPVF5_nbif_gpu_SLOT_STATUS2_epvf_alt_5 0x0027
#define cfgBIF_CFG_EPVF5_nbif_gpu_SLOT_STATUS2_epvf_alt_5 0x0027
#define pciBIF_CFG_EPVF6_nbif_gpu_SLOT_STATUS2_epvf_alt_6 0x0027
#define cfgBIF_CFG_EPVF6_nbif_gpu_SLOT_STATUS2_epvf_alt_6 0x0027
#define pciBIF_CFG_EPVF7_nbif_gpu_SLOT_STATUS2_epvf_alt_7 0x0027
#define cfgBIF_CFG_EPVF7_nbif_gpu_SLOT_STATUS2_epvf_alt_7 0x0027
#define pciBIF_CFG_EPVF8_nbif_gpu_SLOT_STATUS2_epvf_alt_8 0x0027
#define cfgBIF_CFG_EPVF8_nbif_gpu_SLOT_STATUS2_epvf_alt_8 0x0027
#define pciBIF_CFG_EPVF9_nbif_gpu_SLOT_STATUS2_epvf_alt_9 0x0027
#define cfgBIF_CFG_EPVF9_nbif_gpu_SLOT_STATUS2_epvf_alt_9 0x0027
#define pciBIF_CFG_EPVF10_nbif_gpu_SLOT_STATUS2_epvf_alt_10 0x0027
#define cfgBIF_CFG_EPVF10_nbif_gpu_SLOT_STATUS2_epvf_alt_10 0x0027
#define pciBIF_CFG_EPVF11_nbif_gpu_SLOT_STATUS2_epvf_alt_11 0x0027
#define cfgBIF_CFG_EPVF11_nbif_gpu_SLOT_STATUS2_epvf_alt_11 0x0027
#define pciBIF_CFG_EPVF12_nbif_gpu_SLOT_STATUS2_epvf_alt_12 0x0027
#define cfgBIF_CFG_EPVF12_nbif_gpu_SLOT_STATUS2_epvf_alt_12 0x0027
#define pciBIF_CFG_EPVF13_nbif_gpu_SLOT_STATUS2_epvf_alt_13 0x0027
#define cfgBIF_CFG_EPVF13_nbif_gpu_SLOT_STATUS2_epvf_alt_13 0x0027
#define pciBIF_CFG_EPVF14_nbif_gpu_SLOT_STATUS2_epvf_alt_14 0x0027
#define cfgBIF_CFG_EPVF14_nbif_gpu_SLOT_STATUS2_epvf_alt_14 0x0027
#define pciBIF_CFG_EPVF15_nbif_gpu_SLOT_STATUS2_epvf_alt_15 0x0027
#define cfgBIF_CFG_EPVF15_nbif_gpu_SLOT_STATUS2_epvf_alt_15 0x0027
#define pcinbif_gpu_MSI_CAP_LIST_epvf 0x0028
#define cfgnbif_gpu_MSI_CAP_LIST_epvf 0x0028
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_CAP_LIST_epvf 0x0028
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_CAP_LIST_epvf 0x0028
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_CAP_LIST_epvf_alt_1 0x0028
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_CAP_LIST_epvf_alt_1 0x0028
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_CAP_LIST_epvf_alt_2 0x0028
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_CAP_LIST_epvf_alt_2 0x0028
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_CAP_LIST_epvf_alt_3 0x0028
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_CAP_LIST_epvf_alt_3 0x0028
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_CAP_LIST_epvf_alt_4 0x0028
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_CAP_LIST_epvf_alt_4 0x0028
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_CAP_LIST_epvf_alt_5 0x0028
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_CAP_LIST_epvf_alt_5 0x0028
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_CAP_LIST_epvf_alt_6 0x0028
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_CAP_LIST_epvf_alt_6 0x0028
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_CAP_LIST_epvf_alt_7 0x0028
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_CAP_LIST_epvf_alt_7 0x0028
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_CAP_LIST_epvf_alt_8 0x0028
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_CAP_LIST_epvf_alt_8 0x0028
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_CAP_LIST_epvf_alt_9 0x0028
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_CAP_LIST_epvf_alt_9 0x0028
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_CAP_LIST_epvf_alt_10 0x0028
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_CAP_LIST_epvf_alt_10 0x0028
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_CAP_LIST_epvf_alt_11 0x0028
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_CAP_LIST_epvf_alt_11 0x0028
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_CAP_LIST_epvf_alt_12 0x0028
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_CAP_LIST_epvf_alt_12 0x0028
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_CAP_LIST_epvf_alt_13 0x0028
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_CAP_LIST_epvf_alt_13 0x0028
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_CAP_LIST_epvf_alt_14 0x0028
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_CAP_LIST_epvf_alt_14 0x0028
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_CAP_LIST_epvf_alt_15 0x0028
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_CAP_LIST_epvf_alt_15 0x0028
#define pcinbif_gpu_MSI_MSG_CNTL_epvf 0x0028
#define cfgnbif_gpu_MSI_MSG_CNTL_epvf 0x0028
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_CNTL_epvf 0x0028
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_CNTL_epvf 0x0028
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_CNTL_epvf_alt_1 0x0028
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_CNTL_epvf_alt_1 0x0028
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_CNTL_epvf_alt_2 0x0028
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_CNTL_epvf_alt_2 0x0028
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_CNTL_epvf_alt_3 0x0028
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_CNTL_epvf_alt_3 0x0028
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_CNTL_epvf_alt_4 0x0028
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_CNTL_epvf_alt_4 0x0028
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_CNTL_epvf_alt_5 0x0028
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_CNTL_epvf_alt_5 0x0028
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_CNTL_epvf_alt_6 0x0028
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_CNTL_epvf_alt_6 0x0028
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_CNTL_epvf_alt_7 0x0028
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_CNTL_epvf_alt_7 0x0028
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_CNTL_epvf_alt_8 0x0028
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_CNTL_epvf_alt_8 0x0028
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_CNTL_epvf_alt_9 0x0028
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_CNTL_epvf_alt_9 0x0028
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_CNTL_epvf_alt_10 0x0028
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_CNTL_epvf_alt_10 0x0028
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_CNTL_epvf_alt_11 0x0028
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_CNTL_epvf_alt_11 0x0028
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_CNTL_epvf_alt_12 0x0028
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_CNTL_epvf_alt_12 0x0028
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_CNTL_epvf_alt_13 0x0028
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_CNTL_epvf_alt_13 0x0028
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_CNTL_epvf_alt_14 0x0028
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_CNTL_epvf_alt_14 0x0028
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_CNTL_epvf_alt_15 0x0028
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_CNTL_epvf_alt_15 0x0028
#define pcinbif_gpu_MSI_MSG_ADDR_LO_epvf 0x0029
#define cfgnbif_gpu_MSI_MSG_ADDR_LO_epvf 0x0029
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x0029
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_ADDR_LO_epvf 0x0029
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_1 0x0029
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_1 0x0029
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_2 0x0029
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_2 0x0029
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_3 0x0029
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_3 0x0029
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_4 0x0029
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_4 0x0029
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_5 0x0029
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_5 0x0029
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_6 0x0029
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_6 0x0029
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_7 0x0029
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_7 0x0029
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_8 0x0029
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_8 0x0029
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_9 0x0029
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_9 0x0029
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_10 0x0029
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_10 0x0029
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_11 0x0029
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_11 0x0029
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_12 0x0029
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_12 0x0029
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_13 0x0029
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_13 0x0029
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_14 0x0029
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_14 0x0029
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_15 0x0029
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_ADDR_LO_epvf_alt_15 0x0029
#define pcinbif_gpu_MSI_MSG_ADDR_HI_epvf 0x002A
#define cfgnbif_gpu_MSI_MSG_ADDR_HI_epvf 0x002A
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x002A
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_ADDR_HI_epvf 0x002A
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_1 0x002A
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_1 0x002A
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_2 0x002A
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_2 0x002A
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_3 0x002A
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_3 0x002A
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_4 0x002A
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_4 0x002A
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_5 0x002A
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_5 0x002A
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_6 0x002A
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_6 0x002A
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_7 0x002A
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_7 0x002A
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_8 0x002A
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_8 0x002A
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_9 0x002A
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_9 0x002A
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_10 0x002A
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_10 0x002A
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_11 0x002A
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_11 0x002A
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_12 0x002A
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_12 0x002A
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_13 0x002A
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_13 0x002A
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_14 0x002A
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_14 0x002A
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_15 0x002A
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_ADDR_HI_epvf_alt_15 0x002A
#define pcinbif_gpu_MSI_MSG_DATA_64_epvf 0x002B
#define cfgnbif_gpu_MSI_MSG_DATA_64_epvf 0x002B
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_DATA_64_epvf 0x002B
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_DATA_64_epvf 0x002B
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_1 0x002B
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_1 0x002B
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_2 0x002B
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_2 0x002B
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_3 0x002B
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_3 0x002B
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_4 0x002B
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_4 0x002B
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_5 0x002B
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_5 0x002B
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_6 0x002B
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_6 0x002B
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_7 0x002B
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_7 0x002B
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_8 0x002B
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_8 0x002B
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_9 0x002B
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_9 0x002B
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_10 0x002B
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_10 0x002B
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_11 0x002B
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_11 0x002B
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_12 0x002B
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_12 0x002B
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_13 0x002B
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_13 0x002B
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_14 0x002B
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_14 0x002B
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_15 0x002B
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_DATA_64_epvf_alt_15 0x002B
#define pcinbif_gpu_MSI_MSG_DATA_epvf 0x002A
#define cfgnbif_gpu_MSI_MSG_DATA_epvf 0x002A
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_DATA_epvf 0x002A
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_MSG_DATA_epvf 0x002A
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_DATA_epvf_alt_1 0x002A
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_MSG_DATA_epvf_alt_1 0x002A
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_DATA_epvf_alt_2 0x002A
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_MSG_DATA_epvf_alt_2 0x002A
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_DATA_epvf_alt_3 0x002A
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_MSG_DATA_epvf_alt_3 0x002A
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_DATA_epvf_alt_4 0x002A
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_MSG_DATA_epvf_alt_4 0x002A
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_DATA_epvf_alt_5 0x002A
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_MSG_DATA_epvf_alt_5 0x002A
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_DATA_epvf_alt_6 0x002A
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_MSG_DATA_epvf_alt_6 0x002A
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_DATA_epvf_alt_7 0x002A
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_MSG_DATA_epvf_alt_7 0x002A
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_DATA_epvf_alt_8 0x002A
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_MSG_DATA_epvf_alt_8 0x002A
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_DATA_epvf_alt_9 0x002A
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_MSG_DATA_epvf_alt_9 0x002A
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_DATA_epvf_alt_10 0x002A
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_MSG_DATA_epvf_alt_10 0x002A
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_DATA_epvf_alt_11 0x002A
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_MSG_DATA_epvf_alt_11 0x002A
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_DATA_epvf_alt_12 0x002A
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_MSG_DATA_epvf_alt_12 0x002A
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_DATA_epvf_alt_13 0x002A
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_MSG_DATA_epvf_alt_13 0x002A
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_DATA_epvf_alt_14 0x002A
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_MSG_DATA_epvf_alt_14 0x002A
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_DATA_epvf_alt_15 0x002A
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_MSG_DATA_epvf_alt_15 0x002A
#define pcinbif_gpu_MSI_MASK_epvf 0x002B
#define cfgnbif_gpu_MSI_MASK_epvf 0x002B
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_MASK_epvf 0x002B
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_MASK_epvf 0x002B
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_MASK_epvf_alt_1 0x002B
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_MASK_epvf_alt_1 0x002B
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_MASK_epvf_alt_2 0x002B
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_MASK_epvf_alt_2 0x002B
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_MASK_epvf_alt_3 0x002B
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_MASK_epvf_alt_3 0x002B
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_MASK_epvf_alt_4 0x002B
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_MASK_epvf_alt_4 0x002B
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_MASK_epvf_alt_5 0x002B
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_MASK_epvf_alt_5 0x002B
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_MASK_epvf_alt_6 0x002B
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_MASK_epvf_alt_6 0x002B
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_MASK_epvf_alt_7 0x002B
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_MASK_epvf_alt_7 0x002B
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_MASK_epvf_alt_8 0x002B
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_MASK_epvf_alt_8 0x002B
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_MASK_epvf_alt_9 0x002B
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_MASK_epvf_alt_9 0x002B
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_MASK_epvf_alt_10 0x002B
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_MASK_epvf_alt_10 0x002B
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_MASK_epvf_alt_11 0x002B
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_MASK_epvf_alt_11 0x002B
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_MASK_epvf_alt_12 0x002B
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_MASK_epvf_alt_12 0x002B
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_MASK_epvf_alt_13 0x002B
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_MASK_epvf_alt_13 0x002B
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_MASK_epvf_alt_14 0x002B
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_MASK_epvf_alt_14 0x002B
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_MASK_epvf_alt_15 0x002B
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_MASK_epvf_alt_15 0x002B
#define pcinbif_gpu_MSI_PENDING_epvf 0x002C
#define cfgnbif_gpu_MSI_PENDING_epvf 0x002C
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_PENDING_epvf 0x002C
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_PENDING_epvf 0x002C
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_PENDING_epvf_alt_1 0x002C
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_PENDING_epvf_alt_1 0x002C
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_PENDING_epvf_alt_2 0x002C
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_PENDING_epvf_alt_2 0x002C
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_PENDING_epvf_alt_3 0x002C
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_PENDING_epvf_alt_3 0x002C
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_PENDING_epvf_alt_4 0x002C
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_PENDING_epvf_alt_4 0x002C
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_PENDING_epvf_alt_5 0x002C
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_PENDING_epvf_alt_5 0x002C
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_PENDING_epvf_alt_6 0x002C
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_PENDING_epvf_alt_6 0x002C
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_PENDING_epvf_alt_7 0x002C
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_PENDING_epvf_alt_7 0x002C
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_PENDING_epvf_alt_8 0x002C
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_PENDING_epvf_alt_8 0x002C
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_PENDING_epvf_alt_9 0x002C
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_PENDING_epvf_alt_9 0x002C
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_PENDING_epvf_alt_10 0x002C
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_PENDING_epvf_alt_10 0x002C
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_PENDING_epvf_alt_11 0x002C
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_PENDING_epvf_alt_11 0x002C
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_PENDING_epvf_alt_12 0x002C
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_PENDING_epvf_alt_12 0x002C
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_PENDING_epvf_alt_13 0x002C
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_PENDING_epvf_alt_13 0x002C
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_PENDING_epvf_alt_14 0x002C
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_PENDING_epvf_alt_14 0x002C
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_PENDING_epvf_alt_15 0x002C
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_PENDING_epvf_alt_15 0x002C
#define pcinbif_gpu_MSI_MASK_64_epvf 0x002C
#define cfgnbif_gpu_MSI_MASK_64_epvf 0x002C
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_MASK_64_epvf 0x002C
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_MASK_64_epvf 0x002C
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_MASK_64_epvf_alt_1 0x002C
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_MASK_64_epvf_alt_1 0x002C
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_MASK_64_epvf_alt_2 0x002C
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_MASK_64_epvf_alt_2 0x002C
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_MASK_64_epvf_alt_3 0x002C
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_MASK_64_epvf_alt_3 0x002C
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_MASK_64_epvf_alt_4 0x002C
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_MASK_64_epvf_alt_4 0x002C
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_MASK_64_epvf_alt_5 0x002C
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_MASK_64_epvf_alt_5 0x002C
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_MASK_64_epvf_alt_6 0x002C
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_MASK_64_epvf_alt_6 0x002C
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_MASK_64_epvf_alt_7 0x002C
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_MASK_64_epvf_alt_7 0x002C
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_MASK_64_epvf_alt_8 0x002C
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_MASK_64_epvf_alt_8 0x002C
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_MASK_64_epvf_alt_9 0x002C
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_MASK_64_epvf_alt_9 0x002C
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_MASK_64_epvf_alt_10 0x002C
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_MASK_64_epvf_alt_10 0x002C
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_MASK_64_epvf_alt_11 0x002C
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_MASK_64_epvf_alt_11 0x002C
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_MASK_64_epvf_alt_12 0x002C
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_MASK_64_epvf_alt_12 0x002C
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_MASK_64_epvf_alt_13 0x002C
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_MASK_64_epvf_alt_13 0x002C
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_MASK_64_epvf_alt_14 0x002C
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_MASK_64_epvf_alt_14 0x002C
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_MASK_64_epvf_alt_15 0x002C
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_MASK_64_epvf_alt_15 0x002C
#define pcinbif_gpu_MSI_PENDING_64_epvf 0x002D
#define cfgnbif_gpu_MSI_PENDING_64_epvf 0x002D
#define pciBIF_CFG_EPVF0_nbif_gpu_MSI_PENDING_64_epvf 0x002D
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSI_PENDING_64_epvf 0x002D
#define pciBIF_CFG_EPVF1_nbif_gpu_MSI_PENDING_64_epvf_alt_1 0x002D
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSI_PENDING_64_epvf_alt_1 0x002D
#define pciBIF_CFG_EPVF2_nbif_gpu_MSI_PENDING_64_epvf_alt_2 0x002D
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSI_PENDING_64_epvf_alt_2 0x002D
#define pciBIF_CFG_EPVF3_nbif_gpu_MSI_PENDING_64_epvf_alt_3 0x002D
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSI_PENDING_64_epvf_alt_3 0x002D
#define pciBIF_CFG_EPVF4_nbif_gpu_MSI_PENDING_64_epvf_alt_4 0x002D
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSI_PENDING_64_epvf_alt_4 0x002D
#define pciBIF_CFG_EPVF5_nbif_gpu_MSI_PENDING_64_epvf_alt_5 0x002D
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSI_PENDING_64_epvf_alt_5 0x002D
#define pciBIF_CFG_EPVF6_nbif_gpu_MSI_PENDING_64_epvf_alt_6 0x002D
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSI_PENDING_64_epvf_alt_6 0x002D
#define pciBIF_CFG_EPVF7_nbif_gpu_MSI_PENDING_64_epvf_alt_7 0x002D
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSI_PENDING_64_epvf_alt_7 0x002D
#define pciBIF_CFG_EPVF8_nbif_gpu_MSI_PENDING_64_epvf_alt_8 0x002D
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSI_PENDING_64_epvf_alt_8 0x002D
#define pciBIF_CFG_EPVF9_nbif_gpu_MSI_PENDING_64_epvf_alt_9 0x002D
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSI_PENDING_64_epvf_alt_9 0x002D
#define pciBIF_CFG_EPVF10_nbif_gpu_MSI_PENDING_64_epvf_alt_10 0x002D
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSI_PENDING_64_epvf_alt_10 0x002D
#define pciBIF_CFG_EPVF11_nbif_gpu_MSI_PENDING_64_epvf_alt_11 0x002D
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSI_PENDING_64_epvf_alt_11 0x002D
#define pciBIF_CFG_EPVF12_nbif_gpu_MSI_PENDING_64_epvf_alt_12 0x002D
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSI_PENDING_64_epvf_alt_12 0x002D
#define pciBIF_CFG_EPVF13_nbif_gpu_MSI_PENDING_64_epvf_alt_13 0x002D
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSI_PENDING_64_epvf_alt_13 0x002D
#define pciBIF_CFG_EPVF14_nbif_gpu_MSI_PENDING_64_epvf_alt_14 0x002D
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSI_PENDING_64_epvf_alt_14 0x002D
#define pciBIF_CFG_EPVF15_nbif_gpu_MSI_PENDING_64_epvf_alt_15 0x002D
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSI_PENDING_64_epvf_alt_15 0x002D
#define pcinbif_gpu_MSIX_CAP_LIST_epvf 0x0030
#define cfgnbif_gpu_MSIX_CAP_LIST_epvf 0x0030
#define pciBIF_CFG_EPVF0_nbif_gpu_MSIX_CAP_LIST_epvf 0x0030
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSIX_CAP_LIST_epvf 0x0030
#define pciBIF_CFG_EPVF1_nbif_gpu_MSIX_CAP_LIST_epvf_alt_1 0x0030
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSIX_CAP_LIST_epvf_alt_1 0x0030
#define pciBIF_CFG_EPVF2_nbif_gpu_MSIX_CAP_LIST_epvf_alt_2 0x0030
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSIX_CAP_LIST_epvf_alt_2 0x0030
#define pciBIF_CFG_EPVF3_nbif_gpu_MSIX_CAP_LIST_epvf_alt_3 0x0030
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSIX_CAP_LIST_epvf_alt_3 0x0030
#define pciBIF_CFG_EPVF4_nbif_gpu_MSIX_CAP_LIST_epvf_alt_4 0x0030
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSIX_CAP_LIST_epvf_alt_4 0x0030
#define pciBIF_CFG_EPVF5_nbif_gpu_MSIX_CAP_LIST_epvf_alt_5 0x0030
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSIX_CAP_LIST_epvf_alt_5 0x0030
#define pciBIF_CFG_EPVF6_nbif_gpu_MSIX_CAP_LIST_epvf_alt_6 0x0030
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSIX_CAP_LIST_epvf_alt_6 0x0030
#define pciBIF_CFG_EPVF7_nbif_gpu_MSIX_CAP_LIST_epvf_alt_7 0x0030
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSIX_CAP_LIST_epvf_alt_7 0x0030
#define pciBIF_CFG_EPVF8_nbif_gpu_MSIX_CAP_LIST_epvf_alt_8 0x0030
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSIX_CAP_LIST_epvf_alt_8 0x0030
#define pciBIF_CFG_EPVF9_nbif_gpu_MSIX_CAP_LIST_epvf_alt_9 0x0030
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSIX_CAP_LIST_epvf_alt_9 0x0030
#define pciBIF_CFG_EPVF10_nbif_gpu_MSIX_CAP_LIST_epvf_alt_10 0x0030
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSIX_CAP_LIST_epvf_alt_10 0x0030
#define pciBIF_CFG_EPVF11_nbif_gpu_MSIX_CAP_LIST_epvf_alt_11 0x0030
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSIX_CAP_LIST_epvf_alt_11 0x0030
#define pciBIF_CFG_EPVF12_nbif_gpu_MSIX_CAP_LIST_epvf_alt_12 0x0030
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSIX_CAP_LIST_epvf_alt_12 0x0030
#define pciBIF_CFG_EPVF13_nbif_gpu_MSIX_CAP_LIST_epvf_alt_13 0x0030
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSIX_CAP_LIST_epvf_alt_13 0x0030
#define pciBIF_CFG_EPVF14_nbif_gpu_MSIX_CAP_LIST_epvf_alt_14 0x0030
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSIX_CAP_LIST_epvf_alt_14 0x0030
#define pciBIF_CFG_EPVF15_nbif_gpu_MSIX_CAP_LIST_epvf_alt_15 0x0030
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSIX_CAP_LIST_epvf_alt_15 0x0030
#define pcinbif_gpu_MSIX_MSG_CNTL_epvf 0x0030
#define cfgnbif_gpu_MSIX_MSG_CNTL_epvf 0x0030
#define pciBIF_CFG_EPVF0_nbif_gpu_MSIX_MSG_CNTL_epvf 0x0030
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSIX_MSG_CNTL_epvf 0x0030
#define pciBIF_CFG_EPVF1_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_1 0x0030
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_1 0x0030
#define pciBIF_CFG_EPVF2_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_2 0x0030
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_2 0x0030
#define pciBIF_CFG_EPVF3_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_3 0x0030
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_3 0x0030
#define pciBIF_CFG_EPVF4_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_4 0x0030
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_4 0x0030
#define pciBIF_CFG_EPVF5_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_5 0x0030
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_5 0x0030
#define pciBIF_CFG_EPVF6_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_6 0x0030
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_6 0x0030
#define pciBIF_CFG_EPVF7_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_7 0x0030
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_7 0x0030
#define pciBIF_CFG_EPVF8_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_8 0x0030
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_8 0x0030
#define pciBIF_CFG_EPVF9_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_9 0x0030
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_9 0x0030
#define pciBIF_CFG_EPVF10_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_10 0x0030
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_10 0x0030
#define pciBIF_CFG_EPVF11_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_11 0x0030
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_11 0x0030
#define pciBIF_CFG_EPVF12_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_12 0x0030
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_12 0x0030
#define pciBIF_CFG_EPVF13_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_13 0x0030
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_13 0x0030
#define pciBIF_CFG_EPVF14_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_14 0x0030
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_14 0x0030
#define pciBIF_CFG_EPVF15_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_15 0x0030
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSIX_MSG_CNTL_epvf_alt_15 0x0030
#define pcinbif_gpu_MSIX_TABLE_epvf 0x0031
#define cfgnbif_gpu_MSIX_TABLE_epvf 0x0031
#define pciBIF_CFG_EPVF0_nbif_gpu_MSIX_TABLE_epvf 0x0031
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSIX_TABLE_epvf 0x0031
#define pciBIF_CFG_EPVF1_nbif_gpu_MSIX_TABLE_epvf_alt_1 0x0031
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSIX_TABLE_epvf_alt_1 0x0031
#define pciBIF_CFG_EPVF2_nbif_gpu_MSIX_TABLE_epvf_alt_2 0x0031
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSIX_TABLE_epvf_alt_2 0x0031
#define pciBIF_CFG_EPVF3_nbif_gpu_MSIX_TABLE_epvf_alt_3 0x0031
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSIX_TABLE_epvf_alt_3 0x0031
#define pciBIF_CFG_EPVF4_nbif_gpu_MSIX_TABLE_epvf_alt_4 0x0031
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSIX_TABLE_epvf_alt_4 0x0031
#define pciBIF_CFG_EPVF5_nbif_gpu_MSIX_TABLE_epvf_alt_5 0x0031
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSIX_TABLE_epvf_alt_5 0x0031
#define pciBIF_CFG_EPVF6_nbif_gpu_MSIX_TABLE_epvf_alt_6 0x0031
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSIX_TABLE_epvf_alt_6 0x0031
#define pciBIF_CFG_EPVF7_nbif_gpu_MSIX_TABLE_epvf_alt_7 0x0031
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSIX_TABLE_epvf_alt_7 0x0031
#define pciBIF_CFG_EPVF8_nbif_gpu_MSIX_TABLE_epvf_alt_8 0x0031
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSIX_TABLE_epvf_alt_8 0x0031
#define pciBIF_CFG_EPVF9_nbif_gpu_MSIX_TABLE_epvf_alt_9 0x0031
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSIX_TABLE_epvf_alt_9 0x0031
#define pciBIF_CFG_EPVF10_nbif_gpu_MSIX_TABLE_epvf_alt_10 0x0031
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSIX_TABLE_epvf_alt_10 0x0031
#define pciBIF_CFG_EPVF11_nbif_gpu_MSIX_TABLE_epvf_alt_11 0x0031
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSIX_TABLE_epvf_alt_11 0x0031
#define pciBIF_CFG_EPVF12_nbif_gpu_MSIX_TABLE_epvf_alt_12 0x0031
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSIX_TABLE_epvf_alt_12 0x0031
#define pciBIF_CFG_EPVF13_nbif_gpu_MSIX_TABLE_epvf_alt_13 0x0031
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSIX_TABLE_epvf_alt_13 0x0031
#define pciBIF_CFG_EPVF14_nbif_gpu_MSIX_TABLE_epvf_alt_14 0x0031
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSIX_TABLE_epvf_alt_14 0x0031
#define pciBIF_CFG_EPVF15_nbif_gpu_MSIX_TABLE_epvf_alt_15 0x0031
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSIX_TABLE_epvf_alt_15 0x0031
#define pcinbif_gpu_MSIX_PBA_epvf 0x0032
#define cfgnbif_gpu_MSIX_PBA_epvf 0x0032
#define pciBIF_CFG_EPVF0_nbif_gpu_MSIX_PBA_epvf 0x0032
#define cfgBIF_CFG_EPVF0_nbif_gpu_MSIX_PBA_epvf 0x0032
#define pciBIF_CFG_EPVF1_nbif_gpu_MSIX_PBA_epvf_alt_1 0x0032
#define cfgBIF_CFG_EPVF1_nbif_gpu_MSIX_PBA_epvf_alt_1 0x0032
#define pciBIF_CFG_EPVF2_nbif_gpu_MSIX_PBA_epvf_alt_2 0x0032
#define cfgBIF_CFG_EPVF2_nbif_gpu_MSIX_PBA_epvf_alt_2 0x0032
#define pciBIF_CFG_EPVF3_nbif_gpu_MSIX_PBA_epvf_alt_3 0x0032
#define cfgBIF_CFG_EPVF3_nbif_gpu_MSIX_PBA_epvf_alt_3 0x0032
#define pciBIF_CFG_EPVF4_nbif_gpu_MSIX_PBA_epvf_alt_4 0x0032
#define cfgBIF_CFG_EPVF4_nbif_gpu_MSIX_PBA_epvf_alt_4 0x0032
#define pciBIF_CFG_EPVF5_nbif_gpu_MSIX_PBA_epvf_alt_5 0x0032
#define cfgBIF_CFG_EPVF5_nbif_gpu_MSIX_PBA_epvf_alt_5 0x0032
#define pciBIF_CFG_EPVF6_nbif_gpu_MSIX_PBA_epvf_alt_6 0x0032
#define cfgBIF_CFG_EPVF6_nbif_gpu_MSIX_PBA_epvf_alt_6 0x0032
#define pciBIF_CFG_EPVF7_nbif_gpu_MSIX_PBA_epvf_alt_7 0x0032
#define cfgBIF_CFG_EPVF7_nbif_gpu_MSIX_PBA_epvf_alt_7 0x0032
#define pciBIF_CFG_EPVF8_nbif_gpu_MSIX_PBA_epvf_alt_8 0x0032
#define cfgBIF_CFG_EPVF8_nbif_gpu_MSIX_PBA_epvf_alt_8 0x0032
#define pciBIF_CFG_EPVF9_nbif_gpu_MSIX_PBA_epvf_alt_9 0x0032
#define cfgBIF_CFG_EPVF9_nbif_gpu_MSIX_PBA_epvf_alt_9 0x0032
#define pciBIF_CFG_EPVF10_nbif_gpu_MSIX_PBA_epvf_alt_10 0x0032
#define cfgBIF_CFG_EPVF10_nbif_gpu_MSIX_PBA_epvf_alt_10 0x0032
#define pciBIF_CFG_EPVF11_nbif_gpu_MSIX_PBA_epvf_alt_11 0x0032
#define cfgBIF_CFG_EPVF11_nbif_gpu_MSIX_PBA_epvf_alt_11 0x0032
#define pciBIF_CFG_EPVF12_nbif_gpu_MSIX_PBA_epvf_alt_12 0x0032
#define cfgBIF_CFG_EPVF12_nbif_gpu_MSIX_PBA_epvf_alt_12 0x0032
#define pciBIF_CFG_EPVF13_nbif_gpu_MSIX_PBA_epvf_alt_13 0x0032
#define cfgBIF_CFG_EPVF13_nbif_gpu_MSIX_PBA_epvf_alt_13 0x0032
#define pciBIF_CFG_EPVF14_nbif_gpu_MSIX_PBA_epvf_alt_14 0x0032
#define cfgBIF_CFG_EPVF14_nbif_gpu_MSIX_PBA_epvf_alt_14 0x0032
#define pciBIF_CFG_EPVF15_nbif_gpu_MSIX_PBA_epvf_alt_15 0x0032
#define cfgBIF_CFG_EPVF15_nbif_gpu_MSIX_PBA_epvf_alt_15 0x0032
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x0040
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x0040
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x0040
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf 0x0040
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_1 0x0040
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_1 0x0040
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_2 0x0040
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_2 0x0040
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_3 0x0040
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_3 0x0040
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_4 0x0040
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_4 0x0040
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_5 0x0040
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_5 0x0040
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_6 0x0040
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_6 0x0040
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_7 0x0040
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_7 0x0040
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_8 0x0040
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_8 0x0040
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_9 0x0040
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_9 0x0040
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_10 0x0040
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_10 0x0040
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_11 0x0040
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_11 0x0040
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_12 0x0040
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_12 0x0040
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_13 0x0040
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_13 0x0040
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_14 0x0040
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_14 0x0040
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_15 0x0040
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_epvf_alt_15 0x0040
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x0041
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x0041
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x0041
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf 0x0041
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_1 0x0041
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_1 0x0041
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_2 0x0041
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_2 0x0041
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_3 0x0041
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_3 0x0041
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_4 0x0041
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_4 0x0041
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_5 0x0041
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_5 0x0041
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_6 0x0041
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_6 0x0041
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_7 0x0041
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_7 0x0041
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_8 0x0041
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_8 0x0041
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_9 0x0041
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_9 0x0041
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_10 0x0041
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_10 0x0041
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_11 0x0041
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_11 0x0041
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_12 0x0041
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_12 0x0041
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_13 0x0041
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_13 0x0041
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_14 0x0041
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_14 0x0041
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_15 0x0041
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_epvf_alt_15 0x0041
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x0042
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x0042
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x0042
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf 0x0042
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_1 0x0042
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_1 0x0042
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_2 0x0042
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_2 0x0042
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_3 0x0042
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_3 0x0042
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_4 0x0042
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_4 0x0042
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_5 0x0042
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_5 0x0042
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_6 0x0042
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_6 0x0042
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_7 0x0042
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_7 0x0042
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_8 0x0042
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_8 0x0042
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_9 0x0042
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_9 0x0042
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_10 0x0042
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_10 0x0042
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_11 0x0042
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_11 0x0042
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_12 0x0042
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_12 0x0042
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_13 0x0042
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_13 0x0042
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_14 0x0042
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_14 0x0042
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_15 0x0042
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC1_epvf_alt_15 0x0042
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x0043
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x0043
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x0043
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf 0x0043
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_1 0x0043
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_1 0x0043
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_2 0x0043
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_2 0x0043
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_3 0x0043
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_3 0x0043
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_4 0x0043
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_4 0x0043
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_5 0x0043
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_5 0x0043
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_6 0x0043
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_6 0x0043
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_7 0x0043
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_7 0x0043
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_8 0x0043
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_8 0x0043
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_9 0x0043
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_9 0x0043
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_10 0x0043
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_10 0x0043
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_11 0x0043
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_11 0x0043
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_12 0x0043
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_12 0x0043
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_13 0x0043
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_13 0x0043
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_14 0x0043
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_14 0x0043
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_15 0x0043
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_VENDOR_SPECIFIC2_epvf_alt_15 0x0043
#define pcinbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x0054
#define cfgnbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x0054
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x0054
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf 0x0054
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_1 0x0054
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_1 0x0054
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_2 0x0054
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_2 0x0054
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_3 0x0054
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_3 0x0054
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_4 0x0054
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_4 0x0054
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_5 0x0054
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_5 0x0054
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_6 0x0054
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_6 0x0054
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_7 0x0054
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_7 0x0054
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_8 0x0054
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_8 0x0054
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_9 0x0054
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_9 0x0054
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_10 0x0054
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_10 0x0054
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_11 0x0054
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_11 0x0054
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_12 0x0054
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_12 0x0054
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_13 0x0054
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_13 0x0054
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_14 0x0054
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_14 0x0054
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_15 0x0054
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_epvf_alt_15 0x0054
#define pcinbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x0055
#define cfgnbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x0055
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x0055
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf 0x0055
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_1 0x0055
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_1 0x0055
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_2 0x0055
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_2 0x0055
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_3 0x0055
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_3 0x0055
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_4 0x0055
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_4 0x0055
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_5 0x0055
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_5 0x0055
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_6 0x0055
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_6 0x0055
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_7 0x0055
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_7 0x0055
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_8 0x0055
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_8 0x0055
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_9 0x0055
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_9 0x0055
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_10 0x0055
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_10 0x0055
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_11 0x0055
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_11 0x0055
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_12 0x0055
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_12 0x0055
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_13 0x0055
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_13 0x0055
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_14 0x0055
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_14 0x0055
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_15 0x0055
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_UNCORR_ERR_STATUS_epvf_alt_15 0x0055
#define pcinbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x0056
#define cfgnbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x0056
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x0056
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf 0x0056
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_1 0x0056
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_1 0x0056
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_2 0x0056
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_2 0x0056
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_3 0x0056
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_3 0x0056
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_4 0x0056
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_4 0x0056
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_5 0x0056
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_5 0x0056
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_6 0x0056
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_6 0x0056
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_7 0x0056
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_7 0x0056
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_8 0x0056
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_8 0x0056
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_9 0x0056
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_9 0x0056
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_10 0x0056
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_10 0x0056
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_11 0x0056
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_11 0x0056
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_12 0x0056
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_12 0x0056
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_13 0x0056
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_13 0x0056
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_14 0x0056
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_14 0x0056
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_15 0x0056
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_UNCORR_ERR_MASK_epvf_alt_15 0x0056
#define pcinbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x0057
#define cfgnbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x0057
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x0057
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf 0x0057
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_1 0x0057
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_1 0x0057
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_2 0x0057
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_2 0x0057
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_3 0x0057
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_3 0x0057
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_4 0x0057
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_4 0x0057
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_5 0x0057
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_5 0x0057
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_6 0x0057
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_6 0x0057
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_7 0x0057
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_7 0x0057
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_8 0x0057
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_8 0x0057
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_9 0x0057
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_9 0x0057
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_10 0x0057
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_10 0x0057
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_11 0x0057
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_11 0x0057
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_12 0x0057
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_12 0x0057
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_13 0x0057
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_13 0x0057
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_14 0x0057
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_14 0x0057
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_15 0x0057
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_UNCORR_ERR_SEVERITY_epvf_alt_15 0x0057
#define pcinbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x0058
#define cfgnbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x0058
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x0058
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf 0x0058
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_1 0x0058
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_1 0x0058
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_2 0x0058
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_2 0x0058
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_3 0x0058
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_3 0x0058
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_4 0x0058
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_4 0x0058
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_5 0x0058
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_5 0x0058
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_6 0x0058
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_6 0x0058
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_7 0x0058
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_7 0x0058
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_8 0x0058
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_8 0x0058
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_9 0x0058
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_9 0x0058
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_10 0x0058
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_10 0x0058
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_11 0x0058
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_11 0x0058
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_12 0x0058
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_12 0x0058
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_13 0x0058
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_13 0x0058
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_14 0x0058
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_14 0x0058
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_15 0x0058
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_CORR_ERR_STATUS_epvf_alt_15 0x0058
#define pcinbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x0059
#define cfgnbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x0059
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x0059
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_CORR_ERR_MASK_epvf 0x0059
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_1 0x0059
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_1 0x0059
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_2 0x0059
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_2 0x0059
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_3 0x0059
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_3 0x0059
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_4 0x0059
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_4 0x0059
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_5 0x0059
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_5 0x0059
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_6 0x0059
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_6 0x0059
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_7 0x0059
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_7 0x0059
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_8 0x0059
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_8 0x0059
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_9 0x0059
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_9 0x0059
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_10 0x0059
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_10 0x0059
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_11 0x0059
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_11 0x0059
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_12 0x0059
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_12 0x0059
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_13 0x0059
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_13 0x0059
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_14 0x0059
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_14 0x0059
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_15 0x0059
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_CORR_ERR_MASK_epvf_alt_15 0x0059
#define pcinbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x005A
#define cfgnbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x005A
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x005A
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf 0x005A
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_1 0x005A
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_1 0x005A
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_2 0x005A
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_2 0x005A
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_3 0x005A
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_3 0x005A
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_4 0x005A
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_4 0x005A
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_5 0x005A
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_5 0x005A
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_6 0x005A
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_6 0x005A
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_7 0x005A
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_7 0x005A
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_8 0x005A
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_8 0x005A
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_9 0x005A
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_9 0x005A
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_10 0x005A
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_10 0x005A
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_11 0x005A
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_11 0x005A
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_12 0x005A
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_12 0x005A
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_13 0x005A
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_13 0x005A
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_14 0x005A
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_14 0x005A
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_15 0x005A
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ADV_ERR_CAP_CNTL_epvf_alt_15 0x005A
#define pcinbif_gpu_PCIE_HDR_LOG0_epvf 0x005B
#define cfgnbif_gpu_PCIE_HDR_LOG0_epvf 0x005B
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG0_epvf 0x005B
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG0_epvf 0x005B
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_1 0x005B
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_1 0x005B
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_2 0x005B
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_2 0x005B
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_3 0x005B
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_3 0x005B
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_4 0x005B
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_4 0x005B
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_5 0x005B
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_5 0x005B
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_6 0x005B
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_6 0x005B
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_7 0x005B
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_7 0x005B
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_8 0x005B
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_8 0x005B
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_9 0x005B
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_9 0x005B
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_10 0x005B
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_10 0x005B
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_11 0x005B
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_11 0x005B
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_12 0x005B
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_12 0x005B
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_13 0x005B
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_13 0x005B
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_14 0x005B
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_14 0x005B
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_15 0x005B
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG0_epvf_alt_15 0x005B
#define pcinbif_gpu_PCIE_HDR_LOG1_epvf 0x005C
#define cfgnbif_gpu_PCIE_HDR_LOG1_epvf 0x005C
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG1_epvf 0x005C
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG1_epvf 0x005C
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_1 0x005C
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_1 0x005C
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_2 0x005C
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_2 0x005C
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_3 0x005C
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_3 0x005C
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_4 0x005C
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_4 0x005C
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_5 0x005C
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_5 0x005C
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_6 0x005C
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_6 0x005C
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_7 0x005C
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_7 0x005C
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_8 0x005C
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_8 0x005C
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_9 0x005C
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_9 0x005C
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_10 0x005C
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_10 0x005C
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_11 0x005C
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_11 0x005C
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_12 0x005C
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_12 0x005C
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_13 0x005C
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_13 0x005C
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_14 0x005C
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_14 0x005C
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_15 0x005C
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG1_epvf_alt_15 0x005C
#define pcinbif_gpu_PCIE_HDR_LOG2_epvf 0x005D
#define cfgnbif_gpu_PCIE_HDR_LOG2_epvf 0x005D
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG2_epvf 0x005D
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG2_epvf 0x005D
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_1 0x005D
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_1 0x005D
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_2 0x005D
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_2 0x005D
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_3 0x005D
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_3 0x005D
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_4 0x005D
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_4 0x005D
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_5 0x005D
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_5 0x005D
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_6 0x005D
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_6 0x005D
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_7 0x005D
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_7 0x005D
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_8 0x005D
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_8 0x005D
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_9 0x005D
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_9 0x005D
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_10 0x005D
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_10 0x005D
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_11 0x005D
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_11 0x005D
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_12 0x005D
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_12 0x005D
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_13 0x005D
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_13 0x005D
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_14 0x005D
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_14 0x005D
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_15 0x005D
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG2_epvf_alt_15 0x005D
#define pcinbif_gpu_PCIE_HDR_LOG3_epvf 0x005E
#define cfgnbif_gpu_PCIE_HDR_LOG3_epvf 0x005E
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG3_epvf 0x005E
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_HDR_LOG3_epvf 0x005E
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_1 0x005E
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_1 0x005E
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_2 0x005E
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_2 0x005E
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_3 0x005E
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_3 0x005E
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_4 0x005E
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_4 0x005E
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_5 0x005E
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_5 0x005E
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_6 0x005E
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_6 0x005E
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_7 0x005E
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_7 0x005E
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_8 0x005E
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_8 0x005E
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_9 0x005E
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_9 0x005E
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_10 0x005E
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_10 0x005E
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_11 0x005E
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_11 0x005E
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_12 0x005E
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_12 0x005E
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_13 0x005E
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_13 0x005E
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_14 0x005E
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_14 0x005E
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_15 0x005E
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_HDR_LOG3_epvf_alt_15 0x005E
#define pcinbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x005F
#define cfgnbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x005F
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x005F
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf 0x005F
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_1 0x005F
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_1 0x005F
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_2 0x005F
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_2 0x005F
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_3 0x005F
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_3 0x005F
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_4 0x005F
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_4 0x005F
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_5 0x005F
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_5 0x005F
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_6 0x005F
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_6 0x005F
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_7 0x005F
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_7 0x005F
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_8 0x005F
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_8 0x005F
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_9 0x005F
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_9 0x005F
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_10 0x005F
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_10 0x005F
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_11 0x005F
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_11 0x005F
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_12 0x005F
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_12 0x005F
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_13 0x005F
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_13 0x005F
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_14 0x005F
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_14 0x005F
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_15 0x005F
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ROOT_ERR_CMD_epvf_alt_15 0x005F
#define pcinbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x0060
#define cfgnbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x0060
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x0060
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf 0x0060
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_1 0x0060
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_1 0x0060
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_2 0x0060
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_2 0x0060
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_3 0x0060
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_3 0x0060
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_4 0x0060
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_4 0x0060
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_5 0x0060
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_5 0x0060
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_6 0x0060
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_6 0x0060
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_7 0x0060
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_7 0x0060
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_8 0x0060
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_8 0x0060
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_9 0x0060
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_9 0x0060
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_10 0x0060
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_10 0x0060
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_11 0x0060
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_11 0x0060
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_12 0x0060
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_12 0x0060
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_13 0x0060
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_13 0x0060
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_14 0x0060
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_14 0x0060
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_15 0x0060
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ROOT_ERR_STATUS_epvf_alt_15 0x0060
#define pcinbif_gpu_PCIE_ERR_SRC_ID_epvf 0x0061
#define cfgnbif_gpu_PCIE_ERR_SRC_ID_epvf 0x0061
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x0061
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ERR_SRC_ID_epvf 0x0061
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_1 0x0061
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_1 0x0061
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_2 0x0061
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_2 0x0061
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_3 0x0061
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_3 0x0061
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_4 0x0061
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_4 0x0061
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_5 0x0061
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_5 0x0061
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_6 0x0061
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_6 0x0061
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_7 0x0061
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_7 0x0061
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_8 0x0061
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_8 0x0061
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_9 0x0061
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_9 0x0061
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_10 0x0061
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_10 0x0061
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_11 0x0061
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_11 0x0061
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_12 0x0061
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_12 0x0061
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_13 0x0061
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_13 0x0061
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_14 0x0061
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_14 0x0061
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_15 0x0061
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ERR_SRC_ID_epvf_alt_15 0x0061
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x0062
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x0062
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x0062
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf 0x0062
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_1 0x0062
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_1 0x0062
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_2 0x0062
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_2 0x0062
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_3 0x0062
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_3 0x0062
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_4 0x0062
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_4 0x0062
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_5 0x0062
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_5 0x0062
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_6 0x0062
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_6 0x0062
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_7 0x0062
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_7 0x0062
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_8 0x0062
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_8 0x0062
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_9 0x0062
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_9 0x0062
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_10 0x0062
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_10 0x0062
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_11 0x0062
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_11 0x0062
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_12 0x0062
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_12 0x0062
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_13 0x0062
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_13 0x0062
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_14 0x0062
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_14 0x0062
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_15 0x0062
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG0_epvf_alt_15 0x0062
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x0063
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x0063
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x0063
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf 0x0063
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_1 0x0063
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_1 0x0063
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_2 0x0063
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_2 0x0063
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_3 0x0063
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_3 0x0063
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_4 0x0063
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_4 0x0063
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_5 0x0063
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_5 0x0063
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_6 0x0063
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_6 0x0063
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_7 0x0063
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_7 0x0063
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_8 0x0063
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_8 0x0063
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_9 0x0063
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_9 0x0063
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_10 0x0063
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_10 0x0063
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_11 0x0063
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_11 0x0063
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_12 0x0063
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_12 0x0063
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_13 0x0063
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_13 0x0063
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_14 0x0063
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_14 0x0063
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_15 0x0063
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG1_epvf_alt_15 0x0063
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x0064
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x0064
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x0064
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf 0x0064
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_1 0x0064
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_1 0x0064
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_2 0x0064
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_2 0x0064
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_3 0x0064
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_3 0x0064
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_4 0x0064
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_4 0x0064
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_5 0x0064
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_5 0x0064
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_6 0x0064
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_6 0x0064
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_7 0x0064
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_7 0x0064
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_8 0x0064
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_8 0x0064
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_9 0x0064
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_9 0x0064
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_10 0x0064
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_10 0x0064
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_11 0x0064
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_11 0x0064
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_12 0x0064
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_12 0x0064
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_13 0x0064
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_13 0x0064
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_14 0x0064
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_14 0x0064
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_15 0x0064
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG2_epvf_alt_15 0x0064
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x0065
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x0065
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x0065
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf 0x0065
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_1 0x0065
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_1 0x0065
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_2 0x0065
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_2 0x0065
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_3 0x0065
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_3 0x0065
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_4 0x0065
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_4 0x0065
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_5 0x0065
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_5 0x0065
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_6 0x0065
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_6 0x0065
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_7 0x0065
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_7 0x0065
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_8 0x0065
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_8 0x0065
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_9 0x0065
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_9 0x0065
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_10 0x0065
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_10 0x0065
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_11 0x0065
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_11 0x0065
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_12 0x0065
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_12 0x0065
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_13 0x0065
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_13 0x0065
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_14 0x0065
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_14 0x0065
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_15 0x0065
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_TLP_PREFIX_LOG3_epvf_alt_15 0x0065
#define pcinbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x00AC
#define cfgnbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x00AC
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x00AC
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf 0x00AC
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_1 0x00AC
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_1 0x00AC
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_2 0x00AC
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_2 0x00AC
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_3 0x00AC
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_3 0x00AC
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_4 0x00AC
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_4 0x00AC
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_5 0x00AC
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_5 0x00AC
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_6 0x00AC
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_6 0x00AC
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_7 0x00AC
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_7 0x00AC
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_8 0x00AC
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_8 0x00AC
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_9 0x00AC
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_9 0x00AC
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_10 0x00AC
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_10 0x00AC
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_11 0x00AC
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_11 0x00AC
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_12 0x00AC
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_12 0x00AC
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_13 0x00AC
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_13 0x00AC
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_14 0x00AC
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_14 0x00AC
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_15 0x00AC
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ATS_ENH_CAP_LIST_epvf_alt_15 0x00AC
#define pcinbif_gpu_PCIE_ATS_CAP_epvf 0x00AD
#define cfgnbif_gpu_PCIE_ATS_CAP_epvf 0x00AD
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ATS_CAP_epvf 0x00AD
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ATS_CAP_epvf 0x00AD
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ATS_CAP_epvf_alt_1 0x00AD
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ATS_CAP_epvf_alt_1 0x00AD
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ATS_CAP_epvf_alt_2 0x00AD
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ATS_CAP_epvf_alt_2 0x00AD
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ATS_CAP_epvf_alt_3 0x00AD
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ATS_CAP_epvf_alt_3 0x00AD
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ATS_CAP_epvf_alt_4 0x00AD
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ATS_CAP_epvf_alt_4 0x00AD
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ATS_CAP_epvf_alt_5 0x00AD
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ATS_CAP_epvf_alt_5 0x00AD
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ATS_CAP_epvf_alt_6 0x00AD
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ATS_CAP_epvf_alt_6 0x00AD
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ATS_CAP_epvf_alt_7 0x00AD
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ATS_CAP_epvf_alt_7 0x00AD
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ATS_CAP_epvf_alt_8 0x00AD
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ATS_CAP_epvf_alt_8 0x00AD
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ATS_CAP_epvf_alt_9 0x00AD
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ATS_CAP_epvf_alt_9 0x00AD
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ATS_CAP_epvf_alt_10 0x00AD
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ATS_CAP_epvf_alt_10 0x00AD
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ATS_CAP_epvf_alt_11 0x00AD
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ATS_CAP_epvf_alt_11 0x00AD
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ATS_CAP_epvf_alt_12 0x00AD
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ATS_CAP_epvf_alt_12 0x00AD
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ATS_CAP_epvf_alt_13 0x00AD
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ATS_CAP_epvf_alt_13 0x00AD
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ATS_CAP_epvf_alt_14 0x00AD
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ATS_CAP_epvf_alt_14 0x00AD
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ATS_CAP_epvf_alt_15 0x00AD
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ATS_CAP_epvf_alt_15 0x00AD
#define pcinbif_gpu_PCIE_ATS_CNTL_epvf 0x00AD
#define cfgnbif_gpu_PCIE_ATS_CNTL_epvf 0x00AD
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ATS_CNTL_epvf 0x00AD
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ATS_CNTL_epvf 0x00AD
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_1 0x00AD
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_1 0x00AD
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_2 0x00AD
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_2 0x00AD
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_3 0x00AD
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_3 0x00AD
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_4 0x00AD
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_4 0x00AD
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_5 0x00AD
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_5 0x00AD
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_6 0x00AD
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_6 0x00AD
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_7 0x00AD
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_7 0x00AD
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_8 0x00AD
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_8 0x00AD
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_9 0x00AD
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_9 0x00AD
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_10 0x00AD
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_10 0x00AD
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_11 0x00AD
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_11 0x00AD
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_12 0x00AD
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_12 0x00AD
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_13 0x00AD
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_13 0x00AD
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_14 0x00AD
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_14 0x00AD
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_15 0x00AD
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ATS_CNTL_epvf_alt_15 0x00AD
#define pcinbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x00CA
#define cfgnbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x00CA
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x00CA
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf 0x00CA
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_1 0x00CA
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_1 0x00CA
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_2 0x00CA
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_2 0x00CA
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_3 0x00CA
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_3 0x00CA
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_4 0x00CA
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_4 0x00CA
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_5 0x00CA
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_5 0x00CA
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_6 0x00CA
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_6 0x00CA
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_7 0x00CA
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_7 0x00CA
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_8 0x00CA
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_8 0x00CA
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_9 0x00CA
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_9 0x00CA
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_10 0x00CA
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_10 0x00CA
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_11 0x00CA
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_11 0x00CA
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_12 0x00CA
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_12 0x00CA
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_13 0x00CA
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_13 0x00CA
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_14 0x00CA
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_14 0x00CA
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_15 0x00CA
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ARI_ENH_CAP_LIST_epvf_alt_15 0x00CA
#define pcinbif_gpu_PCIE_ARI_CAP_epvf 0x00CB
#define cfgnbif_gpu_PCIE_ARI_CAP_epvf 0x00CB
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ARI_CAP_epvf 0x00CB
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ARI_CAP_epvf 0x00CB
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ARI_CAP_epvf_alt_1 0x00CB
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ARI_CAP_epvf_alt_1 0x00CB
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ARI_CAP_epvf_alt_2 0x00CB
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ARI_CAP_epvf_alt_2 0x00CB
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ARI_CAP_epvf_alt_3 0x00CB
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ARI_CAP_epvf_alt_3 0x00CB
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ARI_CAP_epvf_alt_4 0x00CB
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ARI_CAP_epvf_alt_4 0x00CB
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ARI_CAP_epvf_alt_5 0x00CB
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ARI_CAP_epvf_alt_5 0x00CB
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ARI_CAP_epvf_alt_6 0x00CB
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ARI_CAP_epvf_alt_6 0x00CB
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ARI_CAP_epvf_alt_7 0x00CB
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ARI_CAP_epvf_alt_7 0x00CB
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ARI_CAP_epvf_alt_8 0x00CB
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ARI_CAP_epvf_alt_8 0x00CB
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ARI_CAP_epvf_alt_9 0x00CB
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ARI_CAP_epvf_alt_9 0x00CB
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ARI_CAP_epvf_alt_10 0x00CB
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ARI_CAP_epvf_alt_10 0x00CB
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ARI_CAP_epvf_alt_11 0x00CB
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ARI_CAP_epvf_alt_11 0x00CB
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ARI_CAP_epvf_alt_12 0x00CB
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ARI_CAP_epvf_alt_12 0x00CB
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ARI_CAP_epvf_alt_13 0x00CB
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ARI_CAP_epvf_alt_13 0x00CB
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ARI_CAP_epvf_alt_14 0x00CB
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ARI_CAP_epvf_alt_14 0x00CB
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ARI_CAP_epvf_alt_15 0x00CB
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ARI_CAP_epvf_alt_15 0x00CB
#define pcinbif_gpu_PCIE_ARI_CNTL_epvf 0x00CB
#define cfgnbif_gpu_PCIE_ARI_CNTL_epvf 0x00CB
#define pciBIF_CFG_EPVF0_nbif_gpu_PCIE_ARI_CNTL_epvf 0x00CB
#define cfgBIF_CFG_EPVF0_nbif_gpu_PCIE_ARI_CNTL_epvf 0x00CB
#define pciBIF_CFG_EPVF1_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_1 0x00CB
#define cfgBIF_CFG_EPVF1_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_1 0x00CB
#define pciBIF_CFG_EPVF2_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_2 0x00CB
#define cfgBIF_CFG_EPVF2_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_2 0x00CB
#define pciBIF_CFG_EPVF3_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_3 0x00CB
#define cfgBIF_CFG_EPVF3_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_3 0x00CB
#define pciBIF_CFG_EPVF4_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_4 0x00CB
#define cfgBIF_CFG_EPVF4_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_4 0x00CB
#define pciBIF_CFG_EPVF5_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_5 0x00CB
#define cfgBIF_CFG_EPVF5_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_5 0x00CB
#define pciBIF_CFG_EPVF6_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_6 0x00CB
#define cfgBIF_CFG_EPVF6_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_6 0x00CB
#define pciBIF_CFG_EPVF7_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_7 0x00CB
#define cfgBIF_CFG_EPVF7_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_7 0x00CB
#define pciBIF_CFG_EPVF8_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_8 0x00CB
#define cfgBIF_CFG_EPVF8_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_8 0x00CB
#define pciBIF_CFG_EPVF9_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_9 0x00CB
#define cfgBIF_CFG_EPVF9_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_9 0x00CB
#define pciBIF_CFG_EPVF10_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_10 0x00CB
#define cfgBIF_CFG_EPVF10_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_10 0x00CB
#define pciBIF_CFG_EPVF11_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_11 0x00CB
#define cfgBIF_CFG_EPVF11_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_11 0x00CB
#define pciBIF_CFG_EPVF12_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_12 0x00CB
#define cfgBIF_CFG_EPVF12_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_12 0x00CB
#define pciBIF_CFG_EPVF13_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_13 0x00CB
#define cfgBIF_CFG_EPVF13_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_13 0x00CB
#define pciBIF_CFG_EPVF14_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_14 0x00CB
#define cfgBIF_CFG_EPVF14_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_14 0x00CB
#define pciBIF_CFG_EPVF15_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_15 0x00CB
#define cfgBIF_CFG_EPVF15_nbif_gpu_PCIE_ARI_CNTL_epvf_alt_15 0x00CB


// Registers from RCC block

#define mmnbif_gpu_RCC_BACO_CNTL_MISC 0x0DA7
#define mmRCC0_nbif_gpu_RCC_BACO_CNTL_MISC 0x0DA7
#define mmnbif_gpu_RCC_BACO_CNTL_MISC_alt_1 0x4048DA7
#define mmRCC0_nbif_gpu_RCC_BACO_CNTL_MISC_alt_1 0x4048DA7
#define mmnbif_gpu_RCC_RESET_EN 0x0DA8
#define mmRCC0_nbif_gpu_RCC_RESET_EN 0x0DA8
#define mmnbif_gpu_RCC_RESET_EN_alt_1 0x4048DA8
#define mmRCC0_nbif_gpu_RCC_RESET_EN_alt_1 0x4048DA8
#define mmnbif_gpu_RCC_VDM_SUPPORT 0x0DA9
#define mmRCC0_nbif_gpu_RCC_VDM_SUPPORT 0x0DA9
#define mmnbif_gpu_RCC_VDM_SUPPORT_alt_1 0x4048DA9
#define mmRCC0_nbif_gpu_RCC_VDM_SUPPORT_alt_1 0x4048DA9
#define mmnbif_gpu_RCC_BUS_CNTL 0x0DE1
#define mmRCC0_nbif_gpu_RCC_BUS_CNTL 0x0DE1
#define mmnbif_gpu_RCC_BUS_CNTL_alt_1 0x4048DE1
#define mmRCC0_nbif_gpu_RCC_BUS_CNTL_alt_1 0x4048DE1
#define mmnbif_gpu_RCC_CONFIG_CNTL 0x0DE2
#define mmRCC0_nbif_gpu_RCC_CONFIG_CNTL 0x0DE2
#define mmnbif_gpu_RCC_CONFIG_CNTL_alt_1 0x4048DE2
#define mmRCC0_nbif_gpu_RCC_CONFIG_CNTL_alt_1 0x4048DE2
#define mmnbif_gpu_RCC_CONFIG_F0_BASE 0x0DE6
#define mmRCC0_nbif_gpu_RCC_CONFIG_F0_BASE 0x0DE6
#define mmnbif_gpu_RCC_CONFIG_F0_BASE_alt_1 0x4048DE6
#define mmRCC0_nbif_gpu_RCC_CONFIG_F0_BASE_alt_1 0x4048DE6
#define mmnbif_gpu_RCC_CONFIG_APER_SIZE 0x0DE7
#define mmRCC0_nbif_gpu_RCC_CONFIG_APER_SIZE 0x0DE7
#define mmnbif_gpu_RCC_CONFIG_APER_SIZE_alt_1 0x4048DE7
#define mmRCC0_nbif_gpu_RCC_CONFIG_APER_SIZE_alt_1 0x4048DE7
#define mmnbif_gpu_RCC_CONFIG_REG_APER_SIZE 0x0DE8
#define mmRCC0_nbif_gpu_RCC_CONFIG_REG_APER_SIZE 0x0DE8
#define mmnbif_gpu_RCC_CONFIG_REG_APER_SIZE_alt_1 0x4048DE8
#define mmRCC0_nbif_gpu_RCC_CONFIG_REG_APER_SIZE_alt_1 0x4048DE8
#define mmnbif_gpu_RCC_XDMA_LO 0x0DE9
#define mmRCC0_nbif_gpu_RCC_XDMA_LO 0x0DE9
#define mmnbif_gpu_RCC_XDMA_LO_alt_1 0x4048DE9
#define mmRCC0_nbif_gpu_RCC_XDMA_LO_alt_1 0x4048DE9
#define mmnbif_gpu_RCC_XDMA_HI 0x0DEA
#define mmRCC0_nbif_gpu_RCC_XDMA_HI 0x0DEA
#define mmnbif_gpu_RCC_XDMA_HI_alt_1 0x4048DEA
#define mmRCC0_nbif_gpu_RCC_XDMA_HI_alt_1 0x4048DEA
#define mmnbif_gpu_RCC_FEATURES_CONTROL_MISC 0x0DEB
#define mmRCC0_nbif_gpu_RCC_FEATURES_CONTROL_MISC 0x0DEB
#define mmnbif_gpu_RCC_FEATURES_CONTROL_MISC_alt_1 0x4048DEB
#define mmRCC0_nbif_gpu_RCC_FEATURES_CONTROL_MISC_alt_1 0x4048DEB
#define mmnbif_gpu_RCC_BUSNUM_CNTL1 0x0DEC
#define mmRCC0_nbif_gpu_RCC_BUSNUM_CNTL1 0x0DEC
#define mmnbif_gpu_RCC_BUSNUM_CNTL1_alt_1 0x4048DEC
#define mmRCC0_nbif_gpu_RCC_BUSNUM_CNTL1_alt_1 0x4048DEC
#define mmnbif_gpu_RCC_BUSNUM_LIST0 0x0DED
#define mmRCC0_nbif_gpu_RCC_BUSNUM_LIST0 0x0DED
#define mmnbif_gpu_RCC_BUSNUM_LIST0_alt_1 0x4048DED
#define mmRCC0_nbif_gpu_RCC_BUSNUM_LIST0_alt_1 0x4048DED
#define mmnbif_gpu_RCC_BUSNUM_LIST1 0x0DEE
#define mmRCC0_nbif_gpu_RCC_BUSNUM_LIST1 0x0DEE
#define mmnbif_gpu_RCC_BUSNUM_LIST1_alt_1 0x4048DEE
#define mmRCC0_nbif_gpu_RCC_BUSNUM_LIST1_alt_1 0x4048DEE
#define mmnbif_gpu_RCC_BUSNUM_CNTL2 0x0DEF
#define mmRCC0_nbif_gpu_RCC_BUSNUM_CNTL2 0x0DEF
#define mmnbif_gpu_RCC_BUSNUM_CNTL2_alt_1 0x4048DEF
#define mmRCC0_nbif_gpu_RCC_BUSNUM_CNTL2_alt_1 0x4048DEF
#define mmnbif_gpu_RCC_CAPTURE_HOST_BUSNUM 0x0DF0
#define mmRCC0_nbif_gpu_RCC_CAPTURE_HOST_BUSNUM 0x0DF0
#define mmnbif_gpu_RCC_CAPTURE_HOST_BUSNUM_alt_1 0x4048DF0
#define mmRCC0_nbif_gpu_RCC_CAPTURE_HOST_BUSNUM_alt_1 0x4048DF0
#define mmnbif_gpu_RCC_HOST_BUSNUM 0x0DF1
#define mmRCC0_nbif_gpu_RCC_HOST_BUSNUM 0x0DF1
#define mmnbif_gpu_RCC_HOST_BUSNUM_alt_1 0x4048DF1
#define mmRCC0_nbif_gpu_RCC_HOST_BUSNUM_alt_1 0x4048DF1
#define mmnbif_gpu_RCC_PEER0_FB_OFFSET_HI 0x0DF2
#define mmRCC0_nbif_gpu_RCC_PEER0_FB_OFFSET_HI 0x0DF2
#define mmnbif_gpu_RCC_PEER0_FB_OFFSET_HI_alt_1 0x4048DF2
#define mmRCC0_nbif_gpu_RCC_PEER0_FB_OFFSET_HI_alt_1 0x4048DF2
#define mmnbif_gpu_RCC_PEER0_FB_OFFSET_LO 0x0DF3
#define mmRCC0_nbif_gpu_RCC_PEER0_FB_OFFSET_LO 0x0DF3
#define mmnbif_gpu_RCC_PEER0_FB_OFFSET_LO_alt_1 0x4048DF3
#define mmRCC0_nbif_gpu_RCC_PEER0_FB_OFFSET_LO_alt_1 0x4048DF3
#define mmnbif_gpu_RCC_PEER1_FB_OFFSET_HI 0x0DF4
#define mmRCC0_nbif_gpu_RCC_PEER1_FB_OFFSET_HI 0x0DF4
#define mmnbif_gpu_RCC_PEER1_FB_OFFSET_HI_alt_1 0x4048DF4
#define mmRCC0_nbif_gpu_RCC_PEER1_FB_OFFSET_HI_alt_1 0x4048DF4
#define mmnbif_gpu_RCC_PEER1_FB_OFFSET_LO 0x0DF5
#define mmRCC0_nbif_gpu_RCC_PEER1_FB_OFFSET_LO 0x0DF5
#define mmnbif_gpu_RCC_PEER1_FB_OFFSET_LO_alt_1 0x4048DF5
#define mmRCC0_nbif_gpu_RCC_PEER1_FB_OFFSET_LO_alt_1 0x4048DF5
#define mmnbif_gpu_RCC_PEER2_FB_OFFSET_HI 0x0DF6
#define mmRCC0_nbif_gpu_RCC_PEER2_FB_OFFSET_HI 0x0DF6
#define mmnbif_gpu_RCC_PEER2_FB_OFFSET_HI_alt_1 0x4048DF6
#define mmRCC0_nbif_gpu_RCC_PEER2_FB_OFFSET_HI_alt_1 0x4048DF6
#define mmnbif_gpu_RCC_PEER2_FB_OFFSET_LO 0x0DF7
#define mmRCC0_nbif_gpu_RCC_PEER2_FB_OFFSET_LO 0x0DF7
#define mmnbif_gpu_RCC_PEER2_FB_OFFSET_LO_alt_1 0x4048DF7
#define mmRCC0_nbif_gpu_RCC_PEER2_FB_OFFSET_LO_alt_1 0x4048DF7
#define mmnbif_gpu_RCC_PEER3_FB_OFFSET_HI 0x0DF8
#define mmRCC0_nbif_gpu_RCC_PEER3_FB_OFFSET_HI 0x0DF8
#define mmnbif_gpu_RCC_PEER3_FB_OFFSET_HI_alt_1 0x4048DF8
#define mmRCC0_nbif_gpu_RCC_PEER3_FB_OFFSET_HI_alt_1 0x4048DF8
#define mmnbif_gpu_RCC_PEER3_FB_OFFSET_LO 0x0DF9
#define mmRCC0_nbif_gpu_RCC_PEER3_FB_OFFSET_LO 0x0DF9
#define mmnbif_gpu_RCC_PEER3_FB_OFFSET_LO_alt_1 0x4048DF9
#define mmRCC0_nbif_gpu_RCC_PEER3_FB_OFFSET_LO_alt_1 0x4048DF9
#define mmnbif_gpu_RCC_DEVFUNCNUM_LIST0 0x0DFA
#define mmRCC0_nbif_gpu_RCC_DEVFUNCNUM_LIST0 0x0DFA
#define mmnbif_gpu_RCC_DEVFUNCNUM_LIST0_alt_1 0x4048DFA
#define mmRCC0_nbif_gpu_RCC_DEVFUNCNUM_LIST0_alt_1 0x4048DFA
#define mmnbif_gpu_RCC_DEVFUNCNUM_LIST1 0x0DFB
#define mmRCC0_nbif_gpu_RCC_DEVFUNCNUM_LIST1 0x0DFB
#define mmnbif_gpu_RCC_DEVFUNCNUM_LIST1_alt_1 0x4048DFB
#define mmRCC0_nbif_gpu_RCC_DEVFUNCNUM_LIST1_alt_1 0x4048DFB
#define mmnbif_gpu_RCC_GPUIOV_FB_TOTAL_FB_INFO 0x0DFC
#define mmRCC0_nbif_gpu_RCC_GPUIOV_FB_TOTAL_FB_INFO 0x0DFC
#define mmnbif_gpu_RCC_GPUIOV_FB_TOTAL_FB_INFO_alt_1 0x4048DFC
#define mmRCC0_nbif_gpu_RCC_GPUIOV_FB_TOTAL_FB_INFO_alt_1 0x4048DFC
#define mmnbif_gpu_RCC_DEV0_LINK_CNTL 0x0DFD
#define mmRCC0_nbif_gpu_RCC_DEV0_LINK_CNTL 0x0DFD
#define mmnbif_gpu_RCC_DEV0_LINK_CNTL_alt_1 0x4048DFD
#define mmRCC0_nbif_gpu_RCC_DEV0_LINK_CNTL_alt_1 0x4048DFD
#define mmnbif_gpu_RCC_CMN_LINK_CNTL 0x0DFE
#define mmRCC0_nbif_gpu_RCC_CMN_LINK_CNTL 0x0DFE
#define mmnbif_gpu_RCC_CMN_LINK_CNTL_alt_1 0x4048DFE
#define mmRCC0_nbif_gpu_RCC_CMN_LINK_CNTL_alt_1 0x4048DFE
#define mmnbif_gpu_RCC_EP_REQUESTERID_RESTORE 0x0DFF
#define mmRCC0_nbif_gpu_RCC_EP_REQUESTERID_RESTORE 0x0DFF
#define mmnbif_gpu_RCC_EP_REQUESTERID_RESTORE_alt_1 0x4048DFF
#define mmRCC0_nbif_gpu_RCC_EP_REQUESTERID_RESTORE_alt_1 0x4048DFF
#define mmnbif_gpu_RCC_LTR_LSWITCH_CNTL 0x0E00
#define mmRCC0_nbif_gpu_RCC_LTR_LSWITCH_CNTL 0x0E00
#define mmnbif_gpu_RCC_LTR_LSWITCH_CNTL_alt_1 0x4048E00
#define mmRCC0_nbif_gpu_RCC_LTR_LSWITCH_CNTL_alt_1 0x4048E00
#define mmnbif_gpu_RCC_MH_ARB_CNTL 0x0E01
#define mmRCC0_nbif_gpu_RCC_MH_ARB_CNTL 0x0E01
#define mmnbif_gpu_RCC_MH_ARB_CNTL_alt_1 0x4048E01
#define mmRCC0_nbif_gpu_RCC_MH_ARB_CNTL_alt_1 0x4048E01
#define mmnbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC0_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC1_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC2_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC3_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC4_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC5_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC6_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC7_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC8_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC9_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC10_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC11_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC12_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC13_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC14_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC15_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmRCC16_nbif_gpu_GFXMSIX_VECT0_ADDR_LO 0x10400
#define mmnbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC0_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC1_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC2_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC3_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC4_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC5_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC6_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC7_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC8_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC9_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC10_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC11_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC12_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC13_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC14_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC15_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmRCC16_nbif_gpu_GFXMSIX_VECT1_ADDR_LO 0x10404
#define mmnbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC0_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC1_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC2_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC3_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC4_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC5_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC6_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC7_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC8_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC9_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC10_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC11_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC12_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC13_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC14_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC15_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmRCC16_nbif_gpu_GFXMSIX_VECT2_ADDR_LO 0x10408
#define mmnbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC0_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC1_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC2_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC3_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC4_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC5_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC6_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC7_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC8_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC9_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC10_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC11_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC12_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC13_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC14_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC15_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmRCC16_nbif_gpu_GFXMSIX_VECT0_ADDR_HI 0x10401
#define mmnbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC0_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC1_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC2_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC3_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC4_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC5_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC6_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC7_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC8_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC9_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC10_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC11_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC12_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC13_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC14_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC15_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmRCC16_nbif_gpu_GFXMSIX_VECT1_ADDR_HI 0x10405
#define mmnbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC0_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC1_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC2_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC3_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC4_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC5_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC6_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC7_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC8_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC9_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC10_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC11_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC12_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC13_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC14_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC15_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmRCC16_nbif_gpu_GFXMSIX_VECT2_ADDR_HI 0x10409
#define mmnbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC0_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC1_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC2_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC3_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC4_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC5_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC6_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC7_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC8_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC9_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC10_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC11_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC12_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC13_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC14_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC15_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmRCC16_nbif_gpu_GFXMSIX_VECT0_MSG_DATA 0x10402
#define mmnbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC0_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC1_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC2_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC3_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC4_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC5_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC6_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC7_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC8_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC9_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC10_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC11_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC12_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC13_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC14_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC15_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmRCC16_nbif_gpu_GFXMSIX_VECT1_MSG_DATA 0x10406
#define mmnbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC0_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC1_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC2_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC3_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC4_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC5_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC6_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC7_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC8_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC9_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC10_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC11_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC12_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC13_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC14_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC15_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmRCC16_nbif_gpu_GFXMSIX_VECT2_MSG_DATA 0x1040A
#define mmnbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC0_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC1_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC2_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC3_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC4_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC5_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC6_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC7_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC8_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC9_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC10_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC11_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC12_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC13_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC14_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC15_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmRCC16_nbif_gpu_GFXMSIX_VECT0_CONTROL 0x10403
#define mmnbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC0_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC1_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC2_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC3_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC4_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC5_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC6_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC7_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC8_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC9_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC10_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC11_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC12_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC13_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC14_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC15_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmRCC16_nbif_gpu_GFXMSIX_VECT1_CONTROL 0x10407
#define mmnbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC0_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC1_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC2_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC3_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC4_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC5_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC6_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC7_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC8_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC9_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC10_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC11_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC12_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC13_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC14_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC15_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmRCC16_nbif_gpu_GFXMSIX_VECT2_CONTROL 0x1040B
#define mmnbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC0_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC1_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC2_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC3_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC4_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC5_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC6_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC7_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC8_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC9_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC10_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC11_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC12_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC13_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC14_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC15_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmRCC16_nbif_gpu_GFXMSIX_PBA 0x10800
#define mmnbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC0_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC1_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC2_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC3_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC4_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC5_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC6_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC7_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC8_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC9_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC10_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC11_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC12_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC13_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC14_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC15_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmRCC16_nbif_gpu_RCC_DOORBELL_APER_EN 0x0DE0
#define mmnbif_gpu_RCC_DOORBELL_APER_EN_alt_1 0x4048DE0
#define mmRCC0_nbif_gpu_RCC_DOORBELL_APER_EN_alt_1 0x4048DE0
#define mmnbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC0_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC1_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC2_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC3_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC4_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC5_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC6_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC7_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC8_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC9_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC10_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC11_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC12_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC13_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC14_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC15_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmRCC16_nbif_gpu_RCC_CONFIG_MEMSIZE 0x0DE3
#define mmnbif_gpu_RCC_CONFIG_MEMSIZE_alt_1 0x4048DE3
#define mmRCC0_nbif_gpu_RCC_CONFIG_MEMSIZE_alt_1 0x4048DE3
#define mmnbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC0_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC1_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC2_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC3_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC4_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC5_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC6_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC7_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC8_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC9_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC10_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC11_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC12_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC13_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC14_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC15_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmRCC16_nbif_gpu_RCC_CONFIG_RESERVED 0x0DE4
#define mmnbif_gpu_RCC_CONFIG_RESERVED_alt_1 0x4048DE4
#define mmRCC0_nbif_gpu_RCC_CONFIG_RESERVED_alt_1 0x4048DE4
#define mmnbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC0_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC1_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC2_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC3_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC4_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC5_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC6_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC7_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC8_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC9_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC10_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC11_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC12_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC13_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC14_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC15_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmRCC16_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER 0x0DE5
#define mmnbif_gpu_RCC_IOV_FUNC_IDENTIFIER_alt_1 0x4048DE5
#define mmRCC0_nbif_gpu_RCC_IOV_FUNC_IDENTIFIER_alt_1 0x4048DE5


// Registers from RCC_DWN block

#define mmnbif_gpu_DN_PCIE_RESERVED 0x0D60
#define mmnbif_gpu_DN_PCIE_RESERVED_alt_1 0x4048D60
#define mmnbif_gpu_DN_PCIE_SCRATCH 0x0D61
#define mmnbif_gpu_DN_PCIE_SCRATCH_alt_1 0x4048D61
#define mmnbif_gpu_DN_PCIE_HW_DEBUG 0x0D62
#define mmnbif_gpu_DN_PCIE_HW_DEBUG_alt_1 0x4048D62
#define mmnbif_gpu_DN_PCIE_CNTL 0x0D63
#define mmnbif_gpu_DN_PCIE_CNTL_alt_1 0x4048D63
#define mmnbif_gpu_DN_PCIE_CONFIG_CNTL 0x0D64
#define mmnbif_gpu_DN_PCIE_CONFIG_CNTL_alt_1 0x4048D64
#define mmnbif_gpu_DN_PCIE_RX_CNTL2 0x0D65
#define mmnbif_gpu_DN_PCIE_RX_CNTL2_alt_1 0x4048D65
#define mmnbif_gpu_DN_PCIE_BUS_CNTL 0x0D66
#define mmnbif_gpu_DN_PCIE_BUS_CNTL_alt_1 0x4048D66
#define mmnbif_gpu_DN_PCIE_CFG_CNTL 0x0D67
#define mmnbif_gpu_DN_PCIE_CFG_CNTL_alt_1 0x4048D67
#define mmnbif_gpu_DN_PCIE_STRAP_F0 0x0D68
#define mmnbif_gpu_DN_PCIE_STRAP_F0_alt_1 0x4048D68
#define mmnbif_gpu_DN_PCIE_STRAP_MISC 0x0D69
#define mmnbif_gpu_DN_PCIE_STRAP_MISC_alt_1 0x4048D69
#define mmnbif_gpu_DN_PCIE_STRAP_MISC2 0x0D6A
#define mmnbif_gpu_DN_PCIE_STRAP_MISC2_alt_1 0x4048D6A


// Registers from RCC_DWNP block

#define mmnbif_gpu_PCIEP_RESERVED 0x0D6C
#define mmnbif_gpu_PCIEP_RESERVED_alt_1 0x4048D6C
#define mmnbif_gpu_PCIEP_SCRATCH 0x0D6D
#define mmnbif_gpu_PCIEP_SCRATCH_alt_1 0x4048D6D
#define mmnbif_gpu_PCIEP_HW_DEBUG 0x0D6E
#define mmnbif_gpu_PCIEP_HW_DEBUG_alt_1 0x4048D6E
#define mmnbif_gpu_PCIE_ERR_CNTL 0x0D6F
#define mmnbif_gpu_PCIE_ERR_CNTL_alt_1 0x4048D6F
#define mmnbif_gpu_PCIE_RX_CNTL 0x0D70
#define mmnbif_gpu_PCIE_RX_CNTL_alt_1 0x4048D70
#define mmnbif_gpu_PCIE_LC_SPEED_CNTL 0x0D71
#define mmnbif_gpu_PCIE_LC_SPEED_CNTL_alt_1 0x4048D71
#define mmnbif_gpu_PCIE_LC_CNTL2 0x0D72
#define mmnbif_gpu_PCIE_LC_CNTL2_alt_1 0x4048D72
#define mmnbif_gpu_PCIEP_STRAP_MISC 0x0D73
#define mmnbif_gpu_PCIEP_STRAP_MISC_alt_1 0x4048D73
#define mmnbif_gpu_LTR_MSG_INFO_FROM_EP 0x0D74
#define mmnbif_gpu_LTR_MSG_INFO_FROM_EP_alt_1 0x4048D74


// Registers from BIF_CFG_SWDS block

#define mmnbif_gpu_VENDOR_ID_swds 0x4040000
#define mmnbif_gpu_DEVICE_ID_swds 0x4040000
#define mmnbif_gpu_COMMAND_swds 0x4040001
#define mmnbif_gpu_STATUS_swds 0x4040001
#define mmnbif_gpu_REVISION_ID_swds 0x4040002
#define mmnbif_gpu_PROG_INTERFACE_swds 0x4040002
#define mmnbif_gpu_SUB_CLASS_swds 0x4040002
#define mmnbif_gpu_BASE_CLASS_swds 0x4040002
#define mmnbif_gpu_CACHE_LINE_swds 0x4040003
#define mmnbif_gpu_LATENCY_swds 0x4040003
#define mmnbif_gpu_HEADER_swds 0x4040003
#define mmnbif_gpu_BIST_swds 0x4040003
#define mmnbif_gpu_BASE_ADDR_1_swds 0x4040004
#define mmnbif_gpu_SUB_BUS_NUMBER_LATENCY_swds 0x4040006
#define mmnbif_gpu_IO_BASE_LIMIT_swds 0x4040007
#define mmnbif_gpu_SECONDARY_STATUS_swds 0x4040007
#define mmnbif_gpu_MEM_BASE_LIMIT_swds 0x4040008
#define mmnbif_gpu_PREF_BASE_LIMIT_swds 0x4040009
#define mmnbif_gpu_PREF_BASE_UPPER_swds 0x404000A
#define mmnbif_gpu_PREF_LIMIT_UPPER_swds 0x404000B
#define mmnbif_gpu_IO_BASE_LIMIT_HI_swds 0x404000C
#define mmnbif_gpu_IRQ_BRIDGE_CNTL_swds 0x404000F
#define mmnbif_gpu_CAP_PTR_swds 0x404000D
#define mmnbif_gpu_INTERRUPT_LINE_swds 0x404000F
#define mmnbif_gpu_INTERRUPT_PIN_swds 0x404000F
#define mmnbif_gpu_PMI_CAP_LIST_swds 0x4040014
#define mmnbif_gpu_PMI_CAP_swds 0x4040014
#define mmnbif_gpu_PMI_STATUS_CNTL_swds 0x4040015
#define mmnbif_gpu_PCIE_CAP_LIST_swds 0x4040016
#define mmnbif_gpu_PCIE_CAP_swds 0x4040016
#define mmnbif_gpu_DEVICE_CAP_swds 0x4040017
#define mmnbif_gpu_DEVICE_CNTL_swds 0x4040018
#define mmnbif_gpu_DEVICE_STATUS_swds 0x4040018
#define mmnbif_gpu_LINK_CAP_swds 0x4040019
#define mmnbif_gpu_LINK_CNTL_swds 0x404001A
#define mmnbif_gpu_LINK_STATUS_swds 0x404001A
#define mmnbif_gpu_SLOT_CAP_swds 0x404001B
#define mmnbif_gpu_SLOT_CNTL_swds 0x404001C
#define mmnbif_gpu_SLOT_STATUS_swds 0x404001C
#define mmnbif_gpu_DEVICE_CAP2_swds 0x404001F
#define mmnbif_gpu_DEVICE_CNTL2_swds 0x4040020
#define mmnbif_gpu_DEVICE_STATUS2_swds 0x4040020
#define mmnbif_gpu_LINK_CAP2_swds 0x4040021
#define mmnbif_gpu_LINK_CNTL2_swds 0x4040022
#define mmnbif_gpu_LINK_STATUS2_swds 0x4040022
#define mmnbif_gpu_SLOT_CAP2_swds 0x4040023
#define mmnbif_gpu_SLOT_CNTL2_swds 0x4040024
#define mmnbif_gpu_SLOT_STATUS2_swds 0x4040024
#define mmnbif_gpu_MSI_CAP_LIST_swds 0x4040028
#define mmnbif_gpu_MSI_MSG_CNTL_swds 0x4040028
#define mmnbif_gpu_MSI_MSG_ADDR_LO_swds 0x4040029
#define mmnbif_gpu_MSI_MSG_ADDR_HI_swds 0x404002A
#define mmnbif_gpu_MSI_MSG_DATA_64_swds 0x404002B
#define mmnbif_gpu_MSI_MSG_DATA_swds 0x404002A
#define mmnbif_gpu_SSID_CAP_LIST_swds 0x4040030
#define mmnbif_gpu_SSID_CAP_swds 0x4040031
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_swds 0x4040040
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_swds 0x4040041
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC1_swds 0x4040042
#define mmnbif_gpu_PCIE_VENDOR_SPECIFIC2_swds 0x4040043
#define mmnbif_gpu_PCIE_VC_ENH_CAP_LIST_swds 0x4040044
#define mmnbif_gpu_PCIE_PORT_VC_CAP_REG1_swds 0x4040045
#define mmnbif_gpu_PCIE_PORT_VC_CAP_REG2_swds 0x4040046
#define mmnbif_gpu_PCIE_PORT_VC_CNTL_swds 0x4040047
#define mmnbif_gpu_PCIE_PORT_VC_STATUS_swds 0x4040047
#define mmnbif_gpu_PCIE_VC0_RESOURCE_CAP_swds 0x4040048
#define mmnbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds 0x4040049
#define mmnbif_gpu_PCIE_VC0_RESOURCE_STATUS_swds 0x404004A
#define mmnbif_gpu_PCIE_VC1_RESOURCE_CAP_swds 0x404004B
#define mmnbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds 0x404004C
#define mmnbif_gpu_PCIE_VC1_RESOURCE_STATUS_swds 0x404004D
#define mmnbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_swds 0x4040050
#define mmnbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_swds 0x4040051
#define mmnbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_swds 0x4040052
#define mmnbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_swds 0x4040054
#define mmnbif_gpu_PCIE_UNCORR_ERR_STATUS_swds 0x4040055
#define mmnbif_gpu_PCIE_UNCORR_ERR_MASK_swds 0x4040056
#define mmnbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds 0x4040057
#define mmnbif_gpu_PCIE_CORR_ERR_STATUS_swds 0x4040058
#define mmnbif_gpu_PCIE_CORR_ERR_MASK_swds 0x4040059
#define mmnbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds 0x404005A
#define mmnbif_gpu_PCIE_HDR_LOG0_swds 0x404005B
#define mmnbif_gpu_PCIE_HDR_LOG1_swds 0x404005C
#define mmnbif_gpu_PCIE_HDR_LOG2_swds 0x404005D
#define mmnbif_gpu_PCIE_HDR_LOG3_swds 0x404005E
#define mmnbif_gpu_PCIE_ROOT_ERR_CMD_swds 0x404005F
#define mmnbif_gpu_PCIE_ROOT_ERR_STATUS_swds 0x4040060
#define mmnbif_gpu_PCIE_ERR_SRC_ID_swds 0x4040061
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG0_swds 0x4040062
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG1_swds 0x4040063
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG2_swds 0x4040064
#define mmnbif_gpu_PCIE_TLP_PREFIX_LOG3_swds 0x4040065
#define mmnbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_swds 0x404009C
#define mmnbif_gpu_PCIE_LINK_CNTL3_swds 0x404009D
#define mmnbif_gpu_PCIE_LANE_ERROR_STATUS_swds 0x404009E
#define mmnbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds 0x404009F
#define mmnbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds 0x404009F
#define mmnbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds 0x40400A0
#define mmnbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds 0x40400A0
#define mmnbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds 0x40400A1
#define mmnbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds 0x40400A1
#define mmnbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds 0x40400A2
#define mmnbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds 0x40400A2
#define mmnbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds 0x40400A3
#define mmnbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds 0x40400A3
#define mmnbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds 0x40400A4
#define mmnbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds 0x40400A4
#define mmnbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds 0x40400A5
#define mmnbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds 0x40400A5
#define mmnbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds 0x40400A6
#define mmnbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds 0x40400A6
#define mmnbif_gpu_PCIE_ACS_ENH_CAP_LIST_swds 0x40400A8
#define mmnbif_gpu_PCIE_ACS_CAP_swds 0x40400A9
#define mmnbif_gpu_PCIE_ACS_CNTL_swds 0x40400A9
#define pcinbif_gpu_VENDOR_ID_swds 0x0000
#define cfgnbif_gpu_VENDOR_ID_swds 0x0000
#define pcinbif_gpu_DEVICE_ID_swds 0x0000
#define cfgnbif_gpu_DEVICE_ID_swds 0x0000
#define pcinbif_gpu_COMMAND_swds 0x0001
#define cfgnbif_gpu_COMMAND_swds 0x0001
#define pcinbif_gpu_STATUS_swds 0x0001
#define cfgnbif_gpu_STATUS_swds 0x0001
#define pcinbif_gpu_REVISION_ID_swds 0x0002
#define cfgnbif_gpu_REVISION_ID_swds 0x0002
#define pcinbif_gpu_PROG_INTERFACE_swds 0x0002
#define cfgnbif_gpu_PROG_INTERFACE_swds 0x0002
#define pcinbif_gpu_SUB_CLASS_swds 0x0002
#define cfgnbif_gpu_SUB_CLASS_swds 0x0002
#define pcinbif_gpu_BASE_CLASS_swds 0x0002
#define cfgnbif_gpu_BASE_CLASS_swds 0x0002
#define pcinbif_gpu_CACHE_LINE_swds 0x0003
#define cfgnbif_gpu_CACHE_LINE_swds 0x0003
#define pcinbif_gpu_LATENCY_swds 0x0003
#define cfgnbif_gpu_LATENCY_swds 0x0003
#define pcinbif_gpu_HEADER_swds 0x0003
#define cfgnbif_gpu_HEADER_swds 0x0003
#define pcinbif_gpu_BIST_swds 0x0003
#define cfgnbif_gpu_BIST_swds 0x0003
#define pcinbif_gpu_BASE_ADDR_1_swds 0x0004
#define cfgnbif_gpu_BASE_ADDR_1_swds 0x0004
#define pcinbif_gpu_SUB_BUS_NUMBER_LATENCY_swds 0x0006
#define cfgnbif_gpu_SUB_BUS_NUMBER_LATENCY_swds 0x0006
#define pcinbif_gpu_IO_BASE_LIMIT_swds 0x0007
#define cfgnbif_gpu_IO_BASE_LIMIT_swds 0x0007
#define pcinbif_gpu_SECONDARY_STATUS_swds 0x0007
#define cfgnbif_gpu_SECONDARY_STATUS_swds 0x0007
#define pcinbif_gpu_MEM_BASE_LIMIT_swds 0x0008
#define cfgnbif_gpu_MEM_BASE_LIMIT_swds 0x0008
#define pcinbif_gpu_PREF_BASE_LIMIT_swds 0x0009
#define cfgnbif_gpu_PREF_BASE_LIMIT_swds 0x0009
#define pcinbif_gpu_PREF_BASE_UPPER_swds 0x000A
#define cfgnbif_gpu_PREF_BASE_UPPER_swds 0x000A
#define pcinbif_gpu_PREF_LIMIT_UPPER_swds 0x000B
#define cfgnbif_gpu_PREF_LIMIT_UPPER_swds 0x000B
#define pcinbif_gpu_IO_BASE_LIMIT_HI_swds 0x000C
#define cfgnbif_gpu_IO_BASE_LIMIT_HI_swds 0x000C
#define pcinbif_gpu_IRQ_BRIDGE_CNTL_swds 0x000F
#define cfgnbif_gpu_IRQ_BRIDGE_CNTL_swds 0x000F
#define pcinbif_gpu_CAP_PTR_swds 0x000D
#define cfgnbif_gpu_CAP_PTR_swds 0x000D
#define pcinbif_gpu_INTERRUPT_LINE_swds 0x000F
#define cfgnbif_gpu_INTERRUPT_LINE_swds 0x000F
#define pcinbif_gpu_INTERRUPT_PIN_swds 0x000F
#define cfgnbif_gpu_INTERRUPT_PIN_swds 0x000F
#define pcinbif_gpu_PMI_CAP_LIST_swds 0x0014
#define cfgnbif_gpu_PMI_CAP_LIST_swds 0x0014
#define pcinbif_gpu_PMI_CAP_swds 0x0014
#define cfgnbif_gpu_PMI_CAP_swds 0x0014
#define pcinbif_gpu_PMI_STATUS_CNTL_swds 0x0015
#define cfgnbif_gpu_PMI_STATUS_CNTL_swds 0x0015
#define pcinbif_gpu_PCIE_CAP_LIST_swds 0x0016
#define cfgnbif_gpu_PCIE_CAP_LIST_swds 0x0016
#define pcinbif_gpu_PCIE_CAP_swds 0x0016
#define cfgnbif_gpu_PCIE_CAP_swds 0x0016
#define pcinbif_gpu_DEVICE_CAP_swds 0x0017
#define cfgnbif_gpu_DEVICE_CAP_swds 0x0017
#define pcinbif_gpu_DEVICE_CNTL_swds 0x0018
#define cfgnbif_gpu_DEVICE_CNTL_swds 0x0018
#define pcinbif_gpu_DEVICE_STATUS_swds 0x0018
#define cfgnbif_gpu_DEVICE_STATUS_swds 0x0018
#define pcinbif_gpu_LINK_CAP_swds 0x0019
#define cfgnbif_gpu_LINK_CAP_swds 0x0019
#define pcinbif_gpu_LINK_CNTL_swds 0x001A
#define cfgnbif_gpu_LINK_CNTL_swds 0x001A
#define pcinbif_gpu_LINK_STATUS_swds 0x001A
#define cfgnbif_gpu_LINK_STATUS_swds 0x001A
#define pcinbif_gpu_SLOT_CAP_swds 0x001B
#define cfgnbif_gpu_SLOT_CAP_swds 0x001B
#define pcinbif_gpu_SLOT_CNTL_swds 0x001C
#define cfgnbif_gpu_SLOT_CNTL_swds 0x001C
#define pcinbif_gpu_SLOT_STATUS_swds 0x001C
#define cfgnbif_gpu_SLOT_STATUS_swds 0x001C
#define pcinbif_gpu_DEVICE_CAP2_swds 0x001F
#define cfgnbif_gpu_DEVICE_CAP2_swds 0x001F
#define pcinbif_gpu_DEVICE_CNTL2_swds 0x0020
#define cfgnbif_gpu_DEVICE_CNTL2_swds 0x0020
#define pcinbif_gpu_DEVICE_STATUS2_swds 0x0020
#define cfgnbif_gpu_DEVICE_STATUS2_swds 0x0020
#define pcinbif_gpu_LINK_CAP2_swds 0x0021
#define cfgnbif_gpu_LINK_CAP2_swds 0x0021
#define pcinbif_gpu_LINK_CNTL2_swds 0x0022
#define cfgnbif_gpu_LINK_CNTL2_swds 0x0022
#define pcinbif_gpu_LINK_STATUS2_swds 0x0022
#define cfgnbif_gpu_LINK_STATUS2_swds 0x0022
#define pcinbif_gpu_SLOT_CAP2_swds 0x0023
#define cfgnbif_gpu_SLOT_CAP2_swds 0x0023
#define pcinbif_gpu_SLOT_CNTL2_swds 0x0024
#define cfgnbif_gpu_SLOT_CNTL2_swds 0x0024
#define pcinbif_gpu_SLOT_STATUS2_swds 0x0024
#define cfgnbif_gpu_SLOT_STATUS2_swds 0x0024
#define pcinbif_gpu_MSI_CAP_LIST_swds 0x0028
#define cfgnbif_gpu_MSI_CAP_LIST_swds 0x0028
#define pcinbif_gpu_MSI_MSG_CNTL_swds 0x0028
#define cfgnbif_gpu_MSI_MSG_CNTL_swds 0x0028
#define pcinbif_gpu_MSI_MSG_ADDR_LO_swds 0x0029
#define cfgnbif_gpu_MSI_MSG_ADDR_LO_swds 0x0029
#define pcinbif_gpu_MSI_MSG_ADDR_HI_swds 0x002A
#define cfgnbif_gpu_MSI_MSG_ADDR_HI_swds 0x002A
#define pcinbif_gpu_MSI_MSG_DATA_64_swds 0x002B
#define cfgnbif_gpu_MSI_MSG_DATA_64_swds 0x002B
#define pcinbif_gpu_MSI_MSG_DATA_swds 0x002A
#define cfgnbif_gpu_MSI_MSG_DATA_swds 0x002A
#define pcinbif_gpu_SSID_CAP_LIST_swds 0x0030
#define cfgnbif_gpu_SSID_CAP_LIST_swds 0x0030
#define pcinbif_gpu_SSID_CAP_swds 0x0031
#define cfgnbif_gpu_SSID_CAP_swds 0x0031
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_swds 0x0040
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_swds 0x0040
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_swds 0x0041
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC_HDR_swds 0x0041
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC1_swds 0x0042
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC1_swds 0x0042
#define pcinbif_gpu_PCIE_VENDOR_SPECIFIC2_swds 0x0043
#define cfgnbif_gpu_PCIE_VENDOR_SPECIFIC2_swds 0x0043
#define pcinbif_gpu_PCIE_VC_ENH_CAP_LIST_swds 0x0044
#define cfgnbif_gpu_PCIE_VC_ENH_CAP_LIST_swds 0x0044
#define pcinbif_gpu_PCIE_PORT_VC_CAP_REG1_swds 0x0045
#define cfgnbif_gpu_PCIE_PORT_VC_CAP_REG1_swds 0x0045
#define pcinbif_gpu_PCIE_PORT_VC_CAP_REG2_swds 0x0046
#define cfgnbif_gpu_PCIE_PORT_VC_CAP_REG2_swds 0x0046
#define pcinbif_gpu_PCIE_PORT_VC_CNTL_swds 0x0047
#define cfgnbif_gpu_PCIE_PORT_VC_CNTL_swds 0x0047
#define pcinbif_gpu_PCIE_PORT_VC_STATUS_swds 0x0047
#define cfgnbif_gpu_PCIE_PORT_VC_STATUS_swds 0x0047
#define pcinbif_gpu_PCIE_VC0_RESOURCE_CAP_swds 0x0048
#define cfgnbif_gpu_PCIE_VC0_RESOURCE_CAP_swds 0x0048
#define pcinbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds 0x0049
#define cfgnbif_gpu_PCIE_VC0_RESOURCE_CNTL_swds 0x0049
#define pcinbif_gpu_PCIE_VC0_RESOURCE_STATUS_swds 0x004A
#define cfgnbif_gpu_PCIE_VC0_RESOURCE_STATUS_swds 0x004A
#define pcinbif_gpu_PCIE_VC1_RESOURCE_CAP_swds 0x004B
#define cfgnbif_gpu_PCIE_VC1_RESOURCE_CAP_swds 0x004B
#define pcinbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds 0x004C
#define cfgnbif_gpu_PCIE_VC1_RESOURCE_CNTL_swds 0x004C
#define pcinbif_gpu_PCIE_VC1_RESOURCE_STATUS_swds 0x004D
#define cfgnbif_gpu_PCIE_VC1_RESOURCE_STATUS_swds 0x004D
#define pcinbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_swds 0x0050
#define cfgnbif_gpu_PCIE_DEV_SERIAL_NUM_ENH_CAP_LIST_swds 0x0050
#define pcinbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_swds 0x0051
#define cfgnbif_gpu_PCIE_DEV_SERIAL_NUM_DW1_swds 0x0051
#define pcinbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_swds 0x0052
#define cfgnbif_gpu_PCIE_DEV_SERIAL_NUM_DW2_swds 0x0052
#define pcinbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_swds 0x0054
#define cfgnbif_gpu_PCIE_ADV_ERR_RPT_ENH_CAP_LIST_swds 0x0054
#define pcinbif_gpu_PCIE_UNCORR_ERR_STATUS_swds 0x0055
#define cfgnbif_gpu_PCIE_UNCORR_ERR_STATUS_swds 0x0055
#define pcinbif_gpu_PCIE_UNCORR_ERR_MASK_swds 0x0056
#define cfgnbif_gpu_PCIE_UNCORR_ERR_MASK_swds 0x0056
#define pcinbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds 0x0057
#define cfgnbif_gpu_PCIE_UNCORR_ERR_SEVERITY_swds 0x0057
#define pcinbif_gpu_PCIE_CORR_ERR_STATUS_swds 0x0058
#define cfgnbif_gpu_PCIE_CORR_ERR_STATUS_swds 0x0058
#define pcinbif_gpu_PCIE_CORR_ERR_MASK_swds 0x0059
#define cfgnbif_gpu_PCIE_CORR_ERR_MASK_swds 0x0059
#define pcinbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds 0x005A
#define cfgnbif_gpu_PCIE_ADV_ERR_CAP_CNTL_swds 0x005A
#define pcinbif_gpu_PCIE_HDR_LOG0_swds 0x005B
#define cfgnbif_gpu_PCIE_HDR_LOG0_swds 0x005B
#define pcinbif_gpu_PCIE_HDR_LOG1_swds 0x005C
#define cfgnbif_gpu_PCIE_HDR_LOG1_swds 0x005C
#define pcinbif_gpu_PCIE_HDR_LOG2_swds 0x005D
#define cfgnbif_gpu_PCIE_HDR_LOG2_swds 0x005D
#define pcinbif_gpu_PCIE_HDR_LOG3_swds 0x005E
#define cfgnbif_gpu_PCIE_HDR_LOG3_swds 0x005E
#define pcinbif_gpu_PCIE_ROOT_ERR_CMD_swds 0x005F
#define cfgnbif_gpu_PCIE_ROOT_ERR_CMD_swds 0x005F
#define pcinbif_gpu_PCIE_ROOT_ERR_STATUS_swds 0x0060
#define cfgnbif_gpu_PCIE_ROOT_ERR_STATUS_swds 0x0060
#define pcinbif_gpu_PCIE_ERR_SRC_ID_swds 0x0061
#define cfgnbif_gpu_PCIE_ERR_SRC_ID_swds 0x0061
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG0_swds 0x0062
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG0_swds 0x0062
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG1_swds 0x0063
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG1_swds 0x0063
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG2_swds 0x0064
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG2_swds 0x0064
#define pcinbif_gpu_PCIE_TLP_PREFIX_LOG3_swds 0x0065
#define cfgnbif_gpu_PCIE_TLP_PREFIX_LOG3_swds 0x0065
#define pcinbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_swds 0x009C
#define cfgnbif_gpu_PCIE_SECONDARY_ENH_CAP_LIST_swds 0x009C
#define pcinbif_gpu_PCIE_LINK_CNTL3_swds 0x009D
#define cfgnbif_gpu_PCIE_LINK_CNTL3_swds 0x009D
#define pcinbif_gpu_PCIE_LANE_ERROR_STATUS_swds 0x009E
#define cfgnbif_gpu_PCIE_LANE_ERROR_STATUS_swds 0x009E
#define pcinbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds 0x009F
#define cfgnbif_gpu_PCIE_LANE_0_EQUALIZATION_CNTL_swds 0x009F
#define pcinbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds 0x009F
#define cfgnbif_gpu_PCIE_LANE_1_EQUALIZATION_CNTL_swds 0x009F
#define pcinbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds 0x00A0
#define cfgnbif_gpu_PCIE_LANE_2_EQUALIZATION_CNTL_swds 0x00A0
#define pcinbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds 0x00A0
#define cfgnbif_gpu_PCIE_LANE_3_EQUALIZATION_CNTL_swds 0x00A0
#define pcinbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds 0x00A1
#define cfgnbif_gpu_PCIE_LANE_4_EQUALIZATION_CNTL_swds 0x00A1
#define pcinbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds 0x00A1
#define cfgnbif_gpu_PCIE_LANE_5_EQUALIZATION_CNTL_swds 0x00A1
#define pcinbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds 0x00A2
#define cfgnbif_gpu_PCIE_LANE_6_EQUALIZATION_CNTL_swds 0x00A2
#define pcinbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds 0x00A2
#define cfgnbif_gpu_PCIE_LANE_7_EQUALIZATION_CNTL_swds 0x00A2
#define pcinbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds 0x00A3
#define cfgnbif_gpu_PCIE_LANE_8_EQUALIZATION_CNTL_swds 0x00A3
#define pcinbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds 0x00A3
#define cfgnbif_gpu_PCIE_LANE_9_EQUALIZATION_CNTL_swds 0x00A3
#define pcinbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds 0x00A4
#define cfgnbif_gpu_PCIE_LANE_10_EQUALIZATION_CNTL_swds 0x00A4
#define pcinbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds 0x00A4
#define cfgnbif_gpu_PCIE_LANE_11_EQUALIZATION_CNTL_swds 0x00A4
#define pcinbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds 0x00A5
#define cfgnbif_gpu_PCIE_LANE_12_EQUALIZATION_CNTL_swds 0x00A5
#define pcinbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds 0x00A5
#define cfgnbif_gpu_PCIE_LANE_13_EQUALIZATION_CNTL_swds 0x00A5
#define pcinbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds 0x00A6
#define cfgnbif_gpu_PCIE_LANE_14_EQUALIZATION_CNTL_swds 0x00A6
#define pcinbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds 0x00A6
#define cfgnbif_gpu_PCIE_LANE_15_EQUALIZATION_CNTL_swds 0x00A6
#define pcinbif_gpu_PCIE_ACS_ENH_CAP_LIST_swds 0x00A8
#define cfgnbif_gpu_PCIE_ACS_ENH_CAP_LIST_swds 0x00A8
#define pcinbif_gpu_PCIE_ACS_CAP_swds 0x00A9
#define cfgnbif_gpu_PCIE_ACS_CAP_swds 0x00A9
#define pcinbif_gpu_PCIE_ACS_CNTL_swds 0x00A9
#define cfgnbif_gpu_PCIE_ACS_CNTL_swds 0x00A9


// Registers from BIF_CFG_RC block


// Registers from RCC_SHADOW_REG block

#define mmnbif_gpu_SHADOW_COMMAND 0x404C001
#define mmnbif_gpu_SHADOW_BASE_ADDR_1 0x404C004
#define mmnbif_gpu_SHADOW_BASE_ADDR_2 0x404C005
#define mmnbif_gpu_SHADOW_SUB_BUS_NUMBER_LATENCY 0x404C006
#define mmnbif_gpu_SHADOW_IO_BASE_LIMIT 0x404C007
#define mmnbif_gpu_SHADOW_MEM_BASE_LIMIT 0x404C008
#define mmnbif_gpu_SHADOW_PREF_BASE_LIMIT 0x404C009
#define mmnbif_gpu_SHADOW_PREF_BASE_UPPER 0x404C00A
#define mmnbif_gpu_SHADOW_PREF_LIMIT_UPPER 0x404C00B
#define mmnbif_gpu_SHADOW_IO_BASE_LIMIT_HI 0x404C00C
#define mmnbif_gpu_SHADOW_IRQ_BRIDGE_CNTL 0x404C00F
#define mmnbif_gpu_SUC_INDEX 0x404C038
#define mmnbif_gpu_SUC_DATA 0x404C039
#define pcinbif_gpu_SHADOW_COMMAND 0x0001
#define cfgnbif_gpu_SHADOW_COMMAND 0x0001
#define pcinbif_gpu_SHADOW_BASE_ADDR_1 0x0004
#define cfgnbif_gpu_SHADOW_BASE_ADDR_1 0x0004
#define pcinbif_gpu_SHADOW_BASE_ADDR_2 0x0005
#define cfgnbif_gpu_SHADOW_BASE_ADDR_2 0x0005
#define pcinbif_gpu_SHADOW_SUB_BUS_NUMBER_LATENCY 0x0006
#define cfgnbif_gpu_SHADOW_SUB_BUS_NUMBER_LATENCY 0x0006
#define pcinbif_gpu_SHADOW_IO_BASE_LIMIT 0x0007
#define cfgnbif_gpu_SHADOW_IO_BASE_LIMIT 0x0007
#define pcinbif_gpu_SHADOW_MEM_BASE_LIMIT 0x0008
#define cfgnbif_gpu_SHADOW_MEM_BASE_LIMIT 0x0008
#define pcinbif_gpu_SHADOW_PREF_BASE_LIMIT 0x0009
#define cfgnbif_gpu_SHADOW_PREF_BASE_LIMIT 0x0009
#define pcinbif_gpu_SHADOW_PREF_BASE_UPPER 0x000A
#define cfgnbif_gpu_SHADOW_PREF_BASE_UPPER 0x000A
#define pcinbif_gpu_SHADOW_PREF_LIMIT_UPPER 0x000B
#define cfgnbif_gpu_SHADOW_PREF_LIMIT_UPPER 0x000B
#define pcinbif_gpu_SHADOW_IO_BASE_LIMIT_HI 0x000C
#define cfgnbif_gpu_SHADOW_IO_BASE_LIMIT_HI 0x000C
#define pcinbif_gpu_SHADOW_IRQ_BRIDGE_CNTL 0x000F
#define cfgnbif_gpu_SHADOW_IRQ_BRIDGE_CNTL 0x000F


// Registers from RCC_EP block

#define mmnbif_gpu_EP_PCIE_SCRATCH 0x0D43
#define mmnbif_gpu_EP_PCIE_SCRATCH_alt_1 0x4048D43
#define mmnbif_gpu_EP_PCIE_HW_DEBUG 0x0D44
#define mmnbif_gpu_EP_PCIE_HW_DEBUG_alt_1 0x4048D44
#define mmnbif_gpu_EP_PCIE_CNTL 0x0D45
#define mmnbif_gpu_EP_PCIE_CNTL_alt_1 0x4048D45
#define mmnbif_gpu_EP_PCIE_INT_CNTL 0x0D46
#define mmnbif_gpu_EP_PCIE_INT_CNTL_alt_1 0x4048D46
#define mmnbif_gpu_EP_PCIE_INT_STATUS 0x0D47
#define mmnbif_gpu_EP_PCIE_INT_STATUS_alt_1 0x4048D47
#define mmnbif_gpu_EP_PCIE_RX_CNTL2 0x0D48
#define mmnbif_gpu_EP_PCIE_RX_CNTL2_alt_1 0x4048D48
#define mmnbif_gpu_EP_PCIE_BUS_CNTL 0x0D49
#define mmnbif_gpu_EP_PCIE_BUS_CNTL_alt_1 0x4048D49
#define mmnbif_gpu_EP_PCIE_CFG_CNTL 0x0D4A
#define mmnbif_gpu_EP_PCIE_CFG_CNTL_alt_1 0x4048D4A
#define mmnbif_gpu_EP_PCIE_OBFF_CNTL 0x0D4B
#define mmnbif_gpu_EP_PCIE_OBFF_CNTL_alt_1 0x4048D4B
#define mmnbif_gpu_EP_PCIE_TX_LTR_CNTL 0x0D4C
#define mmnbif_gpu_EP_PCIE_TX_LTR_CNTL_alt_1 0x4048D4C
#define mmnbif_gpu_EP_PCIE_STRAP_MISC 0x0D4F
#define mmnbif_gpu_EP_PCIE_STRAP_MISC_alt_1 0x4048D4F
#define mmnbif_gpu_EP_PCIE_STRAP_MISC2 0x0D50
#define mmnbif_gpu_EP_PCIE_STRAP_MISC2_alt_1 0x4048D50
#define mmnbif_gpu_EP_PCIE_STRAP_PI 0x0D51
#define mmnbif_gpu_EP_PCIE_STRAP_PI_alt_1 0x4048D51
#define mmnbif_gpu_EP_PCIE_F0_DPA_CAP 0x0D52
#define mmnbif_gpu_EP_PCIE_F0_DPA_CAP_alt_1 0x4048D52
#define mmnbif_gpu_EP_PCIE_F0_DPA_LATENCY_INDICATOR 0x0D53
#define mmnbif_gpu_EP_PCIE_F0_DPA_LATENCY_INDICATOR_alt_1 0x4048D53
#define mmnbif_gpu_EP_PCIE_F0_DPA_CNTL 0x0D53
#define mmnbif_gpu_EP_PCIE_F0_DPA_CNTL_alt_1 0x4048D53
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0 0x0D53
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0_alt_1 0x4048D53
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1 0x0D54
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1_alt_1 0x4048D54
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2 0x0D54
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2_alt_1 0x4048D54
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3 0x0D54
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3_alt_1 0x4048D54
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4 0x0D54
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4_alt_1 0x4048D54
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5 0x0D55
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5_alt_1 0x4048D55
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6 0x0D55
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6_alt_1 0x4048D55
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7 0x0D55
#define mmnbif_gpu_PCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7_alt_1 0x4048D55
#define mmnbif_gpu_EP_PCIE_PME_CONTROL 0x0D55
#define mmnbif_gpu_EP_PCIE_PME_CONTROL_alt_1 0x4048D55
#define mmnbif_gpu_EP_PCIEP_RESERVED 0x0D56
#define mmnbif_gpu_EP_PCIEP_RESERVED_alt_1 0x4048D56
#define mmnbif_gpu_EP_PCIEP_HW_DEBUG 0x0D57
#define mmnbif_gpu_EP_PCIEP_HW_DEBUG_alt_1 0x4048D57
#define mmnbif_gpu_EP_PCIE_TX_CNTL 0x0D58
#define mmnbif_gpu_EP_PCIE_TX_CNTL_alt_1 0x4048D58
#define mmnbif_gpu_EP_PCIE_TX_REQUESTER_ID 0x0D59
#define mmnbif_gpu_EP_PCIE_TX_REQUESTER_ID_alt_1 0x4048D59
#define mmnbif_gpu_EP_PCIE_ERR_CNTL 0x0D5A
#define mmnbif_gpu_EP_PCIE_ERR_CNTL_alt_1 0x4048D5A
#define mmnbif_gpu_EP_PCIE_RX_CNTL 0x0D5B
#define mmnbif_gpu_EP_PCIE_RX_CNTL_alt_1 0x4048D5B
#define mmnbif_gpu_EP_PCIE_LC_SPEED_CNTL 0x0D5C
#define mmnbif_gpu_EP_PCIE_LC_SPEED_CNTL_alt_1 0x4048D5C


// Registers from GDC block

#define mmnbif_gpu_A2S_CNTL_CL0 0x0EB0
#define mmnbif_gpu_A2S_CNTL_CL0_alt_1 0x500EB0
#define mmnbif_gpu_A2S_CNTL_CL1 0x0EB1
#define mmnbif_gpu_A2S_CNTL_CL1_alt_1 0x500EB1
#define mmnbif_gpu_A2S_CNTL_CL2 0x0EB2
#define mmnbif_gpu_A2S_CNTL_CL2_alt_1 0x500EB2
#define mmnbif_gpu_A2S_CNTL_CL3 0x0EB3
#define mmnbif_gpu_A2S_CNTL_CL3_alt_1 0x500EB3
#define mmnbif_gpu_A2S_CNTL_CL4 0x0EB4
#define mmnbif_gpu_A2S_CNTL_CL4_alt_1 0x500EB4
#define mmnbif_gpu_A2S_CNTL_SW0 0x0ED0
#define mmnbif_gpu_A2S_CNTL_SW0_alt_1 0x500ED0
#define mmnbif_gpu_A2S_CNTL_SW1 0x0ED1
#define mmnbif_gpu_A2S_CNTL_SW1_alt_1 0x500ED1
#define mmnbif_gpu_A2S_CNTL_SW2 0x0ED2
#define mmnbif_gpu_A2S_CNTL_SW2_alt_1 0x500ED2
#define mmnbif_gpu_A2S_CNTL2_SEC_CL0 0x0F00
#define mmnbif_gpu_A2S_CNTL2_SEC_CL0_alt_1 0x500F00
#define mmnbif_gpu_A2S_CNTL2_SEC_CL1 0x0F01
#define mmnbif_gpu_A2S_CNTL2_SEC_CL1_alt_1 0x500F01
#define mmnbif_gpu_A2S_CNTL2_SEC_CL2 0x0F02
#define mmnbif_gpu_A2S_CNTL2_SEC_CL2_alt_1 0x500F02
#define mmnbif_gpu_A2S_CNTL2_SEC_CL3 0x0F03
#define mmnbif_gpu_A2S_CNTL2_SEC_CL3_alt_1 0x500F03
#define mmnbif_gpu_A2S_CNTL2_SEC_CL4 0x0F04
#define mmnbif_gpu_A2S_CNTL2_SEC_CL4_alt_1 0x500F04
#define mmnbif_gpu_NGDC_MGCG_CTRL 0x0EE0
#define mmnbif_gpu_NGDC_MGCG_CTRL_alt_1 0x500EE0
#define mmnbif_gpu_A2S_MISC_CNTL 0x0EE1
#define mmnbif_gpu_A2S_MISC_CNTL_alt_1 0x500EE1
#define mmnbif_gpu_NGDC_SDP_PORT_CTRL 0x0EE2
#define mmnbif_gpu_NGDC_SDP_PORT_CTRL_alt_1 0x500EE2
#define mmnbif_gpu_BIF_SDMA0_DOORBELL_RANGE 0x0EF0
#define mmnbif_gpu_BIF_SDMA0_DOORBELL_RANGE_alt_1 0x500EF0
#define mmnbif_gpu_BIF_SDMA1_DOORBELL_RANGE 0x0EF1
#define mmnbif_gpu_BIF_SDMA1_DOORBELL_RANGE_alt_1 0x500EF1
#define mmnbif_gpu_BIF_IH_DOORBELL_RANGE 0x0EF2
#define mmnbif_gpu_BIF_IH_DOORBELL_RANGE_alt_1 0x500EF2
#define mmnbif_gpu_BIF_MMSCH0_DOORBELL_RANGE 0x0EF3
#define mmnbif_gpu_BIF_MMSCH0_DOORBELL_RANGE_alt_1 0x500EF3
#define mmnbif_gpu_S2A_MISC_CNTL 0x0EFF
#define mmnbif_gpu_S2A_MISC_CNTL_alt_1 0x500EFF


// Registers from GDC_RAS block

#define mmnbif_gpu_GDC_RAS_LEAF0_CTRL 0x507E00
#define mmnbif_gpu_GDC_RAS_LEAF1_CTRL 0x507E01
#define mmnbif_gpu_GDC_RAS_LEAF2_CTRL 0x507E02
#define mmnbif_gpu_GDC_RAS_LEAF3_CTRL 0x507E03
#define mmnbif_gpu_GDC_RAS_LEAF4_CTRL 0x507E04
#define mmnbif_gpu_GDC_RAS_LEAF5_CTRL 0x507E05


// Registers from NBIF_SION block

#define mmnbif_gpu_SION_CL0_RdRsp_BurstTarget_REG0 0x507800
#define mmnbif_gpu_SION_CL0_RdRsp_BurstTarget_REG1 0x507801
#define mmnbif_gpu_SION_CL0_RdRsp_TimeSlot_REG0 0x507802
#define mmnbif_gpu_SION_CL0_RdRsp_TimeSlot_REG1 0x507803
#define mmnbif_gpu_SION_CL0_WrRsp_BurstTarget_REG0 0x507804
#define mmnbif_gpu_SION_CL0_WrRsp_BurstTarget_REG1 0x507805
#define mmnbif_gpu_SION_CL0_WrRsp_TimeSlot_REG0 0x507806
#define mmnbif_gpu_SION_CL0_WrRsp_TimeSlot_REG1 0x507807
#define mmnbif_gpu_SION_CL0_Req_BurstTarget_REG0 0x507808
#define mmnbif_gpu_SION_CL0_Req_BurstTarget_REG1 0x507809
#define mmnbif_gpu_SION_CL0_Req_TimeSlot_REG0 0x50780A
#define mmnbif_gpu_SION_CL0_Req_TimeSlot_REG1 0x50780B
#define mmnbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG0 0x50780C
#define mmnbif_gpu_SION_CL0_ReqPoolCredit_Alloc_REG1 0x50780D
#define mmnbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG0 0x50780E
#define mmnbif_gpu_SION_CL0_DataPoolCredit_Alloc_REG1 0x50780F
#define mmnbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG0 0x507810
#define mmnbif_gpu_SION_CL0_RdRspPoolCredit_Alloc_REG1 0x507811
#define mmnbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG0 0x507812
#define mmnbif_gpu_SION_CL0_WrRspPoolCredit_Alloc_REG1 0x507813
#define mmnbif_gpu_SION_CL1_RdRsp_BurstTarget_REG0 0x507814
#define mmnbif_gpu_SION_CL1_RdRsp_BurstTarget_REG1 0x507815
#define mmnbif_gpu_SION_CL1_RdRsp_TimeSlot_REG0 0x507816
#define mmnbif_gpu_SION_CL1_RdRsp_TimeSlot_REG1 0x507817
#define mmnbif_gpu_SION_CL1_WrRsp_BurstTarget_REG0 0x507818
#define mmnbif_gpu_SION_CL1_WrRsp_BurstTarget_REG1 0x507819
#define mmnbif_gpu_SION_CL1_WrRsp_TimeSlot_REG0 0x50781A
#define mmnbif_gpu_SION_CL1_WrRsp_TimeSlot_REG1 0x50781B
#define mmnbif_gpu_SION_CL1_Req_BurstTarget_REG0 0x50781C
#define mmnbif_gpu_SION_CL1_Req_BurstTarget_REG1 0x50781D
#define mmnbif_gpu_SION_CL1_Req_TimeSlot_REG0 0x50781E
#define mmnbif_gpu_SION_CL1_Req_TimeSlot_REG1 0x50781F
#define mmnbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG0 0x507820
#define mmnbif_gpu_SION_CL1_ReqPoolCredit_Alloc_REG1 0x507821
#define mmnbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG0 0x507822
#define mmnbif_gpu_SION_CL1_DataPoolCredit_Alloc_REG1 0x507823
#define mmnbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG0 0x507824
#define mmnbif_gpu_SION_CL1_RdRspPoolCredit_Alloc_REG1 0x507825
#define mmnbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG0 0x507826
#define mmnbif_gpu_SION_CL1_WrRspPoolCredit_Alloc_REG1 0x507827
#define mmnbif_gpu_SION_CL2_RdRsp_BurstTarget_REG0 0x507828
#define mmnbif_gpu_SION_CL2_RdRsp_BurstTarget_REG1 0x507829
#define mmnbif_gpu_SION_CL2_RdRsp_TimeSlot_REG0 0x50782A
#define mmnbif_gpu_SION_CL2_RdRsp_TimeSlot_REG1 0x50782B
#define mmnbif_gpu_SION_CL2_WrRsp_BurstTarget_REG0 0x50782C
#define mmnbif_gpu_SION_CL2_WrRsp_BurstTarget_REG1 0x50782D
#define mmnbif_gpu_SION_CL2_WrRsp_TimeSlot_REG0 0x50782E
#define mmnbif_gpu_SION_CL2_WrRsp_TimeSlot_REG1 0x50782F
#define mmnbif_gpu_SION_CL2_Req_BurstTarget_REG0 0x507830
#define mmnbif_gpu_SION_CL2_Req_BurstTarget_REG1 0x507831
#define mmnbif_gpu_SION_CL2_Req_TimeSlot_REG0 0x507832
#define mmnbif_gpu_SION_CL2_Req_TimeSlot_REG1 0x507833
#define mmnbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG0 0x507834
#define mmnbif_gpu_SION_CL2_ReqPoolCredit_Alloc_REG1 0x507835
#define mmnbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG0 0x507836
#define mmnbif_gpu_SION_CL2_DataPoolCredit_Alloc_REG1 0x507837
#define mmnbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG0 0x507838
#define mmnbif_gpu_SION_CL2_RdRspPoolCredit_Alloc_REG1 0x507839
#define mmnbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG0 0x50783A
#define mmnbif_gpu_SION_CL2_WrRspPoolCredit_Alloc_REG1 0x50783B
#define mmnbif_gpu_SION_CL3_RdRsp_BurstTarget_REG0 0x50783C
#define mmnbif_gpu_SION_CL3_RdRsp_BurstTarget_REG1 0x50783D
#define mmnbif_gpu_SION_CL3_RdRsp_TimeSlot_REG0 0x50783E
#define mmnbif_gpu_SION_CL3_RdRsp_TimeSlot_REG1 0x50783F
#define mmnbif_gpu_SION_CL3_WrRsp_BurstTarget_REG0 0x507840
#define mmnbif_gpu_SION_CL3_WrRsp_BurstTarget_REG1 0x507841
#define mmnbif_gpu_SION_CL3_WrRsp_TimeSlot_REG0 0x507842
#define mmnbif_gpu_SION_CL3_WrRsp_TimeSlot_REG1 0x507843
#define mmnbif_gpu_SION_CL3_Req_BurstTarget_REG0 0x507844
#define mmnbif_gpu_SION_CL3_Req_BurstTarget_REG1 0x507845
#define mmnbif_gpu_SION_CL3_Req_TimeSlot_REG0 0x507846
#define mmnbif_gpu_SION_CL3_Req_TimeSlot_REG1 0x507847
#define mmnbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG0 0x507848
#define mmnbif_gpu_SION_CL3_ReqPoolCredit_Alloc_REG1 0x507849
#define mmnbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG0 0x50784A
#define mmnbif_gpu_SION_CL3_DataPoolCredit_Alloc_REG1 0x50784B
#define mmnbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG0 0x50784C
#define mmnbif_gpu_SION_CL3_RdRspPoolCredit_Alloc_REG1 0x50784D
#define mmnbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG0 0x50784E
#define mmnbif_gpu_SION_CL3_WrRspPoolCredit_Alloc_REG1 0x50784F
#define mmnbif_gpu_SION_CL4_RdRsp_BurstTarget_REG0 0x507850
#define mmnbif_gpu_SION_CL4_RdRsp_BurstTarget_REG1 0x507851
#define mmnbif_gpu_SION_CL4_RdRsp_TimeSlot_REG0 0x507852
#define mmnbif_gpu_SION_CL4_RdRsp_TimeSlot_REG1 0x507853
#define mmnbif_gpu_SION_CL4_WrRsp_BurstTarget_REG0 0x507854
#define mmnbif_gpu_SION_CL4_WrRsp_BurstTarget_REG1 0x507855
#define mmnbif_gpu_SION_CL4_WrRsp_TimeSlot_REG0 0x507856
#define mmnbif_gpu_SION_CL4_WrRsp_TimeSlot_REG1 0x507857
#define mmnbif_gpu_SION_CL4_Req_BurstTarget_REG0 0x507858
#define mmnbif_gpu_SION_CL4_Req_BurstTarget_REG1 0x507859
#define mmnbif_gpu_SION_CL4_Req_TimeSlot_REG0 0x50785A
#define mmnbif_gpu_SION_CL4_Req_TimeSlot_REG1 0x50785B
#define mmnbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG0 0x50785C
#define mmnbif_gpu_SION_CL4_ReqPoolCredit_Alloc_REG1 0x50785D
#define mmnbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG0 0x50785E
#define mmnbif_gpu_SION_CL4_DataPoolCredit_Alloc_REG1 0x50785F
#define mmnbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG0 0x507860
#define mmnbif_gpu_SION_CL4_RdRspPoolCredit_Alloc_REG1 0x507861
#define mmnbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG0 0x507862
#define mmnbif_gpu_SION_CL4_WrRspPoolCredit_Alloc_REG1 0x507863
#define mmnbif_gpu_SION_CL5_RdRsp_BurstTarget_REG0 0x507864
#define mmnbif_gpu_SION_CL5_RdRsp_BurstTarget_REG1 0x507865
#define mmnbif_gpu_SION_CL5_RdRsp_TimeSlot_REG0 0x507866
#define mmnbif_gpu_SION_CL5_RdRsp_TimeSlot_REG1 0x507867
#define mmnbif_gpu_SION_CL5_WrRsp_BurstTarget_REG0 0x507868
#define mmnbif_gpu_SION_CL5_WrRsp_BurstTarget_REG1 0x507869
#define mmnbif_gpu_SION_CL5_WrRsp_TimeSlot_REG0 0x50786A
#define mmnbif_gpu_SION_CL5_WrRsp_TimeSlot_REG1 0x50786B
#define mmnbif_gpu_SION_CL5_Req_BurstTarget_REG0 0x50786C
#define mmnbif_gpu_SION_CL5_Req_BurstTarget_REG1 0x50786D
#define mmnbif_gpu_SION_CL5_Req_TimeSlot_REG0 0x50786E
#define mmnbif_gpu_SION_CL5_Req_TimeSlot_REG1 0x50786F
#define mmnbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG0 0x507870
#define mmnbif_gpu_SION_CL5_ReqPoolCredit_Alloc_REG1 0x507871
#define mmnbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG0 0x507872
#define mmnbif_gpu_SION_CL5_DataPoolCredit_Alloc_REG1 0x507873
#define mmnbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG0 0x507874
#define mmnbif_gpu_SION_CL5_RdRspPoolCredit_Alloc_REG1 0x507875
#define mmnbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG0 0x507876
#define mmnbif_gpu_SION_CL5_WrRspPoolCredit_Alloc_REG1 0x507877
#define mmnbif_gpu_SION_CNTL_REG0 0x507878
#define mmnbif_gpu_SION_CNTL_REG1 0x507879


// Registers from RCC_STRAP block

#define mmnbif_gpu_RCC_BIF_STRAP0 0x0D20
#define mmnbif_gpu_RCC_BIF_STRAP0_alt_1 0x4048D20
#define mmnbif_gpu_RCC_BIF_STRAP0_alt_2 0x404C500
#define mmnbif_gpu_RCC_BIF_STRAP1 0x0D21
#define mmnbif_gpu_RCC_BIF_STRAP1_alt_1 0x4048D21
#define mmnbif_gpu_RCC_BIF_STRAP1_alt_2 0x404C501
#define mmnbif_gpu_RCC_BIF_STRAP2 0x0D22
#define mmnbif_gpu_RCC_BIF_STRAP2_alt_1 0x4048D22
#define mmnbif_gpu_RCC_BIF_STRAP2_alt_2 0x404C502
#define mmnbif_gpu_RCC_BIF_STRAP3 0x0D23
#define mmnbif_gpu_RCC_BIF_STRAP3_alt_1 0x4048D23
#define mmnbif_gpu_RCC_BIF_STRAP3_alt_2 0x404C503
#define mmnbif_gpu_RCC_BIF_STRAP4 0x0D24
#define mmnbif_gpu_RCC_BIF_STRAP4_alt_1 0x4048D24
#define mmnbif_gpu_RCC_BIF_STRAP4_alt_2 0x404C504
#define mmnbif_gpu_RCC_BIF_STRAP5 0x0D25
#define mmnbif_gpu_RCC_BIF_STRAP5_alt_1 0x4048D25
#define mmnbif_gpu_RCC_BIF_STRAP5_alt_2 0x404C505
#define mmnbif_gpu_RCC_BIF_STRAP6 0x0D26
#define mmnbif_gpu_RCC_BIF_STRAP6_alt_1 0x4048D26
#define mmnbif_gpu_RCC_BIF_STRAP6_alt_2 0x404C506
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP0 0x0D27
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP0_alt_1 0x4048D27
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP0_alt_2 0x404C400
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP1 0x0D28
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP1_alt_1 0x4048D28
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP1_alt_2 0x404C401
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP2 0x0D29
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP2_alt_1 0x4048D29
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP2_alt_2 0x404C402
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP3 0x0D2A
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP3_alt_1 0x4048D2A
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP3_alt_2 0x404C403
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP4 0x0D2B
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP4_alt_1 0x4048D2B
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP4_alt_2 0x404C404
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP5 0x0D2C
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP5_alt_1 0x4048D2C
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP5_alt_2 0x404C405
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP6 0x0D2D
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP6_alt_1 0x4048D2D
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP6_alt_2 0x404C406
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP7 0x0D2E
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP7_alt_1 0x4048D2E
#define mmnbif_gpu_RCC_DEV0_PORT_STRAP7_alt_2 0x404C407
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP0 0x0D2F
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP0_alt_1 0x4048D2F
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP0_alt_2 0x404D000
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP1 0x0D30
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP1_alt_1 0x4048D30
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP1_alt_2 0x404D001
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP13 0x0D31
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP13_alt_1 0x4048D31
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP13_alt_2 0x404D00D
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP2 0x0D32
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP2_alt_1 0x4048D32
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP2_alt_2 0x404D002
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP3 0x0D33
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP3_alt_1 0x4048D33
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP3_alt_2 0x404D003
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP4 0x0D34
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP4_alt_1 0x4048D34
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP4_alt_2 0x404D004
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP5 0x0D35
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP5_alt_1 0x4048D35
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP5_alt_2 0x404D005
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP8 0x0D36
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP8_alt_1 0x4048D36
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP8_alt_2 0x404D008
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP9 0x0D37
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP9_alt_1 0x4048D37
#define mmnbif_gpu_RCC_DEV0_EPF0_STRAP9_alt_2 0x404D009
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP0 0x0D38
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP0_alt_1 0x4048D38
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP0_alt_2 0x404D080
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP10 0x0D39
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP10_alt_1 0x4048D39
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP10_alt_2 0x404D08A
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP11 0x0D3A
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP11_alt_1 0x4048D3A
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP11_alt_2 0x404D08B
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP12 0x0D3B
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP12_alt_1 0x4048D3B
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP12_alt_2 0x404D08C
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP13 0x0D3C
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP13_alt_1 0x4048D3C
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP13_alt_2 0x404D08D
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP2 0x0D3D
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP2_alt_1 0x4048D3D
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP2_alt_2 0x404D082
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP3 0x0D3E
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP3_alt_1 0x4048D3E
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP3_alt_2 0x404D083
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP4 0x0D3F
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP4_alt_1 0x4048D3F
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP4_alt_2 0x404D084
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP5 0x0D40
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP5_alt_1 0x4048D40
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP5_alt_2 0x404D085
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP6 0x0D41
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP6_alt_1 0x4048D41
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP6_alt_2 0x404D086
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP7 0x0D42
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP7_alt_1 0x4048D42
#define mmnbif_gpu_RCC_DEV0_EPF1_STRAP7_alt_2 0x404D087
#define mmnbif_gpu_RCC_DEV1_PORT_STRAP0 0x404C480
#define mmnbif_gpu_RCC_DEV1_PORT_STRAP1 0x404C481
#define mmnbif_gpu_RCC_DEV1_PORT_STRAP2 0x404C482
#define mmnbif_gpu_RCC_DEV1_PORT_STRAP3 0x404C483
#define mmnbif_gpu_RCC_DEV1_PORT_STRAP4 0x404C484
#define mmnbif_gpu_RCC_DEV1_PORT_STRAP5 0x404C485
#define mmnbif_gpu_RCC_DEV1_PORT_STRAP6 0x404C486
#define mmnbif_gpu_RCC_DEV1_PORT_STRAP7 0x404C487
#define mmnbif_gpu_RCC_DEV0_EPF2_STRAP0 0x404D100
#define mmnbif_gpu_RCC_DEV0_EPF2_STRAP13 0x404D10D
#define mmnbif_gpu_RCC_DEV0_EPF2_STRAP2 0x404D102
#define mmnbif_gpu_RCC_DEV0_EPF2_STRAP3 0x404D103
#define mmnbif_gpu_RCC_DEV0_EPF2_STRAP4 0x404D104
#define mmnbif_gpu_RCC_DEV0_EPF2_STRAP5 0x404D105
#define mmnbif_gpu_RCC_DEV0_EPF2_STRAP6 0x404D106
#define mmnbif_gpu_RCC_DEV0_EPF3_STRAP0 0x404D180
#define mmnbif_gpu_RCC_DEV0_EPF3_STRAP13 0x404D18D
#define mmnbif_gpu_RCC_DEV0_EPF3_STRAP2 0x404D182
#define mmnbif_gpu_RCC_DEV0_EPF3_STRAP3 0x404D183
#define mmnbif_gpu_RCC_DEV0_EPF3_STRAP4 0x404D184
#define mmnbif_gpu_RCC_DEV0_EPF3_STRAP5 0x404D185
#define mmnbif_gpu_RCC_DEV0_EPF3_STRAP6 0x404D186
#define mmnbif_gpu_RCC_DEV0_EPF4_STRAP0 0x404D200
#define mmnbif_gpu_RCC_DEV0_EPF4_STRAP13 0x404D20D
#define mmnbif_gpu_RCC_DEV0_EPF4_STRAP2 0x404D202
#define mmnbif_gpu_RCC_DEV0_EPF4_STRAP3 0x404D203
#define mmnbif_gpu_RCC_DEV0_EPF4_STRAP4 0x404D204
#define mmnbif_gpu_RCC_DEV0_EPF4_STRAP5 0x404D205
#define mmnbif_gpu_RCC_DEV0_EPF4_STRAP6 0x404D206
#define mmnbif_gpu_RCC_DEV0_EPF5_STRAP0 0x404D280
#define mmnbif_gpu_RCC_DEV0_EPF5_STRAP13 0x404D28D
#define mmnbif_gpu_RCC_DEV0_EPF5_STRAP2 0x404D282
#define mmnbif_gpu_RCC_DEV0_EPF5_STRAP3 0x404D283
#define mmnbif_gpu_RCC_DEV0_EPF5_STRAP4 0x404D284
#define mmnbif_gpu_RCC_DEV0_EPF5_STRAP5 0x404D285
#define mmnbif_gpu_RCC_DEV0_EPF5_STRAP6 0x404D286
#define mmnbif_gpu_RCC_DEV0_EPF6_STRAP0 0x404D300
#define mmnbif_gpu_RCC_DEV0_EPF6_STRAP13 0x404D30D
#define mmnbif_gpu_RCC_DEV0_EPF6_STRAP2 0x404D302
#define mmnbif_gpu_RCC_DEV0_EPF6_STRAP3 0x404D303
#define mmnbif_gpu_RCC_DEV0_EPF6_STRAP4 0x404D304
#define mmnbif_gpu_RCC_DEV0_EPF6_STRAP5 0x404D305
#define mmnbif_gpu_RCC_DEV0_EPF6_STRAP6 0x404D306
#define mmnbif_gpu_RCC_DEV0_EPF7_STRAP0 0x404D380
#define mmnbif_gpu_RCC_DEV0_EPF7_STRAP13 0x404D38D
#define mmnbif_gpu_RCC_DEV0_EPF7_STRAP2 0x404D382
#define mmnbif_gpu_RCC_DEV0_EPF7_STRAP3 0x404D383
#define mmnbif_gpu_RCC_DEV0_EPF7_STRAP4 0x404D384
#define mmnbif_gpu_RCC_DEV0_EPF7_STRAP5 0x404D385
#define mmnbif_gpu_RCC_DEV0_EPF7_STRAP6 0x404D386
#define mmnbif_gpu_RCC_DEV1_EPF0_STRAP0 0x404D400
#define mmnbif_gpu_RCC_DEV1_EPF0_STRAP13 0x404D40D
#define mmnbif_gpu_RCC_DEV1_EPF0_STRAP2 0x404D402
#define mmnbif_gpu_RCC_DEV1_EPF0_STRAP3 0x404D403
#define mmnbif_gpu_RCC_DEV1_EPF0_STRAP4 0x404D404
#define mmnbif_gpu_RCC_DEV1_EPF0_STRAP5 0x404D405
#define mmnbif_gpu_RCC_DEV1_EPF0_STRAP6 0x404D406
#define mmnbif_gpu_RCC_DEV1_EPF1_STRAP0 0x404D480
#define mmnbif_gpu_RCC_DEV1_EPF1_STRAP13 0x404D48D
#define mmnbif_gpu_RCC_DEV1_EPF1_STRAP2 0x404D482
#define mmnbif_gpu_RCC_DEV1_EPF1_STRAP3 0x404D483
#define mmnbif_gpu_RCC_DEV1_EPF1_STRAP4 0x404D484
#define mmnbif_gpu_RCC_DEV1_EPF1_STRAP5 0x404D485
#define mmnbif_gpu_RCC_DEV1_EPF1_STRAP6 0x404D486
#define mmnbif_gpu_RCC_DEV1_EPF2_STRAP0 0x404D500
#define mmnbif_gpu_RCC_DEV1_EPF2_STRAP13 0x404D50D
#define mmnbif_gpu_RCC_DEV1_EPF2_STRAP2 0x404D502
#define mmnbif_gpu_RCC_DEV1_EPF2_STRAP3 0x404D503
#define mmnbif_gpu_RCC_DEV1_EPF2_STRAP4 0x404D504
#define mmnbif_gpu_RCC_DEV1_EPF2_STRAP5 0x404D505
#define mmnbif_gpu_RCC_DEV1_EPF2_STRAP6 0x404D506


// Registers from GDC_RST block

#define mmnbif_gpu_SHUB_PF_FLR_RST 0x507C00
#define mmnbif_gpu_SHUB_GFX_DRV_MODE1_RST 0x507C01
#define mmnbif_gpu_SHUB_LINK_RESET 0x507C02
#define mmnbif_gpu_SHUB_PF0_VF_FLR_RST 0x507C08
#define mmnbif_gpu_SHUB_HARD_RST_CTRL 0x507C10
#define mmnbif_gpu_SHUB_SOFT_RST_CTRL 0x507C11
#define mmnbif_gpu_SHUB_SDP_PORT_RST 0x507C12


// Registers from PCIEMSIX block

#define mmnbif_gpu_PCIEMSIX_VECT0_ADDR_LO 0x405C000
#define mmnbif_gpu_PCIEMSIX_VECT1_ADDR_LO 0x405C004
#define mmnbif_gpu_PCIEMSIX_VECT2_ADDR_LO 0x405C008
#define mmnbif_gpu_PCIEMSIX_VECT3_ADDR_LO 0x405C00C
#define mmnbif_gpu_PCIEMSIX_VECT4_ADDR_LO 0x405C010
#define mmnbif_gpu_PCIEMSIX_VECT5_ADDR_LO 0x405C014
#define mmnbif_gpu_PCIEMSIX_VECT6_ADDR_LO 0x405C018
#define mmnbif_gpu_PCIEMSIX_VECT7_ADDR_LO 0x405C01C
#define mmnbif_gpu_PCIEMSIX_VECT8_ADDR_LO 0x405C020
#define mmnbif_gpu_PCIEMSIX_VECT9_ADDR_LO 0x405C024
#define mmnbif_gpu_PCIEMSIX_VECT10_ADDR_LO 0x405C028
#define mmnbif_gpu_PCIEMSIX_VECT11_ADDR_LO 0x405C02C
#define mmnbif_gpu_PCIEMSIX_VECT12_ADDR_LO 0x405C030
#define mmnbif_gpu_PCIEMSIX_VECT13_ADDR_LO 0x405C034
#define mmnbif_gpu_PCIEMSIX_VECT14_ADDR_LO 0x405C038
#define mmnbif_gpu_PCIEMSIX_VECT15_ADDR_LO 0x405C03C
#define mmnbif_gpu_PCIEMSIX_VECT16_ADDR_LO 0x405C040
#define mmnbif_gpu_PCIEMSIX_VECT17_ADDR_LO 0x405C044
#define mmnbif_gpu_PCIEMSIX_VECT18_ADDR_LO 0x405C048
#define mmnbif_gpu_PCIEMSIX_VECT19_ADDR_LO 0x405C04C
#define mmnbif_gpu_PCIEMSIX_VECT20_ADDR_LO 0x405C050
#define mmnbif_gpu_PCIEMSIX_VECT21_ADDR_LO 0x405C054
#define mmnbif_gpu_PCIEMSIX_VECT22_ADDR_LO 0x405C058
#define mmnbif_gpu_PCIEMSIX_VECT23_ADDR_LO 0x405C05C
#define mmnbif_gpu_PCIEMSIX_VECT24_ADDR_LO 0x405C060
#define mmnbif_gpu_PCIEMSIX_VECT25_ADDR_LO 0x405C064
#define mmnbif_gpu_PCIEMSIX_VECT26_ADDR_LO 0x405C068
#define mmnbif_gpu_PCIEMSIX_VECT27_ADDR_LO 0x405C06C
#define mmnbif_gpu_PCIEMSIX_VECT28_ADDR_LO 0x405C070
#define mmnbif_gpu_PCIEMSIX_VECT29_ADDR_LO 0x405C074
#define mmnbif_gpu_PCIEMSIX_VECT30_ADDR_LO 0x405C078
#define mmnbif_gpu_PCIEMSIX_VECT31_ADDR_LO 0x405C07C
#define mmnbif_gpu_PCIEMSIX_VECT0_ADDR_HI 0x405C001
#define mmnbif_gpu_PCIEMSIX_VECT1_ADDR_HI 0x405C005
#define mmnbif_gpu_PCIEMSIX_VECT2_ADDR_HI 0x405C009
#define mmnbif_gpu_PCIEMSIX_VECT3_ADDR_HI 0x405C00D
#define mmnbif_gpu_PCIEMSIX_VECT4_ADDR_HI 0x405C011
#define mmnbif_gpu_PCIEMSIX_VECT5_ADDR_HI 0x405C015
#define mmnbif_gpu_PCIEMSIX_VECT6_ADDR_HI 0x405C019
#define mmnbif_gpu_PCIEMSIX_VECT7_ADDR_HI 0x405C01D
#define mmnbif_gpu_PCIEMSIX_VECT8_ADDR_HI 0x405C021
#define mmnbif_gpu_PCIEMSIX_VECT9_ADDR_HI 0x405C025
#define mmnbif_gpu_PCIEMSIX_VECT10_ADDR_HI 0x405C029
#define mmnbif_gpu_PCIEMSIX_VECT11_ADDR_HI 0x405C02D
#define mmnbif_gpu_PCIEMSIX_VECT12_ADDR_HI 0x405C031
#define mmnbif_gpu_PCIEMSIX_VECT13_ADDR_HI 0x405C035
#define mmnbif_gpu_PCIEMSIX_VECT14_ADDR_HI 0x405C039
#define mmnbif_gpu_PCIEMSIX_VECT15_ADDR_HI 0x405C03D
#define mmnbif_gpu_PCIEMSIX_VECT16_ADDR_HI 0x405C041
#define mmnbif_gpu_PCIEMSIX_VECT17_ADDR_HI 0x405C045
#define mmnbif_gpu_PCIEMSIX_VECT18_ADDR_HI 0x405C049
#define mmnbif_gpu_PCIEMSIX_VECT19_ADDR_HI 0x405C04D
#define mmnbif_gpu_PCIEMSIX_VECT20_ADDR_HI 0x405C051
#define mmnbif_gpu_PCIEMSIX_VECT21_ADDR_HI 0x405C055
#define mmnbif_gpu_PCIEMSIX_VECT22_ADDR_HI 0x405C059
#define mmnbif_gpu_PCIEMSIX_VECT23_ADDR_HI 0x405C05D
#define mmnbif_gpu_PCIEMSIX_VECT24_ADDR_HI 0x405C061
#define mmnbif_gpu_PCIEMSIX_VECT25_ADDR_HI 0x405C065
#define mmnbif_gpu_PCIEMSIX_VECT26_ADDR_HI 0x405C069
#define mmnbif_gpu_PCIEMSIX_VECT27_ADDR_HI 0x405C06D
#define mmnbif_gpu_PCIEMSIX_VECT28_ADDR_HI 0x405C071
#define mmnbif_gpu_PCIEMSIX_VECT29_ADDR_HI 0x405C075
#define mmnbif_gpu_PCIEMSIX_VECT30_ADDR_HI 0x405C079
#define mmnbif_gpu_PCIEMSIX_VECT31_ADDR_HI 0x405C07D
#define mmnbif_gpu_PCIEMSIX_VECT0_MSG_DATA 0x405C002
#define mmnbif_gpu_PCIEMSIX_VECT1_MSG_DATA 0x405C006
#define mmnbif_gpu_PCIEMSIX_VECT2_MSG_DATA 0x405C00A
#define mmnbif_gpu_PCIEMSIX_VECT3_MSG_DATA 0x405C00E
#define mmnbif_gpu_PCIEMSIX_VECT4_MSG_DATA 0x405C012
#define mmnbif_gpu_PCIEMSIX_VECT5_MSG_DATA 0x405C016
#define mmnbif_gpu_PCIEMSIX_VECT6_MSG_DATA 0x405C01A
#define mmnbif_gpu_PCIEMSIX_VECT7_MSG_DATA 0x405C01E
#define mmnbif_gpu_PCIEMSIX_VECT8_MSG_DATA 0x405C022
#define mmnbif_gpu_PCIEMSIX_VECT9_MSG_DATA 0x405C026
#define mmnbif_gpu_PCIEMSIX_VECT10_MSG_DATA 0x405C02A
#define mmnbif_gpu_PCIEMSIX_VECT11_MSG_DATA 0x405C02E
#define mmnbif_gpu_PCIEMSIX_VECT12_MSG_DATA 0x405C032
#define mmnbif_gpu_PCIEMSIX_VECT13_MSG_DATA 0x405C036
#define mmnbif_gpu_PCIEMSIX_VECT14_MSG_DATA 0x405C03A
#define mmnbif_gpu_PCIEMSIX_VECT15_MSG_DATA 0x405C03E
#define mmnbif_gpu_PCIEMSIX_VECT16_MSG_DATA 0x405C042
#define mmnbif_gpu_PCIEMSIX_VECT17_MSG_DATA 0x405C046
#define mmnbif_gpu_PCIEMSIX_VECT18_MSG_DATA 0x405C04A
#define mmnbif_gpu_PCIEMSIX_VECT19_MSG_DATA 0x405C04E
#define mmnbif_gpu_PCIEMSIX_VECT20_MSG_DATA 0x405C052
#define mmnbif_gpu_PCIEMSIX_VECT21_MSG_DATA 0x405C056
#define mmnbif_gpu_PCIEMSIX_VECT22_MSG_DATA 0x405C05A
#define mmnbif_gpu_PCIEMSIX_VECT23_MSG_DATA 0x405C05E
#define mmnbif_gpu_PCIEMSIX_VECT24_MSG_DATA 0x405C062
#define mmnbif_gpu_PCIEMSIX_VECT25_MSG_DATA 0x405C066
#define mmnbif_gpu_PCIEMSIX_VECT26_MSG_DATA 0x405C06A
#define mmnbif_gpu_PCIEMSIX_VECT27_MSG_DATA 0x405C06E
#define mmnbif_gpu_PCIEMSIX_VECT28_MSG_DATA 0x405C072
#define mmnbif_gpu_PCIEMSIX_VECT29_MSG_DATA 0x405C076
#define mmnbif_gpu_PCIEMSIX_VECT30_MSG_DATA 0x405C07A
#define mmnbif_gpu_PCIEMSIX_VECT31_MSG_DATA 0x405C07E
#define mmnbif_gpu_PCIEMSIX_VECT0_CONTROL 0x405C003
#define mmnbif_gpu_PCIEMSIX_VECT1_CONTROL 0x405C007
#define mmnbif_gpu_PCIEMSIX_VECT2_CONTROL 0x405C00B
#define mmnbif_gpu_PCIEMSIX_VECT3_CONTROL 0x405C00F
#define mmnbif_gpu_PCIEMSIX_VECT4_CONTROL 0x405C013
#define mmnbif_gpu_PCIEMSIX_VECT5_CONTROL 0x405C017
#define mmnbif_gpu_PCIEMSIX_VECT6_CONTROL 0x405C01B
#define mmnbif_gpu_PCIEMSIX_VECT7_CONTROL 0x405C01F
#define mmnbif_gpu_PCIEMSIX_VECT8_CONTROL 0x405C023
#define mmnbif_gpu_PCIEMSIX_VECT9_CONTROL 0x405C027
#define mmnbif_gpu_PCIEMSIX_VECT10_CONTROL 0x405C02B
#define mmnbif_gpu_PCIEMSIX_VECT11_CONTROL 0x405C02F
#define mmnbif_gpu_PCIEMSIX_VECT12_CONTROL 0x405C033
#define mmnbif_gpu_PCIEMSIX_VECT13_CONTROL 0x405C037
#define mmnbif_gpu_PCIEMSIX_VECT14_CONTROL 0x405C03B
#define mmnbif_gpu_PCIEMSIX_VECT15_CONTROL 0x405C03F
#define mmnbif_gpu_PCIEMSIX_VECT16_CONTROL 0x405C043
#define mmnbif_gpu_PCIEMSIX_VECT17_CONTROL 0x405C047
#define mmnbif_gpu_PCIEMSIX_VECT18_CONTROL 0x405C04B
#define mmnbif_gpu_PCIEMSIX_VECT19_CONTROL 0x405C04F
#define mmnbif_gpu_PCIEMSIX_VECT20_CONTROL 0x405C053
#define mmnbif_gpu_PCIEMSIX_VECT21_CONTROL 0x405C057
#define mmnbif_gpu_PCIEMSIX_VECT22_CONTROL 0x405C05B
#define mmnbif_gpu_PCIEMSIX_VECT23_CONTROL 0x405C05F
#define mmnbif_gpu_PCIEMSIX_VECT24_CONTROL 0x405C063
#define mmnbif_gpu_PCIEMSIX_VECT25_CONTROL 0x405C067
#define mmnbif_gpu_PCIEMSIX_VECT26_CONTROL 0x405C06B
#define mmnbif_gpu_PCIEMSIX_VECT27_CONTROL 0x405C06F
#define mmnbif_gpu_PCIEMSIX_VECT28_CONTROL 0x405C073
#define mmnbif_gpu_PCIEMSIX_VECT29_CONTROL 0x405C077
#define mmnbif_gpu_PCIEMSIX_VECT30_CONTROL 0x405C07B
#define mmnbif_gpu_PCIEMSIX_VECT31_CONTROL 0x405C07F
#define mmnbif_gpu_PCIEMSIX_PBA 0x405C400


// Registers from RCC_PFC block

#define mmnbif_gpu_RCC_PFC_LTR_CNTL 0x404D040
#define mmRCC_PFC0_nbif_gpu_RCC_PFC_LTR_CNTL 0x404D040
#define mmRCC_PFC1_nbif_gpu_RCC_PFC_LTR_CNTL 0x404D0C0
#define mmnbif_gpu_RCC_PFC_PME_RESTORE 0x404D041
#define mmRCC_PFC0_nbif_gpu_RCC_PFC_PME_RESTORE 0x404D041
#define mmRCC_PFC1_nbif_gpu_RCC_PFC_PME_RESTORE 0x404D0C1
#define mmnbif_gpu_RCC_PFC_STICKY_RESTORE_0 0x404D042
#define mmRCC_PFC0_nbif_gpu_RCC_PFC_STICKY_RESTORE_0 0x404D042
#define mmRCC_PFC1_nbif_gpu_RCC_PFC_STICKY_RESTORE_0 0x404D0C2
#define mmnbif_gpu_RCC_PFC_STICKY_RESTORE_1 0x404D043
#define mmRCC_PFC0_nbif_gpu_RCC_PFC_STICKY_RESTORE_1 0x404D043
#define mmRCC_PFC1_nbif_gpu_RCC_PFC_STICKY_RESTORE_1 0x404D0C3
#define mmnbif_gpu_RCC_PFC_STICKY_RESTORE_2 0x404D044
#define mmRCC_PFC0_nbif_gpu_RCC_PFC_STICKY_RESTORE_2 0x404D044
#define mmRCC_PFC1_nbif_gpu_RCC_PFC_STICKY_RESTORE_2 0x404D0C4
#define mmnbif_gpu_RCC_PFC_STICKY_RESTORE_3 0x404D045
#define mmRCC_PFC0_nbif_gpu_RCC_PFC_STICKY_RESTORE_3 0x404D045
#define mmRCC_PFC1_nbif_gpu_RCC_PFC_STICKY_RESTORE_3 0x404D0C5
#define mmnbif_gpu_RCC_PFC_STICKY_RESTORE_4 0x404D046
#define mmRCC_PFC0_nbif_gpu_RCC_PFC_STICKY_RESTORE_4 0x404D046
#define mmRCC_PFC1_nbif_gpu_RCC_PFC_STICKY_RESTORE_4 0x404D0C6
#define mmnbif_gpu_RCC_PFC_STICKY_RESTORE_5 0x404D047
#define mmRCC_PFC0_nbif_gpu_RCC_PFC_STICKY_RESTORE_5 0x404D047
#define mmRCC_PFC1_nbif_gpu_RCC_PFC_STICKY_RESTORE_5 0x404D0C7
#define mmnbif_gpu_RCC_PFC_AUXPWR_CNTL 0x404D048
#define mmRCC_PFC0_nbif_gpu_RCC_PFC_AUXPWR_CNTL 0x404D048
#define mmRCC_PFC1_nbif_gpu_RCC_PFC_AUXPWR_CNTL 0x404D0C8


// Registers from IH block

#define mmIH_VMID_0_LUT 0x10A0
#define mmIH_VMID_1_LUT 0x10A1
#define mmIH_VMID_2_LUT 0x10A2
#define mmIH_VMID_3_LUT 0x10A3
#define mmIH_VMID_4_LUT 0x10A4
#define mmIH_VMID_5_LUT 0x10A5
#define mmIH_VMID_6_LUT 0x10A6
#define mmIH_VMID_7_LUT 0x10A7
#define mmIH_VMID_8_LUT 0x10A8
#define mmIH_VMID_9_LUT 0x10A9
#define mmIH_VMID_10_LUT 0x10AA
#define mmIH_VMID_11_LUT 0x10AB
#define mmIH_VMID_12_LUT 0x10AC
#define mmIH_VMID_13_LUT 0x10AD
#define mmIH_VMID_14_LUT 0x10AE
#define mmIH_VMID_15_LUT 0x10AF
#define mmIH_VMID_0_LUT_MM 0x10B0
#define mmIH_VMID_1_LUT_MM 0x10B1
#define mmIH_VMID_2_LUT_MM 0x10B2
#define mmIH_VMID_3_LUT_MM 0x10B3
#define mmIH_VMID_4_LUT_MM 0x10B4
#define mmIH_VMID_5_LUT_MM 0x10B5
#define mmIH_VMID_6_LUT_MM 0x10B6
#define mmIH_VMID_7_LUT_MM 0x10B7
#define mmIH_VMID_8_LUT_MM 0x10B8
#define mmIH_VMID_9_LUT_MM 0x10B9
#define mmIH_VMID_10_LUT_MM 0x10BA
#define mmIH_VMID_11_LUT_MM 0x10BB
#define mmIH_VMID_12_LUT_MM 0x10BC
#define mmIH_VMID_13_LUT_MM 0x10BD
#define mmIH_VMID_14_LUT_MM 0x10BE
#define mmIH_VMID_15_LUT_MM 0x10BF
#define mmIH_COOKIE_0 0x10C0
#define mmIH_COOKIE_1 0x10C1
#define mmIH_COOKIE_2 0x10C2
#define mmIH_COOKIE_3 0x10C3
#define mmIH_COOKIE_4 0x10C4
#define mmIH_COOKIE_5 0x10C5
#define mmIH_COOKIE_6 0x10C6
#define mmIH_COOKIE_7 0x10C7
#define mmIH_REGISTER_LAST_PART0 0x10DF
#define mmIH_RB_CNTL 0x1120
#define mmIH_RB_BASE 0x1121
#define mmIH_RB_BASE_HI 0x1122
#define mmIH_RB_RPTR 0x1123
#define mmIH_RB_WPTR 0x1124
#define mmIH_RB_WPTR_ADDR_HI 0x1125
#define mmIH_RB_WPTR_ADDR_LO 0x1126
#define mmIH_DOORBELL_RPTR 0x1127
#define mmIH_RB_CNTL_RING1 0x1128
#define mmIH_RB_BASE_RING1 0x1129
#define mmIH_RB_BASE_HI_RING1 0x112A
#define mmIH_RB_RPTR_RING1 0x112B
#define mmIH_RB_WPTR_RING1 0x112C
#define mmIH_DOORBELL_RPTR_RING1 0x112F
#define mmIH_RB_CNTL_RING2 0x1130
#define mmIH_RB_BASE_RING2 0x1131
#define mmIH_RB_BASE_HI_RING2 0x1132
#define mmIH_RB_RPTR_RING2 0x1133
#define mmIH_RB_WPTR_RING2 0x1134
#define mmIH_DOORBELL_RPTR_RING2 0x1137
#define mmIH_VERSION 0x1138
#define mmIH_CNTL 0x1160
#define mmIH_CNTL2 0x1161
#define mmIH_STATUS 0x1162
#define mmIH_PERFMON_CNTL 0x1163
#define mmIH_PERFCOUNTER0_RESULT 0x1164
#define mmIH_PERFCOUNTER1_RESULT 0x1165
#define mmIH_DEBUG 0x1166
#define mmIH_DSM_MATCH_VALUE_BIT_31_0 0x1167
#define mmIH_DSM_MATCH_VALUE_BIT_63_32 0x1168
#define mmIH_DSM_MATCH_VALUE_BIT_95_64 0x1169
#define mmIH_DSM_MATCH_FIELD_CONTROL 0x116A
#define mmIH_DSM_MATCH_DATA_CONTROL 0x116B
#define mmIH_DSM_MATCH_FCN_ID 0x116C
#define mmIH_LIMIT_INT_RATE_CNTL 0x116D
#define mmIH_VF_RB_STATUS 0x116E
#define mmIH_VF_RB_STATUS2 0x116F
#define mmIH_VF_RB1_STATUS 0x1170
#define mmIH_VF_RB1_STATUS2 0x1171
#define mmIH_VF_RB2_STATUS 0x1172
#define mmIH_VF_RB2_STATUS2 0x1173
#define mmIH_INT_FLOOD_CNTL 0x1175
#define mmIH_RB0_INT_FLOOD_STATUS 0x1176
#define mmIH_RB1_INT_FLOOD_STATUS 0x1177
#define mmIH_RB2_INT_FLOOD_STATUS 0x1178
#define mmIH_INT_FLOOD_STATUS 0x1179
#define mmIH_STORM_CLIENT_LIST_CNTL 0x117A
#define mmIH_CLK_CTRL 0x117B
#define mmIH_INT_FLAGS 0x117C
#define mmIH_LAST_INT_INFO0 0x117D
#define mmIH_LAST_INT_INFO1 0x117E
#define mmIH_LAST_INT_INFO2 0x117F
#define mmIH_SCRATCH 0x1180
#define mmIH_CLIENT_CREDIT_ERROR 0x1181
#define mmIH_GPU_IOV_VIOLATION_LOG 0x1182
#define mmIH_COOKIE_REC_VIOLATION_LOG 0x1183
#define mmIH_CREDIT_STATUS 0x1184
#define mmIH_MMHUB_ERROR 0x1185
#define mmIH_DEBUG_INDEX 0x1186
#define mmIH_DEBUG_DATA 0x1187
#define mmIH_REGISTER_LAST_PART2 0x119F
#define mmIH_ACTIVE_FCN_ID 0x1220
#define mmIH_VIRT_RESET_REQ 0x1221
#define mmIH_CLIENT_CFG 0x1224
#define mmIH_CLIENT_CFG_INDEX 0x1228
#define mmIH_CLIENT_CFG_DATA 0x1229
#define mmIH_CID_REMAP_INDEX 0x122A
#define mmIH_CID_REMAP_DATA 0x122B
#define mmIH_CHICKEN 0x122C
#define mmIH_MMHUB_TLVL 0x122D
#define mmIH_REGISTER_LAST_PART1 0x123F


// Registers from SEM block

#define mmSEM_REQ_INPUT_0 0x10E0
#define mmSEM_REQ_INPUT_1 0x10E1
#define mmSEM_REQ_INPUT_2 0x10E2
#define mmSEM_REQ_INPUT_3 0x10E3
#define mmSEM_REGISTER_LAST_PART0 0x111F
#define mmSEM_CLK_CTRL 0x11A0
#define mmSEM_UTC_CREDIT 0x11A1
#define mmSEM_UTC_CONFIG 0x11A2
#define mmSEM_UTCL2_TRAN_EN_LUT 0x11A3
#define mmSEM_MCIF_CONFIG 0x11A4
#define mmSEM_PERFMON_CNTL 0x11A5
#define mmSEM_PERFCOUNTER0_RESULT 0x11A6
#define mmSEM_PERFCOUNTER1_RESULT 0x11A7
#define mmSEM_STATUS 0x11A8
#define mmSEM_MAILBOX_CLIENTCONFIG 0x11A9
#define mmSEM_MAILBOX 0x11AA
#define mmSEM_MAILBOX_CONTROL 0x11AB
#define mmSEM_CHICKEN_BITS 0x11AC
#define mmSEM_MAILBOX_CLIENTCONFIG_EXTRA 0x11AD
#define mmSEM_GPU_IOV_VIOLATION_LOG 0x11AE
#define mmSEM_OUTSTANDING_THRESHOLD 0x11AF
#define mmSEM_REGISTER_LAST_PART2 0x121F
#define mmSEM_ACTIVE_FCN_ID 0x1240
#define mmSEM_VIRT_RESET_REQ 0x1241
#define mmSEM_RESP_SDMA0 0x1244
#define mmSEM_RESP_SDMA1 0x1245
#define mmSEM_RESP_UVD 0x1246
#define mmSEM_RESP_VCE_0 0x1247
#define mmSEM_RESP_ACP 0x1248
#define mmSEM_RESP_ISP 0x1249
#define mmSEM_RESP_VCE_1 0x124A
#define mmSEM_RESP_VP8 0x124B
#define mmSEM_RESP_GC 0x124C
#define mmSEM_CID_REMAP_INDEX 0x1250
#define mmSEM_CID_REMAP_DATA 0x1251
#define mmSEM_ATOMIC_OP_LUT 0x1252
#define mmSEM_EDC_CONFIG 0x1253
#define mmSEM_CHICKEN_BITS2 0x1254
#define mmSEM_MMHUB_TLVL 0x1255
#define mmSEM_REGISTER_LAST_PART1 0x125F


// Registers from SDMA block

#define mmSDMA0_UCODE_ADDR 0x1260
#define mmSDMA0_UCODE_DATA 0x1261
#define mmSDMA0_REGISTER_SECURITY_CNTL 0x1262
#define mmSDMA0_VM_CNTL 0x1264
#define mmSDMA0_VM_CTX_LO 0x1265
#define mmSDMA0_VM_CTX_HI 0x1266
#define mmSDMA0_ACTIVE_FCN_ID 0x1267
#define mmSDMA0_VM_CTX_CNTL 0x1268
#define mmSDMA0_VIRT_RESET_REQ 0x1269
#define mmSDMA0_CONTEXT_REG_TYPE0 0x126B
#define mmSDMA0_CONTEXT_REG_TYPE1 0x126C
#define mmSDMA0_CONTEXT_REG_TYPE2 0x126D
#define mmSDMA0_CONTEXT_REG_TYPE3 0x126E
#define mmSDMA0_PUB_REG_TYPE0 0x126F
#define mmSDMA0_PUB_REG_TYPE1 0x1270
#define mmSDMA0_PUB_REG_TYPE2 0x1271
#define mmSDMA0_PUB_REG_TYPE3 0x1272
#define mmSDMA0_CONTEXT_GROUP_BOUNDARY 0x1279
#define mmSDMA0_POWER_CNTL 0x127A
#define mmSDMA0_CLK_CTRL 0x127B
#define mmSDMA0_CNTL 0x127C
#define mmSDMA0_CHICKEN_BITS 0x127D
#define mmSDMA0_GB_ADDR_CONFIG 0x127E
#define mmSDMA0_GB_ADDR_CONFIG_READ 0x127F
#define mmSDMA0_RB_RPTR_FETCH_HI 0x1280
#define mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL 0x1281
#define mmSDMA0_RB_RPTR_FETCH 0x1282
#define mmSDMA0_IB_OFFSET_FETCH 0x1283
#define mmSDMA0_PROGRAM 0x1284
#define mmSDMA0_STATUS_REG 0x1285
#define mmSDMA0_STATUS1_REG 0x1286
#define mmSDMA0_RD_BURST_CNTL 0x1287
#define mmSDMA0_HBM_PAGE_CONFIG 0x1288
#define mmSDMA0_UCODE_CHECKSUM 0x1289
#define mmSDMA0_F32_CNTL 0x128A
#define mmSDMA0_FREEZE 0x128B
#define mmSDMA0_PHASE0_QUANTUM 0x128C
#define mmSDMA0_PHASE1_QUANTUM 0x128D
#define mmSDMA_POWER_GATING 0x128E
#define mmSDMA_PGFSM_CONFIG 0x128F
#define mmSDMA_PGFSM_WRITE 0x1290
#define mmSDMA_PGFSM_READ 0x1291
#define mmSDMA0_EDC_CONFIG 0x1292
#define mmSDMA0_BA_THRESHOLD 0x1293
#define mmSDMA0_ID 0x1294
#define mmSDMA0_VERSION 0x1295
#define mmSDMA0_EDC_COUNTER 0x1296
#define mmSDMA0_EDC_COUNTER_CLEAR 0x1297
#define mmSDMA0_STATUS2_REG 0x1298
#define mmSDMA0_ATOMIC_CNTL 0x1299
#define mmSDMA0_ATOMIC_PREOP_LO 0x129A
#define mmSDMA0_ATOMIC_PREOP_HI 0x129B
#define mmSDMA0_UTCL1_CNTL 0x129C
#define mmSDMA0_UTCL1_WATERMK 0x129D
#define mmSDMA0_UTCL1_RD_STATUS 0x129E
#define mmSDMA0_UTCL1_WR_STATUS 0x129F
#define mmSDMA0_UTCL1_INV0 0x12A0
#define mmSDMA0_UTCL1_INV1 0x12A1
#define mmSDMA0_UTCL1_INV2 0x12A2
#define mmSDMA0_UTCL1_RD_XNACK0 0x12A3
#define mmSDMA0_UTCL1_RD_XNACK1 0x12A4
#define mmSDMA0_UTCL1_WR_XNACK0 0x12A5
#define mmSDMA0_UTCL1_WR_XNACK1 0x12A6
#define mmSDMA0_UTCL1_TIMEOUT 0x12A7
#define mmSDMA0_UTCL1_PAGE 0x12A8
#define mmSDMA0_POWER_CNTL_IDLE 0x12A9
#define mmSDMA0_RELAX_ORDERING_LUT 0x12AA
#define mmSDMA0_CHICKEN_BITS_2 0x12AB
#define mmSDMA0_STATUS3_REG 0x12AC
#define mmSDMA0_PHYSICAL_ADDR_LO 0x12AD
#define mmSDMA0_PHYSICAL_ADDR_HI 0x12AE
#define mmSDMA0_PHASE2_QUANTUM 0x12AF
#define mmSDMA0_ERROR_LOG 0x12B0
#define mmSDMA0_PUB_DUMMY_REG0 0x12B1
#define mmSDMA0_PUB_DUMMY_REG1 0x12B2
#define mmSDMA0_PUB_DUMMY_REG2 0x12B3
#define mmSDMA0_PUB_DUMMY_REG3 0x12B4
#define mmSDMA0_F32_COUNTER 0x12B5
#define mmSDMA0_UNBREAKABLE 0x12B6
#define mmSDMA0_PERFMON_CNTL 0x12B7
#define mmSDMA0_PERFCOUNTER0_RESULT 0x12B8
#define mmSDMA0_PERFCOUNTER1_RESULT 0x12B9
#define mmSDMA0_PERFCOUNTER_TAG_DELAY_RANGE 0x12BA
#define mmSDMA0_CRD_CNTL 0x12BB
#define mmSDMA0_MMHUB_TRUSTLVL 0x12BC
#define mmSDMA0_GPU_IOV_VIOLATION_LOG 0x12BD
#define mmSDMA0_ULV_CNTL 0x12BE
#define mmSDMA0_EA_DBIT_ADDR_DATA 0x12C0
#define mmSDMA0_EA_DBIT_ADDR_INDEX 0x12C1
#define mmSDMA0_GFX_RB_CNTL 0x12E0
#define mmSDMA0_GFX_RB_BASE 0x12E1
#define mmSDMA0_GFX_RB_BASE_HI 0x12E2
#define mmSDMA0_GFX_RB_RPTR 0x12E3
#define mmSDMA0_GFX_RB_RPTR_HI 0x12E4
#define mmSDMA0_GFX_RB_WPTR 0x12E5
#define mmSDMA0_GFX_RB_WPTR_HI 0x12E6
#define mmSDMA0_GFX_RB_WPTR_POLL_CNTL 0x12E7
#define mmSDMA0_GFX_RB_RPTR_ADDR_HI 0x12E8
#define mmSDMA0_GFX_RB_RPTR_ADDR_LO 0x12E9
#define mmSDMA0_GFX_IB_CNTL 0x12EA
#define mmSDMA0_GFX_IB_RPTR 0x12EB
#define mmSDMA0_GFX_IB_OFFSET 0x12EC
#define mmSDMA0_GFX_IB_BASE_LO 0x12ED
#define mmSDMA0_GFX_IB_BASE_HI 0x12EE
#define mmSDMA0_GFX_IB_SIZE 0x12EF
#define mmSDMA0_GFX_SKIP_CNTL 0x12F0
#define mmSDMA0_GFX_CONTEXT_STATUS 0x12F1
#define mmSDMA0_GFX_DOORBELL 0x12F2
#define mmSDMA0_GFX_CONTEXT_CNTL 0x12F3
#define mmSDMA0_GFX_DRM_WRAPPEDKEY0 0x12F4
#define mmSDMA0_GFX_DRM_WRAPPEDKEY1 0x12F5
#define mmSDMA0_GFX_DRM_WRAPPEDKEY2 0x12F6
#define mmSDMA0_GFX_DRM_WRAPPEDKEY3 0x12F7
#define mmSDMA0_GFX_DRM_COUNTERKEY0 0x12F8
#define mmSDMA0_GFX_DRM_COUNTERKEY1 0x12F9
#define mmSDMA0_GFX_DRM_COUNTERKEY2 0x12FA
#define mmSDMA0_GFX_DRM_COUNTERKEY3 0x12FB
#define mmSDMA0_GFX_DRM_COUNTERDATA0 0x12FC
#define mmSDMA0_GFX_DRM_COUNTERDATA1 0x12FD
#define mmSDMA0_GFX_DRM_COUNTERDATA2 0x12FE
#define mmSDMA0_GFX_DRM_COUNTERDATA3 0x12FF
#define mmSDMA0_GFX_DRM_OFFSET 0x1300
#define mmSDMA0_GFX_DRM_IVLOAD0 0x1301
#define mmSDMA0_GFX_DRM_IVLOAD1 0x1302
#define mmSDMA0_GFX_DRM_IVLOAD2 0x1303
#define mmSDMA0_GFX_DRM_IVLOAD3 0x1304
#define mmSDMA0_GFX_DRM_IVLOAD4 0x1305
#define mmSDMA0_GFX_DRM_UNROLLKEY 0x1306
#define mmSDMA0_GFX_AES 0x1307
#define mmSDMA0_GFX_STATUS 0x1308
#define mmSDMA0_GFX_DOORBELL_LOG 0x1309
#define mmSDMA0_GFX_WATERMARK 0x130A
#define mmSDMA0_GFX_DOORBELL_OFFSET 0x130B
#define mmSDMA0_GFX_CSA_ADDR_LO 0x130C
#define mmSDMA0_GFX_CSA_ADDR_HI 0x130D
#define mmSDMA0_GFX_IB_SUB_REMAIN 0x130F
#define mmSDMA0_GFX_PREEMPT 0x1310
#define mmSDMA0_GFX_DUMMY_REG 0x1311
#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI 0x1312
#define mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO 0x1313
#define mmSDMA0_GFX_RB_AQL_CNTL 0x1314
#define mmSDMA0_GFX_MINOR_PTR_UPDATE 0x1315
#define mmSDMA0_GFX_MIDCMD_DATA0 0x1320
#define mmSDMA0_GFX_MIDCMD_DATA1 0x1321
#define mmSDMA0_GFX_MIDCMD_DATA2 0x1322
#define mmSDMA0_GFX_MIDCMD_DATA3 0x1323
#define mmSDMA0_GFX_MIDCMD_DATA4 0x1324
#define mmSDMA0_GFX_MIDCMD_DATA5 0x1325
#define mmSDMA0_GFX_MIDCMD_DATA6 0x1326
#define mmSDMA0_GFX_MIDCMD_DATA7 0x1327
#define mmSDMA0_GFX_MIDCMD_DATA8 0x1328
#define mmSDMA0_GFX_MIDCMD_CNTL 0x1329
#define mmSDMA0_PAGE_RB_CNTL 0x1340
#define mmSDMA0_PAGE_RB_BASE 0x1341
#define mmSDMA0_PAGE_RB_BASE_HI 0x1342
#define mmSDMA0_PAGE_RB_RPTR 0x1343
#define mmSDMA0_PAGE_RB_RPTR_HI 0x1344
#define mmSDMA0_PAGE_RB_WPTR 0x1345
#define mmSDMA0_PAGE_RB_WPTR_HI 0x1346
#define mmSDMA0_PAGE_RB_WPTR_POLL_CNTL 0x1347
#define mmSDMA0_PAGE_RB_RPTR_ADDR_HI 0x1348
#define mmSDMA0_PAGE_RB_RPTR_ADDR_LO 0x1349
#define mmSDMA0_PAGE_IB_CNTL 0x134A
#define mmSDMA0_PAGE_IB_RPTR 0x134B
#define mmSDMA0_PAGE_IB_OFFSET 0x134C
#define mmSDMA0_PAGE_IB_BASE_LO 0x134D
#define mmSDMA0_PAGE_IB_BASE_HI 0x134E
#define mmSDMA0_PAGE_IB_SIZE 0x134F
#define mmSDMA0_PAGE_SKIP_CNTL 0x1350
#define mmSDMA0_PAGE_CONTEXT_STATUS 0x1351
#define mmSDMA0_PAGE_DOORBELL 0x1352
#define mmSDMA0_PAGE_STATUS 0x1368
#define mmSDMA0_PAGE_DOORBELL_LOG 0x1369
#define mmSDMA0_PAGE_WATERMARK 0x136A
#define mmSDMA0_PAGE_DOORBELL_OFFSET 0x136B
#define mmSDMA0_PAGE_CSA_ADDR_LO 0x136C
#define mmSDMA0_PAGE_CSA_ADDR_HI 0x136D
#define mmSDMA0_PAGE_IB_SUB_REMAIN 0x136F
#define mmSDMA0_PAGE_PREEMPT 0x1370
#define mmSDMA0_PAGE_DUMMY_REG 0x1371
#define mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_HI 0x1372
#define mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_LO 0x1373
#define mmSDMA0_PAGE_RB_AQL_CNTL 0x1374
#define mmSDMA0_PAGE_MINOR_PTR_UPDATE 0x1375
#define mmSDMA0_PAGE_MIDCMD_DATA0 0x1380
#define mmSDMA0_PAGE_MIDCMD_DATA1 0x1381
#define mmSDMA0_PAGE_MIDCMD_DATA2 0x1382
#define mmSDMA0_PAGE_MIDCMD_DATA3 0x1383
#define mmSDMA0_PAGE_MIDCMD_DATA4 0x1384
#define mmSDMA0_PAGE_MIDCMD_DATA5 0x1385
#define mmSDMA0_PAGE_MIDCMD_DATA6 0x1386
#define mmSDMA0_PAGE_MIDCMD_DATA7 0x1387
#define mmSDMA0_PAGE_MIDCMD_DATA8 0x1388
#define mmSDMA0_PAGE_MIDCMD_CNTL 0x1389
#define mmSDMA0_RLC0_RB_CNTL 0x13A0
#define mmSDMA0_RLC0_RB_BASE 0x13A1
#define mmSDMA0_RLC0_RB_BASE_HI 0x13A2
#define mmSDMA0_RLC0_RB_RPTR 0x13A3
#define mmSDMA0_RLC0_RB_RPTR_HI 0x13A4
#define mmSDMA0_RLC0_RB_WPTR 0x13A5
#define mmSDMA0_RLC0_RB_WPTR_HI 0x13A6
#define mmSDMA0_RLC0_RB_WPTR_POLL_CNTL 0x13A7
#define mmSDMA0_RLC0_RB_RPTR_ADDR_HI 0x13A8
#define mmSDMA0_RLC0_RB_RPTR_ADDR_LO 0x13A9
#define mmSDMA0_RLC0_IB_CNTL 0x13AA
#define mmSDMA0_RLC0_IB_RPTR 0x13AB
#define mmSDMA0_RLC0_IB_OFFSET 0x13AC
#define mmSDMA0_RLC0_IB_BASE_LO 0x13AD
#define mmSDMA0_RLC0_IB_BASE_HI 0x13AE
#define mmSDMA0_RLC0_IB_SIZE 0x13AF
#define mmSDMA0_RLC0_SKIP_CNTL 0x13B0
#define mmSDMA0_RLC0_CONTEXT_STATUS 0x13B1
#define mmSDMA0_RLC0_DOORBELL 0x13B2
#define mmSDMA0_RLC0_STATUS 0x13C8
#define mmSDMA0_RLC0_DOORBELL_LOG 0x13C9
#define mmSDMA0_RLC0_WATERMARK 0x13CA
#define mmSDMA0_RLC0_DOORBELL_OFFSET 0x13CB
#define mmSDMA0_RLC0_CSA_ADDR_LO 0x13CC
#define mmSDMA0_RLC0_CSA_ADDR_HI 0x13CD
#define mmSDMA0_RLC0_IB_SUB_REMAIN 0x13CF
#define mmSDMA0_RLC0_PREEMPT 0x13D0
#define mmSDMA0_RLC0_DUMMY_REG 0x13D1
#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI 0x13D2
#define mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO 0x13D3
#define mmSDMA0_RLC0_RB_AQL_CNTL 0x13D4
#define mmSDMA0_RLC0_MINOR_PTR_UPDATE 0x13D5
#define mmSDMA0_RLC0_MIDCMD_DATA0 0x13E0
#define mmSDMA0_RLC0_MIDCMD_DATA1 0x13E1
#define mmSDMA0_RLC0_MIDCMD_DATA2 0x13E2
#define mmSDMA0_RLC0_MIDCMD_DATA3 0x13E3
#define mmSDMA0_RLC0_MIDCMD_DATA4 0x13E4
#define mmSDMA0_RLC0_MIDCMD_DATA5 0x13E5
#define mmSDMA0_RLC0_MIDCMD_DATA6 0x13E6
#define mmSDMA0_RLC0_MIDCMD_DATA7 0x13E7
#define mmSDMA0_RLC0_MIDCMD_DATA8 0x13E8
#define mmSDMA0_RLC0_MIDCMD_CNTL 0x13E9
#define mmSDMA0_RLC1_RB_CNTL 0x1400
#define mmSDMA0_RLC1_RB_BASE 0x1401
#define mmSDMA0_RLC1_RB_BASE_HI 0x1402
#define mmSDMA0_RLC1_RB_RPTR 0x1403
#define mmSDMA0_RLC1_RB_RPTR_HI 0x1404
#define mmSDMA0_RLC1_RB_WPTR 0x1405
#define mmSDMA0_RLC1_RB_WPTR_HI 0x1406
#define mmSDMA0_RLC1_RB_WPTR_POLL_CNTL 0x1407
#define mmSDMA0_RLC1_RB_RPTR_ADDR_HI 0x1408
#define mmSDMA0_RLC1_RB_RPTR_ADDR_LO 0x1409
#define mmSDMA0_RLC1_IB_CNTL 0x140A
#define mmSDMA0_RLC1_IB_RPTR 0x140B
#define mmSDMA0_RLC1_IB_OFFSET 0x140C
#define mmSDMA0_RLC1_IB_BASE_LO 0x140D
#define mmSDMA0_RLC1_IB_BASE_HI 0x140E
#define mmSDMA0_RLC1_IB_SIZE 0x140F
#define mmSDMA0_RLC1_SKIP_CNTL 0x1410
#define mmSDMA0_RLC1_CONTEXT_STATUS 0x1411
#define mmSDMA0_RLC1_DOORBELL 0x1412
#define mmSDMA0_RLC1_STATUS 0x1428
#define mmSDMA0_RLC1_DOORBELL_LOG 0x1429
#define mmSDMA0_RLC1_WATERMARK 0x142A
#define mmSDMA0_RLC1_DOORBELL_OFFSET 0x142B
#define mmSDMA0_RLC1_CSA_ADDR_LO 0x142C
#define mmSDMA0_RLC1_CSA_ADDR_HI 0x142D
#define mmSDMA0_RLC1_IB_SUB_REMAIN 0x142F
#define mmSDMA0_RLC1_PREEMPT 0x1430
#define mmSDMA0_RLC1_DUMMY_REG 0x1431
#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI 0x1432
#define mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO 0x1433
#define mmSDMA0_RLC1_RB_AQL_CNTL 0x1434
#define mmSDMA0_RLC1_MINOR_PTR_UPDATE 0x1435
#define mmSDMA0_RLC1_MIDCMD_DATA0 0x1440
#define mmSDMA0_RLC1_MIDCMD_DATA1 0x1441
#define mmSDMA0_RLC1_MIDCMD_DATA2 0x1442
#define mmSDMA0_RLC1_MIDCMD_DATA3 0x1443
#define mmSDMA0_RLC1_MIDCMD_DATA4 0x1444
#define mmSDMA0_RLC1_MIDCMD_DATA5 0x1445
#define mmSDMA0_RLC1_MIDCMD_DATA6 0x1446
#define mmSDMA0_RLC1_MIDCMD_DATA7 0x1447
#define mmSDMA0_RLC1_MIDCMD_DATA8 0x1448
#define mmSDMA0_RLC1_MIDCMD_CNTL 0x1449


// Registers from SDMA1 block

#define mmSDMA1_UCODE_ADDR 0x1460
#define mmSDMA1_UCODE_DATA 0x1461
#define mmSDMA1_REGISTER_SECURITY_CNTL 0x1462
#define mmSDMA1_VM_CNTL 0x1464
#define mmSDMA1_VM_CTX_LO 0x1465
#define mmSDMA1_VM_CTX_HI 0x1466
#define mmSDMA1_ACTIVE_FCN_ID 0x1467
#define mmSDMA1_VM_CTX_CNTL 0x1468
#define mmSDMA1_VIRT_RESET_REQ 0x1469
#define mmSDMA1_CONTEXT_REG_TYPE0 0x146B
#define mmSDMA1_CONTEXT_REG_TYPE1 0x146C
#define mmSDMA1_CONTEXT_REG_TYPE2 0x146D
#define mmSDMA1_CONTEXT_REG_TYPE3 0x146E
#define mmSDMA1_PUB_REG_TYPE0 0x146F
#define mmSDMA1_PUB_REG_TYPE1 0x1470
#define mmSDMA1_PUB_REG_TYPE2 0x1471
#define mmSDMA1_PUB_REG_TYPE3 0x1472
#define mmSDMA1_CONTEXT_GROUP_BOUNDARY 0x1479
#define mmSDMA1_POWER_CNTL 0x147A
#define mmSDMA1_CLK_CTRL 0x147B
#define mmSDMA1_CNTL 0x147C
#define mmSDMA1_CHICKEN_BITS 0x147D
#define mmSDMA1_GB_ADDR_CONFIG 0x147E
#define mmSDMA1_GB_ADDR_CONFIG_READ 0x147F
#define mmSDMA1_RB_RPTR_FETCH_HI 0x1480
#define mmSDMA1_SEM_WAIT_FAIL_TIMER_CNTL 0x1481
#define mmSDMA1_RB_RPTR_FETCH 0x1482
#define mmSDMA1_IB_OFFSET_FETCH 0x1483
#define mmSDMA1_PROGRAM 0x1484
#define mmSDMA1_STATUS_REG 0x1485
#define mmSDMA1_STATUS1_REG 0x1486
#define mmSDMA1_RD_BURST_CNTL 0x1487
#define mmSDMA1_HBM_PAGE_CONFIG 0x1488
#define mmSDMA1_UCODE_CHECKSUM 0x1489
#define mmSDMA1_F32_CNTL 0x148A
#define mmSDMA1_FREEZE 0x148B
#define mmSDMA1_PHASE0_QUANTUM 0x148C
#define mmSDMA1_PHASE1_QUANTUM 0x148D
#define mmSDMA1_EDC_CONFIG 0x1492
#define mmSDMA1_BA_THRESHOLD 0x1493
#define mmSDMA1_ID 0x1494
#define mmSDMA1_VERSION 0x1495
#define mmSDMA1_EDC_COUNTER 0x1496
#define mmSDMA1_EDC_COUNTER_CLEAR 0x1497
#define mmSDMA1_STATUS2_REG 0x1498
#define mmSDMA1_ATOMIC_CNTL 0x1499
#define mmSDMA1_ATOMIC_PREOP_LO 0x149A
#define mmSDMA1_ATOMIC_PREOP_HI 0x149B
#define mmSDMA1_UTCL1_CNTL 0x149C
#define mmSDMA1_UTCL1_WATERMK 0x149D
#define mmSDMA1_UTCL1_RD_STATUS 0x149E
#define mmSDMA1_UTCL1_WR_STATUS 0x149F
#define mmSDMA1_UTCL1_INV0 0x14A0
#define mmSDMA1_UTCL1_INV1 0x14A1
#define mmSDMA1_UTCL1_INV2 0x14A2
#define mmSDMA1_UTCL1_RD_XNACK0 0x14A3
#define mmSDMA1_UTCL1_RD_XNACK1 0x14A4
#define mmSDMA1_UTCL1_WR_XNACK0 0x14A5
#define mmSDMA1_UTCL1_WR_XNACK1 0x14A6
#define mmSDMA1_UTCL1_TIMEOUT 0x14A7
#define mmSDMA1_UTCL1_PAGE 0x14A8
#define mmSDMA1_POWER_CNTL_IDLE 0x14A9
#define mmSDMA1_RELAX_ORDERING_LUT 0x14AA
#define mmSDMA1_CHICKEN_BITS_2 0x14AB
#define mmSDMA1_STATUS3_REG 0x14AC
#define mmSDMA1_PHYSICAL_ADDR_LO 0x14AD
#define mmSDMA1_PHYSICAL_ADDR_HI 0x14AE
#define mmSDMA1_PHASE2_QUANTUM 0x14AF
#define mmSDMA1_ERROR_LOG 0x14B0
#define mmSDMA1_PUB_DUMMY_REG0 0x14B1
#define mmSDMA1_PUB_DUMMY_REG1 0x14B2
#define mmSDMA1_PUB_DUMMY_REG2 0x14B3
#define mmSDMA1_PUB_DUMMY_REG3 0x14B4
#define mmSDMA1_F32_COUNTER 0x14B5
#define mmSDMA1_UNBREAKABLE 0x14B6
#define mmSDMA1_PERFMON_CNTL 0x14B7
#define mmSDMA1_PERFCOUNTER0_RESULT 0x14B8
#define mmSDMA1_PERFCOUNTER1_RESULT 0x14B9
#define mmSDMA1_PERFCOUNTER_TAG_DELAY_RANGE 0x14BA
#define mmSDMA1_CRD_CNTL 0x14BB
#define mmSDMA1_MMHUB_TRUSTLVL 0x14BC
#define mmSDMA1_GPU_IOV_VIOLATION_LOG 0x14BD
#define mmSDMA1_ULV_CNTL 0x14BE
#define mmSDMA1_EA_DBIT_ADDR_DATA 0x14C0
#define mmSDMA1_EA_DBIT_ADDR_INDEX 0x14C1
#define mmSDMA1_GFX_RB_CNTL 0x14E0
#define mmSDMA1_GFX_RB_BASE 0x14E1
#define mmSDMA1_GFX_RB_BASE_HI 0x14E2
#define mmSDMA1_GFX_RB_RPTR 0x14E3
#define mmSDMA1_GFX_RB_RPTR_HI 0x14E4
#define mmSDMA1_GFX_RB_WPTR 0x14E5
#define mmSDMA1_GFX_RB_WPTR_HI 0x14E6
#define mmSDMA1_GFX_RB_WPTR_POLL_CNTL 0x14E7
#define mmSDMA1_GFX_RB_RPTR_ADDR_HI 0x14E8
#define mmSDMA1_GFX_RB_RPTR_ADDR_LO 0x14E9
#define mmSDMA1_GFX_IB_CNTL 0x14EA
#define mmSDMA1_GFX_IB_RPTR 0x14EB
#define mmSDMA1_GFX_IB_OFFSET 0x14EC
#define mmSDMA1_GFX_IB_BASE_LO 0x14ED
#define mmSDMA1_GFX_IB_BASE_HI 0x14EE
#define mmSDMA1_GFX_IB_SIZE 0x14EF
#define mmSDMA1_GFX_SKIP_CNTL 0x14F0
#define mmSDMA1_GFX_CONTEXT_STATUS 0x14F1
#define mmSDMA1_GFX_DOORBELL 0x14F2
#define mmSDMA1_GFX_CONTEXT_CNTL 0x14F3
#define mmSDMA1_GFX_AES 0x1507
#define mmSDMA1_GFX_STATUS 0x1508
#define mmSDMA1_GFX_DOORBELL_LOG 0x1509
#define mmSDMA1_GFX_WATERMARK 0x150A
#define mmSDMA1_GFX_DOORBELL_OFFSET 0x150B
#define mmSDMA1_GFX_CSA_ADDR_LO 0x150C
#define mmSDMA1_GFX_CSA_ADDR_HI 0x150D
#define mmSDMA1_GFX_IB_SUB_REMAIN 0x150F
#define mmSDMA1_GFX_PREEMPT 0x1510
#define mmSDMA1_GFX_DUMMY_REG 0x1511
#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_HI 0x1512
#define mmSDMA1_GFX_RB_WPTR_POLL_ADDR_LO 0x1513
#define mmSDMA1_GFX_RB_AQL_CNTL 0x1514
#define mmSDMA1_GFX_MINOR_PTR_UPDATE 0x1515
#define mmSDMA1_GFX_MIDCMD_DATA0 0x1520
#define mmSDMA1_GFX_MIDCMD_DATA1 0x1521
#define mmSDMA1_GFX_MIDCMD_DATA2 0x1522
#define mmSDMA1_GFX_MIDCMD_DATA3 0x1523
#define mmSDMA1_GFX_MIDCMD_DATA4 0x1524
#define mmSDMA1_GFX_MIDCMD_DATA5 0x1525
#define mmSDMA1_GFX_MIDCMD_DATA6 0x1526
#define mmSDMA1_GFX_MIDCMD_DATA7 0x1527
#define mmSDMA1_GFX_MIDCMD_DATA8 0x1528
#define mmSDMA1_GFX_MIDCMD_CNTL 0x1529
#define mmSDMA1_PAGE_RB_CNTL 0x1540
#define mmSDMA1_PAGE_RB_BASE 0x1541
#define mmSDMA1_PAGE_RB_BASE_HI 0x1542
#define mmSDMA1_PAGE_RB_RPTR 0x1543
#define mmSDMA1_PAGE_RB_RPTR_HI 0x1544
#define mmSDMA1_PAGE_RB_WPTR 0x1545
#define mmSDMA1_PAGE_RB_WPTR_HI 0x1546
#define mmSDMA1_PAGE_RB_WPTR_POLL_CNTL 0x1547
#define mmSDMA1_PAGE_RB_RPTR_ADDR_HI 0x1548
#define mmSDMA1_PAGE_RB_RPTR_ADDR_LO 0x1549
#define mmSDMA1_PAGE_IB_CNTL 0x154A
#define mmSDMA1_PAGE_IB_RPTR 0x154B
#define mmSDMA1_PAGE_IB_OFFSET 0x154C
#define mmSDMA1_PAGE_IB_BASE_LO 0x154D
#define mmSDMA1_PAGE_IB_BASE_HI 0x154E
#define mmSDMA1_PAGE_IB_SIZE 0x154F
#define mmSDMA1_PAGE_SKIP_CNTL 0x1550
#define mmSDMA1_PAGE_CONTEXT_STATUS 0x1551
#define mmSDMA1_PAGE_DOORBELL 0x1552
#define mmSDMA1_PAGE_STATUS 0x1568
#define mmSDMA1_PAGE_DOORBELL_LOG 0x1569
#define mmSDMA1_PAGE_WATERMARK 0x156A
#define mmSDMA1_PAGE_DOORBELL_OFFSET 0x156B
#define mmSDMA1_PAGE_CSA_ADDR_LO 0x156C
#define mmSDMA1_PAGE_CSA_ADDR_HI 0x156D
#define mmSDMA1_PAGE_IB_SUB_REMAIN 0x156F
#define mmSDMA1_PAGE_PREEMPT 0x1570
#define mmSDMA1_PAGE_DUMMY_REG 0x1571
#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_HI 0x1572
#define mmSDMA1_PAGE_RB_WPTR_POLL_ADDR_LO 0x1573
#define mmSDMA1_PAGE_RB_AQL_CNTL 0x1574
#define mmSDMA1_PAGE_MINOR_PTR_UPDATE 0x1575
#define mmSDMA1_PAGE_MIDCMD_DATA0 0x1580
#define mmSDMA1_PAGE_MIDCMD_DATA1 0x1581
#define mmSDMA1_PAGE_MIDCMD_DATA2 0x1582
#define mmSDMA1_PAGE_MIDCMD_DATA3 0x1583
#define mmSDMA1_PAGE_MIDCMD_DATA4 0x1584
#define mmSDMA1_PAGE_MIDCMD_DATA5 0x1585
#define mmSDMA1_PAGE_MIDCMD_DATA6 0x1586
#define mmSDMA1_PAGE_MIDCMD_DATA7 0x1587
#define mmSDMA1_PAGE_MIDCMD_DATA8 0x1588
#define mmSDMA1_PAGE_MIDCMD_CNTL 0x1589
#define mmSDMA1_RLC0_RB_CNTL 0x15A0
#define mmSDMA1_RLC0_RB_BASE 0x15A1
#define mmSDMA1_RLC0_RB_BASE_HI 0x15A2
#define mmSDMA1_RLC0_RB_RPTR 0x15A3
#define mmSDMA1_RLC0_RB_RPTR_HI 0x15A4
#define mmSDMA1_RLC0_RB_WPTR 0x15A5
#define mmSDMA1_RLC0_RB_WPTR_HI 0x15A6
#define mmSDMA1_RLC0_RB_WPTR_POLL_CNTL 0x15A7
#define mmSDMA1_RLC0_RB_RPTR_ADDR_HI 0x15A8
#define mmSDMA1_RLC0_RB_RPTR_ADDR_LO 0x15A9
#define mmSDMA1_RLC0_IB_CNTL 0x15AA
#define mmSDMA1_RLC0_IB_RPTR 0x15AB
#define mmSDMA1_RLC0_IB_OFFSET 0x15AC
#define mmSDMA1_RLC0_IB_BASE_LO 0x15AD
#define mmSDMA1_RLC0_IB_BASE_HI 0x15AE
#define mmSDMA1_RLC0_IB_SIZE 0x15AF
#define mmSDMA1_RLC0_SKIP_CNTL 0x15B0
#define mmSDMA1_RLC0_CONTEXT_STATUS 0x15B1
#define mmSDMA1_RLC0_DOORBELL 0x15B2
#define mmSDMA1_RLC0_STATUS 0x15C8
#define mmSDMA1_RLC0_DOORBELL_LOG 0x15C9
#define mmSDMA1_RLC0_WATERMARK 0x15CA
#define mmSDMA1_RLC0_DOORBELL_OFFSET 0x15CB
#define mmSDMA1_RLC0_CSA_ADDR_LO 0x15CC
#define mmSDMA1_RLC0_CSA_ADDR_HI 0x15CD
#define mmSDMA1_RLC0_IB_SUB_REMAIN 0x15CF
#define mmSDMA1_RLC0_PREEMPT 0x15D0
#define mmSDMA1_RLC0_DUMMY_REG 0x15D1
#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI 0x15D2
#define mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO 0x15D3
#define mmSDMA1_RLC0_RB_AQL_CNTL 0x15D4
#define mmSDMA1_RLC0_MINOR_PTR_UPDATE 0x15D5
#define mmSDMA1_RLC0_MIDCMD_DATA0 0x15E0
#define mmSDMA1_RLC0_MIDCMD_DATA1 0x15E1
#define mmSDMA1_RLC0_MIDCMD_DATA2 0x15E2
#define mmSDMA1_RLC0_MIDCMD_DATA3 0x15E3
#define mmSDMA1_RLC0_MIDCMD_DATA4 0x15E4
#define mmSDMA1_RLC0_MIDCMD_DATA5 0x15E5
#define mmSDMA1_RLC0_MIDCMD_DATA6 0x15E6
#define mmSDMA1_RLC0_MIDCMD_DATA7 0x15E7
#define mmSDMA1_RLC0_MIDCMD_DATA8 0x15E8
#define mmSDMA1_RLC0_MIDCMD_CNTL 0x15E9
#define mmSDMA1_RLC1_RB_CNTL 0x1600
#define mmSDMA1_RLC1_RB_BASE 0x1601
#define mmSDMA1_RLC1_RB_BASE_HI 0x1602
#define mmSDMA1_RLC1_RB_RPTR 0x1603
#define mmSDMA1_RLC1_RB_RPTR_HI 0x1604
#define mmSDMA1_RLC1_RB_WPTR 0x1605
#define mmSDMA1_RLC1_RB_WPTR_HI 0x1606
#define mmSDMA1_RLC1_RB_WPTR_POLL_CNTL 0x1607
#define mmSDMA1_RLC1_RB_RPTR_ADDR_HI 0x1608
#define mmSDMA1_RLC1_RB_RPTR_ADDR_LO 0x1609
#define mmSDMA1_RLC1_IB_CNTL 0x160A
#define mmSDMA1_RLC1_IB_RPTR 0x160B
#define mmSDMA1_RLC1_IB_OFFSET 0x160C
#define mmSDMA1_RLC1_IB_BASE_LO 0x160D
#define mmSDMA1_RLC1_IB_BASE_HI 0x160E
#define mmSDMA1_RLC1_IB_SIZE 0x160F
#define mmSDMA1_RLC1_SKIP_CNTL 0x1610
#define mmSDMA1_RLC1_CONTEXT_STATUS 0x1611
#define mmSDMA1_RLC1_DOORBELL 0x1612
#define mmSDMA1_RLC1_STATUS 0x1628
#define mmSDMA1_RLC1_DOORBELL_LOG 0x1629
#define mmSDMA1_RLC1_WATERMARK 0x162A
#define mmSDMA1_RLC1_DOORBELL_OFFSET 0x162B
#define mmSDMA1_RLC1_CSA_ADDR_LO 0x162C
#define mmSDMA1_RLC1_CSA_ADDR_HI 0x162D
#define mmSDMA1_RLC1_IB_SUB_REMAIN 0x162F
#define mmSDMA1_RLC1_PREEMPT 0x1630
#define mmSDMA1_RLC1_DUMMY_REG 0x1631
#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI 0x1632
#define mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO 0x1633
#define mmSDMA1_RLC1_RB_AQL_CNTL 0x1634
#define mmSDMA1_RLC1_MINOR_PTR_UPDATE 0x1635
#define mmSDMA1_RLC1_MIDCMD_DATA0 0x1640
#define mmSDMA1_RLC1_MIDCMD_DATA1 0x1641
#define mmSDMA1_RLC1_MIDCMD_DATA2 0x1642
#define mmSDMA1_RLC1_MIDCMD_DATA3 0x1643
#define mmSDMA1_RLC1_MIDCMD_DATA4 0x1644
#define mmSDMA1_RLC1_MIDCMD_DATA5 0x1645
#define mmSDMA1_RLC1_MIDCMD_DATA6 0x1646
#define mmSDMA1_RLC1_MIDCMD_DATA7 0x1647
#define mmSDMA1_RLC1_MIDCMD_DATA8 0x1648
#define mmSDMA1_RLC1_MIDCMD_CNTL 0x1649


// Registers from MP0_CRU block

#define mmMP0_SMNIF_ERROR 0xC04000
#define mmMP0_SFUSE_PUB 0xC04001
#define mmMP0_FW_DEBUG_CNT0 0xC04002
#define mmMP0_FW_DEBUG_CNT1 0xC04003
#define mmMP0_FW_DEBUG_CNT2 0xC04004
#define mmMP0_FW_DEBUG_CNT3 0xC04005
#define mmMP0_FW_DEBUG_SIGNAL0 0xC04006
#define mmMP0_FW_DEBUG_SIGNAL1 0xC04007
#define mmMP0_DSM_ENABLE 0xC04008
#define mmMP0_SOC_INFO 0xC04009
#define mmMP0_MUTEX_0 0xC0400A
#define mmMP0_MUTEX_1 0xC0400B
#define mmMP0_MUTEX_2 0xC0400C
#define mmMP0_MUTEX_3 0xC0400D
#define mmMP0_PUB_SCRATCH0 0xC0400E
#define mmMP0_PUB_SCRATCH1 0xC0400F
#define mmMP0_PUB_SCRATCH2 0xC04010
#define mmMP0_PUB_SCRATCH3 0xC04011
#define mmMP0_RSMU_SECINTR 0xC04040
#define mmMP0_FW_INTF 0xC04041
#define mmMP0_FW_CHRONO_LO 0xC04042
#define mmMP0_FW_CHRONO_HI 0xC04043
#define mmMP0_PIC0_MASK_0 0xC04080
#define mmMP0_PIC0_MASK_1 0xC04081
#define mmMP0_PIC0_MASK_2 0xC04082
#define mmMP0_PIC0_MASK_3 0xC04083
#define mmMP0_PIC0_STATUS_0 0xC040AC
#define mmMP0_PIC0_STATUS_1 0xC040AD
#define mmMP0_PIC0_STATUS_2 0xC040AE
#define mmMP0_PIC0_STATUS_3 0xC040AF
#define mmMP0_PIC0_INTR 0xC040B0
#define mmMP0_PIC0_ID 0xC040B1
#define mmMP0_PIC1_MASK_0 0xC040C0
#define mmMP0_PIC1_MASK_1 0xC040C1
#define mmMP0_PIC1_MASK_2 0xC040C2
#define mmMP0_PIC1_MASK_3 0xC040C3
#define mmMP0_PIC1_STATUS_0 0xC040EC
#define mmMP0_PIC1_STATUS_1 0xC040ED
#define mmMP0_PIC1_STATUS_2 0xC040EE
#define mmMP0_PIC1_STATUS_3 0xC040EF
#define mmMP0_PIC1_INTR 0xC040F0
#define mmMP0_PIC1_ID 0xC040F1
#define mmMP0_TIMER_0_CTRL0 0xC04100
#define mmMP0_TIMER_1_CTRL0 0xC04109
#define mmMP0_TIMER_2_CTRL0 0xC04112
#define mmMP0_TIMER_3_CTRL0 0xC0411B
#define mmMP0_TIMER_0_CTRL1 0xC04101
#define mmMP0_TIMER_1_CTRL1 0xC0410A
#define mmMP0_TIMER_2_CTRL1 0xC04113
#define mmMP0_TIMER_3_CTRL1 0xC0411C
#define mmMP0_TIMER_0_CMP0_AUTOINC 0xC04102
#define mmMP0_TIMER_1_CMP0_AUTOINC 0xC0410B
#define mmMP0_TIMER_2_CMP0_AUTOINC 0xC04114
#define mmMP0_TIMER_3_CMP0_AUTOINC 0xC0411D
#define mmMP0_TIMER_0_INTEN 0xC04103
#define mmMP0_TIMER_1_INTEN 0xC0410C
#define mmMP0_TIMER_2_INTEN 0xC04115
#define mmMP0_TIMER_3_INTEN 0xC0411E
#define mmMP0_TIMER_OCMP0_0_0 0xC04104
#define mmMP0_TIMER_OCMP0_1_0 0xC0410D
#define mmMP0_TIMER_OCMP0_2_0 0xC04116
#define mmMP0_TIMER_OCMP0_3_0 0xC0411F
#define mmMP0_TIMER_OCMP0_0_1 0xC04105
#define mmMP0_TIMER_OCMP0_1_1 0xC0410E
#define mmMP0_TIMER_OCMP0_2_1 0xC04117
#define mmMP0_TIMER_OCMP0_3_1 0xC04120
#define mmMP0_TIMER_OCMP0_0_2 0xC04106
#define mmMP0_TIMER_OCMP0_1_2 0xC0410F
#define mmMP0_TIMER_OCMP0_2_2 0xC04118
#define mmMP0_TIMER_OCMP0_3_2 0xC04121
#define mmMP0_TIMER_OCMP0_0_3 0xC04107
#define mmMP0_TIMER_OCMP0_1_3 0xC04110
#define mmMP0_TIMER_OCMP0_2_3 0xC04119
#define mmMP0_TIMER_OCMP0_3_3 0xC04122
#define mmMP0_TIMER_0_CNT 0xC04108
#define mmMP0_TIMER_1_CNT 0xC04111
#define mmMP0_TIMER_2_CNT 0xC0411A
#define mmMP0_TIMER_3_CNT 0xC04123
#define mmMP0_C2PMSG_0 0xC04140
#define mmMP0_C2PMSG_1 0xC04141
#define mmMP0_C2PMSG_2 0xC04142
#define mmMP0_C2PMSG_3 0xC04143
#define mmMP0_C2PMSG_4 0xC04144
#define mmMP0_C2PMSG_5 0xC04145
#define mmMP0_C2PMSG_6 0xC04146
#define mmMP0_C2PMSG_7 0xC04147
#define mmMP0_C2PMSG_8 0xC04148
#define mmMP0_C2PMSG_9 0xC04149
#define mmMP0_C2PMSG_10 0xC0414A
#define mmMP0_C2PMSG_11 0xC0414B
#define mmMP0_C2PMSG_12 0xC0414C
#define mmMP0_C2PMSG_13 0xC0414D
#define mmMP0_C2PMSG_14 0xC0414E
#define mmMP0_C2PMSG_15 0xC0414F
#define mmMP0_C2PMSG_16 0xC04150
#define mmMP0_C2PMSG_17 0xC04151
#define mmMP0_C2PMSG_18 0xC04152
#define mmMP0_C2PMSG_19 0xC04153
#define mmMP0_C2PMSG_20 0xC04154
#define mmMP0_C2PMSG_21 0xC04155
#define mmMP0_C2PMSG_22 0xC04156
#define mmMP0_C2PMSG_23 0xC04157
#define mmMP0_C2PMSG_24 0xC04158
#define mmMP0_C2PMSG_25 0xC04159
#define mmMP0_C2PMSG_26 0xC0415A
#define mmMP0_C2PMSG_27 0xC0415B
#define mmMP0_C2PMSG_28 0xC0415C
#define mmMP0_C2PMSG_29 0xC0415D
#define mmMP0_C2PMSG_30 0xC0415E
#define mmMP0_C2PMSG_31 0xC0415F
#define mmMP0_C2PMSG_32 0xC04260
#define mmMP0_C2PMSG_33 0xC04261
#define mmMP0_C2PMSG_34 0xC04262
#define mmMP0_C2PMSG_35 0xC04263
#define mmMP0_C2PMSG_36 0xC04264
#define mmMP0_C2PMSG_37 0xC04265
#define mmMP0_C2PMSG_38 0xC04266
#define mmMP0_C2PMSG_39 0xC04267
#define mmMP0_C2PMSG_40 0xC04268
#define mmMP0_C2PMSG_41 0xC04269
#define mmMP0_C2PMSG_42 0xC0426A
#define mmMP0_C2PMSG_43 0xC0426B
#define mmMP0_C2PMSG_44 0xC0426C
#define mmMP0_C2PMSG_45 0xC0426D
#define mmMP0_C2PMSG_46 0xC0426E
#define mmMP0_C2PMSG_47 0xC0426F
#define mmMP0_C2PMSG_48 0xC04270
#define mmMP0_C2PMSG_49 0xC04271
#define mmMP0_C2PMSG_50 0xC04272
#define mmMP0_C2PMSG_51 0xC04273
#define mmMP0_C2PMSG_52 0xC04274
#define mmMP0_C2PMSG_53 0xC04275
#define mmMP0_C2PMSG_54 0xC04276
#define mmMP0_C2PMSG_55 0xC04277
#define mmMP0_C2PMSG_56 0xC04278
#define mmMP0_C2PMSG_57 0xC04279
#define mmMP0_C2PMSG_58 0xC0427A
#define mmMP0_C2PMSG_59 0xC0427B
#define mmMP0_C2PMSG_60 0xC0427C
#define mmMP0_C2PMSG_61 0xC0427D
#define mmMP0_C2PMSG_62 0xC0427E
#define mmMP0_C2PMSG_63 0xC0427F
#define mmMP0_C2PMSG_64 0xC04280
#define mmMP0_C2PMSG_65 0xC04281
#define mmMP0_C2PMSG_66 0xC04282
#define mmMP0_C2PMSG_67 0xC04283
#define mmMP0_C2PMSG_68 0xC04284
#define mmMP0_C2PMSG_69 0xC04285
#define mmMP0_C2PMSG_70 0xC04286
#define mmMP0_C2PMSG_71 0xC04287
#define mmMP0_C2PMSG_72 0xC04288
#define mmMP0_C2PMSG_73 0xC04289
#define mmMP0_C2PMSG_74 0xC0428A
#define mmMP0_C2PMSG_75 0xC0428B
#define mmMP0_C2PMSG_76 0xC0428C
#define mmMP0_C2PMSG_77 0xC0428D
#define mmMP0_C2PMSG_78 0xC0428E
#define mmMP0_C2PMSG_79 0xC0428F
#define mmMP0_C2PMSG_80 0xC04290
#define mmMP0_C2PMSG_81 0xC04291
#define mmMP0_C2PMSG_82 0xC04292
#define mmMP0_C2PMSG_83 0xC04293
#define mmMP0_C2PMSG_84 0xC04294
#define mmMP0_C2PMSG_85 0xC04295
#define mmMP0_C2PMSG_86 0xC04296
#define mmMP0_C2PMSG_87 0xC04297
#define mmMP0_C2PMSG_88 0xC04298
#define mmMP0_C2PMSG_89 0xC04299
#define mmMP0_C2PMSG_90 0xC0429A
#define mmMP0_C2PMSG_91 0xC0429B
#define mmMP0_C2PMSG_92 0xC0429C
#define mmMP0_C2PMSG_93 0xC0429D
#define mmMP0_C2PMSG_94 0xC0429E
#define mmMP0_C2PMSG_95 0xC0429F
#define mmMP0_P2CMSG_0 0xC041A0
#define mmMP0_P2CMSG_1 0xC041A1
#define mmMP0_P2CMSG_2 0xC041A2
#define mmMP0_P2CMSG_3 0xC041A3
#define mmMP0_P2CMSG_INTEN 0xC041A4
#define mmMP0_P2CMSG_INTSTS 0xC041A5
#define mmMP0_C2PMSG_ATTR_0 0xC041A6
#define mmMP0_C2PMSG_ATTR_1 0xC041A7
#define mmMP0_C2PMSG_ATTR_2 0xC041A8
#define mmMP0_C2PMSG_ATTR_3 0xC041A9
#define mmMP0_C2PMSG_ATTR_4 0xC041AA
#define mmMP0_C2PMSG_ATTR_5 0xC041AB
#define mmMP0_P2CMSG_ATTR 0xC041AC
#define mmMP0_P2SMSG_0 0xC041C0
#define mmMP0_P2SMSG_1 0xC041C1
#define mmMP0_P2SMSG_2 0xC041C2
#define mmMP0_P2SMSG_3 0xC041C3
#define mmMP0_P2SMSG_ATTR 0xC041C4
#define mmMP0_S2PMSG_ATTR 0xC041C5
#define mmMP0_P2SMSG_INTSTS 0xC041C6
#define mmMP0_S2PMSG_0 0xC041C7
#define mmMP0_PUB_RSMU_HCID 0xC041E0
#define mmMP0_PUB_RSMU_SIID 0xC041E1
#define mmMP0_SAM_IH_EXT_ERR_INTR 0xC04240
#define mmMP0_SAM_IH_EXT_ERR_INTR_STATUS 0xC04241
#define mmMP0_REVID 0xC80000
#define mmMP0_RSMU_HCID 0xC80001
#define mmMP0_RSMU_SIID 0xC80002
#define mmMP0_RAM_REPAIR_DONE 0xC80003
#define mmMP0_RAM_REPAIR_RESULT 0xC80004
#define mmMP0_FUSE_HARVESTING 0xC80005
#define mmMP0_FUSE_RMBITS 0xC80006
#define mmMP0_SMS_CFG 0xC80007
#define mmMP0_FUSE_SMS_0 0xC80008
#define mmMP0_FUSE_SMS_1 0xC80009
#define mmMP0_FUSE_SMS_2 0xC8000A
#define mmMP0_FUSE_SMS_3 0xC8000B
#define mmMP0_FUSE_SMS_4 0xC8000C
#define mmMP0_FUSE_SMS_5 0xC8000D
#define mmMP0_FUSE_SMS_6 0xC8000E
#define mmMP0_FUSE_SMS_7 0xC8000F
#define mmMP0_ACC_VIO_INTSTS 0xC80010
#define mmMP0_TDR_MISC0_STATUS 0xC80011
#define mmMP0_FW_OVERRIDE 0xC80012
#define mmMP0_BOOTROM_REVID 0xC80013
#define mmMP0_CRU_CPU_CTRL_STS 0xC80014
#define mmMP0_SFUSE_SEC 0xC80015
#define mmMP0_COLD_BOOT_EVENTS 0xC80016
#define mmMP0_WARM_BOOT_EVENTS 0xC80017
#define mmMP0_NSWORLD_P2CMSG_INTR_CTRL 0xC80018
#define mmMP0_NSWORLD_P2CMSG_CTRL 0xC80019
#define mmMP0_NSWORLD_C2PMSG_CTRL 0xC8001A
#define mmMP0_NSWORLD_C2PMSG_CTRL_1 0xC8001B
#define mmMP0_NSWORLD_C2PMSG_CTRL_2 0xC8001C
#define mmMP0_NSWORLD_P2SMSG_CTRL 0xC8001D
#define mmMP0_NSWORLD_S2PMSG_CTRL 0xC8001E
#define mmMP0_NSWORLD_PIC0_CTRL_0 0xC8001F
#define mmMP0_NSWORLD_PIC0_CTRL_1 0xC80020
#define mmMP0_NSWORLD_PIC0_CTRL_2 0xC80021
#define mmMP0_NSWORLD_PIC0_CTRL_3 0xC80022
#define mmMP0_NSWORLD_PIC1_CTRL_0 0xC80023
#define mmMP0_NSWORLD_PIC1_CTRL_1 0xC80024
#define mmMP0_NSWORLD_PIC1_CTRL_2 0xC80025
#define mmMP0_NSWORLD_PIC1_CTRL_3 0xC80026
#define mmMP0_NSWORLD_TIMER_CTRL 0xC80027
#define mmMP0_EVCNTCTL 0xC80028
#define mmMP0_EVCNTSEL 0xC80029
#define mmMP0_EVCNT0 0xC8002A
#define mmMP0_EVCNT1 0xC8002B
#define mmMP0_EVCNTHI 0xC8002C
#define mmMP0_J2P_MBOX0 0xC8002D
#define mmMP0_J2P_MBOX1 0xC8002E
#define mmMP0_J2P_ATTR 0xC8002F
#define mmMP0_CRU_ACC_VIO_INTSTS 0xC80030
#define mmMP0_ACC_VIOL_LOG0 0xC80031
#define mmMP0_ACC_VIOL_LOG1 0xC80032
#define mmMP0_SEC_SCRATCH0 0xC80033
#define mmMP0_SEC_SCRATCH1 0xC80034
#define mmMP0_SEC_SCRATCH2 0xC80035
#define mmMP0_SEC_SCRATCH3 0xC80036
#define mmMP0_STICKY 0xC80037
#define mmMP0_CRU_MISC_CTRL 0xC80038
#define mmMP0_SOFT_RESET_CTRL 0xC80039
#define mmMP0_NS_PROT_FAULT_STATUS_0 0xC8003A
#define mmMP0_FW_STATUS 0xC8003B
#define mmMP0_ROM_FW_CNTL 0xC8003C
#define mmMP0_FW_MISC_CTRL 0xC8003D
#define mmMP0_AEB_STATUS_0 0xC8003E
#define mmMP0_AEB_STATUS_1 0xC8003F
#define mmMP0_AEB_JTAG_DBG_CTRL 0xC80040
#define mmMP0_AEB_JTAG_DBG_CTRL_LOCK 0xC80041
#define mmMP0_AEB_CNTL_0 0xC80042
#define mmMP0_AEB_CNTL_1 0xC80043
#define mmMP0_PIC0_LEVEL_0 0xC80084
#define mmMP0_PIC0_LEVEL_1 0xC80085
#define mmMP0_PIC0_LEVEL_2 0xC80086
#define mmMP0_PIC0_LEVEL_3 0xC80087
#define mmMP0_PIC0_EDGE_0 0xC80088
#define mmMP0_PIC0_EDGE_1 0xC80089
#define mmMP0_PIC0_EDGE_2 0xC8008A
#define mmMP0_PIC0_EDGE_3 0xC8008B
#define mmMP0_PIC0_PRIORITY_0 0xC8008C
#define mmMP0_PIC0_PRIORITY_1 0xC8008D
#define mmMP0_PIC0_PRIORITY_2 0xC8008E
#define mmMP0_PIC0_PRIORITY_3 0xC8008F
#define mmMP0_PIC0_PRIORITY_4 0xC80090
#define mmMP0_PIC0_PRIORITY_5 0xC80091
#define mmMP0_PIC0_PRIORITY_6 0xC80092
#define mmMP0_PIC0_PRIORITY_7 0xC80093
#define mmMP0_PIC0_PRIORITY_8 0xC80094
#define mmMP0_PIC0_PRIORITY_9 0xC80095
#define mmMP0_PIC0_PRIORITY_10 0xC80096
#define mmMP0_PIC0_PRIORITY_11 0xC80097
#define mmMP0_PIC0_PRIORITY_12 0xC80098
#define mmMP0_PIC0_PRIORITY_13 0xC80099
#define mmMP0_PIC0_PRIORITY_14 0xC8009A
#define mmMP0_PIC0_PRIORITY_15 0xC8009B
#define mmMP0_PIC0_PRIORITY_16 0xC8009C
#define mmMP0_PIC0_PRIORITY_17 0xC8009D
#define mmMP0_PIC0_PRIORITY_18 0xC8009E
#define mmMP0_PIC0_PRIORITY_19 0xC8009F
#define mmMP0_PIC0_PRIORITY_20 0xC800A0
#define mmMP0_PIC0_PRIORITY_21 0xC800A1
#define mmMP0_PIC0_PRIORITY_22 0xC800A2
#define mmMP0_PIC0_PRIORITY_23 0xC800A3
#define mmMP0_PIC0_PRIORITY_24 0xC800A4
#define mmMP0_PIC0_PRIORITY_25 0xC800A5
#define mmMP0_PIC0_PRIORITY_26 0xC800A6
#define mmMP0_PIC0_PRIORITY_27 0xC800A7
#define mmMP0_PIC0_PRIORITY_28 0xC800A8
#define mmMP0_PIC0_PRIORITY_29 0xC800A9
#define mmMP0_PIC0_PRIORITY_30 0xC800AA
#define mmMP0_PIC0_PRIORITY_31 0xC800AB
#define mmMP0_PIC1_LEVEL_0 0xC800C4
#define mmMP0_PIC1_LEVEL_1 0xC800C5
#define mmMP0_PIC1_LEVEL_2 0xC800C6
#define mmMP0_PIC1_LEVEL_3 0xC800C7
#define mmMP0_PIC1_EDGE_0 0xC800C8
#define mmMP0_PIC1_EDGE_1 0xC800C9
#define mmMP0_PIC1_EDGE_2 0xC800CA
#define mmMP0_PIC1_EDGE_3 0xC800CB
#define mmMP0_PIC1_PRIORITY_0 0xC800CC
#define mmMP0_PIC1_PRIORITY_1 0xC800CD
#define mmMP0_PIC1_PRIORITY_2 0xC800CE
#define mmMP0_PIC1_PRIORITY_3 0xC800CF
#define mmMP0_PIC1_PRIORITY_4 0xC800D0
#define mmMP0_PIC1_PRIORITY_5 0xC800D1
#define mmMP0_PIC1_PRIORITY_6 0xC800D2
#define mmMP0_PIC1_PRIORITY_7 0xC800D3
#define mmMP0_PIC1_PRIORITY_8 0xC800D4
#define mmMP0_PIC1_PRIORITY_9 0xC800D5
#define mmMP0_PIC1_PRIORITY_10 0xC800D6
#define mmMP0_PIC1_PRIORITY_11 0xC800D7
#define mmMP0_PIC1_PRIORITY_12 0xC800D8
#define mmMP0_PIC1_PRIORITY_13 0xC800D9
#define mmMP0_PIC1_PRIORITY_14 0xC800DA
#define mmMP0_PIC1_PRIORITY_15 0xC800DB
#define mmMP0_PIC1_PRIORITY_16 0xC800DC
#define mmMP0_PIC1_PRIORITY_17 0xC800DD
#define mmMP0_PIC1_PRIORITY_18 0xC800DE
#define mmMP0_PIC1_PRIORITY_19 0xC800DF
#define mmMP0_PIC1_PRIORITY_20 0xC800E0
#define mmMP0_PIC1_PRIORITY_21 0xC800E1
#define mmMP0_PIC1_PRIORITY_22 0xC800E2
#define mmMP0_PIC1_PRIORITY_23 0xC800E3
#define mmMP0_PIC1_PRIORITY_24 0xC800E4
#define mmMP0_PIC1_PRIORITY_25 0xC800E5
#define mmMP0_PIC1_PRIORITY_26 0xC800E6
#define mmMP0_PIC1_PRIORITY_27 0xC800E7
#define mmMP0_PIC1_PRIORITY_28 0xC800E8
#define mmMP0_PIC1_PRIORITY_29 0xC800E9
#define mmMP0_PIC1_PRIORITY_30 0xC800EA
#define mmMP0_PIC1_PRIORITY_31 0xC800EB
#define mmMP0_SAM_IH_EXT_ERR_INTR_ACK 0xC80240
#define mmMP0_RSMU_SECINTR_FETCH0 0xC80280
#define mmMP0_RSMU_SECINTR_FETCH1 0xC80281
#define mmMP0_RSMU_SECINTR_STATUS 0xC80282
#define mmMP0_RSMU_SECINTR_FLUSH0 0xC80283
#define mmMP0_RSMU_SECINTR_FLUSH1 0xC80284
#define mmMP0_RSMU_SECINTR_CTRL 0xC80285
#define mmMP0_RSMU_SECINTR_OFCNT 0xC80286


// Registers from MP0_CRU_SMN block

#define mmMP0_SMN_SAM_IH_EXT_ERR_INTR 0x16040
#define mmMP0_SMN_SAM_IH_EXT_ERR_INTR_STATUS 0x16041
#define mmMP0_SMN_C2PMSG_32 0x16060
#define mmMP0_SMN_C2PMSG_33 0x16061
#define mmMP0_SMN_C2PMSG_34 0x16062
#define mmMP0_SMN_C2PMSG_35 0x16063
#define mmMP0_SMN_C2PMSG_36 0x16064
#define mmMP0_SMN_C2PMSG_37 0x16065
#define mmMP0_SMN_C2PMSG_38 0x16066
#define mmMP0_SMN_C2PMSG_39 0x16067
#define mmMP0_SMN_C2PMSG_40 0x16068
#define mmMP0_SMN_C2PMSG_41 0x16069
#define mmMP0_SMN_C2PMSG_42 0x1606A
#define mmMP0_SMN_C2PMSG_43 0x1606B
#define mmMP0_SMN_C2PMSG_44 0x1606C
#define mmMP0_SMN_C2PMSG_45 0x1606D
#define mmMP0_SMN_C2PMSG_46 0x1606E
#define mmMP0_SMN_C2PMSG_47 0x1606F
#define mmMP0_SMN_C2PMSG_48 0x16070
#define mmMP0_SMN_C2PMSG_49 0x16071
#define mmMP0_SMN_C2PMSG_50 0x16072
#define mmMP0_SMN_C2PMSG_51 0x16073
#define mmMP0_SMN_C2PMSG_52 0x16074
#define mmMP0_SMN_C2PMSG_53 0x16075
#define mmMP0_SMN_C2PMSG_54 0x16076
#define mmMP0_SMN_C2PMSG_55 0x16077
#define mmMP0_SMN_C2PMSG_56 0x16078
#define mmMP0_SMN_C2PMSG_57 0x16079
#define mmMP0_SMN_C2PMSG_58 0x1607A
#define mmMP0_SMN_C2PMSG_59 0x1607B
#define mmMP0_SMN_C2PMSG_60 0x1607C
#define mmMP0_SMN_C2PMSG_61 0x1607D
#define mmMP0_SMN_C2PMSG_62 0x1607E
#define mmMP0_SMN_C2PMSG_63 0x1607F
#define mmMP0_SMN_C2PMSG_64 0x16080
#define mmMP0_SMN_C2PMSG_65 0x16081
#define mmMP0_SMN_C2PMSG_66 0x16082
#define mmMP0_SMN_C2PMSG_67 0x16083
#define mmMP0_SMN_C2PMSG_68 0x16084
#define mmMP0_SMN_C2PMSG_69 0x16085
#define mmMP0_SMN_C2PMSG_70 0x16086
#define mmMP0_SMN_C2PMSG_71 0x16087
#define mmMP0_SMN_C2PMSG_72 0x16088
#define mmMP0_SMN_C2PMSG_73 0x16089
#define mmMP0_SMN_C2PMSG_74 0x1608A
#define mmMP0_SMN_C2PMSG_75 0x1608B
#define mmMP0_SMN_C2PMSG_76 0x1608C
#define mmMP0_SMN_C2PMSG_77 0x1608D
#define mmMP0_SMN_C2PMSG_78 0x1608E
#define mmMP0_SMN_C2PMSG_79 0x1608F
#define mmMP0_SMN_C2PMSG_80 0x16090
#define mmMP0_SMN_C2PMSG_81 0x16091
#define mmMP0_SMN_C2PMSG_82 0x16092
#define mmMP0_SMN_C2PMSG_83 0x16093
#define mmMP0_SMN_C2PMSG_84 0x16094
#define mmMP0_SMN_C2PMSG_85 0x16095
#define mmMP0_SMN_C2PMSG_86 0x16096
#define mmMP0_SMN_C2PMSG_87 0x16097
#define mmMP0_SMN_C2PMSG_88 0x16098
#define mmMP0_SMN_C2PMSG_89 0x16099
#define mmMP0_SMN_C2PMSG_90 0x1609A
#define mmMP0_SMN_C2PMSG_91 0x1609B
#define mmMP0_SMN_C2PMSG_92 0x1609C
#define mmMP0_SMN_C2PMSG_93 0x1609D
#define mmMP0_SMN_C2PMSG_94 0x1609E
#define mmMP0_SMN_C2PMSG_95 0x1609F


// Registers from MP0_CRU_RSMU block

#define mmMP0_RSMU_PUB_RSMU_HCID 0x13FE0
#define mmMP0_RSMU_PUB_RSMU_SIID 0x13FE1


// Registers from MP0_MMU block

#define mmMP0_MMU_SRAM_FLOP_START_ADDR 0xC84000
#define mmMP0_MMU_SRAM_ACC_VIOLATION_LOG_ADDR 0xC84001
#define mmMP0_MMU_SRAM_ACC_VIOLATION_LOG_STATUS 0xC84002
#define mmMP0_MMU_MISC_CNTL 0xC84003
#define mmMP0_MMU_ACCESS_ERR_LOG 0xC84004
#define mmMP0_MMU_SRAM_UNSECURE_BAR 0xC84005
#define mmMP0_MMU_SCRATCH_0 0xC84006
#define mmMP0_MMU_SCRATCH_1 0xC84007
#define mmMP0_MMU_SCRATCH_2 0xC84008
#define mmMP0_MMU_SCRATCH_3 0xC84009
#define mmMP0_MMU_SCRATCH_4 0xC8400A
#define mmMP0_MMU_SCRATCH_5 0xC8400B
#define mmMP0_MMU_SCRATCH_6 0xC8400C
#define mmMP0_MMU_SCRATCH_7 0xC8400D
#define mmMP0_MCA_ACCESS_CNTL 0xC0C000
#define mmMP0_MCA_ACCESS_WR_DATA 0xC0C001
#define mmMP0_MCA_ACCESS_RD_DATA 0xC0C002


// Registers from MP0_HUBIF block

#define mmMP0_MMHUB_SOC_TLB0_1 0xC90000
#define mmMP0_MMHUB_SOC_TLB0_2 0xC90004
#define mmMP0_MMHUB_SOC_TLB0_3 0xC90008
#define mmMP0_MMHUB_SOC_TLB0_4 0xC9000C
#define mmMP0_MMHUB_SOC_TLB0_5 0xC90010
#define mmMP0_MMHUB_SOC_TLB0_6 0xC90014
#define mmMP0_MMHUB_SOC_TLB0_7 0xC90018
#define mmMP0_MMHUB_SOC_TLB0_8 0xC9001C
#define mmMP0_MMHUB_SOC_TLB0_9 0xC90020
#define mmMP0_MMHUB_SOC_TLB0_10 0xC90024
#define mmMP0_MMHUB_SOC_TLB0_11 0xC90028
#define mmMP0_MMHUB_SOC_TLB0_12 0xC9002C
#define mmMP0_MMHUB_SOC_TLB0_13 0xC90030
#define mmMP0_MMHUB_SOC_TLB0_14 0xC90034
#define mmMP0_MMHUB_SOC_TLB0_15 0xC90038
#define mmMP0_MMHUB_SOC_TLB0_16 0xC9003C
#define mmMP0_MMHUB_SOC_TLB0_17 0xC90040
#define mmMP0_MMHUB_SOC_TLB0_18 0xC90044
#define mmMP0_MMHUB_SOC_TLB0_19 0xC90048
#define mmMP0_MMHUB_SOC_TLB0_20 0xC9004C
#define mmMP0_MMHUB_SOC_TLB0_21 0xC90050
#define mmMP0_MMHUB_SOC_TLB0_22 0xC90054
#define mmMP0_MMHUB_SOC_TLB0_23 0xC90058
#define mmMP0_MMHUB_SOC_TLB0_24 0xC9005C
#define mmMP0_MMHUB_SOC_TLB0_25 0xC90060
#define mmMP0_MMHUB_SOC_TLB0_26 0xC90064
#define mmMP0_MMHUB_SOC_TLB0_27 0xC90068
#define mmMP0_MMHUB_SOC_TLB0_28 0xC9006C
#define mmMP0_MMHUB_SOC_TLB0_29 0xC90070
#define mmMP0_MMHUB_SOC_TLB0_30 0xC90074
#define mmMP0_MMHUB_SOC_TLB0_31 0xC90078
#define mmMP0_MMHUB_SOC_TLB0_32 0xC9007C
#define mmMP0_MMHUB_SOC_TLB0_33 0xC90080
#define mmMP0_MMHUB_SOC_TLB0_34 0xC90084
#define mmMP0_MMHUB_SOC_TLB0_35 0xC90088
#define mmMP0_MMHUB_SOC_TLB0_36 0xC9008C
#define mmMP0_MMHUB_SOC_TLB0_37 0xC90090
#define mmMP0_MMHUB_SOC_TLB0_38 0xC90094
#define mmMP0_MMHUB_SOC_TLB0_39 0xC90098
#define mmMP0_MMHUB_SOC_TLB0_40 0xC9009C
#define mmMP0_MMHUB_SOC_TLB0_41 0xC900A0
#define mmMP0_MMHUB_SOC_TLB0_42 0xC900A4
#define mmMP0_MMHUB_SOC_TLB0_43 0xC900A8
#define mmMP0_MMHUB_SOC_TLB0_44 0xC900AC
#define mmMP0_MMHUB_SOC_TLB0_45 0xC900B0
#define mmMP0_MMHUB_SOC_TLB0_46 0xC900B4
#define mmMP0_MMHUB_SOC_TLB0_47 0xC900B8
#define mmMP0_MMHUB_SOC_TLB0_48 0xC900BC
#define mmMP0_MMHUB_SOC_TLB0_49 0xC900C0
#define mmMP0_MMHUB_SOC_TLB0_50 0xC900C4
#define mmMP0_MMHUB_SOC_TLB0_51 0xC900C8
#define mmMP0_MMHUB_SOC_TLB0_52 0xC900CC
#define mmMP0_MMHUB_SOC_TLB0_53 0xC900D0
#define mmMP0_MMHUB_SOC_TLB0_54 0xC900D4
#define mmMP0_MMHUB_SOC_TLB0_55 0xC900D8
#define mmMP0_MMHUB_SOC_TLB0_56 0xC900DC
#define mmMP0_MMHUB_SOC_TLB0_57 0xC900E0
#define mmMP0_MMHUB_SOC_TLB0_58 0xC900E4
#define mmMP0_MMHUB_SOC_TLB0_59 0xC900E8
#define mmMP0_MMHUB_SOC_TLB0_60 0xC900EC
#define mmMP0_MMHUB_SOC_TLB0_61 0xC900F0
#define mmMP0_MMHUB_SOC_TLB0_62 0xC900F4
#define mmMP0_MMHUB_SOC_TLB1_1 0xC90001
#define mmMP0_MMHUB_SOC_TLB1_2 0xC90005
#define mmMP0_MMHUB_SOC_TLB1_3 0xC90009
#define mmMP0_MMHUB_SOC_TLB1_4 0xC9000D
#define mmMP0_MMHUB_SOC_TLB1_5 0xC90011
#define mmMP0_MMHUB_SOC_TLB1_6 0xC90015
#define mmMP0_MMHUB_SOC_TLB1_7 0xC90019
#define mmMP0_MMHUB_SOC_TLB1_8 0xC9001D
#define mmMP0_MMHUB_SOC_TLB1_9 0xC90021
#define mmMP0_MMHUB_SOC_TLB1_10 0xC90025
#define mmMP0_MMHUB_SOC_TLB1_11 0xC90029
#define mmMP0_MMHUB_SOC_TLB1_12 0xC9002D
#define mmMP0_MMHUB_SOC_TLB1_13 0xC90031
#define mmMP0_MMHUB_SOC_TLB1_14 0xC90035
#define mmMP0_MMHUB_SOC_TLB1_15 0xC90039
#define mmMP0_MMHUB_SOC_TLB1_16 0xC9003D
#define mmMP0_MMHUB_SOC_TLB1_17 0xC90041
#define mmMP0_MMHUB_SOC_TLB1_18 0xC90045
#define mmMP0_MMHUB_SOC_TLB1_19 0xC90049
#define mmMP0_MMHUB_SOC_TLB1_20 0xC9004D
#define mmMP0_MMHUB_SOC_TLB1_21 0xC90051
#define mmMP0_MMHUB_SOC_TLB1_22 0xC90055
#define mmMP0_MMHUB_SOC_TLB1_23 0xC90059
#define mmMP0_MMHUB_SOC_TLB1_24 0xC9005D
#define mmMP0_MMHUB_SOC_TLB1_25 0xC90061
#define mmMP0_MMHUB_SOC_TLB1_26 0xC90065
#define mmMP0_MMHUB_SOC_TLB1_27 0xC90069
#define mmMP0_MMHUB_SOC_TLB1_28 0xC9006D
#define mmMP0_MMHUB_SOC_TLB1_29 0xC90071
#define mmMP0_MMHUB_SOC_TLB1_30 0xC90075
#define mmMP0_MMHUB_SOC_TLB1_31 0xC90079
#define mmMP0_MMHUB_SOC_TLB1_32 0xC9007D
#define mmMP0_MMHUB_SOC_TLB1_33 0xC90081
#define mmMP0_MMHUB_SOC_TLB1_34 0xC90085
#define mmMP0_MMHUB_SOC_TLB1_35 0xC90089
#define mmMP0_MMHUB_SOC_TLB1_36 0xC9008D
#define mmMP0_MMHUB_SOC_TLB1_37 0xC90091
#define mmMP0_MMHUB_SOC_TLB1_38 0xC90095
#define mmMP0_MMHUB_SOC_TLB1_39 0xC90099
#define mmMP0_MMHUB_SOC_TLB1_40 0xC9009D
#define mmMP0_MMHUB_SOC_TLB1_41 0xC900A1
#define mmMP0_MMHUB_SOC_TLB1_42 0xC900A5
#define mmMP0_MMHUB_SOC_TLB1_43 0xC900A9
#define mmMP0_MMHUB_SOC_TLB1_44 0xC900AD
#define mmMP0_MMHUB_SOC_TLB1_45 0xC900B1
#define mmMP0_MMHUB_SOC_TLB1_46 0xC900B5
#define mmMP0_MMHUB_SOC_TLB1_47 0xC900B9
#define mmMP0_MMHUB_SOC_TLB1_48 0xC900BD
#define mmMP0_MMHUB_SOC_TLB1_49 0xC900C1
#define mmMP0_MMHUB_SOC_TLB1_50 0xC900C5
#define mmMP0_MMHUB_SOC_TLB1_51 0xC900C9
#define mmMP0_MMHUB_SOC_TLB1_52 0xC900CD
#define mmMP0_MMHUB_SOC_TLB1_53 0xC900D1
#define mmMP0_MMHUB_SOC_TLB1_54 0xC900D5
#define mmMP0_MMHUB_SOC_TLB1_55 0xC900D9
#define mmMP0_MMHUB_SOC_TLB1_56 0xC900DD
#define mmMP0_MMHUB_SOC_TLB1_57 0xC900E1
#define mmMP0_MMHUB_SOC_TLB1_58 0xC900E5
#define mmMP0_MMHUB_SOC_TLB1_59 0xC900E9
#define mmMP0_MMHUB_SOC_TLB1_60 0xC900ED
#define mmMP0_MMHUB_SOC_TLB1_61 0xC900F1
#define mmMP0_MMHUB_SOC_TLB1_62 0xC900F5
#define mmMP0_MMHUB_SOC_TLB2_1 0xC90002
#define mmMP0_MMHUB_SOC_TLB2_2 0xC90006
#define mmMP0_MMHUB_SOC_TLB2_3 0xC9000A
#define mmMP0_MMHUB_SOC_TLB2_4 0xC9000E
#define mmMP0_MMHUB_SOC_TLB2_5 0xC90012
#define mmMP0_MMHUB_SOC_TLB2_6 0xC90016
#define mmMP0_MMHUB_SOC_TLB2_7 0xC9001A
#define mmMP0_MMHUB_SOC_TLB2_8 0xC9001E
#define mmMP0_MMHUB_SOC_TLB2_9 0xC90022
#define mmMP0_MMHUB_SOC_TLB2_10 0xC90026
#define mmMP0_MMHUB_SOC_TLB2_11 0xC9002A
#define mmMP0_MMHUB_SOC_TLB2_12 0xC9002E
#define mmMP0_MMHUB_SOC_TLB2_13 0xC90032
#define mmMP0_MMHUB_SOC_TLB2_14 0xC90036
#define mmMP0_MMHUB_SOC_TLB2_15 0xC9003A
#define mmMP0_MMHUB_SOC_TLB2_16 0xC9003E
#define mmMP0_MMHUB_SOC_TLB2_17 0xC90042
#define mmMP0_MMHUB_SOC_TLB2_18 0xC90046
#define mmMP0_MMHUB_SOC_TLB2_19 0xC9004A
#define mmMP0_MMHUB_SOC_TLB2_20 0xC9004E
#define mmMP0_MMHUB_SOC_TLB2_21 0xC90052
#define mmMP0_MMHUB_SOC_TLB2_22 0xC90056
#define mmMP0_MMHUB_SOC_TLB2_23 0xC9005A
#define mmMP0_MMHUB_SOC_TLB2_24 0xC9005E
#define mmMP0_MMHUB_SOC_TLB2_25 0xC90062
#define mmMP0_MMHUB_SOC_TLB2_26 0xC90066
#define mmMP0_MMHUB_SOC_TLB2_27 0xC9006A
#define mmMP0_MMHUB_SOC_TLB2_28 0xC9006E
#define mmMP0_MMHUB_SOC_TLB2_29 0xC90072
#define mmMP0_MMHUB_SOC_TLB2_30 0xC90076
#define mmMP0_MMHUB_SOC_TLB2_31 0xC9007A
#define mmMP0_MMHUB_SOC_TLB2_32 0xC9007E
#define mmMP0_MMHUB_SOC_TLB2_33 0xC90082
#define mmMP0_MMHUB_SOC_TLB2_34 0xC90086
#define mmMP0_MMHUB_SOC_TLB2_35 0xC9008A
#define mmMP0_MMHUB_SOC_TLB2_36 0xC9008E
#define mmMP0_MMHUB_SOC_TLB2_37 0xC90092
#define mmMP0_MMHUB_SOC_TLB2_38 0xC90096
#define mmMP0_MMHUB_SOC_TLB2_39 0xC9009A
#define mmMP0_MMHUB_SOC_TLB2_40 0xC9009E
#define mmMP0_MMHUB_SOC_TLB2_41 0xC900A2
#define mmMP0_MMHUB_SOC_TLB2_42 0xC900A6
#define mmMP0_MMHUB_SOC_TLB2_43 0xC900AA
#define mmMP0_MMHUB_SOC_TLB2_44 0xC900AE
#define mmMP0_MMHUB_SOC_TLB2_45 0xC900B2
#define mmMP0_MMHUB_SOC_TLB2_46 0xC900B6
#define mmMP0_MMHUB_SOC_TLB2_47 0xC900BA
#define mmMP0_MMHUB_SOC_TLB2_48 0xC900BE
#define mmMP0_MMHUB_SOC_TLB2_49 0xC900C2
#define mmMP0_MMHUB_SOC_TLB2_50 0xC900C6
#define mmMP0_MMHUB_SOC_TLB2_51 0xC900CA
#define mmMP0_MMHUB_SOC_TLB2_52 0xC900CE
#define mmMP0_MMHUB_SOC_TLB2_53 0xC900D2
#define mmMP0_MMHUB_SOC_TLB2_54 0xC900D6
#define mmMP0_MMHUB_SOC_TLB2_55 0xC900DA
#define mmMP0_MMHUB_SOC_TLB2_56 0xC900DE
#define mmMP0_MMHUB_SOC_TLB2_57 0xC900E2
#define mmMP0_MMHUB_SOC_TLB2_58 0xC900E6
#define mmMP0_MMHUB_SOC_TLB2_59 0xC900EA
#define mmMP0_MMHUB_SOC_TLB2_60 0xC900EE
#define mmMP0_MMHUB_SOC_TLB2_61 0xC900F2
#define mmMP0_MMHUB_SOC_TLB2_62 0xC900F6
#define mmMP0_MMHUB_SOC_TLB3_1 0xC90003
#define mmMP0_MMHUB_SOC_TLB3_2 0xC90007
#define mmMP0_MMHUB_SOC_TLB3_3 0xC9000B
#define mmMP0_MMHUB_SOC_TLB3_4 0xC9000F
#define mmMP0_MMHUB_SOC_TLB3_5 0xC90013
#define mmMP0_MMHUB_SOC_TLB3_6 0xC90017
#define mmMP0_MMHUB_SOC_TLB3_7 0xC9001B
#define mmMP0_MMHUB_SOC_TLB3_8 0xC9001F
#define mmMP0_MMHUB_SOC_TLB3_9 0xC90023
#define mmMP0_MMHUB_SOC_TLB3_10 0xC90027
#define mmMP0_MMHUB_SOC_TLB3_11 0xC9002B
#define mmMP0_MMHUB_SOC_TLB3_12 0xC9002F
#define mmMP0_MMHUB_SOC_TLB3_13 0xC90033
#define mmMP0_MMHUB_SOC_TLB3_14 0xC90037
#define mmMP0_MMHUB_SOC_TLB3_15 0xC9003B
#define mmMP0_MMHUB_SOC_TLB3_16 0xC9003F
#define mmMP0_MMHUB_SOC_TLB3_17 0xC90043
#define mmMP0_MMHUB_SOC_TLB3_18 0xC90047
#define mmMP0_MMHUB_SOC_TLB3_19 0xC9004B
#define mmMP0_MMHUB_SOC_TLB3_20 0xC9004F
#define mmMP0_MMHUB_SOC_TLB3_21 0xC90053
#define mmMP0_MMHUB_SOC_TLB3_22 0xC90057
#define mmMP0_MMHUB_SOC_TLB3_23 0xC9005B
#define mmMP0_MMHUB_SOC_TLB3_24 0xC9005F
#define mmMP0_MMHUB_SOC_TLB3_25 0xC90063
#define mmMP0_MMHUB_SOC_TLB3_26 0xC90067
#define mmMP0_MMHUB_SOC_TLB3_27 0xC9006B
#define mmMP0_MMHUB_SOC_TLB3_28 0xC9006F
#define mmMP0_MMHUB_SOC_TLB3_29 0xC90073
#define mmMP0_MMHUB_SOC_TLB3_30 0xC90077
#define mmMP0_MMHUB_SOC_TLB3_31 0xC9007B
#define mmMP0_MMHUB_SOC_TLB3_32 0xC9007F
#define mmMP0_MMHUB_SOC_TLB3_33 0xC90083
#define mmMP0_MMHUB_SOC_TLB3_34 0xC90087
#define mmMP0_MMHUB_SOC_TLB3_35 0xC9008B
#define mmMP0_MMHUB_SOC_TLB3_36 0xC9008F
#define mmMP0_MMHUB_SOC_TLB3_37 0xC90093
#define mmMP0_MMHUB_SOC_TLB3_38 0xC90097
#define mmMP0_MMHUB_SOC_TLB3_39 0xC9009B
#define mmMP0_MMHUB_SOC_TLB3_40 0xC9009F
#define mmMP0_MMHUB_SOC_TLB3_41 0xC900A3
#define mmMP0_MMHUB_SOC_TLB3_42 0xC900A7
#define mmMP0_MMHUB_SOC_TLB3_43 0xC900AB
#define mmMP0_MMHUB_SOC_TLB3_44 0xC900AF
#define mmMP0_MMHUB_SOC_TLB3_45 0xC900B3
#define mmMP0_MMHUB_SOC_TLB3_46 0xC900B7
#define mmMP0_MMHUB_SOC_TLB3_47 0xC900BB
#define mmMP0_MMHUB_SOC_TLB3_48 0xC900BF
#define mmMP0_MMHUB_SOC_TLB3_49 0xC900C3
#define mmMP0_MMHUB_SOC_TLB3_50 0xC900C7
#define mmMP0_MMHUB_SOC_TLB3_51 0xC900CB
#define mmMP0_MMHUB_SOC_TLB3_52 0xC900CF
#define mmMP0_MMHUB_SOC_TLB3_53 0xC900D3
#define mmMP0_MMHUB_SOC_TLB3_54 0xC900D7
#define mmMP0_MMHUB_SOC_TLB3_55 0xC900DB
#define mmMP0_MMHUB_SOC_TLB3_56 0xC900DF
#define mmMP0_MMHUB_SOC_TLB3_57 0xC900E3
#define mmMP0_MMHUB_SOC_TLB3_58 0xC900E7
#define mmMP0_MMHUB_SOC_TLB3_59 0xC900EB
#define mmMP0_MMHUB_SOC_TLB3_60 0xC900EF
#define mmMP0_MMHUB_SOC_TLB3_61 0xC900F3
#define mmMP0_MMHUB_SOC_TLB3_62 0xC900F7
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1 0xC900F8
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2 0xC900F9
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3 0xC900FA
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4 0xC900FB
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5 0xC900FC
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6 0xC900FD
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7 0xC900FE
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8 0xC900FF
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9 0xC90100
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10 0xC90101
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11 0xC90102
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12 0xC90103
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13 0xC90104
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14 0xC90105
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15 0xC90106
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16 0xC90107
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17 0xC90108
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18 0xC90109
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19 0xC9010A
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20 0xC9010B
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21 0xC9010C
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22 0xC9010D
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23 0xC9010E
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24 0xC9010F
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25 0xC90110
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26 0xC90111
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27 0xC90112
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28 0xC90113
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29 0xC90114
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30 0xC90115
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31 0xC90116
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32 0xC90117
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33 0xC90118
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34 0xC90119
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35 0xC9011A
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36 0xC9011B
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37 0xC9011C
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38 0xC9011D
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39 0xC9011E
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40 0xC9011F
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41 0xC90120
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42 0xC90121
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43 0xC90122
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44 0xC90123
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45 0xC90124
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46 0xC90125
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47 0xC90126
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48 0xC90127
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49 0xC90128
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50 0xC90129
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51 0xC9012A
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52 0xC9012B
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53 0xC9012C
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54 0xC9012D
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55 0xC9012E
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56 0xC9012F
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57 0xC90130
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58 0xC90131
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59 0xC90132
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60 0xC90133
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61 0xC90134
#define mmMP0_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62 0xC90135
#define mmMP0_MMHUB_TLB_ATTRIBUTE_1 0xC90136
#define mmMP0_MMHUB_TLB_ATTRIBUTE_2 0xC90137
#define mmMP0_MMHUB_TLB_ATTRIBUTE_3 0xC90138
#define mmMP0_MMHUB_TLB_ATTRIBUTE_4 0xC90139
#define mmMP0_MMHUB_TLB_ATTRIBUTE_5 0xC9013A
#define mmMP0_MMHUB_TLB_ATTRIBUTE_6 0xC9013B
#define mmMP0_MMHUB_TLB_ATTRIBUTE_7 0xC9013C
#define mmMP0_MMHUB_TLB_ATTRIBUTE_8 0xC9013D
#define mmMP0_MMHUB_TLB_ATTRIBUTE_9 0xC9013E
#define mmMP0_MMHUB_TLB_ATTRIBUTE_10 0xC9013F
#define mmMP0_MMHUB_TLB_ATTRIBUTE_11 0xC90140
#define mmMP0_MMHUB_TLB_ATTRIBUTE_12 0xC90141
#define mmMP0_MMHUB_TLB_ATTRIBUTE_13 0xC90142
#define mmMP0_MMHUB_TLB_ATTRIBUTE_14 0xC90143
#define mmMP0_MMHUB_TLB_ATTRIBUTE_15 0xC90144
#define mmMP0_MMHUB_TLB_ATTRIBUTE_16 0xC90145
#define mmMP0_MMHUB_TLB_ATTRIBUTE_17 0xC90146
#define mmMP0_MMHUB_TLB_ATTRIBUTE_18 0xC90147
#define mmMP0_MMHUB_TLB_ATTRIBUTE_19 0xC90148
#define mmMP0_MMHUB_TLB_ATTRIBUTE_20 0xC90149
#define mmMP0_MMHUB_TLB_ATTRIBUTE_21 0xC9014A
#define mmMP0_MMHUB_TLB_ATTRIBUTE_22 0xC9014B
#define mmMP0_MMHUB_TLB_ATTRIBUTE_23 0xC9014C
#define mmMP0_MMHUB_TLB_ATTRIBUTE_24 0xC9014D
#define mmMP0_MMHUB_TLB_ATTRIBUTE_25 0xC9014E
#define mmMP0_MMHUB_TLB_ATTRIBUTE_26 0xC9014F
#define mmMP0_MMHUB_TLB_ATTRIBUTE_27 0xC90150
#define mmMP0_MMHUB_TLB_ATTRIBUTE_28 0xC90151
#define mmMP0_MMHUB_TLB_ATTRIBUTE_29 0xC90152
#define mmMP0_MMHUB_TLB_ATTRIBUTE_30 0xC90153
#define mmMP0_MMHUB_TLB_ATTRIBUTE_31 0xC90154
#define mmMP0_MMHUB_TLB_ATTRIBUTE_32 0xC90155
#define mmMP0_MMHUB_TLB_ATTRIBUTE_33 0xC90156
#define mmMP0_MMHUB_TLB_ATTRIBUTE_34 0xC90157
#define mmMP0_MMHUB_TLB_ATTRIBUTE_35 0xC90158
#define mmMP0_MMHUB_TLB_ATTRIBUTE_36 0xC90159
#define mmMP0_MMHUB_TLB_ATTRIBUTE_37 0xC9015A
#define mmMP0_MMHUB_TLB_ATTRIBUTE_38 0xC9015B
#define mmMP0_MMHUB_TLB_ATTRIBUTE_39 0xC9015C
#define mmMP0_MMHUB_TLB_ATTRIBUTE_40 0xC9015D
#define mmMP0_MMHUB_TLB_ATTRIBUTE_41 0xC9015E
#define mmMP0_MMHUB_TLB_ATTRIBUTE_42 0xC9015F
#define mmMP0_MMHUB_TLB_ATTRIBUTE_43 0xC90160
#define mmMP0_MMHUB_TLB_ATTRIBUTE_44 0xC90161
#define mmMP0_MMHUB_TLB_ATTRIBUTE_45 0xC90162
#define mmMP0_MMHUB_TLB_ATTRIBUTE_46 0xC90163
#define mmMP0_MMHUB_TLB_ATTRIBUTE_47 0xC90164
#define mmMP0_MMHUB_TLB_ATTRIBUTE_48 0xC90165
#define mmMP0_MMHUB_TLB_ATTRIBUTE_49 0xC90166
#define mmMP0_MMHUB_TLB_ATTRIBUTE_50 0xC90167
#define mmMP0_MMHUB_TLB_ATTRIBUTE_51 0xC90168
#define mmMP0_MMHUB_TLB_ATTRIBUTE_52 0xC90169
#define mmMP0_MMHUB_TLB_ATTRIBUTE_53 0xC9016A
#define mmMP0_MMHUB_TLB_ATTRIBUTE_54 0xC9016B
#define mmMP0_MMHUB_TLB_ATTRIBUTE_55 0xC9016C
#define mmMP0_MMHUB_TLB_ATTRIBUTE_56 0xC9016D
#define mmMP0_MMHUB_TLB_ATTRIBUTE_57 0xC9016E
#define mmMP0_MMHUB_TLB_ATTRIBUTE_58 0xC9016F
#define mmMP0_MMHUB_TLB_ATTRIBUTE_59 0xC90170
#define mmMP0_MMHUB_TLB_ATTRIBUTE_60 0xC90171
#define mmMP0_MMHUB_TLB_ATTRIBUTE_61 0xC90172
#define mmMP0_MMHUB_TLB_ATTRIBUTE_62 0xC90173
#define mmMP0_MMHUB_INT_STATUS 0xC90174
#define mmMP0_MMHUB_WR_INT_ADDR 0xC90175
#define mmMP0_MMHUB_WR_INT_OTHER 0xC90176
#define mmMP0_MMHUB_RD_INT_ADDR 0xC90177
#define mmMP0_MMHUB_RD_INT_OTHER 0xC90178
#define mmMP0_MMHUB_REG_INT_ADDR 0xC90179
#define mmMP0_MMHUB_REG_INT_OTHER 0xC9017A
#define mmMP0_MMHUB_AXCACHE_CFG 0xC9017B
#define mmMP0_MMHUB_DS_OVERRIDE 0xC9017C
#define mmMP0_MMHUB_OUTSTANDING 0xC9017D
#define mmMP0_SYSHUB_SOC_TLB0_1 0xC8C000
#define mmMP0_SYSHUB_SOC_TLB0_2 0xC8C004
#define mmMP0_SYSHUB_SOC_TLB0_3 0xC8C008
#define mmMP0_SYSHUB_SOC_TLB0_4 0xC8C00C
#define mmMP0_SYSHUB_SOC_TLB0_5 0xC8C010
#define mmMP0_SYSHUB_SOC_TLB0_6 0xC8C014
#define mmMP0_SYSHUB_SOC_TLB0_7 0xC8C018
#define mmMP0_SYSHUB_SOC_TLB0_8 0xC8C01C
#define mmMP0_SYSHUB_SOC_TLB0_9 0xC8C020
#define mmMP0_SYSHUB_SOC_TLB0_10 0xC8C024
#define mmMP0_SYSHUB_SOC_TLB0_11 0xC8C028
#define mmMP0_SYSHUB_SOC_TLB0_12 0xC8C02C
#define mmMP0_SYSHUB_SOC_TLB0_13 0xC8C030
#define mmMP0_SYSHUB_SOC_TLB0_14 0xC8C034
#define mmMP0_SYSHUB_SOC_TLB0_15 0xC8C038
#define mmMP0_SYSHUB_SOC_TLB0_16 0xC8C03C
#define mmMP0_SYSHUB_SOC_TLB0_17 0xC8C040
#define mmMP0_SYSHUB_SOC_TLB0_18 0xC8C044
#define mmMP0_SYSHUB_SOC_TLB0_19 0xC8C048
#define mmMP0_SYSHUB_SOC_TLB0_20 0xC8C04C
#define mmMP0_SYSHUB_SOC_TLB0_21 0xC8C050
#define mmMP0_SYSHUB_SOC_TLB0_22 0xC8C054
#define mmMP0_SYSHUB_SOC_TLB0_23 0xC8C058
#define mmMP0_SYSHUB_SOC_TLB0_24 0xC8C05C
#define mmMP0_SYSHUB_SOC_TLB0_25 0xC8C060
#define mmMP0_SYSHUB_SOC_TLB0_26 0xC8C064
#define mmMP0_SYSHUB_SOC_TLB0_27 0xC8C068
#define mmMP0_SYSHUB_SOC_TLB0_28 0xC8C06C
#define mmMP0_SYSHUB_SOC_TLB0_29 0xC8C070
#define mmMP0_SYSHUB_SOC_TLB0_30 0xC8C074
#define mmMP0_SYSHUB_SOC_TLB0_31 0xC8C078
#define mmMP0_SYSHUB_SOC_TLB0_32 0xC8C07C
#define mmMP0_SYSHUB_SOC_TLB0_33 0xC8C080
#define mmMP0_SYSHUB_SOC_TLB0_34 0xC8C084
#define mmMP0_SYSHUB_SOC_TLB0_35 0xC8C088
#define mmMP0_SYSHUB_SOC_TLB0_36 0xC8C08C
#define mmMP0_SYSHUB_SOC_TLB0_37 0xC8C090
#define mmMP0_SYSHUB_SOC_TLB0_38 0xC8C094
#define mmMP0_SYSHUB_SOC_TLB0_39 0xC8C098
#define mmMP0_SYSHUB_SOC_TLB0_40 0xC8C09C
#define mmMP0_SYSHUB_SOC_TLB0_41 0xC8C0A0
#define mmMP0_SYSHUB_SOC_TLB0_42 0xC8C0A4
#define mmMP0_SYSHUB_SOC_TLB0_43 0xC8C0A8
#define mmMP0_SYSHUB_SOC_TLB0_44 0xC8C0AC
#define mmMP0_SYSHUB_SOC_TLB0_45 0xC8C0B0
#define mmMP0_SYSHUB_SOC_TLB0_46 0xC8C0B4
#define mmMP0_SYSHUB_SOC_TLB0_47 0xC8C0B8
#define mmMP0_SYSHUB_SOC_TLB0_48 0xC8C0BC
#define mmMP0_SYSHUB_SOC_TLB0_49 0xC8C0C0
#define mmMP0_SYSHUB_SOC_TLB0_50 0xC8C0C4
#define mmMP0_SYSHUB_SOC_TLB0_51 0xC8C0C8
#define mmMP0_SYSHUB_SOC_TLB0_52 0xC8C0CC
#define mmMP0_SYSHUB_SOC_TLB0_53 0xC8C0D0
#define mmMP0_SYSHUB_SOC_TLB0_54 0xC8C0D4
#define mmMP0_SYSHUB_SOC_TLB0_55 0xC8C0D8
#define mmMP0_SYSHUB_SOC_TLB0_56 0xC8C0DC
#define mmMP0_SYSHUB_SOC_TLB0_57 0xC8C0E0
#define mmMP0_SYSHUB_SOC_TLB0_58 0xC8C0E4
#define mmMP0_SYSHUB_SOC_TLB0_59 0xC8C0E8
#define mmMP0_SYSHUB_SOC_TLB0_60 0xC8C0EC
#define mmMP0_SYSHUB_SOC_TLB0_61 0xC8C0F0
#define mmMP0_SYSHUB_SOC_TLB0_62 0xC8C0F4
#define mmMP0_SYSHUB_SOC_TLB1_1 0xC8C001
#define mmMP0_SYSHUB_SOC_TLB1_2 0xC8C005
#define mmMP0_SYSHUB_SOC_TLB1_3 0xC8C009
#define mmMP0_SYSHUB_SOC_TLB1_4 0xC8C00D
#define mmMP0_SYSHUB_SOC_TLB1_5 0xC8C011
#define mmMP0_SYSHUB_SOC_TLB1_6 0xC8C015
#define mmMP0_SYSHUB_SOC_TLB1_7 0xC8C019
#define mmMP0_SYSHUB_SOC_TLB1_8 0xC8C01D
#define mmMP0_SYSHUB_SOC_TLB1_9 0xC8C021
#define mmMP0_SYSHUB_SOC_TLB1_10 0xC8C025
#define mmMP0_SYSHUB_SOC_TLB1_11 0xC8C029
#define mmMP0_SYSHUB_SOC_TLB1_12 0xC8C02D
#define mmMP0_SYSHUB_SOC_TLB1_13 0xC8C031
#define mmMP0_SYSHUB_SOC_TLB1_14 0xC8C035
#define mmMP0_SYSHUB_SOC_TLB1_15 0xC8C039
#define mmMP0_SYSHUB_SOC_TLB1_16 0xC8C03D
#define mmMP0_SYSHUB_SOC_TLB1_17 0xC8C041
#define mmMP0_SYSHUB_SOC_TLB1_18 0xC8C045
#define mmMP0_SYSHUB_SOC_TLB1_19 0xC8C049
#define mmMP0_SYSHUB_SOC_TLB1_20 0xC8C04D
#define mmMP0_SYSHUB_SOC_TLB1_21 0xC8C051
#define mmMP0_SYSHUB_SOC_TLB1_22 0xC8C055
#define mmMP0_SYSHUB_SOC_TLB1_23 0xC8C059
#define mmMP0_SYSHUB_SOC_TLB1_24 0xC8C05D
#define mmMP0_SYSHUB_SOC_TLB1_25 0xC8C061
#define mmMP0_SYSHUB_SOC_TLB1_26 0xC8C065
#define mmMP0_SYSHUB_SOC_TLB1_27 0xC8C069
#define mmMP0_SYSHUB_SOC_TLB1_28 0xC8C06D
#define mmMP0_SYSHUB_SOC_TLB1_29 0xC8C071
#define mmMP0_SYSHUB_SOC_TLB1_30 0xC8C075
#define mmMP0_SYSHUB_SOC_TLB1_31 0xC8C079
#define mmMP0_SYSHUB_SOC_TLB1_32 0xC8C07D
#define mmMP0_SYSHUB_SOC_TLB1_33 0xC8C081
#define mmMP0_SYSHUB_SOC_TLB1_34 0xC8C085
#define mmMP0_SYSHUB_SOC_TLB1_35 0xC8C089
#define mmMP0_SYSHUB_SOC_TLB1_36 0xC8C08D
#define mmMP0_SYSHUB_SOC_TLB1_37 0xC8C091
#define mmMP0_SYSHUB_SOC_TLB1_38 0xC8C095
#define mmMP0_SYSHUB_SOC_TLB1_39 0xC8C099
#define mmMP0_SYSHUB_SOC_TLB1_40 0xC8C09D
#define mmMP0_SYSHUB_SOC_TLB1_41 0xC8C0A1
#define mmMP0_SYSHUB_SOC_TLB1_42 0xC8C0A5
#define mmMP0_SYSHUB_SOC_TLB1_43 0xC8C0A9
#define mmMP0_SYSHUB_SOC_TLB1_44 0xC8C0AD
#define mmMP0_SYSHUB_SOC_TLB1_45 0xC8C0B1
#define mmMP0_SYSHUB_SOC_TLB1_46 0xC8C0B5
#define mmMP0_SYSHUB_SOC_TLB1_47 0xC8C0B9
#define mmMP0_SYSHUB_SOC_TLB1_48 0xC8C0BD
#define mmMP0_SYSHUB_SOC_TLB1_49 0xC8C0C1
#define mmMP0_SYSHUB_SOC_TLB1_50 0xC8C0C5
#define mmMP0_SYSHUB_SOC_TLB1_51 0xC8C0C9
#define mmMP0_SYSHUB_SOC_TLB1_52 0xC8C0CD
#define mmMP0_SYSHUB_SOC_TLB1_53 0xC8C0D1
#define mmMP0_SYSHUB_SOC_TLB1_54 0xC8C0D5
#define mmMP0_SYSHUB_SOC_TLB1_55 0xC8C0D9
#define mmMP0_SYSHUB_SOC_TLB1_56 0xC8C0DD
#define mmMP0_SYSHUB_SOC_TLB1_57 0xC8C0E1
#define mmMP0_SYSHUB_SOC_TLB1_58 0xC8C0E5
#define mmMP0_SYSHUB_SOC_TLB1_59 0xC8C0E9
#define mmMP0_SYSHUB_SOC_TLB1_60 0xC8C0ED
#define mmMP0_SYSHUB_SOC_TLB1_61 0xC8C0F1
#define mmMP0_SYSHUB_SOC_TLB1_62 0xC8C0F5
#define mmMP0_SYSHUB_SOC_TLB2_1 0xC8C002
#define mmMP0_SYSHUB_SOC_TLB2_2 0xC8C006
#define mmMP0_SYSHUB_SOC_TLB2_3 0xC8C00A
#define mmMP0_SYSHUB_SOC_TLB2_4 0xC8C00E
#define mmMP0_SYSHUB_SOC_TLB2_5 0xC8C012
#define mmMP0_SYSHUB_SOC_TLB2_6 0xC8C016
#define mmMP0_SYSHUB_SOC_TLB2_7 0xC8C01A
#define mmMP0_SYSHUB_SOC_TLB2_8 0xC8C01E
#define mmMP0_SYSHUB_SOC_TLB2_9 0xC8C022
#define mmMP0_SYSHUB_SOC_TLB2_10 0xC8C026
#define mmMP0_SYSHUB_SOC_TLB2_11 0xC8C02A
#define mmMP0_SYSHUB_SOC_TLB2_12 0xC8C02E
#define mmMP0_SYSHUB_SOC_TLB2_13 0xC8C032
#define mmMP0_SYSHUB_SOC_TLB2_14 0xC8C036
#define mmMP0_SYSHUB_SOC_TLB2_15 0xC8C03A
#define mmMP0_SYSHUB_SOC_TLB2_16 0xC8C03E
#define mmMP0_SYSHUB_SOC_TLB2_17 0xC8C042
#define mmMP0_SYSHUB_SOC_TLB2_18 0xC8C046
#define mmMP0_SYSHUB_SOC_TLB2_19 0xC8C04A
#define mmMP0_SYSHUB_SOC_TLB2_20 0xC8C04E
#define mmMP0_SYSHUB_SOC_TLB2_21 0xC8C052
#define mmMP0_SYSHUB_SOC_TLB2_22 0xC8C056
#define mmMP0_SYSHUB_SOC_TLB2_23 0xC8C05A
#define mmMP0_SYSHUB_SOC_TLB2_24 0xC8C05E
#define mmMP0_SYSHUB_SOC_TLB2_25 0xC8C062
#define mmMP0_SYSHUB_SOC_TLB2_26 0xC8C066
#define mmMP0_SYSHUB_SOC_TLB2_27 0xC8C06A
#define mmMP0_SYSHUB_SOC_TLB2_28 0xC8C06E
#define mmMP0_SYSHUB_SOC_TLB2_29 0xC8C072
#define mmMP0_SYSHUB_SOC_TLB2_30 0xC8C076
#define mmMP0_SYSHUB_SOC_TLB2_31 0xC8C07A
#define mmMP0_SYSHUB_SOC_TLB2_32 0xC8C07E
#define mmMP0_SYSHUB_SOC_TLB2_33 0xC8C082
#define mmMP0_SYSHUB_SOC_TLB2_34 0xC8C086
#define mmMP0_SYSHUB_SOC_TLB2_35 0xC8C08A
#define mmMP0_SYSHUB_SOC_TLB2_36 0xC8C08E
#define mmMP0_SYSHUB_SOC_TLB2_37 0xC8C092
#define mmMP0_SYSHUB_SOC_TLB2_38 0xC8C096
#define mmMP0_SYSHUB_SOC_TLB2_39 0xC8C09A
#define mmMP0_SYSHUB_SOC_TLB2_40 0xC8C09E
#define mmMP0_SYSHUB_SOC_TLB2_41 0xC8C0A2
#define mmMP0_SYSHUB_SOC_TLB2_42 0xC8C0A6
#define mmMP0_SYSHUB_SOC_TLB2_43 0xC8C0AA
#define mmMP0_SYSHUB_SOC_TLB2_44 0xC8C0AE
#define mmMP0_SYSHUB_SOC_TLB2_45 0xC8C0B2
#define mmMP0_SYSHUB_SOC_TLB2_46 0xC8C0B6
#define mmMP0_SYSHUB_SOC_TLB2_47 0xC8C0BA
#define mmMP0_SYSHUB_SOC_TLB2_48 0xC8C0BE
#define mmMP0_SYSHUB_SOC_TLB2_49 0xC8C0C2
#define mmMP0_SYSHUB_SOC_TLB2_50 0xC8C0C6
#define mmMP0_SYSHUB_SOC_TLB2_51 0xC8C0CA
#define mmMP0_SYSHUB_SOC_TLB2_52 0xC8C0CE
#define mmMP0_SYSHUB_SOC_TLB2_53 0xC8C0D2
#define mmMP0_SYSHUB_SOC_TLB2_54 0xC8C0D6
#define mmMP0_SYSHUB_SOC_TLB2_55 0xC8C0DA
#define mmMP0_SYSHUB_SOC_TLB2_56 0xC8C0DE
#define mmMP0_SYSHUB_SOC_TLB2_57 0xC8C0E2
#define mmMP0_SYSHUB_SOC_TLB2_58 0xC8C0E6
#define mmMP0_SYSHUB_SOC_TLB2_59 0xC8C0EA
#define mmMP0_SYSHUB_SOC_TLB2_60 0xC8C0EE
#define mmMP0_SYSHUB_SOC_TLB2_61 0xC8C0F2
#define mmMP0_SYSHUB_SOC_TLB2_62 0xC8C0F6
#define mmMP0_SYSHUB_SOC_TLB3_1 0xC8C003
#define mmMP0_SYSHUB_SOC_TLB3_2 0xC8C007
#define mmMP0_SYSHUB_SOC_TLB3_3 0xC8C00B
#define mmMP0_SYSHUB_SOC_TLB3_4 0xC8C00F
#define mmMP0_SYSHUB_SOC_TLB3_5 0xC8C013
#define mmMP0_SYSHUB_SOC_TLB3_6 0xC8C017
#define mmMP0_SYSHUB_SOC_TLB3_7 0xC8C01B
#define mmMP0_SYSHUB_SOC_TLB3_8 0xC8C01F
#define mmMP0_SYSHUB_SOC_TLB3_9 0xC8C023
#define mmMP0_SYSHUB_SOC_TLB3_10 0xC8C027
#define mmMP0_SYSHUB_SOC_TLB3_11 0xC8C02B
#define mmMP0_SYSHUB_SOC_TLB3_12 0xC8C02F
#define mmMP0_SYSHUB_SOC_TLB3_13 0xC8C033
#define mmMP0_SYSHUB_SOC_TLB3_14 0xC8C037
#define mmMP0_SYSHUB_SOC_TLB3_15 0xC8C03B
#define mmMP0_SYSHUB_SOC_TLB3_16 0xC8C03F
#define mmMP0_SYSHUB_SOC_TLB3_17 0xC8C043
#define mmMP0_SYSHUB_SOC_TLB3_18 0xC8C047
#define mmMP0_SYSHUB_SOC_TLB3_19 0xC8C04B
#define mmMP0_SYSHUB_SOC_TLB3_20 0xC8C04F
#define mmMP0_SYSHUB_SOC_TLB3_21 0xC8C053
#define mmMP0_SYSHUB_SOC_TLB3_22 0xC8C057
#define mmMP0_SYSHUB_SOC_TLB3_23 0xC8C05B
#define mmMP0_SYSHUB_SOC_TLB3_24 0xC8C05F
#define mmMP0_SYSHUB_SOC_TLB3_25 0xC8C063
#define mmMP0_SYSHUB_SOC_TLB3_26 0xC8C067
#define mmMP0_SYSHUB_SOC_TLB3_27 0xC8C06B
#define mmMP0_SYSHUB_SOC_TLB3_28 0xC8C06F
#define mmMP0_SYSHUB_SOC_TLB3_29 0xC8C073
#define mmMP0_SYSHUB_SOC_TLB3_30 0xC8C077
#define mmMP0_SYSHUB_SOC_TLB3_31 0xC8C07B
#define mmMP0_SYSHUB_SOC_TLB3_32 0xC8C07F
#define mmMP0_SYSHUB_SOC_TLB3_33 0xC8C083
#define mmMP0_SYSHUB_SOC_TLB3_34 0xC8C087
#define mmMP0_SYSHUB_SOC_TLB3_35 0xC8C08B
#define mmMP0_SYSHUB_SOC_TLB3_36 0xC8C08F
#define mmMP0_SYSHUB_SOC_TLB3_37 0xC8C093
#define mmMP0_SYSHUB_SOC_TLB3_38 0xC8C097
#define mmMP0_SYSHUB_SOC_TLB3_39 0xC8C09B
#define mmMP0_SYSHUB_SOC_TLB3_40 0xC8C09F
#define mmMP0_SYSHUB_SOC_TLB3_41 0xC8C0A3
#define mmMP0_SYSHUB_SOC_TLB3_42 0xC8C0A7
#define mmMP0_SYSHUB_SOC_TLB3_43 0xC8C0AB
#define mmMP0_SYSHUB_SOC_TLB3_44 0xC8C0AF
#define mmMP0_SYSHUB_SOC_TLB3_45 0xC8C0B3
#define mmMP0_SYSHUB_SOC_TLB3_46 0xC8C0B7
#define mmMP0_SYSHUB_SOC_TLB3_47 0xC8C0BB
#define mmMP0_SYSHUB_SOC_TLB3_48 0xC8C0BF
#define mmMP0_SYSHUB_SOC_TLB3_49 0xC8C0C3
#define mmMP0_SYSHUB_SOC_TLB3_50 0xC8C0C7
#define mmMP0_SYSHUB_SOC_TLB3_51 0xC8C0CB
#define mmMP0_SYSHUB_SOC_TLB3_52 0xC8C0CF
#define mmMP0_SYSHUB_SOC_TLB3_53 0xC8C0D3
#define mmMP0_SYSHUB_SOC_TLB3_54 0xC8C0D7
#define mmMP0_SYSHUB_SOC_TLB3_55 0xC8C0DB
#define mmMP0_SYSHUB_SOC_TLB3_56 0xC8C0DF
#define mmMP0_SYSHUB_SOC_TLB3_57 0xC8C0E3
#define mmMP0_SYSHUB_SOC_TLB3_58 0xC8C0E7
#define mmMP0_SYSHUB_SOC_TLB3_59 0xC8C0EB
#define mmMP0_SYSHUB_SOC_TLB3_60 0xC8C0EF
#define mmMP0_SYSHUB_SOC_TLB3_61 0xC8C0F3
#define mmMP0_SYSHUB_SOC_TLB3_62 0xC8C0F7
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1 0xC8C0F8
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2 0xC8C0F9
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3 0xC8C0FA
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4 0xC8C0FB
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5 0xC8C0FC
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6 0xC8C0FD
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7 0xC8C0FE
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8 0xC8C0FF
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9 0xC8C100
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10 0xC8C101
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11 0xC8C102
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12 0xC8C103
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13 0xC8C104
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14 0xC8C105
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15 0xC8C106
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16 0xC8C107
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17 0xC8C108
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18 0xC8C109
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19 0xC8C10A
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20 0xC8C10B
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21 0xC8C10C
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22 0xC8C10D
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23 0xC8C10E
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24 0xC8C10F
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25 0xC8C110
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26 0xC8C111
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27 0xC8C112
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28 0xC8C113
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29 0xC8C114
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30 0xC8C115
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31 0xC8C116
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32 0xC8C117
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33 0xC8C118
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34 0xC8C119
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35 0xC8C11A
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36 0xC8C11B
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37 0xC8C11C
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38 0xC8C11D
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39 0xC8C11E
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40 0xC8C11F
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41 0xC8C120
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42 0xC8C121
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43 0xC8C122
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44 0xC8C123
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45 0xC8C124
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46 0xC8C125
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47 0xC8C126
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48 0xC8C127
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49 0xC8C128
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50 0xC8C129
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51 0xC8C12A
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52 0xC8C12B
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53 0xC8C12C
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54 0xC8C12D
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55 0xC8C12E
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56 0xC8C12F
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57 0xC8C130
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58 0xC8C131
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59 0xC8C132
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60 0xC8C133
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61 0xC8C134
#define mmMP0_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62 0xC8C135
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_1 0xC8C136
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_2 0xC8C137
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_3 0xC8C138
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_4 0xC8C139
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_5 0xC8C13A
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_6 0xC8C13B
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_7 0xC8C13C
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_8 0xC8C13D
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_9 0xC8C13E
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_10 0xC8C13F
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_11 0xC8C140
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_12 0xC8C141
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_13 0xC8C142
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_14 0xC8C143
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_15 0xC8C144
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_16 0xC8C145
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_17 0xC8C146
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_18 0xC8C147
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_19 0xC8C148
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_20 0xC8C149
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_21 0xC8C14A
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_22 0xC8C14B
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_23 0xC8C14C
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_24 0xC8C14D
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_25 0xC8C14E
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_26 0xC8C14F
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_27 0xC8C150
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_28 0xC8C151
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_29 0xC8C152
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_30 0xC8C153
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_31 0xC8C154
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_32 0xC8C155
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_33 0xC8C156
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_34 0xC8C157
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_35 0xC8C158
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_36 0xC8C159
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_37 0xC8C15A
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_38 0xC8C15B
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_39 0xC8C15C
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_40 0xC8C15D
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_41 0xC8C15E
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_42 0xC8C15F
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_43 0xC8C160
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_44 0xC8C161
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_45 0xC8C162
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_46 0xC8C163
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_47 0xC8C164
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_48 0xC8C165
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_49 0xC8C166
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_50 0xC8C167
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_51 0xC8C168
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_52 0xC8C169
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_53 0xC8C16A
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_54 0xC8C16B
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_55 0xC8C16C
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_56 0xC8C16D
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_57 0xC8C16E
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_58 0xC8C16F
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_59 0xC8C170
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_60 0xC8C171
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_61 0xC8C172
#define mmMP0_SYSHUB_TLB_ATTRIBUTE_62 0xC8C173
#define mmMP0_SYSHUB_INT_STATUS 0xC8C174
#define mmMP0_SYSHUB_WR_INT_ADDR 0xC8C175
#define mmMP0_SYSHUB_WR_INT_OTHER 0xC8C176
#define mmMP0_SYSHUB_RD_INT_ADDR 0xC8C177
#define mmMP0_SYSHUB_RD_INT_OTHER 0xC8C178
#define mmMP0_SYSHUB_REG_INT_ADDR 0xC8C179
#define mmMP0_SYSHUB_REG_INT_OTHER 0xC8C17A
#define mmMP0_SYSHUB_AXCACHE_CFG 0xC8C17B
#define mmMP0_SYSHUB_DS_OVERRIDE 0xC8C17C
#define mmMP0_SYSHUB_OUTSTANDING 0xC8C17D


// Registers from MP1_CRU block

#define mmMP1_SMNIF_ERROR 0xC04000
#define mmMP1_LX3_PDEBUGPC 0xC04001
#define mmMP1_LX3_PWAITMODE 0xC04002
#define mmMP1_IH_MP0SW_INT_CTXID 0xC04003
#define mmMP1_IH_MP1SW_INT_CTXID 0xC04004
#define mmMP1_IH_DISP_TIMER_ID 0xC04005
#define mmMP1_FW_DEBUG_CNT0 0xC04006
#define mmMP1_FW_DEBUG_CNT1 0xC04007
#define mmMP1_FW_DEBUG_CNT2 0xC04008
#define mmMP1_FW_DEBUG_CNT3 0xC04009
#define mmMP1_FW_DEBUG_SIGNAL0 0xC0400A
#define mmMP1_FW_DEBUG_SIGNAL1 0xC0400B
#define mmMP1_DSM_ENABLE 0xC0400C
#define mmMP1_FIRMWARE_FLAGS 0xC0400D
#define mmMP1_MUTEX_0 0xC0400E
#define mmMP1_MUTEX_1 0xC0400F
#define mmMP1_MUTEX_2 0xC04010
#define mmMP1_MUTEX_3 0xC04011
#define mmMP1_PUB_SCRATCH0 0xC04012
#define mmMP1_PUB_SCRATCH1 0xC04013
#define mmMP1_PUB_SCRATCH2 0xC04014
#define mmMP1_PUB_SCRATCH3 0xC04015
#define mmMP1_FW_CHRONO_LO 0xC04016
#define mmMP1_FW_CHRONO_HI 0xC04017
#define mmMP1_C2PMSG_0 0xC04140
#define mmMP1_C2PMSG_1 0xC04141
#define mmMP1_C2PMSG_2 0xC04142
#define mmMP1_C2PMSG_3 0xC04143
#define mmMP1_C2PMSG_4 0xC04144
#define mmMP1_C2PMSG_5 0xC04145
#define mmMP1_C2PMSG_6 0xC04146
#define mmMP1_C2PMSG_7 0xC04147
#define mmMP1_C2PMSG_8 0xC04148
#define mmMP1_C2PMSG_9 0xC04149
#define mmMP1_C2PMSG_10 0xC0414A
#define mmMP1_C2PMSG_11 0xC0414B
#define mmMP1_C2PMSG_12 0xC0414C
#define mmMP1_C2PMSG_13 0xC0414D
#define mmMP1_C2PMSG_14 0xC0414E
#define mmMP1_C2PMSG_15 0xC0414F
#define mmMP1_C2PMSG_16 0xC04150
#define mmMP1_C2PMSG_17 0xC04151
#define mmMP1_C2PMSG_18 0xC04152
#define mmMP1_C2PMSG_19 0xC04153
#define mmMP1_C2PMSG_20 0xC04154
#define mmMP1_C2PMSG_21 0xC04155
#define mmMP1_C2PMSG_22 0xC04156
#define mmMP1_C2PMSG_23 0xC04157
#define mmMP1_C2PMSG_24 0xC04158
#define mmMP1_C2PMSG_25 0xC04159
#define mmMP1_C2PMSG_26 0xC0415A
#define mmMP1_C2PMSG_27 0xC0415B
#define mmMP1_C2PMSG_28 0xC0415C
#define mmMP1_C2PMSG_29 0xC0415D
#define mmMP1_C2PMSG_30 0xC0415E
#define mmMP1_C2PMSG_31 0xC0415F
#define mmMP1_C2PMSG_32 0xC04260
#define mmMP1_C2PMSG_33 0xC04261
#define mmMP1_C2PMSG_34 0xC04262
#define mmMP1_C2PMSG_35 0xC04263
#define mmMP1_C2PMSG_36 0xC04264
#define mmMP1_C2PMSG_37 0xC04265
#define mmMP1_C2PMSG_38 0xC04266
#define mmMP1_C2PMSG_39 0xC04267
#define mmMP1_C2PMSG_40 0xC04268
#define mmMP1_C2PMSG_41 0xC04269
#define mmMP1_C2PMSG_42 0xC0426A
#define mmMP1_C2PMSG_43 0xC0426B
#define mmMP1_C2PMSG_44 0xC0426C
#define mmMP1_C2PMSG_45 0xC0426D
#define mmMP1_C2PMSG_46 0xC0426E
#define mmMP1_C2PMSG_47 0xC0426F
#define mmMP1_C2PMSG_48 0xC04270
#define mmMP1_C2PMSG_49 0xC04271
#define mmMP1_C2PMSG_50 0xC04272
#define mmMP1_C2PMSG_51 0xC04273
#define mmMP1_C2PMSG_52 0xC04274
#define mmMP1_C2PMSG_53 0xC04275
#define mmMP1_C2PMSG_54 0xC04276
#define mmMP1_C2PMSG_55 0xC04277
#define mmMP1_C2PMSG_56 0xC04278
#define mmMP1_C2PMSG_57 0xC04279
#define mmMP1_C2PMSG_58 0xC0427A
#define mmMP1_C2PMSG_59 0xC0427B
#define mmMP1_C2PMSG_60 0xC0427C
#define mmMP1_C2PMSG_61 0xC0427D
#define mmMP1_C2PMSG_62 0xC0427E
#define mmMP1_C2PMSG_63 0xC0427F
#define mmMP1_C2PMSG_64 0xC04280
#define mmMP1_C2PMSG_65 0xC04281
#define mmMP1_C2PMSG_66 0xC04282
#define mmMP1_C2PMSG_67 0xC04283
#define mmMP1_C2PMSG_68 0xC04284
#define mmMP1_C2PMSG_69 0xC04285
#define mmMP1_C2PMSG_70 0xC04286
#define mmMP1_C2PMSG_71 0xC04287
#define mmMP1_C2PMSG_72 0xC04288
#define mmMP1_C2PMSG_73 0xC04289
#define mmMP1_C2PMSG_74 0xC0428A
#define mmMP1_C2PMSG_75 0xC0428B
#define mmMP1_C2PMSG_76 0xC0428C
#define mmMP1_C2PMSG_77 0xC0428D
#define mmMP1_C2PMSG_78 0xC0428E
#define mmMP1_C2PMSG_79 0xC0428F
#define mmMP1_C2PMSG_80 0xC04290
#define mmMP1_C2PMSG_81 0xC04291
#define mmMP1_C2PMSG_82 0xC04292
#define mmMP1_C2PMSG_83 0xC04293
#define mmMP1_C2PMSG_84 0xC04294
#define mmMP1_C2PMSG_85 0xC04295
#define mmMP1_C2PMSG_86 0xC04296
#define mmMP1_C2PMSG_87 0xC04297
#define mmMP1_C2PMSG_88 0xC04298
#define mmMP1_C2PMSG_89 0xC04299
#define mmMP1_C2PMSG_90 0xC0429A
#define mmMP1_C2PMSG_91 0xC0429B
#define mmMP1_C2PMSG_92 0xC0429C
#define mmMP1_C2PMSG_93 0xC0429D
#define mmMP1_C2PMSG_94 0xC0429E
#define mmMP1_C2PMSG_95 0xC0429F
#define mmMP1_P2CMSG_0 0xC041A0
#define mmMP1_P2CMSG_1 0xC041A1
#define mmMP1_P2CMSG_2 0xC041A2
#define mmMP1_P2CMSG_3 0xC041A3
#define mmMP1_P2CMSG_INTEN 0xC041A4
#define mmMP1_P2CMSG_INTSTS 0xC041A5
#define mmMP1_P2SMSG_0 0xC041C0
#define mmMP1_P2SMSG_1 0xC041C1
#define mmMP1_P2SMSG_2 0xC041C2
#define mmMP1_P2SMSG_3 0xC041C3
#define mmMP1_P2SMSG_INTSTS 0xC041C4
#define mmMP1_S2PMSG_0 0xC041C5
#define mmMP1_PUB_RSMU_HCID 0xC041E0
#define mmMP1_PUB_RSMU_SIID 0xC041E1
#define mmMP1_SRBMTMR_0_CTRL0 0xC04200
#define mmMP1_SRBMTMR_1_CTRL0 0xC04206
#define mmMP1_SRBMTMR_0_CTRL1 0xC04201
#define mmMP1_SRBMTMR_1_CTRL1 0xC04207
#define mmMP1_SRBMTMR_0_CMP_AUTOINC 0xC04202
#define mmMP1_SRBMTMR_1_CMP_AUTOINC 0xC04208
#define mmMP1_SRBMTMR_0_INTEN 0xC04203
#define mmMP1_SRBMTMR_1_INTEN 0xC04209
#define mmMP1_SRBMTMR_OCMP_0_0 0xC04204
#define mmMP1_SRBMTMR_OCMP_1_0 0xC0420A
#define mmMP1_SRBMTMR_0_CNT 0xC04205
#define mmMP1_SRBMTMR_1_CNT 0xC0420B
#define mmMP1_ACP2MP_RESP 0xC04240
#define mmMP1_DC2MP_RESP 0xC04241
#define mmMP1_UVD2MP_RESP 0xC04242
#define mmMP1_VCE2MP_RESP 0xC04243
#define mmMP1_RLC2MP_RESP 0xC04244
#define mmMP1_IH_MP0SW_INT 0xC042C0
#define mmMP1_IH_MP1SW_INT 0xC042C1
#define mmMP1_IH_SW_INT_CTRL 0xC042C2
#define mmMP1_IH_DISPTMR0_INT_CTRL 0xC042C3
#define mmMP1_IH_DISPTMR1_INT_CTRL 0xC042C4
#define mmMP1_FPS_CNT 0xC042C5
#define mmMP1_REVID 0xC80000
#define mmMP1_RSMU_HCID 0xC80001
#define mmMP1_RSMU_SIID 0xC80002
#define mmMP1_RAM_REPAIR_DONE 0xC80003
#define mmMP1_RAM_REPAIR_RESULT 0xC80004
#define mmMP1_FUSE_HARVESTING 0xC80005
#define mmMP1_FUSE_RMBITS 0xC80006
#define mmMP1_SMS_CFG 0xC80007
#define mmMP1_FUSE_SMS_0 0xC80008
#define mmMP1_FUSE_SMS_1 0xC80009
#define mmMP1_FUSE_SMS_2 0xC8000A
#define mmMP1_FUSE_SMS_3 0xC8000B
#define mmMP1_FUSE_SMS_4 0xC8000C
#define mmMP1_FUSE_SMS_5 0xC8000D
#define mmMP1_FUSE_SMS_6 0xC8000E
#define mmMP1_FUSE_SMS_7 0xC8000F
#define mmMP1_ACC_VIO_INTSTS 0xC80010
#define mmMP1_TDR_MISC0_STATUS 0xC80011
#define mmMP1_EVCNTCTL 0xC80012
#define mmMP1_EVCNTSEL 0xC80013
#define mmMP1_EVCNT0 0xC80014
#define mmMP1_EVCNT1 0xC80015
#define mmMP1_EVCNTHI 0xC80016
#define mmMP1_J2P_MBOX0 0xC80017
#define mmMP1_J2P_MBOX1 0xC80018
#define mmMP1_J2P_ATTR 0xC80019
#define mmMP1_CRU_ACC_VIO_INTSTS 0xC8001A
#define mmMP1_ACC_VIOL_LOG0 0xC8001B
#define mmMP1_ACC_VIOL_LOG1 0xC8001C
#define mmMP1_SEC_SCRATCH0 0xC8001D
#define mmMP1_SEC_SCRATCH1 0xC8001E
#define mmMP1_SEC_SCRATCH2 0xC8001F
#define mmMP1_SEC_SCRATCH3 0xC80020
#define mmMP1_STICKY 0xC80021
#define mmMP1_CRU_MISC_CTRL 0xC80022
#define mmMP1_SOFT_RESET_CTRL 0xC80023
#define mmMP1_NS_PROT_FAULT_STATUS_0 0xC80024
#define mmMP1_FW_MISC_CTRL 0xC80025
#define mmMP1_AEB_STATUS_0 0xC80026
#define mmMP1_PIC0_MASK_0 0xC80080
#define mmMP1_PIC0_LEVEL_0 0xC80081
#define mmMP1_PIC0_EDGE_0 0xC80082
#define mmMP1_PIC0_PRIORITY_0 0xC80083
#define mmMP1_PIC0_PRIORITY_1 0xC80084
#define mmMP1_PIC0_STATUS_0 0xC80085
#define mmMP1_PIC0_INTR 0xC80086
#define mmMP1_PIC0_ID 0xC80087
#define mmMP1_PIC1_MASK_0 0xC800C0
#define mmMP1_PIC1_MASK_1 0xC800C1
#define mmMP1_PIC1_MASK_2 0xC800C2
#define mmMP1_PIC1_MASK_3 0xC800C3
#define mmMP1_PIC1_LEVEL_0 0xC800C4
#define mmMP1_PIC1_LEVEL_1 0xC800C5
#define mmMP1_PIC1_LEVEL_2 0xC800C6
#define mmMP1_PIC1_LEVEL_3 0xC800C7
#define mmMP1_PIC1_EDGE_0 0xC800C8
#define mmMP1_PIC1_EDGE_1 0xC800C9
#define mmMP1_PIC1_EDGE_2 0xC800CA
#define mmMP1_PIC1_EDGE_3 0xC800CB
#define mmMP1_PIC1_PRIORITY_0 0xC800CC
#define mmMP1_PIC1_PRIORITY_1 0xC800CD
#define mmMP1_PIC1_PRIORITY_2 0xC800CE
#define mmMP1_PIC1_PRIORITY_3 0xC800CF
#define mmMP1_PIC1_PRIORITY_4 0xC800D0
#define mmMP1_PIC1_PRIORITY_5 0xC800D1
#define mmMP1_PIC1_PRIORITY_6 0xC800D2
#define mmMP1_PIC1_PRIORITY_7 0xC800D3
#define mmMP1_PIC1_PRIORITY_8 0xC800D4
#define mmMP1_PIC1_PRIORITY_9 0xC800D5
#define mmMP1_PIC1_PRIORITY_10 0xC800D6
#define mmMP1_PIC1_PRIORITY_11 0xC800D7
#define mmMP1_PIC1_PRIORITY_12 0xC800D8
#define mmMP1_PIC1_PRIORITY_13 0xC800D9
#define mmMP1_PIC1_PRIORITY_14 0xC800DA
#define mmMP1_PIC1_PRIORITY_15 0xC800DB
#define mmMP1_PIC1_PRIORITY_16 0xC800DC
#define mmMP1_PIC1_PRIORITY_17 0xC800DD
#define mmMP1_PIC1_PRIORITY_18 0xC800DE
#define mmMP1_PIC1_PRIORITY_19 0xC800DF
#define mmMP1_PIC1_PRIORITY_20 0xC800E0
#define mmMP1_PIC1_PRIORITY_21 0xC800E1
#define mmMP1_PIC1_PRIORITY_22 0xC800E2
#define mmMP1_PIC1_PRIORITY_23 0xC800E3
#define mmMP1_PIC1_PRIORITY_24 0xC800E4
#define mmMP1_PIC1_PRIORITY_25 0xC800E5
#define mmMP1_PIC1_PRIORITY_26 0xC800E6
#define mmMP1_PIC1_PRIORITY_27 0xC800E7
#define mmMP1_PIC1_PRIORITY_28 0xC800E8
#define mmMP1_PIC1_PRIORITY_29 0xC800E9
#define mmMP1_PIC1_PRIORITY_30 0xC800EA
#define mmMP1_PIC1_PRIORITY_31 0xC800EB
#define mmMP1_PIC1_STATUS_0 0xC800EC
#define mmMP1_PIC1_STATUS_1 0xC800ED
#define mmMP1_PIC1_STATUS_2 0xC800EE
#define mmMP1_PIC1_STATUS_3 0xC800EF
#define mmMP1_PIC1_INTR 0xC800F0
#define mmMP1_PIC1_ID 0xC800F1
#define mmMP1_TIMER_0_CTRL0 0xC80100
#define mmMP1_TIMER_1_CTRL0 0xC80109
#define mmMP1_TIMER_2_CTRL0 0xC80112
#define mmMP1_TIMER_3_CTRL0 0xC8011B
#define mmMP1_TIMER_4_CTRL0 0xC80124
#define mmMP1_TIMER_5_CTRL0 0xC8012D
#define mmMP1_TIMER_6_CTRL0 0xC80136
#define mmMP1_TIMER_7_CTRL0 0xC8013F
#define mmMP1_TIMER_0_CTRL1 0xC80101
#define mmMP1_TIMER_1_CTRL1 0xC8010A
#define mmMP1_TIMER_2_CTRL1 0xC80113
#define mmMP1_TIMER_3_CTRL1 0xC8011C
#define mmMP1_TIMER_4_CTRL1 0xC80125
#define mmMP1_TIMER_5_CTRL1 0xC8012E
#define mmMP1_TIMER_6_CTRL1 0xC80137
#define mmMP1_TIMER_7_CTRL1 0xC80140
#define mmMP1_TIMER_0_CMP_AUTOINC 0xC80102
#define mmMP1_TIMER_1_CMP_AUTOINC 0xC8010B
#define mmMP1_TIMER_2_CMP_AUTOINC 0xC80114
#define mmMP1_TIMER_3_CMP_AUTOINC 0xC8011D
#define mmMP1_TIMER_4_CMP_AUTOINC 0xC80126
#define mmMP1_TIMER_5_CMP_AUTOINC 0xC8012F
#define mmMP1_TIMER_6_CMP_AUTOINC 0xC80138
#define mmMP1_TIMER_7_CMP_AUTOINC 0xC80141
#define mmMP1_TIMER_0_INTEN 0xC80103
#define mmMP1_TIMER_1_INTEN 0xC8010C
#define mmMP1_TIMER_2_INTEN 0xC80115
#define mmMP1_TIMER_3_INTEN 0xC8011E
#define mmMP1_TIMER_4_INTEN 0xC80127
#define mmMP1_TIMER_5_INTEN 0xC80130
#define mmMP1_TIMER_6_INTEN 0xC80139
#define mmMP1_TIMER_7_INTEN 0xC80142
#define mmMP1_TIMER_OCMP_0_0 0xC80104
#define mmMP1_TIMER_OCMP_1_0 0xC8010D
#define mmMP1_TIMER_OCMP_2_0 0xC80116
#define mmMP1_TIMER_OCMP_3_0 0xC8011F
#define mmMP1_TIMER_OCMP_4_0 0xC80128
#define mmMP1_TIMER_OCMP_5_0 0xC80131
#define mmMP1_TIMER_OCMP_6_0 0xC8013A
#define mmMP1_TIMER_OCMP_7_0 0xC80143
#define mmMP1_TIMER_OCMP_0_1 0xC80105
#define mmMP1_TIMER_OCMP_1_1 0xC8010E
#define mmMP1_TIMER_OCMP_2_1 0xC80117
#define mmMP1_TIMER_OCMP_3_1 0xC80120
#define mmMP1_TIMER_OCMP_4_1 0xC80129
#define mmMP1_TIMER_OCMP_5_1 0xC80132
#define mmMP1_TIMER_OCMP_6_1 0xC8013B
#define mmMP1_TIMER_OCMP_7_1 0xC80144
#define mmMP1_TIMER_OCMP_0_2 0xC80106
#define mmMP1_TIMER_OCMP_1_2 0xC8010F
#define mmMP1_TIMER_OCMP_2_2 0xC80118
#define mmMP1_TIMER_OCMP_3_2 0xC80121
#define mmMP1_TIMER_OCMP_4_2 0xC8012A
#define mmMP1_TIMER_OCMP_5_2 0xC80133
#define mmMP1_TIMER_OCMP_6_2 0xC8013C
#define mmMP1_TIMER_OCMP_7_2 0xC80145
#define mmMP1_TIMER_OCMP_0_3 0xC80107
#define mmMP1_TIMER_OCMP_1_3 0xC80110
#define mmMP1_TIMER_OCMP_2_3 0xC80119
#define mmMP1_TIMER_OCMP_3_3 0xC80122
#define mmMP1_TIMER_OCMP_4_3 0xC8012B
#define mmMP1_TIMER_OCMP_5_3 0xC80134
#define mmMP1_TIMER_OCMP_6_3 0xC8013D
#define mmMP1_TIMER_OCMP_7_3 0xC80146
#define mmMP1_TIMER_0_CNT 0xC80108
#define mmMP1_TIMER_1_CNT 0xC80111
#define mmMP1_TIMER_2_CNT 0xC8011A
#define mmMP1_TIMER_3_CNT 0xC80123
#define mmMP1_TIMER_4_CNT 0xC8012C
#define mmMP1_TIMER_5_CNT 0xC80135
#define mmMP1_TIMER_6_CNT 0xC8013E
#define mmMP1_TIMER_7_CNT 0xC80147
#define mmMP1_C2PMSG_ATTR_0 0xC80240
#define mmMP1_C2PMSG_ATTR_1 0xC80241
#define mmMP1_C2PMSG_ATTR_2 0xC80242
#define mmMP1_C2PMSG_ATTR_3 0xC80243
#define mmMP1_C2PMSG_ATTR_4 0xC80244
#define mmMP1_C2PMSG_ATTR_5 0xC80245
#define mmMP1_P2CMSG_ATTR 0xC80246
#define mmMP1_S2PMSG_ATTR 0xC80247
#define mmMP1_P2SMSG_ATTR 0xC80248


// Registers from MP1_CRU_SMN block

#define mmMP1_SMN_SRBMTMR_0_CTRL0 0x16200
#define mmMP1_SMN_SRBMTMR_1_CTRL0 0x16206
#define mmMP1_SMN_SRBMTMR_0_CTRL1 0x16201
#define mmMP1_SMN_SRBMTMR_1_CTRL1 0x16207
#define mmMP1_SMN_SRBMTMR_0_CMP_AUTOINC 0x16202
#define mmMP1_SMN_SRBMTMR_1_CMP_AUTOINC 0x16208
#define mmMP1_SMN_SRBMTMR_0_INTEN 0x16203
#define mmMP1_SMN_SRBMTMR_1_INTEN 0x16209
#define mmMP1_SMN_SRBMTMR_OCMP_0_0 0x16204
#define mmMP1_SMN_SRBMTMR_OCMP_1_0 0x1620A
#define mmMP1_SMN_SRBMTMR_0_CNT 0x16205
#define mmMP1_SMN_SRBMTMR_1_CNT 0x1620B
#define mmMP1_SMN_ACP2MP_RESP 0x16240
#define mmMP1_SMN_DC2MP_RESP 0x16241
#define mmMP1_SMN_UVD2MP_RESP 0x16242
#define mmMP1_SMN_VCE2MP_RESP 0x16243
#define mmMP1_SMN_RLC2MP_RESP 0x16244
#define mmMP1_SMN_C2PMSG_32 0x16260
#define mmMP1_SMN_C2PMSG_33 0x16261
#define mmMP1_SMN_C2PMSG_34 0x16262
#define mmMP1_SMN_C2PMSG_35 0x16263
#define mmMP1_SMN_C2PMSG_36 0x16264
#define mmMP1_SMN_C2PMSG_37 0x16265
#define mmMP1_SMN_C2PMSG_38 0x16266
#define mmMP1_SMN_C2PMSG_39 0x16267
#define mmMP1_SMN_C2PMSG_40 0x16268
#define mmMP1_SMN_C2PMSG_41 0x16269
#define mmMP1_SMN_C2PMSG_42 0x1626A
#define mmMP1_SMN_C2PMSG_43 0x1626B
#define mmMP1_SMN_C2PMSG_44 0x1626C
#define mmMP1_SMN_C2PMSG_45 0x1626D
#define mmMP1_SMN_C2PMSG_46 0x1626E
#define mmMP1_SMN_C2PMSG_47 0x1626F
#define mmMP1_SMN_C2PMSG_48 0x16270
#define mmMP1_SMN_C2PMSG_49 0x16271
#define mmMP1_SMN_C2PMSG_50 0x16272
#define mmMP1_SMN_C2PMSG_51 0x16273
#define mmMP1_SMN_C2PMSG_52 0x16274
#define mmMP1_SMN_C2PMSG_53 0x16275
#define mmMP1_SMN_C2PMSG_54 0x16276
#define mmMP1_SMN_C2PMSG_55 0x16277
#define mmMP1_SMN_C2PMSG_56 0x16278
#define mmMP1_SMN_C2PMSG_57 0x16279
#define mmMP1_SMN_C2PMSG_58 0x1627A
#define mmMP1_SMN_C2PMSG_59 0x1627B
#define mmMP1_SMN_C2PMSG_60 0x1627C
#define mmMP1_SMN_C2PMSG_61 0x1627D
#define mmMP1_SMN_C2PMSG_62 0x1627E
#define mmMP1_SMN_C2PMSG_63 0x1627F
#define mmMP1_SMN_C2PMSG_64 0x16280
#define mmMP1_SMN_C2PMSG_65 0x16281
#define mmMP1_SMN_C2PMSG_66 0x16282
#define mmMP1_SMN_C2PMSG_67 0x16283
#define mmMP1_SMN_C2PMSG_68 0x16284
#define mmMP1_SMN_C2PMSG_69 0x16285
#define mmMP1_SMN_C2PMSG_70 0x16286
#define mmMP1_SMN_C2PMSG_71 0x16287
#define mmMP1_SMN_C2PMSG_72 0x16288
#define mmMP1_SMN_C2PMSG_73 0x16289
#define mmMP1_SMN_C2PMSG_74 0x1628A
#define mmMP1_SMN_C2PMSG_75 0x1628B
#define mmMP1_SMN_C2PMSG_76 0x1628C
#define mmMP1_SMN_C2PMSG_77 0x1628D
#define mmMP1_SMN_C2PMSG_78 0x1628E
#define mmMP1_SMN_C2PMSG_79 0x1628F
#define mmMP1_SMN_C2PMSG_80 0x16290
#define mmMP1_SMN_C2PMSG_81 0x16291
#define mmMP1_SMN_C2PMSG_82 0x16292
#define mmMP1_SMN_C2PMSG_83 0x16293
#define mmMP1_SMN_C2PMSG_84 0x16294
#define mmMP1_SMN_C2PMSG_85 0x16295
#define mmMP1_SMN_C2PMSG_86 0x16296
#define mmMP1_SMN_C2PMSG_87 0x16297
#define mmMP1_SMN_C2PMSG_88 0x16298
#define mmMP1_SMN_C2PMSG_89 0x16299
#define mmMP1_SMN_C2PMSG_90 0x1629A
#define mmMP1_SMN_C2PMSG_91 0x1629B
#define mmMP1_SMN_C2PMSG_92 0x1629C
#define mmMP1_SMN_C2PMSG_93 0x1629D
#define mmMP1_SMN_C2PMSG_94 0x1629E
#define mmMP1_SMN_C2PMSG_95 0x1629F
#define mmMP1_SMN_IH_MP0SW_INT 0x162C0
#define mmMP1_SMN_IH_MP1SW_INT 0x162C1
#define mmMP1_SMN_IH_SW_INT_CTRL 0x162C2
#define mmMP1_SMN_IH_DISPTMR0_INT_CTRL 0x162C3
#define mmMP1_SMN_IH_DISPTMR1_INT_CTRL 0x162C4
#define mmMP1_SMN_FPS_CNT 0x162C5


// Registers from MP1_CRU_RSMU block

#define mmMP1_RSMU_PUB_RSMU_HCID 0x12020
#define mmMP1_RSMU_PUB_RSMU_SIID 0x12021


// Registers from MP1_MMU block

#define mmMP1_PMI_0_START 0xC84000
#define mmMP1_PMI_0_FIFO 0xC84001
#define mmMP1_PMI_0_STATUS 0xC84002
#define mmMP1_PMI_0_READ_POINTER 0xC84003
#define mmMP1_PMI_0_WRITE_POINTER 0xC84004
#define mmMP1_PMI_1_START 0xC84005
#define mmMP1_PMI_1_FIFO 0xC84006
#define mmMP1_PMI_1_STATUS 0xC84007
#define mmMP1_PMI_1_READ_POINTER 0xC84008
#define mmMP1_PMI_1_WRITE_POINTER 0xC84009
#define mmMP1_PMI_2_START 0xC8400A
#define mmMP1_PMI_2_FIFO 0xC8400B
#define mmMP1_PMI_2_STATUS 0xC8400C
#define mmMP1_PMI_2_READ_POINTER 0xC8400D
#define mmMP1_PMI_2_WRITE_POINTER 0xC8400E
#define mmMP1_PMI_OUT_CONFIG 0xC8400F
#define mmMP1_PMI_RELOAD 0xC84010
#define mmMP1_PMI_INTERRUPT_CONTROL 0xC84011
#define mmMP1_MMU_SRAM_ACC_VIOLATION_LOG_ADDR 0xC84012
#define mmMP1_MMU_SRAM_ACC_VIOLATION_LOG_STATUS 0xC84013
#define mmMP1_MMU_MISC_CNTL 0xC84014
#define mmMP1_MMU_ACCESS_ERR_LOG 0xC84015
#define mmMP1_MMU_SRAM_UNSECURE_BAR 0xC84016
#define mmMP1_MMU_SCRATCH_0 0xC84017
#define mmMP1_MMU_SCRATCH_1 0xC84018
#define mmMP1_MMU_SCRATCH_2 0xC84019
#define mmMP1_MMU_SCRATCH_3 0xC8401A
#define mmMP1_MMU_SCRATCH_4 0xC8401B
#define mmMP1_MMU_SCRATCH_5 0xC8401C
#define mmMP1_MMU_SCRATCH_6 0xC8401D
#define mmMP1_MMU_SCRATCH_7 0xC8401E
#define mmMP1_MCA_ACCESS_CNTL 0xC0C000
#define mmMP1_MCA_ACCESS_WR_DATA 0xC0C001
#define mmMP1_MCA_ACCESS_RD_DATA 0xC0C002
#define mmMP1_PMI_0 0xC0C003
#define mmMP1_PMI_1 0xC0C004
#define mmMP1_PMI_2 0xC0C005


// Registers from MP1_HUBIF block

#define mmMP1_MMHUB_SOC_TLB0_1 0xC90000
#define mmMP1_MMHUB_SOC_TLB0_2 0xC90004
#define mmMP1_MMHUB_SOC_TLB0_3 0xC90008
#define mmMP1_MMHUB_SOC_TLB0_4 0xC9000C
#define mmMP1_MMHUB_SOC_TLB0_5 0xC90010
#define mmMP1_MMHUB_SOC_TLB0_6 0xC90014
#define mmMP1_MMHUB_SOC_TLB0_7 0xC90018
#define mmMP1_MMHUB_SOC_TLB0_8 0xC9001C
#define mmMP1_MMHUB_SOC_TLB0_9 0xC90020
#define mmMP1_MMHUB_SOC_TLB0_10 0xC90024
#define mmMP1_MMHUB_SOC_TLB0_11 0xC90028
#define mmMP1_MMHUB_SOC_TLB0_12 0xC9002C
#define mmMP1_MMHUB_SOC_TLB0_13 0xC90030
#define mmMP1_MMHUB_SOC_TLB0_14 0xC90034
#define mmMP1_MMHUB_SOC_TLB0_15 0xC90038
#define mmMP1_MMHUB_SOC_TLB0_16 0xC9003C
#define mmMP1_MMHUB_SOC_TLB0_17 0xC90040
#define mmMP1_MMHUB_SOC_TLB0_18 0xC90044
#define mmMP1_MMHUB_SOC_TLB0_19 0xC90048
#define mmMP1_MMHUB_SOC_TLB0_20 0xC9004C
#define mmMP1_MMHUB_SOC_TLB0_21 0xC90050
#define mmMP1_MMHUB_SOC_TLB0_22 0xC90054
#define mmMP1_MMHUB_SOC_TLB0_23 0xC90058
#define mmMP1_MMHUB_SOC_TLB0_24 0xC9005C
#define mmMP1_MMHUB_SOC_TLB0_25 0xC90060
#define mmMP1_MMHUB_SOC_TLB0_26 0xC90064
#define mmMP1_MMHUB_SOC_TLB0_27 0xC90068
#define mmMP1_MMHUB_SOC_TLB0_28 0xC9006C
#define mmMP1_MMHUB_SOC_TLB0_29 0xC90070
#define mmMP1_MMHUB_SOC_TLB0_30 0xC90074
#define mmMP1_MMHUB_SOC_TLB0_31 0xC90078
#define mmMP1_MMHUB_SOC_TLB0_32 0xC9007C
#define mmMP1_MMHUB_SOC_TLB0_33 0xC90080
#define mmMP1_MMHUB_SOC_TLB0_34 0xC90084
#define mmMP1_MMHUB_SOC_TLB0_35 0xC90088
#define mmMP1_MMHUB_SOC_TLB0_36 0xC9008C
#define mmMP1_MMHUB_SOC_TLB0_37 0xC90090
#define mmMP1_MMHUB_SOC_TLB0_38 0xC90094
#define mmMP1_MMHUB_SOC_TLB0_39 0xC90098
#define mmMP1_MMHUB_SOC_TLB0_40 0xC9009C
#define mmMP1_MMHUB_SOC_TLB0_41 0xC900A0
#define mmMP1_MMHUB_SOC_TLB0_42 0xC900A4
#define mmMP1_MMHUB_SOC_TLB0_43 0xC900A8
#define mmMP1_MMHUB_SOC_TLB0_44 0xC900AC
#define mmMP1_MMHUB_SOC_TLB0_45 0xC900B0
#define mmMP1_MMHUB_SOC_TLB0_46 0xC900B4
#define mmMP1_MMHUB_SOC_TLB0_47 0xC900B8
#define mmMP1_MMHUB_SOC_TLB0_48 0xC900BC
#define mmMP1_MMHUB_SOC_TLB0_49 0xC900C0
#define mmMP1_MMHUB_SOC_TLB0_50 0xC900C4
#define mmMP1_MMHUB_SOC_TLB0_51 0xC900C8
#define mmMP1_MMHUB_SOC_TLB0_52 0xC900CC
#define mmMP1_MMHUB_SOC_TLB0_53 0xC900D0
#define mmMP1_MMHUB_SOC_TLB0_54 0xC900D4
#define mmMP1_MMHUB_SOC_TLB0_55 0xC900D8
#define mmMP1_MMHUB_SOC_TLB0_56 0xC900DC
#define mmMP1_MMHUB_SOC_TLB0_57 0xC900E0
#define mmMP1_MMHUB_SOC_TLB0_58 0xC900E4
#define mmMP1_MMHUB_SOC_TLB0_59 0xC900E8
#define mmMP1_MMHUB_SOC_TLB0_60 0xC900EC
#define mmMP1_MMHUB_SOC_TLB0_61 0xC900F0
#define mmMP1_MMHUB_SOC_TLB0_62 0xC900F4
#define mmMP1_MMHUB_SOC_TLB1_1 0xC90001
#define mmMP1_MMHUB_SOC_TLB1_2 0xC90005
#define mmMP1_MMHUB_SOC_TLB1_3 0xC90009
#define mmMP1_MMHUB_SOC_TLB1_4 0xC9000D
#define mmMP1_MMHUB_SOC_TLB1_5 0xC90011
#define mmMP1_MMHUB_SOC_TLB1_6 0xC90015
#define mmMP1_MMHUB_SOC_TLB1_7 0xC90019
#define mmMP1_MMHUB_SOC_TLB1_8 0xC9001D
#define mmMP1_MMHUB_SOC_TLB1_9 0xC90021
#define mmMP1_MMHUB_SOC_TLB1_10 0xC90025
#define mmMP1_MMHUB_SOC_TLB1_11 0xC90029
#define mmMP1_MMHUB_SOC_TLB1_12 0xC9002D
#define mmMP1_MMHUB_SOC_TLB1_13 0xC90031
#define mmMP1_MMHUB_SOC_TLB1_14 0xC90035
#define mmMP1_MMHUB_SOC_TLB1_15 0xC90039
#define mmMP1_MMHUB_SOC_TLB1_16 0xC9003D
#define mmMP1_MMHUB_SOC_TLB1_17 0xC90041
#define mmMP1_MMHUB_SOC_TLB1_18 0xC90045
#define mmMP1_MMHUB_SOC_TLB1_19 0xC90049
#define mmMP1_MMHUB_SOC_TLB1_20 0xC9004D
#define mmMP1_MMHUB_SOC_TLB1_21 0xC90051
#define mmMP1_MMHUB_SOC_TLB1_22 0xC90055
#define mmMP1_MMHUB_SOC_TLB1_23 0xC90059
#define mmMP1_MMHUB_SOC_TLB1_24 0xC9005D
#define mmMP1_MMHUB_SOC_TLB1_25 0xC90061
#define mmMP1_MMHUB_SOC_TLB1_26 0xC90065
#define mmMP1_MMHUB_SOC_TLB1_27 0xC90069
#define mmMP1_MMHUB_SOC_TLB1_28 0xC9006D
#define mmMP1_MMHUB_SOC_TLB1_29 0xC90071
#define mmMP1_MMHUB_SOC_TLB1_30 0xC90075
#define mmMP1_MMHUB_SOC_TLB1_31 0xC90079
#define mmMP1_MMHUB_SOC_TLB1_32 0xC9007D
#define mmMP1_MMHUB_SOC_TLB1_33 0xC90081
#define mmMP1_MMHUB_SOC_TLB1_34 0xC90085
#define mmMP1_MMHUB_SOC_TLB1_35 0xC90089
#define mmMP1_MMHUB_SOC_TLB1_36 0xC9008D
#define mmMP1_MMHUB_SOC_TLB1_37 0xC90091
#define mmMP1_MMHUB_SOC_TLB1_38 0xC90095
#define mmMP1_MMHUB_SOC_TLB1_39 0xC90099
#define mmMP1_MMHUB_SOC_TLB1_40 0xC9009D
#define mmMP1_MMHUB_SOC_TLB1_41 0xC900A1
#define mmMP1_MMHUB_SOC_TLB1_42 0xC900A5
#define mmMP1_MMHUB_SOC_TLB1_43 0xC900A9
#define mmMP1_MMHUB_SOC_TLB1_44 0xC900AD
#define mmMP1_MMHUB_SOC_TLB1_45 0xC900B1
#define mmMP1_MMHUB_SOC_TLB1_46 0xC900B5
#define mmMP1_MMHUB_SOC_TLB1_47 0xC900B9
#define mmMP1_MMHUB_SOC_TLB1_48 0xC900BD
#define mmMP1_MMHUB_SOC_TLB1_49 0xC900C1
#define mmMP1_MMHUB_SOC_TLB1_50 0xC900C5
#define mmMP1_MMHUB_SOC_TLB1_51 0xC900C9
#define mmMP1_MMHUB_SOC_TLB1_52 0xC900CD
#define mmMP1_MMHUB_SOC_TLB1_53 0xC900D1
#define mmMP1_MMHUB_SOC_TLB1_54 0xC900D5
#define mmMP1_MMHUB_SOC_TLB1_55 0xC900D9
#define mmMP1_MMHUB_SOC_TLB1_56 0xC900DD
#define mmMP1_MMHUB_SOC_TLB1_57 0xC900E1
#define mmMP1_MMHUB_SOC_TLB1_58 0xC900E5
#define mmMP1_MMHUB_SOC_TLB1_59 0xC900E9
#define mmMP1_MMHUB_SOC_TLB1_60 0xC900ED
#define mmMP1_MMHUB_SOC_TLB1_61 0xC900F1
#define mmMP1_MMHUB_SOC_TLB1_62 0xC900F5
#define mmMP1_MMHUB_SOC_TLB2_1 0xC90002
#define mmMP1_MMHUB_SOC_TLB2_2 0xC90006
#define mmMP1_MMHUB_SOC_TLB2_3 0xC9000A
#define mmMP1_MMHUB_SOC_TLB2_4 0xC9000E
#define mmMP1_MMHUB_SOC_TLB2_5 0xC90012
#define mmMP1_MMHUB_SOC_TLB2_6 0xC90016
#define mmMP1_MMHUB_SOC_TLB2_7 0xC9001A
#define mmMP1_MMHUB_SOC_TLB2_8 0xC9001E
#define mmMP1_MMHUB_SOC_TLB2_9 0xC90022
#define mmMP1_MMHUB_SOC_TLB2_10 0xC90026
#define mmMP1_MMHUB_SOC_TLB2_11 0xC9002A
#define mmMP1_MMHUB_SOC_TLB2_12 0xC9002E
#define mmMP1_MMHUB_SOC_TLB2_13 0xC90032
#define mmMP1_MMHUB_SOC_TLB2_14 0xC90036
#define mmMP1_MMHUB_SOC_TLB2_15 0xC9003A
#define mmMP1_MMHUB_SOC_TLB2_16 0xC9003E
#define mmMP1_MMHUB_SOC_TLB2_17 0xC90042
#define mmMP1_MMHUB_SOC_TLB2_18 0xC90046
#define mmMP1_MMHUB_SOC_TLB2_19 0xC9004A
#define mmMP1_MMHUB_SOC_TLB2_20 0xC9004E
#define mmMP1_MMHUB_SOC_TLB2_21 0xC90052
#define mmMP1_MMHUB_SOC_TLB2_22 0xC90056
#define mmMP1_MMHUB_SOC_TLB2_23 0xC9005A
#define mmMP1_MMHUB_SOC_TLB2_24 0xC9005E
#define mmMP1_MMHUB_SOC_TLB2_25 0xC90062
#define mmMP1_MMHUB_SOC_TLB2_26 0xC90066
#define mmMP1_MMHUB_SOC_TLB2_27 0xC9006A
#define mmMP1_MMHUB_SOC_TLB2_28 0xC9006E
#define mmMP1_MMHUB_SOC_TLB2_29 0xC90072
#define mmMP1_MMHUB_SOC_TLB2_30 0xC90076
#define mmMP1_MMHUB_SOC_TLB2_31 0xC9007A
#define mmMP1_MMHUB_SOC_TLB2_32 0xC9007E
#define mmMP1_MMHUB_SOC_TLB2_33 0xC90082
#define mmMP1_MMHUB_SOC_TLB2_34 0xC90086
#define mmMP1_MMHUB_SOC_TLB2_35 0xC9008A
#define mmMP1_MMHUB_SOC_TLB2_36 0xC9008E
#define mmMP1_MMHUB_SOC_TLB2_37 0xC90092
#define mmMP1_MMHUB_SOC_TLB2_38 0xC90096
#define mmMP1_MMHUB_SOC_TLB2_39 0xC9009A
#define mmMP1_MMHUB_SOC_TLB2_40 0xC9009E
#define mmMP1_MMHUB_SOC_TLB2_41 0xC900A2
#define mmMP1_MMHUB_SOC_TLB2_42 0xC900A6
#define mmMP1_MMHUB_SOC_TLB2_43 0xC900AA
#define mmMP1_MMHUB_SOC_TLB2_44 0xC900AE
#define mmMP1_MMHUB_SOC_TLB2_45 0xC900B2
#define mmMP1_MMHUB_SOC_TLB2_46 0xC900B6
#define mmMP1_MMHUB_SOC_TLB2_47 0xC900BA
#define mmMP1_MMHUB_SOC_TLB2_48 0xC900BE
#define mmMP1_MMHUB_SOC_TLB2_49 0xC900C2
#define mmMP1_MMHUB_SOC_TLB2_50 0xC900C6
#define mmMP1_MMHUB_SOC_TLB2_51 0xC900CA
#define mmMP1_MMHUB_SOC_TLB2_52 0xC900CE
#define mmMP1_MMHUB_SOC_TLB2_53 0xC900D2
#define mmMP1_MMHUB_SOC_TLB2_54 0xC900D6
#define mmMP1_MMHUB_SOC_TLB2_55 0xC900DA
#define mmMP1_MMHUB_SOC_TLB2_56 0xC900DE
#define mmMP1_MMHUB_SOC_TLB2_57 0xC900E2
#define mmMP1_MMHUB_SOC_TLB2_58 0xC900E6
#define mmMP1_MMHUB_SOC_TLB2_59 0xC900EA
#define mmMP1_MMHUB_SOC_TLB2_60 0xC900EE
#define mmMP1_MMHUB_SOC_TLB2_61 0xC900F2
#define mmMP1_MMHUB_SOC_TLB2_62 0xC900F6
#define mmMP1_MMHUB_SOC_TLB3_1 0xC90003
#define mmMP1_MMHUB_SOC_TLB3_2 0xC90007
#define mmMP1_MMHUB_SOC_TLB3_3 0xC9000B
#define mmMP1_MMHUB_SOC_TLB3_4 0xC9000F
#define mmMP1_MMHUB_SOC_TLB3_5 0xC90013
#define mmMP1_MMHUB_SOC_TLB3_6 0xC90017
#define mmMP1_MMHUB_SOC_TLB3_7 0xC9001B
#define mmMP1_MMHUB_SOC_TLB3_8 0xC9001F
#define mmMP1_MMHUB_SOC_TLB3_9 0xC90023
#define mmMP1_MMHUB_SOC_TLB3_10 0xC90027
#define mmMP1_MMHUB_SOC_TLB3_11 0xC9002B
#define mmMP1_MMHUB_SOC_TLB3_12 0xC9002F
#define mmMP1_MMHUB_SOC_TLB3_13 0xC90033
#define mmMP1_MMHUB_SOC_TLB3_14 0xC90037
#define mmMP1_MMHUB_SOC_TLB3_15 0xC9003B
#define mmMP1_MMHUB_SOC_TLB3_16 0xC9003F
#define mmMP1_MMHUB_SOC_TLB3_17 0xC90043
#define mmMP1_MMHUB_SOC_TLB3_18 0xC90047
#define mmMP1_MMHUB_SOC_TLB3_19 0xC9004B
#define mmMP1_MMHUB_SOC_TLB3_20 0xC9004F
#define mmMP1_MMHUB_SOC_TLB3_21 0xC90053
#define mmMP1_MMHUB_SOC_TLB3_22 0xC90057
#define mmMP1_MMHUB_SOC_TLB3_23 0xC9005B
#define mmMP1_MMHUB_SOC_TLB3_24 0xC9005F
#define mmMP1_MMHUB_SOC_TLB3_25 0xC90063
#define mmMP1_MMHUB_SOC_TLB3_26 0xC90067
#define mmMP1_MMHUB_SOC_TLB3_27 0xC9006B
#define mmMP1_MMHUB_SOC_TLB3_28 0xC9006F
#define mmMP1_MMHUB_SOC_TLB3_29 0xC90073
#define mmMP1_MMHUB_SOC_TLB3_30 0xC90077
#define mmMP1_MMHUB_SOC_TLB3_31 0xC9007B
#define mmMP1_MMHUB_SOC_TLB3_32 0xC9007F
#define mmMP1_MMHUB_SOC_TLB3_33 0xC90083
#define mmMP1_MMHUB_SOC_TLB3_34 0xC90087
#define mmMP1_MMHUB_SOC_TLB3_35 0xC9008B
#define mmMP1_MMHUB_SOC_TLB3_36 0xC9008F
#define mmMP1_MMHUB_SOC_TLB3_37 0xC90093
#define mmMP1_MMHUB_SOC_TLB3_38 0xC90097
#define mmMP1_MMHUB_SOC_TLB3_39 0xC9009B
#define mmMP1_MMHUB_SOC_TLB3_40 0xC9009F
#define mmMP1_MMHUB_SOC_TLB3_41 0xC900A3
#define mmMP1_MMHUB_SOC_TLB3_42 0xC900A7
#define mmMP1_MMHUB_SOC_TLB3_43 0xC900AB
#define mmMP1_MMHUB_SOC_TLB3_44 0xC900AF
#define mmMP1_MMHUB_SOC_TLB3_45 0xC900B3
#define mmMP1_MMHUB_SOC_TLB3_46 0xC900B7
#define mmMP1_MMHUB_SOC_TLB3_47 0xC900BB
#define mmMP1_MMHUB_SOC_TLB3_48 0xC900BF
#define mmMP1_MMHUB_SOC_TLB3_49 0xC900C3
#define mmMP1_MMHUB_SOC_TLB3_50 0xC900C7
#define mmMP1_MMHUB_SOC_TLB3_51 0xC900CB
#define mmMP1_MMHUB_SOC_TLB3_52 0xC900CF
#define mmMP1_MMHUB_SOC_TLB3_53 0xC900D3
#define mmMP1_MMHUB_SOC_TLB3_54 0xC900D7
#define mmMP1_MMHUB_SOC_TLB3_55 0xC900DB
#define mmMP1_MMHUB_SOC_TLB3_56 0xC900DF
#define mmMP1_MMHUB_SOC_TLB3_57 0xC900E3
#define mmMP1_MMHUB_SOC_TLB3_58 0xC900E7
#define mmMP1_MMHUB_SOC_TLB3_59 0xC900EB
#define mmMP1_MMHUB_SOC_TLB3_60 0xC900EF
#define mmMP1_MMHUB_SOC_TLB3_61 0xC900F3
#define mmMP1_MMHUB_SOC_TLB3_62 0xC900F7
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1 0xC900F8
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2 0xC900F9
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3 0xC900FA
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4 0xC900FB
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5 0xC900FC
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6 0xC900FD
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7 0xC900FE
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8 0xC900FF
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9 0xC90100
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10 0xC90101
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11 0xC90102
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12 0xC90103
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13 0xC90104
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14 0xC90105
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15 0xC90106
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16 0xC90107
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17 0xC90108
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18 0xC90109
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19 0xC9010A
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20 0xC9010B
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21 0xC9010C
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22 0xC9010D
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23 0xC9010E
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24 0xC9010F
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25 0xC90110
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26 0xC90111
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27 0xC90112
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28 0xC90113
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29 0xC90114
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30 0xC90115
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31 0xC90116
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32 0xC90117
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33 0xC90118
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34 0xC90119
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35 0xC9011A
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36 0xC9011B
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37 0xC9011C
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38 0xC9011D
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39 0xC9011E
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40 0xC9011F
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41 0xC90120
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42 0xC90121
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43 0xC90122
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44 0xC90123
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45 0xC90124
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46 0xC90125
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47 0xC90126
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48 0xC90127
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49 0xC90128
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50 0xC90129
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51 0xC9012A
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52 0xC9012B
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53 0xC9012C
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54 0xC9012D
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55 0xC9012E
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56 0xC9012F
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57 0xC90130
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58 0xC90131
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59 0xC90132
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60 0xC90133
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61 0xC90134
#define mmMP1_MMHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62 0xC90135
#define mmMP1_MMHUB_TLB_ATTRIBUTE_1 0xC90136
#define mmMP1_MMHUB_TLB_ATTRIBUTE_2 0xC90137
#define mmMP1_MMHUB_TLB_ATTRIBUTE_3 0xC90138
#define mmMP1_MMHUB_TLB_ATTRIBUTE_4 0xC90139
#define mmMP1_MMHUB_TLB_ATTRIBUTE_5 0xC9013A
#define mmMP1_MMHUB_TLB_ATTRIBUTE_6 0xC9013B
#define mmMP1_MMHUB_TLB_ATTRIBUTE_7 0xC9013C
#define mmMP1_MMHUB_TLB_ATTRIBUTE_8 0xC9013D
#define mmMP1_MMHUB_TLB_ATTRIBUTE_9 0xC9013E
#define mmMP1_MMHUB_TLB_ATTRIBUTE_10 0xC9013F
#define mmMP1_MMHUB_TLB_ATTRIBUTE_11 0xC90140
#define mmMP1_MMHUB_TLB_ATTRIBUTE_12 0xC90141
#define mmMP1_MMHUB_TLB_ATTRIBUTE_13 0xC90142
#define mmMP1_MMHUB_TLB_ATTRIBUTE_14 0xC90143
#define mmMP1_MMHUB_TLB_ATTRIBUTE_15 0xC90144
#define mmMP1_MMHUB_TLB_ATTRIBUTE_16 0xC90145
#define mmMP1_MMHUB_TLB_ATTRIBUTE_17 0xC90146
#define mmMP1_MMHUB_TLB_ATTRIBUTE_18 0xC90147
#define mmMP1_MMHUB_TLB_ATTRIBUTE_19 0xC90148
#define mmMP1_MMHUB_TLB_ATTRIBUTE_20 0xC90149
#define mmMP1_MMHUB_TLB_ATTRIBUTE_21 0xC9014A
#define mmMP1_MMHUB_TLB_ATTRIBUTE_22 0xC9014B
#define mmMP1_MMHUB_TLB_ATTRIBUTE_23 0xC9014C
#define mmMP1_MMHUB_TLB_ATTRIBUTE_24 0xC9014D
#define mmMP1_MMHUB_TLB_ATTRIBUTE_25 0xC9014E
#define mmMP1_MMHUB_TLB_ATTRIBUTE_26 0xC9014F
#define mmMP1_MMHUB_TLB_ATTRIBUTE_27 0xC90150
#define mmMP1_MMHUB_TLB_ATTRIBUTE_28 0xC90151
#define mmMP1_MMHUB_TLB_ATTRIBUTE_29 0xC90152
#define mmMP1_MMHUB_TLB_ATTRIBUTE_30 0xC90153
#define mmMP1_MMHUB_TLB_ATTRIBUTE_31 0xC90154
#define mmMP1_MMHUB_TLB_ATTRIBUTE_32 0xC90155
#define mmMP1_MMHUB_TLB_ATTRIBUTE_33 0xC90156
#define mmMP1_MMHUB_TLB_ATTRIBUTE_34 0xC90157
#define mmMP1_MMHUB_TLB_ATTRIBUTE_35 0xC90158
#define mmMP1_MMHUB_TLB_ATTRIBUTE_36 0xC90159
#define mmMP1_MMHUB_TLB_ATTRIBUTE_37 0xC9015A
#define mmMP1_MMHUB_TLB_ATTRIBUTE_38 0xC9015B
#define mmMP1_MMHUB_TLB_ATTRIBUTE_39 0xC9015C
#define mmMP1_MMHUB_TLB_ATTRIBUTE_40 0xC9015D
#define mmMP1_MMHUB_TLB_ATTRIBUTE_41 0xC9015E
#define mmMP1_MMHUB_TLB_ATTRIBUTE_42 0xC9015F
#define mmMP1_MMHUB_TLB_ATTRIBUTE_43 0xC90160
#define mmMP1_MMHUB_TLB_ATTRIBUTE_44 0xC90161
#define mmMP1_MMHUB_TLB_ATTRIBUTE_45 0xC90162
#define mmMP1_MMHUB_TLB_ATTRIBUTE_46 0xC90163
#define mmMP1_MMHUB_TLB_ATTRIBUTE_47 0xC90164
#define mmMP1_MMHUB_TLB_ATTRIBUTE_48 0xC90165
#define mmMP1_MMHUB_TLB_ATTRIBUTE_49 0xC90166
#define mmMP1_MMHUB_TLB_ATTRIBUTE_50 0xC90167
#define mmMP1_MMHUB_TLB_ATTRIBUTE_51 0xC90168
#define mmMP1_MMHUB_TLB_ATTRIBUTE_52 0xC90169
#define mmMP1_MMHUB_TLB_ATTRIBUTE_53 0xC9016A
#define mmMP1_MMHUB_TLB_ATTRIBUTE_54 0xC9016B
#define mmMP1_MMHUB_TLB_ATTRIBUTE_55 0xC9016C
#define mmMP1_MMHUB_TLB_ATTRIBUTE_56 0xC9016D
#define mmMP1_MMHUB_TLB_ATTRIBUTE_57 0xC9016E
#define mmMP1_MMHUB_TLB_ATTRIBUTE_58 0xC9016F
#define mmMP1_MMHUB_TLB_ATTRIBUTE_59 0xC90170
#define mmMP1_MMHUB_TLB_ATTRIBUTE_60 0xC90171
#define mmMP1_MMHUB_TLB_ATTRIBUTE_61 0xC90172
#define mmMP1_MMHUB_TLB_ATTRIBUTE_62 0xC90173
#define mmMP1_MMHUB_INT_STATUS 0xC90174
#define mmMP1_MMHUB_WR_INT_ADDR 0xC90175
#define mmMP1_MMHUB_WR_INT_OTHER 0xC90176
#define mmMP1_MMHUB_RD_INT_ADDR 0xC90177
#define mmMP1_MMHUB_RD_INT_OTHER 0xC90178
#define mmMP1_MMHUB_REG_INT_ADDR 0xC90179
#define mmMP1_MMHUB_REG_INT_OTHER 0xC9017A
#define mmMP1_MMHUB_AXCACHE_CFG 0xC9017B
#define mmMP1_MMHUB_DS_OVERRIDE 0xC9017C
#define mmMP1_MMHUB_OUTSTANDING 0xC9017D
#define mmMP1_SYSHUB_SOC_TLB0_1 0xC8C000
#define mmMP1_SYSHUB_SOC_TLB0_2 0xC8C004
#define mmMP1_SYSHUB_SOC_TLB0_3 0xC8C008
#define mmMP1_SYSHUB_SOC_TLB0_4 0xC8C00C
#define mmMP1_SYSHUB_SOC_TLB0_5 0xC8C010
#define mmMP1_SYSHUB_SOC_TLB0_6 0xC8C014
#define mmMP1_SYSHUB_SOC_TLB0_7 0xC8C018
#define mmMP1_SYSHUB_SOC_TLB0_8 0xC8C01C
#define mmMP1_SYSHUB_SOC_TLB0_9 0xC8C020
#define mmMP1_SYSHUB_SOC_TLB0_10 0xC8C024
#define mmMP1_SYSHUB_SOC_TLB0_11 0xC8C028
#define mmMP1_SYSHUB_SOC_TLB0_12 0xC8C02C
#define mmMP1_SYSHUB_SOC_TLB0_13 0xC8C030
#define mmMP1_SYSHUB_SOC_TLB0_14 0xC8C034
#define mmMP1_SYSHUB_SOC_TLB0_15 0xC8C038
#define mmMP1_SYSHUB_SOC_TLB0_16 0xC8C03C
#define mmMP1_SYSHUB_SOC_TLB0_17 0xC8C040
#define mmMP1_SYSHUB_SOC_TLB0_18 0xC8C044
#define mmMP1_SYSHUB_SOC_TLB0_19 0xC8C048
#define mmMP1_SYSHUB_SOC_TLB0_20 0xC8C04C
#define mmMP1_SYSHUB_SOC_TLB0_21 0xC8C050
#define mmMP1_SYSHUB_SOC_TLB0_22 0xC8C054
#define mmMP1_SYSHUB_SOC_TLB0_23 0xC8C058
#define mmMP1_SYSHUB_SOC_TLB0_24 0xC8C05C
#define mmMP1_SYSHUB_SOC_TLB0_25 0xC8C060
#define mmMP1_SYSHUB_SOC_TLB0_26 0xC8C064
#define mmMP1_SYSHUB_SOC_TLB0_27 0xC8C068
#define mmMP1_SYSHUB_SOC_TLB0_28 0xC8C06C
#define mmMP1_SYSHUB_SOC_TLB0_29 0xC8C070
#define mmMP1_SYSHUB_SOC_TLB0_30 0xC8C074
#define mmMP1_SYSHUB_SOC_TLB0_31 0xC8C078
#define mmMP1_SYSHUB_SOC_TLB0_32 0xC8C07C
#define mmMP1_SYSHUB_SOC_TLB0_33 0xC8C080
#define mmMP1_SYSHUB_SOC_TLB0_34 0xC8C084
#define mmMP1_SYSHUB_SOC_TLB0_35 0xC8C088
#define mmMP1_SYSHUB_SOC_TLB0_36 0xC8C08C
#define mmMP1_SYSHUB_SOC_TLB0_37 0xC8C090
#define mmMP1_SYSHUB_SOC_TLB0_38 0xC8C094
#define mmMP1_SYSHUB_SOC_TLB0_39 0xC8C098
#define mmMP1_SYSHUB_SOC_TLB0_40 0xC8C09C
#define mmMP1_SYSHUB_SOC_TLB0_41 0xC8C0A0
#define mmMP1_SYSHUB_SOC_TLB0_42 0xC8C0A4
#define mmMP1_SYSHUB_SOC_TLB0_43 0xC8C0A8
#define mmMP1_SYSHUB_SOC_TLB0_44 0xC8C0AC
#define mmMP1_SYSHUB_SOC_TLB0_45 0xC8C0B0
#define mmMP1_SYSHUB_SOC_TLB0_46 0xC8C0B4
#define mmMP1_SYSHUB_SOC_TLB0_47 0xC8C0B8
#define mmMP1_SYSHUB_SOC_TLB0_48 0xC8C0BC
#define mmMP1_SYSHUB_SOC_TLB0_49 0xC8C0C0
#define mmMP1_SYSHUB_SOC_TLB0_50 0xC8C0C4
#define mmMP1_SYSHUB_SOC_TLB0_51 0xC8C0C8
#define mmMP1_SYSHUB_SOC_TLB0_52 0xC8C0CC
#define mmMP1_SYSHUB_SOC_TLB0_53 0xC8C0D0
#define mmMP1_SYSHUB_SOC_TLB0_54 0xC8C0D4
#define mmMP1_SYSHUB_SOC_TLB0_55 0xC8C0D8
#define mmMP1_SYSHUB_SOC_TLB0_56 0xC8C0DC
#define mmMP1_SYSHUB_SOC_TLB0_57 0xC8C0E0
#define mmMP1_SYSHUB_SOC_TLB0_58 0xC8C0E4
#define mmMP1_SYSHUB_SOC_TLB0_59 0xC8C0E8
#define mmMP1_SYSHUB_SOC_TLB0_60 0xC8C0EC
#define mmMP1_SYSHUB_SOC_TLB0_61 0xC8C0F0
#define mmMP1_SYSHUB_SOC_TLB0_62 0xC8C0F4
#define mmMP1_SYSHUB_SOC_TLB1_1 0xC8C001
#define mmMP1_SYSHUB_SOC_TLB1_2 0xC8C005
#define mmMP1_SYSHUB_SOC_TLB1_3 0xC8C009
#define mmMP1_SYSHUB_SOC_TLB1_4 0xC8C00D
#define mmMP1_SYSHUB_SOC_TLB1_5 0xC8C011
#define mmMP1_SYSHUB_SOC_TLB1_6 0xC8C015
#define mmMP1_SYSHUB_SOC_TLB1_7 0xC8C019
#define mmMP1_SYSHUB_SOC_TLB1_8 0xC8C01D
#define mmMP1_SYSHUB_SOC_TLB1_9 0xC8C021
#define mmMP1_SYSHUB_SOC_TLB1_10 0xC8C025
#define mmMP1_SYSHUB_SOC_TLB1_11 0xC8C029
#define mmMP1_SYSHUB_SOC_TLB1_12 0xC8C02D
#define mmMP1_SYSHUB_SOC_TLB1_13 0xC8C031
#define mmMP1_SYSHUB_SOC_TLB1_14 0xC8C035
#define mmMP1_SYSHUB_SOC_TLB1_15 0xC8C039
#define mmMP1_SYSHUB_SOC_TLB1_16 0xC8C03D
#define mmMP1_SYSHUB_SOC_TLB1_17 0xC8C041
#define mmMP1_SYSHUB_SOC_TLB1_18 0xC8C045
#define mmMP1_SYSHUB_SOC_TLB1_19 0xC8C049
#define mmMP1_SYSHUB_SOC_TLB1_20 0xC8C04D
#define mmMP1_SYSHUB_SOC_TLB1_21 0xC8C051
#define mmMP1_SYSHUB_SOC_TLB1_22 0xC8C055
#define mmMP1_SYSHUB_SOC_TLB1_23 0xC8C059
#define mmMP1_SYSHUB_SOC_TLB1_24 0xC8C05D
#define mmMP1_SYSHUB_SOC_TLB1_25 0xC8C061
#define mmMP1_SYSHUB_SOC_TLB1_26 0xC8C065
#define mmMP1_SYSHUB_SOC_TLB1_27 0xC8C069
#define mmMP1_SYSHUB_SOC_TLB1_28 0xC8C06D
#define mmMP1_SYSHUB_SOC_TLB1_29 0xC8C071
#define mmMP1_SYSHUB_SOC_TLB1_30 0xC8C075
#define mmMP1_SYSHUB_SOC_TLB1_31 0xC8C079
#define mmMP1_SYSHUB_SOC_TLB1_32 0xC8C07D
#define mmMP1_SYSHUB_SOC_TLB1_33 0xC8C081
#define mmMP1_SYSHUB_SOC_TLB1_34 0xC8C085
#define mmMP1_SYSHUB_SOC_TLB1_35 0xC8C089
#define mmMP1_SYSHUB_SOC_TLB1_36 0xC8C08D
#define mmMP1_SYSHUB_SOC_TLB1_37 0xC8C091
#define mmMP1_SYSHUB_SOC_TLB1_38 0xC8C095
#define mmMP1_SYSHUB_SOC_TLB1_39 0xC8C099
#define mmMP1_SYSHUB_SOC_TLB1_40 0xC8C09D
#define mmMP1_SYSHUB_SOC_TLB1_41 0xC8C0A1
#define mmMP1_SYSHUB_SOC_TLB1_42 0xC8C0A5
#define mmMP1_SYSHUB_SOC_TLB1_43 0xC8C0A9
#define mmMP1_SYSHUB_SOC_TLB1_44 0xC8C0AD
#define mmMP1_SYSHUB_SOC_TLB1_45 0xC8C0B1
#define mmMP1_SYSHUB_SOC_TLB1_46 0xC8C0B5
#define mmMP1_SYSHUB_SOC_TLB1_47 0xC8C0B9
#define mmMP1_SYSHUB_SOC_TLB1_48 0xC8C0BD
#define mmMP1_SYSHUB_SOC_TLB1_49 0xC8C0C1
#define mmMP1_SYSHUB_SOC_TLB1_50 0xC8C0C5
#define mmMP1_SYSHUB_SOC_TLB1_51 0xC8C0C9
#define mmMP1_SYSHUB_SOC_TLB1_52 0xC8C0CD
#define mmMP1_SYSHUB_SOC_TLB1_53 0xC8C0D1
#define mmMP1_SYSHUB_SOC_TLB1_54 0xC8C0D5
#define mmMP1_SYSHUB_SOC_TLB1_55 0xC8C0D9
#define mmMP1_SYSHUB_SOC_TLB1_56 0xC8C0DD
#define mmMP1_SYSHUB_SOC_TLB1_57 0xC8C0E1
#define mmMP1_SYSHUB_SOC_TLB1_58 0xC8C0E5
#define mmMP1_SYSHUB_SOC_TLB1_59 0xC8C0E9
#define mmMP1_SYSHUB_SOC_TLB1_60 0xC8C0ED
#define mmMP1_SYSHUB_SOC_TLB1_61 0xC8C0F1
#define mmMP1_SYSHUB_SOC_TLB1_62 0xC8C0F5
#define mmMP1_SYSHUB_SOC_TLB2_1 0xC8C002
#define mmMP1_SYSHUB_SOC_TLB2_2 0xC8C006
#define mmMP1_SYSHUB_SOC_TLB2_3 0xC8C00A
#define mmMP1_SYSHUB_SOC_TLB2_4 0xC8C00E
#define mmMP1_SYSHUB_SOC_TLB2_5 0xC8C012
#define mmMP1_SYSHUB_SOC_TLB2_6 0xC8C016
#define mmMP1_SYSHUB_SOC_TLB2_7 0xC8C01A
#define mmMP1_SYSHUB_SOC_TLB2_8 0xC8C01E
#define mmMP1_SYSHUB_SOC_TLB2_9 0xC8C022
#define mmMP1_SYSHUB_SOC_TLB2_10 0xC8C026
#define mmMP1_SYSHUB_SOC_TLB2_11 0xC8C02A
#define mmMP1_SYSHUB_SOC_TLB2_12 0xC8C02E
#define mmMP1_SYSHUB_SOC_TLB2_13 0xC8C032
#define mmMP1_SYSHUB_SOC_TLB2_14 0xC8C036
#define mmMP1_SYSHUB_SOC_TLB2_15 0xC8C03A
#define mmMP1_SYSHUB_SOC_TLB2_16 0xC8C03E
#define mmMP1_SYSHUB_SOC_TLB2_17 0xC8C042
#define mmMP1_SYSHUB_SOC_TLB2_18 0xC8C046
#define mmMP1_SYSHUB_SOC_TLB2_19 0xC8C04A
#define mmMP1_SYSHUB_SOC_TLB2_20 0xC8C04E
#define mmMP1_SYSHUB_SOC_TLB2_21 0xC8C052
#define mmMP1_SYSHUB_SOC_TLB2_22 0xC8C056
#define mmMP1_SYSHUB_SOC_TLB2_23 0xC8C05A
#define mmMP1_SYSHUB_SOC_TLB2_24 0xC8C05E
#define mmMP1_SYSHUB_SOC_TLB2_25 0xC8C062
#define mmMP1_SYSHUB_SOC_TLB2_26 0xC8C066
#define mmMP1_SYSHUB_SOC_TLB2_27 0xC8C06A
#define mmMP1_SYSHUB_SOC_TLB2_28 0xC8C06E
#define mmMP1_SYSHUB_SOC_TLB2_29 0xC8C072
#define mmMP1_SYSHUB_SOC_TLB2_30 0xC8C076
#define mmMP1_SYSHUB_SOC_TLB2_31 0xC8C07A
#define mmMP1_SYSHUB_SOC_TLB2_32 0xC8C07E
#define mmMP1_SYSHUB_SOC_TLB2_33 0xC8C082
#define mmMP1_SYSHUB_SOC_TLB2_34 0xC8C086
#define mmMP1_SYSHUB_SOC_TLB2_35 0xC8C08A
#define mmMP1_SYSHUB_SOC_TLB2_36 0xC8C08E
#define mmMP1_SYSHUB_SOC_TLB2_37 0xC8C092
#define mmMP1_SYSHUB_SOC_TLB2_38 0xC8C096
#define mmMP1_SYSHUB_SOC_TLB2_39 0xC8C09A
#define mmMP1_SYSHUB_SOC_TLB2_40 0xC8C09E
#define mmMP1_SYSHUB_SOC_TLB2_41 0xC8C0A2
#define mmMP1_SYSHUB_SOC_TLB2_42 0xC8C0A6
#define mmMP1_SYSHUB_SOC_TLB2_43 0xC8C0AA
#define mmMP1_SYSHUB_SOC_TLB2_44 0xC8C0AE
#define mmMP1_SYSHUB_SOC_TLB2_45 0xC8C0B2
#define mmMP1_SYSHUB_SOC_TLB2_46 0xC8C0B6
#define mmMP1_SYSHUB_SOC_TLB2_47 0xC8C0BA
#define mmMP1_SYSHUB_SOC_TLB2_48 0xC8C0BE
#define mmMP1_SYSHUB_SOC_TLB2_49 0xC8C0C2
#define mmMP1_SYSHUB_SOC_TLB2_50 0xC8C0C6
#define mmMP1_SYSHUB_SOC_TLB2_51 0xC8C0CA
#define mmMP1_SYSHUB_SOC_TLB2_52 0xC8C0CE
#define mmMP1_SYSHUB_SOC_TLB2_53 0xC8C0D2
#define mmMP1_SYSHUB_SOC_TLB2_54 0xC8C0D6
#define mmMP1_SYSHUB_SOC_TLB2_55 0xC8C0DA
#define mmMP1_SYSHUB_SOC_TLB2_56 0xC8C0DE
#define mmMP1_SYSHUB_SOC_TLB2_57 0xC8C0E2
#define mmMP1_SYSHUB_SOC_TLB2_58 0xC8C0E6
#define mmMP1_SYSHUB_SOC_TLB2_59 0xC8C0EA
#define mmMP1_SYSHUB_SOC_TLB2_60 0xC8C0EE
#define mmMP1_SYSHUB_SOC_TLB2_61 0xC8C0F2
#define mmMP1_SYSHUB_SOC_TLB2_62 0xC8C0F6
#define mmMP1_SYSHUB_SOC_TLB3_1 0xC8C003
#define mmMP1_SYSHUB_SOC_TLB3_2 0xC8C007
#define mmMP1_SYSHUB_SOC_TLB3_3 0xC8C00B
#define mmMP1_SYSHUB_SOC_TLB3_4 0xC8C00F
#define mmMP1_SYSHUB_SOC_TLB3_5 0xC8C013
#define mmMP1_SYSHUB_SOC_TLB3_6 0xC8C017
#define mmMP1_SYSHUB_SOC_TLB3_7 0xC8C01B
#define mmMP1_SYSHUB_SOC_TLB3_8 0xC8C01F
#define mmMP1_SYSHUB_SOC_TLB3_9 0xC8C023
#define mmMP1_SYSHUB_SOC_TLB3_10 0xC8C027
#define mmMP1_SYSHUB_SOC_TLB3_11 0xC8C02B
#define mmMP1_SYSHUB_SOC_TLB3_12 0xC8C02F
#define mmMP1_SYSHUB_SOC_TLB3_13 0xC8C033
#define mmMP1_SYSHUB_SOC_TLB3_14 0xC8C037
#define mmMP1_SYSHUB_SOC_TLB3_15 0xC8C03B
#define mmMP1_SYSHUB_SOC_TLB3_16 0xC8C03F
#define mmMP1_SYSHUB_SOC_TLB3_17 0xC8C043
#define mmMP1_SYSHUB_SOC_TLB3_18 0xC8C047
#define mmMP1_SYSHUB_SOC_TLB3_19 0xC8C04B
#define mmMP1_SYSHUB_SOC_TLB3_20 0xC8C04F
#define mmMP1_SYSHUB_SOC_TLB3_21 0xC8C053
#define mmMP1_SYSHUB_SOC_TLB3_22 0xC8C057
#define mmMP1_SYSHUB_SOC_TLB3_23 0xC8C05B
#define mmMP1_SYSHUB_SOC_TLB3_24 0xC8C05F
#define mmMP1_SYSHUB_SOC_TLB3_25 0xC8C063
#define mmMP1_SYSHUB_SOC_TLB3_26 0xC8C067
#define mmMP1_SYSHUB_SOC_TLB3_27 0xC8C06B
#define mmMP1_SYSHUB_SOC_TLB3_28 0xC8C06F
#define mmMP1_SYSHUB_SOC_TLB3_29 0xC8C073
#define mmMP1_SYSHUB_SOC_TLB3_30 0xC8C077
#define mmMP1_SYSHUB_SOC_TLB3_31 0xC8C07B
#define mmMP1_SYSHUB_SOC_TLB3_32 0xC8C07F
#define mmMP1_SYSHUB_SOC_TLB3_33 0xC8C083
#define mmMP1_SYSHUB_SOC_TLB3_34 0xC8C087
#define mmMP1_SYSHUB_SOC_TLB3_35 0xC8C08B
#define mmMP1_SYSHUB_SOC_TLB3_36 0xC8C08F
#define mmMP1_SYSHUB_SOC_TLB3_37 0xC8C093
#define mmMP1_SYSHUB_SOC_TLB3_38 0xC8C097
#define mmMP1_SYSHUB_SOC_TLB3_39 0xC8C09B
#define mmMP1_SYSHUB_SOC_TLB3_40 0xC8C09F
#define mmMP1_SYSHUB_SOC_TLB3_41 0xC8C0A3
#define mmMP1_SYSHUB_SOC_TLB3_42 0xC8C0A7
#define mmMP1_SYSHUB_SOC_TLB3_43 0xC8C0AB
#define mmMP1_SYSHUB_SOC_TLB3_44 0xC8C0AF
#define mmMP1_SYSHUB_SOC_TLB3_45 0xC8C0B3
#define mmMP1_SYSHUB_SOC_TLB3_46 0xC8C0B7
#define mmMP1_SYSHUB_SOC_TLB3_47 0xC8C0BB
#define mmMP1_SYSHUB_SOC_TLB3_48 0xC8C0BF
#define mmMP1_SYSHUB_SOC_TLB3_49 0xC8C0C3
#define mmMP1_SYSHUB_SOC_TLB3_50 0xC8C0C7
#define mmMP1_SYSHUB_SOC_TLB3_51 0xC8C0CB
#define mmMP1_SYSHUB_SOC_TLB3_52 0xC8C0CF
#define mmMP1_SYSHUB_SOC_TLB3_53 0xC8C0D3
#define mmMP1_SYSHUB_SOC_TLB3_54 0xC8C0D7
#define mmMP1_SYSHUB_SOC_TLB3_55 0xC8C0DB
#define mmMP1_SYSHUB_SOC_TLB3_56 0xC8C0DF
#define mmMP1_SYSHUB_SOC_TLB3_57 0xC8C0E3
#define mmMP1_SYSHUB_SOC_TLB3_58 0xC8C0E7
#define mmMP1_SYSHUB_SOC_TLB3_59 0xC8C0EB
#define mmMP1_SYSHUB_SOC_TLB3_60 0xC8C0EF
#define mmMP1_SYSHUB_SOC_TLB3_61 0xC8C0F3
#define mmMP1_SYSHUB_SOC_TLB3_62 0xC8C0F7
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_1 0xC8C0F8
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_2 0xC8C0F9
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_3 0xC8C0FA
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_4 0xC8C0FB
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_5 0xC8C0FC
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_6 0xC8C0FD
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_7 0xC8C0FE
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_8 0xC8C0FF
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_9 0xC8C100
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_10 0xC8C101
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_11 0xC8C102
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_12 0xC8C103
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_13 0xC8C104
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_14 0xC8C105
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_15 0xC8C106
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_16 0xC8C107
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_17 0xC8C108
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_18 0xC8C109
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_19 0xC8C10A
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_20 0xC8C10B
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_21 0xC8C10C
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_22 0xC8C10D
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_23 0xC8C10E
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_24 0xC8C10F
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_25 0xC8C110
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_26 0xC8C111
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_27 0xC8C112
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_28 0xC8C113
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_29 0xC8C114
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_30 0xC8C115
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_31 0xC8C116
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_32 0xC8C117
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_33 0xC8C118
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_34 0xC8C119
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_35 0xC8C11A
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_36 0xC8C11B
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_37 0xC8C11C
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_38 0xC8C11D
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_39 0xC8C11E
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_40 0xC8C11F
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_41 0xC8C120
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_42 0xC8C121
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_43 0xC8C122
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_44 0xC8C123
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_45 0xC8C124
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_46 0xC8C125
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_47 0xC8C126
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_48 0xC8C127
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_49 0xC8C128
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_50 0xC8C129
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_51 0xC8C12A
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_52 0xC8C12B
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_53 0xC8C12C
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_54 0xC8C12D
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_55 0xC8C12E
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_56 0xC8C12F
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_57 0xC8C130
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_58 0xC8C131
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_59 0xC8C132
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_60 0xC8C133
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_61 0xC8C134
#define mmMP1_SYSHUB_TLB_SUB_PAGE_ATTRIBUTE_RW_62 0xC8C135
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_1 0xC8C136
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_2 0xC8C137
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_3 0xC8C138
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_4 0xC8C139
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_5 0xC8C13A
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_6 0xC8C13B
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_7 0xC8C13C
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_8 0xC8C13D
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_9 0xC8C13E
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_10 0xC8C13F
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_11 0xC8C140
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_12 0xC8C141
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_13 0xC8C142
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_14 0xC8C143
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_15 0xC8C144
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_16 0xC8C145
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_17 0xC8C146
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_18 0xC8C147
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_19 0xC8C148
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_20 0xC8C149
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_21 0xC8C14A
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_22 0xC8C14B
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_23 0xC8C14C
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_24 0xC8C14D
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_25 0xC8C14E
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_26 0xC8C14F
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_27 0xC8C150
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_28 0xC8C151
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_29 0xC8C152
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_30 0xC8C153
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_31 0xC8C154
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_32 0xC8C155
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_33 0xC8C156
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_34 0xC8C157
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_35 0xC8C158
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_36 0xC8C159
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_37 0xC8C15A
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_38 0xC8C15B
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_39 0xC8C15C
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_40 0xC8C15D
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_41 0xC8C15E
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_42 0xC8C15F
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_43 0xC8C160
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_44 0xC8C161
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_45 0xC8C162
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_46 0xC8C163
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_47 0xC8C164
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_48 0xC8C165
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_49 0xC8C166
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_50 0xC8C167
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_51 0xC8C168
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_52 0xC8C169
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_53 0xC8C16A
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_54 0xC8C16B
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_55 0xC8C16C
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_56 0xC8C16D
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_57 0xC8C16E
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_58 0xC8C16F
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_59 0xC8C170
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_60 0xC8C171
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_61 0xC8C172
#define mmMP1_SYSHUB_TLB_ATTRIBUTE_62 0xC8C173
#define mmMP1_SYSHUB_INT_STATUS 0xC8C174
#define mmMP1_SYSHUB_WR_INT_ADDR 0xC8C175
#define mmMP1_SYSHUB_WR_INT_OTHER 0xC8C176
#define mmMP1_SYSHUB_RD_INT_ADDR 0xC8C177
#define mmMP1_SYSHUB_RD_INT_OTHER 0xC8C178
#define mmMP1_SYSHUB_REG_INT_ADDR 0xC8C179
#define mmMP1_SYSHUB_REG_INT_OTHER 0xC8C17A
#define mmMP1_SYSHUB_AXCACHE_CFG 0xC8C17B
#define mmMP1_SYSHUB_DS_OVERRIDE 0xC8C17C
#define mmMP1_SYSHUB_OUTSTANDING 0xC8C17D


// Registers from MP_HUBIF block

#define mmMP_HUBIF_SOC_TLB0_1 0x0000
#define mmMP_HUBIF_SOC_TLB0_2 0x0004
#define mmMP_HUBIF_SOC_TLB0_3 0x0008
#define mmMP_HUBIF_SOC_TLB0_4 0x000C
#define mmMP_HUBIF_SOC_TLB0_5 0x0010
#define mmMP_HUBIF_SOC_TLB0_6 0x0014
#define mmMP_HUBIF_SOC_TLB0_7 0x0018
#define mmMP_HUBIF_SOC_TLB0_8 0x001C
#define mmMP_HUBIF_SOC_TLB0_9 0x0020
#define mmMP_HUBIF_SOC_TLB0_10 0x0024
#define mmMP_HUBIF_SOC_TLB0_11 0x0028
#define mmMP_HUBIF_SOC_TLB0_12 0x002C
#define mmMP_HUBIF_SOC_TLB0_13 0x0030
#define mmMP_HUBIF_SOC_TLB0_14 0x0034
#define mmMP_HUBIF_SOC_TLB0_15 0x0038
#define mmMP_HUBIF_SOC_TLB0_16 0x003C
#define mmMP_HUBIF_SOC_TLB0_17 0x0040
#define mmMP_HUBIF_SOC_TLB0_18 0x0044
#define mmMP_HUBIF_SOC_TLB0_19 0x0048
#define mmMP_HUBIF_SOC_TLB0_20 0x004C
#define mmMP_HUBIF_SOC_TLB0_21 0x0050
#define mmMP_HUBIF_SOC_TLB0_22 0x0054
#define mmMP_HUBIF_SOC_TLB0_23 0x0058
#define mmMP_HUBIF_SOC_TLB0_24 0x005C
#define mmMP_HUBIF_SOC_TLB0_25 0x0060
#define mmMP_HUBIF_SOC_TLB0_26 0x0064
#define mmMP_HUBIF_SOC_TLB0_27 0x0068
#define mmMP_HUBIF_SOC_TLB0_28 0x006C
#define mmMP_HUBIF_SOC_TLB0_29 0x0070
#define mmMP_HUBIF_SOC_TLB0_30 0x0074
#define mmMP_HUBIF_SOC_TLB0_31 0x0078
#define mmMP_HUBIF_SOC_TLB0_32 0x007C
#define mmMP_HUBIF_SOC_TLB0_33 0x0080
#define mmMP_HUBIF_SOC_TLB0_34 0x0084
#define mmMP_HUBIF_SOC_TLB0_35 0x0088
#define mmMP_HUBIF_SOC_TLB0_36 0x008C
#define mmMP_HUBIF_SOC_TLB0_37 0x0090
#define mmMP_HUBIF_SOC_TLB0_38 0x0094
#define mmMP_HUBIF_SOC_TLB0_39 0x0098
#define mmMP_HUBIF_SOC_TLB0_40 0x009C
#define mmMP_HUBIF_SOC_TLB0_41 0x00A0
#define mmMP_HUBIF_SOC_TLB0_42 0x00A4
#define mmMP_HUBIF_SOC_TLB0_43 0x00A8
#define mmMP_HUBIF_SOC_TLB0_44 0x00AC
#define mmMP_HUBIF_SOC_TLB0_45 0x00B0
#define mmMP_HUBIF_SOC_TLB0_46 0x00B4
#define mmMP_HUBIF_SOC_TLB0_47 0x00B8
#define mmMP_HUBIF_SOC_TLB0_48 0x00BC
#define mmMP_HUBIF_SOC_TLB0_49 0x00C0
#define mmMP_HUBIF_SOC_TLB0_50 0x00C4
#define mmMP_HUBIF_SOC_TLB0_51 0x00C8
#define mmMP_HUBIF_SOC_TLB0_52 0x00CC
#define mmMP_HUBIF_SOC_TLB0_53 0x00D0
#define mmMP_HUBIF_SOC_TLB0_54 0x00D4
#define mmMP_HUBIF_SOC_TLB0_55 0x00D8
#define mmMP_HUBIF_SOC_TLB0_56 0x00DC
#define mmMP_HUBIF_SOC_TLB0_57 0x00E0
#define mmMP_HUBIF_SOC_TLB0_58 0x00E4
#define mmMP_HUBIF_SOC_TLB0_59 0x00E8
#define mmMP_HUBIF_SOC_TLB0_60 0x00EC
#define mmMP_HUBIF_SOC_TLB0_61 0x00F0
#define mmMP_HUBIF_SOC_TLB0_62 0x00F4
#define mmMP_HUBIF_SOC_TLB1_1 0x0001
#define mmMP_HUBIF_SOC_TLB1_2 0x0005
#define mmMP_HUBIF_SOC_TLB1_3 0x0009
#define mmMP_HUBIF_SOC_TLB1_4 0x000D
#define mmMP_HUBIF_SOC_TLB1_5 0x0011
#define mmMP_HUBIF_SOC_TLB1_6 0x0015
#define mmMP_HUBIF_SOC_TLB1_7 0x0019
#define mmMP_HUBIF_SOC_TLB1_8 0x001D
#define mmMP_HUBIF_SOC_TLB1_9 0x0021
#define mmMP_HUBIF_SOC_TLB1_10 0x0025
#define mmMP_HUBIF_SOC_TLB1_11 0x0029
#define mmMP_HUBIF_SOC_TLB1_12 0x002D
#define mmMP_HUBIF_SOC_TLB1_13 0x0031
#define mmMP_HUBIF_SOC_TLB1_14 0x0035
#define mmMP_HUBIF_SOC_TLB1_15 0x0039
#define mmMP_HUBIF_SOC_TLB1_16 0x003D
#define mmMP_HUBIF_SOC_TLB1_17 0x0041
#define mmMP_HUBIF_SOC_TLB1_18 0x0045
#define mmMP_HUBIF_SOC_TLB1_19 0x0049
#define mmMP_HUBIF_SOC_TLB1_20 0x004D
#define mmMP_HUBIF_SOC_TLB1_21 0x0051
#define mmMP_HUBIF_SOC_TLB1_22 0x0055
#define mmMP_HUBIF_SOC_TLB1_23 0x0059
#define mmMP_HUBIF_SOC_TLB1_24 0x005D
#define mmMP_HUBIF_SOC_TLB1_25 0x0061
#define mmMP_HUBIF_SOC_TLB1_26 0x0065
#define mmMP_HUBIF_SOC_TLB1_27 0x0069
#define mmMP_HUBIF_SOC_TLB1_28 0x006D
#define mmMP_HUBIF_SOC_TLB1_29 0x0071
#define mmMP_HUBIF_SOC_TLB1_30 0x0075
#define mmMP_HUBIF_SOC_TLB1_31 0x0079
#define mmMP_HUBIF_SOC_TLB1_32 0x007D
#define mmMP_HUBIF_SOC_TLB1_33 0x0081
#define mmMP_HUBIF_SOC_TLB1_34 0x0085
#define mmMP_HUBIF_SOC_TLB1_35 0x0089
#define mmMP_HUBIF_SOC_TLB1_36 0x008D
#define mmMP_HUBIF_SOC_TLB1_37 0x0091
#define mmMP_HUBIF_SOC_TLB1_38 0x0095
#define mmMP_HUBIF_SOC_TLB1_39 0x0099
#define mmMP_HUBIF_SOC_TLB1_40 0x009D
#define mmMP_HUBIF_SOC_TLB1_41 0x00A1
#define mmMP_HUBIF_SOC_TLB1_42 0x00A5
#define mmMP_HUBIF_SOC_TLB1_43 0x00A9
#define mmMP_HUBIF_SOC_TLB1_44 0x00AD
#define mmMP_HUBIF_SOC_TLB1_45 0x00B1
#define mmMP_HUBIF_SOC_TLB1_46 0x00B5
#define mmMP_HUBIF_SOC_TLB1_47 0x00B9
#define mmMP_HUBIF_SOC_TLB1_48 0x00BD
#define mmMP_HUBIF_SOC_TLB1_49 0x00C1
#define mmMP_HUBIF_SOC_TLB1_50 0x00C5
#define mmMP_HUBIF_SOC_TLB1_51 0x00C9
#define mmMP_HUBIF_SOC_TLB1_52 0x00CD
#define mmMP_HUBIF_SOC_TLB1_53 0x00D1
#define mmMP_HUBIF_SOC_TLB1_54 0x00D5
#define mmMP_HUBIF_SOC_TLB1_55 0x00D9
#define mmMP_HUBIF_SOC_TLB1_56 0x00DD
#define mmMP_HUBIF_SOC_TLB1_57 0x00E1
#define mmMP_HUBIF_SOC_TLB1_58 0x00E5
#define mmMP_HUBIF_SOC_TLB1_59 0x00E9
#define mmMP_HUBIF_SOC_TLB1_60 0x00ED
#define mmMP_HUBIF_SOC_TLB1_61 0x00F1
#define mmMP_HUBIF_SOC_TLB1_62 0x00F5
#define mmMP_HUBIF_SOC_TLB2_1 0x0002
#define mmMP_HUBIF_SOC_TLB2_2 0x0006
#define mmMP_HUBIF_SOC_TLB2_3 0x000A
#define mmMP_HUBIF_SOC_TLB2_4 0x000E
#define mmMP_HUBIF_SOC_TLB2_5 0x0012
#define mmMP_HUBIF_SOC_TLB2_6 0x0016
#define mmMP_HUBIF_SOC_TLB2_7 0x001A
#define mmMP_HUBIF_SOC_TLB2_8 0x001E
#define mmMP_HUBIF_SOC_TLB2_9 0x0022
#define mmMP_HUBIF_SOC_TLB2_10 0x0026
#define mmMP_HUBIF_SOC_TLB2_11 0x002A
#define mmMP_HUBIF_SOC_TLB2_12 0x002E
#define mmMP_HUBIF_SOC_TLB2_13 0x0032
#define mmMP_HUBIF_SOC_TLB2_14 0x0036
#define mmMP_HUBIF_SOC_TLB2_15 0x003A
#define mmMP_HUBIF_SOC_TLB2_16 0x003E
#define mmMP_HUBIF_SOC_TLB2_17 0x0042
#define mmMP_HUBIF_SOC_TLB2_18 0x0046
#define mmMP_HUBIF_SOC_TLB2_19 0x004A
#define mmMP_HUBIF_SOC_TLB2_20 0x004E
#define mmMP_HUBIF_SOC_TLB2_21 0x0052
#define mmMP_HUBIF_SOC_TLB2_22 0x0056
#define mmMP_HUBIF_SOC_TLB2_23 0x005A
#define mmMP_HUBIF_SOC_TLB2_24 0x005E
#define mmMP_HUBIF_SOC_TLB2_25 0x0062
#define mmMP_HUBIF_SOC_TLB2_26 0x0066
#define mmMP_HUBIF_SOC_TLB2_27 0x006A
#define mmMP_HUBIF_SOC_TLB2_28 0x006E
#define mmMP_HUBIF_SOC_TLB2_29 0x0072
#define mmMP_HUBIF_SOC_TLB2_30 0x0076
#define mmMP_HUBIF_SOC_TLB2_31 0x007A
#define mmMP_HUBIF_SOC_TLB2_32 0x007E
#define mmMP_HUBIF_SOC_TLB2_33 0x0082
#define mmMP_HUBIF_SOC_TLB2_34 0x0086
#define mmMP_HUBIF_SOC_TLB2_35 0x008A
#define mmMP_HUBIF_SOC_TLB2_36 0x008E
#define mmMP_HUBIF_SOC_TLB2_37 0x0092
#define mmMP_HUBIF_SOC_TLB2_38 0x0096
#define mmMP_HUBIF_SOC_TLB2_39 0x009A
#define mmMP_HUBIF_SOC_TLB2_40 0x009E
#define mmMP_HUBIF_SOC_TLB2_41 0x00A2
#define mmMP_HUBIF_SOC_TLB2_42 0x00A6
#define mmMP_HUBIF_SOC_TLB2_43 0x00AA
#define mmMP_HUBIF_SOC_TLB2_44 0x00AE
#define mmMP_HUBIF_SOC_TLB2_45 0x00B2
#define mmMP_HUBIF_SOC_TLB2_46 0x00B6
#define mmMP_HUBIF_SOC_TLB2_47 0x00BA
#define mmMP_HUBIF_SOC_TLB2_48 0x00BE
#define mmMP_HUBIF_SOC_TLB2_49 0x00C2
#define mmMP_HUBIF_SOC_TLB2_50 0x00C6
#define mmMP_HUBIF_SOC_TLB2_51 0x00CA
#define mmMP_HUBIF_SOC_TLB2_52 0x00CE
#define mmMP_HUBIF_SOC_TLB2_53 0x00D2
#define mmMP_HUBIF_SOC_TLB2_54 0x00D6
#define mmMP_HUBIF_SOC_TLB2_55 0x00DA
#define mmMP_HUBIF_SOC_TLB2_56 0x00DE
#define mmMP_HUBIF_SOC_TLB2_57 0x00E2
#define mmMP_HUBIF_SOC_TLB2_58 0x00E6
#define mmMP_HUBIF_SOC_TLB2_59 0x00EA
#define mmMP_HUBIF_SOC_TLB2_60 0x00EE
#define mmMP_HUBIF_SOC_TLB2_61 0x00F2
#define mmMP_HUBIF_SOC_TLB2_62 0x00F6
#define mmMP_HUBIF_SOC_TLB3_1 0x0003
#define mmMP_HUBIF_SOC_TLB3_2 0x0007
#define mmMP_HUBIF_SOC_TLB3_3 0x000B
#define mmMP_HUBIF_SOC_TLB3_4 0x000F
#define mmMP_HUBIF_SOC_TLB3_5 0x0013
#define mmMP_HUBIF_SOC_TLB3_6 0x0017
#define mmMP_HUBIF_SOC_TLB3_7 0x001B
#define mmMP_HUBIF_SOC_TLB3_8 0x001F
#define mmMP_HUBIF_SOC_TLB3_9 0x0023
#define mmMP_HUBIF_SOC_TLB3_10 0x0027
#define mmMP_HUBIF_SOC_TLB3_11 0x002B
#define mmMP_HUBIF_SOC_TLB3_12 0x002F
#define mmMP_HUBIF_SOC_TLB3_13 0x0033
#define mmMP_HUBIF_SOC_TLB3_14 0x0037
#define mmMP_HUBIF_SOC_TLB3_15 0x003B
#define mmMP_HUBIF_SOC_TLB3_16 0x003F
#define mmMP_HUBIF_SOC_TLB3_17 0x0043
#define mmMP_HUBIF_SOC_TLB3_18 0x0047
#define mmMP_HUBIF_SOC_TLB3_19 0x004B
#define mmMP_HUBIF_SOC_TLB3_20 0x004F
#define mmMP_HUBIF_SOC_TLB3_21 0x0053
#define mmMP_HUBIF_SOC_TLB3_22 0x0057
#define mmMP_HUBIF_SOC_TLB3_23 0x005B
#define mmMP_HUBIF_SOC_TLB3_24 0x005F
#define mmMP_HUBIF_SOC_TLB3_25 0x0063
#define mmMP_HUBIF_SOC_TLB3_26 0x0067
#define mmMP_HUBIF_SOC_TLB3_27 0x006B
#define mmMP_HUBIF_SOC_TLB3_28 0x006F
#define mmMP_HUBIF_SOC_TLB3_29 0x0073
#define mmMP_HUBIF_SOC_TLB3_30 0x0077
#define mmMP_HUBIF_SOC_TLB3_31 0x007B
#define mmMP_HUBIF_SOC_TLB3_32 0x007F
#define mmMP_HUBIF_SOC_TLB3_33 0x0083
#define mmMP_HUBIF_SOC_TLB3_34 0x0087
#define mmMP_HUBIF_SOC_TLB3_35 0x008B
#define mmMP_HUBIF_SOC_TLB3_36 0x008F
#define mmMP_HUBIF_SOC_TLB3_37 0x0093
#define mmMP_HUBIF_SOC_TLB3_38 0x0097
#define mmMP_HUBIF_SOC_TLB3_39 0x009B
#define mmMP_HUBIF_SOC_TLB3_40 0x009F
#define mmMP_HUBIF_SOC_TLB3_41 0x00A3
#define mmMP_HUBIF_SOC_TLB3_42 0x00A7
#define mmMP_HUBIF_SOC_TLB3_43 0x00AB
#define mmMP_HUBIF_SOC_TLB3_44 0x00AF
#define mmMP_HUBIF_SOC_TLB3_45 0x00B3
#define mmMP_HUBIF_SOC_TLB3_46 0x00B7
#define mmMP_HUBIF_SOC_TLB3_47 0x00BB
#define mmMP_HUBIF_SOC_TLB3_48 0x00BF
#define mmMP_HUBIF_SOC_TLB3_49 0x00C3
#define mmMP_HUBIF_SOC_TLB3_50 0x00C7
#define mmMP_HUBIF_SOC_TLB3_51 0x00CB
#define mmMP_HUBIF_SOC_TLB3_52 0x00CF
#define mmMP_HUBIF_SOC_TLB3_53 0x00D3
#define mmMP_HUBIF_SOC_TLB3_54 0x00D7
#define mmMP_HUBIF_SOC_TLB3_55 0x00DB
#define mmMP_HUBIF_SOC_TLB3_56 0x00DF
#define mmMP_HUBIF_SOC_TLB3_57 0x00E3
#define mmMP_HUBIF_SOC_TLB3_58 0x00E7
#define mmMP_HUBIF_SOC_TLB3_59 0x00EB
#define mmMP_HUBIF_SOC_TLB3_60 0x00EF
#define mmMP_HUBIF_SOC_TLB3_61 0x00F3
#define mmMP_HUBIF_SOC_TLB3_62 0x00F7
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_1 0x00F8
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_2 0x00F9
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_3 0x00FA
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_4 0x00FB
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_5 0x00FC
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_6 0x00FD
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_7 0x00FE
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_8 0x00FF
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_9 0x0100
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_10 0x0101
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_11 0x0102
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_12 0x0103
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_13 0x0104
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_14 0x0105
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_15 0x0106
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_16 0x0107
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_17 0x0108
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_18 0x0109
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_19 0x010A
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_20 0x010B
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_21 0x010C
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_22 0x010D
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_23 0x010E
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_24 0x010F
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_25 0x0110
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_26 0x0111
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_27 0x0112
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_28 0x0113
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_29 0x0114
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_30 0x0115
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_31 0x0116
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_32 0x0117
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_33 0x0118
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_34 0x0119
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_35 0x011A
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_36 0x011B
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_37 0x011C
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_38 0x011D
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_39 0x011E
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_40 0x011F
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_41 0x0120
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_42 0x0121
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_43 0x0122
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_44 0x0123
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_45 0x0124
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_46 0x0125
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_47 0x0126
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_48 0x0127
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_49 0x0128
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_50 0x0129
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_51 0x012A
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_52 0x012B
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_53 0x012C
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_54 0x012D
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_55 0x012E
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_56 0x012F
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_57 0x0130
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_58 0x0131
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_59 0x0132
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_60 0x0133
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_61 0x0134
#define mmMP_HUBIF_TLB_SUB_PAGE_ATTRIBUTE_RW_62 0x0135
#define mmMP_HUBIF_TLB_ATTRIBUTE_1 0x0136
#define mmMP_HUBIF_TLB_ATTRIBUTE_2 0x0137
#define mmMP_HUBIF_TLB_ATTRIBUTE_3 0x0138
#define mmMP_HUBIF_TLB_ATTRIBUTE_4 0x0139
#define mmMP_HUBIF_TLB_ATTRIBUTE_5 0x013A
#define mmMP_HUBIF_TLB_ATTRIBUTE_6 0x013B
#define mmMP_HUBIF_TLB_ATTRIBUTE_7 0x013C
#define mmMP_HUBIF_TLB_ATTRIBUTE_8 0x013D
#define mmMP_HUBIF_TLB_ATTRIBUTE_9 0x013E
#define mmMP_HUBIF_TLB_ATTRIBUTE_10 0x013F
#define mmMP_HUBIF_TLB_ATTRIBUTE_11 0x0140
#define mmMP_HUBIF_TLB_ATTRIBUTE_12 0x0141
#define mmMP_HUBIF_TLB_ATTRIBUTE_13 0x0142
#define mmMP_HUBIF_TLB_ATTRIBUTE_14 0x0143
#define mmMP_HUBIF_TLB_ATTRIBUTE_15 0x0144
#define mmMP_HUBIF_TLB_ATTRIBUTE_16 0x0145
#define mmMP_HUBIF_TLB_ATTRIBUTE_17 0x0146
#define mmMP_HUBIF_TLB_ATTRIBUTE_18 0x0147
#define mmMP_HUBIF_TLB_ATTRIBUTE_19 0x0148
#define mmMP_HUBIF_TLB_ATTRIBUTE_20 0x0149
#define mmMP_HUBIF_TLB_ATTRIBUTE_21 0x014A
#define mmMP_HUBIF_TLB_ATTRIBUTE_22 0x014B
#define mmMP_HUBIF_TLB_ATTRIBUTE_23 0x014C
#define mmMP_HUBIF_TLB_ATTRIBUTE_24 0x014D
#define mmMP_HUBIF_TLB_ATTRIBUTE_25 0x014E
#define mmMP_HUBIF_TLB_ATTRIBUTE_26 0x014F
#define mmMP_HUBIF_TLB_ATTRIBUTE_27 0x0150
#define mmMP_HUBIF_TLB_ATTRIBUTE_28 0x0151
#define mmMP_HUBIF_TLB_ATTRIBUTE_29 0x0152
#define mmMP_HUBIF_TLB_ATTRIBUTE_30 0x0153
#define mmMP_HUBIF_TLB_ATTRIBUTE_31 0x0154
#define mmMP_HUBIF_TLB_ATTRIBUTE_32 0x0155
#define mmMP_HUBIF_TLB_ATTRIBUTE_33 0x0156
#define mmMP_HUBIF_TLB_ATTRIBUTE_34 0x0157
#define mmMP_HUBIF_TLB_ATTRIBUTE_35 0x0158
#define mmMP_HUBIF_TLB_ATTRIBUTE_36 0x0159
#define mmMP_HUBIF_TLB_ATTRIBUTE_37 0x015A
#define mmMP_HUBIF_TLB_ATTRIBUTE_38 0x015B
#define mmMP_HUBIF_TLB_ATTRIBUTE_39 0x015C
#define mmMP_HUBIF_TLB_ATTRIBUTE_40 0x015D
#define mmMP_HUBIF_TLB_ATTRIBUTE_41 0x015E
#define mmMP_HUBIF_TLB_ATTRIBUTE_42 0x015F
#define mmMP_HUBIF_TLB_ATTRIBUTE_43 0x0160
#define mmMP_HUBIF_TLB_ATTRIBUTE_44 0x0161
#define mmMP_HUBIF_TLB_ATTRIBUTE_45 0x0162
#define mmMP_HUBIF_TLB_ATTRIBUTE_46 0x0163
#define mmMP_HUBIF_TLB_ATTRIBUTE_47 0x0164
#define mmMP_HUBIF_TLB_ATTRIBUTE_48 0x0165
#define mmMP_HUBIF_TLB_ATTRIBUTE_49 0x0166
#define mmMP_HUBIF_TLB_ATTRIBUTE_50 0x0167
#define mmMP_HUBIF_TLB_ATTRIBUTE_51 0x0168
#define mmMP_HUBIF_TLB_ATTRIBUTE_52 0x0169
#define mmMP_HUBIF_TLB_ATTRIBUTE_53 0x016A
#define mmMP_HUBIF_TLB_ATTRIBUTE_54 0x016B
#define mmMP_HUBIF_TLB_ATTRIBUTE_55 0x016C
#define mmMP_HUBIF_TLB_ATTRIBUTE_56 0x016D
#define mmMP_HUBIF_TLB_ATTRIBUTE_57 0x016E
#define mmMP_HUBIF_TLB_ATTRIBUTE_58 0x016F
#define mmMP_HUBIF_TLB_ATTRIBUTE_59 0x0170
#define mmMP_HUBIF_TLB_ATTRIBUTE_60 0x0171
#define mmMP_HUBIF_TLB_ATTRIBUTE_61 0x0172
#define mmMP_HUBIF_TLB_ATTRIBUTE_62 0x0173
#define mmMP_HUBIF_INT_STATUS 0x0174
#define mmMP_HUBIF_WR_INT_ADDR 0x0175
#define mmMP_HUBIF_WR_INT_OTHER 0x0176
#define mmMP_HUBIF_RD_INT_ADDR 0x0177
#define mmMP_HUBIF_RD_INT_OTHER 0x0178
#define mmMP_HUBIF_REG_INT_ADDR 0x0179
#define mmMP_HUBIF_REG_INT_OTHER 0x017A
#define mmMP_HUBIF_AXCACHE_CFG 0x017B
#define mmMP_HUBIF_DS_OVERRIDE 0x017C
#define mmMP_HUBIF_OUTSTANDING 0x017D


// Registers from MP_HUBIF_NB block

#define mmHUBIF_NB_AX_ADDR_LO 0xCA0000
#define mmHUBIF_NB_AX_MISC 0xCA0001
#define mmHUBIF_NB_AX_MISC_2 0xCA0002
#define mmHUBIF_NB_WSTRB0 0xCA0003
#define mmHUBIF_NB_WSTRB1 0xCA0004
#define mmHUBIF_NB_WDATA0 0xCA0005
#define mmHUBIF_NB_WDATA1 0xCA0006
#define mmHUBIF_NB_WDATA2 0xCA0007
#define mmHUBIF_NB_WDATA3 0xCA0008
#define mmHUBIF_NB_WDATA4 0xCA0009
#define mmHUBIF_NB_WDATA5 0xCA000A
#define mmHUBIF_NB_WDATA6 0xCA000B
#define mmHUBIF_NB_WDATA7 0xCA000C
#define mmHUBIF_NB_WDATA8 0xCA000D
#define mmHUBIF_NB_WDATA9 0xCA000E
#define mmHUBIF_NB_WDATA10 0xCA000F
#define mmHUBIF_NB_WDATA11 0xCA0010
#define mmHUBIF_NB_WDATA12 0xCA0011
#define mmHUBIF_NB_WDATA13 0xCA0012
#define mmHUBIF_NB_WDATA14 0xCA0013
#define mmHUBIF_NB_WDATA15 0xCA0014
#define mmHUBIF_NB_RDATA0 0xCA0015
#define mmHUBIF_NB_RDATA1 0xCA0016
#define mmHUBIF_NB_RDATA2 0xCA0017
#define mmHUBIF_NB_RDATA3 0xCA0018
#define mmHUBIF_NB_RDATA4 0xCA0019
#define mmHUBIF_NB_RDATA5 0xCA001A
#define mmHUBIF_NB_RDATA6 0xCA001B
#define mmHUBIF_NB_RDATA7 0xCA001C
#define mmHUBIF_NB_RDATA8 0xCA001D
#define mmHUBIF_NB_RDATA9 0xCA001E
#define mmHUBIF_NB_RDATA10 0xCA001F
#define mmHUBIF_NB_RDATA11 0xCA0020
#define mmHUBIF_NB_RDATA12 0xCA0021
#define mmHUBIF_NB_RDATA13 0xCA0022
#define mmHUBIF_NB_RDATA14 0xCA0023
#define mmHUBIF_NB_RDATA15 0xCA0024
#define mmHUBIF_NB_AXI_RESP 0xCA0025
#define mmHUBIF_NB_ACC_VIOLATION_INT_LOG_STATUS 0xCA0026
#define mmHUBIF_ACC_VIOLATION_LOG_ADDR 0xCA0027


// Registers from MP_SMNIF block

#define mmSMNIF_TLB_0 0xC88000
#define mmSMNIF_TLB_1 0xC88001
#define mmSMNIF_TLB_2 0xC88002
#define mmSMNIF_TLB_3 0xC88003
#define mmSMNIF_TLB_4 0xC88004
#define mmSMNIF_TLB_5 0xC88005
#define mmSMNIF_TLB_6 0xC88006
#define mmSMNIF_TLB_7 0xC88007
#define mmSMNIF_TLB_8 0xC88008
#define mmSMNIF_TLB_9 0xC88009
#define mmSMNIF_TLB_10 0xC8800A
#define mmSMNIF_TLB_11 0xC8800B
#define mmSMNIF_TLB_12 0xC8800C
#define mmSMNIF_TLB_13 0xC8800D
#define mmSMNIF_TLB_14 0xC8800E
#define mmSMNIF_TLB_15 0xC8800F
#define mmSMNIF_TLV0 0xC88010
#define mmSMNIF_TLV1 0xC88011
#define mmSMNIF_TLV2 0xC88012
#define mmSMNIF_TLV3 0xC88013
#define mmSMNIF_TLB_QOS 0xC88014
#define mmSMNIF_ACC_VIOLATION_LOG_ADDR 0xC88015
#define mmSMNIF_ACC_VIOLATION_LOG_STATUS 0xC88016
#define mmSMNIF_LPBK_WR_VIOL_ADDR 0xC88017
#define mmSMNIF_LPBK_WR_VIOL_STATUS 0xC88018
#define mmSMNIF_LPBK_RD_VIOL_ADDR 0xC88019
#define mmSMNIF_LPBK_RD_VIOL_STATUS 0xC8801A
#define mmSMNIF_MISC_CTRL 0xC8801B
#define mmSMNIF_REQ_CNT 0xC8801C
#define mmSMNIF_SCRATCH0 0xC8801D
#define mmSMNIF_SCRATCH1 0xC8801E
#define mmSMNIF_SCRATCH2 0xC8801F
#define mmSMNIF_SCRATCH3 0xC88020
#define mmSMNIF_SECURE_CTRL 0xC88021
#define mmSMNIF_TLVMASK_SECURE 0xC88022
#define mmSMNIF_TLVMASK_NONSECURE 0xC88023
#define mmSMNIF_TLR_0 0xC88024
#define mmSMNIF_TLR_ADDR_0 0xC88025
#define mmSMNIF_TLR_1 0xC88026
#define mmSMNIF_TLR_ADDR_1 0xC88027
#define mmSMNIF_TLR_2 0xC88028
#define mmSMNIF_TLR_ADDR_2 0xC88029
#define mmSMNIF_TLR_3 0xC8802A
#define mmSMNIF_TLR_ADDR_3 0xC8802B
#define mmSMNIF_TLR_4 0xC8802C
#define mmSMNIF_TLR_ADDR_4 0xC8802D
#define mmSMNIF_TLR_5 0xC8802E
#define mmSMNIF_TLR_ADDR_5 0xC8802F
#define mmSMNIF_TLR_6 0xC88030
#define mmSMNIF_TLR_ADDR_6 0xC88031
#define mmSMNIF_TLR_7 0xC88032
#define mmSMNIF_TLR_ADDR_7 0xC88033
#define mmSMNIF_TLR_8 0xC88034
#define mmSMNIF_TLR_ADDR_8 0xC88035
#define mmSMNIF_TLR_9 0xC88036
#define mmSMNIF_TLR_ADDR_9 0xC88037
#define mmSMNIF_TLR_10 0xC88038
#define mmSMNIF_TLR_ADDR_10 0xC88039
#define mmSMNIF_TLR_11 0xC8803A
#define mmSMNIF_TLR_ADDR_11 0xC8803B
#define mmSMNIF_TLR_12 0xC8803C
#define mmSMNIF_TLR_ADDR_12 0xC8803D
#define mmSMNIF_TLR_13 0xC8803E
#define mmSMNIF_TLR_ADDR_13 0xC8803F
#define mmSMNIF_TLR_14 0xC88040
#define mmSMNIF_TLR_ADDR_14 0xC88041
#define mmSMNIF_TLR_15 0xC88042
#define mmSMNIF_TLR_ADDR_15 0xC88043


// Registers from MP_ROM block

#define mmMP_ROM_ACC_VIOLATION_LOG_ADDR 0xC98000
#define mmMP_ROM_ACC_VIOLATION_LOG_STATUS 0xC98001
#define mmMP_ROM_MISC_CNTL 0xC98002
#define mmMP_ROM_SCRATCH_0 0xC98003
#define mmMP_ROM_SCRATCH_1 0xC98004
#define mmMP_ROM_SCRATCH_2 0xC98005
#define mmMP_ROM_SCRATCH_3 0xC98006


// Registers from MP_DMAC block

#define mmDMAC_ACC_VIOLATION_LOG_ADDR 0xC9C400
#define mmDMAC_ACC_VIOLATION_LOG_STATUS 0xC9C401
#define mmDMAC_MISC_CTRL 0xC9C402


// Registers from SMUIO block

#define mmSMUSVI0_PLANE1_LOAD 0x16800
#define mmSMUSVI0_PLANE0_LOAD 0x16801
#define mmSMUSVI0_TFN 0x16802
#define mmSMUSVI0_TEL_PLANE1 0x16803
#define mmSMUSVI0_TEL_PLANE0 0x16804
#define mmSMUSVI1_TEL_PLANE0 0x16805
#define mmSMUSVI1_PLANE0_LOAD 0x16806
#define mmSMUSVI1_TFN 0x16807
#define mmSMUSVI1_PLANE0_PSI0 0x16808
#define mmSMUSVI0_MISC_VID_STATUS 0x16809
#define mmSMUSVI0_PWR_CTL_MISC 0x1680A
#define mmSMUSVI0_PLANE_VIDCHG 0x1680B
#define mmSMUSVI1_PLANE_VIDCHG 0x1680C
#define mmSMUSVI_WARMRESET_TARGET_VID 0x1680D
#define mmSMUSVI_WARMRESET_SEL 0x1680E
#define mmSMUSVI0_PLANE0_VIDCHGBUSY 0x1680F
#define mmSMUSVI0_PLANE1_VIDCHGBUSY 0x16810
#define mmSMUSVI1_PLANE0_VIDCHGBUSY 0x16811
#define mmSMUSVI1_PLANE1_VIDCHGBUSY 0x16812
#define mmSMUSVI0_PLANE0_CURRENTVID 0x16813
#define mmSMUSVI1_PLANE0_CURRENTVID 0x16814
#define mmSMUSVI0_PLANE1_CURRENTVID 0x16815
#define mmSMUSVI_ALL_CPU_IN_CC6 0x16816
#define mmSMUSVI_BOOTVID 0x16817
#define mmSMUSVI_STARTUP_VID_COMPLETE 0x16818
#define mmSMUSVI_WARM_RESET 0x16819
#define mmSMUSVI_SVC0 0x1681A
#define mmSMUSVI_SVD0 0x1681B
#define mmSMUSVI_SVT0 0x1681C
#define mmSMUSVI_PLANE_USAGE 0x1681D
#define mmSMUIO_MCM_CONFIG 0x1681E
#define mmSMUSVI_STARTUP_VID_EN 0x1681F
#define mmSMUSVI_STARTUP_VID_TRIGGER 0x16820
#define mmSMUIO_RESET_SEL 0x16821
#define mmSMUIO_MP_RESET_INTR 0x16822
#define mmSMUIO_RESET_DELAY 0x16823
#define mmROM_CNTL 0x16824
#define mmPAGE_MIRROR_CNTL 0x16825
#define mmROM_STATUS 0x16826
#define mmCGTT_ROM_CLK_CTRL0 0x16827
#define mmROM_INDEX 0x16828
#define mmROM_DATA 0x16829
#define mmROM_START 0x1682A
#define mmROM_SW_CNTL 0x1682B
#define mmROM_SW_STATUS 0x1682C
#define mmROM_SW_COMMAND 0x1682D
#define mmROM_SW_DATA_1 0x1682E
#define mmROM_SW_DATA_2 0x1682F
#define mmROM_SW_DATA_3 0x16830
#define mmROM_SW_DATA_4 0x16831
#define mmROM_SW_DATA_5 0x16832
#define mmROM_SW_DATA_6 0x16833
#define mmROM_SW_DATA_7 0x16834
#define mmROM_SW_DATA_8 0x16835
#define mmROM_SW_DATA_9 0x16836
#define mmROM_SW_DATA_10 0x16837
#define mmROM_SW_DATA_11 0x16838
#define mmROM_SW_DATA_12 0x16839
#define mmROM_SW_DATA_13 0x1683A
#define mmROM_SW_DATA_14 0x1683B
#define mmROM_SW_DATA_15 0x1683C
#define mmROM_SW_DATA_16 0x1683D
#define mmROM_SW_DATA_17 0x1683E
#define mmROM_SW_DATA_18 0x1683F
#define mmROM_SW_DATA_19 0x16840
#define mmROM_SW_DATA_20 0x16841
#define mmROM_SW_DATA_21 0x16842
#define mmROM_SW_DATA_22 0x16843
#define mmROM_SW_DATA_23 0x16844
#define mmROM_SW_DATA_24 0x16845
#define mmROM_SW_DATA_25 0x16846
#define mmROM_SW_DATA_26 0x16847
#define mmROM_SW_DATA_27 0x16848
#define mmROM_SW_DATA_28 0x16849
#define mmROM_SW_DATA_29 0x1684A
#define mmROM_SW_DATA_30 0x1684B
#define mmROM_SW_DATA_31 0x1684C
#define mmROM_SW_DATA_32 0x1684D
#define mmROM_SW_DATA_33 0x1684E
#define mmROM_SW_DATA_34 0x1684F
#define mmROM_SW_DATA_35 0x16850
#define mmROM_SW_DATA_36 0x16851
#define mmROM_SW_DATA_37 0x16852
#define mmROM_SW_DATA_38 0x16853
#define mmROM_SW_DATA_39 0x16854
#define mmROM_SW_DATA_40 0x16855
#define mmROM_SW_DATA_41 0x16856
#define mmROM_SW_DATA_42 0x16857
#define mmROM_SW_DATA_43 0x16858
#define mmROM_SW_DATA_44 0x16859
#define mmROM_SW_DATA_45 0x1685A
#define mmROM_SW_DATA_46 0x1685B
#define mmROM_SW_DATA_47 0x1685C
#define mmROM_SW_DATA_48 0x1685D
#define mmROM_SW_DATA_49 0x1685E
#define mmROM_SW_DATA_50 0x1685F
#define mmROM_SW_DATA_51 0x16860
#define mmROM_SW_DATA_52 0x16861
#define mmROM_SW_DATA_53 0x16862
#define mmROM_SW_DATA_54 0x16863
#define mmROM_SW_DATA_55 0x16864
#define mmROM_SW_DATA_56 0x16865
#define mmROM_SW_DATA_57 0x16866
#define mmROM_SW_DATA_58 0x16867
#define mmROM_SW_DATA_59 0x16868
#define mmROM_SW_DATA_60 0x16869
#define mmROM_SW_DATA_61 0x1686A
#define mmROM_SW_DATA_62 0x1686B
#define mmROM_SW_DATA_63 0x1686C
#define mmROM_SW_DATA_64 0x1686D
#define mmSMU_GPIOPAD_SW_INT_STAT 0x1686E
#define mmSMU_GPIOPAD_MASK 0x1686F
#define mmSMU_GPIOPAD_A 0x16870
#define mmSMU_GPIOPAD_TXIMPSEL 0x16871
#define mmSMU_GPIOPAD_EN 0x16872
#define mmSMU_GPIOPAD_Y 0x16873
#define mmSMU_GPIOPAD_RXEN 0x16874
#define mmSMU_GPIOPAD_RCVR_SEL0 0x16875
#define mmSMU_GPIOPAD_RCVR_SEL1 0x16876
#define mmSMU_GPIOPAD_PU_EN 0x16877
#define mmSMU_GPIOPAD_PD_EN 0x16878
#define mmSMU_GPIOPAD_PINSTRAPS 0x16879
#define mmSMU_GPIOPAD_INT_STAT_EN 0x1687A
#define mmSMU_GPIOPAD_INT_STAT 0x1687B
#define mmSMU_GPIOPAD_INT_STAT_AK 0x1687C
#define mmSMU_GPIOPAD_INT_EN 0x1687D
#define mmSMU_GPIOPAD_INT_TYPE 0x1687E
#define mmSMU_GPIOPAD_INT_POLARITY 0x1687F
#define mmROM_CC_BIF_PINSTRAP 0x16880
#define mmIO_SMUIO_PINSTRAP 0x16881
#define mmSMUIO_PCC_CONTROL 0x16882
#define mmSMUIO_PCC_GPIO_SELECT 0x16883
#define mmSMUIO_GPIO_INT_SELECT 0x16884
#define mmSMIO_INDEX 0x16885
#define mmS0_VID_SMIO_CNTL 0x16886
#define mmS1_VID_SMIO_CNTL 0x16887
#define mmOPEN_DRAIN_SELECT 0x16888
#define mmSMIO_ENABLE 0x16889
#define mmCPL_VDDCR_SOC_IDLE 0x1688A
#define mmROM_SW_SECURE 0x1688B


// Registers from GDS block

#define mmGDS_CONFIG 0x25C0
#define mmGDS_CNTL_STATUS 0x25C1
#define mmGDS_ENHANCE2 0x25C2
#define mmGDS_PROTECTION_FAULT 0x25C3
#define mmGDS_VM_PROTECTION_FAULT 0x25C4
#define mmGDS_EDC_CNT 0x25C5
#define mmGDS_EDC_GRBM_CNT 0x25C6
#define mmGDS_EDC_OA_DED 0x25C7
#define mmGDS_DEBUG_CNTL 0x25C8
#define mmGDS_DEBUG_DATA 0x25C9
#define mmGDS_DSM_CNTL 0x25CA
#define mmGDS_EDC_OA_PHY_CNT 0x25CB
#define mmGDS_EDC_OA_PIPE_CNT 0x25CC
#define mmGDS_DSM_CNTL2 0x25CD
#define mmGDS_WD_GDS_CSB 0x25CE
#define mmGDS_VMID0_BASE 0x3300
#define mmGDS_VMID1_BASE 0x3302
#define mmGDS_VMID2_BASE 0x3304
#define mmGDS_VMID3_BASE 0x3306
#define mmGDS_VMID4_BASE 0x3308
#define mmGDS_VMID5_BASE 0x330A
#define mmGDS_VMID6_BASE 0x330C
#define mmGDS_VMID7_BASE 0x330E
#define mmGDS_VMID8_BASE 0x3310
#define mmGDS_VMID9_BASE 0x3312
#define mmGDS_VMID10_BASE 0x3314
#define mmGDS_VMID11_BASE 0x3316
#define mmGDS_VMID12_BASE 0x3318
#define mmGDS_VMID13_BASE 0x331A
#define mmGDS_VMID14_BASE 0x331C
#define mmGDS_VMID15_BASE 0x331E
#define mmGDS_VMID0_SIZE 0x3301
#define mmGDS_VMID1_SIZE 0x3303
#define mmGDS_VMID2_SIZE 0x3305
#define mmGDS_VMID3_SIZE 0x3307
#define mmGDS_VMID4_SIZE 0x3309
#define mmGDS_VMID5_SIZE 0x330B
#define mmGDS_VMID6_SIZE 0x330D
#define mmGDS_VMID7_SIZE 0x330F
#define mmGDS_VMID8_SIZE 0x3311
#define mmGDS_VMID9_SIZE 0x3313
#define mmGDS_VMID10_SIZE 0x3315
#define mmGDS_VMID11_SIZE 0x3317
#define mmGDS_VMID12_SIZE 0x3319
#define mmGDS_VMID13_SIZE 0x331B
#define mmGDS_VMID14_SIZE 0x331D
#define mmGDS_VMID15_SIZE 0x331F
#define mmGDS_GWS_VMID0 0x3320
#define mmGDS_GWS_VMID1 0x3321
#define mmGDS_GWS_VMID2 0x3322
#define mmGDS_GWS_VMID3 0x3323
#define mmGDS_GWS_VMID4 0x3324
#define mmGDS_GWS_VMID5 0x3325
#define mmGDS_GWS_VMID6 0x3326
#define mmGDS_GWS_VMID7 0x3327
#define mmGDS_GWS_VMID8 0x3328
#define mmGDS_GWS_VMID9 0x3329
#define mmGDS_GWS_VMID10 0x332A
#define mmGDS_GWS_VMID11 0x332B
#define mmGDS_GWS_VMID12 0x332C
#define mmGDS_GWS_VMID13 0x332D
#define mmGDS_GWS_VMID14 0x332E
#define mmGDS_GWS_VMID15 0x332F
#define mmGDS_OA_VMID0 0x3330
#define mmGDS_OA_VMID1 0x3331
#define mmGDS_OA_VMID2 0x3332
#define mmGDS_OA_VMID3 0x3333
#define mmGDS_OA_VMID4 0x3334
#define mmGDS_OA_VMID5 0x3335
#define mmGDS_OA_VMID6 0x3336
#define mmGDS_OA_VMID7 0x3337
#define mmGDS_OA_VMID8 0x3338
#define mmGDS_OA_VMID9 0x3339
#define mmGDS_OA_VMID10 0x333A
#define mmGDS_OA_VMID11 0x333B
#define mmGDS_OA_VMID12 0x333C
#define mmGDS_OA_VMID13 0x333D
#define mmGDS_OA_VMID14 0x333E
#define mmGDS_OA_VMID15 0x333F
#define mmGDS_GWS_RESET0 0x3344
#define mmGDS_GWS_RESET1 0x3345
#define mmGDS_GWS_RESOURCE_RESET 0x3346
#define mmGDS_COMPUTE_MAX_WAVE_ID 0x3348
#define mmGDS_OA_RESET_MASK 0x3349
#define mmGDS_OA_RESET 0x334A
#define mmGDS_ENHANCE 0x334B
#define mmGDS_OA_CGPG_RESTORE 0x334C
#define mmGDS_CS_CTXSW_STATUS 0x334D
#define mmGDS_CS_CTXSW_CNT0 0x334E
#define mmGDS_CS_CTXSW_CNT1 0x334F
#define mmGDS_CS_CTXSW_CNT2 0x3350
#define mmGDS_CS_CTXSW_CNT3 0x3351
#define mmGDS_GFX_CTXSW_STATUS 0x3352
#define mmGDS_VS_CTXSW_CNT0 0x3353
#define mmGDS_VS_CTXSW_CNT1 0x3354
#define mmGDS_VS_CTXSW_CNT2 0x3355
#define mmGDS_VS_CTXSW_CNT3 0x3356
#define mmGDS_PS0_CTXSW_CNT0 0x3357
#define mmGDS_PS1_CTXSW_CNT0 0x335B
#define mmGDS_PS2_CTXSW_CNT0 0x335F
#define mmGDS_PS3_CTXSW_CNT0 0x3363
#define mmGDS_PS4_CTXSW_CNT0 0x3367
#define mmGDS_PS5_CTXSW_CNT0 0x336B
#define mmGDS_PS6_CTXSW_CNT0 0x336F
#define mmGDS_PS7_CTXSW_CNT0 0x3373
#define mmGDS_PS0_CTXSW_CNT1 0x3358
#define mmGDS_PS1_CTXSW_CNT1 0x335C
#define mmGDS_PS2_CTXSW_CNT1 0x3360
#define mmGDS_PS3_CTXSW_CNT1 0x3364
#define mmGDS_PS4_CTXSW_CNT1 0x3368
#define mmGDS_PS5_CTXSW_CNT1 0x336C
#define mmGDS_PS6_CTXSW_CNT1 0x3370
#define mmGDS_PS7_CTXSW_CNT1 0x3374
#define mmGDS_PS0_CTXSW_CNT2 0x3359
#define mmGDS_PS1_CTXSW_CNT2 0x335D
#define mmGDS_PS2_CTXSW_CNT2 0x3361
#define mmGDS_PS3_CTXSW_CNT2 0x3365
#define mmGDS_PS4_CTXSW_CNT2 0x3369
#define mmGDS_PS5_CTXSW_CNT2 0x336D
#define mmGDS_PS6_CTXSW_CNT2 0x3371
#define mmGDS_PS7_CTXSW_CNT2 0x3375
#define mmGDS_PS0_CTXSW_CNT3 0x335A
#define mmGDS_PS1_CTXSW_CNT3 0x335E
#define mmGDS_PS2_CTXSW_CNT3 0x3362
#define mmGDS_PS3_CTXSW_CNT3 0x3366
#define mmGDS_PS4_CTXSW_CNT3 0x336A
#define mmGDS_PS5_CTXSW_CNT3 0x336E
#define mmGDS_PS6_CTXSW_CNT3 0x3372
#define mmGDS_PS7_CTXSW_CNT3 0x3376
#define mmGDS_GS_CTXSW_CNT0 0x3377
#define mmGDS_GS_CTXSW_CNT1 0x3378
#define mmGDS_GS_CTXSW_CNT2 0x3379
#define mmGDS_GS_CTXSW_CNT3 0x337A
#define mmGDS_RD_ADDR 0xC400
#define mmGDS_RD_DATA 0xC401
#define mmGDS_RD_BURST_ADDR 0xC402
#define mmGDS_RD_BURST_COUNT 0xC403
#define mmGDS_RD_BURST_DATA 0xC404
#define mmGDS_WR_ADDR 0xC405
#define mmGDS_WR_DATA 0xC406
#define mmGDS_WR_BURST_ADDR 0xC407
#define mmGDS_WR_BURST_DATA 0xC408
#define mmGDS_WRITE_COMPLETE 0xC409
#define mmGDS_ATOM_CNTL 0xC40A
#define mmGDS_ATOM_COMPLETE 0xC40B
#define mmGDS_ATOM_BASE 0xC40C
#define mmGDS_ATOM_SIZE 0xC40D
#define mmGDS_ATOM_OFFSET0 0xC40E
#define mmGDS_ATOM_OFFSET1 0xC40F
#define mmGDS_ATOM_DST 0xC410
#define mmGDS_ATOM_OP 0xC411
#define mmGDS_ATOM_SRC0 0xC412
#define mmGDS_ATOM_SRC0_U 0xC413
#define mmGDS_ATOM_SRC1 0xC414
#define mmGDS_ATOM_SRC1_U 0xC415
#define mmGDS_ATOM_READ0 0xC416
#define mmGDS_ATOM_READ0_U 0xC417
#define mmGDS_ATOM_READ1 0xC418
#define mmGDS_ATOM_READ1_U 0xC419
#define mmGDS_GWS_RESOURCE_CNTL 0xC41A
#define mmGDS_GWS_RESOURCE 0xC41B
#define mmGDS_GWS_RESOURCE_CNT 0xC41C
#define mmGDS_OA_CNTL 0xC41D
#define mmGDS_OA_COUNTER 0xC41E
#define mmGDS_OA_ADDRESS 0xC41F
#define mmGDS_OA_INCDEC 0xC420
#define mmGDS_OA_RING_SIZE 0xC421
#define mmGDS_PERFCOUNTER0_LO 0xD280
#define mmGDS_PERFCOUNTER1_LO 0xD282
#define mmGDS_PERFCOUNTER2_LO 0xD284
#define mmGDS_PERFCOUNTER3_LO 0xD286
#define mmGDS_PERFCOUNTER0_HI 0xD281
#define mmGDS_PERFCOUNTER1_HI 0xD283
#define mmGDS_PERFCOUNTER2_HI 0xD285
#define mmGDS_PERFCOUNTER3_HI 0xD287
#define mmGDS_PERFCOUNTER0_SELECT 0xDA80
#define mmGDS_PERFCOUNTER1_SELECT 0xDA81
#define mmGDS_PERFCOUNTER2_SELECT 0xDA82
#define mmGDS_PERFCOUNTER3_SELECT 0xDA83
#define mmGDS_PERFCOUNTER0_SELECT1 0xDA84
#define mmCGTT_GDS_CLK_CTRL 0xF0A0


// Registers from CB block

#define mmCB_HW_CONTROL 0x2680
#define mmCB_HW_CONTROL_1 0x2681
#define mmCB_HW_CONTROL_2 0x2682
#define mmCB_HW_CONTROL_3 0x2683
#define mmCB_HW_MEM_ARBITER_RD 0x2686
#define mmCB_HW_MEM_ARBITER_WR 0x2687
#define mmCB_DCC_CONFIG 0x2688
#define mmCB_DEBUG_BUS_1 0x2699
#define mmCB_DEBUG_BUS_2 0x269A
#define mmCB_DEBUG_BUS_3 0x269B
#define mmCB_DEBUG_BUS_4 0x269C
#define mmCB_DEBUG_BUS_5 0x269D
#define mmCB_DEBUG_BUS_6 0x269E
#define mmCB_DEBUG_BUS_7 0x269F
#define mmCB_DEBUG_BUS_8 0x26A0
#define mmCB_DEBUG_BUS_9 0x26A1
#define mmCB_DEBUG_BUS_10 0x26A2
#define mmCB_DEBUG_BUS_11 0x26A3
#define mmCB_DEBUG_BUS_12 0x26A4
#define mmCB_DEBUG_BUS_13 0x26A5
#define mmCB_DEBUG_BUS_14 0x26A6
#define mmCB_DEBUG_BUS_15 0x26A7
#define mmCB_DEBUG_BUS_16 0x26A8
#define mmCB_DEBUG_BUS_17 0x26A9
#define mmCB_DEBUG_BUS_18 0x26AA
#define mmCB_DEBUG_BUS_19 0x26AB
#define mmCB_DEBUG_BUS_20 0x26AC
#define mmCB_DEBUG_BUS_21 0x26AD
#define mmCB_DEBUG_BUS_22 0x26AE
#define mmCB_BLEND_RED 0xA105
#define mmCB_BLEND_GREEN 0xA106
#define mmCB_BLEND_BLUE 0xA107
#define mmCB_BLEND_ALPHA 0xA108
#define mmCB_DCC_CONTROL 0xA109
#define mmCB_COLOR_CONTROL 0xA202
#define mmCB_BLEND0_CONTROL 0xA1E0
#define mmCB_BLEND1_CONTROL 0xA1E1
#define mmCB_BLEND2_CONTROL 0xA1E2
#define mmCB_BLEND3_CONTROL 0xA1E3
#define mmCB_BLEND4_CONTROL 0xA1E4
#define mmCB_BLEND5_CONTROL 0xA1E5
#define mmCB_BLEND6_CONTROL 0xA1E6
#define mmCB_BLEND7_CONTROL 0xA1E7
#define mmCB_MRT0_EPITCH 0xA1E8
#define mmCB_MRT1_EPITCH 0xA1E9
#define mmCB_MRT2_EPITCH 0xA1EA
#define mmCB_MRT3_EPITCH 0xA1EB
#define mmCB_MRT4_EPITCH 0xA1EC
#define mmCB_MRT5_EPITCH 0xA1ED
#define mmCB_MRT6_EPITCH 0xA1EE
#define mmCB_MRT7_EPITCH 0xA1EF
#define mmCB_COLOR0_BASE 0xA318
#define mmCB_COLOR1_BASE 0xA327
#define mmCB_COLOR2_BASE 0xA336
#define mmCB_COLOR3_BASE 0xA345
#define mmCB_COLOR4_BASE 0xA354
#define mmCB_COLOR5_BASE 0xA363
#define mmCB_COLOR6_BASE 0xA372
#define mmCB_COLOR7_BASE 0xA381
#define mmCB_COLOR0_BASE_EXT 0xA319
#define mmCB_COLOR1_BASE_EXT 0xA328
#define mmCB_COLOR2_BASE_EXT 0xA337
#define mmCB_COLOR3_BASE_EXT 0xA346
#define mmCB_COLOR4_BASE_EXT 0xA355
#define mmCB_COLOR5_BASE_EXT 0xA364
#define mmCB_COLOR6_BASE_EXT 0xA373
#define mmCB_COLOR7_BASE_EXT 0xA382
#define mmCB_COLOR0_ATTRIB2 0xA31A
#define mmCB_COLOR1_ATTRIB2 0xA329
#define mmCB_COLOR2_ATTRIB2 0xA338
#define mmCB_COLOR3_ATTRIB2 0xA347
#define mmCB_COLOR4_ATTRIB2 0xA356
#define mmCB_COLOR5_ATTRIB2 0xA365
#define mmCB_COLOR6_ATTRIB2 0xA374
#define mmCB_COLOR7_ATTRIB2 0xA383
#define mmCB_COLOR0_VIEW 0xA31B
#define mmCB_COLOR1_VIEW 0xA32A
#define mmCB_COLOR2_VIEW 0xA339
#define mmCB_COLOR3_VIEW 0xA348
#define mmCB_COLOR4_VIEW 0xA357
#define mmCB_COLOR5_VIEW 0xA366
#define mmCB_COLOR6_VIEW 0xA375
#define mmCB_COLOR7_VIEW 0xA384
#define mmCB_COLOR0_INFO 0xA31C
#define mmCB_COLOR1_INFO 0xA32B
#define mmCB_COLOR2_INFO 0xA33A
#define mmCB_COLOR3_INFO 0xA349
#define mmCB_COLOR4_INFO 0xA358
#define mmCB_COLOR5_INFO 0xA367
#define mmCB_COLOR6_INFO 0xA376
#define mmCB_COLOR7_INFO 0xA385
#define mmCB_COLOR0_ATTRIB 0xA31D
#define mmCB_COLOR1_ATTRIB 0xA32C
#define mmCB_COLOR2_ATTRIB 0xA33B
#define mmCB_COLOR3_ATTRIB 0xA34A
#define mmCB_COLOR4_ATTRIB 0xA359
#define mmCB_COLOR5_ATTRIB 0xA368
#define mmCB_COLOR6_ATTRIB 0xA377
#define mmCB_COLOR7_ATTRIB 0xA386
#define mmCB_COLOR0_DCC_CONTROL 0xA31E
#define mmCB_COLOR1_DCC_CONTROL 0xA32D
#define mmCB_COLOR2_DCC_CONTROL 0xA33C
#define mmCB_COLOR3_DCC_CONTROL 0xA34B
#define mmCB_COLOR4_DCC_CONTROL 0xA35A
#define mmCB_COLOR5_DCC_CONTROL 0xA369
#define mmCB_COLOR6_DCC_CONTROL 0xA378
#define mmCB_COLOR7_DCC_CONTROL 0xA387
#define mmCB_COLOR0_CMASK 0xA31F
#define mmCB_COLOR1_CMASK 0xA32E
#define mmCB_COLOR2_CMASK 0xA33D
#define mmCB_COLOR3_CMASK 0xA34C
#define mmCB_COLOR4_CMASK 0xA35B
#define mmCB_COLOR5_CMASK 0xA36A
#define mmCB_COLOR6_CMASK 0xA379
#define mmCB_COLOR7_CMASK 0xA388
#define mmCB_COLOR0_CMASK_BASE_EXT 0xA320
#define mmCB_COLOR1_CMASK_BASE_EXT 0xA32F
#define mmCB_COLOR2_CMASK_BASE_EXT 0xA33E
#define mmCB_COLOR3_CMASK_BASE_EXT 0xA34D
#define mmCB_COLOR4_CMASK_BASE_EXT 0xA35C
#define mmCB_COLOR5_CMASK_BASE_EXT 0xA36B
#define mmCB_COLOR6_CMASK_BASE_EXT 0xA37A
#define mmCB_COLOR7_CMASK_BASE_EXT 0xA389
#define mmCB_COLOR0_FMASK 0xA321
#define mmCB_COLOR1_FMASK 0xA330
#define mmCB_COLOR2_FMASK 0xA33F
#define mmCB_COLOR3_FMASK 0xA34E
#define mmCB_COLOR4_FMASK 0xA35D
#define mmCB_COLOR5_FMASK 0xA36C
#define mmCB_COLOR6_FMASK 0xA37B
#define mmCB_COLOR7_FMASK 0xA38A
#define mmCB_COLOR0_FMASK_BASE_EXT 0xA322
#define mmCB_COLOR1_FMASK_BASE_EXT 0xA331
#define mmCB_COLOR2_FMASK_BASE_EXT 0xA340
#define mmCB_COLOR3_FMASK_BASE_EXT 0xA34F
#define mmCB_COLOR4_FMASK_BASE_EXT 0xA35E
#define mmCB_COLOR5_FMASK_BASE_EXT 0xA36D
#define mmCB_COLOR6_FMASK_BASE_EXT 0xA37C
#define mmCB_COLOR7_FMASK_BASE_EXT 0xA38B
#define mmCB_COLOR0_CLEAR_WORD0 0xA323
#define mmCB_COLOR1_CLEAR_WORD0 0xA332
#define mmCB_COLOR2_CLEAR_WORD0 0xA341
#define mmCB_COLOR3_CLEAR_WORD0 0xA350
#define mmCB_COLOR4_CLEAR_WORD0 0xA35F
#define mmCB_COLOR5_CLEAR_WORD0 0xA36E
#define mmCB_COLOR6_CLEAR_WORD0 0xA37D
#define mmCB_COLOR7_CLEAR_WORD0 0xA38C
#define mmCB_COLOR0_CLEAR_WORD1 0xA324
#define mmCB_COLOR1_CLEAR_WORD1 0xA333
#define mmCB_COLOR2_CLEAR_WORD1 0xA342
#define mmCB_COLOR3_CLEAR_WORD1 0xA351
#define mmCB_COLOR4_CLEAR_WORD1 0xA360
#define mmCB_COLOR5_CLEAR_WORD1 0xA36F
#define mmCB_COLOR6_CLEAR_WORD1 0xA37E
#define mmCB_COLOR7_CLEAR_WORD1 0xA38D
#define mmCB_COLOR0_DCC_BASE 0xA325
#define mmCB_COLOR1_DCC_BASE 0xA334
#define mmCB_COLOR2_DCC_BASE 0xA343
#define mmCB_COLOR3_DCC_BASE 0xA352
#define mmCB_COLOR4_DCC_BASE 0xA361
#define mmCB_COLOR5_DCC_BASE 0xA370
#define mmCB_COLOR6_DCC_BASE 0xA37F
#define mmCB_COLOR7_DCC_BASE 0xA38E
#define mmCB_COLOR0_DCC_BASE_EXT 0xA326
#define mmCB_COLOR1_DCC_BASE_EXT 0xA335
#define mmCB_COLOR2_DCC_BASE_EXT 0xA344
#define mmCB_COLOR3_DCC_BASE_EXT 0xA353
#define mmCB_COLOR4_DCC_BASE_EXT 0xA362
#define mmCB_COLOR5_DCC_BASE_EXT 0xA371
#define mmCB_COLOR6_DCC_BASE_EXT 0xA380
#define mmCB_COLOR7_DCC_BASE_EXT 0xA38F
#define mmCB_TARGET_MASK 0xA08E
#define mmCB_SHADER_MASK 0xA08F
#define mmCB_PERFCOUNTER0_LO 0xD406
#define mmCB_PERFCOUNTER1_LO 0xD408
#define mmCB_PERFCOUNTER2_LO 0xD40A
#define mmCB_PERFCOUNTER3_LO 0xD40C
#define mmCB_PERFCOUNTER0_HI 0xD407
#define mmCB_PERFCOUNTER1_HI 0xD409
#define mmCB_PERFCOUNTER2_HI 0xD40B
#define mmCB_PERFCOUNTER3_HI 0xD40D
#define mmCB_PERFCOUNTER_FILTER 0xDC00
#define mmCB_PERFCOUNTER0_SELECT 0xDC01
#define mmCB_PERFCOUNTER0_SELECT1 0xDC02
#define mmCB_PERFCOUNTER1_SELECT 0xDC03
#define mmCB_PERFCOUNTER2_SELECT 0xDC04
#define mmCB_PERFCOUNTER3_SELECT 0xDC05
#define mmCB_CGTT_SCLK_CTRL 0xF0A8


// Registers from SC block


// Registers from TC block


// Registers from GC_CAC block

#define mmGC_CAC_CTRL_1 0x3284
#define mmGC_CAC_CTRL_2 0x3285
#define mmGC_CAC_CGTT_CLK_CTRL 0x3286
#define mmGC_CAC_AGGR_LOWER 0x3287
#define mmGC_CAC_AGGR_UPPER 0x3288
#define mmGC_CAC_SOFT_CTRL 0x328D
#define mmGC_DIDT_CTRL0 0x328E
#define mmGC_DIDT_CTRL1 0x328F
#define mmGC_DIDT_CTRL2 0x3290
#define mmGC_DIDT_WEIGHT 0x3291
#define mmGC_DIDT_WEIGHT_1 0x3292
#define mmGC_EDC_CTRL 0x3293
#define mmGC_EDC_THRESHOLD 0x3294
#define mmGC_EDC_STATUS 0x3295
#define mmGC_EDC_OVERFLOW 0x3296
#define mmGC_EDC_ROLLING_POWER_DELTA 0x3297
#define mmGC_DIDT_DROOP_CTRL 0x3298
#define mmGC_EDC_DROOP_CTRL 0x3299
#define mmGC_CAC_IND_INDEX 0x329A
#define mmGC_CAC_IND_DATA 0x329B
#define mmSE_CAC_CGTT_CLK_CTRL 0x329C
#define mmSE_CAC_IND_INDEX 0x329D
#define mmSE_CAC_IND_DATA 0x329E


// Registers from RLC block

#define mmRLC_GPM_PERF_COUNT_0 0xC140
#define mmRLC_GPM_PERF_COUNT_1 0xC141
#define mmRLC_PERFCOUNTER0_LO 0xD480
#define mmRLC_PERFCOUNTER1_LO 0xD482
#define mmRLC_PERFCOUNTER0_HI 0xD481
#define mmRLC_PERFCOUNTER1_HI 0xD483
#define mmRLC_PERFMON_CLK_CNTL 0xDCBF
#define mmRLC_PERFMON_CNTL 0xDCC0
#define mmRLC_PERFCOUNTER0_SELECT 0xDCC1
#define mmRLC_PERFCOUNTER1_SELECT 0xDCC2
#define mmRLC_GPU_IOV_PERF_CNT_CNTL 0xDCC3
#define mmRLC_GPU_IOV_PERF_CNT_WR_ADDR 0xDCC4
#define mmRLC_GPU_IOV_PERF_CNT_WR_DATA 0xDCC5
#define mmRLC_GPU_IOV_PERF_CNT_RD_ADDR 0xDCC6
#define mmRLC_GPU_IOV_PERF_CNT_RD_DATA 0xDCC7
#define mmRLC_SPM_PERFMON_CNTL 0xDC80
#define mmRLC_SPM_PERFMON_RING_BASE_LO 0xDC81
#define mmRLC_SPM_PERFMON_RING_BASE_HI 0xDC82
#define mmRLC_SPM_PERFMON_RING_SIZE 0xDC83
#define mmRLC_SPM_PERFMON_SEGMENT_SIZE 0xDC84
#define mmRLC_SPM_SE_MUXSEL_ADDR 0xDC85
#define mmRLC_SPM_SE_MUXSEL_DATA 0xDC86
#define mmRLC_SPM_CPG_PERFMON_SAMPLE_DELAY 0xDC87
#define mmRLC_SPM_CPC_PERFMON_SAMPLE_DELAY 0xDC88
#define mmRLC_SPM_CPF_PERFMON_SAMPLE_DELAY 0xDC89
#define mmRLC_SPM_CB_PERFMON_SAMPLE_DELAY 0xDC8A
#define mmRLC_SPM_DB_PERFMON_SAMPLE_DELAY 0xDC8B
#define mmRLC_SPM_PA_PERFMON_SAMPLE_DELAY 0xDC8C
#define mmRLC_SPM_GDS_PERFMON_SAMPLE_DELAY 0xDC8D
#define mmRLC_SPM_IA_PERFMON_SAMPLE_DELAY 0xDC8E
#define mmRLC_SPM_SC_PERFMON_SAMPLE_DELAY 0xDC90
#define mmRLC_SPM_TCC_PERFMON_SAMPLE_DELAY 0xDC91
#define mmRLC_SPM_TCA_PERFMON_SAMPLE_DELAY 0xDC92
#define mmRLC_SPM_TCP_PERFMON_SAMPLE_DELAY 0xDC93
#define mmRLC_SPM_TA_PERFMON_SAMPLE_DELAY 0xDC94
#define mmRLC_SPM_TD_PERFMON_SAMPLE_DELAY 0xDC95
#define mmRLC_SPM_VGT_PERFMON_SAMPLE_DELAY 0xDC96
#define mmRLC_SPM_SPI_PERFMON_SAMPLE_DELAY 0xDC97
#define mmRLC_SPM_SQG_PERFMON_SAMPLE_DELAY 0xDC98
#define mmRLC_SPM_SX_PERFMON_SAMPLE_DELAY 0xDC9A
#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR 0xDC9B
#define mmRLC_SPM_GLOBAL_MUXSEL_DATA 0xDC9C
#define mmRLC_SPM_RING_RDPTR 0xDC9D
#define mmRLC_SPM_SEGMENT_THRESHOLD 0xDC9E
#define mmRLC_SPM_DBR0_PERFMON_SAMPLE_DELAY 0xDC9F
#define mmRLC_SPM_DBR1_PERFMON_SAMPLE_DELAY 0xDCA0
#define mmRLC_SPM_CBR0_PERFMON_SAMPLE_DELAY 0xDCA1
#define mmRLC_SPM_CBR1_PERFMON_SAMPLE_DELAY 0xDCA2
#define mmRLC_SPM_RMI_PERFMON_SAMPLE_DELAY 0xDCA3
#define mmRLC_CNTL 0xEC00
#define mmRLC_DEBUG_SELECT 0xEC01
#define mmRLC_DEBUG 0xEC02
#define mmRLC_STAT 0xEC04
#define mmRLC_INT_STAT 0xEC18
#define mmRLC_SAFE_MODE 0xEC05
#define mmRLC_MEM_SLP_CNTL 0xEC06
#define mmSMU_RLC_RESPONSE 0xEC07
#define mmRLC_RLCV_SAFE_MODE 0xEC08
#define mmRLC_SMU_SAFE_MODE 0xEC09
#define mmRLC_RLCV_COMMAND 0xEC0A
#define mmRLC_REFCLOCK_TIMESTAMP_LSB 0xEC0C
#define mmRLC_REFCLOCK_TIMESTAMP_MSB 0xEC0D
#define mmRLC_GPM_TIMER_INT_0 0xEC0E
#define mmRLC_GPM_TIMER_INT_1 0xEC0F
#define mmRLC_GPM_TIMER_INT_2 0xEC10
#define mmRLC_GPM_TIMER_INT_3 0xEC15
#define mmRLC_GPM_TIMER_CTRL 0xEC11
#define mmRLC_GPM_TIMER_STAT 0xEC13
#define mmRLC_LB_CNTL 0xEC19
#define mmRLC_LB_CNTR_MAX 0xEC12
#define mmRLC_LB_CNTR_INIT 0xEC1B
#define mmRLC_LOAD_BALANCE_CNTR 0xEC1C
#define mmRLC_JUMP_TABLE_RESTORE 0xEC1E
#define mmRLC_PG_DELAY_2 0xEC1F
#define mmRLC_GPM_DEBUG_INST_HIST 0xEC14
#define mmRLC_GPM_DEBUG_SELECT 0xEC20
#define mmRLC_GPM_DEBUG 0xEC21
#define mmRLC_GPM_DEBUG_INST_A 0xEC22
#define mmRLC_GPM_DEBUG_INST_B 0xEC23
#define mmRLC_GPM_DEBUG_INST_ADDR 0xEC1D
#define mmRLC_SEMAPHORE_0 0xECC7
#define mmRLC_SEMAPHORE_1 0xECC8
#define mmRLC_RLCV_SPARE_INT 0xEF30
#define mmRLC_GPU_CLOCK_COUNT_LSB 0xEC24
#define mmRLC_GPU_CLOCK_COUNT_MSB 0xEC25
#define mmRLC_CAPTURE_GPU_CLOCK_COUNT 0xEC26
#define mmRLC_UCODE_CNTL 0xEC27
#define mmRLC_GPM_STAT 0xEC40
#define mmRLC_GPU_CLOCK_32_RES_SEL 0xEC41
#define mmRLC_GPU_CLOCK_32 0xEC42
#define mmRLC_PG_CNTL 0xEC43
#define mmRLC_GPM_THREAD_PRIORITY 0xEC44
#define mmRLC_GPM_THREAD_ENABLE 0xEC45
#define mmRLC_CGTT_MGCG_OVERRIDE 0xEC48
#define mmRLC_CGCG_CGLS_CTRL 0xEC49
#define mmRLC_CGCG_RAMP_CTRL 0xEC4A
#define mmRLC_CGCG_CGLS_CTRL_3D 0xECC5
#define mmRLC_CGCG_RAMP_CTRL_3D 0xECC6
#define mmRLC_DYN_PG_STATUS 0xEC4B
#define mmRLC_DYN_PG_REQUEST 0xEC4C
#define mmRLC_PG_DELAY 0xEC4D
#define mmRLC_CU_STATUS 0xEC4E
#define mmRLC_LB_INIT_CU_MASK 0xEC4F
#define mmRLC_LB_ALWAYS_ACTIVE_CU_MASK 0xEC50
#define mmRLC_LB_PARAMS 0xEC51
#define mmRLC_THREAD1_DELAY 0xEC52
#define mmRLC_LB_THR_CONFIG_1 0xECBF
#define mmRLC_LB_THR_CONFIG_2 0xECB8
#define mmRLC_LB_THR_CONFIG_3 0xECB9
#define mmRLC_LB_THR_CONFIG_4 0xECBA
#define mmRLC_LB_DEBUG_1 0xECBB
#define mmRLC_PG_ALWAYS_ON_CU_MASK 0xEC53
#define mmRLC_MAX_PG_CU 0xEC54
#define mmRLC_AUTO_PG_CTRL 0xEC55
#define mmRLC_SMU_GRBM_REG_SAVE_CTRL 0xEC56
#define mmRLC_SERDES_RD_MASTER_INDEX 0xEC59
#define mmRLC_SERDES_RD_DATA_0 0xEC5A
#define mmRLC_SERDES_RD_DATA_1 0xEC5B
#define mmRLC_SERDES_RD_DATA_2 0xEC5C
#define mmRLC_SERDES_WR_CU_MASTER_MASK 0xEC5D
#define mmRLC_SERDES_WR_NONCU_MASTER_MASK 0xEC5E
#define mmRLC_SERDES_WR_NONCU_MASTER_MASK_1 0xEC16
#define mmRLC_SERDES_NONCU_MASTER_BUSY_1 0xEC17
#define mmRLC_SERDES_WR_CTRL 0xEC5F
#define mmRLC_SERDES_WR_DATA 0xEC60
#define mmRLC_SERDES_CU_MASTER_BUSY 0xEC61
#define mmRLC_SERDES_NONCU_MASTER_BUSY 0xEC62
#define mmRLC_GPM_GENERAL_0 0xEC63
#define mmRLC_GPM_GENERAL_1 0xEC64
#define mmRLC_GPM_GENERAL_2 0xEC65
#define mmRLC_GPM_GENERAL_3 0xEC66
#define mmRLC_GPM_GENERAL_4 0xEC67
#define mmRLC_GPM_GENERAL_5 0xEC68
#define mmRLC_GPM_GENERAL_6 0xEC69
#define mmRLC_GPM_GENERAL_7 0xEC6A
#define mmRLC_GPM_SCRATCH_ADDR 0xEC6C
#define mmRLC_GPM_SCRATCH_DATA 0xEC6D
#define mmRLC_STATIC_PG_STATUS 0xEC6E
#define mmRLC_GPR_REG1 0xEC79
#define mmRLC_GPR_REG2 0xEC7A
#define mmRLC_MGCG_CTRL 0xEC1A
#define mmRLC_GPM_THREAD_RESET 0xEC28
#define mmRLC_GPM_CP_DMA_COMPLETE_T0 0xEC29
#define mmRLC_GPM_CP_DMA_COMPLETE_T1 0xEC2A
#define mmRLC_FIREWALL_VIOLATION 0xEC2B
#define mmRLC_SPM_MC_CNTL 0xEC71
#define mmRLC_SPM_INT_CNTL 0xEC72
#define mmRLC_SPM_INT_STATUS 0xEC73
#define mmRLC_SPM_DEBUG_SELECT 0xEC74
#define mmRLC_SPM_DEBUG 0xEC75
#define mmRLC_SMU_MESSAGE 0xEC76
#define mmRLC_GPM_LOG_SIZE 0xEC77
#define mmRLC_GPM_LOG_CONT 0xEC7B
#define mmRLC_PG_DELAY_3 0xEC78
#define mmRLC_GPM_INT_DISABLE_TH0 0xEC7C
#define mmRLC_GPM_INT_DISABLE_TH1 0xEC7D
#define mmRLC_GPM_INT_FORCE_TH0 0xEC7E
#define mmRLC_GPM_INT_FORCE_TH1 0xEC7F
#define mmRLC_SRM_CNTL 0xEC80
#define mmRLC_SRM_DEBUG_SELECT 0xEC81
#define mmRLC_SRM_DEBUG 0xEC82
#define mmRLC_SRM_ARAM_ADDR 0xEC83
#define mmRLC_SRM_ARAM_DATA 0xEC84
#define mmRLC_SRM_DRAM_ADDR 0xEC85
#define mmRLC_SRM_DRAM_DATA 0xEC86
#define mmRLC_SRM_GPM_COMMAND 0xEC87
#define mmRLC_SRM_GPM_COMMAND_STATUS 0xEC88
#define mmRLC_SRM_RLCV_COMMAND 0xEC89
#define mmRLC_SRM_RLCV_COMMAND_STATUS 0xEC8A
#define mmRLC_SRM_INDEX_CNTL_ADDR_0 0xEC8B
#define mmRLC_SRM_INDEX_CNTL_ADDR_1 0xEC8C
#define mmRLC_SRM_INDEX_CNTL_ADDR_2 0xEC8D
#define mmRLC_SRM_INDEX_CNTL_ADDR_3 0xEC8E
#define mmRLC_SRM_INDEX_CNTL_ADDR_4 0xEC8F
#define mmRLC_SRM_INDEX_CNTL_ADDR_5 0xEC90
#define mmRLC_SRM_INDEX_CNTL_ADDR_6 0xEC91
#define mmRLC_SRM_INDEX_CNTL_ADDR_7 0xEC92
#define mmRLC_SRM_INDEX_CNTL_DATA_0 0xEC93
#define mmRLC_SRM_INDEX_CNTL_DATA_1 0xEC94
#define mmRLC_SRM_INDEX_CNTL_DATA_2 0xEC95
#define mmRLC_SRM_INDEX_CNTL_DATA_3 0xEC96
#define mmRLC_SRM_INDEX_CNTL_DATA_4 0xEC97
#define mmRLC_SRM_INDEX_CNTL_DATA_5 0xEC98
#define mmRLC_SRM_INDEX_CNTL_DATA_6 0xEC99
#define mmRLC_SRM_INDEX_CNTL_DATA_7 0xEC9A
#define mmRLC_SRM_STAT 0xEC9B
#define mmRLC_SRM_GPM_ABORT 0xEC9C
#define mmRLC_CSIB_ADDR_LO 0xECA2
#define mmRLC_CSIB_ADDR_HI 0xECA3
#define mmRLC_CSIB_LENGTH 0xECA4
#define mmRLC_SMU_COMMAND 0xECA9
#define mmRLC_CP_SCHEDULERS 0xECAA
#define mmRLC_SMU_ARGUMENT_1 0xECAB
#define mmRLC_SMU_ARGUMENT_2 0xECAC
#define mmRLC_GPM_GENERAL_8 0xECAD
#define mmRLC_GPM_GENERAL_9 0xECAE
#define mmRLC_GPM_GENERAL_10 0xECAF
#define mmRLC_GPM_GENERAL_11 0xECB0
#define mmRLC_GPM_GENERAL_12 0xECB1
#define mmRLC_UTCL2_CNTL 0xECD9
#define mmRLC_GPM_UTCL1_CNTL_0 0xECB2
#define mmRLC_GPM_UTCL1_CNTL_1 0xECB3
#define mmRLC_GPM_UTCL1_CNTL_2 0xECB4
#define mmRLC_SPM_UTCL1_CNTL 0xECB5
#define mmRLC_PREWALKER_UTCL1_CNTL 0xECCD
#define mmRLC_PREWALKER_UTCL1_TRIG 0xECCE
#define mmRLC_PREWALKER_UTCL1_ADDR_LSB 0xECCF
#define mmRLC_PREWALKER_UTCL1_ADDR_MSB 0xECD0
#define mmRLC_PREWALKER_UTCL1_SIZE_LSB 0xECD1
#define mmRLC_PREWALKER_UTCL1_SIZE_MSB 0xECD2
#define mmRLC_DSM_TRIG 0xECD3
#define mmRLC_UTCL1_STATUS_2 0xECB6
#define mmRLC_SPM_UTCL1_ERROR_1 0xECBC
#define mmRLC_SPM_UTCL1_ERROR_2 0xECBD
#define mmRLC_GPM_UTCL1_TH0_ERROR_1 0xECBE
#define mmRLC_GPM_UTCL1_TH0_ERROR_2 0xECC0
#define mmRLC_GPM_UTCL1_TH1_ERROR_1 0xECC1
#define mmRLC_GPM_UTCL1_TH1_ERROR_2 0xECC2
#define mmRLC_GPM_UTCL1_TH2_ERROR_1 0xECC3
#define mmRLC_GPM_UTCL1_TH2_ERROR_2 0xECC4
#define mmRLC_CP_EOF_INT 0xECCA
#define mmRLC_CP_EOF_INT_CNT 0xECCB
#define mmRLC_R2I_CNTL_0 0xECD5
#define mmRLC_R2I_CNTL_1 0xECD6
#define mmRLC_R2I_CNTL_2 0xECD7
#define mmRLC_R2I_CNTL_3 0xECD8
#define mmRLC_SPARE_INT 0xECCC
#define mmRLC_UTCL1_STATUS 0xECD4
#define mmRLC_LBPW_CU_STAT 0xECDA
#define mmRLC_DS_CNTL 0xECDB
#define mmCGTT_RLC_CLK_CTRL 0xF0B5
#define mmRLC_GFX_RM_CNTL 0xF0B6
#define mmRLC_CLK_CNTL 0xFB31
#define mmRLC_GPM_UCODE_ADDR 0xF83C
#define mmRLC_GPM_UCODE_DATA 0xF83D
#define mmRLC_GC_FUSESTRAP_RELOAD 0xFB07
#define mmRLC_GC_FUSESTRAP_GC_WRITE_DISABLE 0xFB08
#define mmRLC_GC_FUSESTRAP_CC_WRITE_DISABLE 0xFB09
#define mmRLC_GC_FUSESTRAP_DEBE_0 0xFB0A
#define mmRLC_GC_FUSESTRAP_DEBE_1 0xFB0B
#define mmRLC_GC_FUSESTRAP_DEBE_2 0xFB0C
#define mmRLC_GC_FUSESTRAP_DEBE_3 0xFB0D
#define mmRLC_GC_FUSESTRAP_DPFP_RATE 0xFB0E
#define mmRLC_GC_FUSESTRAP_DISABLE_EDC 0xFB0F
#define mmRLC_HYP_SEMAPHORE_2 0xFB2E
#define mmRLC_HYP_SEMAPHORE_3 0xFB2F
#define mmRLC_GPU_IOV_VF_ENABLE 0xFB00
#define mmRLC_GPU_IOV_CFG_REG1 0xFB35
#define mmRLC_GPU_IOV_CFG_REG2 0xFB36
#define mmRLC_GPU_IOV_SCH_BLOCK 0xFB34
#define mmRLC_GPU_IOV_CFG_REG6 0xFB06
#define mmRLC_GPU_IOV_CFG_REG8 0xFB20
#define mmRLC_GPU_IOV_UCODE_ADDR 0xFB42
#define mmRLC_GPU_IOV_UCODE_DATA 0xFB43
#define mmRLC_GPU_IOV_SCRATCH_ADDR 0xFB44
#define mmRLC_GPU_IOV_SCRATCH_DATA 0xFB45
#define mmRLC_GPU_IOV_F32_CNTL 0xFB46
#define mmRLC_GPU_IOV_F32_RESET 0xFB47
#define mmRLC_GPU_IOV_SDMA0_STATUS 0xFB48
#define mmRLC_GPU_IOV_SDMA1_STATUS 0xFB49
#define mmRLC_GPU_IOV_SMU_RESPONSE 0xFB4A
#define mmRLC_GPU_IOV_VIRT_RESET_REQ 0xFB4C
#define mmRLC_GPU_IOV_SDMA0_BUSY_STATUS 0xFB50
#define mmRLC_GPU_IOV_SDMA1_BUSY_STATUS 0xFB51
#define mmRLC_GPU_IOV_VM_BUSY_STATUS 0xFB37
#define mmRLC_GPU_IOV_SCH_0 0xFB38
#define mmRLC_GPU_IOV_SCH_1 0xFB3B
#define mmRLC_GPU_IOV_SCH_2 0xFB3C
#define mmRLC_GPU_IOV_SCH_3 0xFB3A
#define mmRLC_GPU_IOV_RLC_RESPONSE 0xFB4D
#define mmRLC_GPU_IOV_ACTIVE_FCN_ID 0xFB39
#define mmRLC_RLCV_TIMER_INT_0 0xFB25
#define mmRLC_RLCV_TIMER_CTRL 0xFB26
#define mmRLC_RLCV_TIMER_STAT 0xFB27
#define mmRLC_GPU_IOV_INT_DISABLE 0xFB4E
#define mmRLC_GPU_IOV_INT_FORCE 0xFB4F
#define mmRLC_GPU_IOV_VF_DOORBELL_STATUS 0xFB2A
#define mmRLC_GPU_IOV_VF_DOORBELL_STATUS_SET 0xFB2B
#define mmRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR 0xFB2C
#define mmRLC_GPU_IOV_VF_MASK 0xFB2D
#define mmRLC_REG_PRIV_LEVEL_A 0xFF00
#define mmRLC_REG_PRIV_LEVEL_B 0xFF01
#define mmRLC_REG_PRIV_LEVEL_C 0xFF02
#define mmRLC_REG_PRIV_LEVEL_D 0xFF03
#define mmRLC_REG_PRIV_LEVEL_E 0xFF04
#define mmRLC_REG_PRIV_LEVEL_F 0xFF05
#define mmRLC_REG_PRIV_LEVEL_G 0xFF06
#define mmRLC_REG_PRIV_LEVEL_H 0xFF07
#define mmRLC_REG_PRIV_LEVEL_I 0xFF08
#define mmRLC_REG_PRIV_LEVEL_J 0xFF09
#define mmRLC_REG_PRIV_LEVEL_K 0xFF0A
#define mmRLC_REG_PRIV_LEVEL_L 0xFF0B
#define mmRLC_REG_PRIV_LEVEL_M 0xFF0C
#define mmRLC_REG_PRIV_LEVEL_N 0xFF0D
#define mmRLC_REG_PRIV_LEVEL_O 0xFF0E
#define mmRLC_REG_PRIV_LEVEL_P 0xFF0F
#define mmRLC_REG_SEC_INT_STATUS 0xFF10
#define mmRLC_FWL_FIRST_VIOL_ADDR 0xFF11


// Registers from SPI block

#define mmSPI_PS_MAX_WAVE_ID 0x243A
#define mmSPI_START_PHASE 0x243B
#define mmSPI_GFX_CNTL 0x243C
#define mmSPI_DEBUG_CNTL 0x2441
#define mmSPI_DEBUG_READ 0x2442
#define mmSPI_DSM_CNTL 0x2443
#define mmSPI_DSM_CNTL2 0x2444
#define mmSPI_EDC_CNT 0x2445
#define mmSPI_DEBUG_BUSY 0x2450
#define mmSPI_CONFIG_PS_CU_EN 0x2452
#define mmSPI_WF_LIFETIME_CNTL 0x24AA
#define mmSPI_WF_LIFETIME_LIMIT_0 0x24AB
#define mmSPI_WF_LIFETIME_LIMIT_1 0x24AC
#define mmSPI_WF_LIFETIME_LIMIT_2 0x24AD
#define mmSPI_WF_LIFETIME_LIMIT_3 0x24AE
#define mmSPI_WF_LIFETIME_LIMIT_4 0x24AF
#define mmSPI_WF_LIFETIME_LIMIT_5 0x24B0
#define mmSPI_WF_LIFETIME_LIMIT_6 0x24B1
#define mmSPI_WF_LIFETIME_LIMIT_7 0x24B2
#define mmSPI_WF_LIFETIME_LIMIT_8 0x24B3
#define mmSPI_WF_LIFETIME_LIMIT_9 0x24B4
#define mmSPI_WF_LIFETIME_STATUS_0 0x24B5
#define mmSPI_WF_LIFETIME_STATUS_1 0x24B6
#define mmSPI_WF_LIFETIME_STATUS_2 0x24B7
#define mmSPI_WF_LIFETIME_STATUS_3 0x24B8
#define mmSPI_WF_LIFETIME_STATUS_4 0x24B9
#define mmSPI_WF_LIFETIME_STATUS_5 0x24BA
#define mmSPI_WF_LIFETIME_STATUS_6 0x24BB
#define mmSPI_WF_LIFETIME_STATUS_7 0x24BC
#define mmSPI_WF_LIFETIME_STATUS_8 0x24BD
#define mmSPI_WF_LIFETIME_STATUS_9 0x24BE
#define mmSPI_WF_LIFETIME_STATUS_10 0x24BF
#define mmSPI_WF_LIFETIME_STATUS_11 0x24C0
#define mmSPI_WF_LIFETIME_STATUS_12 0x24C1
#define mmSPI_WF_LIFETIME_STATUS_13 0x24C2
#define mmSPI_WF_LIFETIME_STATUS_14 0x24C3
#define mmSPI_WF_LIFETIME_STATUS_15 0x24C4
#define mmSPI_WF_LIFETIME_STATUS_16 0x24C5
#define mmSPI_WF_LIFETIME_STATUS_17 0x24C6
#define mmSPI_WF_LIFETIME_STATUS_18 0x24C7
#define mmSPI_WF_LIFETIME_STATUS_19 0x24C8
#define mmSPI_WF_LIFETIME_STATUS_20 0x24C9
#define mmSPI_WF_LIFETIME_DEBUG 0x24CA
#define mmSPI_SLAVE_DEBUG_BUSY 0x24D3
#define mmSPI_LB_CTR_CTRL 0x24D4
#define mmSPI_LB_CU_MASK 0x24D5
#define mmSPI_LB_DATA_REG 0x24D6
#define mmSPI_PG_ENABLE_STATIC_CU_MASK 0x24D7
#define mmSPI_GDS_CREDITS 0x24D8
#define mmSPI_SX_EXPORT_BUFFER_SIZES 0x24D9
#define mmSPI_SX_SCOREBOARD_BUFFER_SIZES 0x24DA
#define mmSPI_CSQ_WF_ACTIVE_STATUS 0x24DB
#define mmSPI_CSQ_WF_ACTIVE_COUNT_0 0x24DC
#define mmSPI_CSQ_WF_ACTIVE_COUNT_1 0x24DD
#define mmSPI_CSQ_WF_ACTIVE_COUNT_2 0x24DE
#define mmSPI_CSQ_WF_ACTIVE_COUNT_3 0x24DF
#define mmSPI_CSQ_WF_ACTIVE_COUNT_4 0x24E0
#define mmSPI_CSQ_WF_ACTIVE_COUNT_5 0x24E1
#define mmSPI_CSQ_WF_ACTIVE_COUNT_6 0x24E2
#define mmSPI_CSQ_WF_ACTIVE_COUNT_7 0x24E3
#define mmSPI_LB_DATA_WAVES 0x24E4
#define mmSPI_LB_DATA_PERCU_WAVE_HSGS 0x24E5
#define mmSPI_LB_DATA_PERCU_WAVE_VSPS 0x24E6
#define mmSPI_LB_DATA_PERCU_WAVE_CS 0x24E7
#define mmSPIS_DEBUG_READ 0x24EA
#define mmBCI_DEBUG_READ 0x24EB
#define mmSPI_P0_TRAP_SCREEN_PSBA_LO 0x24EC
#define mmSPI_P0_TRAP_SCREEN_PSBA_HI 0x24ED
#define mmSPI_P0_TRAP_SCREEN_PSMA_LO 0x24EE
#define mmSPI_P0_TRAP_SCREEN_PSMA_HI 0x24EF
#define mmSPI_P0_TRAP_SCREEN_GPR_MIN 0x24F0
#define mmSPI_P1_TRAP_SCREEN_PSBA_LO 0x24F1
#define mmSPI_P1_TRAP_SCREEN_PSBA_HI 0x24F2
#define mmSPI_P1_TRAP_SCREEN_PSMA_LO 0x24F3
#define mmSPI_P1_TRAP_SCREEN_PSMA_HI 0x24F4
#define mmSPI_P1_TRAP_SCREEN_GPR_MIN 0x24F5
#define mmSPI_SHADER_PGM_LO_PS 0x2C08
#define mmSPI_SHADER_PGM_HI_PS 0x2C09
#define mmSPI_SHADER_PGM_RSRC1_PS 0x2C0A
#define mmSPI_SHADER_PGM_RSRC2_PS 0x2C0B
#define mmSPI_SHADER_PGM_RSRC3_PS 0x2C07
#define mmSPI_SHADER_USER_DATA_PS_0 0x2C0C
#define mmSPI_SHADER_USER_DATA_PS_1 0x2C0D
#define mmSPI_SHADER_USER_DATA_PS_2 0x2C0E
#define mmSPI_SHADER_USER_DATA_PS_3 0x2C0F
#define mmSPI_SHADER_USER_DATA_PS_4 0x2C10
#define mmSPI_SHADER_USER_DATA_PS_5 0x2C11
#define mmSPI_SHADER_USER_DATA_PS_6 0x2C12
#define mmSPI_SHADER_USER_DATA_PS_7 0x2C13
#define mmSPI_SHADER_USER_DATA_PS_8 0x2C14
#define mmSPI_SHADER_USER_DATA_PS_9 0x2C15
#define mmSPI_SHADER_USER_DATA_PS_10 0x2C16
#define mmSPI_SHADER_USER_DATA_PS_11 0x2C17
#define mmSPI_SHADER_USER_DATA_PS_12 0x2C18
#define mmSPI_SHADER_USER_DATA_PS_13 0x2C19
#define mmSPI_SHADER_USER_DATA_PS_14 0x2C1A
#define mmSPI_SHADER_USER_DATA_PS_15 0x2C1B
#define mmSPI_SHADER_USER_DATA_PS_16 0x2C1C
#define mmSPI_SHADER_USER_DATA_PS_17 0x2C1D
#define mmSPI_SHADER_USER_DATA_PS_18 0x2C1E
#define mmSPI_SHADER_USER_DATA_PS_19 0x2C1F
#define mmSPI_SHADER_USER_DATA_PS_20 0x2C20
#define mmSPI_SHADER_USER_DATA_PS_21 0x2C21
#define mmSPI_SHADER_USER_DATA_PS_22 0x2C22
#define mmSPI_SHADER_USER_DATA_PS_23 0x2C23
#define mmSPI_SHADER_USER_DATA_PS_24 0x2C24
#define mmSPI_SHADER_USER_DATA_PS_25 0x2C25
#define mmSPI_SHADER_USER_DATA_PS_26 0x2C26
#define mmSPI_SHADER_USER_DATA_PS_27 0x2C27
#define mmSPI_SHADER_USER_DATA_PS_28 0x2C28
#define mmSPI_SHADER_USER_DATA_PS_29 0x2C29
#define mmSPI_SHADER_USER_DATA_PS_30 0x2C2A
#define mmSPI_SHADER_USER_DATA_PS_31 0x2C2B
#define mmSPI_SHADER_PGM_LO_VS 0x2C48
#define mmSPI_SHADER_PGM_HI_VS 0x2C49
#define mmSPI_SHADER_PGM_RSRC1_VS 0x2C4A
#define mmSPI_SHADER_PGM_RSRC2_VS 0x2C4B
#define mmSPI_SHADER_PGM_RSRC3_VS 0x2C46
#define mmSPI_SHADER_LATE_ALLOC_VS 0x2C47
#define mmSPI_SHADER_USER_DATA_VS_0 0x2C4C
#define mmSPI_SHADER_USER_DATA_VS_1 0x2C4D
#define mmSPI_SHADER_USER_DATA_VS_2 0x2C4E
#define mmSPI_SHADER_USER_DATA_VS_3 0x2C4F
#define mmSPI_SHADER_USER_DATA_VS_4 0x2C50
#define mmSPI_SHADER_USER_DATA_VS_5 0x2C51
#define mmSPI_SHADER_USER_DATA_VS_6 0x2C52
#define mmSPI_SHADER_USER_DATA_VS_7 0x2C53
#define mmSPI_SHADER_USER_DATA_VS_8 0x2C54
#define mmSPI_SHADER_USER_DATA_VS_9 0x2C55
#define mmSPI_SHADER_USER_DATA_VS_10 0x2C56
#define mmSPI_SHADER_USER_DATA_VS_11 0x2C57
#define mmSPI_SHADER_USER_DATA_VS_12 0x2C58
#define mmSPI_SHADER_USER_DATA_VS_13 0x2C59
#define mmSPI_SHADER_USER_DATA_VS_14 0x2C5A
#define mmSPI_SHADER_USER_DATA_VS_15 0x2C5B
#define mmSPI_SHADER_USER_DATA_VS_16 0x2C5C
#define mmSPI_SHADER_USER_DATA_VS_17 0x2C5D
#define mmSPI_SHADER_USER_DATA_VS_18 0x2C5E
#define mmSPI_SHADER_USER_DATA_VS_19 0x2C5F
#define mmSPI_SHADER_USER_DATA_VS_20 0x2C60
#define mmSPI_SHADER_USER_DATA_VS_21 0x2C61
#define mmSPI_SHADER_USER_DATA_VS_22 0x2C62
#define mmSPI_SHADER_USER_DATA_VS_23 0x2C63
#define mmSPI_SHADER_USER_DATA_VS_24 0x2C64
#define mmSPI_SHADER_USER_DATA_VS_25 0x2C65
#define mmSPI_SHADER_USER_DATA_VS_26 0x2C66
#define mmSPI_SHADER_USER_DATA_VS_27 0x2C67
#define mmSPI_SHADER_USER_DATA_VS_28 0x2C68
#define mmSPI_SHADER_USER_DATA_VS_29 0x2C69
#define mmSPI_SHADER_USER_DATA_VS_30 0x2C6A
#define mmSPI_SHADER_USER_DATA_VS_31 0x2C6B
#define mmSPI_SHADER_PGM_RSRC2_GS_VS 0x2C7C
#define mmSPI_SHADER_USER_DATA_ADDR_LO_GS 0x2C82
#define mmSPI_SHADER_USER_DATA_ADDR_HI_GS 0x2C83
#define mmSPI_SHADER_PGM_LO_GS 0x2C88
#define mmSPI_SHADER_PGM_HI_GS 0x2C89
#define mmSPI_SHADER_PGM_LO_ES 0x2C84
#define mmSPI_SHADER_PGM_HI_ES 0x2C85
#define mmSPI_SHADER_PGM_RSRC1_GS 0x2C8A
#define mmSPI_SHADER_PGM_RSRC2_GS 0x2C8B
#define mmSPI_SHADER_PGM_RSRC3_GS 0x2C87
#define mmSPI_SHADER_PGM_RSRC4_GS 0x2C81
#define mmSPI_SHADER_USER_DATA_ES_0 0x2CCC
#define mmSPI_SHADER_USER_DATA_ES_1 0x2CCD
#define mmSPI_SHADER_USER_DATA_ES_2 0x2CCE
#define mmSPI_SHADER_USER_DATA_ES_3 0x2CCF
#define mmSPI_SHADER_USER_DATA_ES_4 0x2CD0
#define mmSPI_SHADER_USER_DATA_ES_5 0x2CD1
#define mmSPI_SHADER_USER_DATA_ES_6 0x2CD2
#define mmSPI_SHADER_USER_DATA_ES_7 0x2CD3
#define mmSPI_SHADER_USER_DATA_ES_8 0x2CD4
#define mmSPI_SHADER_USER_DATA_ES_9 0x2CD5
#define mmSPI_SHADER_USER_DATA_ES_10 0x2CD6
#define mmSPI_SHADER_USER_DATA_ES_11 0x2CD7
#define mmSPI_SHADER_USER_DATA_ES_12 0x2CD8
#define mmSPI_SHADER_USER_DATA_ES_13 0x2CD9
#define mmSPI_SHADER_USER_DATA_ES_14 0x2CDA
#define mmSPI_SHADER_USER_DATA_ES_15 0x2CDB
#define mmSPI_SHADER_USER_DATA_ES_16 0x2CDC
#define mmSPI_SHADER_USER_DATA_ES_17 0x2CDD
#define mmSPI_SHADER_USER_DATA_ES_18 0x2CDE
#define mmSPI_SHADER_USER_DATA_ES_19 0x2CDF
#define mmSPI_SHADER_USER_DATA_ES_20 0x2CE0
#define mmSPI_SHADER_USER_DATA_ES_21 0x2CE1
#define mmSPI_SHADER_USER_DATA_ES_22 0x2CE2
#define mmSPI_SHADER_USER_DATA_ES_23 0x2CE3
#define mmSPI_SHADER_USER_DATA_ES_24 0x2CE4
#define mmSPI_SHADER_USER_DATA_ES_25 0x2CE5
#define mmSPI_SHADER_USER_DATA_ES_26 0x2CE6
#define mmSPI_SHADER_USER_DATA_ES_27 0x2CE7
#define mmSPI_SHADER_USER_DATA_ES_28 0x2CE8
#define mmSPI_SHADER_USER_DATA_ES_29 0x2CE9
#define mmSPI_SHADER_USER_DATA_ES_30 0x2CEA
#define mmSPI_SHADER_USER_DATA_ES_31 0x2CEB
#define mmSPI_SHADER_USER_DATA_ADDR_LO_HS 0x2D02
#define mmSPI_SHADER_USER_DATA_ADDR_HI_HS 0x2D03
#define mmSPI_SHADER_PGM_LO_HS 0x2D08
#define mmSPI_SHADER_PGM_HI_HS 0x2D09
#define mmSPI_SHADER_PGM_LO_LS 0x2D04
#define mmSPI_SHADER_PGM_HI_LS 0x2D05
#define mmSPI_SHADER_PGM_RSRC1_HS 0x2D0A
#define mmSPI_SHADER_PGM_RSRC2_HS 0x2D0B
#define mmSPI_SHADER_PGM_RSRC3_HS 0x2D07
#define mmSPI_SHADER_PGM_RSRC4_HS 0x2D01
#define mmSPI_SHADER_USER_DATA_LS_0 0x2D0C
#define mmSPI_SHADER_USER_DATA_LS_1 0x2D0D
#define mmSPI_SHADER_USER_DATA_LS_2 0x2D0E
#define mmSPI_SHADER_USER_DATA_LS_3 0x2D0F
#define mmSPI_SHADER_USER_DATA_LS_4 0x2D10
#define mmSPI_SHADER_USER_DATA_LS_5 0x2D11
#define mmSPI_SHADER_USER_DATA_LS_6 0x2D12
#define mmSPI_SHADER_USER_DATA_LS_7 0x2D13
#define mmSPI_SHADER_USER_DATA_LS_8 0x2D14
#define mmSPI_SHADER_USER_DATA_LS_9 0x2D15
#define mmSPI_SHADER_USER_DATA_LS_10 0x2D16
#define mmSPI_SHADER_USER_DATA_LS_11 0x2D17
#define mmSPI_SHADER_USER_DATA_LS_12 0x2D18
#define mmSPI_SHADER_USER_DATA_LS_13 0x2D19
#define mmSPI_SHADER_USER_DATA_LS_14 0x2D1A
#define mmSPI_SHADER_USER_DATA_LS_15 0x2D1B
#define mmSPI_SHADER_USER_DATA_LS_16 0x2D1C
#define mmSPI_SHADER_USER_DATA_LS_17 0x2D1D
#define mmSPI_SHADER_USER_DATA_LS_18 0x2D1E
#define mmSPI_SHADER_USER_DATA_LS_19 0x2D1F
#define mmSPI_SHADER_USER_DATA_LS_20 0x2D20
#define mmSPI_SHADER_USER_DATA_LS_21 0x2D21
#define mmSPI_SHADER_USER_DATA_LS_22 0x2D22
#define mmSPI_SHADER_USER_DATA_LS_23 0x2D23
#define mmSPI_SHADER_USER_DATA_LS_24 0x2D24
#define mmSPI_SHADER_USER_DATA_LS_25 0x2D25
#define mmSPI_SHADER_USER_DATA_LS_26 0x2D26
#define mmSPI_SHADER_USER_DATA_LS_27 0x2D27
#define mmSPI_SHADER_USER_DATA_LS_28 0x2D28
#define mmSPI_SHADER_USER_DATA_LS_29 0x2D29
#define mmSPI_SHADER_USER_DATA_LS_30 0x2D2A
#define mmSPI_SHADER_USER_DATA_LS_31 0x2D2B
#define mmSPI_SHADER_USER_DATA_COMMON_0 0x2D4C
#define mmSPI_SHADER_USER_DATA_COMMON_1 0x2D4D
#define mmSPI_SHADER_USER_DATA_COMMON_2 0x2D4E
#define mmSPI_SHADER_USER_DATA_COMMON_3 0x2D4F
#define mmSPI_SHADER_USER_DATA_COMMON_4 0x2D50
#define mmSPI_SHADER_USER_DATA_COMMON_5 0x2D51
#define mmSPI_SHADER_USER_DATA_COMMON_6 0x2D52
#define mmSPI_SHADER_USER_DATA_COMMON_7 0x2D53
#define mmSPI_SHADER_USER_DATA_COMMON_8 0x2D54
#define mmSPI_SHADER_USER_DATA_COMMON_9 0x2D55
#define mmSPI_SHADER_USER_DATA_COMMON_10 0x2D56
#define mmSPI_SHADER_USER_DATA_COMMON_11 0x2D57
#define mmSPI_SHADER_USER_DATA_COMMON_12 0x2D58
#define mmSPI_SHADER_USER_DATA_COMMON_13 0x2D59
#define mmSPI_SHADER_USER_DATA_COMMON_14 0x2D5A
#define mmSPI_SHADER_USER_DATA_COMMON_15 0x2D5B
#define mmSPI_SHADER_USER_DATA_COMMON_16 0x2D5C
#define mmSPI_SHADER_USER_DATA_COMMON_17 0x2D5D
#define mmSPI_SHADER_USER_DATA_COMMON_18 0x2D5E
#define mmSPI_SHADER_USER_DATA_COMMON_19 0x2D5F
#define mmSPI_SHADER_USER_DATA_COMMON_20 0x2D60
#define mmSPI_SHADER_USER_DATA_COMMON_21 0x2D61
#define mmSPI_SHADER_USER_DATA_COMMON_22 0x2D62
#define mmSPI_SHADER_USER_DATA_COMMON_23 0x2D63
#define mmSPI_SHADER_USER_DATA_COMMON_24 0x2D64
#define mmSPI_SHADER_USER_DATA_COMMON_25 0x2D65
#define mmSPI_SHADER_USER_DATA_COMMON_26 0x2D66
#define mmSPI_SHADER_USER_DATA_COMMON_27 0x2D67
#define mmSPI_SHADER_USER_DATA_COMMON_28 0x2D68
#define mmSPI_SHADER_USER_DATA_COMMON_29 0x2D69
#define mmSPI_SHADER_USER_DATA_COMMON_30 0x2D6A
#define mmSPI_SHADER_USER_DATA_COMMON_31 0x2D6B
#define mmSPI_ARB_PRIORITY 0x31C0
#define mmSPI_ARB_CYCLES_0 0x31C1
#define mmSPI_ARB_CYCLES_1 0x31C2
#define mmSPI_CDBG_SYS_GFX 0x31C3
#define mmSPI_CDBG_SYS_HP3D 0x31C4
#define mmSPI_CDBG_SYS_CS0 0x31C5
#define mmSPI_CDBG_SYS_CS1 0x31C6
#define mmSPI_WCL_PIPE_PERCENT_GFX 0x31C7
#define mmSPI_WCL_PIPE_PERCENT_HP3D 0x31C8
#define mmSPI_WCL_PIPE_PERCENT_CS0 0x31C9
#define mmSPI_WCL_PIPE_PERCENT_CS1 0x31CA
#define mmSPI_WCL_PIPE_PERCENT_CS2 0x31CB
#define mmSPI_WCL_PIPE_PERCENT_CS3 0x31CC
#define mmSPI_WCL_PIPE_PERCENT_CS4 0x31CD
#define mmSPI_WCL_PIPE_PERCENT_CS5 0x31CE
#define mmSPI_WCL_PIPE_PERCENT_CS6 0x31CF
#define mmSPI_WCL_PIPE_PERCENT_CS7 0x31D0
#define mmSPI_GDBG_WAVE_CNTL 0x31D1
#define mmSPI_GDBG_TRAP_CONFIG 0x31D2
#define mmSPI_GDBG_TRAP_MASK 0x31D3
#define mmSPI_GDBG_WAVE_CNTL2 0x31D4
#define mmSPI_GDBG_WAVE_CNTL3 0x31D5
#define mmSPI_GDBG_TRAP_DATA0 0x31D8
#define mmSPI_GDBG_TRAP_DATA1 0x31D9
#define mmSPI_RESET_DEBUG 0x31DA
#define mmSPI_COMPUTE_QUEUE_RESET 0x31DB
#define mmSPI_RESOURCE_RESERVE_CU_0 0x31DC
#define mmSPI_RESOURCE_RESERVE_CU_1 0x31DD
#define mmSPI_RESOURCE_RESERVE_CU_2 0x31DE
#define mmSPI_RESOURCE_RESERVE_CU_3 0x31DF
#define mmSPI_RESOURCE_RESERVE_CU_4 0x31E0
#define mmSPI_RESOURCE_RESERVE_CU_5 0x31E1
#define mmSPI_RESOURCE_RESERVE_CU_6 0x31E2
#define mmSPI_RESOURCE_RESERVE_CU_7 0x31E3
#define mmSPI_RESOURCE_RESERVE_CU_8 0x31E4
#define mmSPI_RESOURCE_RESERVE_CU_9 0x31E5
#define mmSPI_RESOURCE_RESERVE_CU_10 0x31F0
#define mmSPI_RESOURCE_RESERVE_CU_11 0x31F1
#define mmSPI_RESOURCE_RESERVE_CU_12 0x31F4
#define mmSPI_RESOURCE_RESERVE_CU_13 0x31F5
#define mmSPI_RESOURCE_RESERVE_CU_14 0x31F6
#define mmSPI_RESOURCE_RESERVE_CU_15 0x31F7
#define mmSPI_RESOURCE_RESERVE_EN_CU_0 0x31E6
#define mmSPI_RESOURCE_RESERVE_EN_CU_1 0x31E7
#define mmSPI_RESOURCE_RESERVE_EN_CU_2 0x31E8
#define mmSPI_RESOURCE_RESERVE_EN_CU_3 0x31E9
#define mmSPI_RESOURCE_RESERVE_EN_CU_4 0x31EA
#define mmSPI_RESOURCE_RESERVE_EN_CU_5 0x31EB
#define mmSPI_RESOURCE_RESERVE_EN_CU_6 0x31EC
#define mmSPI_RESOURCE_RESERVE_EN_CU_7 0x31ED
#define mmSPI_RESOURCE_RESERVE_EN_CU_8 0x31EE
#define mmSPI_RESOURCE_RESERVE_EN_CU_9 0x31EF
#define mmSPI_RESOURCE_RESERVE_EN_CU_10 0x31F2
#define mmSPI_RESOURCE_RESERVE_EN_CU_11 0x31F3
#define mmSPI_RESOURCE_RESERVE_EN_CU_12 0x31F8
#define mmSPI_RESOURCE_RESERVE_EN_CU_13 0x31F9
#define mmSPI_RESOURCE_RESERVE_EN_CU_14 0x31FA
#define mmSPI_RESOURCE_RESERVE_EN_CU_15 0x31FB
#define mmSPI_COMPUTE_WF_CTX_SAVE 0x31FC
#define mmSPI_ARB_CNTL_0 0x31FD
#define mmSPI_PS_INPUT_CNTL_0 0xA191
#define mmSPI_PS_INPUT_CNTL_1 0xA192
#define mmSPI_PS_INPUT_CNTL_2 0xA193
#define mmSPI_PS_INPUT_CNTL_3 0xA194
#define mmSPI_PS_INPUT_CNTL_4 0xA195
#define mmSPI_PS_INPUT_CNTL_5 0xA196
#define mmSPI_PS_INPUT_CNTL_6 0xA197
#define mmSPI_PS_INPUT_CNTL_7 0xA198
#define mmSPI_PS_INPUT_CNTL_8 0xA199
#define mmSPI_PS_INPUT_CNTL_9 0xA19A
#define mmSPI_PS_INPUT_CNTL_10 0xA19B
#define mmSPI_PS_INPUT_CNTL_11 0xA19C
#define mmSPI_PS_INPUT_CNTL_12 0xA19D
#define mmSPI_PS_INPUT_CNTL_13 0xA19E
#define mmSPI_PS_INPUT_CNTL_14 0xA19F
#define mmSPI_PS_INPUT_CNTL_15 0xA1A0
#define mmSPI_PS_INPUT_CNTL_16 0xA1A1
#define mmSPI_PS_INPUT_CNTL_17 0xA1A2
#define mmSPI_PS_INPUT_CNTL_18 0xA1A3
#define mmSPI_PS_INPUT_CNTL_19 0xA1A4
#define mmSPI_PS_INPUT_CNTL_20 0xA1A5
#define mmSPI_PS_INPUT_CNTL_21 0xA1A6
#define mmSPI_PS_INPUT_CNTL_22 0xA1A7
#define mmSPI_PS_INPUT_CNTL_23 0xA1A8
#define mmSPI_PS_INPUT_CNTL_24 0xA1A9
#define mmSPI_PS_INPUT_CNTL_25 0xA1AA
#define mmSPI_PS_INPUT_CNTL_26 0xA1AB
#define mmSPI_PS_INPUT_CNTL_27 0xA1AC
#define mmSPI_PS_INPUT_CNTL_28 0xA1AD
#define mmSPI_PS_INPUT_CNTL_29 0xA1AE
#define mmSPI_PS_INPUT_CNTL_30 0xA1AF
#define mmSPI_PS_INPUT_CNTL_31 0xA1B0
#define mmSPI_VS_OUT_CONFIG 0xA1B1
#define mmSPI_PS_INPUT_ENA 0xA1B3
#define mmSPI_PS_INPUT_ADDR 0xA1B4
#define mmSPI_INTERP_CONTROL_0 0xA1B5
#define mmSPI_PS_IN_CONTROL 0xA1B6
#define mmSPI_BARYC_CNTL 0xA1B8
#define mmSPI_TMPRING_SIZE 0xA1BA
#define mmSPI_SHADER_POS_FORMAT 0xA1C3
#define mmSPI_SHADER_Z_FORMAT 0xA1C4
#define mmSPI_SHADER_COL_FORMAT 0xA1C5
#define mmSPI_CONFIG_CNTL 0xC440
#define mmSPI_CONFIG_CNTL_1 0xC441
#define mmSPI_CONFIG_CNTL_2 0xC442
#define mmSPI_PERFCOUNTER0_HI 0xD180
#define mmSPI_PERFCOUNTER0_LO 0xD181
#define mmSPI_PERFCOUNTER1_HI 0xD182
#define mmSPI_PERFCOUNTER1_LO 0xD183
#define mmSPI_PERFCOUNTER2_HI 0xD184
#define mmSPI_PERFCOUNTER2_LO 0xD185
#define mmSPI_PERFCOUNTER3_HI 0xD186
#define mmSPI_PERFCOUNTER3_LO 0xD187
#define mmSPI_PERFCOUNTER4_HI 0xD188
#define mmSPI_PERFCOUNTER4_LO 0xD189
#define mmSPI_PERFCOUNTER5_HI 0xD18A
#define mmSPI_PERFCOUNTER5_LO 0xD18B
#define mmSPI_PERFCOUNTER0_SELECT 0xD980
#define mmSPI_PERFCOUNTER1_SELECT 0xD981
#define mmSPI_PERFCOUNTER2_SELECT 0xD982
#define mmSPI_PERFCOUNTER3_SELECT 0xD983
#define mmSPI_PERFCOUNTER0_SELECT1 0xD984
#define mmSPI_PERFCOUNTER1_SELECT1 0xD985
#define mmSPI_PERFCOUNTER2_SELECT1 0xD986
#define mmSPI_PERFCOUNTER3_SELECT1 0xD987
#define mmSPI_PERFCOUNTER4_SELECT 0xD988
#define mmSPI_PERFCOUNTER5_SELECT 0xD989
#define mmSPI_PERFCOUNTER_BINS 0xD98A
#define mmCGTS_SM_CTRL_REG 0xF000
#define mmCGTS_RD_CTRL_REG 0xF001
#define mmCGTS_RD_REG 0xF002
#define mmCGTS_TCC_DISABLE 0xF003
#define mmCGTS_USER_TCC_DISABLE 0xF004
#define mmCGTS_CU0_SP0_CTRL_REG 0xF008
#define mmCGTS_CU0_LDS_SQ_CTRL_REG 0xF009
#define mmCGTS_CU0_TA_SQC_CTRL_REG 0xF00A
#define mmCGTS_CU0_SP1_CTRL_REG 0xF00B
#define mmCGTS_CU0_TD_TCP_CTRL_REG 0xF00C
#define mmCGTS_CU0_TCPI_CTRL_REG 0xF058
#define mmCGTS_CU1_SP0_CTRL_REG 0xF00D
#define mmCGTS_CU1_LDS_SQ_CTRL_REG 0xF00E
#define mmCGTS_CU1_TA_SQC_CTRL_REG 0xF00F
#define mmCGTS_CU1_SP1_CTRL_REG 0xF010
#define mmCGTS_CU1_TD_TCP_CTRL_REG 0xF011
#define mmCGTS_CU1_TCPI_CTRL_REG 0xF059
#define mmCGTS_CU2_SP0_CTRL_REG 0xF012
#define mmCGTS_CU2_LDS_SQ_CTRL_REG 0xF013
#define mmCGTS_CU2_TA_SQC_CTRL_REG 0xF014
#define mmCGTS_CU2_SP1_CTRL_REG 0xF015
#define mmCGTS_CU2_TD_TCP_CTRL_REG 0xF016
#define mmCGTS_CU2_TCPI_CTRL_REG 0xF05A
#define mmCGTS_CU3_SP0_CTRL_REG 0xF017
#define mmCGTS_CU3_LDS_SQ_CTRL_REG 0xF018
#define mmCGTS_CU3_TA_SQC_CTRL_REG 0xF019
#define mmCGTS_CU3_SP1_CTRL_REG 0xF01A
#define mmCGTS_CU3_TD_TCP_CTRL_REG 0xF01B
#define mmCGTS_CU3_TCPI_CTRL_REG 0xF05B
#define mmCGTS_CU4_SP0_CTRL_REG 0xF01C
#define mmCGTS_CU4_LDS_SQ_CTRL_REG 0xF01D
#define mmCGTS_CU4_TA_SQC_CTRL_REG 0xF01E
#define mmCGTS_CU4_SP1_CTRL_REG 0xF01F
#define mmCGTS_CU4_TD_TCP_CTRL_REG 0xF020
#define mmCGTS_CU4_TCPI_CTRL_REG 0xF05C
#define mmCGTS_CU5_SP0_CTRL_REG 0xF021
#define mmCGTS_CU5_LDS_SQ_CTRL_REG 0xF022
#define mmCGTS_CU5_TA_SQC_CTRL_REG 0xF023
#define mmCGTS_CU5_SP1_CTRL_REG 0xF024
#define mmCGTS_CU5_TD_TCP_CTRL_REG 0xF025
#define mmCGTS_CU5_TCPI_CTRL_REG 0xF05D
#define mmCGTS_CU6_SP0_CTRL_REG 0xF026
#define mmCGTS_CU6_LDS_SQ_CTRL_REG 0xF027
#define mmCGTS_CU6_TA_SQC_CTRL_REG 0xF028
#define mmCGTS_CU6_SP1_CTRL_REG 0xF029
#define mmCGTS_CU6_TD_TCP_CTRL_REG 0xF02A
#define mmCGTS_CU6_TCPI_CTRL_REG 0xF05E
#define mmCGTS_CU7_SP0_CTRL_REG 0xF02B
#define mmCGTS_CU7_LDS_SQ_CTRL_REG 0xF02C
#define mmCGTS_CU7_TA_SQC_CTRL_REG 0xF02D
#define mmCGTS_CU7_SP1_CTRL_REG 0xF02E
#define mmCGTS_CU7_TD_TCP_CTRL_REG 0xF02F
#define mmCGTS_CU7_TCPI_CTRL_REG 0xF05F
#define mmCGTS_CU8_SP0_CTRL_REG 0xF030
#define mmCGTS_CU8_LDS_SQ_CTRL_REG 0xF031
#define mmCGTS_CU8_TA_SQC_CTRL_REG 0xF032
#define mmCGTS_CU8_SP1_CTRL_REG 0xF033
#define mmCGTS_CU8_TD_TCP_CTRL_REG 0xF034
#define mmCGTS_CU8_TCPI_CTRL_REG 0xF060
#define mmCGTS_CU9_SP0_CTRL_REG 0xF035
#define mmCGTS_CU9_LDS_SQ_CTRL_REG 0xF036
#define mmCGTS_CU9_TA_SQC_CTRL_REG 0xF037
#define mmCGTS_CU9_SP1_CTRL_REG 0xF038
#define mmCGTS_CU9_TD_TCP_CTRL_REG 0xF039
#define mmCGTS_CU9_TCPI_CTRL_REG 0xF061
#define mmCGTS_CU10_SP0_CTRL_REG 0xF03A
#define mmCGTS_CU10_LDS_SQ_CTRL_REG 0xF03B
#define mmCGTS_CU10_TA_SQC_CTRL_REG 0xF03C
#define mmCGTS_CU10_SP1_CTRL_REG 0xF03D
#define mmCGTS_CU10_TD_TCP_CTRL_REG 0xF03E
#define mmCGTS_CU10_TCPI_CTRL_REG 0xF062
#define mmCGTS_CU11_SP0_CTRL_REG 0xF03F
#define mmCGTS_CU11_LDS_SQ_CTRL_REG 0xF040
#define mmCGTS_CU11_TA_SQC_CTRL_REG 0xF041
#define mmCGTS_CU11_SP1_CTRL_REG 0xF042
#define mmCGTS_CU11_TD_TCP_CTRL_REG 0xF043
#define mmCGTS_CU11_TCPI_CTRL_REG 0xF063
#define mmCGTS_CU12_SP0_CTRL_REG 0xF044
#define mmCGTS_CU12_LDS_SQ_CTRL_REG 0xF045
#define mmCGTS_CU12_TA_SQC_CTRL_REG 0xF046
#define mmCGTS_CU12_SP1_CTRL_REG 0xF047
#define mmCGTS_CU12_TD_TCP_CTRL_REG 0xF048
#define mmCGTS_CU12_TCPI_CTRL_REG 0xF064
#define mmCGTS_CU13_SP0_CTRL_REG 0xF049
#define mmCGTS_CU13_LDS_SQ_CTRL_REG 0xF04A
#define mmCGTS_CU13_TA_SQC_CTRL_REG 0xF04B
#define mmCGTS_CU13_SP1_CTRL_REG 0xF04C
#define mmCGTS_CU13_TD_TCP_CTRL_REG 0xF04D
#define mmCGTS_CU13_TCPI_CTRL_REG 0xF065
#define mmCGTS_CU14_SP0_CTRL_REG 0xF04E
#define mmCGTS_CU14_LDS_SQ_CTRL_REG 0xF04F
#define mmCGTS_CU14_TA_SQC_CTRL_REG 0xF050
#define mmCGTS_CU14_SP1_CTRL_REG 0xF051
#define mmCGTS_CU14_TD_TCP_CTRL_REG 0xF052
#define mmCGTS_CU14_TCPI_CTRL_REG 0xF066
#define mmCGTS_CU15_SP0_CTRL_REG 0xF053
#define mmCGTS_CU15_LDS_SQ_CTRL_REG 0xF054
#define mmCGTS_CU15_TA_SQC_CTRL_REG 0xF055
#define mmCGTS_CU15_SP1_CTRL_REG 0xF056
#define mmCGTS_CU15_TD_TCP_CTRL_REG 0xF057
#define mmCGTS_CU15_TCPI_CTRL_REG 0xF067
#define mmCGTT_SPI_CLK_CTRL 0xF080
#define mmCGTT_PC_CLK_CTRL 0xF081
#define mmCGTT_BCI_CLK_CTRL 0xF082


// Registers from SQ block

#define mmSQ_CONFIG 0x2300
#define mmSQC_CONFIG 0x2301
#define mmLDS_CONFIG 0x2302
#define mmSQC_DSM_CNTL 0x2320
#define mmSQC_DSM_CNTLA 0x2321
#define mmSQC_DSM_CNTLB 0x2322
#define mmSQC_DSM_CNTL2 0x2325
#define mmSQC_DSM_CNTL2A 0x2326
#define mmSQC_DSM_CNTL2B 0x2327
#define mmSQC_EDC_FUE_CNTL 0x232B
#define mmSQC_EDC_CNT2 0x232C
#define mmSQC_EDC_CNT3 0x232D
#define mmSQ_RANDOM_WAVE_PRI 0x2303
#define mmSQ_REG_CREDITS 0x2304
#define mmSQ_FIFO_SIZES 0x2305
#define mmSQ_DSM_CNTL 0x2306
#define mmSQ_DSM_CNTL2 0x2307
#define mmSQ_RUNTIME_CONFIG 0x2308
#define mmCC_GC_SHADER_RATE_CONFIG 0x2312
#define mmGC_USER_SHADER_RATE_CONFIG 0x2313
#define mmSQ_INTERRUPT_AUTO_MASK 0x2314
#define mmSQ_INTERRUPT_MSG_CTRL 0x2315
#define mmSQ_DEBUG_PERFCOUNT_TRAP 0x2316
#define mmSQ_UTCL1_CNTL1 0x2317
#define mmSQ_UTCL1_CNTL2 0x2318
#define mmSQ_UTCL1_STATUS 0x2319
#define mmSQ_TIME_HI 0x237C
#define mmSQ_TIME_LO 0x237D
#define mmSQ_LB_CTR_CTRL 0x2398
#define mmSQ_LB_DATA0 0x2399
#define mmSQ_LB_DATA1 0x239A
#define mmSQ_LB_DATA2 0x239B
#define mmSQ_LB_DATA3 0x239C
#define mmSQ_LB_CTR_SEL 0x239D
#define mmSQ_LB_CTR0_CU 0x239E
#define mmSQ_LB_CTR1_CU 0x239F
#define mmSQ_LB_CTR2_CU 0x23A0
#define mmSQ_LB_CTR3_CU 0x23A1
#define mmSQC_EDC_CNT 0x23A2
#define mmSQ_EDC_SEC_CNT 0x23A3
#define mmSQ_EDC_DED_CNT 0x23A4
#define mmSQ_EDC_INFO 0x23A5
#define mmSQ_EDC_CNT 0x23A6
#define mmSQ_EDC_FUE_CNTL 0x23A7
#define mmSQ_BUF_RSRC_WORD0 0x23C0
#define mmSQ_BUF_RSRC_WORD1 0x23C1
#define mmSQ_BUF_RSRC_WORD2 0x23C2
#define mmSQ_BUF_RSRC_WORD3 0x23C3
#define mmSQ_IMG_RSRC_WORD0 0x23C4
#define mmSQ_IMG_RSRC_WORD1 0x23C5
#define mmSQ_IMG_RSRC_WORD2 0x23C6
#define mmSQ_IMG_RSRC_WORD3 0x23C7
#define mmSQ_IMG_RSRC_WORD4 0x23C8
#define mmSQ_IMG_RSRC_WORD5 0x23C9
#define mmSQ_IMG_RSRC_WORD6 0x23CA
#define mmSQ_IMG_RSRC_WORD7 0x23CB
#define mmSQ_IMG_SAMP_WORD0 0x23CC
#define mmSQ_IMG_SAMP_WORD1 0x23CD
#define mmSQ_IMG_SAMP_WORD2 0x23CE
#define mmSQ_IMG_SAMP_WORD3 0x23CF
#define mmSQ_FLAT_SCRATCH_WORD0 0x23D0
#define mmSQ_FLAT_SCRATCH_WORD1 0x23D1
#define mmSQ_M0_GPR_IDX_WORD 0x23D2
#define mmSQ_IND_INDEX 0x2378
#define mmSQ_CMD 0x237B
#define mmSQ_IND_DATA 0x2379
#define mmSQ_REG_TIMESTAMP 0x2374
#define mmSQ_CMD_TIMESTAMP 0x2375
#define mmSQ_DEBUG_STS_GLOBAL 0x2309
#define mmSQ_DEBUG_STS_GLOBAL2 0x2310
#define mmSQ_DEBUG_STS_GLOBAL3 0x2311
#define mmSH_MEM_BASES 0x230A
#define mmSH_MEM_CONFIG 0x230D
#define mmSQ_SHADER_TBA_LO 0x231C
#define mmSQ_SHADER_TBA_HI 0x231D
#define mmSQ_SHADER_TMA_LO 0x231E
#define mmSQ_SHADER_TMA_HI 0x231F
#define mmSQ_THREAD_TRACE_WORD_CMN 0x23B0
#define mmSQ_THREAD_TRACE_WORD_INST 0x23B0
#define mmSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2 0x23B0
#define mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2 0x23B1
#define mmSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2 0x23B0
#define mmSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2 0x23B1
#define mmSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2 0x23B0
#define mmSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2 0x23B1
#define mmSQ_THREAD_TRACE_WORD_WAVE 0x23B0
#define mmSQ_THREAD_TRACE_WORD_MISC 0x23B0
#define mmSQ_THREAD_TRACE_WORD_WAVE_START 0x23B0
#define mmSQ_THREAD_TRACE_WORD_REG_1_OF_2 0x23B0
#define mmSQ_THREAD_TRACE_WORD_REG_2_OF_2 0x23B0
#define mmSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2 0x23B0
#define mmSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2 0x23B0
#define mmSQ_THREAD_TRACE_WORD_EVENT 0x23B0
#define mmSQ_THREAD_TRACE_WORD_ISSUE 0x23B0
#define mmSQ_THREAD_TRACE_WORD_PERF_1_OF_2 0x23B0
#define mmSQ_THREAD_TRACE_WORD_PERF_2_OF_2 0x23B1
#define mmSQ_WREXEC_EXEC_LO 0x23B1
#define mmSQ_WREXEC_EXEC_HI 0x23B1
#define mmSQC_ICACHE_UTCL1_CNTL1 0x23D3
#define mmSQC_ICACHE_UTCL1_CNTL2 0x23D4
#define mmSQC_DCACHE_UTCL1_CNTL1 0x23D5
#define mmSQC_DCACHE_UTCL1_CNTL2 0x23D6
#define mmSQC_ICACHE_UTCL1_STATUS 0x23D7
#define mmSQC_DCACHE_UTCL1_STATUS 0x23D8
#define mmSQC_CACHES 0xC348
#define mmSQC_WRITEBACK 0xC349
#define mmSQ_THREAD_TRACE_BASE 0xC330
#define mmSQ_THREAD_TRACE_BASE2 0xC337
#define mmSQ_THREAD_TRACE_SIZE 0xC331
#define mmSQ_THREAD_TRACE_MASK 0xC332
#define mmSQ_THREAD_TRACE_USERDATA_0 0xC340
#define mmSQ_THREAD_TRACE_USERDATA_1 0xC341
#define mmSQ_THREAD_TRACE_USERDATA_2 0xC342
#define mmSQ_THREAD_TRACE_USERDATA_3 0xC343
#define mmSQ_THREAD_TRACE_MODE 0xC336
#define mmSQ_THREAD_TRACE_CTRL 0xC335
#define mmSQ_THREAD_TRACE_TOKEN_MASK 0xC333
#define mmSQ_THREAD_TRACE_TOKEN_MASK2 0xC338
#define mmSQ_THREAD_TRACE_PERF_MASK 0xC334
#define mmSQ_THREAD_TRACE_WPTR 0xC339
#define mmSQ_THREAD_TRACE_STATUS 0xC33A
#define mmSQ_THREAD_TRACE_CNTR 0xC33C
#define mmSQ_THREAD_TRACE_HIWATER 0xC33B
#define mmSQ_PERFCOUNTER0_LO 0xD1C0
#define mmSQ_PERFCOUNTER1_LO 0xD1C2
#define mmSQ_PERFCOUNTER2_LO 0xD1C4
#define mmSQ_PERFCOUNTER3_LO 0xD1C6
#define mmSQ_PERFCOUNTER4_LO 0xD1C8
#define mmSQ_PERFCOUNTER5_LO 0xD1CA
#define mmSQ_PERFCOUNTER6_LO 0xD1CC
#define mmSQ_PERFCOUNTER7_LO 0xD1CE
#define mmSQ_PERFCOUNTER8_LO 0xD1D0
#define mmSQ_PERFCOUNTER9_LO 0xD1D2
#define mmSQ_PERFCOUNTER10_LO 0xD1D4
#define mmSQ_PERFCOUNTER11_LO 0xD1D6
#define mmSQ_PERFCOUNTER12_LO 0xD1D8
#define mmSQ_PERFCOUNTER13_LO 0xD1DA
#define mmSQ_PERFCOUNTER14_LO 0xD1DC
#define mmSQ_PERFCOUNTER15_LO 0xD1DE
#define mmSQ_PERFCOUNTER0_HI 0xD1C1
#define mmSQ_PERFCOUNTER1_HI 0xD1C3
#define mmSQ_PERFCOUNTER2_HI 0xD1C5
#define mmSQ_PERFCOUNTER3_HI 0xD1C7
#define mmSQ_PERFCOUNTER4_HI 0xD1C9
#define mmSQ_PERFCOUNTER5_HI 0xD1CB
#define mmSQ_PERFCOUNTER6_HI 0xD1CD
#define mmSQ_PERFCOUNTER7_HI 0xD1CF
#define mmSQ_PERFCOUNTER8_HI 0xD1D1
#define mmSQ_PERFCOUNTER9_HI 0xD1D3
#define mmSQ_PERFCOUNTER10_HI 0xD1D5
#define mmSQ_PERFCOUNTER11_HI 0xD1D7
#define mmSQ_PERFCOUNTER12_HI 0xD1D9
#define mmSQ_PERFCOUNTER13_HI 0xD1DB
#define mmSQ_PERFCOUNTER14_HI 0xD1DD
#define mmSQ_PERFCOUNTER15_HI 0xD1DF
#define mmSQ_PERFCOUNTER_CTRL 0xD9E0
#define mmSQ_PERFCOUNTER_MASK 0xD9E1
#define mmSQ_PERFCOUNTER_CTRL2 0xD9E2
#define mmSQ_PERFCOUNTER0_SELECT 0xD9C0
#define mmSQ_PERFCOUNTER1_SELECT 0xD9C1
#define mmSQ_PERFCOUNTER2_SELECT 0xD9C2
#define mmSQ_PERFCOUNTER3_SELECT 0xD9C3
#define mmSQ_PERFCOUNTER4_SELECT 0xD9C4
#define mmSQ_PERFCOUNTER5_SELECT 0xD9C5
#define mmSQ_PERFCOUNTER6_SELECT 0xD9C6
#define mmSQ_PERFCOUNTER7_SELECT 0xD9C7
#define mmSQ_PERFCOUNTER8_SELECT 0xD9C8
#define mmSQ_PERFCOUNTER9_SELECT 0xD9C9
#define mmSQ_PERFCOUNTER10_SELECT 0xD9CA
#define mmSQ_PERFCOUNTER11_SELECT 0xD9CB
#define mmSQ_PERFCOUNTER12_SELECT 0xD9CC
#define mmSQ_PERFCOUNTER13_SELECT 0xD9CD
#define mmSQ_PERFCOUNTER14_SELECT 0xD9CE
#define mmSQ_PERFCOUNTER15_SELECT 0xD9CF
#define mmCGTT_SQ_CLK_CTRL 0xF08C
#define mmCGTT_SQG_CLK_CTRL 0xF08D
#define mmSQ_ALU_CLK_CTRL 0xF08E
#define mmSQ_TEX_CLK_CTRL 0xF08F
#define mmSQ_LDS_CLK_CTRL 0xF090
#define mmSQ_POWER_THROTTLE 0xF091
#define mmSQ_POWER_THROTTLE2 0xF092


// Registers from COMP block

#define mmCOMPUTE_DISPATCH_INITIATOR 0x2E00
#define mmCOMPUTE_DIM_X 0x2E01
#define mmCOMPUTE_DIM_Y 0x2E02
#define mmCOMPUTE_DIM_Z 0x2E03
#define mmCOMPUTE_START_X 0x2E04
#define mmCOMPUTE_START_Y 0x2E05
#define mmCOMPUTE_START_Z 0x2E06
#define mmCOMPUTE_NUM_THREAD_X 0x2E07
#define mmCOMPUTE_NUM_THREAD_Y 0x2E08
#define mmCOMPUTE_NUM_THREAD_Z 0x2E09
#define mmCOMPUTE_PIPELINESTAT_ENABLE 0x2E0A
#define mmCOMPUTE_PERFCOUNT_ENABLE 0x2E0B
#define mmCOMPUTE_PGM_LO 0x2E0C
#define mmCOMPUTE_PGM_HI 0x2E0D
#define mmCOMPUTE_DISPATCH_PKT_ADDR_LO 0x2E0E
#define mmCOMPUTE_DISPATCH_PKT_ADDR_HI 0x2E0F
#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_LO 0x2E10
#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_HI 0x2E11
#define mmCOMPUTE_PGM_RSRC1 0x2E12
#define mmCOMPUTE_PGM_RSRC2 0x2E13
#define mmCOMPUTE_VMID 0x2E14
#define mmCOMPUTE_RESOURCE_LIMITS 0x2E15
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE0 0x2E16
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE1 0x2E17
#define mmCOMPUTE_TMPRING_SIZE 0x2E18
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE2 0x2E19
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE3 0x2E1A
#define mmCOMPUTE_RESTART_X 0x2E1B
#define mmCOMPUTE_RESTART_Y 0x2E1C
#define mmCOMPUTE_RESTART_Z 0x2E1D
#define mmCOMPUTE_THREAD_TRACE_ENABLE 0x2E1E
#define mmCOMPUTE_MISC_RESERVED 0x2E1F
#define mmCOMPUTE_DISPATCH_ID 0x2E20
#define mmCOMPUTE_THREADGROUP_ID 0x2E21
#define mmCOMPUTE_RELAUNCH 0x2E22
#define mmCOMPUTE_WAVE_RESTORE_ADDR_LO 0x2E23
#define mmCOMPUTE_WAVE_RESTORE_ADDR_HI 0x2E24
#define mmCOMPUTE_USER_DATA_0 0x2E40
#define mmCOMPUTE_USER_DATA_1 0x2E41
#define mmCOMPUTE_USER_DATA_2 0x2E42
#define mmCOMPUTE_USER_DATA_3 0x2E43
#define mmCOMPUTE_USER_DATA_4 0x2E44
#define mmCOMPUTE_USER_DATA_5 0x2E45
#define mmCOMPUTE_USER_DATA_6 0x2E46
#define mmCOMPUTE_USER_DATA_7 0x2E47
#define mmCOMPUTE_USER_DATA_8 0x2E48
#define mmCOMPUTE_USER_DATA_9 0x2E49
#define mmCOMPUTE_USER_DATA_10 0x2E4A
#define mmCOMPUTE_USER_DATA_11 0x2E4B
#define mmCOMPUTE_USER_DATA_12 0x2E4C
#define mmCOMPUTE_USER_DATA_13 0x2E4D
#define mmCOMPUTE_USER_DATA_14 0x2E4E
#define mmCOMPUTE_USER_DATA_15 0x2E4F
#define mmCOMPUTE_NOWHERE 0x2E7F


// Registers from VGT block

#define mmVGT_DMA_PRIMITIVE_TYPE 0x2271
#define mmVGT_DMA_CONTROL 0x2272
#define mmVGT_VTX_VECT_EJECT_REG 0x222C
#define mmVGT_DMA_DATA_FIFO_DEPTH 0x222D
#define mmVGT_DMA_REQ_FIFO_DEPTH 0x222E
#define mmVGT_DRAW_INIT_FIFO_DEPTH 0x222F
#define mmVGT_LAST_COPY_STATE 0x2230
#define mmCC_GC_SHADER_ARRAY_CONFIG 0x226F
#define mmGC_USER_SHADER_ARRAY_CONFIG 0x2270
#define mmVGT_CACHE_INVALIDATION 0x2231
#define mmVGT_RESET_DEBUG 0x2232
#define mmVGT_STRMOUT_DELAY 0x2233
#define mmVGT_FIFO_DEPTHS 0x2234
#define mmVGT_GS_VERTEX_REUSE 0x2235
#define mmVGT_MC_LAT_CNTL 0x2236
#define mmIA_CNTL_STATUS 0x2237
#define mmVGT_DMA_LS_HS_CONFIG 0x2273
#define mmVGT_SYS_CONFIG 0x2263
#define mmWD_BUF_RESOURCE_1 0x2276
#define mmWD_BUF_RESOURCE_2 0x2277
#define mmVGT_VS_MAX_WAVE_ID 0x2268
#define mmVGT_GS_MAX_WAVE_ID 0x2269
#define mmWD_CNTL_STATUS 0x223F
#define mmGFX_PIPE_CONTROL 0x226D
#define mmVGT_DEBUG_CNTL 0x2238
#define mmVGT_DEBUG_DATA 0x2239
#define mmIA_DEBUG_CNTL 0x223A
#define mmIA_DEBUG_DATA 0x223B
#define mmVGT_CNTL_STATUS 0x223C
#define mmWD_DEBUG_CNTL 0x223D
#define mmWD_DEBUG_DATA 0x223E
#define mmWD_QOS 0x2242
#define mmWD_UTCL1_CNTL 0x2243
#define mmWD_UTCL1_STATUS 0x2244
#define mmIA_UTCL1_CNTL 0x2246
#define mmIA_UTCL1_STATUS 0x2247
#define mmCC_GC_PRIM_CONFIG 0x2240
#define mmGC_USER_PRIM_CONFIG 0x2241
#define mmCS_COPY_STATE 0xA1F3
#define mmGFX_COPY_STATE 0xA1F4
#define mmVGT_DRAW_INITIATOR 0xA1FC
#define mmVGT_DRAW_PAYLOAD_CNTL 0xA2A6
#define mmVGT_INDEX_PAYLOAD_CNTL 0xA2A7
#define mmVGT_EVENT_INITIATOR 0xA2A4
#define mmVGT_DMA_EVENT_INITIATOR 0xA2E7
#define mmVGT_EVENT_ADDRESS_REG 0xA1FE
#define mmVGT_GS_MAX_PRIMS_PER_SUBGROUP 0xA2A5
#define mmVGT_DMA_BASE_HI 0xA1F9
#define mmVGT_DMA_BASE 0xA1FA
#define mmVGT_DMA_INDEX_TYPE 0xA29F
#define mmVGT_DMA_NUM_INSTANCES 0xA2A2
#define mmIA_ENHANCE 0xA29C
#define mmVGT_DMA_SIZE 0xA29D
#define mmVGT_DMA_MAX_SIZE 0xA29E
#define mmVGT_IMMED_DATA 0xA1FD
#define mmVGT_PRIMITIVEID_EN 0xA2A1
#define mmVGT_PRIMITIVEID_RESET 0xA2A3
#define mmVGT_VTX_CNT_EN 0xA2AE
#define mmVGT_REUSE_OFF 0xA2AD
#define mmVGT_INSTANCE_STEP_RATE_0 0xA2A8
#define mmVGT_INSTANCE_STEP_RATE_1 0xA2A9
#define mmVGT_VERTEX_REUSE_BLOCK_CNTL 0xA316
#define mmVGT_OUT_DEALLOC_CNTL 0xA317
#define mmVGT_MULTI_PRIM_IB_RESET_INDX 0xA103
#define mmVGT_ENHANCE 0xA294
#define mmVGT_OUTPUT_PATH_CNTL 0xA284
#define mmVGT_HOS_CNTL 0xA285
#define mmVGT_HOS_MAX_TESS_LEVEL 0xA286
#define mmVGT_HOS_MIN_TESS_LEVEL 0xA287
#define mmVGT_HOS_REUSE_DEPTH 0xA288
#define mmVGT_GROUP_PRIM_TYPE 0xA289
#define mmVGT_GROUP_FIRST_DECR 0xA28A
#define mmVGT_GROUP_DECR 0xA28B
#define mmVGT_GROUP_VECT_0_CNTL 0xA28C
#define mmVGT_GROUP_VECT_1_CNTL 0xA28D
#define mmVGT_GROUP_VECT_0_FMT_CNTL 0xA28E
#define mmVGT_GROUP_VECT_1_FMT_CNTL 0xA28F
#define mmVGT_GS_MODE 0xA290
#define mmVGT_GS_ONCHIP_CNTL 0xA291
#define mmVGT_GS_OUT_PRIM_TYPE 0xA29B
#define mmVGT_GS_PER_ES 0xA295
#define mmVGT_ES_PER_GS 0xA296
#define mmVGT_GS_PER_VS 0xA297
#define mmVGT_STRMOUT_CONFIG 0xA2E5
#define mmVGT_STRMOUT_BUFFER_SIZE_0 0xA2B4
#define mmVGT_STRMOUT_BUFFER_SIZE_1 0xA2B8
#define mmVGT_STRMOUT_BUFFER_SIZE_2 0xA2BC
#define mmVGT_STRMOUT_BUFFER_SIZE_3 0xA2C0
#define mmVGT_STRMOUT_BUFFER_OFFSET_0 0xA2B7
#define mmVGT_STRMOUT_BUFFER_OFFSET_1 0xA2BB
#define mmVGT_STRMOUT_BUFFER_OFFSET_2 0xA2BF
#define mmVGT_STRMOUT_BUFFER_OFFSET_3 0xA2C3
#define mmVGT_STRMOUT_VTX_STRIDE_0 0xA2B5
#define mmVGT_STRMOUT_VTX_STRIDE_1 0xA2B9
#define mmVGT_STRMOUT_VTX_STRIDE_2 0xA2BD
#define mmVGT_STRMOUT_VTX_STRIDE_3 0xA2C1
#define mmVGT_STRMOUT_BUFFER_CONFIG 0xA2E6
#define mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET 0xA2CA
#define mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE 0xA2CB
#define mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE 0xA2CC
#define mmVGT_GS_MAX_VERT_OUT 0xA2CE
#define mmVGT_SHADER_STAGES_EN 0xA2D5
#define mmVGT_DISPATCH_DRAW_INDEX 0xA2DD
#define mmVGT_LS_HS_CONFIG 0xA2D6
#define mmVGT_TF_PARAM 0xA2DB
#define mmVGT_TESS_DISTRIBUTION 0xA2D4
#define mmVGT_GS_INSTANCE_CNT 0xA2E4
#define mmVGT_GSVS_RING_OFFSET_1 0xA298
#define mmVGT_GSVS_RING_OFFSET_2 0xA299
#define mmVGT_GSVS_RING_OFFSET_3 0xA29A
#define mmVGT_ESGS_RING_ITEMSIZE 0xA2AB
#define mmVGT_GSVS_RING_ITEMSIZE 0xA2AC
#define mmVGT_GS_VERT_ITEMSIZE 0xA2D7
#define mmVGT_GS_VERT_ITEMSIZE_1 0xA2D8
#define mmVGT_GS_VERT_ITEMSIZE_2 0xA2D9
#define mmVGT_GS_VERT_ITEMSIZE_3 0xA2DA
#define mmWD_ENHANCE 0xA2A0
#define mmVGT_OBJECT_ID 0xC259
#define mmVGT_INDEX_TYPE 0xC243
#define mmVGT_NUM_INDICES 0xC24C
#define mmVGT_NUM_INSTANCES 0xC24D
#define mmVGT_PRIMITIVE_TYPE 0xC242
#define mmVGT_MAX_VTX_INDX 0xC248
#define mmVGT_MIN_VTX_INDX 0xC249
#define mmVGT_INDX_OFFSET 0xC24A
#define mmVGT_MULTI_PRIM_IB_RESET_EN 0xC24B
#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0 0xC244
#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1 0xC245
#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2 0xC246
#define mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3 0xC247
#define mmVGT_TF_RING_SIZE 0xC24E
#define mmVGT_HS_OFFCHIP_PARAM 0xC24F
#define mmVGT_TF_MEMORY_BASE 0xC250
#define mmVGT_TF_MEMORY_BASE_HI 0xC251
#define mmWD_POS_BUF_BASE 0xC252
#define mmWD_POS_BUF_BASE_HI 0xC253
#define mmWD_CNTL_SB_BUF_BASE 0xC254
#define mmWD_CNTL_SB_BUF_BASE_HI 0xC255
#define mmWD_INDEX_BUF_BASE 0xC256
#define mmWD_INDEX_BUF_BASE_HI 0xC257
#define mmIA_MULTI_VGT_PARAM 0xC258
#define mmVGT_GSVS_RING_SIZE 0xC241
#define mmVGT_INSTANCE_BASE_ID 0xC25A
#define mmVGT_PERFCOUNTER0_LO 0xD090
#define mmVGT_PERFCOUNTER1_LO 0xD092
#define mmVGT_PERFCOUNTER2_LO 0xD094
#define mmVGT_PERFCOUNTER3_LO 0xD096
#define mmVGT_PERFCOUNTER0_HI 0xD091
#define mmVGT_PERFCOUNTER1_HI 0xD093
#define mmVGT_PERFCOUNTER2_HI 0xD095
#define mmVGT_PERFCOUNTER3_HI 0xD097
#define mmIA_PERFCOUNTER0_LO 0xD088
#define mmIA_PERFCOUNTER1_LO 0xD08A
#define mmIA_PERFCOUNTER2_LO 0xD08C
#define mmIA_PERFCOUNTER3_LO 0xD08E
#define mmIA_PERFCOUNTER0_HI 0xD089
#define mmIA_PERFCOUNTER1_HI 0xD08B
#define mmIA_PERFCOUNTER2_HI 0xD08D
#define mmIA_PERFCOUNTER3_HI 0xD08F
#define mmWD_PERFCOUNTER0_LO 0xD080
#define mmWD_PERFCOUNTER1_LO 0xD082
#define mmWD_PERFCOUNTER2_LO 0xD084
#define mmWD_PERFCOUNTER3_LO 0xD086
#define mmWD_PERFCOUNTER0_HI 0xD081
#define mmWD_PERFCOUNTER1_HI 0xD083
#define mmWD_PERFCOUNTER2_HI 0xD085
#define mmWD_PERFCOUNTER3_HI 0xD087
#define mmVGT_PERFCOUNTER_SEID_MASK 0xD894
#define mmVGT_PERFCOUNTER0_SELECT 0xD88C
#define mmVGT_PERFCOUNTER1_SELECT 0xD88D
#define mmVGT_PERFCOUNTER2_SELECT 0xD88E
#define mmVGT_PERFCOUNTER3_SELECT 0xD88F
#define mmVGT_PERFCOUNTER0_SELECT1 0xD890
#define mmVGT_PERFCOUNTER1_SELECT1 0xD891
#define mmIA_PERFCOUNTER0_SELECT 0xD884
#define mmIA_PERFCOUNTER1_SELECT 0xD885
#define mmIA_PERFCOUNTER2_SELECT 0xD886
#define mmIA_PERFCOUNTER3_SELECT 0xD887
#define mmIA_PERFCOUNTER0_SELECT1 0xD888
#define mmWD_PERFCOUNTER0_SELECT 0xD880
#define mmWD_PERFCOUNTER1_SELECT 0xD881
#define mmWD_PERFCOUNTER2_SELECT 0xD882
#define mmWD_PERFCOUNTER3_SELECT 0xD883
#define mmCGTT_VGT_CLK_CTRL 0xF084
#define mmCGTT_IA_CLK_CTRL 0xF085
#define mmCGTT_WD_CLK_CTRL 0xF086


// Registers from GB block

#define mmCC_RB_REDUNDANCY 0x263C
#define mmCC_RB_BACKEND_DISABLE 0x263D
#define mmGC_USER_RB_REDUNDANCY 0x26DE
#define mmGC_USER_RB_BACKEND_DISABLE 0x26DF
#define mmGB_ADDR_CONFIG 0x263E
#define mmGB_ADDR_CONFIG_READ 0x2642
#define mmGB_BACKEND_MAP 0x263F
#define mmGB_GPU_ID 0x2640
#define mmCC_RB_DAISY_CHAIN 0x2641
#define mmGB_TILE_MODE0 0x2644
#define mmGB_TILE_MODE1 0x2645
#define mmGB_TILE_MODE2 0x2646
#define mmGB_TILE_MODE3 0x2647
#define mmGB_TILE_MODE4 0x2648
#define mmGB_TILE_MODE5 0x2649
#define mmGB_TILE_MODE6 0x264A
#define mmGB_TILE_MODE7 0x264B
#define mmGB_TILE_MODE8 0x264C
#define mmGB_TILE_MODE9 0x264D
#define mmGB_TILE_MODE10 0x264E
#define mmGB_TILE_MODE11 0x264F
#define mmGB_TILE_MODE12 0x2650
#define mmGB_TILE_MODE13 0x2651
#define mmGB_TILE_MODE14 0x2652
#define mmGB_TILE_MODE15 0x2653
#define mmGB_TILE_MODE16 0x2654
#define mmGB_TILE_MODE17 0x2655
#define mmGB_TILE_MODE18 0x2656
#define mmGB_TILE_MODE19 0x2657
#define mmGB_TILE_MODE20 0x2658
#define mmGB_TILE_MODE21 0x2659
#define mmGB_TILE_MODE22 0x265A
#define mmGB_TILE_MODE23 0x265B
#define mmGB_TILE_MODE24 0x265C
#define mmGB_TILE_MODE25 0x265D
#define mmGB_TILE_MODE26 0x265E
#define mmGB_TILE_MODE27 0x265F
#define mmGB_TILE_MODE28 0x2660
#define mmGB_TILE_MODE29 0x2661
#define mmGB_TILE_MODE30 0x2662
#define mmGB_TILE_MODE31 0x2663
#define mmGB_MACROTILE_MODE0 0x2664
#define mmGB_MACROTILE_MODE1 0x2665
#define mmGB_MACROTILE_MODE2 0x2666
#define mmGB_MACROTILE_MODE3 0x2667
#define mmGB_MACROTILE_MODE4 0x2668
#define mmGB_MACROTILE_MODE5 0x2669
#define mmGB_MACROTILE_MODE6 0x266A
#define mmGB_MACROTILE_MODE7 0x266B
#define mmGB_MACROTILE_MODE8 0x266C
#define mmGB_MACROTILE_MODE9 0x266D
#define mmGB_MACROTILE_MODE10 0x266E
#define mmGB_MACROTILE_MODE11 0x266F
#define mmGB_MACROTILE_MODE12 0x2670
#define mmGB_MACROTILE_MODE13 0x2671
#define mmGB_MACROTILE_MODE14 0x2672
#define mmGB_MACROTILE_MODE15 0x2673
#define mmGB_EDC_MODE 0x307E
#define mmCC_GC_EDC_CONFIG 0x3098
#define mmRAS_SIGNATURE_CONTROL 0x3380
#define mmRAS_SIGNATURE_MASK 0x3381
#define mmRAS_SX_SIGNATURE0 0x3382
#define mmRAS_SX_SIGNATURE1 0x3383
#define mmRAS_SX_SIGNATURE2 0x3384
#define mmRAS_SX_SIGNATURE3 0x3385
#define mmRAS_DB_SIGNATURE0 0x338B
#define mmRAS_PA_SIGNATURE0 0x338C
#define mmRAS_VGT_SIGNATURE0 0x338D
#define mmRAS_SQ_SIGNATURE0 0x338E
#define mmRAS_SC_SIGNATURE0 0x338F
#define mmRAS_SC_SIGNATURE1 0x3390
#define mmRAS_SC_SIGNATURE2 0x3391
#define mmRAS_SC_SIGNATURE3 0x3392
#define mmRAS_SC_SIGNATURE4 0x3393
#define mmRAS_SC_SIGNATURE5 0x3394
#define mmRAS_SC_SIGNATURE6 0x3395
#define mmRAS_SC_SIGNATURE7 0x3396
#define mmRAS_IA_SIGNATURE0 0x3397
#define mmRAS_IA_SIGNATURE1 0x3398
#define mmRAS_SPI_SIGNATURE0 0x3399
#define mmRAS_SPI_SIGNATURE1 0x339A
#define mmRAS_TA_SIGNATURE0 0x339B
#define mmRAS_TD_SIGNATURE0 0x339C
#define mmRAS_CB_SIGNATURE0 0x339D
#define mmRAS_BCI_SIGNATURE0 0x339E
#define mmRAS_BCI_SIGNATURE1 0x339F
#define mmRAS_TA_SIGNATURE1 0x33A0


// Registers from TP block

#define mmTD_CNTL 0x2525
#define mmTD_STATUS 0x2526
#define mmTD_DEBUG_INDEX 0x2528
#define mmTD_DEBUG_DATA 0x2529
#define mmTD_DSM_CNTL 0x252F
#define mmTD_DSM_CNTL2 0x2530
#define mmTD_SCRATCH 0x2533
#define mmTA_CNTL 0x2541
#define mmTA_CNTL_AUX 0x2542
#define mmTA_RESERVED_010C 0x2543
#define mmTA_GRAD_ADJ 0x2544
#define mmTA_STATUS 0x2548
#define mmTA_DEBUG_INDEX 0x254C
#define mmTA_DEBUG_DATA 0x254D
#define mmTA_SCRATCH 0x2564
#define mmTCP_INVALIDATE 0x2B00
#define mmTCP_STATUS 0x2B01
#define mmTCP_CNTL 0x2B02
#define mmTCP_CHAN_STEER_LO 0x2B03
#define mmTCP_CHAN_STEER_HI 0x2B04
#define mmTCP_ADDR_CONFIG 0x2B05
#define mmTCP_CREDIT 0x2B06
#define mmTCP_DEBUG_INDEX 0x2B07
#define mmTCP_DEBUG_DATA 0x2B08
#define mmTCP_BUFFER_ADDR_HASH_CNTL 0x2B16
#define mmTCP_EDC_CNT 0x2B17
#define mmTC_CFG_L1_LOAD_POLICY0 0x2B1A
#define mmTC_CFG_L1_LOAD_POLICY1 0x2B1B
#define mmTC_CFG_L1_STORE_POLICY 0x2B1C
#define mmTC_CFG_L2_LOAD_POLICY0 0x2B1D
#define mmTC_CFG_L2_LOAD_POLICY1 0x2B1E
#define mmTC_CFG_L2_STORE_POLICY0 0x2B1F
#define mmTC_CFG_L2_STORE_POLICY1 0x2B20
#define mmTC_CFG_L2_ATOMIC_POLICY 0x2B21
#define mmTC_CFG_L1_VOLATILE 0x2B22
#define mmTC_CFG_L2_VOLATILE 0x2B23
#define mmTCI_STATUS 0x2B61
#define mmTCI_CNTL_1 0x2B62
#define mmTCI_CNTL_2 0x2B63
#define mmTCP_WATCH0_ADDR_H 0x32A0
#define mmTCP_WATCH1_ADDR_H 0x32A3
#define mmTCP_WATCH2_ADDR_H 0x32A6
#define mmTCP_WATCH3_ADDR_H 0x32A9
#define mmTCP_WATCH0_ADDR_L 0x32A1
#define mmTCP_WATCH1_ADDR_L 0x32A4
#define mmTCP_WATCH2_ADDR_L 0x32A7
#define mmTCP_WATCH3_ADDR_L 0x32AA
#define mmTCP_WATCH0_CNTL 0x32A2
#define mmTCP_WATCH1_CNTL 0x32A5
#define mmTCP_WATCH2_CNTL 0x32A8
#define mmTCP_WATCH3_CNTL 0x32AB
#define mmTCP_GATCL1_CNTL 0x32B0
#define mmTCP_ATC_EDC_GATCL1_CNT 0x32B1
#define mmTCP_GATCL1_DSM_CNTL 0x32B2
#define mmTCP_CNTL2 0x32B4
#define mmTCP_UTCL1_CNTL1 0x32B5
#define mmTCP_UTCL1_CNTL2 0x32B6
#define mmTCP_UTCL1_STATUS 0x32B7
#define mmTCP_PERFCOUNTER_FILTER 0x32B9
#define mmTCP_PERFCOUNTER_FILTER_EN 0x32BA
#define mmTA_BC_BASE_ADDR 0xA020
#define mmTA_BC_BASE_ADDR_HI 0xA021
#define mmTA_CS_BC_BASE_ADDR 0xC380
#define mmTA_CS_BC_BASE_ADDR_HI 0xC381
#define mmTA_GRAD_ADJ_UCONFIG 0xC382
#define mmTD_PERFCOUNTER0_LO 0xD300
#define mmTD_PERFCOUNTER1_LO 0xD302
#define mmTD_PERFCOUNTER0_HI 0xD301
#define mmTD_PERFCOUNTER1_HI 0xD303
#define mmTA_PERFCOUNTER0_LO 0xD2C0
#define mmTA_PERFCOUNTER1_LO 0xD2C2
#define mmTA_PERFCOUNTER0_HI 0xD2C1
#define mmTA_PERFCOUNTER1_HI 0xD2C3
#define mmTCP_PERFCOUNTER0_LO 0xD340
#define mmTCP_PERFCOUNTER1_LO 0xD342
#define mmTCP_PERFCOUNTER2_LO 0xD344
#define mmTCP_PERFCOUNTER3_LO 0xD346
#define mmTCP_PERFCOUNTER0_HI 0xD341
#define mmTCP_PERFCOUNTER1_HI 0xD343
#define mmTCP_PERFCOUNTER2_HI 0xD345
#define mmTCP_PERFCOUNTER3_HI 0xD347
#define mmTD_PERFCOUNTER0_SELECT 0xDB00
#define mmTD_PERFCOUNTER1_SELECT 0xDB02
#define mmTD_PERFCOUNTER0_SELECT1 0xDB01
#define mmTA_PERFCOUNTER0_SELECT 0xDAC0
#define mmTA_PERFCOUNTER1_SELECT 0xDAC2
#define mmTA_PERFCOUNTER0_SELECT1 0xDAC1
#define mmTCP_PERFCOUNTER0_SELECT 0xDB40
#define mmTCP_PERFCOUNTER1_SELECT 0xDB42
#define mmTCP_PERFCOUNTER0_SELECT1 0xDB41
#define mmTCP_PERFCOUNTER1_SELECT1 0xDB43
#define mmTCP_PERFCOUNTER2_SELECT 0xDB44
#define mmTCP_PERFCOUNTER3_SELECT 0xDB45
#define mmTD_CGTT_CTRL 0xF09C
#define mmTA_CGTT_CTRL 0xF09D
#define mmCGTT_TCPI_CLK_CTRL 0xF09E
#define mmCGTT_TCPF_CLK_CTRL 0xF0C1
#define mmCGTT_TCI_CLK_CTRL 0xF09F


// Registers from TCC block

#define mmTCC_CTRL 0x2B80
#define mmTCC_CTRL2 0x2B81
#define mmTCC_EDC_CNT 0x2B82
#define mmTCC_EDC_CNT2 0x2B83
#define mmTCC_REDUNDANCY 0x2B84
#define mmTCC_EXE_DISABLE 0x2B85
#define mmTCC_DSM_CNTL 0x2B86
#define mmTCC_DSM_CNTLA 0x2B87
#define mmTCC_DSM_CNTL2 0x2B88
#define mmTCC_DSM_CNTL2A 0x2B89
#define mmTCC_DSM_CNTL2B 0x2B8A
#define mmTCC_WBINVL2 0x2B8B
#define mmTCC_SOFT_RESET 0x2B8C
#define mmTCA_CTRL 0x2BC0
#define mmTCA_BURST_MASK 0x2BC1
#define mmTCA_BURST_CTRL 0x2BC2
#define mmTCA_DSM_CNTL 0x2BC3
#define mmTCA_DSM_CNTL2 0x2BC4
#define mmTCA_EDC_CNT 0x2BC5
#define mmTCC_PERFCOUNTER0_LO 0xD380
#define mmTCC_PERFCOUNTER1_LO 0xD382
#define mmTCC_PERFCOUNTER2_LO 0xD384
#define mmTCC_PERFCOUNTER3_LO 0xD386
#define mmTCC_PERFCOUNTER0_HI 0xD381
#define mmTCC_PERFCOUNTER1_HI 0xD383
#define mmTCC_PERFCOUNTER2_HI 0xD385
#define mmTCC_PERFCOUNTER3_HI 0xD387
#define mmTCA_PERFCOUNTER0_LO 0xD390
#define mmTCA_PERFCOUNTER1_LO 0xD392
#define mmTCA_PERFCOUNTER2_LO 0xD394
#define mmTCA_PERFCOUNTER3_LO 0xD396
#define mmTCA_PERFCOUNTER0_HI 0xD391
#define mmTCA_PERFCOUNTER1_HI 0xD393
#define mmTCA_PERFCOUNTER2_HI 0xD395
#define mmTCA_PERFCOUNTER3_HI 0xD397
#define mmTCC_PERFCOUNTER0_SELECT 0xDB80
#define mmTCC_PERFCOUNTER1_SELECT 0xDB82
#define mmTCC_PERFCOUNTER0_SELECT1 0xDB81
#define mmTCC_PERFCOUNTER1_SELECT1 0xDB83
#define mmTCC_PERFCOUNTER2_SELECT 0xDB84
#define mmTCC_PERFCOUNTER3_SELECT 0xDB85
#define mmTCA_PERFCOUNTER0_SELECT 0xDB90
#define mmTCA_PERFCOUNTER1_SELECT 0xDB92
#define mmTCA_PERFCOUNTER0_SELECT1 0xDB91
#define mmTCA_PERFCOUNTER1_SELECT1 0xDB93
#define mmTCA_PERFCOUNTER2_SELECT 0xDB94
#define mmTCA_PERFCOUNTER3_SELECT 0xDB95
#define mmTCC_CGTT_SCLK_CTRL 0xF0AC
#define mmTCA_CGTT_SCLK_CTRL 0xF0AD


// Registers from GRBM block

#define mmGRBM_CNTL 0x2000
#define mmGRBM_SKEW_CNTL 0x2001
#define mmGRBM_PWR_CNTL 0x2003
#define mmGRBM_STATUS 0x2004
#define mmGRBM_STATUS2 0x2002
#define mmGRBM_STATUS_SE0 0x2005
#define mmGRBM_STATUS_SE1 0x2006
#define mmGRBM_STATUS_SE2 0x200E
#define mmGRBM_STATUS_SE3 0x200F
#define mmGRBM_SOFT_RESET 0x2008
#define mmGRBM_DEBUG_CNTL 0x2009
#define mmGRBM_DEBUG_DATA 0x200A
#define mmGRBM_CGTT_CLK_CNTL 0x200B
#define mmGRBM_GFX_CLKEN_CNTL 0x200C
#define mmGRBM_WAIT_IDLE_CLOCKS 0x200D
#define mmGRBM_DEBUG 0x2014
#define mmGRBM_DEBUG_SNAPSHOT 0x2015
#define mmGRBM_RSMU_READ_ERROR 0x2028
#define mmGRBM_CHICKEN_BITS 0x2029
#define mmGRBM_READ_ERROR 0x2016
#define mmGRBM_READ_ERROR2 0x2017
#define mmGRBM_INT_CNTL 0x2018
#define mmGRBM_TRAP_OP 0x2019
#define mmGRBM_TRAP_ADDR 0x201A
#define mmGRBM_TRAP_ADDR_MSK 0x201B
#define mmGRBM_TRAP_WD 0x201C
#define mmGRBM_TRAP_WD_MSK 0x201D
#define mmGRBM_DSM_BYPASS 0x201E
#define mmGRBM_IOV_ERROR 0x2020
#define mmGRBM_WRITE_ERROR 0x201F
#define mmGRBM_GFX_CNTL 0x2022
#define mmGRBM_RSMU_CFG 0x2023
#define mmGRBM_IH_CREDIT 0x2024
#define mmGRBM_PWR_CNTL2 0x2025
#define mmGRBM_UTCL2_INVAL_RANGE_START 0x2026
#define mmGRBM_UTCL2_INVAL_RANGE_END 0x2027
#define mmGRBM_CHIP_REVISION 0x2021
#define mmGRBM_SCRATCH_REG0 0x2040
#define mmGRBM_SCRATCH_REG1 0x2041
#define mmGRBM_SCRATCH_REG2 0x2042
#define mmGRBM_SCRATCH_REG3 0x2043
#define mmGRBM_SCRATCH_REG4 0x2044
#define mmGRBM_SCRATCH_REG5 0x2045
#define mmGRBM_SCRATCH_REG6 0x2046
#define mmGRBM_SCRATCH_REG7 0x2047
#define mmDEBUG_INDEX 0x203C
#define mmDEBUG_DATA 0x203D
#define mmGRBM_NOWHERE 0x203F
#define mmGRBM_GFX_INDEX 0xC200
#define mmGRBM_PERFCOUNTER0_LO 0xD040
#define mmGRBM_PERFCOUNTER0_HI 0xD041
#define mmGRBM_PERFCOUNTER1_LO 0xD043
#define mmGRBM_PERFCOUNTER1_HI 0xD044
#define mmGRBM_SE0_PERFCOUNTER_LO 0xD045
#define mmGRBM_SE0_PERFCOUNTER_HI 0xD046
#define mmGRBM_SE1_PERFCOUNTER_LO 0xD047
#define mmGRBM_SE1_PERFCOUNTER_HI 0xD048
#define mmGRBM_SE2_PERFCOUNTER_LO 0xD049
#define mmGRBM_SE2_PERFCOUNTER_HI 0xD04A
#define mmGRBM_SE3_PERFCOUNTER_LO 0xD04B
#define mmGRBM_SE3_PERFCOUNTER_HI 0xD04C
#define mmGRBM_PERFCOUNTER0_SELECT 0xD840
#define mmGRBM_PERFCOUNTER1_SELECT 0xD841
#define mmGRBM_SE0_PERFCOUNTER_SELECT 0xD842
#define mmGRBM_SE1_PERFCOUNTER_SELECT 0xD843
#define mmGRBM_SE2_PERFCOUNTER_SELECT 0xD844
#define mmGRBM_SE3_PERFCOUNTER_SELECT 0xD845
#define mmGRBM_HYP_CAM_INDEX 0xFA04
#define mmGRBM_CAM_INDEX 0xFA04
#define mmGRBM_HYP_CAM_DATA 0xFA05
#define mmGRBM_CAM_DATA 0xFA05
#define mmGRBM_GFX_CNTL_SR_SELECT 0xFA02
#define mmGRBM_GFX_CNTL_SR_DATA 0xFA03
#define mmGRBM_GFX_INDEX_SR_SELECT 0xFA00
#define mmGRBM_GFX_INDEX_SR_DATA 0xFA01
#define mmGRBM_SRCID_CAM_INDEX 0xFE00
#define mmGRBM_SRCID_CAM_DATA 0xFE01
#define mmGRBM_PF_ONLY_RANGE0 0xFE02
#define mmGRBM_PF_ONLY_RANGE1 0xFE03
#define mmGRBM_PF_ONLY_RANGE2 0xFE04
#define mmGRBM_PF_ONLY_RANGE3 0xFE05
#define mmGRBM_PF_ONLY_RANGE4 0xFE06
#define mmGRBM_PF_ONLY_RANGE5 0xFE07
#define mmGRBM_PF_ONLY_RANGE6 0xFE08
#define mmGRBM_PF_ONLY_RANGE7 0xFE09
#define mmGRBM_IOV_ENABLE 0xFE0A


// Registers from CP block

#define mmCP_CPC_DEBUG_CNTL 0x2080
#define mmCP_CPC_DEBUG_DATA 0x2081
#define mmCP_CPF_DEBUG_CNTL 0x2082
#define mmCP_CPF_DEBUG_DATA 0x2083
#define mmCP_CPC_STATUS 0x2084
#define mmCP_CPC_BUSY_STAT 0x2085
#define mmCP_CPC_STALLED_STAT1 0x2086
#define mmCP_CPF_STATUS 0x2087
#define mmCP_CPF_BUSY_STAT 0x2088
#define mmCP_CPF_STALLED_STAT1 0x2089
#define mmCP_CPC_GRBM_FREE_COUNT 0x208B
#define mmCP_CPC_PRIV_VIOLATION_ADDR 0x208C
#define mmCP_MEC_CNTL 0x208D
#define mmCP_MEC_ME1_HEADER_DUMP 0x208E
#define mmCP_MEC_ME2_HEADER_DUMP 0x208F
#define mmCP_CPC_SCRATCH_INDEX 0x2090
#define mmCP_CPC_SCRATCH_DATA 0x2091
#define mmCP_CPF_GRBM_FREE_COUNT 0x2092
#define mmCP_CPC_HALT_HYST_COUNT 0x20A7
#define mmCP_PRT_LOD_STATS_CNTL0 0x20AD
#define mmCP_PRT_LOD_STATS_CNTL1 0x20AE
#define mmCP_PRT_LOD_STATS_CNTL2 0x20AF
#define mmCP_PRT_LOD_STATS_CNTL3 0x20B0
#define mmCP_CE_COMPARE_COUNT 0x20C0
#define mmCP_CE_DE_COUNT 0x20C1
#define mmCP_DE_CE_COUNT 0x20C2
#define mmCP_DE_LAST_INVAL_COUNT 0x20C3
#define mmCP_DE_DE_COUNT 0x20C4
#define mmCP_STALLED_STAT1 0x219D
#define mmCP_STALLED_STAT2 0x219E
#define mmCP_STALLED_STAT3 0x219C
#define mmCP_BUSY_STAT 0x219F
#define mmCP_STAT 0x21A0
#define mmCP_ME_HEADER_DUMP 0x21A1
#define mmCP_PFP_HEADER_DUMP 0x21A2
#define mmCP_GRBM_FREE_COUNT 0x21A3
#define mmCP_CE_HEADER_DUMP 0x21A4
#define mmCP_PFP_INSTR_PNTR 0x21A5
#define mmCP_ME_INSTR_PNTR 0x21A6
#define mmCP_CE_INSTR_PNTR 0x21A7
#define mmCP_MEC1_INSTR_PNTR 0x21A8
#define mmCP_MEC2_INSTR_PNTR 0x21A9
#define mmCP_CSF_STAT 0x21B4
#define mmCP_ME_CNTL 0x21B6
#define mmCP_CNTX_STAT 0x21B8
#define mmCP_ME_PREEMPTION 0x21B9
#define mmCP_RB0_RPTR 0x21C0
#define mmCP_RB_RPTR 0x21C0
#define mmCP_RB1_RPTR 0x21BF
#define mmCP_RB2_RPTR 0x21BE
#define mmCP_RB_WPTR_DELAY 0x21C1
#define mmCP_RB_WPTR_POLL_CNTL 0x21C2
#define mmCP_ROQ_THRESHOLDS 0x21BC
#define mmCP_MEQ_STQ_THRESHOLD 0x21BD
#define mmCP_ROQ1_THRESHOLDS 0x21D5
#define mmCP_ROQ2_THRESHOLDS 0x21D6
#define mmCP_STQ_THRESHOLDS 0x21D7
#define mmCP_QUEUE_THRESHOLDS 0x21D8
#define mmCP_MEQ_THRESHOLDS 0x21D9
#define mmCP_ROQ_AVAIL 0x21DA
#define mmCP_STQ_AVAIL 0x21DB
#define mmCP_ROQ2_AVAIL 0x21DC
#define mmCP_MEQ_AVAIL 0x21DD
#define mmCP_CMD_INDEX 0x21DE
#define mmCP_CMD_DATA 0x21DF
#define mmCP_ROQ_RB_STAT 0x21E0
#define mmCP_ROQ_IB1_STAT 0x21E1
#define mmCP_ROQ_IB2_STAT 0x21E2
#define mmCP_STQ_STAT 0x21E3
#define mmCP_STQ_WR_STAT 0x21E4
#define mmCP_MEQ_STAT 0x21E5
#define mmCP_CEQ1_AVAIL 0x21E6
#define mmCP_CEQ2_AVAIL 0x21E7
#define mmCP_CE_ROQ_RB_STAT 0x21E8
#define mmCP_CE_ROQ_IB1_STAT 0x21E9
#define mmCP_CE_ROQ_IB2_STAT 0x21EA
#define mmCP_INT_STAT_DEBUG 0x21F7
#define mmCP_DEBUG_CNTL 0x21F8
#define mmCP_DEBUG_DATA 0x21F9
#define mmCP_PRIV_VIOLATION_ADDR 0x21FA
#define mmCP_DFY_CNTL 0x3020
#define mmCP_DFY_STAT 0x3021
#define mmCP_DFY_ADDR_HI 0x3022
#define mmCP_DFY_ADDR_LO 0x3023
#define mmCP_DFY_DATA_0 0x3024
#define mmCP_DFY_DATA_1 0x3025
#define mmCP_DFY_DATA_2 0x3026
#define mmCP_DFY_DATA_3 0x3027
#define mmCP_DFY_DATA_4 0x3028
#define mmCP_DFY_DATA_5 0x3029
#define mmCP_DFY_DATA_6 0x302A
#define mmCP_DFY_DATA_7 0x302B
#define mmCP_DFY_DATA_8 0x302C
#define mmCP_DFY_DATA_9 0x302D
#define mmCP_DFY_DATA_10 0x302E
#define mmCP_DFY_DATA_11 0x302F
#define mmCP_DFY_DATA_12 0x3030
#define mmCP_DFY_DATA_13 0x3031
#define mmCP_DFY_DATA_14 0x3032
#define mmCP_DFY_DATA_15 0x3033
#define mmCP_DFY_CMD 0x3034
#define mmCP_EOPQ_WAIT_TIME 0x3035
#define mmCP_CPC_MGCG_SYNC_CNTL 0x3036
#define mmCPC_INT_INFO 0x3037
#define mmCPC_INT_ADDR 0x3039
#define mmCPC_INT_PASID 0x303A
#define mmCP_GFX_ERROR 0x303B
#define mmCPG_UTCL1_CNTL 0x303C
#define mmCPC_UTCL1_CNTL 0x303D
#define mmCPF_UTCL1_CNTL 0x303E
#define mmCP_AQL_SMM_STATUS 0x303F
#define mmCP_RB0_BASE 0x3040
#define mmCP_RB0_BASE_HI 0x30B1
#define mmCP_RB_BASE 0x3040
#define mmCP_RB1_BASE 0x3060
#define mmCP_RB1_BASE_HI 0x30B2
#define mmCP_RB2_BASE 0x3065
#define mmCP_RB0_CNTL 0x3041
#define mmCP_RB_CNTL 0x3041
#define mmCP_RB1_CNTL 0x3061
#define mmCP_RB2_CNTL 0x3066
#define mmCP_RB_RPTR_WR 0x3042
#define mmCP_RB0_RPTR_ADDR 0x3043
#define mmCP_RB_RPTR_ADDR 0x3043
#define mmCP_RB1_RPTR_ADDR 0x3062
#define mmCP_RB2_RPTR_ADDR 0x3067
#define mmCP_RB0_RPTR_ADDR_HI 0x3044
#define mmCP_RB_RPTR_ADDR_HI 0x3044
#define mmCP_RB1_RPTR_ADDR_HI 0x3063
#define mmCP_RB2_RPTR_ADDR_HI 0x3068
#define mmCP_RB0_ACTIVE 0x3069
#define mmCP_RB_ACTIVE 0x3069
#define mmCP_RB0_BUFSZ_MASK 0x3045
#define mmCP_RB_BUFSZ_MASK 0x3045
#define mmCP_RB_WPTR_POLL_ADDR_LO 0x3046
#define mmCP_RB_WPTR_POLL_ADDR_HI 0x3047
#define mmGC_PRIV_MODE 0x3048
#define mmCP_INT_CNTL 0x3049
#define mmCP_INT_CNTL_RING0 0x306A
#define mmCP_INT_CNTL_RING1 0x306B
#define mmCP_INT_CNTL_RING2 0x306C
#define mmCP_INT_STATUS 0x304A
#define mmCP_INT_STATUS_RING0 0x306D
#define mmCP_INT_STATUS_RING1 0x306E
#define mmCP_INT_STATUS_RING2 0x306F
#define mmCP_DEVICE_ID 0x304B
#define mmCP_RING_PRIORITY_CNTS 0x304C
#define mmCP_ME0_PIPE_PRIORITY_CNTS 0x304C
#define mmCP_RING0_PRIORITY 0x304D
#define mmCP_ME0_PIPE0_PRIORITY 0x304D
#define mmCP_RING1_PRIORITY 0x304E
#define mmCP_ME0_PIPE1_PRIORITY 0x304E
#define mmCP_RING2_PRIORITY 0x304F
#define mmCP_ME0_PIPE2_PRIORITY 0x304F
#define mmCP_FATAL_ERROR 0x3050
#define mmCP_RB_VMID 0x3051
#define mmCP_ME0_PIPE0_VMID 0x3052
#define mmCP_ME0_PIPE1_VMID 0x3053
#define mmCP_RB0_WPTR 0x3054
#define mmCP_RB_WPTR 0x3054
#define mmCP_RB0_WPTR_HI 0x3055
#define mmCP_RB_WPTR_HI 0x3055
#define mmCP_RB1_WPTR 0x3056
#define mmCP_RB1_WPTR_HI 0x3057
#define mmCP_RB2_WPTR 0x3058
#define mmCP_RB_DOORBELL_CONTROL 0x3059
#define mmCP_RB_DOORBELL_RANGE_LOWER 0x305A
#define mmCP_RB_DOORBELL_RANGE_UPPER 0x305B
#define mmCP_MEC_DOORBELL_RANGE_LOWER 0x305C
#define mmCP_MEC_DOORBELL_RANGE_UPPER 0x305D
#define mmCPG_UTCL1_ERROR 0x305E
#define mmCPC_UTCL1_ERROR 0x305F
#define mmCP_IB1_PRIV_BASE_LO 0x3070
#define mmCP_IB1_PRIV_BASE_HI 0x3071
#define mmCP_IB1_PRIV_BUFSZ 0x3072
#define mmCP_ME_F32_INTERRUPT 0x3073
#define mmCP_PFP_F32_INTERRUPT 0x3074
#define mmCP_CE_F32_INTERRUPT 0x3075
#define mmCP_MEC1_F32_INTERRUPT 0x3076
#define mmCP_MEC2_F32_INTERRUPT 0x3077
#define mmCP_MEC1_F32_INT_DIS 0x30BD
#define mmCP_MEC2_F32_INT_DIS 0x30BE
#define mmCP_VIRT_STATUS 0x3038
#define mmCP_PWR_CNTL 0x3078
#define mmCP_MEM_SLP_CNTL 0x3079
#define mmCP_ECC_FIRSTOCCURRENCE 0x307A
#define mmCP_ECC_FIRSTOCCURRENCE_RING0 0x307B
#define mmCP_ECC_FIRSTOCCURRENCE_RING1 0x307C
#define mmCP_ECC_FIRSTOCCURRENCE_RING2 0x307D
#define mmCP_DEBUG 0x307F
#define mmCP_CPF_DEBUG 0x3080
#define mmCP_CPC_DEBUG 0x3081
#define mmCP_PQ_WPTR_POLL_CNTL 0x3083
#define mmCP_PQ_WPTR_POLL_CNTL1 0x3084
#define mmCPC_INT_CNTL 0x30B4
#define mmCP_ME1_PIPE0_INT_CNTL 0x3085
#define mmCP_ME1_PIPE1_INT_CNTL 0x3086
#define mmCP_ME1_PIPE2_INT_CNTL 0x3087
#define mmCP_ME1_PIPE3_INT_CNTL 0x3088
#define mmCP_ME2_PIPE0_INT_CNTL 0x3089
#define mmCP_ME2_PIPE1_INT_CNTL 0x308A
#define mmCP_ME2_PIPE2_INT_CNTL 0x308B
#define mmCP_ME2_PIPE3_INT_CNTL 0x308C
#define mmCPC_INT_STATUS 0x30B5
#define mmCP_ME1_PIPE0_INT_STATUS 0x308D
#define mmCP_ME1_PIPE1_INT_STATUS 0x308E
#define mmCP_ME1_PIPE2_INT_STATUS 0x308F
#define mmCP_ME1_PIPE3_INT_STATUS 0x3090
#define mmCP_ME2_PIPE0_INT_STATUS 0x3091
#define mmCP_ME2_PIPE1_INT_STATUS 0x3092
#define mmCP_ME2_PIPE2_INT_STATUS 0x3093
#define mmCP_ME2_PIPE3_INT_STATUS 0x3094
#define mmCP_ME1_INT_STAT_DEBUG 0x3095
#define mmCP_ME2_INT_STAT_DEBUG 0x3096
#define mmCP_ME1_PIPE_PRIORITY_CNTS 0x3099
#define mmCP_ME1_PIPE0_PRIORITY 0x309A
#define mmCP_ME1_PIPE1_PRIORITY 0x309B
#define mmCP_ME1_PIPE2_PRIORITY 0x309C
#define mmCP_ME1_PIPE3_PRIORITY 0x309D
#define mmCP_ME2_PIPE_PRIORITY_CNTS 0x309E
#define mmCP_ME2_PIPE0_PRIORITY 0x309F
#define mmCP_ME2_PIPE1_PRIORITY 0x30A0
#define mmCP_ME2_PIPE2_PRIORITY 0x30A1
#define mmCP_ME2_PIPE3_PRIORITY 0x30A2
#define mmCP_CE_PRGRM_CNTR_START 0x30A3
#define mmCP_PFP_PRGRM_CNTR_START 0x30A4
#define mmCP_ME_PRGRM_CNTR_START 0x30A5
#define mmCP_MEC1_PRGRM_CNTR_START 0x30A6
#define mmCP_MEC2_PRGRM_CNTR_START 0x30A7
#define mmCP_CE_INTR_ROUTINE_START 0x30A8
#define mmCP_PFP_INTR_ROUTINE_START 0x30A9
#define mmCP_ME_INTR_ROUTINE_START 0x30AA
#define mmCP_MEC1_INTR_ROUTINE_START 0x30AB
#define mmCP_MEC2_INTR_ROUTINE_START 0x30AC
#define mmCP_CONTEXT_CNTL 0x30AD
#define mmCP_MAX_CONTEXT 0x30AE
#define mmCP_IQ_WAIT_TIME1 0x30AF
#define mmCP_IQ_WAIT_TIME2 0x30B0
#define mmCP_VMID_RESET 0x30B3
#define mmCP_VMID_PREEMPT 0x30B6
#define mmCP_VMID_STATUS 0x30BF
#define mmCPC_INT_CNTX_ID 0x30B7
#define mmCP_PQ_STATUS 0x30B8
#define mmCP_CPC_IC_BASE_LO 0x30B9
#define mmCP_CPC_IC_BASE_HI 0x30BA
#define mmCP_CPC_IC_BASE_CNTL 0x30BB
#define mmCP_CPC_IC_OP_CNTL 0x30BC
#define mmCP_RB_DOORBELL_CONTROL_SCH_0 0x3180
#define mmCP_RB_DOORBELL_CONTROL_SCH_1 0x3181
#define mmCP_RB_DOORBELL_CONTROL_SCH_2 0x3182
#define mmCP_RB_DOORBELL_CONTROL_SCH_3 0x3183
#define mmCP_RB_DOORBELL_CONTROL_SCH_4 0x3184
#define mmCP_RB_DOORBELL_CONTROL_SCH_5 0x3185
#define mmCP_RB_DOORBELL_CONTROL_SCH_6 0x3186
#define mmCP_RB_DOORBELL_CONTROL_SCH_7 0x3187
#define mmCP_RB_DOORBELL_CLEAR 0x3188
#define mmCP_GFX_MQD_CONTROL 0x31A0
#define mmCP_GFX_MQD_BASE_ADDR 0x31A1
#define mmCP_GFX_MQD_BASE_ADDR_HI 0x31A2
#define mmCP_RB_STATUS 0x31A3
#define mmCPG_UTCL1_STATUS 0x31B4
#define mmCPC_UTCL1_STATUS 0x31B5
#define mmCPF_UTCL1_STATUS 0x31B6
#define mmCP_SD_CNTL 0x31B7
#define mmCP_TMZ_CNTL 0x31B8
#define mmCP_SOFT_RESET_CNTL 0x31B9
#define mmCP_CPC_GFX_CNTL 0x31BA
#define mmCP_SECURE_TMZ 0x31BB
#define mmCP_GFX_SECURE_REQ0 0x31BC
#define mmCP_HQD_SECURE_REQ0 0x3200
#define mmCP_HQD_GFX_CONTROL 0x323E
#define mmCP_HQD_GFX_STATUS 0x323F
#define mmCP_HPD_ROQ_OFFSETS 0x3240
#define mmCP_HPD_STATUS0 0x3241
#define mmCP_HPD_UTCL1_CNTL 0x3242
#define mmCP_HPD_UTCL1_ERROR 0x3243
#define mmCP_HPD_UTCL1_ERROR_ADDR 0x3244
#define mmCP_MQD_BASE_ADDR 0x3245
#define mmCP_MQD_BASE_ADDR_HI 0x3246
#define mmCP_HQD_ACTIVE 0x3247
#define mmCP_HQD_VMID 0x3248
#define mmCP_HQD_PERSISTENT_STATE 0x3249
#define mmCP_HQD_PIPE_PRIORITY 0x324A
#define mmCP_HQD_QUEUE_PRIORITY 0x324B
#define mmCP_HQD_QUANTUM 0x324C
#define mmCP_HQD_PQ_BASE 0x324D
#define mmCP_HQD_PQ_BASE_HI 0x324E
#define mmCP_HQD_PQ_RPTR 0x324F
#define mmCP_HQD_PQ_RPTR_REPORT_ADDR 0x3250
#define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI 0x3251
#define mmCP_HQD_PQ_WPTR_POLL_ADDR 0x3252
#define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x3253
#define mmCP_HQD_PQ_DOORBELL_CONTROL 0x3254
#define mmCP_HQD_PQ_CONTROL 0x3256
#define mmCP_HQD_IB_BASE_ADDR 0x3257
#define mmCP_HQD_IB_BASE_ADDR_HI 0x3258
#define mmCP_HQD_IB_RPTR 0x3259
#define mmCP_HQD_IB_CONTROL 0x325A
#define mmCP_HQD_IQ_TIMER 0x325B
#define mmCP_HQD_IQ_RPTR 0x325C
#define mmCP_HQD_DEQUEUE_REQUEST 0x325D
#define mmCP_HQD_DMA_OFFLOAD 0x325E
#define mmCP_HQD_OFFLOAD 0x325E
#define mmCP_HQD_SEMA_CMD 0x325F
#define mmCP_HQD_MSG_TYPE 0x3260
#define mmCP_HQD_ATOMIC0_PREOP_LO 0x3261
#define mmCP_HQD_ATOMIC0_PREOP_HI 0x3262
#define mmCP_HQD_ATOMIC1_PREOP_LO 0x3263
#define mmCP_HQD_ATOMIC1_PREOP_HI 0x3264
#define mmCP_HQD_HQ_SCHEDULER0 0x3265
#define mmCP_HQD_HQ_STATUS0 0x3265
#define mmCP_HQD_HQ_SCHEDULER1 0x3266
#define mmCP_HQD_HQ_CONTROL0 0x3266
#define mmCP_MQD_CONTROL 0x3267
#define mmCP_HQD_HQ_STATUS1 0x3268
#define mmCP_HQD_HQ_CONTROL1 0x3269
#define mmCP_HQD_EOP_BASE_ADDR 0x326A
#define mmCP_HQD_EOP_BASE_ADDR_HI 0x326B
#define mmCP_HQD_EOP_CONTROL 0x326C
#define mmCP_HQD_EOP_RPTR 0x326D
#define mmCP_HQD_EOP_WPTR 0x326E
#define mmCP_HQD_EOP_EVENTS 0x326F
#define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO 0x3270
#define mmCP_HQD_CTX_SAVE_BASE_ADDR_HI 0x3271
#define mmCP_HQD_CTX_SAVE_CONTROL 0x3272
#define mmCP_HQD_CNTL_STACK_OFFSET 0x3273
#define mmCP_HQD_CNTL_STACK_SIZE 0x3274
#define mmCP_HQD_WG_STATE_OFFSET 0x3275
#define mmCP_HQD_CTX_SAVE_SIZE 0x3276
#define mmCP_HQD_GDS_RESOURCE_STATE 0x3277
#define mmCP_HQD_ERROR 0x3278
#define mmCP_HQD_EOP_WPTR_MEM 0x3279
#define mmCP_HQD_AQL_CONTROL 0x327A
#define mmCP_HQD_PQ_WPTR_LO 0x327B
#define mmCP_HQD_PQ_WPTR_HI 0x327C
#define mmCOHER_DEST_BASE_0 0xA092
#define mmCOHER_DEST_BASE_1 0xA093
#define mmCOHER_DEST_BASE_2 0xA07E
#define mmCOHER_DEST_BASE_3 0xA07F
#define mmCOHER_DEST_BASE_HI_0 0xA07A
#define mmCOHER_DEST_BASE_HI_1 0xA07B
#define mmCOHER_DEST_BASE_HI_2 0xA07C
#define mmCOHER_DEST_BASE_HI_3 0xA07D
#define mmCP_PERFMON_CNTX_CNTL 0xA0D8
#define mmCP_RINGID 0xA0D9
#define mmCP_PIPEID 0xA0D9
#define mmCP_VMID 0xA0DA
#define mmCP_EOP_DONE_EVENT_CNTL 0xC0D5
#define mmCP_EOP_DONE_DATA_CNTL 0xC0D6
#define mmCP_EOP_DONE_CNTX_ID 0xC0D7
#define mmCP_EOP_DONE_ADDR_LO 0xC000
#define mmCP_EOP_DONE_ADDR_HI 0xC001
#define mmCP_EOP_DONE_DATA_LO 0xC002
#define mmCP_EOP_DONE_DATA_HI 0xC003
#define mmCP_EOP_LAST_FENCE_LO 0xC004
#define mmCP_EOP_LAST_FENCE_HI 0xC005
#define mmCP_STREAM_OUT_ADDR_LO 0xC006
#define mmCP_STREAM_OUT_ADDR_HI 0xC007
#define mmCP_NUM_PRIM_WRITTEN_COUNT0_LO 0xC008
#define mmCP_NUM_PRIM_WRITTEN_COUNT0_HI 0xC009
#define mmCP_NUM_PRIM_NEEDED_COUNT0_LO 0xC00A
#define mmCP_NUM_PRIM_NEEDED_COUNT0_HI 0xC00B
#define mmCP_NUM_PRIM_WRITTEN_COUNT1_LO 0xC00C
#define mmCP_NUM_PRIM_WRITTEN_COUNT1_HI 0xC00D
#define mmCP_NUM_PRIM_NEEDED_COUNT1_LO 0xC00E
#define mmCP_NUM_PRIM_NEEDED_COUNT1_HI 0xC00F
#define mmCP_NUM_PRIM_WRITTEN_COUNT2_LO 0xC010
#define mmCP_NUM_PRIM_WRITTEN_COUNT2_HI 0xC011
#define mmCP_NUM_PRIM_NEEDED_COUNT2_LO 0xC012
#define mmCP_NUM_PRIM_NEEDED_COUNT2_HI 0xC013
#define mmCP_NUM_PRIM_WRITTEN_COUNT3_LO 0xC014
#define mmCP_NUM_PRIM_WRITTEN_COUNT3_HI 0xC015
#define mmCP_NUM_PRIM_NEEDED_COUNT3_LO 0xC016
#define mmCP_NUM_PRIM_NEEDED_COUNT3_HI 0xC017
#define mmCP_PIPE_STATS_ADDR_LO 0xC018
#define mmCP_PIPE_STATS_ADDR_HI 0xC019
#define mmCP_VGT_IAVERT_COUNT_LO 0xC01A
#define mmCP_VGT_IAVERT_COUNT_HI 0xC01B
#define mmCP_VGT_IAPRIM_COUNT_LO 0xC01C
#define mmCP_VGT_IAPRIM_COUNT_HI 0xC01D
#define mmCP_VGT_GSPRIM_COUNT_LO 0xC01E
#define mmCP_VGT_GSPRIM_COUNT_HI 0xC01F
#define mmCP_VGT_VSINVOC_COUNT_LO 0xC020
#define mmCP_VGT_VSINVOC_COUNT_HI 0xC021
#define mmCP_VGT_GSINVOC_COUNT_LO 0xC022
#define mmCP_VGT_GSINVOC_COUNT_HI 0xC023
#define mmCP_VGT_HSINVOC_COUNT_LO 0xC024
#define mmCP_VGT_HSINVOC_COUNT_HI 0xC025
#define mmCP_VGT_DSINVOC_COUNT_LO 0xC026
#define mmCP_VGT_DSINVOC_COUNT_HI 0xC027
#define mmCP_PA_CINVOC_COUNT_LO 0xC028
#define mmCP_PA_CINVOC_COUNT_HI 0xC029
#define mmCP_PA_CPRIM_COUNT_LO 0xC02A
#define mmCP_PA_CPRIM_COUNT_HI 0xC02B
#define mmCP_SC_PSINVOC_COUNT0_LO 0xC02C
#define mmCP_SC_PSINVOC_COUNT0_HI 0xC02D
#define mmCP_SC_PSINVOC_COUNT1_LO 0xC02E
#define mmCP_SC_PSINVOC_COUNT1_HI 0xC02F
#define mmCP_VGT_CSINVOC_COUNT_LO 0xC030
#define mmCP_VGT_CSINVOC_COUNT_HI 0xC031
#define mmCP_PIPE_STATS_CONTROL 0xC03D
#define mmCP_STREAM_OUT_CONTROL 0xC03E
#define mmCP_STRMOUT_CNTL 0xC03F
#define mmSCRATCH_REG0 0xC040
#define mmGUI_SCRATCH_REG0 0xC040
#define mmSCRATCH_REG1 0xC041
#define mmGUI_SCRATCH_REG1 0xC041
#define mmSCRATCH_REG2 0xC042
#define mmGUI_SCRATCH_REG2 0xC042
#define mmSCRATCH_REG3 0xC043
#define mmGUI_SCRATCH_REG3 0xC043
#define mmSCRATCH_REG4 0xC044
#define mmGUI_SCRATCH_REG4 0xC044
#define mmSCRATCH_REG5 0xC045
#define mmGUI_SCRATCH_REG5 0xC045
#define mmSCRATCH_REG6 0xC046
#define mmGUI_SCRATCH_REG6 0xC046
#define mmSCRATCH_REG7 0xC047
#define mmGUI_SCRATCH_REG7 0xC047
#define mmCP_APPEND_DATA_HI 0xC04C
#define mmCP_APPEND_LAST_CS_FENCE_HI 0xC04D
#define mmCP_APPEND_LAST_PS_FENCE_HI 0xC04E
#define mmSCRATCH_UMSK 0xC050
#define mmSCRATCH_ADDR 0xC051
#define mmCP_PFP_ATOMIC_PREOP_LO 0xC052
#define mmCP_PFP_ATOMIC_PREOP_HI 0xC053
#define mmCP_PFP_GDS_ATOMIC0_PREOP_LO 0xC054
#define mmCP_PFP_GDS_ATOMIC0_PREOP_HI 0xC055
#define mmCP_PFP_GDS_ATOMIC1_PREOP_LO 0xC056
#define mmCP_PFP_GDS_ATOMIC1_PREOP_HI 0xC057
#define mmCP_APPEND_ADDR_LO 0xC058
#define mmCP_APPEND_ADDR_HI 0xC059
#define mmCP_APPEND_DATA_LO 0xC05A
#define mmCP_APPEND_LAST_CS_FENCE_LO 0xC05B
#define mmCP_APPEND_LAST_PS_FENCE_LO 0xC05C
#define mmCP_ATOMIC_PREOP_LO 0xC05D
#define mmCP_ME_ATOMIC_PREOP_LO 0xC05D
#define mmCP_ATOMIC_PREOP_HI 0xC05E
#define mmCP_ME_ATOMIC_PREOP_HI 0xC05E
#define mmCP_GDS_ATOMIC0_PREOP_LO 0xC05F
#define mmCP_ME_GDS_ATOMIC0_PREOP_LO 0xC05F
#define mmCP_GDS_ATOMIC0_PREOP_HI 0xC060
#define mmCP_ME_GDS_ATOMIC0_PREOP_HI 0xC060
#define mmCP_GDS_ATOMIC1_PREOP_LO 0xC061
#define mmCP_ME_GDS_ATOMIC1_PREOP_LO 0xC061
#define mmCP_GDS_ATOMIC1_PREOP_HI 0xC062
#define mmCP_ME_GDS_ATOMIC1_PREOP_HI 0xC062
#define mmCP_ME_MC_WADDR_LO 0xC069
#define mmCP_ME_MC_WADDR_HI 0xC06A
#define mmCP_ME_MC_WDATA_LO 0xC06B
#define mmCP_ME_MC_WDATA_HI 0xC06C
#define mmCP_ME_MC_RADDR_LO 0xC06D
#define mmCP_ME_MC_RADDR_HI 0xC06E
#define mmCP_SEM_WAIT_TIMER 0xC06F
#define mmCP_SIG_SEM_ADDR_LO 0xC070
#define mmCP_SIG_SEM_ADDR_HI 0xC071
#define mmCP_WAIT_SEM_ADDR_LO 0xC075
#define mmCP_WAIT_SEM_ADDR_HI 0xC076
#define mmCP_WAIT_REG_MEM_TIMEOUT 0xC074
#define mmCP_COHER_START_DELAY 0xC07B
#define mmCP_COHER_CNTL 0xC07C
#define mmCP_COHER_SIZE 0xC07D
#define mmCP_COHER_SIZE_HI 0xC08C
#define mmCP_COHER_BASE 0xC07E
#define mmCP_COHER_BASE_HI 0xC079
#define mmCP_COHER_STATUS 0xC07F
#define mmCP_DMA_PIO_SRC_ADDR 0xC064
#define mmCP_DMA_PIO_SRC_ADDR_HI 0xC065
#define mmCP_DMA_PIO_DST_ADDR 0xC066
#define mmCP_DMA_PIO_DST_ADDR_HI 0xC067
#define mmCP_DMA_PIO_CONTROL 0xC063
#define mmCP_DMA_PIO_COMMAND 0xC0E8
#define mmCP_DMA_ME_SRC_ADDR 0xC080
#define mmCP_DMA_ME_SRC_ADDR_HI 0xC081
#define mmCP_DMA_ME_DST_ADDR 0xC082
#define mmCP_DMA_ME_DST_ADDR_HI 0xC083
#define mmCP_DMA_ME_CONTROL 0xC078
#define mmCP_DMA_ME_COMMAND 0xC084
#define mmCP_DMA_PFP_SRC_ADDR 0xC085
#define mmCP_DMA_PFP_SRC_ADDR_HI 0xC086
#define mmCP_DMA_PFP_DST_ADDR 0xC087
#define mmCP_DMA_PFP_DST_ADDR_HI 0xC088
#define mmCP_DMA_PFP_CONTROL 0xC077
#define mmCP_DMA_PFP_COMMAND 0xC089
#define mmCP_DMA_CNTL 0xC08A
#define mmCP_DMA_READ_TAGS 0xC08B
#define mmCP_PFP_IB_CONTROL 0xC08D
#define mmCP_PFP_LOAD_CONTROL 0xC08E
#define mmCP_SCRATCH_INDEX 0xC08F
#define mmCP_SCRATCH_DATA 0xC090
#define mmCP_RB_OFFSET 0xC091
#define mmCP_IB1_OFFSET 0xC092
#define mmCP_IB2_OFFSET 0xC093
#define mmCP_IB1_PREAMBLE_BEGIN 0xC094
#define mmCP_IB1_PREAMBLE_END 0xC095
#define mmCP_IB2_PREAMBLE_BEGIN 0xC096
#define mmCP_IB2_PREAMBLE_END 0xC097
#define mmCP_CE_IB1_OFFSET 0xC098
#define mmCP_CE_IB2_OFFSET 0xC099
#define mmCP_CE_COUNTER 0xC09A
#define mmCP_CE_RB_OFFSET 0xC09B
#define mmCP_PFP_COMPLETION_STATUS 0xC0EC
#define mmCP_CE_COMPLETION_STATUS 0xC0ED
#define mmCP_PRED_NOT_VISIBLE 0xC0EE
#define mmCP_PFP_METADATA_BASE_ADDR 0xC0F0
#define mmCP_PFP_METADATA_BASE_ADDR_HI 0xC0F1
#define mmCP_CE_METADATA_BASE_ADDR 0xC0F2
#define mmCP_CE_METADATA_BASE_ADDR_HI 0xC0F3
#define mmCP_DRAW_INDX_INDR_ADDR 0xC0F4
#define mmCP_DRAW_INDX_INDR_ADDR_HI 0xC0F5
#define mmCP_DISPATCH_INDR_ADDR 0xC0F6
#define mmCP_DISPATCH_INDR_ADDR_HI 0xC0F7
#define mmCP_INDEX_BASE_ADDR 0xC0F8
#define mmCP_INDEX_BASE_ADDR_HI 0xC0F9
#define mmCP_INDEX_TYPE 0xC0FA
#define mmCP_GDS_BKUP_ADDR 0xC0FB
#define mmCP_GDS_BKUP_ADDR_HI 0xC0FC
#define mmCP_SAMPLE_STATUS 0xC0FD
#define mmCP_ME_COHER_CNTL 0xC0FE
#define mmCP_ME_COHER_SIZE 0xC0FF
#define mmCP_ME_COHER_SIZE_HI 0xC100
#define mmCP_ME_COHER_BASE 0xC101
#define mmCP_ME_COHER_BASE_HI 0xC102
#define mmCP_ME_COHER_STATUS 0xC103
#define mmCP_CE_INIT_CMD_BUFSZ 0xC0BD
#define mmCP_CE_IB1_CMD_BUFSZ 0xC0BE
#define mmCP_CE_IB2_CMD_BUFSZ 0xC0BF
#define mmCP_IB1_CMD_BUFSZ 0xC0C0
#define mmCP_IB2_CMD_BUFSZ 0xC0C1
#define mmCP_ST_CMD_BUFSZ 0xC0C2
#define mmCP_CE_INIT_BASE_LO 0xC0C3
#define mmCP_CE_INIT_BASE_HI 0xC0C4
#define mmCP_CE_INIT_BUFSZ 0xC0C5
#define mmCP_CE_IB1_BASE_LO 0xC0C6
#define mmCP_CE_IB1_BASE_HI 0xC0C7
#define mmCP_CE_IB1_BUFSZ 0xC0C8
#define mmCP_CE_IB2_BASE_LO 0xC0C9
#define mmCP_CE_IB2_BASE_HI 0xC0CA
#define mmCP_CE_IB2_BUFSZ 0xC0CB
#define mmCP_IB1_BASE_LO 0xC0CC
#define mmCP_IB1_BASE_HI 0xC0CD
#define mmCP_IB1_BUFSZ 0xC0CE
#define mmCP_IB2_BASE_LO 0xC0CF
#define mmCP_IB2_BASE_HI 0xC0D0
#define mmCP_IB2_BUFSZ 0xC0D1
#define mmCP_ST_BASE_LO 0xC0D2
#define mmCP_ST_BASE_HI 0xC0D3
#define mmCP_ST_BUFSZ 0xC0D4
#define mmCPG_PERFCOUNTER1_LO 0xD000
#define mmCPG_PERFCOUNTER1_HI 0xD001
#define mmCPG_PERFCOUNTER0_LO 0xD002
#define mmCPG_PERFCOUNTER0_HI 0xD003
#define mmCPC_PERFCOUNTER1_LO 0xD004
#define mmCPC_PERFCOUNTER1_HI 0xD005
#define mmCPC_PERFCOUNTER0_LO 0xD006
#define mmCPC_PERFCOUNTER0_HI 0xD007
#define mmCPF_PERFCOUNTER1_LO 0xD008
#define mmCPF_PERFCOUNTER1_HI 0xD009
#define mmCPF_PERFCOUNTER0_LO 0xD00A
#define mmCPF_PERFCOUNTER0_HI 0xD00B
#define mmCPF_LATENCY_STATS_DATA 0xD00C
#define mmCPG_LATENCY_STATS_DATA 0xD00D
#define mmCPC_LATENCY_STATS_DATA 0xD00E
#define mmCPG_PERFCOUNTER1_SELECT 0xD800
#define mmCPG_PERFCOUNTER0_SELECT1 0xD801
#define mmCPG_PERFCOUNTER0_SELECT 0xD802
#define mmCPC_PERFCOUNTER1_SELECT 0xD803
#define mmCPC_PERFCOUNTER0_SELECT1 0xD804
#define mmCPC_PERFCOUNTER0_SELECT 0xD809
#define mmCPF_PERFCOUNTER1_SELECT 0xD805
#define mmCPF_PERFCOUNTER0_SELECT1 0xD806
#define mmCPF_PERFCOUNTER0_SELECT 0xD807
#define mmCPF_TC_PERF_COUNTER_WINDOW_SELECT 0xD80A
#define mmCPG_TC_PERF_COUNTER_WINDOW_SELECT 0xD80B
#define mmCPF_LATENCY_STATS_SELECT 0xD80C
#define mmCPG_LATENCY_STATS_SELECT 0xD80D
#define mmCPC_LATENCY_STATS_SELECT 0xD80E
#define mmCP_DRAW_OBJECT 0xD810
#define mmCP_DRAW_OBJECT_COUNTER 0xD811
#define mmCP_DRAW_WINDOW_MASK_HI 0xD812
#define mmCP_DRAW_WINDOW_HI 0xD813
#define mmCP_DRAW_WINDOW_LO 0xD814
#define mmCP_DRAW_WINDOW_CNTL 0xD815
#define mmCP_PERFMON_CNTL 0xD808
#define mmCGTT_CPC_CLK_CTRL 0xF0B2
#define mmCGTT_CPF_CLK_CTRL 0xF0B1
#define mmCGTT_CP_CLK_CTRL 0xF0B0
#define mmCP_HYP_PFP_UCODE_ADDR 0xF814
#define mmCP_PFP_UCODE_ADDR 0xF814
#define mmCP_HYP_PFP_UCODE_DATA 0xF815
#define mmCP_PFP_UCODE_DATA 0xF815
#define mmCP_HYP_ME_UCODE_ADDR 0xF816
#define mmCP_ME_RAM_RADDR 0xF816
#define mmCP_ME_RAM_WADDR 0xF816
#define mmCP_HYP_ME_UCODE_DATA 0xF817
#define mmCP_ME_RAM_DATA 0xF817
#define mmCP_HYP_CE_UCODE_ADDR 0xF818
#define mmCP_CE_UCODE_ADDR 0xF818
#define mmCP_HYP_CE_UCODE_DATA 0xF819
#define mmCP_CE_UCODE_DATA 0xF819
#define mmCP_HYP_MEC1_UCODE_ADDR 0xF81A
#define mmCP_MEC_ME1_UCODE_ADDR 0xF81A
#define mmCP_HYP_MEC1_UCODE_DATA 0xF81B
#define mmCP_MEC_ME1_UCODE_DATA 0xF81B
#define mmCP_HYP_MEC2_UCODE_ADDR 0xF81C
#define mmCP_MEC_ME2_UCODE_ADDR 0xF81C
#define mmCP_HYP_MEC2_UCODE_DATA 0xF81D
#define mmCP_MEC_ME2_UCODE_DATA 0xF81D
#define mmCP_HYP_PFP_UCODE_CHKSUM 0xF81E
#define mmCP_HYP_CE_UCODE_CHKSUM 0xF81F
#define mmCP_HYP_ME_UCODE_CHKSUM 0xF820
#define mmCP_HYP_MEC_ME1_UCODE_CHKSUM 0xF821
#define mmCP_HYP_MEC_ME2_UCODE_CHKSUM 0xF822
#define mmCP_HYP_CONFIG_RANGE_BASE_1 0xF804
#define mmCP_HYP_CONFIG_RANGE_END_1 0xF805
#define mmCP_HYP_SHADER_RANGE_BASE 0xF806
#define mmCP_HYP_SHADER_RANGE_END 0xF807
#define mmCP_HYP_CONFIG_RANGE_BASE_2 0xF808
#define mmCP_HYP_CONFIG_RANGE_END_2 0xF809
#define mmCP_HYP_CONTEXT_RANGE_BASE 0xF80A
#define mmCP_HYP_CONTEXT_RANGE_END 0xF80B
#define mmCP_HYP_UCONFIG_RANGE_BASE 0xF80C
#define mmCP_HYP_UCONFIG_RANGE_END 0xF80D
#define mmCP_HYP_CPC_SECURE_REG0 0xF824
#define mmCP_HYP_CPC_SECURE_REG1 0xF825
#define mmCP_HYP_CPC_SECURE_REG2 0xF826
#define mmCP_HYP_CPC_SECURE_REG3 0xF827
#define mmCP_HYP_FIREWALL_MODIFIED_MASK 0xF830
#define mmCP_PSP_REG_PRIV_LEVEL_A 0xFC00
#define mmCP_PSP_REG_PRIV_LEVEL_B 0xFC01
#define mmCP_PSP_REG_PRIV_LEVEL_C 0xFC02
#define mmCP_PSP_REG_PRIV_LEVEL_D 0xFC03
#define mmCP_PSP_REG_PRIV_LEVEL_E 0xFC04
#define mmCP_PSP_REG_PRIV_LEVEL_F 0xFC05
#define mmCP_PSP_REG_PRIV_LEVEL_G 0xFC06
#define mmCP_PSP_REG_PRIV_LEVEL_H 0xFC07
#define mmCP_PSP_REG_PRIV_LEVEL_I 0xFC08
#define mmCP_PSP_REG_PRIV_LEVEL_J 0xFC09
#define mmCP_PSP_REG_PRIV_LEVEL_K 0xFC0A
#define mmCP_PSP_REG_PRIV_LEVEL_L 0xFC0B
#define mmCP_PSP_REG_PRIV_LEVEL_M 0xFC0C
#define mmCP_PSP_REG_PRIV_LEVEL_N 0xFC0D
#define mmCP_PSP_REG_PRIV_LEVEL_O 0xFC0E
#define mmCP_PSP_REG_PRIV_LEVEL_P 0xFC0F
#define mmCPG_PSP_DEBUG 0xFC10
#define mmCPC_PSP_DEBUG 0xFC11
#define mmCPF_PSP_DEBUG 0xFC12
#define mmCP_PSP_FIREWALL_MODIFIED_MASK 0xFC13


// Registers from SQ_UC block

#define mmSQ_SOPK 0x237F
#define mmSQ_VINTRP 0x237F
#define mmSQ_SCRATCH_0 0x237F
#define mmSQ_VOP3_0 0x237F
#define mmSQ_FLAT_0 0x237F
#define mmSQ_SMEM_0 0x237F
#define mmSQ_VOP3P_0 0x237F
#define mmSQ_EXP_0 0x237F
#define mmSQ_VOP3P_1 0x237F
#define mmSQ_SOP1 0x237F
#define mmSQ_DS_0 0x237F
#define mmSQ_VOP_DPP 0x237F
#define mmSQ_MUBUF_0 0x237F
#define mmSQ_VOP1 0x237F
#define mmSQ_GLBL_0 0x237F
#define mmSQ_VOP2 0x237F
#define mmSQ_GLBL_1 0x237F
#define mmSQ_MTBUF_0 0x237F
#define mmSQ_SOPP 0x237F
#define mmSQ_VOP_SDWA 0x237F
#define mmSQ_VOP3_0_SDST_ENC 0x237F
#define mmSQ_MIMG_0 0x237F
#define mmSQ_VOPC 0x237F
#define mmSQ_VOP_SDWA_SDST_ENC 0x237F
#define mmSQ_EXP_1 0x237F
#define mmSQ_SMEM_1 0x237F
#define mmSQ_MTBUF_1 0x237F
#define mmSQ_FLAT_1 0x237F
#define mmSQ_SOPC 0x237F
#define mmSQ_MIMG_1 0x237F
#define mmSQ_VOP3_1 0x237F
#define mmSQ_DS_1 0x237F
#define mmSQ_MUBUF_1 0x237F
#define mmSQ_SOP2 0x237F
#define mmSQ_INST 0x237F
#define mmSQ_SCRATCH_1 0x237F


// Registers from DIDT block

#define mmDIDT_IND_INDEX 0x3280
#define mmDIDT_IND_DATA 0x3281


// Registers from SX block

#define mmSX_DEBUG_BUSY 0x2414
#define mmSX_DEBUG_BUSY_2 0x2415
#define mmSX_DEBUG_BUSY_3 0x2416
#define mmSX_DEBUG_BUSY_4 0x2417
#define mmSX_DEBUG_BUSY_5 0x2418
#define mmSX_DEBUG_1 0x2419
#define mmSX_PS_DOWNCONVERT 0xA1D5
#define mmSX_BLEND_OPT_EPSILON 0xA1D6
#define mmSX_BLEND_OPT_CONTROL 0xA1D7
#define mmSX_MRT0_BLEND_OPT 0xA1D8
#define mmSX_MRT1_BLEND_OPT 0xA1D9
#define mmSX_MRT2_BLEND_OPT 0xA1DA
#define mmSX_MRT3_BLEND_OPT 0xA1DB
#define mmSX_MRT4_BLEND_OPT 0xA1DC
#define mmSX_MRT5_BLEND_OPT 0xA1DD
#define mmSX_MRT6_BLEND_OPT 0xA1DE
#define mmSX_MRT7_BLEND_OPT 0xA1DF
#define mmSX_PERFCOUNTER0_LO 0xD240
#define mmSX_PERFCOUNTER0_HI 0xD241
#define mmSX_PERFCOUNTER1_LO 0xD242
#define mmSX_PERFCOUNTER1_HI 0xD243
#define mmSX_PERFCOUNTER2_LO 0xD244
#define mmSX_PERFCOUNTER2_HI 0xD245
#define mmSX_PERFCOUNTER3_LO 0xD246
#define mmSX_PERFCOUNTER3_HI 0xD247
#define mmSX_PERFCOUNTER0_SELECT 0xDA40
#define mmSX_PERFCOUNTER1_SELECT 0xDA41
#define mmSX_PERFCOUNTER2_SELECT 0xDA42
#define mmSX_PERFCOUNTER3_SELECT 0xDA43
#define mmSX_PERFCOUNTER0_SELECT1 0xDA44
#define mmSX_PERFCOUNTER1_SELECT1 0xDA45
#define mmCGTT_SX_CLK_CTRL0 0xF094
#define mmCGTT_SX_CLK_CTRL1 0xF095
#define mmCGTT_SX_CLK_CTRL2 0xF096
#define mmCGTT_SX_CLK_CTRL3 0xF097
#define mmCGTT_SX_CLK_CTRL4 0xF098


// Registers from DB block

#define mmDB_DEBUG 0x260C
#define mmDB_DEBUG2 0x260D
#define mmDB_DEBUG3 0x260E
#define mmDB_DEBUG4 0x260F
#define mmDB_RMI_CACHE_POLICY 0x261E
#define mmDB_CREDIT_LIMIT 0x2614
#define mmDB_WATERMARKS 0x2615
#define mmDB_EXCEPTION_CONTROL 0x261A
#define mmDB_SUBTILE_CONTROL 0x2616
#define mmDB_FREE_CACHELINES 0x2617
#define mmDB_FIFO_DEPTH1 0x2618
#define mmDB_FIFO_DEPTH2 0x2619
#define mmDB_RING_CONTROL 0x261B
#define mmDB_MEM_ARB_WATERMARKS 0x261C
#define mmDB_DFSM_CONFIG 0x2630
#define mmDB_DFSM_WATERMARK 0x2631
#define mmDB_DFSM_TILES_IN_FLIGHT 0x2632
#define mmDB_DFSM_PRIMS_IN_FLIGHT 0x2633
#define mmDB_DFSM_WATCHDOG 0x2634
#define mmDB_DFSM_FLUSH_ENABLE 0x2635
#define mmDB_DFSM_FLUSH_AUX_EVENT 0x2636
#define mmDB_READ_DEBUG_0 0x2620
#define mmDB_READ_DEBUG_1 0x2621
#define mmDB_READ_DEBUG_2 0x2622
#define mmDB_READ_DEBUG_3 0x2623
#define mmDB_READ_DEBUG_4 0x2624
#define mmDB_READ_DEBUG_5 0x2625
#define mmDB_READ_DEBUG_6 0x2626
#define mmDB_READ_DEBUG_7 0x2627
#define mmDB_READ_DEBUG_8 0x2628
#define mmDB_READ_DEBUG_9 0x2629
#define mmDB_READ_DEBUG_A 0x262A
#define mmDB_READ_DEBUG_B 0x262B
#define mmDB_READ_DEBUG_C 0x262C
#define mmDB_READ_DEBUG_D 0x262D
#define mmDB_READ_DEBUG_E 0x262E
#define mmDB_READ_DEBUG_F 0x262F
#define mmDB_Z_READ_BASE 0xA010
#define mmDB_Z_READ_BASE_HI 0xA011
#define mmDB_STENCIL_READ_BASE 0xA012
#define mmDB_STENCIL_READ_BASE_HI 0xA013
#define mmDB_Z_WRITE_BASE 0xA014
#define mmDB_Z_WRITE_BASE_HI 0xA015
#define mmDB_STENCIL_WRITE_BASE 0xA016
#define mmDB_STENCIL_WRITE_BASE_HI 0xA017
#define mmDB_DFSM_CONTROL 0xA018
#define mmDB_Z_INFO 0xA00E
#define mmDB_Z_INFO2 0xA01A
#define mmDB_STENCIL_INFO 0xA00F
#define mmDB_STENCIL_INFO2 0xA01B
#define mmDB_DEPTH_SIZE 0xA007
#define mmDB_DEPTH_VIEW 0xA002
#define mmDB_RENDER_FILTER 0xA019
#define mmDB_RENDER_CONTROL 0xA000
#define mmDB_COUNT_CONTROL 0xA001
#define mmDB_RENDER_OVERRIDE 0xA003
#define mmDB_RENDER_OVERRIDE2 0xA004
#define mmDB_EQAA 0xA201
#define mmDB_SHADER_CONTROL 0xA203
#define mmDB_DEPTH_BOUNDS_MIN 0xA008
#define mmDB_DEPTH_BOUNDS_MAX 0xA009
#define mmDB_STENCIL_CLEAR 0xA00A
#define mmDB_DEPTH_CLEAR 0xA00B
#define mmDB_HTILE_DATA_BASE 0xA005
#define mmDB_HTILE_DATA_BASE_HI 0xA006
#define mmDB_HTILE_SURFACE 0xA2AF
#define mmDB_PRELOAD_CONTROL 0xA2B2
#define mmDB_STENCILREFMASK 0xA10C
#define mmDB_STENCILREFMASK_BF 0xA10D
#define mmDB_SRESULTS_COMPARE_STATE0 0xA2B0
#define mmDB_SRESULTS_COMPARE_STATE1 0xA2B1
#define mmDB_DEPTH_CONTROL 0xA200
#define mmDB_STENCIL_CONTROL 0xA10B
#define mmDB_ALPHA_TO_MASK 0xA2DC
#define mmDB_ZPASS_COUNT_LOW 0xC3FE
#define mmDB_ZPASS_COUNT_HI 0xC3FF
#define mmDB_OCCLUSION_COUNT0_LOW 0xC3C0
#define mmDB_OCCLUSION_COUNT0_HI 0xC3C1
#define mmDB_OCCLUSION_COUNT1_LOW 0xC3C2
#define mmDB_OCCLUSION_COUNT1_HI 0xC3C3
#define mmDB_OCCLUSION_COUNT2_LOW 0xC3C4
#define mmDB_OCCLUSION_COUNT2_HI 0xC3C5
#define mmDB_OCCLUSION_COUNT3_LOW 0xC3C6
#define mmDB_OCCLUSION_COUNT3_HI 0xC3C7
#define mmDB_PERFCOUNTER0_LO 0xD440
#define mmDB_PERFCOUNTER1_LO 0xD442
#define mmDB_PERFCOUNTER2_LO 0xD444
#define mmDB_PERFCOUNTER3_LO 0xD446
#define mmDB_PERFCOUNTER0_HI 0xD441
#define mmDB_PERFCOUNTER1_HI 0xD443
#define mmDB_PERFCOUNTER2_HI 0xD445
#define mmDB_PERFCOUNTER3_HI 0xD447
#define mmDB_PERFCOUNTER0_SELECT 0xDC40
#define mmDB_PERFCOUNTER1_SELECT 0xDC42
#define mmDB_PERFCOUNTER2_SELECT 0xDC44
#define mmDB_PERFCOUNTER3_SELECT 0xDC46
#define mmDB_PERFCOUNTER0_SELECT1 0xDC41
#define mmDB_PERFCOUNTER1_SELECT1 0xDC43
#define mmDB_CGTT_CLK_CTRL_0 0xF0A4


// Registers from TA block


// Registers from PA block

#define mmPA_CL_ENHANCE 0x2285
#define mmPA_CL_RESET_DEBUG 0x2286
#define mmPA_SIDEBAND_REQUEST_DELAYS 0x22FB
#define mmPA_UTCL1_CNTL1 0x22F9
#define mmPA_UTCL1_CNTL2 0x22FA
#define mmPA_SC_ENHANCE 0x22FC
#define mmPA_SC_ENHANCE_1 0x22FD
#define mmPA_SC_DSM_CNTL 0x22FE
#define mmPA_SC_TILE_STEERING_CREST_OVERRIDE 0x22FF
#define mmPA_SC_FIFO_SIZE 0x22F3
#define mmPA_SC_IF_FIFO_SIZE 0x22F5
#define mmPA_SC_PKR_WAVE_TABLE_CNTL 0x22F8
#define mmPA_SC_FORCE_EOV_MAX_CNTS 0x22C9
#define mmPA_SC_BINNER_EVENT_CNTL_0 0x22CC
#define mmPA_SC_BINNER_EVENT_CNTL_1 0x22CD
#define mmPA_SC_BINNER_EVENT_CNTL_2 0x22CE
#define mmPA_SC_BINNER_EVENT_CNTL_3 0x22CF
#define mmPA_SC_BINNER_TIMEOUT_COUNTER 0x22D0
#define mmPA_SC_BINNER_PERF_CNTL_0 0x22D1
#define mmPA_SC_BINNER_PERF_CNTL_1 0x22D2
#define mmPA_SC_BINNER_PERF_CNTL_2 0x22D3
#define mmPA_SC_BINNER_PERF_CNTL_3 0x22D4
#define mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK 0x22C0
#define mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK 0x22C1
#define mmPA_SC_TRAP_SCREEN_HV_LOCK 0x22C2
#define mmPA_CL_CNTL_STATUS 0x2284
#define mmPA_SU_CNTL_STATUS 0x2294
#define mmPA_SC_FIFO_DEPTH_CNTL 0x2295
#define mmPA_SU_DEBUG_CNTL 0x2280
#define mmPA_SU_DEBUG_DATA 0x2281
#define mmPA_SC_DEBUG_CNTL 0x22F6
#define mmPA_SC_DEBUG_DATA 0x22F7
#define mmPA_CL_VPORT_XSCALE 0xA10F
#define mmPA_CL_VPORT_XOFFSET 0xA110
#define mmPA_CL_VPORT_YSCALE 0xA111
#define mmPA_CL_VPORT_YOFFSET 0xA112
#define mmPA_CL_VPORT_ZSCALE 0xA113
#define mmPA_CL_VPORT_ZOFFSET 0xA114
#define mmPA_CL_VPORT_XSCALE_1 0xA115
#define mmPA_CL_VPORT_XSCALE_2 0xA11B
#define mmPA_CL_VPORT_XSCALE_3 0xA121
#define mmPA_CL_VPORT_XSCALE_4 0xA127
#define mmPA_CL_VPORT_XSCALE_5 0xA12D
#define mmPA_CL_VPORT_XSCALE_6 0xA133
#define mmPA_CL_VPORT_XSCALE_7 0xA139
#define mmPA_CL_VPORT_XSCALE_8 0xA13F
#define mmPA_CL_VPORT_XSCALE_9 0xA145
#define mmPA_CL_VPORT_XSCALE_10 0xA14B
#define mmPA_CL_VPORT_XSCALE_11 0xA151
#define mmPA_CL_VPORT_XSCALE_12 0xA157
#define mmPA_CL_VPORT_XSCALE_13 0xA15D
#define mmPA_CL_VPORT_XSCALE_14 0xA163
#define mmPA_CL_VPORT_XSCALE_15 0xA169
#define mmPA_CL_VPORT_XOFFSET_1 0xA116
#define mmPA_CL_VPORT_XOFFSET_2 0xA11C
#define mmPA_CL_VPORT_XOFFSET_3 0xA122
#define mmPA_CL_VPORT_XOFFSET_4 0xA128
#define mmPA_CL_VPORT_XOFFSET_5 0xA12E
#define mmPA_CL_VPORT_XOFFSET_6 0xA134
#define mmPA_CL_VPORT_XOFFSET_7 0xA13A
#define mmPA_CL_VPORT_XOFFSET_8 0xA140
#define mmPA_CL_VPORT_XOFFSET_9 0xA146
#define mmPA_CL_VPORT_XOFFSET_10 0xA14C
#define mmPA_CL_VPORT_XOFFSET_11 0xA152
#define mmPA_CL_VPORT_XOFFSET_12 0xA158
#define mmPA_CL_VPORT_XOFFSET_13 0xA15E
#define mmPA_CL_VPORT_XOFFSET_14 0xA164
#define mmPA_CL_VPORT_XOFFSET_15 0xA16A
#define mmPA_CL_VPORT_YSCALE_1 0xA117
#define mmPA_CL_VPORT_YSCALE_2 0xA11D
#define mmPA_CL_VPORT_YSCALE_3 0xA123
#define mmPA_CL_VPORT_YSCALE_4 0xA129
#define mmPA_CL_VPORT_YSCALE_5 0xA12F
#define mmPA_CL_VPORT_YSCALE_6 0xA135
#define mmPA_CL_VPORT_YSCALE_7 0xA13B
#define mmPA_CL_VPORT_YSCALE_8 0xA141
#define mmPA_CL_VPORT_YSCALE_9 0xA147
#define mmPA_CL_VPORT_YSCALE_10 0xA14D
#define mmPA_CL_VPORT_YSCALE_11 0xA153
#define mmPA_CL_VPORT_YSCALE_12 0xA159
#define mmPA_CL_VPORT_YSCALE_13 0xA15F
#define mmPA_CL_VPORT_YSCALE_14 0xA165
#define mmPA_CL_VPORT_YSCALE_15 0xA16B
#define mmPA_CL_VPORT_YOFFSET_1 0xA118
#define mmPA_CL_VPORT_YOFFSET_2 0xA11E
#define mmPA_CL_VPORT_YOFFSET_3 0xA124
#define mmPA_CL_VPORT_YOFFSET_4 0xA12A
#define mmPA_CL_VPORT_YOFFSET_5 0xA130
#define mmPA_CL_VPORT_YOFFSET_6 0xA136
#define mmPA_CL_VPORT_YOFFSET_7 0xA13C
#define mmPA_CL_VPORT_YOFFSET_8 0xA142
#define mmPA_CL_VPORT_YOFFSET_9 0xA148
#define mmPA_CL_VPORT_YOFFSET_10 0xA14E
#define mmPA_CL_VPORT_YOFFSET_11 0xA154
#define mmPA_CL_VPORT_YOFFSET_12 0xA15A
#define mmPA_CL_VPORT_YOFFSET_13 0xA160
#define mmPA_CL_VPORT_YOFFSET_14 0xA166
#define mmPA_CL_VPORT_YOFFSET_15 0xA16C
#define mmPA_CL_VPORT_ZSCALE_1 0xA119
#define mmPA_CL_VPORT_ZSCALE_2 0xA11F
#define mmPA_CL_VPORT_ZSCALE_3 0xA125
#define mmPA_CL_VPORT_ZSCALE_4 0xA12B
#define mmPA_CL_VPORT_ZSCALE_5 0xA131
#define mmPA_CL_VPORT_ZSCALE_6 0xA137
#define mmPA_CL_VPORT_ZSCALE_7 0xA13D
#define mmPA_CL_VPORT_ZSCALE_8 0xA143
#define mmPA_CL_VPORT_ZSCALE_9 0xA149
#define mmPA_CL_VPORT_ZSCALE_10 0xA14F
#define mmPA_CL_VPORT_ZSCALE_11 0xA155
#define mmPA_CL_VPORT_ZSCALE_12 0xA15B
#define mmPA_CL_VPORT_ZSCALE_13 0xA161
#define mmPA_CL_VPORT_ZSCALE_14 0xA167
#define mmPA_CL_VPORT_ZSCALE_15 0xA16D
#define mmPA_CL_VPORT_ZOFFSET_1 0xA11A
#define mmPA_CL_VPORT_ZOFFSET_2 0xA120
#define mmPA_CL_VPORT_ZOFFSET_3 0xA126
#define mmPA_CL_VPORT_ZOFFSET_4 0xA12C
#define mmPA_CL_VPORT_ZOFFSET_5 0xA132
#define mmPA_CL_VPORT_ZOFFSET_6 0xA138
#define mmPA_CL_VPORT_ZOFFSET_7 0xA13E
#define mmPA_CL_VPORT_ZOFFSET_8 0xA144
#define mmPA_CL_VPORT_ZOFFSET_9 0xA14A
#define mmPA_CL_VPORT_ZOFFSET_10 0xA150
#define mmPA_CL_VPORT_ZOFFSET_11 0xA156
#define mmPA_CL_VPORT_ZOFFSET_12 0xA15C
#define mmPA_CL_VPORT_ZOFFSET_13 0xA162
#define mmPA_CL_VPORT_ZOFFSET_14 0xA168
#define mmPA_CL_VPORT_ZOFFSET_15 0xA16E
#define mmPA_CL_VTE_CNTL 0xA206
#define mmPA_CL_VS_OUT_CNTL 0xA207
#define mmPA_CL_NANINF_CNTL 0xA208
#define mmPA_CL_CLIP_CNTL 0xA204
#define mmPA_CL_GB_VERT_CLIP_ADJ 0xA2FA
#define mmPA_CL_GB_VERT_DISC_ADJ 0xA2FB
#define mmPA_CL_GB_HORZ_CLIP_ADJ 0xA2FC
#define mmPA_CL_GB_HORZ_DISC_ADJ 0xA2FD
#define mmPA_CL_UCP_0_X 0xA16F
#define mmPA_CL_UCP_0_Y 0xA170
#define mmPA_CL_UCP_0_Z 0xA171
#define mmPA_CL_UCP_0_W 0xA172
#define mmPA_CL_UCP_1_X 0xA173
#define mmPA_CL_UCP_1_Y 0xA174
#define mmPA_CL_UCP_1_Z 0xA175
#define mmPA_CL_UCP_1_W 0xA176
#define mmPA_CL_UCP_2_X 0xA177
#define mmPA_CL_UCP_2_Y 0xA178
#define mmPA_CL_UCP_2_Z 0xA179
#define mmPA_CL_UCP_2_W 0xA17A
#define mmPA_CL_UCP_3_X 0xA17B
#define mmPA_CL_UCP_3_Y 0xA17C
#define mmPA_CL_UCP_3_Z 0xA17D
#define mmPA_CL_UCP_3_W 0xA17E
#define mmPA_CL_UCP_4_X 0xA17F
#define mmPA_CL_UCP_4_Y 0xA180
#define mmPA_CL_UCP_4_Z 0xA181
#define mmPA_CL_UCP_4_W 0xA182
#define mmPA_CL_UCP_5_X 0xA183
#define mmPA_CL_UCP_5_Y 0xA184
#define mmPA_CL_UCP_5_Z 0xA185
#define mmPA_CL_UCP_5_W 0xA186
#define mmPA_CL_POINT_X_RAD 0xA1F5
#define mmPA_CL_POINT_Y_RAD 0xA1F6
#define mmPA_CL_POINT_SIZE 0xA1F7
#define mmPA_CL_POINT_CULL_RAD 0xA1F8
#define mmPA_SU_VTX_CNTL 0xA2F9
#define mmPA_SU_POINT_SIZE 0xA280
#define mmPA_SU_POINT_MINMAX 0xA281
#define mmPA_SU_LINE_CNTL 0xA282
#define mmPA_SU_LINE_STIPPLE_CNTL 0xA209
#define mmPA_SU_LINE_STIPPLE_SCALE 0xA20A
#define mmPA_SU_PRIM_FILTER_CNTL 0xA20B
#define mmPA_SU_SMALL_PRIM_FILTER_CNTL 0xA20C
#define mmPA_CL_OBJPRIM_ID_CNTL 0xA20D
#define mmPA_CL_NGG_CNTL 0xA20E
#define mmPA_SU_OVER_RASTERIZATION_CNTL 0xA20F
#define mmPA_SU_SC_MODE_CNTL 0xA205
#define mmPA_SU_POLY_OFFSET_DB_FMT_CNTL 0xA2DE
#define mmPA_SU_POLY_OFFSET_CLAMP 0xA2DF
#define mmPA_SU_POLY_OFFSET_FRONT_SCALE 0xA2E0
#define mmPA_SU_POLY_OFFSET_FRONT_OFFSET 0xA2E1
#define mmPA_SU_POLY_OFFSET_BACK_SCALE 0xA2E2
#define mmPA_SU_POLY_OFFSET_BACK_OFFSET 0xA2E3
#define mmPA_SU_HARDWARE_SCREEN_OFFSET 0xA08D
#define mmPA_SC_AA_CONFIG 0xA2F8
#define mmPA_SC_AA_MASK_X0Y0_X1Y0 0xA30E
#define mmPA_SC_AA_MASK_X0Y1_X1Y1 0xA30F
#define mmPA_SC_SHADER_CONTROL 0xA310
#define mmPA_SC_BINNER_CNTL_0 0xA311
#define mmPA_SC_BINNER_CNTL_1 0xA312
#define mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL 0xA313
#define mmPA_SC_NGG_MODE_CNTL 0xA314
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 0xA2FE
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 0xA2FF
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 0xA300
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 0xA301
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 0xA302
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 0xA303
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 0xA304
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 0xA305
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 0xA306
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 0xA307
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 0xA308
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 0xA309
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 0xA30A
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 0xA30B
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 0xA30C
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 0xA30D
#define mmPA_SC_CENTROID_PRIORITY_0 0xA2F5
#define mmPA_SC_CENTROID_PRIORITY_1 0xA2F6
#define mmPA_SC_CLIPRECT_0_TL 0xA084
#define mmPA_SC_CLIPRECT_0_BR 0xA085
#define mmPA_SC_CLIPRECT_1_TL 0xA086
#define mmPA_SC_CLIPRECT_1_BR 0xA087
#define mmPA_SC_CLIPRECT_2_TL 0xA088
#define mmPA_SC_CLIPRECT_2_BR 0xA089
#define mmPA_SC_CLIPRECT_3_TL 0xA08A
#define mmPA_SC_CLIPRECT_3_BR 0xA08B
#define mmPA_SC_CLIPRECT_RULE 0xA083
#define mmPA_SC_EDGERULE 0xA08C
#define mmPA_SC_LINE_CNTL 0xA2F7
#define mmPA_SC_LINE_STIPPLE 0xA283
#define mmPA_SC_MODE_CNTL_0 0xA292
#define mmPA_SC_MODE_CNTL_1 0xA293
#define mmPA_SC_RASTER_CONFIG 0xA0D4
#define mmPA_SC_RASTER_CONFIG_1 0xA0D5
#define mmPA_SC_SCREEN_EXTENT_CONTROL 0xA0D6
#define mmPA_SC_TILE_STEERING_OVERRIDE 0xA0D7
#define mmPA_SC_RIGHT_VERT_GRID 0xA0E8
#define mmPA_SC_LEFT_VERT_GRID 0xA0E9
#define mmPA_SC_HORIZ_GRID 0xA0EA
#define mmPA_SC_FOV_WINDOW_LR 0xA0EB
#define mmPA_SC_FOV_WINDOW_TB 0xA0EC
#define mmPA_SC_GENERIC_SCISSOR_TL 0xA090
#define mmPA_SC_GENERIC_SCISSOR_BR 0xA091
#define mmPA_SC_SCREEN_SCISSOR_TL 0xA00C
#define mmPA_SC_SCREEN_SCISSOR_BR 0xA00D
#define mmPA_SC_WINDOW_OFFSET 0xA080
#define mmPA_SC_WINDOW_SCISSOR_TL 0xA081
#define mmPA_SC_WINDOW_SCISSOR_BR 0xA082
#define mmPA_SC_VPORT_SCISSOR_0_TL 0xA094
#define mmPA_SC_VPORT_SCISSOR_1_TL 0xA096
#define mmPA_SC_VPORT_SCISSOR_2_TL 0xA098
#define mmPA_SC_VPORT_SCISSOR_3_TL 0xA09A
#define mmPA_SC_VPORT_SCISSOR_4_TL 0xA09C
#define mmPA_SC_VPORT_SCISSOR_5_TL 0xA09E
#define mmPA_SC_VPORT_SCISSOR_6_TL 0xA0A0
#define mmPA_SC_VPORT_SCISSOR_7_TL 0xA0A2
#define mmPA_SC_VPORT_SCISSOR_8_TL 0xA0A4
#define mmPA_SC_VPORT_SCISSOR_9_TL 0xA0A6
#define mmPA_SC_VPORT_SCISSOR_10_TL 0xA0A8
#define mmPA_SC_VPORT_SCISSOR_11_TL 0xA0AA
#define mmPA_SC_VPORT_SCISSOR_12_TL 0xA0AC
#define mmPA_SC_VPORT_SCISSOR_13_TL 0xA0AE
#define mmPA_SC_VPORT_SCISSOR_14_TL 0xA0B0
#define mmPA_SC_VPORT_SCISSOR_15_TL 0xA0B2
#define mmPA_SC_VPORT_SCISSOR_0_BR 0xA095
#define mmPA_SC_VPORT_SCISSOR_1_BR 0xA097
#define mmPA_SC_VPORT_SCISSOR_2_BR 0xA099
#define mmPA_SC_VPORT_SCISSOR_3_BR 0xA09B
#define mmPA_SC_VPORT_SCISSOR_4_BR 0xA09D
#define mmPA_SC_VPORT_SCISSOR_5_BR 0xA09F
#define mmPA_SC_VPORT_SCISSOR_6_BR 0xA0A1
#define mmPA_SC_VPORT_SCISSOR_7_BR 0xA0A3
#define mmPA_SC_VPORT_SCISSOR_8_BR 0xA0A5
#define mmPA_SC_VPORT_SCISSOR_9_BR 0xA0A7
#define mmPA_SC_VPORT_SCISSOR_10_BR 0xA0A9
#define mmPA_SC_VPORT_SCISSOR_11_BR 0xA0AB
#define mmPA_SC_VPORT_SCISSOR_12_BR 0xA0AD
#define mmPA_SC_VPORT_SCISSOR_13_BR 0xA0AF
#define mmPA_SC_VPORT_SCISSOR_14_BR 0xA0B1
#define mmPA_SC_VPORT_SCISSOR_15_BR 0xA0B3
#define mmPA_SC_VPORT_ZMIN_0 0xA0B4
#define mmPA_SC_VPORT_ZMIN_1 0xA0B6
#define mmPA_SC_VPORT_ZMIN_2 0xA0B8
#define mmPA_SC_VPORT_ZMIN_3 0xA0BA
#define mmPA_SC_VPORT_ZMIN_4 0xA0BC
#define mmPA_SC_VPORT_ZMIN_5 0xA0BE
#define mmPA_SC_VPORT_ZMIN_6 0xA0C0
#define mmPA_SC_VPORT_ZMIN_7 0xA0C2
#define mmPA_SC_VPORT_ZMIN_8 0xA0C4
#define mmPA_SC_VPORT_ZMIN_9 0xA0C6
#define mmPA_SC_VPORT_ZMIN_10 0xA0C8
#define mmPA_SC_VPORT_ZMIN_11 0xA0CA
#define mmPA_SC_VPORT_ZMIN_12 0xA0CC
#define mmPA_SC_VPORT_ZMIN_13 0xA0CE
#define mmPA_SC_VPORT_ZMIN_14 0xA0D0
#define mmPA_SC_VPORT_ZMIN_15 0xA0D2
#define mmPA_SC_VPORT_ZMAX_0 0xA0B5
#define mmPA_SC_VPORT_ZMAX_1 0xA0B7
#define mmPA_SC_VPORT_ZMAX_2 0xA0B9
#define mmPA_SC_VPORT_ZMAX_3 0xA0BB
#define mmPA_SC_VPORT_ZMAX_4 0xA0BD
#define mmPA_SC_VPORT_ZMAX_5 0xA0BF
#define mmPA_SC_VPORT_ZMAX_6 0xA0C1
#define mmPA_SC_VPORT_ZMAX_7 0xA0C3
#define mmPA_SC_VPORT_ZMAX_8 0xA0C5
#define mmPA_SC_VPORT_ZMAX_9 0xA0C7
#define mmPA_SC_VPORT_ZMAX_10 0xA0C9
#define mmPA_SC_VPORT_ZMAX_11 0xA0CB
#define mmPA_SC_VPORT_ZMAX_12 0xA0CD
#define mmPA_SC_VPORT_ZMAX_13 0xA0CF
#define mmPA_SC_VPORT_ZMAX_14 0xA0D1
#define mmPA_SC_VPORT_ZMAX_15 0xA0D3
#define mmPA_SU_LINE_STIPPLE_VALUE 0xC280
#define mmPA_SC_LINE_STIPPLE_STATE 0xC281
#define mmPA_SC_SCREEN_EXTENT_MIN_0 0xC284
#define mmPA_SC_SCREEN_EXTENT_MAX_0 0xC285
#define mmPA_SC_SCREEN_EXTENT_MIN_1 0xC286
#define mmPA_SC_SCREEN_EXTENT_MAX_1 0xC28B
#define mmPA_SC_P3D_TRAP_SCREEN_HV_EN 0xC2A0
#define mmPA_SC_P3D_TRAP_SCREEN_H 0xC2A1
#define mmPA_SC_P3D_TRAP_SCREEN_V 0xC2A2
#define mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE 0xC2A3
#define mmPA_SC_P3D_TRAP_SCREEN_COUNT 0xC2A4
#define mmPA_SC_HP3D_TRAP_SCREEN_HV_EN 0xC2A8
#define mmPA_SC_HP3D_TRAP_SCREEN_H 0xC2A9
#define mmPA_SC_HP3D_TRAP_SCREEN_V 0xC2AA
#define mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE 0xC2AB
#define mmPA_SC_HP3D_TRAP_SCREEN_COUNT 0xC2AC
#define mmPA_SC_TRAP_SCREEN_HV_EN 0xC2B0
#define mmPA_SC_TRAP_SCREEN_H 0xC2B1
#define mmPA_SC_TRAP_SCREEN_V 0xC2B2
#define mmPA_SC_TRAP_SCREEN_OCCURRENCE 0xC2B3
#define mmPA_SC_TRAP_SCREEN_COUNT 0xC2B4
#define mmPA_SU_PERFCOUNTER0_LO 0xD100
#define mmPA_SU_PERFCOUNTER0_HI 0xD101
#define mmPA_SU_PERFCOUNTER1_LO 0xD102
#define mmPA_SU_PERFCOUNTER1_HI 0xD103
#define mmPA_SU_PERFCOUNTER2_LO 0xD104
#define mmPA_SU_PERFCOUNTER2_HI 0xD105
#define mmPA_SU_PERFCOUNTER3_LO 0xD106
#define mmPA_SU_PERFCOUNTER3_HI 0xD107
#define mmPA_SC_PERFCOUNTER0_LO 0xD140
#define mmPA_SC_PERFCOUNTER0_HI 0xD141
#define mmPA_SC_PERFCOUNTER1_LO 0xD142
#define mmPA_SC_PERFCOUNTER1_HI 0xD143
#define mmPA_SC_PERFCOUNTER2_LO 0xD144
#define mmPA_SC_PERFCOUNTER2_HI 0xD145
#define mmPA_SC_PERFCOUNTER3_LO 0xD146
#define mmPA_SC_PERFCOUNTER3_HI 0xD147
#define mmPA_SC_PERFCOUNTER4_LO 0xD148
#define mmPA_SC_PERFCOUNTER4_HI 0xD149
#define mmPA_SC_PERFCOUNTER5_LO 0xD14A
#define mmPA_SC_PERFCOUNTER5_HI 0xD14B
#define mmPA_SC_PERFCOUNTER6_LO 0xD14C
#define mmPA_SC_PERFCOUNTER6_HI 0xD14D
#define mmPA_SC_PERFCOUNTER7_LO 0xD14E
#define mmPA_SC_PERFCOUNTER7_HI 0xD14F
#define mmPA_SU_PERFCOUNTER0_SELECT 0xD900
#define mmPA_SU_PERFCOUNTER0_SELECT1 0xD901
#define mmPA_SU_PERFCOUNTER1_SELECT 0xD902
#define mmPA_SU_PERFCOUNTER1_SELECT1 0xD903
#define mmPA_SU_PERFCOUNTER2_SELECT 0xD904
#define mmPA_SU_PERFCOUNTER3_SELECT 0xD905
#define mmPA_SC_PERFCOUNTER0_SELECT 0xD940
#define mmPA_SC_PERFCOUNTER0_SELECT1 0xD941
#define mmPA_SC_PERFCOUNTER1_SELECT 0xD942
#define mmPA_SC_PERFCOUNTER2_SELECT 0xD943
#define mmPA_SC_PERFCOUNTER3_SELECT 0xD944
#define mmPA_SC_PERFCOUNTER4_SELECT 0xD945
#define mmPA_SC_PERFCOUNTER5_SELECT 0xD946
#define mmPA_SC_PERFCOUNTER6_SELECT 0xD947
#define mmPA_SC_PERFCOUNTER7_SELECT 0xD948
#define mmCGTT_PA_CLK_CTRL 0xF088
#define mmCGTT_SC_CLK_CTRL0 0xF089
#define mmCGTT_SC_CLK_CTRL1 0xF08A


// Registers from RMI block

#define mmRMI_GENERAL_CNTL 0x2780
#define mmRMI_GENERAL_CNTL1 0x2781
#define mmRMI_GENERAL_STATUS 0x2782
#define mmRMI_SUBBLOCK_STATUS0 0x2783
#define mmRMI_SUBBLOCK_STATUS1 0x2784
#define mmRMI_SUBBLOCK_STATUS2 0x2785
#define mmRMI_SUBBLOCK_STATUS3 0x2786
#define mmRMI_XBAR_CONFIG 0x2787
#define mmRMI_PROBE_POP_LOGIC_CNTL 0x2788
#define mmRMI_UTC_XNACK_N_MISC_CNTL 0x2789
#define mmRMI_DEMUX_CNTL 0x278A
#define mmRMI_UTCL1_CNTL1 0x278B
#define mmRMI_UTCL1_CNTL2 0x278C
#define mmRMI_UTC_UNIT_CONFIG 0x278D
#define mmRMI_TCIW_FORMATTER0_CNTL 0x278E
#define mmRMI_TCIW_FORMATTER1_CNTL 0x278F
#define mmRMI_SCOREBOARD_CNTL 0x2790
#define mmRMI_SCOREBOARD_STATUS0 0x2791
#define mmRMI_SCOREBOARD_STATUS1 0x2792
#define mmRMI_SCOREBOARD_STATUS2 0x2793
#define mmRMI_XBAR_ARBITER_CONFIG 0x2794
#define mmRMI_XBAR_ARBITER_CONFIG_1 0x2795
#define mmRMI_CLOCK_CNTRL 0x2796
#define mmRMI_UTCL1_STATUS 0x2797
#define mmRMI_DEBUG0 0x2798
#define mmRMI_DEBUG1 0x2799
#define mmRMI_DEBUG2 0x279A
#define mmRMI_DEBUG3 0x279B
#define mmRMI_DEBUG4 0x279C
#define mmRMI_XNACK_DEBUG 0x279D
#define mmRMI_SPARE 0x279E
#define mmRMI_SPARE_1 0x279F
#define mmRMI_SPARE_2 0x27A0
#define mmRMI_PERFCOUNTER0_LO 0xD4C0
#define mmRMI_PERFCOUNTER1_LO 0xD4C2
#define mmRMI_PERFCOUNTER2_LO 0xD4C4
#define mmRMI_PERFCOUNTER3_LO 0xD4C6
#define mmRMI_PERFCOUNTER0_HI 0xD4C1
#define mmRMI_PERFCOUNTER1_HI 0xD4C3
#define mmRMI_PERFCOUNTER2_HI 0xD4C5
#define mmRMI_PERFCOUNTER3_HI 0xD4C7
#define mmRMI_PERFCOUNTER0_SELECT 0xDD00
#define mmRMI_PERFCOUNTER0_SELECT1 0xDD01
#define mmRMI_PERFCOUNTER1_SELECT 0xDD02
#define mmRMI_PERFCOUNTER2_SELECT 0xDD03
#define mmRMI_PERFCOUNTER2_SELECT1 0xDD04
#define mmRMI_PERFCOUNTER3_SELECT 0xDD05
#define mmRMI_PERF_COUNTER_CNTL 0xDD06
#define mmRMI_CGTT_SCLK_CTRL 0xF0C0


// Registers from DBGU_GFX block

#define mmport_a_addr 0x27C0
#define mmport_a_data_lo 0x27C1
#define mmport_a_data_hi 0x27C2
#define mmport_b_addr 0x27C3
#define mmport_b_data_lo 0x27C4
#define mmport_b_data_hi 0x27C5
#define mmport_c_addr 0x27C6
#define mmport_c_data_lo 0x27C7
#define mmport_c_data_hi 0x27C8
#define mmport_d_addr 0x27C9
#define mmport_d_data_lo 0x27CA
#define mmport_d_data_hi 0x27CB


// Registers from GRBM_DEBUGBUS block


// Registers from GDS_DEBUGBUS block


// Registers from RLC_DEBUGBUS block


// Registers from CB_DEBUGBUS block


// Registers from PA_DEBUGBUS block


// Registers from PC_DEBUGBUS block


// Registers from SX_DEBUGBUS block


// Registers from SC_DEBUGBUS block


// Registers from WD_DEBUGBUS block


// Registers from IA_DEBUGBUS block


// Registers from VGT_DEBUGBUS block


// Registers from SPI_DEBUGBUS block


// Registers from CPC_DEBUGBUS block


// Registers from CPG_DEBUGBUS block


// Registers from CPF_DEBUGBUS block


// Registers from BCI_DEBUGBUS block


// Registers from RMI_DEBUGBUS block


// Registers from DB_DEBUGBUS block


// Registers from ATCL2 block

#define mmATC_L2_CNTL 0x2800
#define mmATC_L2_CNTL2 0x2801
#define mmATC_L2_DEBUG 0x2802
#define mmATC_L2_DEBUG2 0x2803
#define mmATC_L2_CACHE_DATA0 0x2804
#define mmATC_L2_CACHE_DATA1 0x2805
#define mmATC_L2_CACHE_DATA2 0x2806
#define mmATC_L2_CNTL3 0x2807
#define mmATC_L2_STATUS 0x2808
#define mmATC_L2_STATUS2 0x2809
#define mmATC_L2_MISC_CG 0x280A
#define mmATC_L2_MEM_POWER_LS 0x280B
#define mmATC_L2_CGTT_CLK_CTRL 0x280C


// Registers from ATCL2PFCNTR block

#define mmATC_L2_PERFCOUNTER_LO 0xD500
#define mmATC_L2_PERFCOUNTER_HI 0xD501


// Registers from ATCL2PFCNTL block

#define mmATC_L2_PERFCOUNTER0_CFG 0xDD40
#define mmATC_L2_PERFCOUNTER1_CFG 0xDD41
#define mmATC_L2_PERFCOUNTER_RSLT_CNTL 0xDD42


// Registers from VML2PF block

#define mmVM_L2_CNTL 0x2840
#define mmVM_L2_CNTL2 0x2841
#define mmVM_L2_CNTL3 0x2842
#define mmVM_L2_STATUS 0x2843
#define mmVM_DUMMY_PAGE_FAULT_CNTL 0x2844
#define mmVM_DUMMY_PAGE_FAULT_ADDR_LO32 0x2845
#define mmVM_DUMMY_PAGE_FAULT_ADDR_HI32 0x2846
#define mmVM_L2_PROTECTION_FAULT_CNTL 0x2847
#define mmVM_L2_PROTECTION_FAULT_CNTL2 0x2848
#define mmVM_L2_PROTECTION_FAULT_MM_CNTL3 0x2849
#define mmVM_L2_PROTECTION_FAULT_MM_CNTL4 0x284A
#define mmVM_L2_PROTECTION_FAULT_STATUS 0x284B
#define mmVM_L2_PROTECTION_FAULT_ADDR_LO32 0x284C
#define mmVM_L2_PROTECTION_FAULT_ADDR_HI32 0x284D
#define mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 0x284E
#define mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 0x284F
#define mmVM_DEBUG 0x2850
#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32 0x2851
#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32 0x2852
#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32 0x2853
#define mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32 0x2854
#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32 0x2855
#define mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32 0x2856
#define mmVM_L2_CNTL4 0x2857
#define mmVM_L2_MM_GROUP_RT_CLASSES 0x2858
#define mmVM_L2_BANK_SELECT_RESERVED_CID 0x2859
#define mmVM_L2_BANK_SELECT_RESERVED_CID2 0x285A
#define mmVM_L2_CACHE_PARITY_CNTL 0x285B
#define mmVM_L2_IH_LOG_CNTL 0x285C
#define mmVM_L2_IH_LOG_BUSY 0x285D
#define mmVM_L2_CGTT_CLK_CTRL 0x285E
#define mmVML2_SEC_MASTER 0x285F


// Registers from VML2VC block

#define mmVM_CONTEXT0_CNTL 0x2880
#define mmVM_CONTEXT1_CNTL 0x2881
#define mmVM_CONTEXT2_CNTL 0x2882
#define mmVM_CONTEXT3_CNTL 0x2883
#define mmVM_CONTEXT4_CNTL 0x2884
#define mmVM_CONTEXT5_CNTL 0x2885
#define mmVM_CONTEXT6_CNTL 0x2886
#define mmVM_CONTEXT7_CNTL 0x2887
#define mmVM_CONTEXT8_CNTL 0x2888
#define mmVM_CONTEXT9_CNTL 0x2889
#define mmVM_CONTEXT10_CNTL 0x288A
#define mmVM_CONTEXT11_CNTL 0x288B
#define mmVM_CONTEXT12_CNTL 0x288C
#define mmVM_CONTEXT13_CNTL 0x288D
#define mmVM_CONTEXT14_CNTL 0x288E
#define mmVM_CONTEXT15_CNTL 0x288F
#define mmVM_CONTEXTS_DISABLE 0x2890
#define mmVM_INVALIDATE_ENG0_SEM 0x2891
#define mmVM_INVALIDATE_ENG1_SEM 0x2892
#define mmVM_INVALIDATE_ENG2_SEM 0x2893
#define mmVM_INVALIDATE_ENG3_SEM 0x2894
#define mmVM_INVALIDATE_ENG4_SEM 0x2895
#define mmVM_INVALIDATE_ENG5_SEM 0x2896
#define mmVM_INVALIDATE_ENG6_SEM 0x2897
#define mmVM_INVALIDATE_ENG7_SEM 0x2898
#define mmVM_INVALIDATE_ENG8_SEM 0x2899
#define mmVM_INVALIDATE_ENG9_SEM 0x289A
#define mmVM_INVALIDATE_ENG10_SEM 0x289B
#define mmVM_INVALIDATE_ENG11_SEM 0x289C
#define mmVM_INVALIDATE_ENG12_SEM 0x289D
#define mmVM_INVALIDATE_ENG13_SEM 0x289E
#define mmVM_INVALIDATE_ENG14_SEM 0x289F
#define mmVM_INVALIDATE_ENG15_SEM 0x28A0
#define mmVM_INVALIDATE_ENG16_SEM 0x28A1
#define mmVM_INVALIDATE_ENG17_SEM 0x28A2
#define mmVM_INVALIDATE_ENG0_REQ 0x28A3
#define mmVM_INVALIDATE_ENG1_REQ 0x28A4
#define mmVM_INVALIDATE_ENG2_REQ 0x28A5
#define mmVM_INVALIDATE_ENG3_REQ 0x28A6
#define mmVM_INVALIDATE_ENG4_REQ 0x28A7
#define mmVM_INVALIDATE_ENG5_REQ 0x28A8
#define mmVM_INVALIDATE_ENG6_REQ 0x28A9
#define mmVM_INVALIDATE_ENG7_REQ 0x28AA
#define mmVM_INVALIDATE_ENG8_REQ 0x28AB
#define mmVM_INVALIDATE_ENG9_REQ 0x28AC
#define mmVM_INVALIDATE_ENG10_REQ 0x28AD
#define mmVM_INVALIDATE_ENG11_REQ 0x28AE
#define mmVM_INVALIDATE_ENG12_REQ 0x28AF
#define mmVM_INVALIDATE_ENG13_REQ 0x28B0
#define mmVM_INVALIDATE_ENG14_REQ 0x28B1
#define mmVM_INVALIDATE_ENG15_REQ 0x28B2
#define mmVM_INVALIDATE_ENG16_REQ 0x28B3
#define mmVM_INVALIDATE_ENG17_REQ 0x28B4
#define mmVM_INVALIDATE_ENG0_ACK 0x28B5
#define mmVM_INVALIDATE_ENG1_ACK 0x28B6
#define mmVM_INVALIDATE_ENG2_ACK 0x28B7
#define mmVM_INVALIDATE_ENG3_ACK 0x28B8
#define mmVM_INVALIDATE_ENG4_ACK 0x28B9
#define mmVM_INVALIDATE_ENG5_ACK 0x28BA
#define mmVM_INVALIDATE_ENG6_ACK 0x28BB
#define mmVM_INVALIDATE_ENG7_ACK 0x28BC
#define mmVM_INVALIDATE_ENG8_ACK 0x28BD
#define mmVM_INVALIDATE_ENG9_ACK 0x28BE
#define mmVM_INVALIDATE_ENG10_ACK 0x28BF
#define mmVM_INVALIDATE_ENG11_ACK 0x28C0
#define mmVM_INVALIDATE_ENG12_ACK 0x28C1
#define mmVM_INVALIDATE_ENG13_ACK 0x28C2
#define mmVM_INVALIDATE_ENG14_ACK 0x28C3
#define mmVM_INVALIDATE_ENG15_ACK 0x28C4
#define mmVM_INVALIDATE_ENG16_ACK 0x28C5
#define mmVM_INVALIDATE_ENG17_ACK 0x28C6
#define mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32 0x28C7
#define mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32 0x28C8
#define mmVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 0x28C9
#define mmVM_INVALIDATE_ENG1_ADDR_RANGE_HI32 0x28CA
#define mmVM_INVALIDATE_ENG2_ADDR_RANGE_LO32 0x28CB
#define mmVM_INVALIDATE_ENG2_ADDR_RANGE_HI32 0x28CC
#define mmVM_INVALIDATE_ENG3_ADDR_RANGE_LO32 0x28CD
#define mmVM_INVALIDATE_ENG3_ADDR_RANGE_HI32 0x28CE
#define mmVM_INVALIDATE_ENG4_ADDR_RANGE_LO32 0x28CF
#define mmVM_INVALIDATE_ENG4_ADDR_RANGE_HI32 0x28D0
#define mmVM_INVALIDATE_ENG5_ADDR_RANGE_LO32 0x28D1
#define mmVM_INVALIDATE_ENG5_ADDR_RANGE_HI32 0x28D2
#define mmVM_INVALIDATE_ENG6_ADDR_RANGE_LO32 0x28D3
#define mmVM_INVALIDATE_ENG6_ADDR_RANGE_HI32 0x28D4
#define mmVM_INVALIDATE_ENG7_ADDR_RANGE_LO32 0x28D5
#define mmVM_INVALIDATE_ENG7_ADDR_RANGE_HI32 0x28D6
#define mmVM_INVALIDATE_ENG8_ADDR_RANGE_LO32 0x28D7
#define mmVM_INVALIDATE_ENG8_ADDR_RANGE_HI32 0x28D8
#define mmVM_INVALIDATE_ENG9_ADDR_RANGE_LO32 0x28D9
#define mmVM_INVALIDATE_ENG9_ADDR_RANGE_HI32 0x28DA
#define mmVM_INVALIDATE_ENG10_ADDR_RANGE_LO32 0x28DB
#define mmVM_INVALIDATE_ENG10_ADDR_RANGE_HI32 0x28DC
#define mmVM_INVALIDATE_ENG11_ADDR_RANGE_LO32 0x28DD
#define mmVM_INVALIDATE_ENG11_ADDR_RANGE_HI32 0x28DE
#define mmVM_INVALIDATE_ENG12_ADDR_RANGE_LO32 0x28DF
#define mmVM_INVALIDATE_ENG12_ADDR_RANGE_HI32 0x28E0
#define mmVM_INVALIDATE_ENG13_ADDR_RANGE_LO32 0x28E1
#define mmVM_INVALIDATE_ENG13_ADDR_RANGE_HI32 0x28E2
#define mmVM_INVALIDATE_ENG14_ADDR_RANGE_LO32 0x28E3
#define mmVM_INVALIDATE_ENG14_ADDR_RANGE_HI32 0x28E4
#define mmVM_INVALIDATE_ENG15_ADDR_RANGE_LO32 0x28E5
#define mmVM_INVALIDATE_ENG15_ADDR_RANGE_HI32 0x28E6
#define mmVM_INVALIDATE_ENG16_ADDR_RANGE_LO32 0x28E7
#define mmVM_INVALIDATE_ENG16_ADDR_RANGE_HI32 0x28E8
#define mmVM_INVALIDATE_ENG17_ADDR_RANGE_LO32 0x28E9
#define mmVM_INVALIDATE_ENG17_ADDR_RANGE_HI32 0x28EA
#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 0x28EB
#define mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 0x28EC
#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 0x28ED
#define mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 0x28EE
#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 0x28EF
#define mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 0x28F0
#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 0x28F1
#define mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 0x28F2
#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 0x28F3
#define mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 0x28F4
#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 0x28F5
#define mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 0x28F6
#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 0x28F7
#define mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 0x28F8
#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 0x28F9
#define mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 0x28FA
#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 0x28FB
#define mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 0x28FC
#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 0x28FD
#define mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 0x28FE
#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 0x28FF
#define mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 0x2900
#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 0x2901
#define mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 0x2902
#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 0x2903
#define mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 0x2904
#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 0x2905
#define mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 0x2906
#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 0x2907
#define mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 0x2908
#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 0x2909
#define mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 0x290A
#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 0x290B
#define mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 0x290C
#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 0x290D
#define mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 0x290E
#define mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 0x290F
#define mmVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 0x2910
#define mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 0x2911
#define mmVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 0x2912
#define mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 0x2913
#define mmVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 0x2914
#define mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 0x2915
#define mmVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 0x2916
#define mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 0x2917
#define mmVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 0x2918
#define mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 0x2919
#define mmVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 0x291A
#define mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 0x291B
#define mmVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 0x291C
#define mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 0x291D
#define mmVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 0x291E
#define mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 0x291F
#define mmVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 0x2920
#define mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 0x2921
#define mmVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 0x2922
#define mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 0x2923
#define mmVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 0x2924
#define mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 0x2925
#define mmVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 0x2926
#define mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 0x2927
#define mmVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 0x2928
#define mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 0x2929
#define mmVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 0x292A
#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 0x292B
#define mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 0x292C
#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 0x292D
#define mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 0x292E
#define mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 0x292F
#define mmVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 0x2930
#define mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 0x2931
#define mmVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 0x2932
#define mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 0x2933
#define mmVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 0x2934
#define mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 0x2935
#define mmVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 0x2936
#define mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 0x2937
#define mmVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 0x2938
#define mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 0x2939
#define mmVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 0x293A
#define mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 0x293B
#define mmVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 0x293C
#define mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 0x293D
#define mmVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 0x293E
#define mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 0x293F
#define mmVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 0x2940
#define mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 0x2941
#define mmVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 0x2942
#define mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 0x2943
#define mmVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 0x2944
#define mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 0x2945
#define mmVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 0x2946
#define mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 0x2947
#define mmVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 0x2948
#define mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 0x2949
#define mmVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 0x294A


// Registers from VML2PL block

#define mmMC_VM_L2_PERFCOUNTER0_CFG 0xDD4C
#define mmMC_VM_L2_PERFCOUNTER1_CFG 0xDD4D
#define mmMC_VM_L2_PERFCOUNTER2_CFG 0xDD4E
#define mmMC_VM_L2_PERFCOUNTER3_CFG 0xDD4F
#define mmMC_VM_L2_PERFCOUNTER4_CFG 0xDD50
#define mmMC_VM_L2_PERFCOUNTER5_CFG 0xDD51
#define mmMC_VM_L2_PERFCOUNTER6_CFG 0xDD52
#define mmMC_VM_L2_PERFCOUNTER7_CFG 0xDD53
#define mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL 0xDD54


// Registers from VML2PR block

#define mmMC_VM_L2_PERFCOUNTER_LO 0xD508
#define mmMC_VM_L2_PERFCOUNTER_HI 0xD509


// Registers from VMSHAREDHV block

#define mmMC_VM_FB_SIZE_OFFSET_VF0 0xFA80
#define mmMC_VM_FB_SIZE_OFFSET_VF1 0xFA81
#define mmMC_VM_FB_SIZE_OFFSET_VF2 0xFA82
#define mmMC_VM_FB_SIZE_OFFSET_VF3 0xFA83
#define mmMC_VM_FB_SIZE_OFFSET_VF4 0xFA84
#define mmMC_VM_FB_SIZE_OFFSET_VF5 0xFA85
#define mmMC_VM_FB_SIZE_OFFSET_VF6 0xFA86
#define mmMC_VM_FB_SIZE_OFFSET_VF7 0xFA87
#define mmMC_VM_FB_SIZE_OFFSET_VF8 0xFA88
#define mmMC_VM_FB_SIZE_OFFSET_VF9 0xFA89
#define mmMC_VM_FB_SIZE_OFFSET_VF10 0xFA8A
#define mmMC_VM_FB_SIZE_OFFSET_VF11 0xFA8B
#define mmMC_VM_FB_SIZE_OFFSET_VF12 0xFA8C
#define mmMC_VM_FB_SIZE_OFFSET_VF13 0xFA8D
#define mmMC_VM_FB_SIZE_OFFSET_VF14 0xFA8E
#define mmMC_VM_FB_SIZE_OFFSET_VF15 0xFA8F
#define mmVM_IOMMU_MMIO_CNTRL_1 0xFA90
#define mmMC_VM_MARC_BASE_LO_0 0xFA91
#define mmMC_VM_MARC_BASE_LO_1 0xFA92
#define mmMC_VM_MARC_BASE_LO_2 0xFA93
#define mmMC_VM_MARC_BASE_LO_3 0xFA94
#define mmMC_VM_MARC_BASE_HI_0 0xFA95
#define mmMC_VM_MARC_BASE_HI_1 0xFA96
#define mmMC_VM_MARC_BASE_HI_2 0xFA97
#define mmMC_VM_MARC_BASE_HI_3 0xFA98
#define mmMC_VM_MARC_RELOC_LO_0 0xFA99
#define mmMC_VM_MARC_RELOC_LO_1 0xFA9A
#define mmMC_VM_MARC_RELOC_LO_2 0xFA9B
#define mmMC_VM_MARC_RELOC_LO_3 0xFA9C
#define mmMC_VM_MARC_RELOC_HI_0 0xFA9D
#define mmMC_VM_MARC_RELOC_HI_1 0xFA9E
#define mmMC_VM_MARC_RELOC_HI_2 0xFA9F
#define mmMC_VM_MARC_RELOC_HI_3 0xFAA0
#define mmMC_VM_MARC_LEN_LO_0 0xFAA1
#define mmMC_VM_MARC_LEN_LO_1 0xFAA2
#define mmMC_VM_MARC_LEN_LO_2 0xFAA3
#define mmMC_VM_MARC_LEN_LO_3 0xFAA4
#define mmMC_VM_MARC_LEN_HI_0 0xFAA5
#define mmMC_VM_MARC_LEN_HI_1 0xFAA6
#define mmMC_VM_MARC_LEN_HI_2 0xFAA7
#define mmMC_VM_MARC_LEN_HI_3 0xFAA8
#define mmVM_IOMMU_CONTROL_REGISTER 0xFAA9
#define mmVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER 0xFAAA
#define mmVM_PCIE_ATS_CNTL 0xFAAB
#define mmVM_PCIE_ATS_CNTL_VF_0 0xFAAC
#define mmVM_PCIE_ATS_CNTL_VF_1 0xFAAD
#define mmVM_PCIE_ATS_CNTL_VF_2 0xFAAE
#define mmVM_PCIE_ATS_CNTL_VF_3 0xFAAF
#define mmVM_PCIE_ATS_CNTL_VF_4 0xFAB0
#define mmVM_PCIE_ATS_CNTL_VF_5 0xFAB1
#define mmVM_PCIE_ATS_CNTL_VF_6 0xFAB2
#define mmVM_PCIE_ATS_CNTL_VF_7 0xFAB3
#define mmVM_PCIE_ATS_CNTL_VF_8 0xFAB4
#define mmVM_PCIE_ATS_CNTL_VF_9 0xFAB5
#define mmVM_PCIE_ATS_CNTL_VF_10 0xFAB6
#define mmVM_PCIE_ATS_CNTL_VF_11 0xFAB7
#define mmVM_PCIE_ATS_CNTL_VF_12 0xFAB8
#define mmVM_PCIE_ATS_CNTL_VF_13 0xFAB9
#define mmVM_PCIE_ATS_CNTL_VF_14 0xFABA
#define mmVM_PCIE_ATS_CNTL_VF_15 0xFABB
#define mmUTCL2_CGTT_CLK_CTRL 0xFABC


// Registers from VMSHAREDPF block

#define mmMC_VM_NB_MMIOBASE 0x2964
#define mmMC_VM_NB_MMIOLIMIT 0x2965
#define mmMC_VM_NB_PCI_CTRL 0x2966
#define mmMC_VM_NB_PCI_ARB 0x2967
#define mmMC_VM_NB_TOP_OF_DRAM_SLOT1 0x2968
#define mmMC_VM_NB_LOWER_TOP_OF_DRAM2 0x2969
#define mmMC_VM_NB_UPPER_TOP_OF_DRAM2 0x296A
#define mmMC_VM_FB_OFFSET 0x296B
#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB 0x296C
#define mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB 0x296D
#define mmMC_VM_STEERING 0x296E
#define mmMC_SHARED_VIRT_RESET_REQ 0x296F
#define mmMC_MEM_POWER_LS 0x2970
#define mmMC_VM_CACHEABLE_DRAM_ADDRESS_START 0x2971
#define mmMC_VM_CACHEABLE_DRAM_ADDRESS_END 0x2972
#define mmMC_VM_APT_CNTL 0x2973
#define mmMC_VM_LOCAL_HBM_ADDRESS_START 0x2974
#define mmMC_VM_LOCAL_HBM_ADDRESS_END 0x2975
#define mmMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL 0x2976


// Registers from VMSHAREDVC block

#define mmMC_VM_FB_LOCATION_BASE 0x2980
#define mmMC_VM_FB_LOCATION_TOP 0x2981
#define mmMC_VM_AGP_TOP 0x2982
#define mmMC_VM_AGP_BOT 0x2983
#define mmMC_VM_AGP_BASE 0x2984
#define mmMC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2985
#define mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2986
#define mmMC_VM_MX_L1_TLB_CNTL 0x2987


// Registers from GC_EA block

#define mmGCEA_DRAM_RD_CLI2GRP_MAP0 0x2A00
#define mmGCEA_DRAM_RD_CLI2GRP_MAP1 0x2A01
#define mmGCEA_DRAM_WR_CLI2GRP_MAP0 0x2A02
#define mmGCEA_DRAM_WR_CLI2GRP_MAP1 0x2A03
#define mmGCEA_DRAM_RD_GRP2VC_MAP 0x2A04
#define mmGCEA_DRAM_WR_GRP2VC_MAP 0x2A05
#define mmGCEA_DRAM_RD_LAZY 0x2A06
#define mmGCEA_DRAM_WR_LAZY 0x2A07
#define mmGCEA_DRAM_RD_CAM_CNTL 0x2A08
#define mmGCEA_DRAM_WR_CAM_CNTL 0x2A09
#define mmGCEA_DRAM_PAGE_BURST 0x2A0A
#define mmGCEA_DRAM_RD_PRI_AGE 0x2A0B
#define mmGCEA_DRAM_WR_PRI_AGE 0x2A0C
#define mmGCEA_DRAM_RD_PRI_QUEUING 0x2A0D
#define mmGCEA_DRAM_WR_PRI_QUEUING 0x2A0E
#define mmGCEA_DRAM_RD_PRI_FIXED 0x2A0F
#define mmGCEA_DRAM_WR_PRI_FIXED 0x2A10
#define mmGCEA_DRAM_RD_PRI_URGENCY 0x2A11
#define mmGCEA_DRAM_WR_PRI_URGENCY 0x2A12
#define mmGCEA_DRAM_RD_PRI_QUANT_PRI1 0x2A13
#define mmGCEA_DRAM_RD_PRI_QUANT_PRI2 0x2A14
#define mmGCEA_DRAM_RD_PRI_QUANT_PRI3 0x2A15
#define mmGCEA_DRAM_WR_PRI_QUANT_PRI1 0x2A16
#define mmGCEA_DRAM_WR_PRI_QUANT_PRI2 0x2A17
#define mmGCEA_DRAM_WR_PRI_QUANT_PRI3 0x2A18
#define mmGCEA_ADDRNORM_BASE_ADDR0 0x2A32
#define mmGCEA_ADDRNORM_LIMIT_ADDR0 0x2A33
#define mmGCEA_ADDRNORM_BASE_ADDR1 0x2A34
#define mmGCEA_ADDRNORM_LIMIT_ADDR1 0x2A35
#define mmGCEA_ADDRNORM_OFFSET_ADDR1 0x2A36
#define mmGCEA_ADDRNORM_HOLE_CNTL 0x2A41
#define mmGCEA_ADDRDEC_BANK_CFG 0x2A42
#define mmGCEA_ADDRDEC_MISC_CFG 0x2A43
#define mmGCEA_ADDRDECDRAM_ADDR_HASH_BANK0 0x2A44
#define mmGCEA_ADDRDECDRAM_ADDR_HASH_BANK1 0x2A45
#define mmGCEA_ADDRDECDRAM_ADDR_HASH_BANK2 0x2A46
#define mmGCEA_ADDRDECDRAM_ADDR_HASH_BANK3 0x2A47
#define mmGCEA_ADDRDECDRAM_ADDR_HASH_BANK4 0x2A48
#define mmGCEA_ADDRDECDRAM_ADDR_HASH_PC 0x2A49
#define mmGCEA_ADDRDECDRAM_ADDR_HASH_PC2 0x2A4A
#define mmGCEA_ADDRDECDRAM_ADDR_HASH_CS0 0x2A4B
#define mmGCEA_ADDRDECDRAM_ADDR_HASH_CS1 0x2A4C
#define mmGCEA_ADDRDECDRAM_HARVEST_ENABLE 0x2A4D
#define mmGCEA_ADDRDEC0_BASE_ADDR_CS0 0x2A58
#define mmGCEA_ADDRDEC0_BASE_ADDR_CS1 0x2A59
#define mmGCEA_ADDRDEC0_BASE_ADDR_CS2 0x2A5A
#define mmGCEA_ADDRDEC0_BASE_ADDR_CS3 0x2A5B
#define mmGCEA_ADDRDEC0_BASE_ADDR_SECCS0 0x2A5C
#define mmGCEA_ADDRDEC0_BASE_ADDR_SECCS1 0x2A5D
#define mmGCEA_ADDRDEC0_BASE_ADDR_SECCS2 0x2A5E
#define mmGCEA_ADDRDEC0_BASE_ADDR_SECCS3 0x2A5F
#define mmGCEA_ADDRDEC0_ADDR_MASK_CS01 0x2A60
#define mmGCEA_ADDRDEC0_ADDR_MASK_CS23 0x2A61
#define mmGCEA_ADDRDEC0_ADDR_MASK_SECCS01 0x2A62
#define mmGCEA_ADDRDEC0_ADDR_MASK_SECCS23 0x2A63
#define mmGCEA_ADDRDEC0_ADDR_CFG_CS01 0x2A64
#define mmGCEA_ADDRDEC0_ADDR_CFG_CS23 0x2A65
#define mmGCEA_ADDRDEC0_ADDR_SEL_CS01 0x2A66
#define mmGCEA_ADDRDEC0_ADDR_SEL_CS23 0x2A67
#define mmGCEA_ADDRDEC0_COL_SEL_LO_CS01 0x2A68
#define mmGCEA_ADDRDEC0_COL_SEL_LO_CS23 0x2A69
#define mmGCEA_ADDRDEC0_COL_SEL_HI_CS01 0x2A6A
#define mmGCEA_ADDRDEC0_COL_SEL_HI_CS23 0x2A6B
#define mmGCEA_ADDRDEC0_RM_SEL_CS01 0x2A6C
#define mmGCEA_ADDRDEC0_RM_SEL_CS23 0x2A6D
#define mmGCEA_ADDRDEC0_RM_SEL_SECCS01 0x2A6E
#define mmGCEA_ADDRDEC0_RM_SEL_SECCS23 0x2A6F
#define mmGCEA_ADDRDEC1_BASE_ADDR_CS0 0x2A70
#define mmGCEA_ADDRDEC1_BASE_ADDR_CS1 0x2A71
#define mmGCEA_ADDRDEC1_BASE_ADDR_CS2 0x2A72
#define mmGCEA_ADDRDEC1_BASE_ADDR_CS3 0x2A73
#define mmGCEA_ADDRDEC1_BASE_ADDR_SECCS0 0x2A74
#define mmGCEA_ADDRDEC1_BASE_ADDR_SECCS1 0x2A75
#define mmGCEA_ADDRDEC1_BASE_ADDR_SECCS2 0x2A76
#define mmGCEA_ADDRDEC1_BASE_ADDR_SECCS3 0x2A77
#define mmGCEA_ADDRDEC1_ADDR_MASK_CS01 0x2A78
#define mmGCEA_ADDRDEC1_ADDR_MASK_CS23 0x2A79
#define mmGCEA_ADDRDEC1_ADDR_MASK_SECCS01 0x2A7A
#define mmGCEA_ADDRDEC1_ADDR_MASK_SECCS23 0x2A7B
#define mmGCEA_ADDRDEC1_ADDR_CFG_CS01 0x2A7C
#define mmGCEA_ADDRDEC1_ADDR_CFG_CS23 0x2A7D
#define mmGCEA_ADDRDEC1_ADDR_SEL_CS01 0x2A7E
#define mmGCEA_ADDRDEC1_ADDR_SEL_CS23 0x2A7F
#define mmGCEA_ADDRDEC1_COL_SEL_LO_CS01 0x2A80
#define mmGCEA_ADDRDEC1_COL_SEL_LO_CS23 0x2A81
#define mmGCEA_ADDRDEC1_COL_SEL_HI_CS01 0x2A82
#define mmGCEA_ADDRDEC1_COL_SEL_HI_CS23 0x2A83
#define mmGCEA_ADDRDEC1_RM_SEL_CS01 0x2A84
#define mmGCEA_ADDRDEC1_RM_SEL_CS23 0x2A85
#define mmGCEA_ADDRDEC1_RM_SEL_SECCS01 0x2A86
#define mmGCEA_ADDRDEC1_RM_SEL_SECCS23 0x2A87
#define mmGCEA_IO_RD_CLI2GRP_MAP0 0x2AD0
#define mmGCEA_IO_RD_CLI2GRP_MAP1 0x2AD1
#define mmGCEA_IO_WR_CLI2GRP_MAP0 0x2AD2
#define mmGCEA_IO_WR_CLI2GRP_MAP1 0x2AD3
#define mmGCEA_IO_RD_COMBINE_FLUSH 0x2AD4
#define mmGCEA_IO_WR_COMBINE_FLUSH 0x2AD5
#define mmGCEA_IO_GROUP_BURST 0x2AD6
#define mmGCEA_IO_RD_PRI_AGE 0x2AD7
#define mmGCEA_IO_WR_PRI_AGE 0x2AD8
#define mmGCEA_IO_RD_PRI_QUEUING 0x2AD9
#define mmGCEA_IO_WR_PRI_QUEUING 0x2ADA
#define mmGCEA_IO_RD_PRI_FIXED 0x2ADB
#define mmGCEA_IO_WR_PRI_FIXED 0x2ADC
#define mmGCEA_IO_RD_PRI_URGENCY 0x2ADD
#define mmGCEA_IO_WR_PRI_URGENCY 0x2ADE
#define mmGCEA_IO_RD_PRI_URGENCY_MASK 0x2ADF
#define mmGCEA_IO_WR_PRI_URGENCY_MASK 0x2AE0
#define mmGCEA_IO_RD_PRI_QUANT_PRI1 0x2AE1
#define mmGCEA_IO_RD_PRI_QUANT_PRI2 0x2AE2
#define mmGCEA_IO_RD_PRI_QUANT_PRI3 0x2AE3
#define mmGCEA_IO_WR_PRI_QUANT_PRI1 0x2AE4
#define mmGCEA_IO_WR_PRI_QUANT_PRI2 0x2AE5
#define mmGCEA_IO_WR_PRI_QUANT_PRI3 0x2AE6
#define mmGCEA_SDP_ARB_DRAM 0x2AE7
#define mmGCEA_SDP_ARB_FINAL 0x2AE9
#define mmGCEA_SDP_DRAM_PRIORITY 0x2AEA
#define mmGCEA_SDP_IO_PRIORITY 0x2AEC
#define mmGCEA_SDP_CREDITS 0x2AED
#define mmGCEA_SDP_TAG_RESERVE0 0x2AEE
#define mmGCEA_SDP_TAG_RESERVE1 0x2AEF
#define mmGCEA_SDP_VCC_RESERVE0 0x2AF0
#define mmGCEA_SDP_VCC_RESERVE1 0x2AF1
#define mmGCEA_SDP_VCD_RESERVE0 0x2AF2
#define mmGCEA_SDP_VCD_RESERVE1 0x2AF3
#define mmGCEA_SDP_REQ_CNTL 0x2AF4
#define mmGCEA_MISC 0x2AF5
#define mmGCEA_LATENCY_SAMPLING 0x2AF6
#define mmGCEA_PERFCOUNTER_LO 0x2AF7
#define mmGCEA_PERFCOUNTER_HI 0x2AF8
#define mmGCEA_PERFCOUNTER0_CFG 0x2AF9
#define mmGCEA_PERFCOUNTER1_CFG 0x2AFA
#define mmGCEA_PERFCOUNTER_RSLT_CNTL 0x2AFB
#define mmGCEA_MAM_CTRL 0x2AFC
#define mmGCEA_MAM_CTRL2 0x2AFD
#define mmGCEA_MAM_ARAM_FLUSH_ADDR_LO 0x2AFE
#define mmGCEA_MAM_DBIT_QUERY 0x2AFF
#define mmGCEA_MAM_STATUS 0x2700
#define mmGCEA_EDC_CNT 0x2701
#define mmGCEA_EDC_CNT2 0x2702
#define mmGCEA_DSM_CNTL 0x2703
#define mmGCEA_DSM_CNTLA 0x2704
#define mmGCEA_DSM_CNTLB 0x2705
#define mmGCEA_DSM_CNTL2 0x2706
#define mmGCEA_DSM_CNTL2A 0x2707
#define mmGCEA_DSM_CNTL2B 0x2708
#define mmGCEA_TCC_XBR_CREDITS 0x2709
#define mmGCEA_TCC_XBR_MAXBURST 0x270A
#define mmGCEA_PROBE_CNTL 0x270B
#define mmGCEA_PROBE_MAP 0x270C
#define mmGCEA_ERR_STATUS 0x270D
#define mmGCEA_MISC2 0x270E
#define mmGCEA_SDP_BACKDOOR_CMDCREDITS0 0x270F
#define mmGCEA_SDP_BACKDOOR_CMDCREDITS1 0x2710
#define mmGCEA_SDP_BACKDOOR_DATACREDITS0 0x2711
#define mmGCEA_SDP_BACKDOOR_DATACREDITS1 0x2712
#define mmGCEA_SDP_BACKDOOR_MISCCREDITS 0x2713
#define mmGCEA_SDP_ENABLE 0x2714
#define mmGCEA_CGTT_CLK_CTRL 0xF0C4
#define mmGCEA_SECURE_CTRL 0xFC40

}  // gfx9
}  // pm4_profile

#endif
