# do regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:47:11 on Oct 07,2021
# vlog -work work regfile.vo 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 10:47:12 on Oct 07,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 10:47:12 on Oct 07,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module regfile_vlg_vec_tst
# 
# Top level modules:
# 	regfile_vlg_vec_tst
# End time: 10:47:12 on Oct 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.regfile_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 10:47:12 on Oct 07,2021
# Loading work.regfile_vlg_vec_tst
# Loading work.regfile
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.4d Compiler 2015.12 Dec 30 2015
# 
# Loading instances from regfile_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 22143 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# Loading timing data from regfile_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /regfile_vlg_vec_tst File: Waveform.vwf.vt
# ** Note: $finish    : Waveform.vwf.vt(59)
#    Time: 1 us  Iteration: 0  Instance: /regfile_vlg_vec_tst
# End time: 10:47:19 on Oct 07,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
