---
layout: default
title: OpTiMSoC Reference Manual
sectiontitle: Reference Manual
---
    <div class="col-md-3"><div class="optimsoc-doc-mainnav" data-spy="affix" data-offset-top="50">
<div style="padding-bottom:10px">
          version master

          (<a href="/docs/index.html#document-archive">other versions</a>)
        </div>
<ul class="nav">
<li><a href="chap_toolchain.html" title="Chapter&nbsp;1 Toolchain &#8227; OpTiMSoC Reference Manual">Toolchain</a></li>
<li><a href="chap_systemsoftware.html" title="Chapter&nbsp;2 System Software &#8227; OpTiMSoC Reference Manual">System Software</a></li>
<li class="active">
<div class="active">System Configuration</div>
<div id="optimsoc-doc-subnav-nav" class="optimsoc-doc-subnav hidden-print" role="complementary"><ul class="nav">
<li class=""><a href="#S1" title="3.1 General System Settings &#8227; Chapter&nbsp;3 System Configuration &#8227; OpTiMSoC Reference Manual">General System Settings</a></li>
<li class=""><a href="#S2" title="3.2 Clocking &#8227; Chapter&nbsp;3 System Configuration &#8227; OpTiMSoC Reference Manual">Clocking</a></li>
<li class=""><a href="#S3" title="3.3 Network-on-Chip &#8227; Chapter&nbsp;3 System Configuration &#8227; OpTiMSoC Reference Manual">Network-on-Chip</a></li>
<li class=""><a href="#S4" title="3.4 Compute Tiles &#8227; Chapter&nbsp;3 System Configuration &#8227; OpTiMSoC Reference Manual">Compute Tiles</a></li>
<li class=""><a href="#S5" title="3.5 UART Tiles &#8227; Chapter&nbsp;3 System Configuration &#8227; OpTiMSoC Reference Manual">UART Tiles</a></li>
</ul></div>
</li>
<li><a href="Ch4.html" title="Chapter&nbsp;4 Trace Debugging &#8227; OpTiMSoC Reference Manual">Trace Debugging</a></li>
</ul>
</div></div><div class="col-md-9 optimsoc-doc-body">
<div class="ltx_page_main">
<div class="ltx_page_content">
<section class="ltx_chapter">
<h1 class="ltx_title ltx_title_chapter">
<span class="ltx_tag ltx_tag_chapter">Chapter&nbsp;3 </span>System Configuration</h1>
<div class="ltx_date ltx_role_creation"></div>

<section id="S1" class="ltx_section">
<h2 class="ltx_title ltx_title_section">
<span class="ltx_tag ltx_tag_section">3.1 </span>General System Settings</h2>

<section id="S1.SSx1" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Distributed Memory</h3>

<div id="S1.SSx1.p1" class="ltx_para">
<p class="ltx_p">The System is a distributed memory.


<span class="ltx_text ltx_font_typewriter">_optimsoc_system_is_dm</span> 
<br class="ltx_break"></p>
</div>
</section>
<section id="S1.SSx2" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Compute Tiles</h3>

<div id="S1.SSx2.p1" class="ltx_para">
<p class="ltx_p">Number of compute tiles and positions in system. Additionally, the
maximum number of cores per compute tile is specified.


<span class="ltx_text ltx_font_typewriter">_optimsoc_compute_tile_num</span> 
<br class="ltx_break"><span class="ltx_text ltx_font_typewriter">_optimsoc_compute_tiles[]</span> 
<br class="ltx_break"><span class="ltx_text ltx_font_typewriter">_optimsoc_max_cores_per_compute_tile</span> 
<br class="ltx_break"></p>
</div>
</section>
<section id="S1.SSx3" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Main Memory Size</h3>

<div id="S1.SSx3.p1" class="ltx_para">
<p class="ltx_p">Size of the main memory.


<span class="ltx_text ltx_font_typewriter">_optimsoc_mainmem_size</span> 
<br class="ltx_break"></p>
</div>
</section>
<section id="S1.SSx4" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Memory Tile Identifier</h3>

<div id="S1.SSx4.p1" class="ltx_para">
<p class="ltx_p">The position of the memory tile.


<span class="ltx_text ltx_font_typewriter">OPTIMSOC_MEMORYID</span> 
<br class="ltx_break"></p>
</div>
</section>
</section>
<section id="S2" class="ltx_section">
<h2 class="ltx_title ltx_title_section">
<span class="ltx_tag ltx_tag_section">3.2 </span>Clocking</h2>

<section id="S2.SSx1" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Static clock</h3>

<div id="S2.SSx1.p1" class="ltx_para">
<p class="ltx_p">Set whether static clock. If so, then also set clock frequency.


<span class="ltx_text ltx_font_typewriter">_optimsoc_system_has_static_clock</span> 
<br class="ltx_break"></p>
</div>
</section>
</section>
<section id="S3" class="ltx_section">
<h2 class="ltx_title ltx_title_section">
<span class="ltx_tag ltx_tag_section">3.3 </span>Network-on-Chip</h2>

<section id="S3.SSx1" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Dimension</h3>

<div id="S3.SSx1.p1" class="ltx_para">
<p class="ltx_p">The dimensions of the NoC.


<span class="ltx_text ltx_font_typewriter">OPTIMSOC_XDIM</span> 
<br class="ltx_break"><span class="ltx_text ltx_font_typewriter">OPTIMSOC_YDIM</span> 
<br class="ltx_break"></p>
</div>
</section>
<section id="S3.SSx2" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Number of virtual channels</h3>

<div id="S3.SSx2.p1" class="ltx_para">
<p class="ltx_p">The total number of virtual channels.


<span class="ltx_text ltx_font_typewriter">VCHANNELS</span> 
<br class="ltx_break"></p>
</div>
</section>
<section id="S3.SSx3" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Assignment of virtual channels</h3>

<div id="S3.SSx3.p1" class="ltx_para">
<p class="ltx_p">Assignment of virtual channels to services.


<span class="ltx_text ltx_font_typewriter">VCHANNEL_LSU_REQ</span> 
<br class="ltx_break"><span class="ltx_text ltx_font_typewriter">VCHANNEL_LSU_RESP</span> 
<br class="ltx_break"><span class="ltx_text ltx_font_typewriter">VCHANNEL_DMA_REQ</span> 
<br class="ltx_break"><span class="ltx_text ltx_font_typewriter">VCHANNEL_DMA_RESP</span> 
<br class="ltx_break"><span class="ltx_text ltx_font_typewriter">VCHANNEL_MPSIMPLE</span> 
<br class="ltx_break"></p>
</div>
</section>
</section>
<section id="S4" class="ltx_section">
<h2 class="ltx_title ltx_title_section">
<span class="ltx_tag ltx_tag_section">3.4 </span>Compute Tiles</h2>

<section id="S4.SSx1" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Compute tile memory size</h3>

<div id="S4.SSx1.p1" class="ltx_para">
<p class="ltx_p">Size of compute tile memory.


<span class="ltx_text ltx_font_typewriter">_optimsoc_compute_tile_memsize</span> 
<br class="ltx_break"></p>
</div>
</section>
<section id="S4.SSx2" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">Stack size</h3>

<div id="S4.SSx2.p1" class="ltx_para">
<p class="ltx_p">Size of stacks for each core.


<span class="ltx_text ltx_font_typewriter">_optimsoc_stacksize</span> 
<br class="ltx_break"></p>
</div>
</section>
</section>
<section id="S5" class="ltx_section">
<h2 class="ltx_title ltx_title_section">
<span class="ltx_tag ltx_tag_section">3.5 </span>UART Tiles</h2>

<section id="S5.SSx1" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">UART Configuration</h3>

<div id="S5.SSx1.p1" class="ltx_para">
<p class="ltx_p">Whether the system has a UART and where it is.


<span class="ltx_text ltx_font_typewriter">_optimsoc_has_uart</span> 
<br class="ltx_break"><span class="ltx_text ltx_font_typewriter">_optimsoc_uart_tile</span> 
<br class="ltx_break"></p>
</div>
</section>
<section id="S5.SSx2" class="ltx_subsection">
<h3 class="ltx_title ltx_title_subsection">LCD in UART tiles</h3>

<div id="S5.SSx2.p1" class="ltx_para">
<p class="ltx_p">UART tiles have an LCD controller.


<span class="ltx_text ltx_font_typewriter">OPTIMSOC_UART_LCD_ENABLE</span> 
<br class="ltx_break"></p>
</div>
</section>
</section>
</section>
</div>
</div>
</div>
