info x 50 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 adder_16
term mark 36 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  ieee;
USE ieee.std_logic_1164.all;

var add 1 15 0 164 54 10 0 0 Binstd_logic_vector
var add 2 15 0 164 54 13 0 0 Ainstd_logic_vector
var add 3 31 0 162 55 11 0 0 C0instd_logic
var add 4 15 0 164 56 10 0 0 Soutstd_logic_vector
var add 5 31 0 162 57 11 0 0 C4outstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 82 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0001011000001110
cell fill 1 2 0 0 0 0 0 0 0000001010101100
cell fill 1 4 0 0 0 0 0 0 0001111011001100
cell fill 1 6 0 0 0 0 0 0 0010000100010100
cell fill 1 8 0 0 0 0 0 0 0001100110010010
cell fill 1 10 0 0 0 0 0 0 0001010101011100
cell fill 1 12 0 0 0 0 0 0 0001000111010101
cell fill 1 14 0 0 0 0 0 0 1101110010010001
cell fill 1 16 0 0 0 0 0 0 0000001000100000
cell fill 2 0 0 0 0 0 0 0 1101001110101010
cell fill 2 2 0 0 0 0 0 0 0001110100101100
cell fill 2 4 0 0 0 0 0 0 0001011000001110
cell fill 2 6 0 0 0 0 0 0 0001001000101110
cell fill 2 8 0 0 0 0 0 0 1101011001010001
cell fill 2 10 0 0 0 0 0 0 0001010101011001
cell fill 2 12 0 0 0 0 0 0 0001001000101110
cell fill 2 14 0 0 0 0 0 0 0001010101011001
cell fill 2 16 0 0 0 0 0 0 0000010101001010
cell fill 3 0 0 0 0 0 0 0 0
cell fill 3 2 0 0 0 0 0 0 1
cell fill 3 4 0 0 0 0 0 0 0
cell fill 3 6 0 0 0 0 0 0 1
cell fill 3 8 0 0 0 0 0 0 0
cell fill 3 10 0 0 0 0 0 0 1
cell fill 3 12 0 0 0 0 0 0 0
cell fill 3 14 0 0 0 0 0 0 1
cell fill 3 16 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 677390336 29636509 52 0 0 0 0 adder_16.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 220 7 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = adder_16.vhd
Wed May 12 11:18:12 2004
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
