"/home/trinity/Downloads/efinity/2024.2/bin/efx_map" --project "verilog_learnings" --root "adder" --write-efx-verilog "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.map.v" --write-premap-module "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.elab.vdb" --binary-db "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/work_syn" --output-dir "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow" --project-xml "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/verilog_learnings.xml" --I "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings"