blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ROMmenXul.v,verilog,xil_defaultlib,../../../../Neoronio_2.srcs/sources_1/ip/ROMmenXul/sim/ROMmenXul.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
