# Linear-Carry-Select-Adder-in-VHDL-plus-Physical-Layout
The progect is going to be a 32 bit linear carry select adder. After the main shape, I'm going add pipelines and in the end create the physical layout (transistor layout using Virtuoso)
