Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: InstructionFetch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "InstructionFetch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "InstructionFetch"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : InstructionFetch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\ShiftLeft2.vhd" into library work
Parsing entity <ShiftLeft2>.
Parsing architecture <Behavioral> of entity <shiftleft2>.
Parsing VHDL file "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\program_counter.vhd" into library work
Parsing entity <program_counter>.
Parsing architecture <Behavioral> of entity <program_counter>.
Parsing VHDL file "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\mux_2_1.vhd" into library work
Parsing entity <mux_2_1>.
Parsing architecture <Behavioral> of entity <mux_2_1>.
Parsing VHDL file "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\memInstruction.vhd" into library work
Parsing entity <memInstruction>.
Parsing architecture <Behavioral> of entity <meminstruction>.
Parsing VHDL file "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\Adder.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\InstructionFetch.vhd" into library work
Parsing entity <InstructionFetch>.
Parsing architecture <Behavioral> of entity <instructionfetch>.
WARNING:HDLCompiler:946 - "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\InstructionFetch.vhd" Line 109: Actual for formal port input is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <InstructionFetch> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\InstructionFetch.vhd" Line 85: Using initial value "00000000000000000000000000000001" for pc_increment since it is never assigned

Elaborating entity <mux_2_1> (architecture <Behavioral>) from library <work>.

Elaborating entity <program_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <memInstruction> (architecture <Behavioral>) from library <work>.

Elaborating entity <Adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <ShiftLeft2> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <InstructionFetch>.
    Related source file is "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\InstructionFetch.vhd".
    Summary:
	no macro.
Unit <InstructionFetch> synthesized.

Synthesizing Unit <mux_2_1>.
    Related source file is "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\mux_2_1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2_1> synthesized.

Synthesizing Unit <program_counter>.
    Related source file is "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\program_counter.vhd".
    Found 32-bit register for signal <output>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <program_counter> synthesized.

Synthesizing Unit <memInstruction>.
    Related source file is "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\memInstruction.vhd".
WARNING:Xst:647 - Input <address<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'instrctMem', unconnected in block 'memInstruction', is tied to its initial value.
    Found 256x32-bit single-port Read Only RAM <Mram_instrctMem> for signal <instrctMem>.
    Summary:
	inferred   1 RAM(s).
Unit <memInstruction> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\Adder.vhd".
    Found 32-bit adder for signal <result> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <ShiftLeft2>.
    Related source file is "C:\Users\amrit\Documents\GitHub\ACHD_PROJECT\final_project\ShiftLeft2.vhd".
WARNING:Xst:647 - Input <input<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ShiftLeft2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 1
 32-bit register                                       : 1
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.

Synthesizing (advanced) Unit <memInstruction>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_instrctMem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memInstruction> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit single-port distributed Read Only RAM      : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <InstructionFetch> ...

Optimizing unit <program_counter> ...
WARNING:Xst:2677 - Node <PC/output_31> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_30> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_29> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_28> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_27> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_26> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_25> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_24> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_23> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_22> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_21> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_20> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_19> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_18> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_17> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_16> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_15> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_14> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_13> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_12> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_11> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_10> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_9> of sequential type is unconnected in block <InstructionFetch>.
WARNING:Xst:2677 - Node <PC/output_8> of sequential type is unconnected in block <InstructionFetch>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block InstructionFetch, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : InstructionFetch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 98
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 7
#      LUT2                        : 8
#      LUT3                        : 8
#      LUT4                        : 20
#      LUT5                        : 12
#      LUT6                        : 13
#      MUXCY                       : 12
#      VCC                         : 1
#      XORCY                       : 14
# FlipFlops/Latches                : 8
#      FDRE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 10
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  126800     0%  
 Number of Slice LUTs:                   70  out of  63400     0%  
    Number used as Logic:                70  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     70
   Number with an unused Flip Flop:      62  out of     70    88%  
   Number with an unused LUT:             0  out of     70     0%  
   Number of fully used LUT-FF pairs:     8  out of     70    11%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                  43  out of    210    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.382ns (Maximum Frequency: 295.714MHz)
   Minimum input arrival time before clock: 1.812ns
   Maximum output required time after clock: 2.016ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.382ns (frequency: 295.714MHz)
  Total number of paths / destination ports: 238 / 8
-------------------------------------------------------------------------
Delay:               3.382ns (Levels of Logic = 12)
  Source:            PC/output_0 (FF)
  Destination:       PC/output_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PC/output_0 to PC/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.361   0.429  PC/output_0 (PC/output_0)
     INV:I->O              1   0.113   0.000  PC_ADDER/Madd_result_lut<0>_INV_0 (PC_ADDER/Madd_result_lut<0>)
     MUXCY:S->O            1   0.353   0.000  PC_ADDER/Madd_result_cy<0> (PC_ADDER/Madd_result_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  PC_ADDER/Madd_result_cy<1> (PC_ADDER/Madd_result_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  PC_ADDER/Madd_result_cy<2> (PC_ADDER/Madd_result_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  PC_ADDER/Madd_result_cy<3> (PC_ADDER/Madd_result_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  PC_ADDER/Madd_result_cy<4> (PC_ADDER/Madd_result_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  PC_ADDER/Madd_result_cy<5> (PC_ADDER/Madd_result_cy<5>)
     XORCY:CI->O           2   0.370   0.360  PC_ADDER/Madd_result_xor<6> (PC_adder_output<6>)
     LUT2:I1->O            1   0.097   0.000  Branch_Adder/Madd_result_lut<6> (Branch_Adder/Madd_result_lut<6>)
     MUXCY:S->O            0   0.353   0.000  Branch_Adder/Madd_result_cy<6> (Branch_Adder/Madd_result_cy<6>)
     XORCY:CI->O           1   0.370   0.355  Branch_Adder/Madd_result_xor<7> (branch_adder_output<7>)
     LUT5:I4->O            1   0.097   0.000  PC_MUX/Mmux_output302 (PC_mux_output<7>)
     FDRE:D                    0.008          PC/output_7
    ----------------------------------------
    Total                      3.382ns (2.237ns logic, 1.145ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 86 / 24
-------------------------------------------------------------------------
Offset:              1.812ns (Levels of Logic = 9)
  Source:            branch_in<0> (PAD)
  Destination:       PC/output_7 (FF)
  Destination Clock: clk rising

  Data Path: branch_in<0> to PC/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.439  branch_in_0_IBUF (branch_in_0_IBUF)
     LUT2:I0->O            1   0.097   0.000  Branch_Adder/Madd_result_lut<2> (Branch_Adder/Madd_result_lut<2>)
     MUXCY:S->O            1   0.353   0.000  Branch_Adder/Madd_result_cy<2> (Branch_Adder/Madd_result_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Branch_Adder/Madd_result_cy<3> (Branch_Adder/Madd_result_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Branch_Adder/Madd_result_cy<4> (Branch_Adder/Madd_result_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Branch_Adder/Madd_result_cy<5> (Branch_Adder/Madd_result_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  Branch_Adder/Madd_result_cy<6> (Branch_Adder/Madd_result_cy<6>)
     XORCY:CI->O           1   0.370   0.355  Branch_Adder/Madd_result_xor<7> (branch_adder_output<7>)
     LUT5:I4->O            1   0.097   0.000  PC_MUX/Mmux_output302 (PC_mux_output<7>)
     FDRE:D                    0.008          PC/output_7
    ----------------------------------------
    Total                      1.812ns (1.018ns logic, 0.794ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 220 / 28
-------------------------------------------------------------------------
Offset:              2.016ns (Levels of Logic = 3)
  Source:            PC/output_2 (FF)
  Destination:       instruction<19> (PAD)
  Source Clock:      clk rising

  Data Path: PC/output_2 to instruction<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            20   0.361   0.677  PC/output_2 (PC/output_2)
     LUT3:I0->O            2   0.097   0.444  InstrMem/Mram_instrctMem311_SW0 (N2)
     LUT6:I4->O            1   0.097   0.339  InstrMem/Mram_instrctMem3911 (instruction_19_OBUF)
     OBUF:I->O                 0.000          instruction_19_OBUF (instruction<19>)
    ----------------------------------------
    Total                      2.016ns (0.555ns logic, 1.461ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.382|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 28.33 secs
 
--> 

Total memory usage is 842560 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    1 (   0 filtered)

