{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539718912604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539718912635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 16:41:51 2018 " "Processing started: Tue Oct 16 16:41:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539718912635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718912635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProblemaLCD -c ProblemaLCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProblemaLCD -c ProblemaLCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718912659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539718920321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539718920321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_onchip_memory2_0 " "Found entity 1: problemaLCD_onchip_memory2_0" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_test_bench " "Found entity 1: problemaLCD_nios2_qsys_0_test_bench" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_oci_test_bench " "Found entity 1: problemaLCD_nios2_qsys_0_oci_test_bench" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: problemaLCD_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: problemaLCD_nios2_qsys_0_jtag_debug_module_tck" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: problemaLCD_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_custom_instruction_master_comb_xconnect " "Found entity 1: problemaLCD_nios2_qsys_0_custom_instruction_master_comb_xconnect" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_cpu_test_bench " "Found entity 1: problemaLCD_nios2_qsys_0_cpu_test_bench" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: problemaLCD_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718959967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718959967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718960059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 1: problemaLCD_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 2: problemaLCD_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "3 problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 3: problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "4 problemaLCD_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 4: problemaLCD_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "5 problemaLCD_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 5: problemaLCD_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "6 problemaLCD_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 6: problemaLCD_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "7 problemaLCD_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 7: problemaLCD_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "8 problemaLCD_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 8: problemaLCD_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "9 problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 9: problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "10 problemaLCD_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: problemaLCD_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "11 problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "12 problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "13 problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 13: problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "14 problemaLCD_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 14: problemaLCD_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "15 problemaLCD_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 15: problemaLCD_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "16 problemaLCD_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 16: problemaLCD_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "17 problemaLCD_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 17: problemaLCD_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "18 problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 18: problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "19 problemaLCD_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 19: problemaLCD_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "20 problemaLCD_nios2_qsys_0_cpu_nios2_oci " "Found entity 20: problemaLCD_nios2_qsys_0_cpu_nios2_oci" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""} { "Info" "ISGN_ENTITY_NAME" "21 problemaLCD_nios2_qsys_0_cpu " "Found entity 21: problemaLCD_nios2_qsys_0_cpu" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718960456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_nios2_qsys_0 " "Found entity 1: problemaLCD_nios2_qsys_0" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718960526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: problemaLCD_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718960584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: problemaLCD_mm_interconnect_0_rsp_xbar_mux" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718960670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: problemaLCD_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718960784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_rsp_mux_001 " "Found entity 1: problemaLCD_mm_interconnect_0_rsp_mux_001" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718960848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_rsp_mux " "Found entity 1: problemaLCD_mm_interconnect_0_rsp_mux" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718960949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718960949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_rsp_demux_003 " "Found entity 1: problemaLCD_mm_interconnect_0_rsp_demux_003" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_rsp_demux " "Found entity 1: problemaLCD_mm_interconnect_0_rsp_demux" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel problemaLCD_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel problemaLCD_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_router_005_default_decode " "Found entity 1: problemaLCD_mm_interconnect_0_router_005_default_decode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961131 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_mm_interconnect_0_router_005 " "Found entity 2: problemaLCD_mm_interconnect_0_router_005" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel problemaLCD_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel problemaLCD_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_router_003_default_decode " "Found entity 1: problemaLCD_mm_interconnect_0_router_003_default_decode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961175 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_mm_interconnect_0_router_003 " "Found entity 2: problemaLCD_mm_interconnect_0_router_003" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel problemaLCD_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel problemaLCD_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_router_002_default_decode " "Found entity 1: problemaLCD_mm_interconnect_0_router_002_default_decode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961221 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_mm_interconnect_0_router_002 " "Found entity 2: problemaLCD_mm_interconnect_0_router_002" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel problemaLCD_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel problemaLCD_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_router_001_default_decode " "Found entity 1: problemaLCD_mm_interconnect_0_router_001_default_decode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961268 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_mm_interconnect_0_router_001 " "Found entity 2: problemaLCD_mm_interconnect_0_router_001" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel problemaLCD_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel problemaLCD_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_router_default_decode " "Found entity 1: problemaLCD_mm_interconnect_0_router_default_decode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961317 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_mm_interconnect_0_router " "Found entity 2: problemaLCD_mm_interconnect_0_router" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel problemaLCD_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel problemaLCD_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: problemaLCD_mm_interconnect_0_id_router_002_default_decode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961361 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_mm_interconnect_0_id_router_002 " "Found entity 2: problemaLCD_mm_interconnect_0_id_router_002" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel problemaLCD_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel problemaLCD_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718961399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_id_router_default_decode " "Found entity 1: problemaLCD_mm_interconnect_0_id_router_default_decode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961416 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_mm_interconnect_0_id_router " "Found entity 2: problemaLCD_mm_interconnect_0_id_router" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: problemaLCD_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: problemaLCD_mm_interconnect_0_cmd_xbar_mux" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: problemaLCD_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: problemaLCD_mm_interconnect_0_cmd_xbar_demux" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_cmd_mux_003 " "Found entity 1: problemaLCD_mm_interconnect_0_cmd_mux_003" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_cmd_mux_001 " "Found entity 1: problemaLCD_mm_interconnect_0_cmd_mux_001" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_cmd_mux " "Found entity 1: problemaLCD_mm_interconnect_0_cmd_mux" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_cmd_demux_001 " "Found entity 1: problemaLCD_mm_interconnect_0_cmd_demux_001" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_cmd_demux " "Found entity 1: problemaLCD_mm_interconnect_0_cmd_demux" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718961893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718961893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: problemaLCD_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_avalon_st_adapter " "Found entity 1: problemaLCD_mm_interconnect_0_avalon_st_adapter" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel problemaLCD_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718962149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel problemaLCD_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718962150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: problemaLCD_mm_interconnect_0_addr_router_001_default_decode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962170 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_mm_interconnect_0_addr_router_001 " "Found entity 2: problemaLCD_mm_interconnect_0_addr_router_001" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel problemaLCD_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718962216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel problemaLCD_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at problemaLCD_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539718962217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0_addr_router_default_decode " "Found entity 1: problemaLCD_mm_interconnect_0_addr_router_default_decode" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962238 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_mm_interconnect_0_addr_router " "Found entity 2: problemaLCD_mm_interconnect_0_addr_router" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_mm_interconnect_0 " "Found entity 1: problemaLCD_mm_interconnect_0" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_ledvermelho.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_ledvermelho.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_LedVermelho " "Found entity 1: problemaLCD_LedVermelho" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_LedVermelho.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_LedVermelho.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_ledazul.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_ledazul.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_LedAzul " "Found entity 1: problemaLCD_LedAzul" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_LedAzul.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_LedAzul.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file problemalcd/synthesis/submodules/problemalcd_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_jtag_uart_0_sim_scfifo_w " "Found entity 1: problemaLCD_jtag_uart_0_sim_scfifo_w" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962589 ""} { "Info" "ISGN_ENTITY_NAME" "2 problemaLCD_jtag_uart_0_scfifo_w " "Found entity 2: problemaLCD_jtag_uart_0_scfifo_w" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962589 ""} { "Info" "ISGN_ENTITY_NAME" "3 problemaLCD_jtag_uart_0_sim_scfifo_r " "Found entity 3: problemaLCD_jtag_uart_0_sim_scfifo_r" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962589 ""} { "Info" "ISGN_ENTITY_NAME" "4 problemaLCD_jtag_uart_0_scfifo_r " "Found entity 4: problemaLCD_jtag_uart_0_scfifo_r" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962589 ""} { "Info" "ISGN_ENTITY_NAME" "5 problemaLCD_jtag_uart_0 " "Found entity 5: problemaLCD_jtag_uart_0" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_irq_mapper " "Found entity 1: problemaLCD_irq_mapper" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_botaosubir.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_botaosubir.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_BotaoSubir " "Found entity 1: problemaLCD_BotaoSubir" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_BotaoSubir.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_BotaoSubir.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/problemalcd_botaodescer.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/problemalcd_botaodescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD_BotaoDescer " "Found entity 1: problemaLCD_BotaoDescer" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_BotaoDescer.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_BotaoDescer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/conexaolcd.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/conexaolcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConexaoLCD " "Found entity 1: ConexaoLCD" {  } { { "problemaLCD/synthesis/submodules/ConexaoLCD.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/ConexaoLCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "problemaLCD/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "problemaLCD/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718962944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718962944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file problemalcd/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963535 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "problemaLCD/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "problemaLCD/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "problemaLCD/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problemalcd/synthesis/problemalcd.v 1 1 " "Found 1 design units, including 1 entities, in source file problemalcd/synthesis/problemalcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 problemaLCD " "Found entity 1: problemaLCD" {  } { { "problemaLCD/synthesis/problemaLCD.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718963822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963822 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/intelFPGA_lite/18.1/ProblemaLCD/ConexaoLCD.v C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/ConexaoLCD.v " "File \"C:/intelFPGA_lite/18.1/ProblemaLCD/ConexaoLCD.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/ConexaoLCD.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1539718963855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conexaolcd.v 0 0 " "Found 0 design units, including 0 entities, in source file conexaolcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718963856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problemaLCD " "Elaborating entity \"problemaLCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539718964589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_BotaoDescer problemaLCD_BotaoDescer:botaodescer " "Elaborating entity \"problemaLCD_BotaoDescer\" for hierarchy \"problemaLCD_BotaoDescer:botaodescer\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "botaodescer" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718966283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConexaoLCD ConexaoLCD:conexaolcd_0 " "Elaborating entity \"ConexaoLCD\" for hierarchy \"ConexaoLCD:conexaolcd_0\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "conexaolcd_0" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718966602 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done ConexaoLCD.v(10) " "Output port \"done\" at ConexaoLCD.v(10) has no driver" {  } { { "problemaLCD/synthesis/submodules/ConexaoLCD.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/ConexaoLCD.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539718966637 "|problemaLCD|ConexaoLCD:conexaolcd_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_LedAzul problemaLCD_LedAzul:ledazul " "Elaborating entity \"problemaLCD_LedAzul\" for hierarchy \"problemaLCD_LedAzul:ledazul\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "ledazul" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718966729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_jtag_uart_0 problemaLCD_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"problemaLCD_jtag_uart_0\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718966777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_jtag_uart_0_scfifo_w problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w " "Elaborating entity \"problemaLCD_jtag_uart_0_scfifo_w\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "the_problemaLCD_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718966856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718968741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718968856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718968881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718968881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718968881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718968881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718968881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718968881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718968881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718968881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718968881 ""}  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539718968881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/scfifo_kr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718969422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718969422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718969433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718969579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718969579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/scfifo_kr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718969595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718969847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718969847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718969874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718970039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718970039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718970063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718970729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718970729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718970748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718971056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718971056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_w:the_problemaLCD_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718971076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_jtag_uart_0_scfifo_r problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_r:the_problemaLCD_jtag_uart_0_scfifo_r " "Elaborating entity \"problemaLCD_jtag_uart_0_scfifo_r\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|problemaLCD_jtag_uart_0_scfifo_r:the_problemaLCD_jtag_uart_0_scfifo_r\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "the_problemaLCD_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718971199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "problemaLCD_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718971975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718972122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718972122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718972122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718972122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718972122 ""}  } { { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539718972122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718979437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"problemaLCD_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:problemaLCD_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718979806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0 problemaLCD_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"problemaLCD_nios2_qsys_0\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "nios2_qsys_0" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718979881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0.v" "cpu" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718980006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_test_bench problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_test_bench:the_problemaLCD_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_test_bench\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_test_bench:the_problemaLCD_nios2_qsys_0_cpu_test_bench\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_test_bench" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 3608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718980273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_register_bank_a_module problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "problemaLCD_nios2_qsys_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 4139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718980323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981115 ""}  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539718981115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718981235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718981235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_a_module:problemaLCD_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_register_bank_b_module problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_b_module:problemaLCD_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_register_bank_b_module:problemaLCD_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "problemaLCD_nios2_qsys_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 4157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 4653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718981807 ""}  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539718981807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_break problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_break:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_break:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_break" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_xbrk problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_xbrk:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_xbrk:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718981981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_dbrk problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_dbrk:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_dbrk:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_itrace problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_itrace:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_itrace:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_td_mode problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_td_mode:problemaLCD_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_dtrace\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_td_mode:problemaLCD_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_pib problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_pib:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_pib:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_pib" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_oci_im problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_im:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_oci_im:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_oci_im" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_avalon_reg problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_avalon_reg:the_problemaLCD_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_avalon_reg:the_problemaLCD_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_nios2_ocimem problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718982719 ""}  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539718982719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718982838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718982838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_nios2_ocimem:the_problemaLCD_nios2_qsys_0_cpu_nios2_ocimem\|problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram_module:problemaLCD_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718982848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_debug_slave_tck problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|problemaLCD_nios2_qsys_0_cpu_debug_slave_tck:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|problemaLCD_nios2_qsys_0_cpu_debug_slave_tck:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_problemaLCD_nios2_qsys_0_cpu_debug_slave_tck" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_problemaLCD_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" "problemaLCD_nios2_qsys_0_cpu_debug_slave_phy" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy " "Instantiated megafunction \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718983780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718983780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718983780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718983780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718983780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718983780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718983780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718983780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718983780 ""}  } { { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539718983780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"problemaLCD_nios2_qsys_0:nios2_qsys_0\|problemaLCD_nios2_qsys_0_cpu:cpu\|problemaLCD_nios2_qsys_0_cpu_nios2_oci:the_problemaLCD_nios2_qsys_0_cpu_nios2_oci\|problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper:the_problemaLCD_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:problemaLCD_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_onchip_memory2_0 problemaLCD_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"problemaLCD_onchip_memory2_0\" for hierarchy \"problemaLCD_onchip_memory2_0:onchip_memory2_0\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "onchip_memory2_0" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718983933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram problemaLCD_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"problemaLCD_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_onchip_memory2_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718984017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "problemaLCD_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"problemaLCD_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718985061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "problemaLCD_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"problemaLCD_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file problemaLCD_onchip_memory2_0.hex " "Parameter \"init_file\" = \"problemaLCD_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4048 " "Parameter \"maximum_depth\" = \"4048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4048 " "Parameter \"numwords_a\" = \"4048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539718985061 ""}  } { { "problemaLCD/synthesis/submodules/problemaLCD_onchip_memory2_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539718985061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhh1 " "Found entity 1: altsyncram_vhh1" {  } { { "db/altsyncram_vhh1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/altsyncram_vhh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539718985205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539718985205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhh1 problemaLCD_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vhh1:auto_generated " "Elaborating entity \"altsyncram_vhh1\" for hierarchy \"problemaLCD_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vhh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718985215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "nios2_qsys_0_custom_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718987333 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "problemaLCD/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539718987335 "|problemaLCD|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_nios2_qsys_0_custom_instruction_master_comb_xconnect problemaLCD_nios2_qsys_0_custom_instruction_master_comb_xconnect:nios2_qsys_0_custom_instruction_master_comb_xconnect " "Elaborating entity \"problemaLCD_nios2_qsys_0_custom_instruction_master_comb_xconnect\" for hierarchy \"problemaLCD_nios2_qsys_0_custom_instruction_master_comb_xconnect:nios2_qsys_0_custom_instruction_master_comb_xconnect\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "nios2_qsys_0_custom_instruction_master_comb_xconnect" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718988438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "nios2_qsys_0_custom_instruction_master_comb_slave_translator0" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718988482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "problemaLCD/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539718988484 "|problemaLCD|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "problemaLCD/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539718988484 "|problemaLCD|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "problemaLCD/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539718988484 "|problemaLCD|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0 problemaLCD_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"problemaLCD_mm_interconnect_0\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718988576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718989978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botaosubir_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:botaosubir_s1_translator\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "botaosubir_s1_translator" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 1779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718990752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_router problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router:router " "Elaborating entity \"problemaLCD_mm_interconnect_0_router\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router:router\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 2920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_router_default_decode problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router:router\|problemaLCD_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"problemaLCD_mm_interconnect_0_router_default_decode\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router:router\|problemaLCD_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_router_001 problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"problemaLCD_mm_interconnect_0_router_001\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_001:router_001\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_router_001_default_decode problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_001:router_001\|problemaLCD_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"problemaLCD_mm_interconnect_0_router_001_default_decode\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_001:router_001\|problemaLCD_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_router_002 problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"problemaLCD_mm_interconnect_0_router_002\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_002:router_002\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_router_002_default_decode problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_002:router_002\|problemaLCD_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"problemaLCD_mm_interconnect_0_router_002_default_decode\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_002:router_002\|problemaLCD_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_router_005 problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"problemaLCD_mm_interconnect_0_router_005\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_005:router_005\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "router_005" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_router_005_default_decode problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_005:router_005\|problemaLCD_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"problemaLCD_mm_interconnect_0_router_005_default_decode\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_router_005:router_005\|problemaLCD_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_cmd_demux problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"problemaLCD_mm_interconnect_0_cmd_demux\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_cmd_demux_001 problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"problemaLCD_mm_interconnect_0_cmd_demux_001\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_cmd_mux problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"problemaLCD_mm_interconnect_0_cmd_mux\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_cmd_mux_003 problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"problemaLCD_mm_interconnect_0_cmd_mux_003\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_rsp_demux problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"problemaLCD_mm_interconnect_0_rsp_demux\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_rsp_demux_003 problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"problemaLCD_mm_interconnect_0_rsp_demux_003\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718991999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_rsp_mux problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"problemaLCD_mm_interconnect_0_rsp_mux\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_rsp_mux_001 problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"problemaLCD_mm_interconnect_0_rsp_mux_001\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_avalon_st_adapter problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"problemaLCD_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0.v" 3701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_mm_interconnect_0_avalon_st_adapter_error_adapter_0 problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|problemaLCD_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"problemaLCD_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"problemaLCD_mm_interconnect_0:mm_interconnect_0\|problemaLCD_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|problemaLCD_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "problemaLCD_irq_mapper problemaLCD_irq_mapper:irq_mapper " "Elaborating entity \"problemaLCD_irq_mapper\" for hierarchy \"problemaLCD_irq_mapper:irq_mapper\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "problemaLCD/synthesis/problemaLCD.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/problemaLCD.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "problemaLCD/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "problemaLCD/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539718992828 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539718996686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.16.16:43:25 Progress: Loading sld1d0e32de/alt_sld_fab_wrapper_hw.tcl " "2018.10.16.16:43:25 Progress: Loading sld1d0e32de/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719005408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719010087 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719010656 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719014059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719014313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719014499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719014747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719014806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719014877 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539719016136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1d0e32de/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/ip/sld1d0e32de/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539719016645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719016645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539719016786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719016786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539719016819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719016819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539719016934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719016934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539719017066 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539719017066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719017066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/db/ip/sld1d0e32de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539719017186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719017186 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1539719031686 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 352 -1 0 } } { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 3545 -1 0 } } { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2907 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 3956 -1 0 } } { "problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_nios2_qsys_0_cpu.v" 2099 -1 0 } } { "problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/problemaLCD_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "problemaLCD/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/ProblemaLCD/problemaLCD/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1539719032502 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1539719032504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539719034041 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "71 " "71 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1539719037797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ProblemaLCD/output_files/ProblemaLCD.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ProblemaLCD/output_files/ProblemaLCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719039786 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539719045310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539719045310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2087 " "Implemented 2087 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539719048925 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539719048925 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1918 " "Implemented 1918 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539719048925 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1539719048925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539719048925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539719049162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 16:44:09 2018 " "Processing ended: Tue Oct 16 16:44:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539719049162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539719049162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539719049162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539719049162 ""}
