// Seed: 3776141975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = 1;
  always @(id_8) begin
    id_3 = id_3;
  end
  wire id_9;
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    input  wire  id_2,
    output tri1  id_3,
    output uwire id_4,
    output tri0  id_5,
    input  tri1  id_6
);
  assign id_4 = id_6;
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
