{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742040134518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742040134523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 20:02:14 2025 " "Processing started: Sat Mar 15 20:02:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742040134523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040134523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040134523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742040134725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742040134725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742040140302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040140302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742040140316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 stopwatch.v(73) " "Verilog HDL assignment warning at stopwatch.v(73): truncated value with size 32 to match size of target (20)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 stopwatch.v(82) " "Verilog HDL assignment warning at stopwatch.v(82): truncated value with size 32 to match size of target (20)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 stopwatch.v(96) " "Verilog HDL assignment warning at stopwatch.v(96): truncated value with size 32 to match size of target (20)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(161) " "Verilog HDL assignment warning at stopwatch.v(161): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(164) " "Verilog HDL assignment warning at stopwatch.v(164): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(168) " "Verilog HDL assignment warning at stopwatch.v(168): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(171) " "Verilog HDL assignment warning at stopwatch.v(171): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(175) " "Verilog HDL assignment warning at stopwatch.v(175): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(178) " "Verilog HDL assignment warning at stopwatch.v(178): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stopwatch.v(155) " "Verilog HDL Case Statement information at stopwatch.v(155): all case item expressions in this case statement are onehot" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 stopwatch.v(11) " "Output port \"HEX6\" at stopwatch.v(11) has no driver" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742040140317 "|stopwatch"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742040140323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1742040140323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:UL0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:UL0\"" {  } { { "stopwatch.v" "UL0" { Text "F:/fp/q2/stopwatch/stopwatch.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742040140323 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_lut.v(7) " "Verilog HDL Case Statement warning at seg7_lut.v(7): incomplete case statement has no default case item" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1742040140324 "|stopwatch|SEG7_LUT:UL0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oSEG seg7_lut.v(5) " "Verilog HDL Always Construct warning at seg7_lut.v(5): inferring latch(es) for variable \"oSEG\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742040140324 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[0\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[0\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040140324 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[1\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[1\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040140324 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[2\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[2\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040140324 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[3\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[3\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040140324 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[4\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[4\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040140324 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[5\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[5\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040140324 "|stopwatch|SEG7_LUT:UL0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[6\] seg7_lut.v(5) " "Inferred latch for \"oSEG\[6\]\" at seg7_lut.v(5)" {  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040140324 "|stopwatch|SEG7_LUT:UL0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[0\] " "Latch SEG7_LUT:UL0\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[1\] " "Latch SEG7_LUT:UL0\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[2\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[2\] " "Latch SEG7_LUT:UL0\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[3\] " "Latch SEG7_LUT:UL0\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[2\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[4\] " "Latch SEG7_LUT:UL0\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[5\] " "Latch SEG7_LUT:UL0\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL0\|oSEG\[6\] " "Latch SEG7_LUT:UL0\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[0\] " "Latch SEG7_LUT:UL1\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[1\] " "Latch SEG7_LUT:UL1\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[2\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[2\] " "Latch SEG7_LUT:UL1\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[3\] " "Latch SEG7_LUT:UL1\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[2\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[4\] " "Latch SEG7_LUT:UL1\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[5\] " "Latch SEG7_LUT:UL1\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL1\|oSEG\[6\] " "Latch SEG7_LUT:UL1\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hsec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal hsec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[0\] " "Latch SEG7_LUT:UL2\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[1\] " "Latch SEG7_LUT:UL2\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[2\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[2\] " "Latch SEG7_LUT:UL2\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[3\] " "Latch SEG7_LUT:UL2\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[2\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[4\] " "Latch SEG7_LUT:UL2\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140620 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[5\] " "Latch SEG7_LUT:UL2\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL2\|oSEG\[6\] " "Latch SEG7_LUT:UL2\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_l\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[0\] " "Latch SEG7_LUT:UL3\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[1\] " "Latch SEG7_LUT:UL3\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[2\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[2\] " "Latch SEG7_LUT:UL3\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[3\] " "Latch SEG7_LUT:UL3\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[2\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[4\] " "Latch SEG7_LUT:UL3\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[5\] " "Latch SEG7_LUT:UL3\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL3\|oSEG\[6\] " "Latch SEG7_LUT:UL3\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sec_h\[1\] " "Ports D and ENA on the latch are fed by the same signal sec_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[0\] " "Latch SEG7_LUT:UL4\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[1\] " "Latch SEG7_LUT:UL4\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[2\] " "Ports D and ENA on the latch are fed by the same signal min_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[2\] " "Latch SEG7_LUT:UL4\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[3\] " "Latch SEG7_LUT:UL4\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[2\] " "Ports D and ENA on the latch are fed by the same signal min_l\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[4\] " "Latch SEG7_LUT:UL4\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[5\] " "Latch SEG7_LUT:UL4\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL4\|oSEG\[6\] " "Latch SEG7_LUT:UL4\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_l\[1\] " "Ports D and ENA on the latch are fed by the same signal min_l\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[0\] " "Latch SEG7_LUT:UL5\|oSEG\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[1\] " "Latch SEG7_LUT:UL5\|oSEG\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[2\] " "Ports D and ENA on the latch are fed by the same signal min_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[2\] " "Latch SEG7_LUT:UL5\|oSEG\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[3\] " "Latch SEG7_LUT:UL5\|oSEG\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[2\] " "Ports D and ENA on the latch are fed by the same signal min_h\[2\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[4\] " "Latch SEG7_LUT:UL5\|oSEG\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[5\] " "Latch SEG7_LUT:UL5\|oSEG\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SEG7_LUT:UL5\|oSEG\[6\] " "Latch SEG7_LUT:UL5\|oSEG\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA min_h\[1\] " "Ports D and ENA on the latch are fed by the same signal min_h\[1\]" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1742040140621 ""}  } { { "seg7_lut.v" "" { Text "F:/fp/q2/stopwatch/seg7_lut.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1742040140621 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 58 -1 0 } } { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1742040140622 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1742040140622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742040140644 "|stopwatch|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742040140644 "|stopwatch|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742040140644 "|stopwatch|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742040140644 "|stopwatch|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742040140644 "|stopwatch|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742040140644 "|stopwatch|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "stopwatch.v" "" { Text "F:/fp/q2/stopwatch/stopwatch.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742040140644 "|stopwatch|HEX6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742040140644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742040140697 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742040140938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742040140997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742040140997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742040141018 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742040141018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Implemented 241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742040141018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742040141018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742040141025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 15 20:02:21 2025 " "Processing ended: Sat Mar 15 20:02:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742040141025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742040141025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742040141025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742040141025 ""}
