git clone --depth 1 --no-tags https://github.com/SaiVardhan3/SR-flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473980321
git clone --depth 1 --no-tags https://github.com/01FE19BEC294/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474342563
git clone --depth 1 --no-tags https://github.com/GJigar/FPGA_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473633775
git clone --depth 1 --no-tags https://github.com/acmachado14/tp2-isl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470369434
git clone --depth 1 --no-tags https://github.com/Ahmed-nour1/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468733981
git clone --depth 1 --no-tags https://github.com/KarthikeyaSharma16/VERILOG-CODES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471973459
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473750413
git clone --depth 1 --no-tags https://github.com/COMPUBRODY/DDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474468447
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473979383
git clone --depth 1 --no-tags https://github.com/efabless/sram_macro_16KB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473787826
git clone --depth 1 --no-tags https://github.com/WorkkoutHW/HDL_Before_the_foramt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470590016
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Ripple-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472444440
git clone --depth 1 --no-tags https://github.com/hhj1107/junga_soc_mpw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471792996
git clone --depth 1 --no-tags https://github.com/01fe19bec085/Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471974196
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/sequence-detector-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472386358
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Multiplexer-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472079382
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473699256
git clone --depth 1 --no-tags https://github.com/qqo60710/hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473499675
git clone --depth 1 --no-tags https://github.com/HanaYuki399/ADSP_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473721043
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/JK_Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474102859
git clone --depth 1 --no-tags https://github.com/01fe20bec413/MUL_DATAPATH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473964242
git clone --depth 1 --no-tags https://github.com/tejsudarshan/Rams.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474091483
git clone --depth 1 --no-tags https://github.com/01fe20bec426/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475013098
git clone --depth 1 --no-tags https://github.com/PriyanshJaiswal/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468848941
git clone --depth 1 --no-tags https://github.com/AdrianValentin04/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468756000
git clone --depth 1 --no-tags https://github.com/sturzucosmin/Baggage-Drop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468910654
git clone --depth 1 --no-tags https://github.com/RuiZhangHIT/HIT_Digital_Logic_Design_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469345270
git clone --depth 1 --no-tags https://github.com/qaz159qaz159/NTUEE_Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470748001
git clone --depth 1 --no-tags https://github.com/joebaarath/T4_CS_1D_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470262436
git clone --depth 1 --no-tags https://github.com/GumGun-misc/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471749377
git clone --depth 1 --no-tags https://github.com/zhouliang-yu/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474815838
git clone --depth 1 --no-tags https://github.com/Khaled-Swilam/Single_Cycle_32_MIPS_Processor_Harvard_Archeticture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474976218
git clone --depth 1 --no-tags https://github.com/lsn42/bf-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470069646
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab5Attempt2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473770867
git clone --depth 1 --no-tags https://github.com/01fe20bec408/repmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473987997
git clone --depth 1 --no-tags https://github.com/ShinChoon/VHDLExercise2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474181532
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474031118
git clone --depth 1 --no-tags https://github.com/shenttt123/FPGA_RLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474729082
git clone --depth 1 --no-tags https://github.com/Bynaryman/teras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471089853
git clone --depth 1 --no-tags https://github.com/gustavoSo3/ac_risc_c_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472469504
git clone --depth 1 --no-tags https://github.com/537Cheese/LAB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472999744
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/sequence_detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472811972
git clone --depth 1 --no-tags https://github.com/diegonagai/SAP-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470803657
git clone --depth 1 --no-tags https://github.com/Oliverz1206/UG_Y3_LAB_Verilog-HDL_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472733184
git clone --depth 1 --no-tags https://github.com/preston-1/8-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470555336
git clone --depth 1 --no-tags https://github.com/jwredhead/Matrix-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471533249
git clone --depth 1 --no-tags https://github.com/junli929/dsp-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471939944
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Half-adder-verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472059688
git clone --depth 1 --no-tags https://github.com/01fe20bec404/MULTIPLIER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473955615
git clone --depth 1 --no-tags https://github.com/01fe20bec426/RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473985005
git clone --depth 1 --no-tags https://github.com/01fe20bec408/halfadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473990215
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Ripple_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474035133
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/Assignment2-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474566424
git clone --depth 1 --no-tags https://github.com/varunvp25/01FE19BEC214.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474398443
git clone --depth 1 --no-tags https://github.com/ZHE202107/NUTC_DLDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474776265
git clone --depth 1 --no-tags https://github.com/01fe20bec408/Ripple-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474368550
git clone --depth 1 --no-tags https://github.com/engeeinfo/DATA-PATH-EXAMPLES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473149542
git clone --depth 1 --no-tags https://github.com/01fe20bec415/sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473657854
git clone --depth 1 --no-tags https://github.com/tejsudarshan/ParkingSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474102501
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Full_Substractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474106485
git clone --depth 1 --no-tags https://github.com/ninadshenvi/Tic_tac_toe_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474102688
git clone --depth 1 --no-tags https://github.com/suwesh/simple-alu-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470702582
git clone --depth 1 --no-tags https://github.com/RBY822/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471294931
git clone --depth 1 --no-tags https://github.com/krssg-embedded/fpga-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473611975
git clone --depth 1 --no-tags https://github.com/blablabla888/blablabla564.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473634250
git clone --depth 1 --no-tags https://github.com/Tann1/cmpe140.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470944873
git clone --depth 1 --no-tags https://github.com/hunson89123/DLDP_Homework1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472357739
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/ASSIGNMENT1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472465703
git clone --depth 1 --no-tags https://github.com/MIKEHHQ/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469979476
git clone --depth 1 --no-tags https://github.com/GuangG8763/Verilog_PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473247118
git clone --depth 1 --no-tags https://github.com/yanggengchen/Ve370-FA2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473405827
git clone --depth 1 --no-tags https://github.com/mixchel/TP2ISL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471374738
git clone --depth 1 --no-tags https://github.com/abob208/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471607025
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472817070
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472813861
git clone --depth 1 --no-tags https://github.com/gbrrrl-no/ProjetoHW-2021.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472953165
git clone --depth 1 --no-tags https://github.com/andars/spoke.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469564986
git clone --depth 1 --no-tags https://github.com/MostafaMahmoud54/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469870250
git clone --depth 1 --no-tags https://github.com/SamAgarwal20/FloatingPointArithmetics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469283246
git clone --depth 1 --no-tags https://github.com/neil-lukowski/RTL_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468687287
git clone --depth 1 --no-tags https://github.com/AlexandruTurcu12/Maze-Runner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469896835
git clone --depth 1 --no-tags https://github.com/gvin773/CSED311_Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472264491
git clone --depth 1 --no-tags https://github.com/Sohan-MH/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474307362
git clone --depth 1 --no-tags https://github.com/Prafful1999/Seven-Segment-on-BASYS3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471999996
git clone --depth 1 --no-tags https://github.com/andars/caravel-4ft4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472097099
git clone --depth 1 --no-tags https://github.com/jeevaka0/ElbertV2Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472097485
git clone --depth 1 --no-tags https://github.com/inQuitiVe/ICDLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469636096
git clone --depth 1 --no-tags https://github.com/giminose/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468618221
git clone --depth 1 --no-tags https://github.com/CSIE523/ICDesign-Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469032684
git clone --depth 1 --no-tags https://github.com/ChenxiLiao/3-8-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473508457
git clone --depth 1 --no-tags https://github.com/jason902020/jason.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473585726
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Ripple-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473458347
git clone --depth 1 --no-tags https://github.com/Fukuanchih/3to8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473690967
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Half-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474089331
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Car_Parking_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473956304
git clone --depth 1 --no-tags https://github.com/choucl/FPGA-BreathingLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473994226
