$comment
	File created using the following command:
		vcd file hex7seg.msim.vcd -direction
$end
$date
	Tue Oct 30 21:12:18 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module hex7seg_vlg_vec_tst $end
$var reg 4 ! x [3:0] $end
$var wire 1 " leds [1] $end
$var wire 1 # leds [2] $end
$var wire 1 $ leds [3] $end
$var wire 1 % leds [4] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [6] $end
$var wire 1 ( leds [7] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / leds[7]~output_o $end
$var wire 1 0 leds[6]~output_o $end
$var wire 1 1 leds[5]~output_o $end
$var wire 1 2 leds[4]~output_o $end
$var wire 1 3 leds[3]~output_o $end
$var wire 1 4 leds[2]~output_o $end
$var wire 1 5 leds[1]~output_o $end
$var wire 1 6 x[0]~input_o $end
$var wire 1 7 x[1]~input_o $end
$var wire 1 8 x[2]~input_o $end
$var wire 1 9 x[3]~input_o $end
$var wire 1 : WideOr6~0_combout $end
$var wire 1 ; WideOr5~0_combout $end
$var wire 1 < WideOr4~0_combout $end
$var wire 1 = WideOr3~0_combout $end
$var wire 1 > WideOr2~0_combout $end
$var wire 1 ? WideOr1~0_combout $end
$var wire 1 @ WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1(
0'
0&
0%
0$
0#
0"
0)
1*
x+
1,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
$end
#80000
b1000 !
b1010 !
b1011 !
16
17
19
1:
1@
1?
14
15
0/
0(
1"
1#
#160000
b11 !
09
0@
0?
1<
1;
10
11
04
05
0"
0#
1&
1'
#240000
b1 !
b1001 !
07
19
0;
00
0'
#320000
b1000 !
b0 !
06
09
0:
0<
01
1/
1(
0&
#1000000
