// Seed: 1131575572
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3.id_6 = (-1);
  wor id_11;
  always id_4 = 1'b0;
  assign id_3 = id_11;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2
);
  assign id_2 = id_0;
  wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5
  );
endmodule
