// Seed: 3620877658
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri id_2
);
  assign id_4#(
      .id_2(-1),
      .id_0(-1)
  ) = -1;
endmodule
module module_1 (
    output wor id_0,
    id_17,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    input wand id_7,
    input uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri id_11,
    output wor id_12,
    input tri id_13,
    input wor id_14,
    output wor id_15
);
  wire id_18;
  logic [7:0][1  |  -1] id_19 = -1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_6
  );
  assign modCall_1.id_2 = 0;
  id_20(
      1, -1, id_5
  );
endmodule
