$date
	Fri Jan 28 16:00:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module traffic_light_controller_tb $end
$var wire 1 ! wl $end
$var wire 2 " sl [1:0] $end
$var wire 2 # ml [1:0] $end
$var reg 1 $ clk $end
$var reg 1 % req $end
$var reg 1 & reset $end
$var reg 1 ' ss $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 2 ( ml [1:0] $end
$var wire 1 % req $end
$var wire 1 & reset $end
$var wire 2 ) sl [1:0] $end
$var wire 1 ' ss $end
$var wire 1 ! wl $end
$var reg 2 * mlReg [1:0] $end
$var reg 1 + sensorState $end
$var reg 2 , slReg [1:0] $end
$var reg 3 - state [2:0] $end
$var reg 1 . wlReg $end
$var integer 32 / secs [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
0.
b0 -
b10 ,
0+
b0 *
b10 )
b0 (
0'
1&
0%
0$
b0 #
b10 "
0!
$end
#200
b1 /
1$
#250
0$
#300
b10 /
1$
#350
0$
#400
b11 /
1$
#450
0$
#500
b100 /
1$
#550
0$
#600
b101 /
1$
#650
0$
#700
b110 /
1$
#750
0$
#800
b111 /
1$
#850
0$
#900
b1000 /
1$
#950
0$
#1000
b1001 /
1$
#1050
0$
#1100
b1010 /
1$
#1150
0$
#1200
b1011 /
1$
#1250
0$
#1300
b1100 /
1$
#1350
0$
#1400
b1 #
b1 (
b1 *
b1 /
b1 -
1$
#1450
0$
#1500
