Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinix2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 329b56de6c334595be6a7c2f359d0bf7 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Loongarch32_Lite_FullSyS_behav xil_defaultlib.tb_Loongarch32_Lite_FullSyS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'we' [D:/vivado_project/TJU-2025/CPU/Mcpu/Loongarch32_Lite.srcs/sources_1/new/Loongarch32_Lite_FullSyS.sv:72]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
