Source Block: hdl/library/common/up_adc_common.v@149:159@HdlIdDef
  reg         [31:0]  up_adc_start_code = 'd0;
  reg         [31:0]  up_adc_gpio_out_int = 'd0;
  reg         [31:0]  up_timer = 'd0;
  reg                 up_rack_int = 'd0;
  reg         [31:0]  up_rdata_int = 'd0;
  reg         [ 7:0]  up_adc_custom_control = 'd0;  

  // internal signals

  wire                up_wreq_s;
  wire                up_rreq_s;

Diff Content:
- 154   reg         [ 7:0]  up_adc_custom_control = 'd0;  
+ 154   reg         [ 7:0]  up_adc_custom_control = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_adc_common.v@146:156
  reg                 up_adc_pin_mode = 'd0;
  reg                 up_status_ovf = 'd0;
  reg         [ 7:0]  up_usr_chanmax_int = 'd0;
  reg         [31:0]  up_adc_start_code = 'd0;
  reg         [31:0]  up_adc_gpio_out_int = 'd0;
  reg         [31:0]  up_timer = 'd0;
  reg                 up_rack_int = 'd0;
  reg         [31:0]  up_rdata_int = 'd0;
  reg         [ 7:0]  up_adc_custom_control = 'd0;  

  // internal signals

Clone Blocks 2:
hdl/library/common/up_adc_common.v@148:158
  reg         [ 7:0]  up_usr_chanmax_int = 'd0;
  reg         [31:0]  up_adc_start_code = 'd0;
  reg         [31:0]  up_adc_gpio_out_int = 'd0;
  reg         [31:0]  up_timer = 'd0;
  reg                 up_rack_int = 'd0;
  reg         [31:0]  up_rdata_int = 'd0;
  reg         [ 7:0]  up_adc_custom_control = 'd0;  

  // internal signals

  wire                up_wreq_s;

Clone Blocks 3:
hdl/library/common/up_adc_common.v@147:157
  reg                 up_status_ovf = 'd0;
  reg         [ 7:0]  up_usr_chanmax_int = 'd0;
  reg         [31:0]  up_adc_start_code = 'd0;
  reg         [31:0]  up_adc_gpio_out_int = 'd0;
  reg         [31:0]  up_timer = 'd0;
  reg                 up_rack_int = 'd0;
  reg         [31:0]  up_rdata_int = 'd0;
  reg         [ 7:0]  up_adc_custom_control = 'd0;  

  // internal signals


