# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../carry_select_adder_16bit.srcs/sources_1/new/fulladder_1bit.vhd" \
"../../../../carry_select_adder_16bit.srcs/sim_1/new/testbench_fulladder.vhd" \

# Do not sort compile order
nosort
