// Seed: 190066274
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    output uwire id_6,
    output tri id_7,
    input wor id_8,
    input wand id_9,
    input supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input tri0 id_14,
    input tri id_15,
    input supply0 id_16,
    output tri0 id_17,
    input tri id_18
);
  wire id_20;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output tri1 id_2
    , id_9,
    input supply1 id_3,
    output tri id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7
    , id_10
);
  wire id_11;
  assign id_9 = 1;
  wire id_12;
  module_0(
      id_4,
      id_3,
      id_7,
      id_7,
      id_1,
      id_6,
      id_4,
      id_2,
      id_1,
      id_7,
      id_1,
      id_5,
      id_1,
      id_0,
      id_3,
      id_7,
      id_1,
      id_4,
      id_7
  );
endmodule
