
*** Running vivado
    with args -log i2s_demo_top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source i2s_demo_top_level.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source i2s_demo_top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 465.180 ; gain = 183.652
Command: read_checkpoint -auto_incremental -incremental C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/utils_1/imports/synth_1/i2s_toplevel.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/utils_1/imports/synth_1/i2s_toplevel.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top i2s_demo_top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26256
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1311.039 ; gain = 440.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i2s_demo_top_level' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_demo_top_level.vhd:40]
INFO: [Synth 8-113] binding component instance 'clk_bufg' to cell 'BUFG' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_demo_top_level.vhd:117]
INFO: [Synth 8-113] binding component instance 'reset_n_ibuf' to cell 'IBUF' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_demo_top_level.vhd:124]
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_toplevel' declared at 'C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_top_level.vhd:25' bound to instance 'i2s_inst' of component 'i2s_toplevel' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_demo_top_level.vhd:130]
INFO: [Synth 8-638] synthesizing module 'i2s_toplevel' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_top_level.vhd:40]
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v:65' bound to instance 'i2s_clock' of component 'clk_wiz_0' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_top_level.vhd:101]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111351]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 15 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 122 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:111351]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v:65]
	Parameter mclk_sclk_ratio bound to: 4 - type: integer 
	Parameter sclk_lrck_ratio bound to: 64 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'i2s_receiver' declared at 'C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_receiver.vhd:25' bound to instance 'i2s_transceiver_0' of component 'i2s_receiver' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_top_level.vhd:108]
INFO: [Synth 8-638] synthesizing module 'i2s_receiver' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_receiver.vhd:40]
	Parameter mclk_sclk_ratio bound to: 4 - type: integer 
	Parameter sclk_lrck_ratio bound to: 64 - type: integer 
	Parameter d_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_receiver' (0#1) [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_receiver.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'i2s_toplevel' (0#1) [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_top_level.vhd:40]
INFO: [Synth 8-3491] module 'BRAM' declared at 'C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/BRAM.vhd:24' bound to instance 'bram_inst' of component 'BRAM' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_demo_top_level.vhd:146]
INFO: [Synth 8-638] synthesizing module 'BRAM' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/BRAM.vhd:37]
WARNING: [Synth 8-614] signal 'reset_n' is read in the process but is not in the sensitivity list [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/BRAM.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'BRAM' (0#1) [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/BRAM.vhd:37]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/UART_TX.vhd:34' bound to instance 'uart_tx_inst' of component 'UART_TX' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_demo_top_level.vhd:159]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/UART_TX.vhd:49]
	Parameter g_CLKS_PER_BIT bound to: 868 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (0#1) [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/UART_TX.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'i2s_demo_top_level' (0#1) [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/i2s_demo_top_level.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element data_count_reg was removed.  [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/BRAM.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element trigger_reg was removed.  [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/BRAM.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element full_reg was removed.  [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.srcs/sources_1/new/BRAM.vhd:76]
WARNING: [Synth 8-7129] Port i_write in module BRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_read in module BRAM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1423.547 ; gain = 552.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1423.547 ; gain = 552.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1423.547 ; gain = 552.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1423.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'i2s_inst/i2s_clock/inst'
Finished Parsing XDC File [c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'i2s_inst/i2s_clock/inst'
Parsing XDC File [c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'i2s_inst/i2s_clock/inst'
Finished Parsing XDC File [c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'i2s_inst/i2s_clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2s_demo_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2s_demo_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.xdc]
Finished Parsing XDC File [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2s_demo_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2s_demo_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/i2s_demo_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/i2s_demo_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1528.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1528.137 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for i2s_inst/i2s_clock/inst. (constraint file  C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for i2s_inst/i2s_clock. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sub_index_reg' in module 'BRAM'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sub_index_reg' using encoding 'one-hot' in module 'BRAM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                            00001 |                              000
          s_tx_start_bit |                            00010 |                              001
          s_tx_data_bits |                            00100 |                              010
           s_tx_stop_bit |                            01000 |                              011
               s_cleanup |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'one-hot' in module 'UART_TX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              96K Bit	(4096 X 24 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+-------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+-------------------+-----------+----------------------+---------------+
|i2s_demo_top_level | bram_inst/ram_reg | Implied   | 4 K x 24             | RAM64M x 512  | 
+-------------------+-------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'i2s_inst/i2s_clock/inst/clk_in1' to pin 'clk_bufg/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------+-------------------+-----------+----------------------+---------------+
|Module Name        | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+-------------------+-------------------+-----------+----------------------+---------------+
|i2s_demo_top_level | bram_inst/ram_reg | Implied   | 4 K x 24             | RAM64M x 512  | 
+-------------------+-------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     5|
|2     |CARRY4    |    61|
|3     |LUT1      |    25|
|4     |LUT2      |   183|
|5     |LUT3      |     8|
|6     |LUT4      |     8|
|7     |LUT5      |     5|
|8     |LUT6      |   496|
|9     |MUXF7     |   192|
|10    |MUXF8     |    96|
|11    |PLLE2_ADV |     1|
|12    |RAM64M    |   512|
|13    |FDCE      |   115|
|14    |FDRE      |   228|
|15    |IBUF      |     5|
|16    |OBUF      |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1528.137 ; gain = 657.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 1528.137 ; gain = 552.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1528.137 ; gain = 657.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1528.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 862 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i2s_inst/i2s_clock/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1528.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 512 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 512 instances

The system cannot find the path specified.
Synth Design complete | Checksum: c4bd5007
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1528.137 ; gain = 1050.906
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1528.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danny/OneDrive/Desktop/FPGA/i2s_demo/i2s_demo.runs/synth_1/i2s_demo_top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file i2s_demo_top_level_utilization_synth.rpt -pb i2s_demo_top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 15:46:46 2024...
