module stateMachine (input slow_clock, resetb, dscore, pscore, pcard3, 
output load_pcard1, load_pcard2, load_pcard3, load_dcard1, load_dcard2, load_dcard3, player_win_light, dealer_win_light);

//change bus width depending on number of states
wire[3:0] current_state, next_state;

always_comb
  begin 
    case(current_state)
      //next state logic
    endcase
    if(resetb)
      next_state = 4'b0000;
  end

//DFF  
always_ff @(posedge clk)
  current_state <= next_state;
  
always_comb
  begin
    //output logic
  end
  
endmodule
