Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May  9 14:38:34 2024
| Host         : LAPTOP-0P208VUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               213         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (78569)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5293)
5. checking no_input_delay (17)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (78569)
----------------------------
 There are 251 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[11]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[3]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[5]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[7]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/DataPath1/PC_out_reg[9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[10][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[11][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[12][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[13][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[14][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[15][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[16][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[17][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[18][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[19][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[1][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[20][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[21][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[22][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[23][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[24][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[25][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[26][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[27][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[28][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[29][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[2][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[30][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[31][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[3][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[4][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[5][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[6][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[7][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[8][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][29]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][31]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U1/tem_reg[9][9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[19]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/U2/Imm_out_reg[9]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/ALUSrc_B_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/ALU_Control_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/ALU_Control_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/ALU_Control_reg[2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/ALU_Control_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/ImmSel_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/ImmSel_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/Jump_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/Jump_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/Length_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/Length_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/Length_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/MemtoReg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/SCPU_ctrl1/MemtoReg_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 1467 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1467 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1467 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1467 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1467 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5293)
---------------------------------------------------
 There are 5293 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5326          inf        0.000                      0                 5326           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5326 Endpoints
Min Delay          5326 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.399ns  (logic 8.994ns (19.384%)  route 37.405ns (80.616%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.842    U1/DataPath1/U3/tem0_inferred__0/i__carry__5_n_5
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.081 f  U1/DataPath1/U3/tem0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.755    24.836    U1/DataPath1/U3/data1[30]
    SLICE_X30Y81         LUT4 (Prop_lut4_I0_O)        0.302    25.138 f  U1/DataPath1/U3/U4_i_129/O
                         net (fo=1, routed)           0.742    25.880    U1/DataPath1/U1/U4_i_24_1
    SLICE_X29Y84         LUT5 (Prop_lut5_I4_O)        0.124    26.004 f  U1/DataPath1/U1/U4_i_50/O
                         net (fo=1, routed)           1.287    27.292    U1/DataPath1/U1/U4_i_50_n_5
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.416 f  U1/DataPath1/U1/U4_i_24/O
                         net (fo=1, routed)           0.627    28.043    U1/SCPU_ctrl1/U4[7]
    SLICE_X13Y83         LUT4 (Prop_lut4_I3_O)        0.150    28.193 f  U1/SCPU_ctrl1/U4_i_2/O
                         net (fo=42, routed)          2.345    30.538    U4/addr_bus[30]
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.326    30.864 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.240    33.104    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.228 r  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=1, routed)           0.665    33.893    U5/data6[2]
    SLICE_X13Y66         LUT6 (Prop_lut6_I1_O)        0.124    34.017 r  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    34.017    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X13Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    34.234 r  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           1.250    35.484    U6/inst/U2/disp_num[2]
    SLICE_X11Y68         LUT6 (Prop_lut6_I5_O)        0.299    35.783 r  U6/inst/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    35.783    U6/inst/U2/XLXI_2_i_2_n_5
    SLICE_X11Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    35.995 r  U6/inst/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          1.581    37.576    U6/inst/U2/hex[2]
    SLICE_X2Y69          LUT3 (Prop_lut3_I2_O)        0.299    37.875 r  U6/inst/U2/XLXI_27/O
                         net (fo=1, routed)           0.670    38.545    U6/inst/U2/XLXN_140
    SLICE_X2Y69          LUT4 (Prop_lut4_I1_O)        0.124    38.669 r  U6/inst/U2/XLXI_29/O
                         net (fo=1, routed)           0.982    39.652    U6/inst/U2/XLXN_211
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.124    39.776 r  U6/inst/U2/XLXI_50/O
                         net (fo=1, routed)           3.073    42.849    segment_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    46.399 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    46.399    segment[4]
    K13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.605ns  (logic 9.021ns (19.781%)  route 36.584ns (80.219%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.842    U1/DataPath1/U3/tem0_inferred__0/i__carry__5_n_5
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.081 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.755    24.836    U1/DataPath1/U3/data1[30]
    SLICE_X30Y81         LUT4 (Prop_lut4_I0_O)        0.302    25.138 r  U1/DataPath1/U3/U4_i_129/O
                         net (fo=1, routed)           0.742    25.880    U1/DataPath1/U1/U4_i_24_1
    SLICE_X29Y84         LUT5 (Prop_lut5_I4_O)        0.124    26.004 r  U1/DataPath1/U1/U4_i_50/O
                         net (fo=1, routed)           1.287    27.292    U1/DataPath1/U1/U4_i_50_n_5
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.416 r  U1/DataPath1/U1/U4_i_24/O
                         net (fo=1, routed)           0.627    28.043    U1/SCPU_ctrl1/U4[7]
    SLICE_X13Y83         LUT4 (Prop_lut4_I3_O)        0.150    28.193 r  U1/SCPU_ctrl1/U4_i_2/O
                         net (fo=42, routed)          2.345    30.538    U4/addr_bus[30]
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.326    30.864 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.240    33.104    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.228 f  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=1, routed)           0.665    33.893    U5/data6[2]
    SLICE_X13Y66         LUT6 (Prop_lut6_I1_O)        0.124    34.017 f  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    34.017    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X13Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    34.234 f  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           1.250    35.484    U6/inst/U2/disp_num[2]
    SLICE_X11Y68         LUT6 (Prop_lut6_I5_O)        0.299    35.783 f  U6/inst/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    35.783    U6/inst/U2/XLXI_2_i_2_n_5
    SLICE_X11Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    35.995 f  U6/inst/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          1.562    37.557    U6/inst/U2/hex[2]
    SLICE_X2Y69          LUT4 (Prop_lut4_I1_O)        0.299    37.856 r  U6/inst/U2/XLXI_5/O
                         net (fo=2, routed)           0.841    38.697    U6/inst/U2/XLXN_119
    SLICE_X2Y68          LUT4 (Prop_lut4_I3_O)        0.124    38.821 r  U6/inst/U2/XLXI_17/O
                         net (fo=1, routed)           0.787    39.608    U6/inst/U2/XLXN_208
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.124    39.732 r  U6/inst/U2/XLXI_47/O
                         net (fo=1, routed)           2.296    42.028    segment_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    45.605 r  segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    45.605    segment[7]
    T10                                                               r  segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.279ns  (logic 8.999ns (19.876%)  route 36.280ns (80.124%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.842    U1/DataPath1/U3/tem0_inferred__0/i__carry__5_n_5
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.081 f  U1/DataPath1/U3/tem0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.755    24.836    U1/DataPath1/U3/data1[30]
    SLICE_X30Y81         LUT4 (Prop_lut4_I0_O)        0.302    25.138 f  U1/DataPath1/U3/U4_i_129/O
                         net (fo=1, routed)           0.742    25.880    U1/DataPath1/U1/U4_i_24_1
    SLICE_X29Y84         LUT5 (Prop_lut5_I4_O)        0.124    26.004 f  U1/DataPath1/U1/U4_i_50/O
                         net (fo=1, routed)           1.287    27.292    U1/DataPath1/U1/U4_i_50_n_5
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.416 f  U1/DataPath1/U1/U4_i_24/O
                         net (fo=1, routed)           0.627    28.043    U1/SCPU_ctrl1/U4[7]
    SLICE_X13Y83         LUT4 (Prop_lut4_I3_O)        0.150    28.193 f  U1/SCPU_ctrl1/U4_i_2/O
                         net (fo=42, routed)          2.345    30.538    U4/addr_bus[30]
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.326    30.864 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.240    33.104    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.228 r  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=1, routed)           0.665    33.893    U5/data6[2]
    SLICE_X13Y66         LUT6 (Prop_lut6_I1_O)        0.124    34.017 r  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    34.017    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X13Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    34.234 r  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           1.250    35.484    U6/inst/U2/disp_num[2]
    SLICE_X11Y68         LUT6 (Prop_lut6_I5_O)        0.299    35.783 r  U6/inst/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    35.783    U6/inst/U2/XLXI_2_i_2_n_5
    SLICE_X11Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    35.995 r  U6/inst/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          1.761    37.755    U6/inst/U2/hex[2]
    SLICE_X0Y70          LUT4 (Prop_lut4_I2_O)        0.299    38.054 r  U6/inst/U2/XLXI_18/O
                         net (fo=1, routed)           0.492    38.547    U6/inst/U2/XLXN_72
    SLICE_X1Y70          LUT4 (Prop_lut4_I3_O)        0.124    38.671 r  U6/inst/U2/XLXI_22/O
                         net (fo=1, routed)           0.802    39.473    U6/inst/U2/XLXN_209
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.124    39.597 r  U6/inst/U2/XLXI_48/O
                         net (fo=1, routed)           2.127    41.724    segment_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    45.279 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    45.279    segment[6]
    R10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.019ns  (logic 8.937ns (19.852%)  route 36.081ns (80.148%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.842    U1/DataPath1/U3/tem0_inferred__0/i__carry__5_n_5
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.081 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.755    24.836    U1/DataPath1/U3/data1[30]
    SLICE_X30Y81         LUT4 (Prop_lut4_I0_O)        0.302    25.138 r  U1/DataPath1/U3/U4_i_129/O
                         net (fo=1, routed)           0.742    25.880    U1/DataPath1/U1/U4_i_24_1
    SLICE_X29Y84         LUT5 (Prop_lut5_I4_O)        0.124    26.004 r  U1/DataPath1/U1/U4_i_50/O
                         net (fo=1, routed)           1.287    27.292    U1/DataPath1/U1/U4_i_50_n_5
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.416 r  U1/DataPath1/U1/U4_i_24/O
                         net (fo=1, routed)           0.627    28.043    U1/SCPU_ctrl1/U4[7]
    SLICE_X13Y83         LUT4 (Prop_lut4_I3_O)        0.150    28.193 r  U1/SCPU_ctrl1/U4_i_2/O
                         net (fo=42, routed)          2.345    30.538    U4/addr_bus[30]
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.326    30.864 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.240    33.104    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.228 f  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=1, routed)           0.665    33.893    U5/data6[2]
    SLICE_X13Y66         LUT6 (Prop_lut6_I1_O)        0.124    34.017 f  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    34.017    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X13Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    34.234 f  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           1.250    35.484    U6/inst/U2/disp_num[2]
    SLICE_X11Y68         LUT6 (Prop_lut6_I5_O)        0.299    35.783 f  U6/inst/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    35.783    U6/inst/U2/XLXI_2_i_2_n_5
    SLICE_X11Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    35.995 f  U6/inst/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          1.579    37.574    U6/inst/U2/hex[2]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.299    37.873 r  U6/inst/U2/XLXI_23/O
                         net (fo=1, routed)           0.665    38.539    U6/inst/U2/XLXN_111
    SLICE_X1Y71          LUT3 (Prop_lut3_I1_O)        0.124    38.663 r  U6/inst/U2/XLXI_26/O
                         net (fo=1, routed)           0.298    38.960    U6/inst/U2/XLXN_210
    SLICE_X1Y73          LUT2 (Prop_lut2_I1_O)        0.124    39.084 r  U6/inst/U2/XLXI_49/O
                         net (fo=1, routed)           2.441    41.525    segment_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    45.019 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    45.019    segment[5]
    K16                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.948ns  (logic 9.001ns (20.026%)  route 35.947ns (79.974%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.842    U1/DataPath1/U3/tem0_inferred__0/i__carry__5_n_5
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.081 f  U1/DataPath1/U3/tem0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.755    24.836    U1/DataPath1/U3/data1[30]
    SLICE_X30Y81         LUT4 (Prop_lut4_I0_O)        0.302    25.138 f  U1/DataPath1/U3/U4_i_129/O
                         net (fo=1, routed)           0.742    25.880    U1/DataPath1/U1/U4_i_24_1
    SLICE_X29Y84         LUT5 (Prop_lut5_I4_O)        0.124    26.004 f  U1/DataPath1/U1/U4_i_50/O
                         net (fo=1, routed)           1.287    27.292    U1/DataPath1/U1/U4_i_50_n_5
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.416 f  U1/DataPath1/U1/U4_i_24/O
                         net (fo=1, routed)           0.627    28.043    U1/SCPU_ctrl1/U4[7]
    SLICE_X13Y83         LUT4 (Prop_lut4_I3_O)        0.150    28.193 f  U1/SCPU_ctrl1/U4_i_2/O
                         net (fo=42, routed)          2.345    30.538    U4/addr_bus[30]
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.326    30.864 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.053    32.917    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I0_O)        0.124    33.041 r  U4/Cpu_data4bus[12]_INST_0/O
                         net (fo=1, routed)           0.729    33.770    U5/data6[12]
    SLICE_X8Y69          LUT6 (Prop_lut6_I1_O)        0.124    33.894 r  U5/Disp_num[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    33.894    U5/Disp_num[12]_INST_0_i_2_n_0
    SLICE_X8Y69          MUXF7 (Prop_muxf7_I1_O)      0.214    34.108 r  U5/Disp_num[12]_INST_0/O
                         net (fo=1, routed)           0.752    34.860    U6/inst/U2/disp_num[12]
    SLICE_X13Y68         LUT6 (Prop_lut6_I0_O)        0.297    35.157 r  U6/inst/U2/XLXI_4_i_2/O
                         net (fo=1, routed)           0.000    35.157    U6/inst/U2/XLXI_4_i_2_n_5
    SLICE_X13Y68         MUXF7 (Prop_muxf7_I0_O)      0.238    35.395 r  U6/inst/U2/XLXI_4_i_1/O
                         net (fo=17, routed)          2.203    37.598    U6/inst/U2/hex[0]
    SLICE_X0Y72          LUT4 (Prop_lut4_I0_O)        0.298    37.896 r  U6/inst/U2/XLXI_43/O
                         net (fo=1, routed)           0.670    38.567    U6/inst/U2/XLXN_201
    SLICE_X0Y72          LUT3 (Prop_lut3_I1_O)        0.124    38.691 r  U6/inst/U2/XLXI_46/O
                         net (fo=1, routed)           0.302    38.993    U6/inst/U2/XLXN_214
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124    39.117 r  U6/inst/U2/XLXI_53/O
                         net (fo=1, routed)           2.294    41.411    segment_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537    44.948 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    44.948    segment[1]
    L18                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.670ns  (logic 9.005ns (20.158%)  route 35.665ns (79.842%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.842    U1/DataPath1/U3/tem0_inferred__0/i__carry__5_n_5
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.081 f  U1/DataPath1/U3/tem0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.755    24.836    U1/DataPath1/U3/data1[30]
    SLICE_X30Y81         LUT4 (Prop_lut4_I0_O)        0.302    25.138 f  U1/DataPath1/U3/U4_i_129/O
                         net (fo=1, routed)           0.742    25.880    U1/DataPath1/U1/U4_i_24_1
    SLICE_X29Y84         LUT5 (Prop_lut5_I4_O)        0.124    26.004 f  U1/DataPath1/U1/U4_i_50/O
                         net (fo=1, routed)           1.287    27.292    U1/DataPath1/U1/U4_i_50_n_5
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.416 f  U1/DataPath1/U1/U4_i_24/O
                         net (fo=1, routed)           0.627    28.043    U1/SCPU_ctrl1/U4[7]
    SLICE_X13Y83         LUT4 (Prop_lut4_I3_O)        0.150    28.193 f  U1/SCPU_ctrl1/U4_i_2/O
                         net (fo=42, routed)          2.345    30.538    U4/addr_bus[30]
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.326    30.864 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.240    33.104    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.228 r  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=1, routed)           0.665    33.893    U5/data6[2]
    SLICE_X13Y66         LUT6 (Prop_lut6_I1_O)        0.124    34.017 r  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    34.017    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X13Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    34.234 r  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           1.250    35.484    U6/inst/U2/disp_num[2]
    SLICE_X11Y68         LUT6 (Prop_lut6_I5_O)        0.299    35.783 r  U6/inst/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    35.783    U6/inst/U2/XLXI_2_i_2_n_5
    SLICE_X11Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    35.995 r  U6/inst/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          1.174    37.169    U6/inst/U2/hex[2]
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.299    37.468 r  U6/inst/U2/XLXI_7/O
                         net (fo=2, routed)           0.645    38.113    U6/inst/U2/XLXN_27
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124    38.237 r  U6/inst/U2/XLXI_41/O
                         net (fo=1, routed)           0.876    39.113    U6/inst/U2/XLXN_213
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.124    39.237 r  U6/inst/U2/XLXI_52/O
                         net (fo=1, routed)           1.872    41.109    segment_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    44.670 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    44.670    segment[2]
    T11                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.540ns  (logic 8.978ns (20.156%)  route 35.563ns (79.844%))
  Logic Levels:           29  (CARRY4=7 FDCE=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.842 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.842    U1/DataPath1/U3/tem0_inferred__0/i__carry__5_n_5
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.081 f  U1/DataPath1/U3/tem0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.755    24.836    U1/DataPath1/U3/data1[30]
    SLICE_X30Y81         LUT4 (Prop_lut4_I0_O)        0.302    25.138 f  U1/DataPath1/U3/U4_i_129/O
                         net (fo=1, routed)           0.742    25.880    U1/DataPath1/U1/U4_i_24_1
    SLICE_X29Y84         LUT5 (Prop_lut5_I4_O)        0.124    26.004 f  U1/DataPath1/U1/U4_i_50/O
                         net (fo=1, routed)           1.287    27.292    U1/DataPath1/U1/U4_i_50_n_5
    SLICE_X14Y83         LUT6 (Prop_lut6_I0_O)        0.124    27.416 f  U1/DataPath1/U1/U4_i_24/O
                         net (fo=1, routed)           0.627    28.043    U1/SCPU_ctrl1/U4[7]
    SLICE_X13Y83         LUT4 (Prop_lut4_I3_O)        0.150    28.193 f  U1/SCPU_ctrl1/U4_i_2/O
                         net (fo=42, routed)          2.345    30.538    U4/addr_bus[30]
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.326    30.864 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.240    33.104    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I0_O)        0.124    33.228 r  U4/Cpu_data4bus[2]_INST_0/O
                         net (fo=1, routed)           0.665    33.893    U5/data6[2]
    SLICE_X13Y66         LUT6 (Prop_lut6_I1_O)        0.124    34.017 r  U5/Disp_num[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    34.017    U5/Disp_num[2]_INST_0_i_2_n_0
    SLICE_X13Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    34.234 r  U5/Disp_num[2]_INST_0/O
                         net (fo=1, routed)           1.250    35.484    U6/inst/U2/disp_num[2]
    SLICE_X11Y68         LUT6 (Prop_lut6_I5_O)        0.299    35.783 r  U6/inst/U2/XLXI_2_i_2/O
                         net (fo=1, routed)           0.000    35.783    U6/inst/U2/XLXI_2_i_2_n_5
    SLICE_X11Y68         MUXF7 (Prop_muxf7_I0_O)      0.212    35.995 r  U6/inst/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          1.362    37.357    U6/inst/U2/hex[2]
    SLICE_X0Y71          LUT3 (Prop_lut3_I1_O)        0.299    37.656 r  U6/inst/U2/XLXI_30/O
                         net (fo=1, routed)           0.669    38.325    U6/inst/U2/XLXN_171
    SLICE_X0Y71          LUT3 (Prop_lut3_I1_O)        0.124    38.449 r  U6/inst/U2/XLXI_36/O
                         net (fo=1, routed)           0.737    39.186    U6/inst/U2/XLXN_212
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124    39.310 r  U6/inst/U2/XLXI_51/O
                         net (fo=1, routed)           1.697    41.007    segment_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    44.540 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    44.540    segment[3]
    P15                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/PC_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.646ns  (logic 4.429ns (11.460%)  route 34.217ns (88.540%))
  Logic Levels:           25  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.041 f  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.971    25.012    U1/DataPath1/U3/data1[27]
    SLICE_X30Y80         LUT4 (Prop_lut4_I0_O)        0.306    25.318 f  U1/DataPath1/U3/U4_i_138/O
                         net (fo=1, routed)           0.958    26.276    U1/DataPath1/U1/U4_i_27_0
    SLICE_X29Y82         LUT5 (Prop_lut5_I4_O)        0.124    26.400 f  U1/DataPath1/U1/U4_i_56/O
                         net (fo=1, routed)           1.080    27.480    U1/DataPath1/U1/U4_i_56_n_5
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.124    27.604 f  U1/DataPath1/U1/U4_i_27/O
                         net (fo=1, routed)           0.877    28.480    U1/SCPU_ctrl1/U4[4]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    28.604 f  U1/SCPU_ctrl1/U4_i_5/O
                         net (fo=4, routed)           1.220    29.824    U1/SCPU_ctrl1/U4_i_27
    SLICE_X13Y72         LUT4 (Prop_lut4_I0_O)        0.124    29.948 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_13/O
                         net (fo=1, routed)           0.667    30.615    U1/SCPU_ctrl1/PC_next_reg[0]_i_13_n_5
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124    30.739 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_11/O
                         net (fo=1, routed)           0.433    31.172    U1/SCPU_ctrl1/PC_next_reg[0]_i_11_n_5
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.296 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_7/O
                         net (fo=1, routed)           1.093    32.388    U1/SCPU_ctrl1/PC_next_reg[0]_i_7_n_5
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    32.512 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_6/O
                         net (fo=2, routed)           0.820    33.333    U1/SCPU_ctrl1/DataPath1/zero
    SLICE_X28Y71         LUT5 (Prop_lut5_I2_O)        0.124    33.457 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_3/O
                         net (fo=32, routed)          3.296    36.753    U1/SCPU_ctrl1/Jump_reg[0]_1
    SLICE_X9Y82          LUT6 (Prop_lut6_I2_O)        0.124    36.877 r  U1/SCPU_ctrl1/PC_next_reg[29]_i_2/O
                         net (fo=1, routed)           0.665    37.541    U1/SCPU_ctrl1/PC_next_reg[29]_i_2_n_5
    SLICE_X9Y82          LUT3 (Prop_lut3_I2_O)        0.152    37.693 r  U1/SCPU_ctrl1/PC_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.953    38.646    U1/DataPath1/PC_out_reg[31]_0[28]
    SLICE_X5Y81          LDCE                                         r  U1/DataPath1/PC_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/PC_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.014ns  (logic 4.427ns (11.646%)  route 33.587ns (88.354%))
  Logic Levels:           25  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.041 f  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.971    25.012    U1/DataPath1/U3/data1[27]
    SLICE_X30Y80         LUT4 (Prop_lut4_I0_O)        0.306    25.318 f  U1/DataPath1/U3/U4_i_138/O
                         net (fo=1, routed)           0.958    26.276    U1/DataPath1/U1/U4_i_27_0
    SLICE_X29Y82         LUT5 (Prop_lut5_I4_O)        0.124    26.400 f  U1/DataPath1/U1/U4_i_56/O
                         net (fo=1, routed)           1.080    27.480    U1/DataPath1/U1/U4_i_56_n_5
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.124    27.604 f  U1/DataPath1/U1/U4_i_27/O
                         net (fo=1, routed)           0.877    28.480    U1/SCPU_ctrl1/U4[4]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    28.604 f  U1/SCPU_ctrl1/U4_i_5/O
                         net (fo=4, routed)           1.220    29.824    U1/SCPU_ctrl1/U4_i_27
    SLICE_X13Y72         LUT4 (Prop_lut4_I0_O)        0.124    29.948 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_13/O
                         net (fo=1, routed)           0.667    30.615    U1/SCPU_ctrl1/PC_next_reg[0]_i_13_n_5
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124    30.739 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_11/O
                         net (fo=1, routed)           0.433    31.172    U1/SCPU_ctrl1/PC_next_reg[0]_i_11_n_5
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.296 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_7/O
                         net (fo=1, routed)           1.093    32.388    U1/SCPU_ctrl1/PC_next_reg[0]_i_7_n_5
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    32.512 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_6/O
                         net (fo=2, routed)           0.820    33.333    U1/SCPU_ctrl1/DataPath1/zero
    SLICE_X28Y71         LUT5 (Prop_lut5_I2_O)        0.124    33.457 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_3/O
                         net (fo=32, routed)          2.558    36.015    U1/SCPU_ctrl1/Jump_reg[0]_1
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    36.139 r  U1/SCPU_ctrl1/PC_next_reg[19]_i_2/O
                         net (fo=1, routed)           0.680    36.819    U1/SCPU_ctrl1/PC_next_reg[19]_i_2_n_5
    SLICE_X8Y77          LUT3 (Prop_lut3_I2_O)        0.150    36.969 r  U1/SCPU_ctrl1/PC_next_reg[19]_i_1/O
                         net (fo=1, routed)           1.046    38.014    U1/DataPath1/PC_out_reg[31]_0[18]
    SLICE_X5Y78          LDCE                                         r  U1/DataPath1/PC_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/PC_next_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.816ns  (logic 4.423ns (11.696%)  route 33.393ns (88.304%))
  Logic Levels:           25  (CARRY4=6 FDCE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[4]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/PC_out_reg[4]/Q
                         net (fo=64, routed)          4.197     4.653    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.777 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.667     5.444    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_5
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.568 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         7.968    13.536    U1/DataPath1/U1/spo[13]
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_16/O
                         net (fo=1, routed)           1.340    15.001    U1/DataPath1/U1/Tem_Data_reg[28]_i_16_n_5
    SLICE_X40Y86         LUT6 (Prop_lut6_I0_O)        0.124    15.125 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_6/O
                         net (fo=1, routed)           0.588    15.713    U1/DataPath1/U1/Tem_Data_reg[28]_i_6_n_5
    SLICE_X40Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.837 r  U1/DataPath1/U1/Tem_Data_reg[28]_i_2/O
                         net (fo=11, routed)          1.871    17.708    U1/DataPath1/U2/U3_i_57
    SLICE_X14Y75         LUT3 (Prop_lut3_I2_O)        0.150    17.858 r  U1/DataPath1/U2/PC_Jal_carry__0_i_6/O
                         net (fo=119, routed)         4.554    22.412    U1/DataPath1/U1/U4_i_158_0
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.328    22.740 r  U1/DataPath1/U1/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    22.740    U1/DataPath1/U3/U3_i_102_2[0]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.272 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.272    U1/DataPath1/U3/tem0_inferred__0/i__carry__0_n_5
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.386 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.386    U1/DataPath1/U3/tem0_inferred__0/i__carry__1_n_5
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.500 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.500    U1/DataPath1/U3/tem0_inferred__0/i__carry__2_n_5
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.614 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.614    U1/DataPath1/U3/tem0_inferred__0/i__carry__3_n_5
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.728 r  U1/DataPath1/U3/tem0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.728    U1/DataPath1/U3/tem0_inferred__0/i__carry__4_n_5
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.041 f  U1/DataPath1/U3/tem0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.971    25.012    U1/DataPath1/U3/data1[27]
    SLICE_X30Y80         LUT4 (Prop_lut4_I0_O)        0.306    25.318 f  U1/DataPath1/U3/U4_i_138/O
                         net (fo=1, routed)           0.958    26.276    U1/DataPath1/U1/U4_i_27_0
    SLICE_X29Y82         LUT5 (Prop_lut5_I4_O)        0.124    26.400 f  U1/DataPath1/U1/U4_i_56/O
                         net (fo=1, routed)           1.080    27.480    U1/DataPath1/U1/U4_i_56_n_5
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.124    27.604 f  U1/DataPath1/U1/U4_i_27/O
                         net (fo=1, routed)           0.877    28.480    U1/SCPU_ctrl1/U4[4]
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.124    28.604 f  U1/SCPU_ctrl1/U4_i_5/O
                         net (fo=4, routed)           1.220    29.824    U1/SCPU_ctrl1/U4_i_27
    SLICE_X13Y72         LUT4 (Prop_lut4_I0_O)        0.124    29.948 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_13/O
                         net (fo=1, routed)           0.667    30.615    U1/SCPU_ctrl1/PC_next_reg[0]_i_13_n_5
    SLICE_X13Y72         LUT5 (Prop_lut5_I4_O)        0.124    30.739 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_11/O
                         net (fo=1, routed)           0.433    31.172    U1/SCPU_ctrl1/PC_next_reg[0]_i_11_n_5
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.296 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_7/O
                         net (fo=1, routed)           1.093    32.388    U1/SCPU_ctrl1/PC_next_reg[0]_i_7_n_5
    SLICE_X28Y69         LUT6 (Prop_lut6_I0_O)        0.124    32.512 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_6/O
                         net (fo=2, routed)           0.820    33.333    U1/SCPU_ctrl1/DataPath1/zero
    SLICE_X28Y71         LUT5 (Prop_lut5_I2_O)        0.124    33.457 r  U1/SCPU_ctrl1/PC_next_reg[0]_i_3/O
                         net (fo=32, routed)          2.239    35.696    U1/SCPU_ctrl1/Jump_reg[0]_1
    SLICE_X10Y76         LUT6 (Prop_lut6_I2_O)        0.124    35.820 r  U1/SCPU_ctrl1/PC_next_reg[13]_i_2/O
                         net (fo=1, routed)           1.027    36.847    U1/SCPU_ctrl1/PC_next_reg[13]_i_2_n_5
    SLICE_X8Y76          LUT3 (Prop_lut3_I2_O)        0.146    36.993 r  U1/SCPU_ctrl1/PC_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.823    37.816    U1/DataPath1/PC_out_reg[31]_0[12]
    SLICE_X4Y77          LDCE                                         r  U1/DataPath1/PC_next_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter0_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[1]/C
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[1]/Q
                         net (fo=2, routed)           0.063     0.204    U10/counter0_Lock_reg_n_0_[1]
    SLICE_X12Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.249 r  U10/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.249    U10/counter0[0]_i_1_n_0
    SLICE_X12Y61         FDCE                                         r  U10/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[15]/C
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[15]/Q
                         net (fo=2, routed)           0.064     0.205    U10/counter1_Lock_reg_n_0_[15]
    SLICE_X5Y62          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  U10/counter1[14]_i_1/O
                         net (fo=1, routed)           0.000     0.250    U10/p_1_in[14]
    SLICE_X5Y62          FDCE                                         r  U10/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[19]/C
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[19]/Q
                         net (fo=2, routed)           0.064     0.205    U10/counter1_Lock_reg_n_0_[19]
    SLICE_X5Y63          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  U10/counter1[18]_i_1/O
                         net (fo=1, routed)           0.000     0.250    U10/p_1_in[18]
    SLICE_X5Y63          FDCE                                         r  U10/counter1_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[12]/C
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[12]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter0_Lock_reg_n_0_[12]
    SLICE_X8Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter0[11]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/counter0[11]_i_1_n_0
    SLICE_X8Y61          FDCE                                         r  U10/counter0_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[18]/C
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[18]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter0_Lock_reg_n_0_[18]
    SLICE_X8Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter0[17]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/counter0[17]_i_1_n_0
    SLICE_X8Y63          FDCE                                         r  U10/counter0_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[2]/C
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[2]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter0_Lock_reg_n_0_[2]
    SLICE_X12Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.251 r  U10/counter0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/counter0[2]_i_1_n_0
    SLICE_X12Y61         FDCE                                         r  U10/counter0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y62         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[5]/C
    SLICE_X13Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[5]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter0_Lock_reg_n_0_[5]
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.045     0.251 r  U10/counter0[5]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/counter0[5]_i_1_n_0
    SLICE_X12Y62         FDCE                                         r  U10/counter0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[24]/C
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[24]/Q
                         net (fo=2, routed)           0.066     0.207    U10/counter1_Lock_reg_n_0_[24]
    SLICE_X5Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.252 r  U10/counter1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.252    U10/p_1_in[24]
    SLICE_X5Y65          FDCE                                         r  U10/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[2]/C
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[2]/Q
                         net (fo=2, routed)           0.067     0.208    U10/counter0_Lock_reg_n_0_[2]
    SLICE_X12Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  U10/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/counter0[1]_i_1_n_0
    SLICE_X12Y61         FDCE                                         r  U10/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[24]/C
    SLICE_X9Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[24]/Q
                         net (fo=2, routed)           0.068     0.209    U10/counter0_Lock_reg_n_0_[24]
    SLICE_X8Y65          LUT6 (Prop_lut6_I0_O)        0.045     0.254 r  U10/counter0[24]_i_1/O
                         net (fo=1, routed)           0.000     0.254    U10/counter0[24]_i_1_n_0
    SLICE_X8Y65          FDCE                                         r  U10/counter0_reg[24]/D
  -------------------------------------------------------------------    -------------------





