
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003823                       # Number of seconds simulated
sim_ticks                                  3822890451                       # Number of ticks simulated
final_tick                               533394234705                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 337290                       # Simulator instruction rate (inst/s)
host_op_rate                                   426873                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 318080                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922876                       # Number of bytes of host memory used
host_seconds                                 12018.63                       # Real time elapsed on the host
sim_insts                                  4053765890                       # Number of instructions simulated
sim_ops                                    5130425177                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       404224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       173568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       115712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       246272                       # Number of bytes read from this memory
system.physmem.bytes_read::total               962176                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       361600                       # Number of bytes written to this memory
system.physmem.bytes_written::total            361600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3158                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1356                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          904                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1924                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7517                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2825                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2825                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1506713                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    105737793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1473231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45402295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1406266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30268197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1473231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64420365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               251688091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1506713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1473231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1406266                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1473231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5859441                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          94588115                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               94588115                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          94588115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1506713                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    105737793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1473231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45402295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1406266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30268197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1473231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64420365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              346276206                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085433                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533477                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206502                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258204                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195415                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299432                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318934                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16790999                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085433                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494847                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039099                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        966405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632560                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92213                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8712439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5114782     58.71%     58.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354839      4.07%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337592      3.87%     66.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316121      3.63%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260960      3.00%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188173      2.16%     75.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134218      1.54%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208744      2.40%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797010     20.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8712439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.336558                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.831558                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474319                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       932416                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437531                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42588                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825582                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496746                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19964718                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10439                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825582                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657312                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         538347                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       110223                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290200                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290772                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19364957                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          119                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        158669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26848508                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90202387                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90202387                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10053338                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3603                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1874                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           709364                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900647                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014003                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23943                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604403                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23651                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17487152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          233                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8712439                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.676270                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.835930                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3228612     37.06%     37.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1715730     19.69%     56.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357120     15.58%     72.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815720      9.36%     81.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       834439      9.58%     91.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381341      4.38%     95.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242852      2.79%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67300      0.77%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69325      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8712439                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63491     58.64%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20479     18.92%     77.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24296     22.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011409     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200604      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542962     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847834      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604403                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.593045                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108266                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007413                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38053159                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23773002                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14235373                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712669                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45680                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668285                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          403                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232032                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825582                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         448061                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14666                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054647                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        85973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900647                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014003                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1865                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9936                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1434                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116729                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238615                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365519                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465780                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238881                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300415                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019017                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834635                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.566987                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245850                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14235373                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203606                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24902321                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.552791                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369588                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816243                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205637                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7886857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.551846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.101294                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3297059     41.80%     41.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049456     25.99%     67.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849483     10.77%     78.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431926      5.48%     84.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449107      5.69%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226146      2.87%     92.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155882      1.98%     94.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89843      1.14%     95.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337955      4.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7886857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337955                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25604180                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36936997                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4625                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 455165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.916760                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.916760                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.090798                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.090798                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64935256                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477211                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18728009                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3335007                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2715991                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       221623                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1399307                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1298374                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          356786                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9816                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3439429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18227920                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3335007                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1655160                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3818385                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1192852                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        607852                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1687761                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96038                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8833646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.556252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.365195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5015261     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          265455      3.01%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          276578      3.13%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          439820      4.98%     67.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          206078      2.33%     70.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          293289      3.32%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          199198      2.25%     75.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          146724      1.66%     77.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1991243     22.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8833646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363782                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.988297                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3621412                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       561165                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3653943                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        30451                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        966674                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       566371                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1311                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21778735                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4767                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        966674                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3803889                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         109760                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       215453                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3500011                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       237851                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20996283                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           65                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137557                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69810                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29391784                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97899691                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97899691                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17924398                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11467359                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3605                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1838                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           621526                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1954114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1010397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10989                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       403352                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19676136                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15619797                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27900                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6785573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20972071                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8833646                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768216                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924912                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3117070     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1879777     21.28%     56.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1271404     14.39%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       836495      9.47%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       752516      8.52%     88.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       426749      4.83%     93.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       384161      4.35%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        84840      0.96%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80634      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8833646                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         117876     78.16%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16517     10.95%     89.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16415     10.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13038585     83.47%     83.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207574      1.33%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1763      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1551894      9.94%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       819981      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15619797                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.703804                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             150808                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009655                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40251948                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26465454                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15174411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15770605                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        22167                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       780869                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       267659                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        966674                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          65788                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13076                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19679760                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        48850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1954114                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1010397                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1833                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10550                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123895                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       257779                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15338407                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1446213                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281390                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2239472                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2179167                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            793259                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.673110                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15186097                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15174411                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9959155                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28332713                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.655221                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351507                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10445346                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12861081                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6818645                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3589                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       223509                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7866972                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634820                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.166296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3066976     38.99%     38.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2199638     27.96%     66.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       875043     11.12%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       439117      5.58%     83.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406945      5.17%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       187096      2.38%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       201590      2.56%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       103330      1.31%     95.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       387237      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7866972                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10445346                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12861081                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1915970                       # Number of memory references committed
system.switch_cpus1.commit.loads              1173240                       # Number of loads committed
system.switch_cpus1.commit.membars               1788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1857035                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11586059                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       265207                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       387237                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27159292                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40327273                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 333958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10445346                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12861081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10445346                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.877674                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.877674                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.139376                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.139376                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68872199                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21045131                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20045493                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3576                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3321744                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2705988                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       224927                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1353627                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1295077                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          351398                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10003                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3483834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18124879                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3321744                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1646475                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4020240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1155899                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        699075                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles           28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1707100                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        91667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9132123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.455477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.308632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5111883     55.98%     55.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          418411      4.58%     60.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          415248      4.55%     65.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          515664      5.65%     70.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          159093      1.74%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          202647      2.22%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          169704      1.86%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          155797      1.71%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1983676     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9132123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362335                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.977057                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3653568                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       670328                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3843810                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35784                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        928626                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       562518                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21616952                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1862                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        928626                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3818726                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51671                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       427982                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3712275                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       192836                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20874905                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        119726                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        52138                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29309853                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     97267919                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     97267919                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18209562                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11100245                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3845                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2033                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           527246                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1936498                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1002427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9137                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       358983                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19624978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15805602                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        32920                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6535554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19749928                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          168                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9132123                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.730770                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.903172                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3367058     36.87%     36.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1842564     20.18%     57.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1266892     13.87%     70.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       867713      9.50%     80.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       848343      9.29%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       414105      4.53%     94.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       389572      4.27%     98.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62222      0.68%     99.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73654      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9132123                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         100244     75.69%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16697     12.61%     88.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15492     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13214030     83.60%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       197827      1.25%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1806      0.01%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1563956      9.89%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       827983      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15805602                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.724071                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             132433                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008379                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40908678                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26164522                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15366640                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15938035                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19348                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       748052                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       247944                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        928626                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27717                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4608                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19628840                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        42410                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1936498                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1002427                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2017                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136225                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       126945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       263170                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15534604                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1460411                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       270996                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2262348                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2219439                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            801937                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.694511                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15384098                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15366640                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9981238                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28171165                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.676189                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354307                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10592098                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13056848                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6572006                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3690                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       226587                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8203497                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.591620                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149184                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3349368     40.83%     40.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2185966     26.65%     67.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       888286     10.83%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       482233      5.88%     84.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       425801      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       174204      2.12%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       196637      2.40%     93.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114451      1.40%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       386551      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8203497                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10592098                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13056848                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1942926                       # Number of memory references committed
system.switch_cpus2.commit.loads              1188443                       # Number of loads committed
system.switch_cpus2.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1894784                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11753752                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       269859                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       386551                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27445618                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40187249                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  35481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10592098                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13056848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10592098                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.865514                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.865514                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.155383                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.155383                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69726200                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21361298                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19959576                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3684                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 9167604                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3156423                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2570543                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211737                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1306883                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1224379                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          333008                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9442                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3154059                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17456004                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3156423                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1557387                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3843334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1138416                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        812378                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1543259                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8732524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.472940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4889190     55.99%     55.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          337352      3.86%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274394      3.14%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          661187      7.57%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          175195      2.01%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          237575      2.72%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          164536      1.88%     77.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95328      1.09%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1897767     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8732524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.344302                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.904097                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3291163                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       798312                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3697134                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23486                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        922427                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       537471                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          317                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20915625                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1647                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        922427                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3531973                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114515                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       335407                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3474885                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       353312                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20178575                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          324                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        141230                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115120                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28217824                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94223101                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94223101                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17332151                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10885587                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4289                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2595                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           991653                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1894774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       985929                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19513                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       447736                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19054987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4290                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15116010                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30330                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6545690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20194093                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          842                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8732524                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.731001                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.886865                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3142810     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1812376     20.75%     56.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1250825     14.32%     71.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       886991     10.16%     81.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       754896      8.64%     89.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       403249      4.62%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       338561      3.88%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68712      0.79%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74104      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8732524                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          89462     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19488     15.25%     85.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18822     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12569401     83.15%     83.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       211324      1.40%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1689      0.01%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1510925     10.00%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       822671      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15116010                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.648851                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127775                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008453                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39122648                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25605154                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14732749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15243785                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58676                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       746605                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          410                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       249744                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        922427                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          64131                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8273                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19059281                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44371                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1894774                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       985929                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2571                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6686                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248788                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14880985                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1416074                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235024                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2220650                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2097254                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            804576                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.623214                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14742658                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14732749                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9583864                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27228500                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.607045                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351979                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10156878                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12484050                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6575282                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       215231                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7810097                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.598450                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.133127                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3125818     40.02%     40.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2117828     27.12%     67.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       852736     10.92%     78.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       493239      6.32%     84.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395544      5.06%     89.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       168518      2.16%     91.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       199229      2.55%     94.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        96587      1.24%     95.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       360598      4.62%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7810097                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10156878                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12484050                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1884329                       # Number of memory references committed
system.switch_cpus3.commit.loads              1148155                       # Number of loads committed
system.switch_cpus3.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1790764                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11252060                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       254559                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       360598                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26508662                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39041788                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 435080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10156878                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12484050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10156878                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.902601                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.902601                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.107910                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.107910                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66948729                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20350381                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19280021                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3442                       # number of misc regfile writes
system.l20.replacements                          3203                       # number of replacements
system.l20.tagsinuse                      2047.134506                       # Cycle average of tags in use
system.l20.total_refs                          311714                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5251                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.362788                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.385829                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    20.697815                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.264959                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           909.785903                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003606                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.010106                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541633                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.444231                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999577                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7224                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7225                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1172                       # number of Writeback hits
system.l20.Writeback_hits::total                 1172                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7272                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7273                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7272                       # number of overall hits
system.l20.overall_hits::total                   7273                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3158                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3203                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3158                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3203                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3158                       # number of overall misses
system.l20.overall_misses::total                 3203                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13025738                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    520088907                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      533114645                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13025738                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    520088907                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       533114645                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13025738                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    520088907                       # number of overall miss cycles
system.l20.overall_miss_latency::total      533114645                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10382                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10428                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1172                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1172                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10430                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10430                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.304180                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.307154                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.302780                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.305746                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.302780                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.305746                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164689.330906                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166442.286919                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164689.330906                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166442.286919                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289460.844444                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164689.330906                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166442.286919                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 594                       # number of writebacks
system.l20.writebacks::total                      594                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3158                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3203                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3158                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3203                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3158                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3203                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     12511217                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    484143587                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    496654804                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     12511217                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    484143587                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    496654804                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     12511217                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    484143587                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    496654804                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304180                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.307154                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.305746                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.302780                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.305746                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 278027.044444                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 153307.025649                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155059.258195                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 278027.044444                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 153307.025649                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155059.258195                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 278027.044444                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 153307.025649                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155059.258195                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1404                       # number of replacements
system.l21.tagsinuse                      2046.381750                       # Cycle average of tags in use
system.l21.total_refs                          189333                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3452                       # Sample count of references to valid blocks.
system.l21.avg_refs                         54.847335                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           28.182974                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    35.619328                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   652.633035                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1329.946413                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013761                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.017392                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.318668                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.649388                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999210                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3265                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3267                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1037                       # number of Writeback hits
system.l21.Writeback_hits::total                 1037                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3317                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3319                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3317                       # number of overall hits
system.l21.overall_hits::total                   3319                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1357                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1401                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1357                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1401                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1357                       # number of overall misses
system.l21.overall_misses::total                 1401                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     12250031                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    209656101                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      221906132                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     12250031                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    209656101                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       221906132                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     12250031                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    209656101                       # number of overall miss cycles
system.l21.overall_miss_latency::total      221906132                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4622                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4668                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1037                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1037                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4674                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4720                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4674                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4720                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293596                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.300129                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.290329                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.296822                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.290329                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.296822                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 278409.795455                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 154499.705969                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 158391.243398                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 278409.795455                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 154499.705969                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 158391.243398                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 278409.795455                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 154499.705969                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 158391.243398                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 608                       # number of writebacks
system.l21.writebacks::total                      608                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1357                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1401                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1357                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1401                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1357                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1401                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     11735761                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    193597404                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    205333165                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     11735761                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    193597404                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    205333165                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     11735761                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    193597404                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    205333165                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293596                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.300129                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.290329                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.296822                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.290329                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.296822                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 266721.840909                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142665.736183                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 146561.859386                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 266721.840909                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142665.736183                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 146561.859386                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 266721.840909                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142665.736183                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 146561.859386                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           946                       # number of replacements
system.l22.tagsinuse                      2046.601092                       # Cycle average of tags in use
system.l22.total_refs                          210929                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2994                       # Sample count of references to valid blocks.
system.l22.avg_refs                         70.450568                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           40.515633                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    38.889035                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   455.217623                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1511.978801                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019783                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.018989                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.222274                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.738271                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999317                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3210                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3211                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             982                       # number of Writeback hits
system.l22.Writeback_hits::total                  982                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3251                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3252                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3251                       # number of overall hits
system.l22.overall_hits::total                   3252                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          904                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  946                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          904                       # number of demand (read+write) misses
system.l22.demand_misses::total                   946                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          904                       # number of overall misses
system.l22.overall_misses::total                  946                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     21704596                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    152600536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      174305132                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     21704596                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    152600536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       174305132                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     21704596                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    152600536                       # number of overall miss cycles
system.l22.overall_miss_latency::total      174305132                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4114                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4157                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          982                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              982                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4155                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4198                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4155                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4198                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.219737                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.227568                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.217569                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.225345                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.217569                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.225345                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 516776.095238                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 168805.902655                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 184254.896406                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 516776.095238                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 168805.902655                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 184254.896406                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 516776.095238                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 168805.902655                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 184254.896406                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 518                       # number of writebacks
system.l22.writebacks::total                      518                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          904                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             946                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          904                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              946                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          904                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             946                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21226519                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    142311102                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    163537621                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21226519                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    142311102                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    163537621                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21226519                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    142311102                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    163537621                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.219737                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.227568                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.217569                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.225345                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.217569                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.225345                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 505393.309524                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157423.785398                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 172872.749471                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 505393.309524                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157423.785398                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 172872.749471                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 505393.309524                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157423.785398                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 172872.749471                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1971                       # number of replacements
system.l23.tagsinuse                      2046.395441                       # Cycle average of tags in use
system.l23.total_refs                          185250                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4019                       # Sample count of references to valid blocks.
system.l23.avg_refs                         46.093556                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           36.410488                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.549908                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   887.885696                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1093.549349                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017779                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.013940                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.433538                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.533960                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999217                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3692                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3693                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2096                       # number of Writeback hits
system.l23.Writeback_hits::total                 2096                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3744                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3745                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3744                       # number of overall hits
system.l23.overall_hits::total                   3745                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1923                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1967                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1925                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1969                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1925                       # number of overall misses
system.l23.overall_misses::total                 1969                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     12635185                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    286096353                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      298731538                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       299957                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       299957                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     12635185                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    286396310                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       299031495                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     12635185                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    286396310                       # number of overall miss cycles
system.l23.overall_miss_latency::total      299031495                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           45                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5615                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5660                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2096                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2096                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           54                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               54                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           45                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5669                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5714                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           45                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5669                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5714                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.342476                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.347527                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.037037                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.339566                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.344592                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.977778                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.339566                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.344592                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 287163.295455                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148776.054602                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151871.651246                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 149978.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 149978.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 287163.295455                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148777.303896                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151869.728288                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 287163.295455                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148777.303896                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151869.728288                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1105                       # number of writebacks
system.l23.writebacks::total                     1105                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1923                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1967                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1925                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1969                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1925                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1969                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12132439                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    264124840                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    276257279                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       277297                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       277297                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12132439                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    264402137                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    276534576                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12132439                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    264402137                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    276534576                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.342476                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.347527                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.339566                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.344592                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.977778                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.339566                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.344592                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 275737.250000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137350.410816                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140445.998475                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 138648.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 138648.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 275737.250000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137351.759481                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140444.172676                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 275737.250000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137351.759481                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140444.172676                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               578.659494                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641180                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706373.390119                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.881066                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.778428                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067117                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860222                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927339                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632486                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632486                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632486                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632486                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632486                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632486                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           74                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           74                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           74                       # number of overall misses
system.cpu0.icache.overall_misses::total           74                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     19663057                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19663057                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     19663057                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19663057                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     19663057                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19663057                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632560                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632560                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632560                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632560                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632560                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632560                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 265716.986486                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 265716.986486                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 265716.986486                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 265716.986486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 265716.986486                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 265716.986486                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           28                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           28                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13133908                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13133908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13133908                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 285519.739130                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 285519.739130                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10430                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374015                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10686                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16317.987554                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.375676                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.624324                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899905                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100095                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129251                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1753                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907732                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907732                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907732                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907732                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37253                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          164                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37417                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2424855158                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2424855158                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4834528                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4834528                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2429689686                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2429689686                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2429689686                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2429689686                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166504                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945149                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945149                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945149                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945149                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031936                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019236                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019236                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65091.540493                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65091.540493                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29478.829268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29478.829268                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64935.448753                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64935.448753                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64935.448753                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64935.448753                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1172                       # number of writebacks
system.cpu0.dcache.writebacks::total             1172                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26871                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26987                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26987                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10382                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10430                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    584510200                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    584510200                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       866655                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    585376855                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    585376855                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    585376855                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    585376855                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005362                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56300.346754                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56300.346754                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18055.312500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56124.338926                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56124.338926                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56124.338926                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56124.338926                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.172678                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004736259                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1977827.281496                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.172678                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065982                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.806366                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1687696                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1687696                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1687696                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1687696                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1687696                       # number of overall hits
system.cpu1.icache.overall_hits::total        1687696                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     18317267                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     18317267                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     18317267                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     18317267                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     18317267                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     18317267                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1687761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1687761                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1687761                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1687761                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1687761                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1687761                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 281804.107692                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 281804.107692                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 281804.107692                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 281804.107692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 281804.107692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 281804.107692                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     12385568                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12385568                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     12385568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12385568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     12385568                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12385568                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 269251.478261                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 269251.478261                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 269251.478261                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 269251.478261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 269251.478261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 269251.478261                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4673                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153881218                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4929                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31219.561371                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.843640                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.156360                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878295                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121705                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1132274                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1132274                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       738973                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        738973                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1789                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1789                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1788                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1871247                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1871247                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1871247                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1871247                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11536                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11536                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11701                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11701                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11701                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11701                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    894210656                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    894210656                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5309831                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5309831                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    899520487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    899520487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    899520487                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    899520487                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1143810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1143810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       739138                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       739138                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1789                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1882948                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1882948                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1882948                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1882948                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010086                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010086                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006214                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006214                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006214                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006214                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 77514.793343                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77514.793343                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32180.793939                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32180.793939                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 76875.522349                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76875.522349                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 76875.522349                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76875.522349                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1037                       # number of writebacks
system.cpu1.dcache.writebacks::total             1037                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6914                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7027                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7027                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4622                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4622                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4674                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4674                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4674                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4674                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    237181401                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    237181401                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1140495                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1140495                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    238321896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    238321896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    238321896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    238321896                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004041                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004041                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002482                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002482                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002482                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002482                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51315.750974                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51315.750974                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21932.596154                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21932.596154                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 50988.852375                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50988.852375                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 50988.852375                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50988.852375                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.359133                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008039784                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1972680.594912                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.359133                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.066281                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.816281                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1707036                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1707036                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1707036                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1707036                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1707036                       # number of overall hits
system.cpu2.icache.overall_hits::total        1707036                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           63                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           63                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           63                       # number of overall misses
system.cpu2.icache.overall_misses::total           63                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     36892680                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     36892680                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     36892680                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     36892680                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     36892680                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     36892680                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1707099                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1707099                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1707099                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1707099                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1707099                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1707099                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 585598.095238                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 585598.095238                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 585598.095238                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 585598.095238                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 585598.095238                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 585598.095238                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        15752                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs        15752                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           20                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     21837626                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     21837626                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     21837626                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     21837626                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     21837626                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     21837626                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 507851.767442                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 507851.767442                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 507851.767442                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 507851.767442                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 507851.767442                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 507851.767442                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4155                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148972791                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4411                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              33773.019950                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.508098                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.491902                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.873079                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.126921                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1144749                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1144749                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       750507                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        750507                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1954                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1954                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1842                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1842                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1895256                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1895256                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1895256                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1895256                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8052                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8052                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          174                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8226                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8226                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8226                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8226                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    438187862                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    438187862                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5906211                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5906211                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    444094073                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    444094073                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    444094073                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    444094073                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1152801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1152801                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       750681                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       750681                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1903482                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1903482                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1903482                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1903482                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006985                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006985                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004322                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004322                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004322                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004322                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54419.754347                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54419.754347                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33943.741379                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33943.741379                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53986.636640                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53986.636640                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53986.636640                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53986.636640                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          982                       # number of writebacks
system.cpu2.dcache.writebacks::total              982                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3938                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3938                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          133                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4071                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4071                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4071                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4071                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4114                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4155                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4155                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4155                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4155                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    182368088                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    182368088                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       966890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       966890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    183334978                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    183334978                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    183334978                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    183334978                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003569                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003569                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002183                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002183                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002183                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002183                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 44328.655323                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44328.655323                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23582.682927                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23582.682927                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 44123.941757                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44123.941757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 44123.941757                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44123.941757                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.043011                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004759860                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1935953.487476                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.043011                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062569                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822184                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1543196                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1543196                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1543196                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1543196                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1543196                       # number of overall hits
system.cpu3.icache.overall_hits::total        1543196                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           63                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           63                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           63                       # number of overall misses
system.cpu3.icache.overall_misses::total           63                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     17383288                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     17383288                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     17383288                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     17383288                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     17383288                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     17383288                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1543259                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1543259                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1543259                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1543259                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1543259                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1543259                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 275925.206349                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 275925.206349                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 275925.206349                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 275925.206349                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 275925.206349                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 275925.206349                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     12763694                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     12763694                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     12763694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     12763694                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     12763694                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     12763694                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 283637.644444                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 283637.644444                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 283637.644444                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 283637.644444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 283637.644444                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 283637.644444                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5668                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158223665                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5924                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26708.923869                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.770566                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.229434                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881916                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118084                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1074450                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1074450                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731975                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731975                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1918                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1918                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1721                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1806425                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1806425                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1806425                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1806425                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14155                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14155                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          581                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          581                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14736                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14736                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14736                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14736                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1175077543                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1175077543                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     50999978                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     50999978                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1226077521                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1226077521                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1226077521                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1226077521                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1088605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1088605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       732556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       732556                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1821161                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1821161                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1821161                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1821161                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013003                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013003                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000793                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000793                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008092                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008092                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008092                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008092                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 83015.015401                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83015.015401                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87779.652324                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87779.652324                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 83202.871946                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83202.871946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 83202.871946                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83202.871946                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        77231                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        77231                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2096                       # number of writebacks
system.cpu3.dcache.writebacks::total             2096                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8540                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8540                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          527                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9067                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9067                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9067                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9067                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5615                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5615                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5669                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5669                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    320347287                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    320347287                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1422607                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1422607                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    321769894                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    321769894                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    321769894                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    321769894                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005158                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003113                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003113                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003113                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003113                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57052.054675                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 57052.054675                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 26344.574074                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26344.574074                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 56759.550891                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 56759.550891                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 56759.550891                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 56759.550891                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
