<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › cpu › perf_event_intel_ds.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>perf_event_intel_ds.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;asm/perf_event.h&gt;</span>
<span class="cp">#include &lt;asm/insn.h&gt;</span>

<span class="cp">#include &quot;perf_event.h&quot;</span>

<span class="cm">/* The size of a BTS record in bytes: */</span>
<span class="cp">#define BTS_RECORD_SIZE		24</span>

<span class="cp">#define BTS_BUFFER_SIZE		(PAGE_SIZE &lt;&lt; 4)</span>
<span class="cp">#define PEBS_BUFFER_SIZE	PAGE_SIZE</span>

<span class="cm">/*</span>
<span class="cm"> * pebs_record_32 for p4 and core not supported</span>

<span class="cm">struct pebs_record_32 {</span>
<span class="cm">	u32 flags, ip;</span>
<span class="cm">	u32 ax, bc, cx, dx;</span>
<span class="cm">	u32 si, di, bp, sp;</span>
<span class="cm">};</span>

<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">pebs_record_core</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">flags</span><span class="p">,</span> <span class="n">ip</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ax</span><span class="p">,</span> <span class="n">bx</span><span class="p">,</span> <span class="n">cx</span><span class="p">,</span> <span class="n">dx</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">si</span><span class="p">,</span> <span class="n">di</span><span class="p">,</span> <span class="n">bp</span><span class="p">,</span> <span class="n">sp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">r8</span><span class="p">,</span>  <span class="n">r9</span><span class="p">,</span>  <span class="n">r10</span><span class="p">,</span> <span class="n">r11</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">r12</span><span class="p">,</span> <span class="n">r13</span><span class="p">,</span> <span class="n">r14</span><span class="p">,</span> <span class="n">r15</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pebs_record_nhm</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">flags</span><span class="p">,</span> <span class="n">ip</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ax</span><span class="p">,</span> <span class="n">bx</span><span class="p">,</span> <span class="n">cx</span><span class="p">,</span> <span class="n">dx</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">si</span><span class="p">,</span> <span class="n">di</span><span class="p">,</span> <span class="n">bp</span><span class="p">,</span> <span class="n">sp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">r8</span><span class="p">,</span>  <span class="n">r9</span><span class="p">,</span>  <span class="n">r10</span><span class="p">,</span> <span class="n">r11</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">r12</span><span class="p">,</span> <span class="n">r13</span><span class="p">,</span> <span class="n">r14</span><span class="p">,</span> <span class="n">r15</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">status</span><span class="p">,</span> <span class="n">dla</span><span class="p">,</span> <span class="n">dse</span><span class="p">,</span> <span class="n">lat</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">init_debug_store_on_cpu</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">).</span><span class="n">ds</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ds</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">wrmsr_on_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">MSR_IA32_DS_AREA</span><span class="p">,</span>
		     <span class="p">(</span><span class="n">u32</span><span class="p">)((</span><span class="n">u64</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span><span class="p">),</span>
		     <span class="p">(</span><span class="n">u32</span><span class="p">)((</span><span class="n">u64</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">fini_debug_store_on_cpu</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">).</span><span class="n">ds</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">wrmsr_on_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">MSR_IA32_DS_AREA</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">alloc_pebs_buffer</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">).</span><span class="n">ds</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">node</span> <span class="o">=</span> <span class="n">cpu_to_node</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">max</span><span class="p">,</span> <span class="n">thresh</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* always use a single PEBS record */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">buffer</span> <span class="o">=</span> <span class="n">kmalloc_node</span><span class="p">(</span><span class="n">PEBS_BUFFER_SIZE</span><span class="p">,</span> <span class="n">GFP_KERNEL</span> <span class="o">|</span> <span class="n">__GFP_ZERO</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">buffer</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">max</span> <span class="o">=</span> <span class="n">PEBS_BUFFER_SIZE</span> <span class="o">/</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_record_size</span><span class="p">;</span>

	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">buffer</span><span class="p">;</span>
	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_index</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span><span class="p">;</span>
	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_absolute_maximum</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span> <span class="o">+</span>
		<span class="n">max</span> <span class="o">*</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_record_size</span><span class="p">;</span>

	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_interrupt_threshold</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span> <span class="o">+</span>
		<span class="n">thresh</span> <span class="o">*</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_record_size</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">release_pebs_buffer</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">).</span><span class="n">ds</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ds</span> <span class="o">||</span> <span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">kfree</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span><span class="p">);</span>
	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">alloc_bts_buffer</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">).</span><span class="n">ds</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">node</span> <span class="o">=</span> <span class="n">cpu_to_node</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">max</span><span class="p">,</span> <span class="n">thresh</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">buffer</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">buffer</span> <span class="o">=</span> <span class="n">kmalloc_node</span><span class="p">(</span><span class="n">BTS_BUFFER_SIZE</span><span class="p">,</span> <span class="n">GFP_KERNEL</span> <span class="o">|</span> <span class="n">__GFP_ZERO</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">buffer</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">max</span> <span class="o">=</span> <span class="n">BTS_BUFFER_SIZE</span> <span class="o">/</span> <span class="n">BTS_RECORD_SIZE</span><span class="p">;</span>
	<span class="n">thresh</span> <span class="o">=</span> <span class="n">max</span> <span class="o">/</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_buffer_base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">buffer</span><span class="p">;</span>
	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_index</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_buffer_base</span><span class="p">;</span>
	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_absolute_maximum</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_buffer_base</span> <span class="o">+</span>
		<span class="n">max</span> <span class="o">*</span> <span class="n">BTS_RECORD_SIZE</span><span class="p">;</span>
	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_interrupt_threshold</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_absolute_maximum</span> <span class="o">-</span>
		<span class="n">thresh</span> <span class="o">*</span> <span class="n">BTS_RECORD_SIZE</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">release_bts_buffer</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">).</span><span class="n">ds</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ds</span> <span class="o">||</span> <span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">kfree</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_buffer_base</span><span class="p">);</span>
	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_buffer_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">alloc_ds_buffer</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">node</span> <span class="o">=</span> <span class="n">cpu_to_node</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span><span class="p">;</span>

	<span class="n">ds</span> <span class="o">=</span> <span class="n">kmalloc_node</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">ds</span><span class="p">),</span> <span class="n">GFP_KERNEL</span> <span class="o">|</span> <span class="n">__GFP_ZERO</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">ds</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">).</span><span class="n">ds</span> <span class="o">=</span> <span class="n">ds</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">release_ds_buffer</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">).</span><span class="n">ds</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ds</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">per_cpu</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">).</span><span class="n">ds</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">ds</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">release_ds_buffers</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">get_online_cpus</span><span class="p">();</span>
	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span>
		<span class="n">fini_debug_store_on_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">for_each_possible_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">release_pebs_buffer</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		<span class="n">release_bts_buffer</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
		<span class="n">release_ds_buffer</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">put_online_cpus</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">reserve_ds_buffers</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">bts_err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pebs_err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts_active</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_active</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts</span><span class="p">)</span>
		<span class="n">bts_err</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span><span class="p">)</span>
		<span class="n">pebs_err</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">get_online_cpus</span><span class="p">();</span>

	<span class="n">for_each_possible_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">alloc_ds_buffer</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">bts_err</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">pebs_err</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bts_err</span> <span class="o">&amp;&amp;</span> <span class="n">alloc_bts_buffer</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span>
			<span class="n">bts_err</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pebs_err</span> <span class="o">&amp;&amp;</span> <span class="n">alloc_pebs_buffer</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span>
			<span class="n">pebs_err</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">bts_err</span> <span class="o">&amp;&amp;</span> <span class="n">pebs_err</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bts_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_possible_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span>
			<span class="n">release_bts_buffer</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pebs_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_possible_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span>
			<span class="n">release_pebs_buffer</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bts_err</span> <span class="o">&amp;&amp;</span> <span class="n">pebs_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_possible_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span>
			<span class="n">release_ds_buffer</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">bts_err</span><span class="p">)</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts_active</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pebs_err</span><span class="p">)</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_active</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span>
			<span class="n">init_debug_store_on_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">put_online_cpus</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * BTS</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">bts_constraint</span> <span class="o">=</span>
	<span class="n">EVENT_CONSTRAINT</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">X86_PMC_IDX_FIXED_BTS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">intel_pmu_enable_bts</span><span class="p">(</span><span class="n">u64</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">debugctlmsr</span><span class="p">;</span>

	<span class="n">debugctlmsr</span> <span class="o">=</span> <span class="n">get_debugctlmsr</span><span class="p">();</span>

	<span class="n">debugctlmsr</span> <span class="o">|=</span> <span class="n">DEBUGCTLMSR_TR</span><span class="p">;</span>
	<span class="n">debugctlmsr</span> <span class="o">|=</span> <span class="n">DEBUGCTLMSR_BTS</span><span class="p">;</span>
	<span class="n">debugctlmsr</span> <span class="o">|=</span> <span class="n">DEBUGCTLMSR_BTINT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">ARCH_PERFMON_EVENTSEL_OS</span><span class="p">))</span>
		<span class="n">debugctlmsr</span> <span class="o">|=</span> <span class="n">DEBUGCTLMSR_BTS_OFF_OS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">ARCH_PERFMON_EVENTSEL_USR</span><span class="p">))</span>
		<span class="n">debugctlmsr</span> <span class="o">|=</span> <span class="n">DEBUGCTLMSR_BTS_OFF_USR</span><span class="p">;</span>

	<span class="n">update_debugctlmsr</span><span class="p">(</span><span class="n">debugctlmsr</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">intel_pmu_disable_bts</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">debugctlmsr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">ds</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">debugctlmsr</span> <span class="o">=</span> <span class="n">get_debugctlmsr</span><span class="p">();</span>

	<span class="n">debugctlmsr</span> <span class="o">&amp;=</span>
		<span class="o">~</span><span class="p">(</span><span class="n">DEBUGCTLMSR_TR</span> <span class="o">|</span> <span class="n">DEBUGCTLMSR_BTS</span> <span class="o">|</span> <span class="n">DEBUGCTLMSR_BTINT</span> <span class="o">|</span>
		  <span class="n">DEBUGCTLMSR_BTS_OFF_OS</span> <span class="o">|</span> <span class="n">DEBUGCTLMSR_BTS_OFF_USR</span><span class="p">);</span>

	<span class="n">update_debugctlmsr</span><span class="p">(</span><span class="n">debugctlmsr</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">intel_pmu_drain_bts_buffer</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">ds</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bts_record</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">from</span><span class="p">;</span>
		<span class="n">u64</span>	<span class="n">to</span><span class="p">;</span>
		<span class="n">u64</span>	<span class="n">flags</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">X86_PMC_IDX_FIXED_BTS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">bts_record</span> <span class="o">*</span><span class="n">at</span><span class="p">,</span> <span class="o">*</span><span class="n">top</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_output_handle</span> <span class="n">handle</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_event_header</span> <span class="n">header</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_sample_data</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="n">regs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts_active</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">at</span>  <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">bts_record</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_buffer_base</span><span class="p">;</span>
	<span class="n">top</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">bts_record</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_index</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">top</span> <span class="o">&lt;=</span> <span class="n">at</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_index</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">bts_buffer_base</span><span class="p">;</span>

	<span class="n">perf_sample_data_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">last_period</span><span class="p">);</span>
	<span class="n">regs</span><span class="p">.</span><span class="n">ip</span>     <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Prepare a generic sample, i.e. fill in the invariant fields.</span>
<span class="cm">	 * We will overwrite the from and to address before we output</span>
<span class="cm">	 * the sample.</span>
<span class="cm">	 */</span>
	<span class="n">perf_prepare_sample</span><span class="p">(</span><span class="o">&amp;</span><span class="n">header</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">perf_output_begin</span><span class="p">(</span><span class="o">&amp;</span><span class="n">handle</span><span class="p">,</span> <span class="n">event</span><span class="p">,</span> <span class="n">header</span><span class="p">.</span><span class="n">size</span> <span class="o">*</span> <span class="p">(</span><span class="n">top</span> <span class="o">-</span> <span class="n">at</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">at</span> <span class="o">&lt;</span> <span class="n">top</span><span class="p">;</span> <span class="n">at</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">data</span><span class="p">.</span><span class="n">ip</span>		<span class="o">=</span> <span class="n">at</span><span class="o">-&gt;</span><span class="n">from</span><span class="p">;</span>
		<span class="n">data</span><span class="p">.</span><span class="n">addr</span>	<span class="o">=</span> <span class="n">at</span><span class="o">-&gt;</span><span class="n">to</span><span class="p">;</span>

		<span class="n">perf_output_sample</span><span class="p">(</span><span class="o">&amp;</span><span class="n">handle</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">header</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">perf_output_end</span><span class="p">(</span><span class="o">&amp;</span><span class="n">handle</span><span class="p">);</span>

	<span class="cm">/* There&#39;s new data available. */</span>
	<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">interrupts</span><span class="o">++</span><span class="p">;</span>
	<span class="n">event</span><span class="o">-&gt;</span><span class="n">pending_kill</span> <span class="o">=</span> <span class="n">POLL_IN</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * PEBS</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_core2_pebs_event_constraints</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xfec1</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* X87_OPS_RETIRED.ANY */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c5</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* BR_INST_RETIRED.MISPRED */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x1fc7</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* SIMD_INST_RETURED.ANY */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcb</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span>    <span class="cm">/* MEM_LOAD_RETIRED.* */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_atom_pebs_event_constraints</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c0</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x00c5</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span> <span class="cm">/* MISPREDICTED_BRANCH_RETIRED */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcb</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">),</span>    <span class="cm">/* MEM_LOAD_RETIRED.* */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_nehalem_pebs_event_constraints</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0b</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* MEM_INST_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0f</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* MEM_UNCORE_RETIRED.* */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x010c</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_STORE_RETIRED.DTLB_MISS */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc0</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* INST_RETIRED.ANY */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* UOPS_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc4</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* BR_INST_RETIRED.* */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x02c5</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* BR_MISP_RETIRED.NEAR_CALL */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc7</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* SSEX_UOPS_RETIRED.* */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x20c8</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* ITLB_MISS_RETIRED */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcb</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* MEM_LOAD_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xf7</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* FP_ASSIST.* */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_westmere_pebs_event_constraints</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0b</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* MEM_INST_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x0f</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* MEM_UNCORE_RETIRED.* */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x010c</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_STORE_RETIRED.DTLB_MISS */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc0</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* INSTR_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* UOPS_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc4</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* BR_INST_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc5</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* BR_MISP_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc7</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* SSEX_UOPS_RETIRED.* */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x20c8</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* ITLB_MISS_RETIRED */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcb</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* MEM_LOAD_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xf7</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* FP_ASSIST.* */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">event_constraint</span> <span class="n">intel_snb_pebs_event_constraints</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x01c0</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">),</span> <span class="cm">/* INST_RETIRED.PRECDIST */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x01c2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* UOPS_RETIRED.ALL */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x02c2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* UOPS_RETIRED.RETIRE_SLOTS */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc4</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* BR_INST_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xc5</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* BR_MISP_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xcd</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">),</span>    <span class="cm">/* MEM_TRANS_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd0</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* MEM_UOP_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd1</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* MEM_LOAD_UOPS_RETIRED.* */</span>
	<span class="n">INTEL_EVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0xd2</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span>    <span class="cm">/* MEM_LOAD_UOPS_LLC_HIT_RETIRED.* */</span>
	<span class="n">INTEL_UEVENT_CONSTRAINT</span><span class="p">(</span><span class="mh">0x02d4</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">),</span> <span class="cm">/* MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS */</span>
	<span class="n">EVENT_CONSTRAINT_END</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="nf">intel_pebs_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">event_constraint</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_event_constraint</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_constraints</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config</span> <span class="o">&amp;</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">cmask</span><span class="p">)</span> <span class="o">==</span> <span class="n">c</span><span class="o">-&gt;</span><span class="n">code</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">c</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">emptyconstraint</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">intel_pmu_pebs_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>

	<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ARCH_PERFMON_EVENTSEL_INT</span><span class="p">;</span>

	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pebs_enabled</span> <span class="o">|=</span> <span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">intel_pmu_pebs_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>

	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pebs_enabled</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_PEBS_ENABLE</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pebs_enabled</span><span class="p">);</span>

	<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">|=</span> <span class="n">ARCH_PERFMON_EVENTSEL_INT</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">intel_pmu_pebs_enable_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pebs_enabled</span><span class="p">)</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_PEBS_ENABLE</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pebs_enabled</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">intel_pmu_pebs_disable_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pebs_enabled</span><span class="p">)</span>
		<span class="n">wrmsrl</span><span class="p">(</span><span class="n">MSR_IA32_PEBS_ENABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">intel_pmu_pebs_fixup_ip</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">from</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">lbr_entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">from</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">old_to</span><span class="p">,</span> <span class="n">to</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">lbr_entries</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">to</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ip</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_64bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We don&#39;t need to fixup if the PEBS assist is fault like</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_cap</span><span class="p">.</span><span class="n">pebs_trap</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * No LBR entry, no basic block, no rewinding</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">lbr_stack</span><span class="p">.</span><span class="n">nr</span> <span class="o">||</span> <span class="o">!</span><span class="n">from</span> <span class="o">||</span> <span class="o">!</span><span class="n">to</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Basic blocks should never cross user/kernel boundaries</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">kernel_ip</span><span class="p">(</span><span class="n">ip</span><span class="p">)</span> <span class="o">!=</span> <span class="n">kernel_ip</span><span class="p">(</span><span class="n">to</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * unsigned math, either ip is before the start (impossible) or</span>
<span class="cm">	 * the basic block is larger than 1 page (sanity)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">ip</span> <span class="o">-</span> <span class="n">to</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">PAGE_SIZE</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * We sampled a branch insn, rewind using the LBR stack</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ip</span> <span class="o">==</span> <span class="n">to</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">ip</span> <span class="o">=</span> <span class="n">from</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">insn</span> <span class="n">insn</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">buf</span><span class="p">[</span><span class="n">MAX_INSN_SIZE</span><span class="p">];</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">kaddr</span><span class="p">;</span>

		<span class="n">old_to</span> <span class="o">=</span> <span class="n">to</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">kernel_ip</span><span class="p">(</span><span class="n">ip</span><span class="p">))</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">bytes</span><span class="p">,</span> <span class="n">size</span> <span class="o">=</span> <span class="n">MAX_INSN_SIZE</span><span class="p">;</span>

			<span class="n">bytes</span> <span class="o">=</span> <span class="n">copy_from_user_nmi</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="n">to</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">bytes</span> <span class="o">!=</span> <span class="n">size</span><span class="p">)</span>
				<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

			<span class="n">kaddr</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">kaddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">to</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_X86_64</span>
		<span class="n">is_64bit</span> <span class="o">=</span> <span class="n">kernel_ip</span><span class="p">(</span><span class="n">to</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">test_thread_flag</span><span class="p">(</span><span class="n">TIF_IA32</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="n">insn_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">insn</span><span class="p">,</span> <span class="n">kaddr</span><span class="p">,</span> <span class="n">is_64bit</span><span class="p">);</span>
		<span class="n">insn_get_length</span><span class="p">(</span><span class="o">&amp;</span><span class="n">insn</span><span class="p">);</span>
		<span class="n">to</span> <span class="o">+=</span> <span class="n">insn</span><span class="p">.</span><span class="n">length</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">to</span> <span class="o">&lt;</span> <span class="n">ip</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">to</span> <span class="o">==</span> <span class="n">ip</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">ip</span> <span class="o">=</span> <span class="n">old_to</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Even though we decoded the basic block, the instruction stream</span>
<span class="cm">	 * never matched the given IP, either the TO or the IP got corrupted.</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__intel_pmu_pebs_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">iregs</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">__pebs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * We cast to pebs_record_core since that is a subset of</span>
<span class="cm">	 * both formats and we don&#39;t use the other fields in this</span>
<span class="cm">	 * routine.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pebs_record_core</span> <span class="o">*</span><span class="n">pebs</span> <span class="o">=</span> <span class="n">__pebs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_sample_data</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="n">regs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">intel_pmu_save_and_restart</span><span class="p">(</span><span class="n">event</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">perf_sample_data_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">last_period</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * We use the interrupt regs as a base because the PEBS record</span>
<span class="cm">	 * does not contain a full regs set, specifically it seems to</span>
<span class="cm">	 * lack segment descriptors, which get used by things like</span>
<span class="cm">	 * user_mode().</span>
<span class="cm">	 *</span>
<span class="cm">	 * In the simple case fix up only the IP and BP,SP regs, for</span>
<span class="cm">	 * PERF_SAMPLE_IP and PERF_SAMPLE_CALLCHAIN to function properly.</span>
<span class="cm">	 * A possible PERF_SAMPLE_REGS will have to transfer all regs.</span>
<span class="cm">	 */</span>
	<span class="n">regs</span> <span class="o">=</span> <span class="o">*</span><span class="n">iregs</span><span class="p">;</span>
	<span class="n">regs</span><span class="p">.</span><span class="n">ip</span> <span class="o">=</span> <span class="n">pebs</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">;</span>
	<span class="n">regs</span><span class="p">.</span><span class="n">bp</span> <span class="o">=</span> <span class="n">pebs</span><span class="o">-&gt;</span><span class="n">bp</span><span class="p">;</span>
	<span class="n">regs</span><span class="p">.</span><span class="n">sp</span> <span class="o">=</span> <span class="n">pebs</span><span class="o">-&gt;</span><span class="n">sp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span> <span class="o">&gt;</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">intel_pmu_pebs_fixup_ip</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="p">))</span>
		<span class="n">regs</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">PERF_EFLAGS_EXACT</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">regs</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PERF_EFLAGS_EXACT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">has_branch_stack</span><span class="p">(</span><span class="n">event</span><span class="p">))</span>
		<span class="n">data</span><span class="p">.</span><span class="n">br_stack</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">lbr_stack</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">perf_event_overflow</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="p">))</span>
		<span class="n">x86_pmu_stop</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_drain_pebs_core</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">iregs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">ds</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span> <span class="cm">/* PMC0 only */</span>
	<span class="k">struct</span> <span class="n">pebs_record_core</span> <span class="o">*</span><span class="n">at</span><span class="p">,</span> <span class="o">*</span><span class="n">top</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_active</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">at</span>  <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pebs_record_core</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span><span class="p">;</span>
	<span class="n">top</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pebs_record_core</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_index</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Whatever else happens, drain the thing</span>
<span class="cm">	 */</span>
	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_index</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">active_mask</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">n</span> <span class="o">=</span> <span class="n">top</span> <span class="o">-</span> <span class="n">at</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Should not happen, we program the threshold at 1 and do not</span>
<span class="cm">	 * set a reset value.</span>
<span class="cm">	 */</span>
	<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="n">n</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">at</span> <span class="o">+=</span> <span class="n">n</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">__intel_pmu_pebs_event</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">iregs</span><span class="p">,</span> <span class="n">at</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_pmu_drain_pebs_nhm</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">iregs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">debug_store</span> <span class="o">*</span><span class="n">ds</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">ds</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pebs_record_nhm</span> <span class="o">*</span><span class="n">at</span><span class="p">,</span> <span class="o">*</span><span class="n">top</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bit</span><span class="p">,</span> <span class="n">n</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_active</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">at</span>  <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pebs_record_nhm</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span><span class="p">;</span>
	<span class="n">top</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pebs_record_nhm</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_index</span><span class="p">;</span>

	<span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_index</span> <span class="o">=</span> <span class="n">ds</span><span class="o">-&gt;</span><span class="n">pebs_buffer_base</span><span class="p">;</span>

	<span class="n">n</span> <span class="o">=</span> <span class="n">top</span> <span class="o">-</span> <span class="n">at</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Should not happen, we program the threshold at 1 and do not</span>
<span class="cm">	 * set a reset value.</span>
<span class="cm">	 */</span>
	<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="n">n</span> <span class="o">&gt;</span> <span class="n">MAX_PEBS_EVENTS</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span> <span class="p">;</span> <span class="n">at</span> <span class="o">&lt;</span> <span class="n">top</span><span class="p">;</span> <span class="n">at</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">for_each_set_bit</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">at</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">,</span> <span class="n">MAX_PEBS_EVENTS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">bit</span><span class="p">];</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">active_mask</span><span class="p">))</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">precise_ip</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">__test_and_set_bit</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">status</span><span class="p">))</span>
				<span class="k">continue</span><span class="p">;</span>

			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">event</span> <span class="o">||</span> <span class="n">bit</span> <span class="o">&gt;=</span> <span class="n">MAX_PEBS_EVENTS</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">__intel_pmu_pebs_event</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">iregs</span><span class="p">,</span> <span class="n">at</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * BTS, PEBS probe and setup</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">intel_ds_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * No support for 32bit formats</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_DTES64</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">bts</span>  <span class="o">=</span> <span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_BTS</span><span class="p">);</span>
	<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span> <span class="o">=</span> <span class="n">boot_cpu_has</span><span class="p">(</span><span class="n">X86_FEATURE_PEBS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">char</span> <span class="n">pebs_type</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_cap</span><span class="p">.</span><span class="n">pebs_trap</span> <span class="o">?</span>  <span class="sc">&#39;+&#39;</span> <span class="o">:</span> <span class="sc">&#39;-&#39;</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">format</span> <span class="o">=</span> <span class="n">x86_pmu</span><span class="p">.</span><span class="n">intel_cap</span><span class="p">.</span><span class="n">pebs_format</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">format</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot;PEBS fmt0%c, &quot;</span><span class="p">,</span> <span class="n">pebs_type</span><span class="p">);</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_record_size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pebs_record_core</span><span class="p">);</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">drain_pebs</span> <span class="o">=</span> <span class="n">intel_pmu_drain_pebs_core</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot;PEBS fmt1%c, &quot;</span><span class="p">,</span> <span class="n">pebs_type</span><span class="p">);</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs_record_size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pebs_record_nhm</span><span class="p">);</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">drain_pebs</span> <span class="o">=</span> <span class="n">intel_pmu_drain_pebs_nhm</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot;no PEBS fmt%d%c, &quot;</span><span class="p">,</span> <span class="n">format</span><span class="p">,</span> <span class="n">pebs_type</span><span class="p">);</span>
			<span class="n">x86_pmu</span><span class="p">.</span><span class="n">pebs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
