<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F407VG Device Drivers: RCC_RegDef_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F407VG Device Drivers
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structRCC__RegDef__t-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RCC_RegDef_t Struct Reference<div class="ingroups"><a class="el" href="group__STM32F407XX__HEADER.html">STM32F407xx MCU Header File</a> &raquo; <a class="el" href="group__Peripheral__Registers.html">Peripheral Register Definitions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>RCC peripheral register definition structure.  
 <a href="structRCC__RegDef__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a6a75e3ea79bc9abb0826b214d68f09ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a6a75e3ea79bc9abb0826b214d68f09ad">CR</a></td></tr>
<tr class="separator:a6a75e3ea79bc9abb0826b214d68f09ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeac42fe139144a42801c62ec5fafc628"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#aeac42fe139144a42801c62ec5fafc628">PLLCFGR</a></td></tr>
<tr class="separator:aeac42fe139144a42801c62ec5fafc628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467f5957fcf53705cbda0d18d3bdcf26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a467f5957fcf53705cbda0d18d3bdcf26">CFGR</a></td></tr>
<tr class="separator:a467f5957fcf53705cbda0d18d3bdcf26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa529ad58c82e4af3bbb1b6248e133bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#afa529ad58c82e4af3bbb1b6248e133bb">CIR</a></td></tr>
<tr class="separator:afa529ad58c82e4af3bbb1b6248e133bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61efb4bcea47a79f3fcfb03895601f65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a61efb4bcea47a79f3fcfb03895601f65">AHB1RSTR</a></td></tr>
<tr class="separator:a61efb4bcea47a79f3fcfb03895601f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a24e981c7fd413f81bff135409af17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#ad0a24e981c7fd413f81bff135409af17">AHB2RSTR</a></td></tr>
<tr class="separator:ad0a24e981c7fd413f81bff135409af17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9eef112fa15bea7c883832719094fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a5b9eef112fa15bea7c883832719094fc">AHB3RSTR</a></td></tr>
<tr class="separator:a5b9eef112fa15bea7c883832719094fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb9df40c9038293e6671883afbd7d55"><td class="memItemLeft" align="right" valign="top"><a id="a5cb9df40c9038293e6671883afbd7d55"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b></td></tr>
<tr class="separator:a5cb9df40c9038293e6671883afbd7d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1d72b0717ddd75a09e4671814f8df3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#adf1d72b0717ddd75a09e4671814f8df3">APB1RSTR</a></td></tr>
<tr class="separator:adf1d72b0717ddd75a09e4671814f8df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad586ef674d34e4eb981678d2b0a00370"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#ad586ef674d34e4eb981678d2b0a00370">APB2RSTR</a></td></tr>
<tr class="separator:ad586ef674d34e4eb981678d2b0a00370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e21df50059163c030c050e3056766aa"><td class="memItemLeft" align="right" valign="top"><a id="a1e21df50059163c030c050e3056766aa"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [2]</td></tr>
<tr class="separator:a1e21df50059163c030c050e3056766aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a19eb56da3e69130928ce82a577b93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a26a19eb56da3e69130928ce82a577b93">AHB1ENR</a></td></tr>
<tr class="separator:a26a19eb56da3e69130928ce82a577b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9664064fb9aea01c3bb5d65e22a75f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#afb9664064fb9aea01c3bb5d65e22a75f">AHB2ENR</a></td></tr>
<tr class="separator:afb9664064fb9aea01c3bb5d65e22a75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9f12db7fadb3c95b32d725a882bda3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a8e9f12db7fadb3c95b32d725a882bda3">AHB3ENR</a></td></tr>
<tr class="separator:a8e9f12db7fadb3c95b32d725a882bda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda7a4efb0216bfd658db17a3d8d6307"><td class="memItemLeft" align="right" valign="top"><a id="acda7a4efb0216bfd658db17a3d8d6307"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b></td></tr>
<tr class="separator:acda7a4efb0216bfd658db17a3d8d6307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4765f14c70d18d4b71cffdbecc1bbb1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a4765f14c70d18d4b71cffdbecc1bbb1a">APB1ENR</a></td></tr>
<tr class="separator:a4765f14c70d18d4b71cffdbecc1bbb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768b90cef659aa5ac07728d290bbc4b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a768b90cef659aa5ac07728d290bbc4b9">APB2ENR</a></td></tr>
<tr class="separator:a768b90cef659aa5ac07728d290bbc4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037f54894d631b0aedab5011f04ac210"><td class="memItemLeft" align="right" valign="top"><a id="a037f54894d631b0aedab5011f04ac210"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [2]</td></tr>
<tr class="separator:a037f54894d631b0aedab5011f04ac210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e11e0c60ee9a9079672b3728f684a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#ab1e11e0c60ee9a9079672b3728f684a0">AHB1LPENR</a></td></tr>
<tr class="separator:ab1e11e0c60ee9a9079672b3728f684a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f505c057f370f0c0c3625e91ec0e72f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a2f505c057f370f0c0c3625e91ec0e72f">AHB2LPENR</a></td></tr>
<tr class="separator:a2f505c057f370f0c0c3625e91ec0e72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c7d824d0a04df5be41763862a42ff1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a95c7d824d0a04df5be41763862a42ff1">AHB3LPENR</a></td></tr>
<tr class="separator:a95c7d824d0a04df5be41763862a42ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87490962e9f1f2d25ae3932b188bdf06"><td class="memItemLeft" align="right" valign="top"><a id="a87490962e9f1f2d25ae3932b188bdf06"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b></td></tr>
<tr class="separator:a87490962e9f1f2d25ae3932b188bdf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab256effc0595fc4cf1aa978f43aaa7bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#ab256effc0595fc4cf1aa978f43aaa7bf">APB1LPENR</a></td></tr>
<tr class="separator:ab256effc0595fc4cf1aa978f43aaa7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35568cd2f0fec284e65e984bc6c051f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a35568cd2f0fec284e65e984bc6c051f6">APB2LPENR</a></td></tr>
<tr class="separator:a35568cd2f0fec284e65e984bc6c051f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90dc126c387ee4bc2d6a96d50e52ab91"><td class="memItemLeft" align="right" valign="top"><a id="a90dc126c387ee4bc2d6a96d50e52ab91"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [2]</td></tr>
<tr class="separator:a90dc126c387ee4bc2d6a96d50e52ab91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a788e1358c472335820afb54300365212"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a788e1358c472335820afb54300365212">BDCR</a></td></tr>
<tr class="separator:a788e1358c472335820afb54300365212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d81128390ec9eabefbbce977927ccd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a53d81128390ec9eabefbbce977927ccd">CSR</a></td></tr>
<tr class="separator:a53d81128390ec9eabefbbce977927ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c669c82ec9cc68f5e49951d6a632cb8"><td class="memItemLeft" align="right" valign="top"><a id="a6c669c82ec9cc68f5e49951d6a632cb8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b> [2]</td></tr>
<tr class="separator:a6c669c82ec9cc68f5e49951d6a632cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e6a70b1a085ab88975a76642e5dd56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a33e6a70b1a085ab88975a76642e5dd56">SSCGR</a></td></tr>
<tr class="separator:a33e6a70b1a085ab88975a76642e5dd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1aa4b2574efc7c9e5d35467d29d82b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#ad1aa4b2574efc7c9e5d35467d29d82b4">PLLI2SCFGR</a></td></tr>
<tr class="separator:ad1aa4b2574efc7c9e5d35467d29d82b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7667b4bcc1b5737a89926f9d4637f2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#aa7667b4bcc1b5737a89926f9d4637f2a">PLLSAICFGR</a></td></tr>
<tr class="separator:aa7667b4bcc1b5737a89926f9d4637f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f55d894a3c6713ee409eb14ea2f6d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a67f55d894a3c6713ee409eb14ea2f6d1">DCKCFGR</a></td></tr>
<tr class="separator:a67f55d894a3c6713ee409eb14ea2f6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87878ae985251d87b66c7b71640b3fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#aa87878ae985251d87b66c7b71640b3fc">CKGATENR</a></td></tr>
<tr class="separator:aa87878ae985251d87b66c7b71640b3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c1af2c36778deba3c2ddc022a724961"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRCC__RegDef__t.html#a1c1af2c36778deba3c2ddc022a724961">DCKCFGR2</a></td></tr>
<tr class="separator:a1c1af2c36778deba3c2ddc022a724961"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>RCC peripheral register definition structure. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a26a19eb56da3e69130928ce82a577b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a19eb56da3e69130928ce82a577b93">&#9670;&nbsp;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock enable register </p>

</div>
</div>
<a id="ab1e11e0c60ee9a9079672b3728f684a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e11e0c60ee9a9079672b3728f684a0">&#9670;&nbsp;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock enable in low power mode register </p>

</div>
</div>
<a id="a61efb4bcea47a79f3fcfb03895601f65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61efb4bcea47a79f3fcfb03895601f65">&#9670;&nbsp;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral reset register </p>

</div>
</div>
<a id="afb9664064fb9aea01c3bb5d65e22a75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9664064fb9aea01c3bb5d65e22a75f">&#9670;&nbsp;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock enable register </p>

</div>
</div>
<a id="a2f505c057f370f0c0c3625e91ec0e72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f505c057f370f0c0c3625e91ec0e72f">&#9670;&nbsp;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock enable in low power mode register </p>

</div>
</div>
<a id="ad0a24e981c7fd413f81bff135409af17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a24e981c7fd413f81bff135409af17">&#9670;&nbsp;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral reset register </p>

</div>
</div>
<a id="a8e9f12db7fadb3c95b32d725a882bda3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e9f12db7fadb3c95b32d725a882bda3">&#9670;&nbsp;</a></span>AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock enable register </p>

</div>
</div>
<a id="a95c7d824d0a04df5be41763862a42ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c7d824d0a04df5be41763862a42ff1">&#9670;&nbsp;</a></span>AHB3LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::AHB3LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock enable in low power mode register </p>

</div>
</div>
<a id="a5b9eef112fa15bea7c883832719094fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9eef112fa15bea7c883832719094fc">&#9670;&nbsp;</a></span>AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::AHB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral reset register </p>

</div>
</div>
<a id="a4765f14c70d18d4b71cffdbecc1bbb1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4765f14c70d18d4b71cffdbecc1bbb1a">&#9670;&nbsp;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable register </p>

</div>
</div>
<a id="ab256effc0595fc4cf1aa978f43aaa7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab256effc0595fc4cf1aa978f43aaa7bf">&#9670;&nbsp;</a></span>APB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::APB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock enable in low power mode register </p>

</div>
</div>
<a id="adf1d72b0717ddd75a09e4671814f8df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1d72b0717ddd75a09e4671814f8df3">&#9670;&nbsp;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset register </p>

</div>
</div>
<a id="a768b90cef659aa5ac07728d290bbc4b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a768b90cef659aa5ac07728d290bbc4b9">&#9670;&nbsp;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable register </p>

</div>
</div>
<a id="a35568cd2f0fec284e65e984bc6c051f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35568cd2f0fec284e65e984bc6c051f6">&#9670;&nbsp;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock enable in low power mode register </p>

</div>
</div>
<a id="ad586ef674d34e4eb981678d2b0a00370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad586ef674d34e4eb981678d2b0a00370">&#9670;&nbsp;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register </p>

</div>
</div>
<a id="a788e1358c472335820afb54300365212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a788e1358c472335820afb54300365212">&#9670;&nbsp;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC backup domain control register </p>

</div>
</div>
<a id="a467f5957fcf53705cbda0d18d3bdcf26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467f5957fcf53705cbda0d18d3bdcf26">&#9670;&nbsp;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC configuration register </p>

</div>
</div>
<a id="afa529ad58c82e4af3bbb1b6248e133bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa529ad58c82e4af3bbb1b6248e133bb">&#9670;&nbsp;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::CIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register </p>

</div>
</div>
<a id="aa87878ae985251d87b66c7b71640b3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87878ae985251d87b66c7b71640b3fc">&#9670;&nbsp;</a></span>CKGATENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::CKGATENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clocks gated enable register </p>

</div>
</div>
<a id="a6a75e3ea79bc9abb0826b214d68f09ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a75e3ea79bc9abb0826b214d68f09ad">&#9670;&nbsp;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC control register </p>

</div>
</div>
<a id="a53d81128390ec9eabefbbce977927ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d81128390ec9eabefbbce977927ccd">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC control/status register </p>

</div>
</div>
<a id="a67f55d894a3c6713ee409eb14ea2f6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67f55d894a3c6713ee409eb14ea2f6d1">&#9670;&nbsp;</a></span>DCKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::DCKCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC dedicated clock configuration register </p>

</div>
</div>
<a id="a1c1af2c36778deba3c2ddc022a724961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c1af2c36778deba3c2ddc022a724961">&#9670;&nbsp;</a></span>DCKCFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::DCKCFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC dedicated clocks configuration register 2 </p>

</div>
</div>
<a id="aeac42fe139144a42801c62ec5fafc628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeac42fe139144a42801c62ec5fafc628">&#9670;&nbsp;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL configuration register </p>

</div>
</div>
<a id="ad1aa4b2574efc7c9e5d35467d29d82b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1aa4b2574efc7c9e5d35467d29d82b4">&#9670;&nbsp;</a></span>PLLI2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::PLLI2SCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLI2S configuration register </p>

</div>
</div>
<a id="aa7667b4bcc1b5737a89926f9d4637f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7667b4bcc1b5737a89926f9d4637f2a">&#9670;&nbsp;</a></span>PLLSAICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::PLLSAICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLSAI configuration register </p>

</div>
</div>
<a id="a33e6a70b1a085ab88975a76642e5dd56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e6a70b1a085ab88975a76642e5dd56">&#9670;&nbsp;</a></span>SSCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RCC_RegDef_t::SSCGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC spread spectrum clock generation register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/Inc/<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
