----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 30.07.2023 12:15:45
-- Design Name: 
-- Module Name: Universal_ShiftReg - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity Universal_ShiftReg is
--  Port ( );
end Universal_ShiftReg;

architecture Behavioral of Universal_ShiftReg is

begin


end Behavioral;
