{"vcs1":{"timestamp_begin":1731073259.091729714, "rt":2.91, "ut":1.50, "st":0.25}}
{"vcselab":{"timestamp_begin":1731073262.078758526, "rt":1.42, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1731073263.582817195, "rt":0.35, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731073258.438455735}
{"VCS_COMP_START_TIME": 1731073258.438455735}
{"VCS_COMP_END_TIME": 1731073268.723204879}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 335012}}
{"stitch_vcselab": {"peak_mem": 231620}}
