# sv-fifo-verification
SystemVerilog-based verification of a synchronous FIFO in QuestaSim with a Golden Model check. Tests cover control signals (full, empty, etc.) and boundary conditions with assertions and cross-coverage. Comprehensive bug and coverage reports ensure robust validation
