library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity counter_enable is
  port(
	  clk : in std_logic;
	  reset : in std_logic;
	  enable : in std_logic;
	  count : out unsigned(2 downto 0)
  );
end counter_enable;

architecture synth of counter_enable is
begin


end;

