    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LED0
LED0__0__DR EQU CYREG_GPIO_PRT3_DR
LED0__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED0__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED0__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED0__0__HSIOM_MASK EQU 0x000000F0
LED0__0__HSIOM_SHIFT EQU 4
LED0__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED0__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED0__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED0__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED0__0__MASK EQU 0x02
LED0__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED0__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED0__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED0__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED0__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED0__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED0__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED0__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED0__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED0__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED0__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED0__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED0__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED0__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED0__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED0__0__PC EQU CYREG_GPIO_PRT3_PC
LED0__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED0__0__PORT EQU 3
LED0__0__PS EQU CYREG_GPIO_PRT3_PS
LED0__0__SHIFT EQU 1
LED0__DR EQU CYREG_GPIO_PRT3_DR
LED0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED0__INTR EQU CYREG_GPIO_PRT3_INTR
LED0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED0__MASK EQU 0x02
LED0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED0__PC EQU CYREG_GPIO_PRT3_PC
LED0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED0__PORT EQU 3
LED0__PS EQU CYREG_GPIO_PRT3_PS
LED0__SHIFT EQU 1

; LED1
LED1__0__DR EQU CYREG_GPIO_PRT3_DR
LED1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED1__0__HSIOM_MASK EQU 0x0000000F
LED1__0__HSIOM_SHIFT EQU 0
LED1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED1__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED1__0__MASK EQU 0x01
LED1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED1__0__PC EQU CYREG_GPIO_PRT3_PC
LED1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED1__0__PORT EQU 3
LED1__0__PS EQU CYREG_GPIO_PRT3_PS
LED1__0__SHIFT EQU 0
LED1__DR EQU CYREG_GPIO_PRT3_DR
LED1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED1__INTR EQU CYREG_GPIO_PRT3_INTR
LED1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED1__MASK EQU 0x01
LED1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LED1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LED1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LED1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LED1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LED1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LED1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LED1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LED1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LED1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LED1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LED1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LED1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LED1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LED1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LED1__PC EQU CYREG_GPIO_PRT3_PC
LED1__PC2 EQU CYREG_GPIO_PRT3_PC2
LED1__PORT EQU 3
LED1__PS EQU CYREG_GPIO_PRT3_PS
LED1__SHIFT EQU 0

; CapSense_Cmod
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

; CapSense_CSD_FFB
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD0_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD0_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD0_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD0_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD0_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_PWM EQU CYREG_CSD0_PWM
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD0_STATUS

; CapSense_IDAC1_cy_psoc4_idac
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; CapSense_IDAC2_cy_psoc4_idac
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

; CapSense_ISR
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x20000
CapSense_ISR__INTC_NUMBER EQU 17
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense_SampleClk
CapSense_SampleClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
CapSense_SampleClk__DIV_ID EQU 0x00000040
CapSense_SampleClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_SampleClk__PA_DIV_ID EQU 0x000000FF

; CapSense_SenseClk
CapSense_SenseClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
CapSense_SenseClk__DIV_ID EQU 0x00000041
CapSense_SenseClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SenseClk__PA_DIV_ID EQU 0x000000FF

; CapSense_Sns
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__0__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__0__HSIOM_SHIFT EQU 0
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__0__MASK EQU 0x01
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__0__PORT EQU 1
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__0__SHIFT EQU 0
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__1__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__1__HSIOM_SHIFT EQU 28
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__1__MASK EQU 0x80
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__1__PORT EQU 2
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__1__SHIFT EQU 7
CapSense_Sns__Button0__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button0__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button0__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button0__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button0__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button0__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button0__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button0__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button0__BTN__MASK EQU 0x01
CapSense_Sns__Button0__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button0__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button0__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button0__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button0__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button0__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button0__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button0__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button0__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button0__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button0__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button0__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button0__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button0__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button0__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button0__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button0__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button0__BTN__PORT EQU 1
CapSense_Sns__Button0__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button0__BTN__SHIFT EQU 0
CapSense_Sns__Button1__BTN__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Sns__Button1__BTN__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Sns__Button1__BTN__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Sns__Button1__BTN__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Sns__Button1__BTN__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button1__BTN__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button1__BTN__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Sns__Button1__BTN__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Sns__Button1__BTN__MASK EQU 0x80
CapSense_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__Button1__BTN__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Sns__Button1__BTN__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Sns__Button1__BTN__PORT EQU 2
CapSense_Sns__Button1__BTN__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Sns__Button1__BTN__SHIFT EQU 7

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
