// Seed: 2342015501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_15 = 1;
  always id_14 = #1 1 - id_4 - id_5;
  always @(id_3);
  wire id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_13;
  always assign id_3 = id_10;
  initial assert (1);
  nand (
      id_6,
      id_7,
      id_14,
      id_17,
      id_4,
      id_3,
      id_1,
      id_16,
      id_19,
      id_8,
      id_18,
      id_5,
      id_13,
      id_15,
      id_2,
      id_10
  );
  wire id_14;
  wire id_15, id_16, id_17, id_18, id_19;
  assign id_6[1] = 1;
  module_0(
      id_4, id_11, id_13, id_5, id_1, id_3, id_4, id_9, id_2, id_3, id_15, id_18, id_14, id_10
  );
  logic [7:0] id_20;
  assign id_20[~1] = id_8;
  assign id_10 = 1;
endmodule
