****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Fri May 26 22:59:40 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[30]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1262    46.1262
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_/CLK (DFFNARX1_RVT)
                                                     0.0833                     0.0000    46.1262 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_30_/Q (DFFNARX1_RVT)
                                                     0.1630   1.0000            0.6415 &  46.7677 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[30] (net)
                               2   4.6104 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A2 (AO22X2_LVT)
                                            0.0174   0.1630   1.0000   0.0114   0.0115 &  46.7791 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X2_LVT)       0.1384   1.0000            0.2313 &  47.0104 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1  13.1996 
  sd_DQ_out[30] (out)                       0.0081   0.1384   1.0000   0.0056   0.0060 &  47.0164 r
  sd_DQ_out[30] (net)          1 
  data arrival time                                                                       47.0164

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -47.0164
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4164


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[23]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1253    46.1253
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/CLK (DFFNARX1_RVT)
                                                     0.0833                     0.0000    46.1253 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_23_/Q (DFFNARX1_RVT)
                                                     0.1491   1.0000            0.6334 &  46.7586 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[23] (net)
                               2   4.0050 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A2 (AO22X2_LVT)
                                            0.0000   0.1491   1.0000   0.0000   0.0001 &  46.7587 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X2_LVT)       0.1317   1.0000            0.2226 &  46.9813 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1  12.2832 
  sd_DQ_out[23] (out)                       0.0000   0.1317   1.0000   0.0000   0.0004 &  46.9817 r
  sd_DQ_out[23] (net)          1 
  data arrival time                                                                       46.9817

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.9817
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3817


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[3]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.1076   661.1076
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_RVT)
                                                     0.1145                     0.0000   661.1076 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_RVT)
                                                     0.1319   1.0000            0.6498 & 661.7575 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.9107 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X2_LVT)
                                            0.0000   0.1319   1.0000   0.0000   0.0000 & 661.7575 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X2_LVT)       0.1310   1.0000            0.2004 & 661.9579 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1  12.3063 
  sd_DQ_out[3] (out)                        0.0000   0.1310   1.0000   0.0000   0.0003 & 661.9582 r
  sd_DQ_out[3] (net)           1 
  data arrival time                                                                      661.9583

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.9583
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3583


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[19]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.1076   661.1076
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_RVT)
                                                     0.1145                     0.0000   661.1076 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_RVT)
                                                     0.1162   1.0000            0.6386 & 661.7463 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.1751 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X2_LVT)
                                            0.0000   0.1162   1.0000   0.0000   0.0000 & 661.7463 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X2_LVT)       0.1318   1.0000            0.1955 & 661.9418 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1  12.4485 
  sd_DQ_out[19] (out)                       0.0063   0.1318   1.0000   0.0044   0.0047 & 661.9465 r
  sd_DQ_out[19] (net)          1 
  data arrival time                                                                      661.9465

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.9465
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.3465


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_27
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[6] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0791   661.0791
  I_SDRAM_TOP/I_SDRAM_IF/R_27/CLK (SDFFASX1_LVT)     0.0851                     0.0000   661.0791 r
  I_SDRAM_TOP/I_SDRAM_IF/R_27/Q (SDFFASX1_LVT)       0.1004   1.0000            0.4076 & 661.4867 r
  I_SDRAM_TOP/I_SDRAM_IF/n98 (net)
                               2   3.6629 
  I_SDRAM_TOP/I_SDRAM_IF/U56/A0 (HADDX1_LVT)
                                            0.0078   0.1004   1.0000   0.0054   0.0054 & 661.4922 r
  I_SDRAM_TOP/I_SDRAM_IF/U56/SO (HADDX1_LVT)         0.0579   1.0000            0.1916 & 661.6838 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[6] (net)
                               1   1.3560 
  ZBUF_4_inst_43267/A (NBUFFX8_LVT)         0.0000   0.0579   1.0000   0.0000   0.0000 & 661.6838 f
  ZBUF_4_inst_43267/Y (NBUFFX8_LVT)                  0.0586   1.0000            0.1179 & 661.8016 f
  sd_A[6] (net)                1  18.8747 
  sd_A[6] (out)                             0.0000   0.0588   1.0000   0.0000   0.0030 & 661.8046 f
  data arrival time                                                                      661.8046

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.8046
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2046


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_21
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[8] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0791   661.0791
  I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK (SDFFASX1_LVT)     0.0851                     0.0000   661.0791 r
  I_SDRAM_TOP/I_SDRAM_IF/R_21/Q (SDFFASX1_LVT)       0.0958   1.0000            0.4043 & 661.4834 r
  I_SDRAM_TOP/I_SDRAM_IF/n110 (net)
                               2   3.3607 
  I_SDRAM_TOP/I_SDRAM_IF/U53/A0 (HADDX1_LVT)
                                            0.0032   0.0958   1.0000   0.0022   0.0022 & 661.4856 r
  I_SDRAM_TOP/I_SDRAM_IF/U53/SO (HADDX1_LVT)         0.0596   1.0000            0.1904 & 661.6760 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[8] (net)
                               1   1.5219 
  ZBUF_4_inst_83025/A (NBUFFX8_LVT)         0.0000   0.0596   1.0000   0.0000   0.0000 & 661.6760 f
  ZBUF_4_inst_83025/Y (NBUFFX8_LVT)                  0.0600   1.0000            0.1199 & 661.7959 f
  sd_A[8] (net)                1  19.8190 
  sd_A[8] (out)                             0.0000   0.0603   1.0000   0.0000   0.0034 & 661.7993 f
  data arrival time                                                                      661.7993

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.7993
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1993


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_16
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_RW (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0814   661.0814
  I_SDRAM_TOP/I_SDRAM_IF/R_16/CLK (SDFFASX1_LVT)     0.0800                     0.0000   661.0814 r
  I_SDRAM_TOP/I_SDRAM_IF/R_16/Q (SDFFASX1_LVT)       0.0950   1.0000            0.4011 & 661.4825 r
  I_SDRAM_TOP/I_SDRAM_IF/n120 (net)
                               2   3.3108 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_82109/A2 (XOR2X2_LVT)
                                            0.0000   0.0950   1.0000   0.0000   0.0000 & 661.4825 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_82109/Y (XOR2X2_LVT)
                                                     0.1237   1.0000            0.2674 & 661.7498 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_RW (net)
                               1  19.0852 
  sd_RW (out)                               0.0000   0.1239   1.0000   0.0000   0.0030 & 661.7529 f
  sd_RW (net)                  1 
  data arrival time                                                                      661.7529

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.7529
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1529


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_23
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[7] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0791   661.0791
  I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK (SDFFASX1_LVT)     0.0851                     0.0000   661.0791 r
  I_SDRAM_TOP/I_SDRAM_IF/R_23/Q (SDFFASX1_LVT)       0.0908   1.0000            0.4007 & 661.4799 r
  I_SDRAM_TOP/I_SDRAM_IF/n106 (net)
                               2   3.0374 
  I_SDRAM_TOP/I_SDRAM_IF/U54/A0 (HADDX2_LVT)
                                            0.0000   0.0908   1.0000   0.0000   0.0000 & 661.4799 r
  I_SDRAM_TOP/I_SDRAM_IF/U54/SO (HADDX2_LVT)         0.1130   1.0000            0.2622 & 661.7421 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[7] (net)
                               1  14.5903 
  sd_A[7] (out)                             0.0000   0.1130   1.0000   0.0000   0.0008 & 661.7429 f
  sd_A[7] (net)                1 
  data arrival time                                                                      661.7429

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.7429
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1429


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_14
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_BWS[0] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0791   661.0791
  I_SDRAM_TOP/I_SDRAM_IF/R_14/CLK (SDFFASX1_LVT)     0.0851                     0.0000   661.0791 r
  I_SDRAM_TOP/I_SDRAM_IF/R_14/Q (SDFFASX1_LVT)       0.0913   1.0000            0.4011 & 661.4802 r
  I_SDRAM_TOP/I_SDRAM_IF/n124 (net)
                               2   3.0703 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37441/A2 (XOR2X2_LVT)
                                            0.0000   0.0913   1.0000   0.0000   0.0000 & 661.4802 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37441/Y (XOR2X2_LVT)
                                                     0.1107   1.0000            0.2564 & 661.7366 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[0] (net)
                               1  16.2366 
  sd_BWS[0] (out)                           0.0000   0.1107   1.0000   0.0000   0.0014 & 661.7380 f
  sd_BWS[0] (net)              1 
  data arrival time                                                                      661.7380

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.7380
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1380


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_13
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_BWS[1] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0808   661.0808
  I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK (SDFFASX1_LVT)     0.0797                     0.0000   661.0808 r
  I_SDRAM_TOP/I_SDRAM_IF/R_13/Q (SDFFASX1_LVT)       0.0799   1.0000            0.3901 & 661.4709 r
  I_SDRAM_TOP/I_SDRAM_IF/n126 (net)
                               2   2.3293 
  I_SDRAM_TOP/I_SDRAM_IF/U58/A0 (HADDX2_LVT)
                                            0.0000   0.0799   1.0000   0.0000   0.0000 & 661.4709 r
  I_SDRAM_TOP/I_SDRAM_IF/U58/SO (HADDX2_LVT)         0.1152   1.0000            0.2573 & 661.7282 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[1] (net)
                               1  15.2618 
  sd_BWS[1] (out)                           0.0051   0.1152   1.0000   0.0035   0.0043 & 661.7325 f
  sd_BWS[1] (net)              1 
  data arrival time                                                                      661.7325

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.7325
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1325


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_25
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_LD (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0808   661.0808
  I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK (SDFFASX1_LVT)     0.0797                     0.0000   661.0808 r
  I_SDRAM_TOP/I_SDRAM_IF/R_25/Q (SDFFASX1_LVT)       0.0811   1.0000            0.3910 & 661.4718 r
  I_SDRAM_TOP/I_SDRAM_IF/n102 (net)
                               2   2.4071 
  I_SDRAM_TOP/I_SDRAM_IF/U57/A0 (HADDX2_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0000 & 661.4718 r
  I_SDRAM_TOP/I_SDRAM_IF/U57/SO (HADDX2_LVT)         0.1104   1.0000            0.2526 & 661.7243 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_LD (net)
                               1  13.8146 
  sd_LD (out)                               0.0064   0.1104   1.0000   0.0045   0.0051 & 661.7294 f
  sd_LD (net)                  1 
  data arrival time                                                                      661.7294

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.7294
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1294


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_19
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[9] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0808   661.0808
  I_SDRAM_TOP/I_SDRAM_IF/R_19/CLK (SDFFASX1_LVT)     0.0797                     0.0000   661.0808 r
  I_SDRAM_TOP/I_SDRAM_IF/R_19/Q (SDFFASX1_LVT)       0.0742   1.0000            0.3859 & 661.4667 r
  I_SDRAM_TOP/I_SDRAM_IF/n114 (net)
                               2   1.9553 
  I_SDRAM_TOP/I_SDRAM_IF/U51/A0 (HADDX2_LVT)
                                            0.0000   0.0742   1.0000   0.0000   0.0000 & 661.4667 r
  I_SDRAM_TOP/I_SDRAM_IF/U51/SO (HADDX2_LVT)         0.1168   1.0000            0.2552 & 661.7219 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[9] (net)
                               1  15.7624 
  sd_A[9] (out)                             0.0062   0.1168   1.0000   0.0043   0.0052 & 661.7271 f
  sd_A[9] (net)                1 
  data arrival time                                                                      661.7271

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.7271
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1271


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_29
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[5] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0791   661.0791
  I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK (SDFFASX1_LVT)     0.0851                     0.0000   661.0791 r
  I_SDRAM_TOP/I_SDRAM_IF/R_29/Q (SDFFASX1_LVT)       0.0787   1.0000            0.3921 & 661.4712 r
  I_SDRAM_TOP/I_SDRAM_IF/n94 (net)
                               2   2.2516 
  I_SDRAM_TOP/I_SDRAM_IF/U52/A0 (HADDX2_LVT)
                                            0.0000   0.0787   1.0000   0.0000   0.0000 & 661.4712 r
  I_SDRAM_TOP/I_SDRAM_IF/U52/SO (HADDX2_LVT)         0.1096   1.0000            0.2499 & 661.7211 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[5] (net)
                               1  13.5486 
  sd_A[5] (out)                             0.0000   0.1096   1.0000   0.0000   0.0006 & 661.7217 f
  sd_A[5] (net)                1 
  data arrival time                                                                      661.7217

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.7217
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1217


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[25]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1241    46.1241
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1241 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_25_/Q (DFFNARX1_LVT)
                                                     0.0960   1.0000            0.3254 &  46.4495 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[25] (net)
                               2   5.1304 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A2 (AO22X2_LVT)
                                            0.0178   0.0960   1.0000   0.0121   0.0121 &  46.4616 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X2_LVT)       0.1412   1.0000            0.2109 &  46.6725 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1  13.8491 
  sd_DQ_out[25] (out)                       0.0000   0.1412   1.0000   0.0000   0.0007 &  46.6732 r
  sd_DQ_out[25] (net)          1 
  data arrival time                                                                       46.6732

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6732
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0732


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[10]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.1070   661.1070
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_LVT)
                                                     0.1147                     0.0000   661.1070 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_LVT)
                                                     0.1030   1.0000            0.3360 & 661.4430 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   5.2985 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_LVT)
                                            0.0000   0.1030   1.0000   0.0000   0.0001 & 661.4431 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_LVT)       0.0548   1.0000            0.1211 & 661.5642 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   1.5943 
  ZBUF_4_inst_80302/A (NBUFFX8_LVT)         0.0000   0.0548   1.0000   0.0000   0.0000 & 661.5642 r
  ZBUF_4_inst_80302/Y (NBUFFX8_LVT)                  0.0611   1.0000            0.1024 & 661.6666 r
  sd_DQ_out[10] (net)          1  15.2508 
  sd_DQ_out[10] (out)                       0.0000   0.0611   1.0000   0.0000   0.0009 & 661.6675 r
  data arrival time                                                                      661.6675

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6675
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0676


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[1]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1240    46.1240
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1240 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/Q (DFFNARX1_LVT)
                                                     0.0948   1.0000            0.3246 &  46.4486 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[1] (net)
                               2   5.0399 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A2 (AO22X2_LVT)
                                            0.0145   0.0948   1.0000   0.0101   0.0102 &  46.4588 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X2_LVT)       0.1366   1.0000            0.2073 &  46.6661 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1  13.1644 
  sd_DQ_out[1] (out)                        0.0000   0.1366   1.0000   0.0000   0.0005 &  46.6666 r
  sd_DQ_out[1] (net)           1 
  data arrival time                                                                       46.6666

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6666
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0666


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[27]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1243    46.1243
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1243 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_27_/Q (DFFNARX1_LVT)
                                                     0.0923   1.0000            0.3231 &  46.4474 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[27] (net)
                               2   4.8506 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A2 (AO22X2_LVT)
                                            0.0048   0.0923   1.0000   0.0032   0.0033 &  46.4507 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X2_LVT)       0.1347   1.0000            0.2051 &  46.6558 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1  12.8867 
  sd_DQ_out[27] (out)                       0.0000   0.1347   1.0000   0.0000   0.0005 &  46.6563 r
  sd_DQ_out[27] (net)          1 
  data arrival time                                                                       46.6563

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6563
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0563


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[7]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1240    46.1240
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1240 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_7_/Q (DFFNARX1_LVT)
                                                     0.0850   1.0000            0.3184 &  46.4424 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[7] (net)
                               2   4.2816 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A2 (AO22X2_LVT)
                                            0.0069   0.0850   1.0000   0.0048   0.0049 &  46.4473 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X2_LVT)       0.1341   1.0000            0.2018 &  46.6491 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1  12.7910 
  sd_DQ_out[7] (out)                        0.0000   0.1341   1.0000   0.0000   0.0004 &  46.6495 r
  sd_DQ_out[7] (net)           1 
  data arrival time                                                                       46.6495

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6495
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0495


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[14]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.1020   661.1020
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_LVT)
                                                     0.1055                     0.0000   661.1020 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_LVT)
                                                     0.0886   1.0000            0.3232 & 661.4252 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   4.2022 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_LVT)
                                            0.0061   0.0886   1.0000   0.0042   0.0043 & 661.4295 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_LVT)       0.0538   1.0000            0.1155 & 661.5449 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   1.5187 
  ZBUF_4_inst_83182/A (NBUFFX8_LVT)         0.0000   0.0538   1.0000   0.0000   0.0000 & 661.5449 r
  ZBUF_4_inst_83182/Y (NBUFFX8_LVT)                  0.0612   1.0000            0.1019 & 661.6469 r
  sd_DQ_out[14] (net)          1  15.3183 
  sd_DQ_out[14] (out)                       0.0000   0.0612   1.0000   0.0000   0.0009 & 661.6478 r
  data arrival time                                                                      661.6478

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6478
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0478


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[18]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1262    46.1262
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1262 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_18_/Q (DFFNARX1_LVT)
                                                     0.0848   1.0000            0.3184 &  46.4445 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[18] (net)
                               2   4.2714 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A2 (AO22X2_LVT)
                                            0.0043   0.0848   1.0000   0.0030   0.0031 &  46.4476 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X2_LVT)       0.1307   1.0000            0.1995 &  46.6471 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1  12.2943 
  sd_DQ_out[18] (out)                       0.0000   0.1307   1.0000   0.0000   0.0003 &  46.6474 r
  sd_DQ_out[18] (net)          1 
  data arrival time                                                                       46.6474

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6474
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0474


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[4]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1244    46.1244
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000    46.1244 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_4_/Q (DFFNARX1_LVT)
                                                     0.0855   1.0000            0.3187 &  46.4431 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[4] (net)
                               2   4.3204 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A2 (AO22X2_LVT)
                                            0.0024   0.0855   1.0000   0.0017   0.0018 &  46.4449 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X2_LVT)       0.1335   1.0000            0.2016 &  46.6465 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1  12.6989 
  sd_DQ_out[4] (out)                        0.0000   0.1335   1.0000   0.0000   0.0004 &  46.6469 r
  sd_DQ_out[4] (net)           1 
  data arrival time                                                                       46.6469

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0469


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[9]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1241    46.1241
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1241 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_9_/Q (DFFNARX1_LVT)
                                                     0.0809   1.0000            0.3158 &  46.4399 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[9] (net)
                               2   3.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A2 (AO22X2_LVT)
                                            0.0000   0.0809   1.0000   0.0000   0.0001 &  46.4400 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X2_LVT)       0.1386   1.0000            0.2034 &  46.6433 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1  13.4666 
  sd_DQ_out[9] (out)                        0.0000   0.1386   1.0000   0.0000   0.0005 &  46.6439 r
  sd_DQ_out[9] (net)           1 
  data arrival time                                                                       46.6439

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6439
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0439


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[5]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1240    46.1240
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1240 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_5_/Q (DFFNARX1_LVT)
                                                     0.0736   1.0000            0.3105 &  46.4345 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[5] (net)
                               2   3.3786 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A2 (AO22X2_LVT)
                                            0.0093   0.0736   1.0000   0.0065   0.0065 &  46.4410 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X2_LVT)       0.1382   1.0000            0.2003 &  46.6413 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1  13.4102 
  sd_DQ_out[5] (out)                        0.0000   0.1382   1.0000   0.0000   0.0006 &  46.6419 r
  sd_DQ_out[5] (net)           1 
  data arrival time                                                                       46.6419

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6419
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0419


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[20]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1244    46.1244
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000    46.1244 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_20_/Q (DFFNARX1_LVT)
                                                     0.0775   1.0000            0.3133 &  46.4377 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[20] (net)
                               2   3.6946 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A2 (AO22X2_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0000 &  46.4377 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X2_LVT)       0.1375   1.0000            0.2013 &  46.6391 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1  13.3011 
  sd_DQ_out[20] (out)                       0.0000   0.1375   1.0000   0.0000   0.0005 &  46.6396 r
  sd_DQ_out[20] (net)          1 
  data arrival time                                                                       46.6396

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6396
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0396


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[0]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1259    46.1259
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1259 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_0_/Q (DFFNARX1_LVT)
                                                     0.0753   1.0000            0.3118 &  46.4377 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[0] (net)
                               2   3.5169 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A2 (AO22X2_LVT)
                                            0.0024   0.0753   1.0000   0.0017   0.0018 &  46.4395 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X2_LVT)       0.1359   1.0000            0.1994 &  46.6389 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1  13.0614 
  sd_DQ_out[0] (out)                        0.0000   0.1359   1.0000   0.0000   0.0004 &  46.6393 r
  sd_DQ_out[0] (net)           1 
  data arrival time                                                                       46.6393

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0393


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[6]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1253    46.1253
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1253 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_6_/Q (DFFNARX1_LVT)
                                                     0.0717   1.0000            0.3091 &  46.4344 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[6] (net)
                               2   3.2204 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A2 (AO22X2_LVT)
                                            0.0000   0.0717   1.0000   0.0000   0.0000 &  46.4344 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X2_LVT)       0.1450   1.0000            0.2042 &  46.6386 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1  14.4171 
  sd_DQ_out[6] (out)                        0.0000   0.1450   1.0000   0.0000   0.0006 &  46.6393 r
  sd_DQ_out[6] (net)           1 
  data arrival time                                                                       46.6393

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0393


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[29]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1241    46.1241
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1241 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_29_/Q (DFFNARX1_LVT)
                                                     0.0765   1.0000            0.3126 &  46.4366 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[29] (net)
                               2   3.6110 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A2 (AO22X2_LVT)
                                            0.0000   0.0765   1.0000   0.0000   0.0001 &  46.4367 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X2_LVT)       0.1389   1.0000            0.2019 &  46.6385 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1  13.5027 
  sd_DQ_out[29] (out)                       0.0000   0.1389   1.0000   0.0000   0.0005 &  46.6391 r
  sd_DQ_out[29] (net)          1 
  data arrival time                                                                       46.6391

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6391
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0391


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[12]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1252    46.1252
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1252 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_12_/Q (DFFNARX1_LVT)
                                                     0.0778   1.0000            0.3136 &  46.4388 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[12] (net)
                               2   3.7153 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A2 (AO22X2_LVT)
                                            0.0011   0.0778   1.0000   0.0007   0.0008 &  46.4396 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X2_LVT)       0.1335   1.0000            0.1987 &  46.6382 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1  12.7012 
  sd_DQ_out[12] (out)                       0.0000   0.1335   1.0000   0.0000   0.0004 &  46.6386 r
  sd_DQ_out[12] (net)          1 
  data arrival time                                                                       46.6386

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6386
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0386


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[17]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1240    46.1240
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000    46.1240 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_17_/Q (DFFNARX1_LVT)
                                                     0.0825   1.0000            0.3168 &  46.4408 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[17] (net)
                               2   4.0931 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A2 (AO22X2_LVT)
                                            0.0000   0.0825   1.0000   0.0000   0.0001 &  46.4409 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X2_LVT)       0.1289   1.0000            0.1974 &  46.6382 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1  12.0245 
  sd_DQ_out[17] (out)                       0.0000   0.1289   1.0000   0.0000   0.0003 &  46.6386 r
  sd_DQ_out[17] (net)          1 
  data arrival time                                                                       46.6386

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6386
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0386


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[13]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1241    46.1241
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1241 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_13_/Q (DFFNARX1_LVT)
                                                     0.0800   1.0000            0.3151 &  46.4392 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[13] (net)
                               2   3.8908 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A2 (AO22X2_LVT)
                                            0.0000   0.0800   1.0000   0.0000   0.0001 &  46.4392 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X2_LVT)       0.1311   1.0000            0.1979 &  46.6371 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1  12.3482 
  sd_DQ_out[13] (out)                       0.0000   0.1311   1.0000   0.0000   0.0004 &  46.6375 r
  sd_DQ_out[13] (net)          1 
  data arrival time                                                                       46.6375

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6375
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0375


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[8]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1244    46.1244
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000    46.1244 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_8_/Q (DFFNARX1_LVT)
                                                     0.0776   1.0000            0.3134 &  46.4378 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[8] (net)
                               2   3.7027 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A2 (AO22X2_LVT)
                                            0.0027   0.0776   1.0000   0.0018   0.0019 &  46.4396 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X2_LVT)       0.1305   1.0000            0.1966 &  46.6362 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1  12.2648 
  sd_DQ_out[8] (out)                        0.0000   0.1305   1.0000   0.0000   0.0004 &  46.6366 r
  sd_DQ_out[8] (net)           1 
  data arrival time                                                                       46.6366

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6366
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0366


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[16]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1253    46.1253
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1253 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_16_/Q (DFFNARX1_LVT)
                                                     0.0772   1.0000            0.3132 &  46.4384 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[16] (net)
                               2   3.6705 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A2 (AO22X2_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0001 &  46.4385 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X2_LVT)       0.1322   1.0000            0.1976 &  46.6361 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1  12.5114 
  sd_DQ_out[16] (out)                       0.0000   0.1322   1.0000   0.0000   0.0004 &  46.6364 r
  sd_DQ_out[16] (net)          1 
  data arrival time                                                                       46.6364

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6364
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0364


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[21]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1240    46.1240
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1240 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_21_/Q (DFFNARX1_LVT)
                                                     0.0620   1.0000            0.3020 &  46.4260 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[21] (net)
                               2   2.4367 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A2 (AO22X2_LVT)
                                            0.0000   0.0620   1.0000   0.0000   0.0000 &  46.4260 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X2_LVT)       0.1502   1.0000            0.2040 &  46.6300 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1  15.1832 
  sd_DQ_out[21] (out)                       0.0076   0.1502   1.0000   0.0052   0.0060 &  46.6360 r
  sd_DQ_out[21] (net)          1 
  data arrival time                                                                       46.6360

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6360
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0360


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[2]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1262    46.1262
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1262 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_2_/Q (DFFNARX1_LVT)
                                                     0.0702   1.0000            0.3080 &  46.4342 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[2] (net)
                               2   3.1003 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A2 (AO22X2_LVT)
                                            0.0000   0.0702   1.0000   0.0000   0.0000 &  46.4342 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X2_LVT)       0.1381   1.0000            0.1989 &  46.6331 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1  13.3896 
  sd_DQ_out[2] (out)                        0.0000   0.1381   1.0000   0.0000   0.0005 &  46.6337 r
  sd_DQ_out[2] (net)           1 
  data arrival time                                                                       46.6337

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6337
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0337


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[28]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1244    46.1244
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000    46.1244 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_28_/Q (DFFNARX1_LVT)
                                                     0.0709   1.0000            0.3085 &  46.4329 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[28] (net)
                               2   3.1607 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A2 (AO22X2_LVT)
                                            0.0014   0.0709   1.0000   0.0010   0.0010 &  46.4339 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X2_LVT)       0.1377   1.0000            0.1989 &  46.6329 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1  13.3333 
  sd_DQ_out[28] (out)                       0.0000   0.1377   1.0000   0.0000   0.0005 &  46.6334 r
  sd_DQ_out[28] (net)          1 
  data arrival time                                                                       46.6334

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6334
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0334


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[22]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1262    46.1262
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1262 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_22_/Q (DFFNARX1_LVT)
                                                     0.0613   1.0000            0.3015 &  46.4277 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[22] (net)
                               2   2.3791 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A2 (AO22X2_LVT)
                                            0.0000   0.0613   1.0000   0.0000   0.0000 &  46.4277 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X2_LVT)       0.1490   1.0000            0.2028 &  46.6305 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1  14.9971 
  sd_DQ_out[22] (out)                       0.0000   0.1490   1.0000   0.0000   0.0007 &  46.6313 r
  sd_DQ_out[22] (net)          1 
  data arrival time                                                                       46.6313

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6313
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0313


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[24]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1243    46.1243
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1243 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_24_/Q (DFFNARX1_LVT)
                                                     0.0721   1.0000            0.3094 &  46.4337 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[24] (net)
                               2   3.2582 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A2 (AO22X2_LVT)
                                            0.0000   0.0721   1.0000   0.0000   0.0000 &  46.4337 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X2_LVT)       0.1318   1.0000            0.1954 &  46.6291 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1  12.4635 
  sd_DQ_out[24] (out)                       0.0000   0.1318   1.0000   0.0000   0.0004 &  46.6295 r
  sd_DQ_out[24] (net)          1 
  data arrival time                                                                       46.6295

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6295
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0295


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[11]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1243    46.1243
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1243 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_11_/Q (DFFNARX1_LVT)
                                                     0.0714   1.0000            0.3089 &  46.4332 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[11] (net)
                               2   3.2013 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A2 (AO22X2_LVT)
                                            0.0000   0.0714   1.0000   0.0000   0.0000 &  46.4332 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X2_LVT)       0.1316   1.0000            0.1950 &  46.6282 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1  12.4308 
  sd_DQ_out[11] (out)                       0.0000   0.1316   1.0000   0.0000   0.0004 &  46.6286 r
  sd_DQ_out[11] (net)          1 
  data arrival time                                                                       46.6286

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6286
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0286


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[15]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1243    46.1243
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK (DFFNARX1_LVT)
                                                     0.0832                     0.0000    46.1243 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/Q (DFFNARX1_LVT)
                                                     0.0684   1.0000            0.3067 &  46.4310 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[15] (net)
                               2   2.9594 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A2 (AO22X2_LVT)
                                            0.0000   0.0684   1.0000   0.0000   0.0000 &  46.4311 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X2_LVT)       0.1362   1.0000            0.1969 &  46.6280 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1  13.1023 
  sd_DQ_out[15] (out)                       0.0000   0.1362   1.0000   0.0000   0.0005 &  46.6285 r
  sd_DQ_out[15] (net)          1 
  data arrival time                                                                       46.6285

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6285
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0285


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[31]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1241    46.1241
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1241 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_31_/Q (DFFNARX1_LVT)
                                                     0.0638   1.0000            0.3033 &  46.4274 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[31] (net)
                               2   2.5813 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A2 (AO22X2_LVT)
                                            0.0000   0.0638   1.0000   0.0000   0.0000 &  46.4274 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X2_LVT)       0.1346   1.0000            0.1940 &  46.6215 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1  12.8683 
  sd_DQ_out[31] (out)                       0.0000   0.1346   1.0000   0.0000   0.0004 &  46.6219 r
  sd_DQ_out[31] (net)          1 
  data arrival time                                                                       46.6219

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6219
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0219


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_out[26]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              1.1262    46.1262
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/CLK (DFFNARX1_LVT)
                                                     0.0833                     0.0000    46.1262 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_26_/Q (DFFNARX1_LVT)
                                                     0.0595   1.0000            0.3003 &  46.4265 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1[26] (net)
                               2   2.2411 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A2 (AO22X2_LVT)
                                            0.0000   0.0595   1.0000   0.0000   0.0000 &  46.4265 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X2_LVT)       0.1369   1.0000            0.1939 &  46.6204 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1  13.2155 
  sd_DQ_out[26] (out)                       0.0000   0.1369   1.0000   0.0000   0.0006 &  46.6209 r
  sd_DQ_out[26] (net)          1 
  data arrival time                                                                       46.6209

  clock v_SDRAM_CLK (rise edge)                      0.0000                    45.1000    45.1000
  clock network delay (ideal)                                                   0.5000    45.6000
  clock reconvergence pessimism                                                 0.0000    45.6000
  clock uncertainty                                                            -0.1000    45.5000
  output external delay                                                        -0.9000    44.6000
  data required time                                                                      44.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                      44.6000
  data arrival time                                                                      -46.6209
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0209


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[2] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/Q (SDFFARX1_LVT)
                                                     0.0885   1.0000            0.4105 & 661.4920 r
  I_SDRAM_TOP/I_SDRAM_IF/n11086 (net)
                               2   2.6301 
  I_SDRAM_TOP/I_SDRAM_IF/U852/A (NBUFFX8_LVT)
                                            0.0000   0.0885   1.0000   0.0000   0.0000 & 661.4920 r
  I_SDRAM_TOP/I_SDRAM_IF/U852/Y (NBUFFX8_LVT)        0.0702   1.0000            0.1224 & 661.6144 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[2] (net)
                               1  17.6555 
  sd_A[2] (out)                             0.0000   0.0704   1.0000   0.0000   0.0025 & 661.6169 r
  sd_A[2] (net)                1 
  data arrival time                                                                      661.6169

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6169
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0169


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[4] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0791   661.0791
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK (SDFFARX1_LVT)
                                                     0.0851                     0.0000   661.0791 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/Q (SDFFARX1_LVT)
                                                     0.0872   1.0000            0.4123 & 661.4914 r
  I_SDRAM_TOP/I_SDRAM_IF/n11080 (net)
                               2   2.5468 
  I_SDRAM_TOP/I_SDRAM_IF/U816/A (NBUFFX8_LVT)
                                            0.0000   0.0872   1.0000   0.0000   0.0000 & 661.4914 r
  I_SDRAM_TOP/I_SDRAM_IF/U816/Y (NBUFFX8_LVT)        0.0716   1.0000            0.1224 & 661.6138 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[4] (net)
                               1  18.2272 
  sd_A[4] (out)                             0.0000   0.0718   1.0000   0.0000   0.0029 & 661.6166 r
  sd_A[4] (net)                1 
  data arrival time                                                                      661.6166

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0167


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[1] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0807   661.0807
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0807 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/Q (SDFFARX1_LVT)
                                                     0.0902   1.0000            0.4118 & 661.4925 r
  I_SDRAM_TOP/I_SDRAM_IF/n11047 (net)
                               2   2.7418 
  I_SDRAM_TOP/I_SDRAM_IF/U5293/A (NBUFFX8_LVT)
                                            0.0000   0.0902   1.0000   0.0000   0.0000 & 661.4925 r
  I_SDRAM_TOP/I_SDRAM_IF/U5293/Y (NBUFFX8_LVT)       0.0615   1.0000            0.1195 & 661.6121 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[1] (net)
                               1  14.4509 
  sd_A[1] (out)                             0.0020   0.0616   1.0000   0.0014   0.0020 & 661.6141 r
  sd_A[1] (net)                1 
  data arrival time                                                                      661.6141

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6141
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0141


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[0] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/Q (SDFFARX1_LVT)
                                                     0.0806   1.0000            0.4047 & 661.4862 r
  I_SDRAM_TOP/I_SDRAM_IF/n1372 (net)
                               2   2.1294 
  I_SDRAM_TOP/I_SDRAM_IF/U4854/A (NBUFFX8_LVT)
                                            0.0000   0.0806   1.0000   0.0000   0.0000 & 661.4862 r
  I_SDRAM_TOP/I_SDRAM_IF/U4854/Y (NBUFFX8_LVT)       0.0732   1.0000            0.1204 & 661.6065 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[0] (net)
                               1  19.2319 
  sd_A[0] (out)                             0.0051   0.0734   1.0000   0.0035   0.0064 & 661.6129 r
  sd_A[0] (net)                1 
  data arrival time                                                                      661.6129

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6129
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0130


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_A[3] (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0807   661.0807
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0807 r
  I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/Q (SDFFARX1_LVT)
                                                     0.0891   1.0000            0.4109 & 661.4917 r
  I_SDRAM_TOP/I_SDRAM_IF/n11051 (net)
                               2   2.6698 
  I_SDRAM_TOP/I_SDRAM_IF/U335/A (NBUFFX8_LVT)
                                            0.0000   0.0891   1.0000   0.0000   0.0000 & 661.4917 r
  I_SDRAM_TOP/I_SDRAM_IF/U335/Y (NBUFFX8_LVT)        0.0579   1.0000            0.1162 & 661.6079 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[3] (net)
                               1  12.5042 
  sd_A[3] (out)                             0.0000   0.0579   1.0000   0.0000   0.0004 & 661.6083 r
  sd_A[3] (net)                1 
  data arrival time                                                                      661.6083

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6083
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0083


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[24]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[24] (out)                        0.0000   0.1543   1.0000   0.0000   0.0125 & 661.6030 r
  data arrival time                                                                      661.6030

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0030


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[21]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[21] (out)                        0.0000   0.1543   1.0000   0.0000   0.0125 & 661.6030 r
  data arrival time                                                                      661.6030

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0030


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[26]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[26] (out)                        0.0000   0.1543   1.0000   0.0000   0.0124 & 661.6029 r
  data arrival time                                                                      661.6029

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6029
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0029


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[18]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[18] (out)                        0.0000   0.1547   1.0000   0.0000   0.0120 & 661.6025 r
  data arrival time                                                                      661.6025

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0025


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[16]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[16] (out)                        0.0000   0.1548   1.0000   0.0000   0.0120 & 661.6025 r
  data arrival time                                                                      661.6025

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0025


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[14]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[14] (out)                        0.0000   0.1548   1.0000   0.0000   0.0120 & 661.6025 r
  data arrival time                                                                      661.6025

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0025


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[12]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[12] (out)                        0.0000   0.1545   1.0000   0.0000   0.0120 & 661.6025 r
  data arrival time                                                                      661.6025

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6025
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0025


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[9]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[9] (out)                         0.0000   0.1546   1.0000   0.0000   0.0118 & 661.6023 r
  data arrival time                                                                      661.6023

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6023
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0023


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[7]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[7] (out)                         0.0000   0.1546   1.0000   0.0000   0.0118 & 661.6023 r
  data arrival time                                                                      661.6023

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6023
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0023


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[4]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[4] (out)                         0.0000   0.1545   1.0000   0.0000   0.0116 & 661.6021 r
  data arrival time                                                                      661.6021

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6021
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0021


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[2]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[2] (out)                         0.0000   0.1544   1.0000   0.0000   0.0116 & 661.6021 r
  data arrival time                                                                      661.6021

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6021
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0021


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[30]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[30] (out)                        0.0000   0.1547   1.0000   0.0000   0.0112 & 661.6017 r
  data arrival time                                                                      661.6017

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0017


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[29]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[29] (out)                        0.0000   0.1547   1.0000   0.0000   0.0113 & 661.6018 r
  data arrival time                                                                      661.6017

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0018


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[28]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[28] (out)                        0.0000   0.1546   1.0000   0.0000   0.0113 & 661.6018 r
  data arrival time                                                                      661.6017

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6017
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0018


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[19]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[19] (out)                        0.0000   0.1543   1.0000   0.0000   0.0107 & 661.6012 r
  data arrival time                                                                      661.6012

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6012
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0012


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[5]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_319_561/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_319_561/Y (INVX16_LVT)                      0.1531   1.0000            0.1176 & 661.5905 r
  sd_DQ_en[2] (net)           16 164.8574 
  sd_DQ_en[5] (out)                         0.0000   0.1543   1.0000   0.0000   0.0107 & 661.6012 r
  data arrival time                                                                      661.6012

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6012
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0012


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[31]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[31] (out)                        0.0000   0.1484   1.0000   0.0000   0.0074 & 661.6001 r
  data arrival time                                                                      661.6002

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0002


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[22]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[22] (out)                        0.0000   0.1484   1.0000   0.0000   0.0075 & 661.6002 r
  data arrival time                                                                      661.6002

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0002


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[11]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[11] (out)                        0.0000   0.1484   1.0000   0.0000   0.0075 & 661.6001 r
  data arrival time                                                                      661.6002

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0002


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[0]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[0] (out)                         0.0000   0.1484   1.0000   0.0000   0.0075 & 661.6002 r
  data arrival time                                                                      661.6002

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0002


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[1]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[1] (out)                         0.0000   0.1484   1.0000   0.0000   0.0073 & 661.6000 r
  data arrival time                                                                      661.6000

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6000
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0000


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[6]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[6] (out)                         0.0000   0.1484   1.0000   0.0000   0.0073 & 661.6000 r
  data arrival time                                                                      661.6000

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6000
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0000


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[3]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[3] (out)                         0.0000   0.1484   1.0000   0.0000   0.0073 & 661.6000 r
  data arrival time                                                                      661.6000

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.6000
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.0000


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[8]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[8] (out)                         0.0000   0.1489   1.0000   0.0000   0.0071 & 661.5998 r
  data arrival time                                                                      661.5999

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.5999
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9999


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[10]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[10] (out)                        0.0000   0.1489   1.0000   0.0000   0.0071 & 661.5998 r
  data arrival time                                                                      661.5998

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.5998
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9998


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[17]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[17] (out)                        0.0000   0.1486   1.0000   0.0000   0.0070 & 661.5997 r
  data arrival time                                                                      661.5997

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.5997
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9997


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[15]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[15] (out)                        0.0000   0.1486   1.0000   0.0000   0.0069 & 661.5996 r
  data arrival time                                                                      661.5995

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.5995
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9996


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[13]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[13] (out)                        0.0000   0.1486   1.0000   0.0000   0.0069 & 661.5996 r
  data arrival time                                                                      661.5995

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.5995
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9996


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[23]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[23] (out)                        0.0000   0.1484   1.0000   0.0000   0.0051 & 661.5978 r
  data arrival time                                                                      661.5978

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.5978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9978


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[20]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[20] (out)                        0.0000   0.1484   1.0000   0.0000   0.0051 & 661.5978 r
  data arrival time                                                                      661.5978

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.5978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9978


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[27]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[27] (out)                        0.0000   0.1484   1.0000   0.0000   0.0050 & 661.5977 r
  data arrival time                                                                      661.5977

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.5977
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9978


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Endpoint: sd_DQ_en[25]
               (output port clocked by v_SDRAM_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              1.0815   661.0815
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK (SDFFARX1_LVT)
                                                     0.0797                     0.0000   661.0815 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/QN (SDFFARX1_LVT)
                                                     0.0889   1.0000            0.2470 & 661.3286 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_18__BAR (net)
                               1   1.3445 
  ZBUF_17_inst_43264/A (NBUFFX8_LVT)        0.0000   0.0889   1.0000   0.0000   0.0000 & 661.3286 f
  ZBUF_17_inst_43264/Y (NBUFFX8_LVT)                 0.0615   1.0000            0.1440 & 661.4726 f
  ZBUF_17_4609 (net)           2  23.0171 
  HFSINV_134_562/A (INVX16_LVT)             0.0000   0.0615   1.0000   0.0000   0.0003 & 661.4729 f
  HFSINV_134_562/Y (INVX16_LVT)                      0.1477   1.0000            0.1198 & 661.5927 r
  sd_DQ_en[0] (net)           16 162.9068 
  sd_DQ_en[25] (out)                        0.0000   0.1484   1.0000   0.0000   0.0050 & 661.5977 r
  data arrival time                                                                      661.5977

  clock v_SDRAM_CLK (rise edge)                      0.0000                   660.1000   660.1000
  clock network delay (ideal)                                                   0.5000   660.6000
  clock reconvergence pessimism                                                 0.0000   660.6000
  clock uncertainty                                                            -0.1000   660.5000
  output external delay                                                        -0.9000   659.6000
  data required time                                                                     659.6000
  --------------------------------------------------------------------------------------------------
  data required time                                                                     659.6000
  data arrival time                                                                      -661.5977
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.9978


  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[13] (in)                                  0.1646                     0.0695 & 571.3695 f
  sd_DQ_in[13] (net)           1   6.4182 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/A (INVX8_LVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000 & 571.3695 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/Y (INVX8_LVT)
                                                     0.0802   1.0000            0.0925 & 571.4620 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4596 (net)
                               2   9.3087 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_inst_82996/A (NBUFFX2_LVT)
                                            0.0000   0.0802   1.0000   0.0000   0.0004 & 571.4624 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_inst_82996/Y (NBUFFX2_LVT)
                                                     0.0395   1.0000            0.0807 & 571.5431 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_5_187 (net)
                               1   1.6940 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36656/A (INVX2_LVT)
                                            0.0014   0.0395   1.0000   0.0010   0.0010 & 571.5441 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36656/Y (INVX2_LVT)
                                                     0.0228   1.0000            0.0210 & 571.5651 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4439 (net)
                               1   1.0420 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D (SDFFX1_LVT)
                                            0.0000   0.0228   1.0000   0.0000   0.0000 & 571.5651 f
  data arrival time                                                                      571.5651

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9817   570.9817
  clock reconvergence pessimism                                                 0.0000   570.9817
  clock uncertainty                                                            -0.1000   570.8817
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK (SDFFX1_LVT)                                570.8817 r
  library setup time                                          1.0000           -0.2552   570.6265
  data required time                                                                     570.6265
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6265
  data arrival time                                                                      -571.5651
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9386


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[25] (in)                                  0.1648                     0.0696 & 1186.3696 f
  sd_DQ_in[25] (net)           1   6.4286 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/A (INVX8_LVT)
                                            0.0000   0.1647   1.0000   0.0000   0.0000 & 1186.3696 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/Y (INVX8_LVT)
                                                     0.0839   1.0000            0.0992 & 1186.4688 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_4679 (net)
                               2  12.2274 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437/A (INVX1_LVT)
                                            0.0051   0.0839   1.0000   0.0036   0.0041 & 1186.4729 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37437/Y (INVX1_LVT)
                                                     0.0434   1.0000            0.0328 & 1186.5056 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4434 (net)
                               1   0.9746 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D (SDFFNX1_LVT)
                                            0.0004   0.0434   1.0000   0.0003   0.0003 & 1186.5060 f
  data arrival time                                                                      1186.5060

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0506   1186.0506
  clock reconvergence pessimism                                                 0.0000   1186.0506
  clock uncertainty                                                            -0.1000   1185.9506
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK (SDFFNX1_LVT)                               1185.9506 f
  library setup time                                          1.0000           -0.3798   1185.5709
  data required time                                                                     1185.5709
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5709
  data arrival time                                                                      -1186.5060
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9351


  Startpoint: sd_DQ_in[17]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[17] (in)                                  0.1692                     0.0718 & 1186.3718 f
  sd_DQ_in[17] (net)           1   6.6342 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/A (INVX8_LVT)
                                            0.0000   0.1691   1.0000   0.0000   0.0000 & 1186.3718 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/Y (INVX8_LVT)
                                                     0.0860   1.0000            0.1015 & 1186.4733 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4595 (net)
                               2  12.5911 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647/A (INVX2_LVT)
                                            0.0000   0.0860   1.0000   0.0000   0.0006 & 1186.4740 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36647/Y (INVX2_LVT)
                                                     0.0406   1.0000            0.0267 & 1186.5007 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4435 (net)
                               1   1.2470 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D (SDFFNX1_LVT)
                                            0.0000   0.0406   1.0000   0.0000   0.0000 & 1186.5007 f
  data arrival time                                                                      1186.5007

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0512   1186.0512
  clock reconvergence pessimism                                                 0.0000   1186.0512
  clock uncertainty                                                            -0.1000   1185.9512
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK (SDFFNX1_LVT)                               1185.9512 f
  library setup time                                          1.0000           -0.3781   1185.5731
  data required time                                                                     1185.5731
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5731
  data arrival time                                                                      -1186.5007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9276


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[21] (in)                                  0.1656                     0.0700 & 1186.3700 f
  sd_DQ_in[21] (net)           1   6.4633 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/A (INVX8_LVT)
                                            0.0000   0.1654   1.0000   0.0000   0.0000 & 1186.3700 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/Y (INVX8_LVT)
                                                     0.0837   1.0000            0.0987 & 1186.4687 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_4680 (net)
                               2  11.9344 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436/A (INVX1_LVT)
                                            0.0000   0.0838   1.0000   0.0000   0.0006 & 1186.4693 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37436/Y (INVX1_LVT)
                                                     0.0417   1.0000            0.0300 & 1186.4993 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4433 (net)
                               1   0.7747 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D (SDFFNX1_LVT)
                                            0.0000   0.0417   1.0000   0.0000   0.0000 & 1186.4993 f
  data arrival time                                                                      1186.4993

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0505   1186.0505
  clock reconvergence pessimism                                                 0.0000   1186.0505
  clock uncertainty                                                            -0.1000   1185.9505
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK (SDFFNX1_LVT)                               1185.9505 f
  library setup time                                          1.0000           -0.3787   1185.5719
  data required time                                                                     1185.5719
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5719
  data arrival time                                                                      -1186.4993
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9275


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[2] (in)                                   0.1204                     0.0474 & 1186.3474 f
  sd_DQ_in[2] (net)            1   4.3399 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/A (INVX4_LVT)
                                            0.0115   0.1203   1.0000   0.0079   0.0080 & 1186.3554 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/Y (INVX4_LVT)
                                                     0.0937   1.0000            0.1191 & 1186.4745 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4423 (net)
                               2  17.5197 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609/A (INVX4_LVT)
                                            0.0042   0.0937   1.0000   0.0029   0.0039 & 1186.4784 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36609/Y (INVX4_LVT)
                                                     0.0391   1.0000            0.0196 & 1186.4980 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4423 (net)
                               1   1.2757 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D (SDFFNX1_LVT)
                                            0.0000   0.0391   1.0000   0.0000   0.0000 & 1186.4980 f
  data arrival time                                                                      1186.4980

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0498   1186.0498
  clock reconvergence pessimism                                                 0.0000   1186.0498
  clock uncertainty                                                            -0.1000   1185.9498
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK (SDFFNX1_LVT)                                1185.9498 f
  library setup time                                          1.0000           -0.3773   1185.5726
  data required time                                                                     1185.5726
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5726
  data arrival time                                                                      -1186.4980
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9255


  Startpoint: sd_DQ_in[3]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[3] (in)                                   0.1070                     0.0406 & 1186.3406 f
  sd_DQ_in[3] (net)            1   3.7085 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/A (INVX4_RVT)
                                            0.0048   0.1070   1.0000   0.0033   0.0034 & 1186.3440 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/Y (INVX4_RVT)
                                                     0.0906   1.0000            0.1191 & 1186.4631 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_4594 (net)
                               2   9.1853 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635/A (INVX4_LVT)
                                            0.0049   0.0906   1.0000   0.0034   0.0037 & 1186.4668 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36635/Y (INVX4_LVT)
                                                     0.0396   1.0000            0.0222 & 1186.4890 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4432 (net)
                               1   1.8223 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D (SDFFNX1_LVT)
                                            0.0022   0.0396   1.0000   0.0015   0.0015 & 1186.4906 f
  data arrival time                                                                      1186.4906

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0505   1186.0505
  clock reconvergence pessimism                                                 0.0000   1186.0505
  clock uncertainty                                                            -0.1000   1185.9505
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK (SDFFNX1_LVT)                                1185.9505 f
  library setup time                                          1.0000           -0.3774   1185.5731
  data required time                                                                     1185.5730
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5730
  data arrival time                                                                      -1186.4906
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9175


  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[7] (in)                                   0.1088                     0.0415 & 1186.3415 f
  sd_DQ_in[7] (net)            1   3.7910 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/A (INVX4_RVT)
                                            0.0060   0.1087   1.0000   0.0042   0.0042 & 1186.3457 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/Y (INVX4_RVT)
                                                     0.0962   1.0000            0.1233 & 1186.4691 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4594 (net)
                               2  10.0779 
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429/A (INVX4_LVT)
                                            0.0000   0.0962   1.0000   0.0000   0.0004 & 1186.4694 r
  I_SDRAM_TOP/I_SDRAM_IF/ctmTdsLR_1_37429/Y (INVX4_LVT)
                                                     0.0395   1.0000            0.0189 & 1186.4883 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4431 (net)
                               1   1.1264 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D (SDFFNX1_LVT)
                                            0.0005   0.0395   1.0000   0.0004   0.0004 & 1186.4887 f
  data arrival time                                                                      1186.4886

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0505   1186.0505
  clock reconvergence pessimism                                                 0.0000   1186.0505
  clock uncertainty                                                            -0.1000   1185.9505
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK (SDFFNX1_LVT)                                1185.9505 f
  library setup time                                          1.0000           -0.3774   1185.5731
  data required time                                                                     1185.5731
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5731
  data arrival time                                                                      -1186.4886
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9156


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[16] (in)                                  0.1131                     0.0437 & 1186.3438 f
  sd_DQ_in[16] (net)           1   3.9957 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/A (INVX4_LVT)
                                            0.0000   0.1130   1.0000   0.0000   0.0000 & 1186.3438 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/Y (INVX4_LVT)
                                                     0.0807   1.0000            0.1040 & 1186.4478 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4426 (net)
                               2  13.2643 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618/A (INVX4_LVT)
                                            0.0225   0.0807   1.0000   0.0160   0.0166 & 1186.4644 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36618/Y (INVX4_LVT)
                                                     0.0346   1.0000            0.0193 & 1186.4836 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4426 (net)
                               1   1.1625 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D (SDFFNX1_LVT)
                                            0.0016   0.0346   1.0000   0.0011   0.0011 & 1186.4848 f
  data arrival time                                                                      1186.4847

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0502   1186.0502
  clock reconvergence pessimism                                                 0.0000   1186.0502
  clock uncertainty                                                            -0.1000   1185.9502
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK (SDFFNX1_LVT)                               1185.9502 f
  library setup time                                          1.0000           -0.3747   1185.5755
  data required time                                                                     1185.5756
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5756
  data arrival time                                                                      -1186.4847
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9092


  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[13] (in)                                  0.1646                     0.0695 & 1186.3695 f
  sd_DQ_in[13] (net)           1   6.4182 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/A (INVX8_LVT)
                                            0.0000   0.1645   1.0000   0.0000   0.0000 & 1186.3695 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43245/Y (INVX8_LVT)
                                                     0.0802   1.0000            0.0925 & 1186.4620 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4596 (net)
                               2   9.3087 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655/A (INVX4_LVT)
                                            0.0000   0.0802   1.0000   0.0000   0.0004 & 1186.4624 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36655/Y (INVX4_LVT)
                                                     0.0351   1.0000            0.0203 & 1186.4827 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4439 (net)
                               1   1.4081 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D (SDFFNX1_LVT)
                                            0.0014   0.0351   1.0000   0.0009   0.0009 & 1186.4837 f
  data arrival time                                                                      1186.4836

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0513   1186.0513
  clock reconvergence pessimism                                                 0.0000   1186.0513
  clock uncertainty                                                            -0.1000   1185.9513
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK (SDFFNX1_LVT)                               1185.9513 f
  library setup time                                          1.0000           -0.3749   1185.5764
  data required time                                                                     1185.5764
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5764
  data arrival time                                                                      -1186.4836
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9073


  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[8] (in)                                   0.1081                     0.0411 & 1186.3412 f
  sd_DQ_in[8] (net)            1   3.7575 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/A (INVX4_LVT)
                                            0.0000   0.1080   1.0000   0.0000   0.0000 & 1186.3412 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/Y (INVX4_LVT)
                                                     0.0751   1.0000            0.0967 & 1186.4379 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_4428 (net)
                               2  11.6100 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626/A (INVX4_LVT)
                                            0.0189   0.0751   1.0000   0.0136   0.0141 & 1186.4520 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36626/Y (INVX4_LVT)
                                                     0.0364   1.0000            0.0254 & 1186.4773 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4428 (net)
                               1   2.7216 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D (SDFFNX1_LVT)
                                            0.0025   0.0364   1.0000   0.0017   0.0018 & 1186.4791 f
  data arrival time                                                                      1186.4791

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0507   1186.0507
  clock reconvergence pessimism                                                 0.0000   1186.0507
  clock uncertainty                                                            -0.1000   1185.9507
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK (SDFFNX1_LVT)                                1185.9507 f
  library setup time                                          1.0000           -0.3758   1185.5749
  data required time                                                                     1185.5750
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5750
  data arrival time                                                                      -1186.4791
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9042


  Startpoint: sd_DQ_in[4]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[4] (in)                                   0.1142                     0.0443 & 1186.3443 f
  sd_DQ_in[4] (net)            1   4.0482 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/A (INVX4_LVT)
                                            0.0033   0.1142   1.0000   0.0023   0.0023 & 1186.3466 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/Y (INVX4_LVT)
                                                     0.0838   1.0000            0.1079 & 1186.4545 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4425 (net)
                               2  14.4726 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615/A (INVX4_LVT)
                                            0.0035   0.0838   1.0000   0.0024   0.0032 & 1186.4577 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36615/Y (INVX4_LVT)
                                                     0.0347   1.0000            0.0177 & 1186.4755 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4425 (net)
                               1   0.8560 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D (SDFFNX1_LVT)
                                            0.0010   0.0347   1.0000   0.0007   0.0007 & 1186.4761 f
  data arrival time                                                                      1186.4762

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0502   1186.0502
  clock reconvergence pessimism                                                 0.0000   1186.0502
  clock uncertainty                                                            -0.1000   1185.9502
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK (SDFFNX1_LVT)                                1185.9502 f
  library setup time                                          1.0000           -0.3748   1185.5755
  data required time                                                                     1185.5754
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5754
  data arrival time                                                                      -1186.4762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9007


  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[0] (in)                                   0.1130                     0.0437 & 1186.3437 f
  sd_DQ_in[0] (net)            1   3.9911 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/A (INVX4_LVT)
                                            0.0000   0.1129   1.0000   0.0000   0.0000 & 1186.3437 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/Y (INVX4_LVT)
                                                     0.0801   1.0000            0.1033 & 1186.4470 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4424 (net)
                               2  13.0243 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612/A (INVX4_LVT)
                                            0.0083   0.0801   1.0000   0.0057   0.0064 & 1186.4534 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36612/Y (INVX4_LVT)
                                                     0.0338   1.0000            0.0182 & 1186.4716 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4424 (net)
                               1   0.9300 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D (SDFFNX1_LVT)
                                            0.0000   0.0338   1.0000   0.0000   0.0000 & 1186.4716 f
  data arrival time                                                                      1186.4716

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0498   1186.0498
  clock reconvergence pessimism                                                 0.0000   1186.0498
  clock uncertainty                                                            -0.1000   1185.9498
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK (SDFFNX1_LVT)                                1185.9498 f
  library setup time                                          1.0000           -0.3742   1185.5757
  data required time                                                                     1185.5757
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5757
  data arrival time                                                                      -1186.4716
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8959


  Startpoint: sd_DQ_in[24]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[24] (in)                                  0.0823                     0.0278 & 1186.3278 f
  sd_DQ_in[24] (net)           1   2.5338 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/A (NBUFFX8_LVT)
                                            0.0079   0.0823   1.0000   0.0055   0.0055 & 1186.3333 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/Y (NBUFFX8_LVT)
                                                     0.0497   1.0000            0.1281 & 1186.4614 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4596 (net)
                               2  12.6343 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D (SDFFNX1_LVT)
                                            0.0000   0.0497   1.0000   0.0000   0.0008 & 1186.4622 f
  data arrival time                                                                      1186.4622

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0507   1186.0507
  clock reconvergence pessimism                                                 0.0000   1186.0507
  clock uncertainty                                                            -0.1000   1185.9507
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK (SDFFNX1_LVT)                               1185.9507 f
  library setup time                                          1.0000           -0.3834   1185.5674
  data required time                                                                     1185.5674
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5674
  data arrival time                                                                      -1186.4622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8948


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[6] (in)                                   0.0689                     0.0209 & 1186.3209 f
  sd_DQ_in[6] (net)            1   1.8993 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/A (NBUFFX2_LVT)
                                            0.0001   0.0689   1.0000   0.0001   0.0001 & 1186.3210 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/Y (NBUFFX2_LVT)
                                                     0.0657   1.0000            0.1215 & 1186.4425 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4600 (net)
                               2  11.0064 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D (SDFFNX1_LVT)
                                            0.0102   0.0657   1.0000   0.0072   0.0077 & 1186.4502 f
  data arrival time                                                                      1186.4502

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0505   1186.0505
  clock reconvergence pessimism                                                 0.0000   1186.0505
  clock uncertainty                                                            -0.1000   1185.9505
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK (SDFFNX1_LVT)                                1185.9505 f
  library setup time                                          1.0000           -0.3926   1185.5579
  data required time                                                                     1185.5579
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5579
  data arrival time                                                                      -1186.4502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8923


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[30] (in)                                  0.0811                     0.0272 & 1186.3272 f
  sd_DQ_in[30] (net)           1   2.4780 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/A (NBUFFX8_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0000 & 1186.3272 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/Y (NBUFFX8_LVT)
                                                     0.0493   1.0000            0.1269 & 1186.4541 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4429 (net)
                               2  12.2944 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D (SDFFNX1_LVT)
                                            0.0031   0.0494   1.0000   0.0021   0.0028 & 1186.4569 f
  data arrival time                                                                      1186.4569

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0498   1186.0498
  clock reconvergence pessimism                                                 0.0000   1186.0498
  clock uncertainty                                                            -0.1000   1185.9498
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK (SDFFNX1_LVT)                               1185.9498 f
  library setup time                                          1.0000           -0.3832   1185.5666
  data required time                                                                     1185.5667
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5667
  data arrival time                                                                      -1186.4569
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8903


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[10] (in)                                  0.1186                     0.0465 & 1186.3465 f
  sd_DQ_in[10] (net)           1   4.2555 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/A (INVX4_LVT)
                                            0.0000   0.1186   1.0000   0.0000   0.0000 & 1186.3466 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/Y (INVX4_LVT)
                                                     0.0775   1.0000            0.1011 & 1186.4476 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4427 (net)
                               2  11.0271 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623/A (INVX4_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0005 & 1186.4481 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36623/Y (INVX4_LVT)
                                                     0.0331   1.0000            0.0184 & 1186.4665 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4427 (net)
                               1   0.9675 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D (SDFFNX1_LVT)
                                            0.0000   0.0331   1.0000   0.0000   0.0000 & 1186.4665 f
  data arrival time                                                                      1186.4666

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0505   1186.0505
  clock reconvergence pessimism                                                 0.0000   1186.0505
  clock uncertainty                                                            -0.1000   1185.9505
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK (SDFFNX1_LVT)                               1185.9505 f
  library setup time                                          1.0000           -0.3739   1185.5766
  data required time                                                                     1185.5767
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5767
  data arrival time                                                                      -1186.4666
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8899


  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[2] (in)                                   0.1204                     0.0474 & 571.3474 f
  sd_DQ_in[2] (net)            1   4.3399 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/A (INVX4_LVT)
                                            0.0115   0.1203   1.0000   0.0079   0.0080 & 571.3554 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36610/Y (INVX4_LVT)
                                                     0.0937   1.0000            0.1191 & 571.4745 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4423 (net)
                               2  17.5197 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36608/A (INVX2_LVT)
                                            0.0042   0.0937   1.0000   0.0029   0.0039 & 571.4784 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36608/Y (INVX2_LVT)
                                                     0.0427   1.0000            0.0260 & 571.5044 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4423 (net)
                               1   1.1160 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D (SDFFX1_LVT)
                                            0.0000   0.0427   1.0000   0.0000   0.0000 & 571.5044 f
  data arrival time                                                                      571.5044

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9803   570.9803
  clock reconvergence pessimism                                                 0.0000   570.9803
  clock uncertainty                                                            -0.1000   570.8803
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK (SDFFX1_LVT)                                 570.8803 r
  library setup time                                          1.0000           -0.2647   570.6156
  data required time                                                                     570.6156
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6156
  data arrival time                                                                      -571.5044
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8888


  Startpoint: sd_DQ_in[20]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[20] (in)                                  0.0701                     0.0214 & 1186.3215 f
  sd_DQ_in[20] (net)           1   1.9520 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247/A (NBUFFX2_LVT)
                                            0.0000   0.0701   1.0000   0.0000   0.0000 & 1186.3215 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247/Y (NBUFFX2_LVT)
                                                     0.0648   1.0000            0.1215 & 1186.4430 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4597 (net)
                               2  10.7528 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D (SDFFNX1_LVT)
                                            0.0000   0.0648   1.0000   0.0000   0.0006 & 1186.4435 f
  data arrival time                                                                      1186.4436

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0504   1186.0504
  clock reconvergence pessimism                                                 0.0000   1186.0504
  clock uncertainty                                                            -0.1000   1185.9504
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK (SDFFNX1_LVT)                               1185.9504 f
  library setup time                                          1.0000           -0.3922   1185.5583
  data required time                                                                     1185.5582
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5582
  data arrival time                                                                      -1186.4436
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8853


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[11] (in)                                  0.0629                     0.0178 & 1186.3178 f
  sd_DQ_in[11] (net)           1   1.6154 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/A (NBUFFX2_LVT)
                                            0.0032   0.0629   1.0000   0.0022   0.0023 & 1186.3201 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/Y (NBUFFX2_LVT)
                                                     0.0634   1.0000            0.1162 & 1186.4363 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4608 (net)
                               2  10.4815 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D (SDFFNX1_LVT)
                                            0.0107   0.0634   1.0000   0.0073   0.0077 & 1186.4440 f
  data arrival time                                                                      1186.4441

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0506   1186.0506
  clock reconvergence pessimism                                                 0.0000   1186.0506
  clock uncertainty                                                            -0.1000   1185.9506
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK (SDFFNX1_LVT)                               1185.9506 f
  library setup time                                          1.0000           -0.3913   1185.5593
  data required time                                                                     1185.5593
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5593
  data arrival time                                                                      -1186.4441
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8847


  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[12] (in)                                  0.0675                     0.0201 & 1186.3202 f
  sd_DQ_in[12] (net)           1   1.8311 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/A (NBUFFX2_LVT)
                                            0.0019   0.0675   1.0000   0.0013   0.0013 & 1186.3215 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/Y (NBUFFX2_LVT)
                                                     0.0621   1.0000            0.1181 & 1186.4396 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4598 (net)
                               2  10.0831 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D (SDFFNX1_LVT)
                                            0.0057   0.0621   1.0000   0.0038   0.0043 & 1186.4439 f
  data arrival time                                                                      1186.4438

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0504   1186.0504
  clock reconvergence pessimism                                                 0.0000   1186.0504
  clock uncertainty                                                            -0.1000   1185.9504
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK (SDFFNX1_LVT)                               1185.9504 f
  library setup time                                          1.0000           -0.3907   1185.5597
  data required time                                                                     1185.5597
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5597
  data arrival time                                                                      -1186.4438
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8841


  Startpoint: sd_DQ_in[3]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[3] (in)                                   0.1070                     0.0406 & 571.3406 f
  sd_DQ_in[3] (net)            1   3.7085 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/A (INVX4_RVT)
                                            0.0048   0.1070   1.0000   0.0033   0.0034 & 571.3440 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_inst_43238/Y (INVX4_RVT)
                                                     0.0906   1.0000            0.1191 & 571.4631 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_100_4594 (net)
                               2   9.1853 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36636/A (INVX2_LVT)
                                            0.0049   0.0906   1.0000   0.0034   0.0037 & 571.4668 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36636/Y (INVX2_LVT)
                                                     0.0451   1.0000            0.0315 & 571.4984 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4432 (net)
                               1   1.8715 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D (SDFFX1_LVT)
                                            0.0000   0.0451   1.0000   0.0000   0.0000 & 571.4984 f
  data arrival time                                                                      571.4984

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9806   570.9806
  clock reconvergence pessimism                                                 0.0000   570.9806
  clock uncertainty                                                            -0.1000   570.8806
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/CLK (SDFFX1_LVT)                                 570.8806 r
  library setup time                                          1.0000           -0.2659   570.6147
  data required time                                                                     570.6147
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6147
  data arrival time                                                                      -571.4984
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8837


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[22] (in)                                  0.0616                     0.0171 & 1186.3171 f
  sd_DQ_in[22] (net)           1   1.5556 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/A (NBUFFX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000 & 1186.3172 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/Y (NBUFFX2_LVT)
                                                     0.0612   1.0000            0.1139 & 1186.4310 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4604 (net)
                               2   9.9040 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D (SDFFNX1_LVT)
                                            0.0169   0.0612   1.0000   0.0120   0.0125 & 1186.4435 f
  data arrival time                                                                      1186.4435

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0508   1186.0508
  clock reconvergence pessimism                                                 0.0000   1186.0508
  clock uncertainty                                                            -0.1000   1185.9508
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK (SDFFNX1_LVT)                               1185.9508 f
  library setup time                                          1.0000           -0.3902   1185.5606
  data required time                                                                     1185.5607
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5607
  data arrival time                                                                      -1186.4435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8829


  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[7] (in)                                   0.1088                     0.0415 & 571.3415 f
  sd_DQ_in[7] (net)            1   3.7910 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/A (INVX4_RVT)
                                            0.0060   0.1087   1.0000   0.0042   0.0042 & 571.3457 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43237/Y (INVX4_RVT)
                                                     0.0962   1.0000            0.1233 & 571.4691 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4594 (net)
                               2  10.0779 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36632/A (INVX2_LVT)
                                            0.0000   0.0962   1.0000   0.0000   0.0004 & 571.4694 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36632/Y (INVX2_LVT)
                                                     0.0447   1.0000            0.0280 & 571.4974 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4431 (net)
                               1   1.3604 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D (SDFFX1_LVT)
                                            0.0000   0.0447   1.0000   0.0000   0.0000 & 571.4974 f
  data arrival time                                                                      571.4974

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9805   570.9805
  clock reconvergence pessimism                                                 0.0000   570.9805
  clock uncertainty                                                            -0.1000   570.8805
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/CLK (SDFFX1_LVT)                                 570.8805 r
  library setup time                                          1.0000           -0.2657   570.6149
  data required time                                                                     570.6149
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6149
  data arrival time                                                                      -571.4974
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8825


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[23] (in)                                  0.0654                     0.0190 & 1186.3191 f
  sd_DQ_in[23] (net)           1   1.7321 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/A (NBUFFX2_LVT)
                                            0.0000   0.0654   1.0000   0.0000   0.0000 & 1186.3191 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/Y (NBUFFX2_LVT)
                                                     0.0633   1.0000            0.1177 & 1186.4368 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4605 (net)
                               2  10.4366 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D (SDFFNX1_LVT)
                                            0.0040   0.0633   1.0000   0.0028   0.0032 & 1186.4400 f
  data arrival time                                                                      1186.4401

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0498   1186.0498
  clock reconvergence pessimism                                                 0.0000   1186.0498
  clock uncertainty                                                            -0.1000   1185.9498
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK (SDFFNX1_LVT)                               1185.9498 f
  library setup time                                          1.0000           -0.3913   1185.5585
  data required time                                                                     1185.5586
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5586
  data arrival time                                                                      -1186.4401
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8815


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[27] (in)                                  0.1730                     0.0733 & 1186.3733 f
  sd_DQ_in[27] (net)           2   6.7946 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D (SDFFNX1_LVT)
                                            0.0185   0.1729   1.0000   0.0133   0.0140 & 1186.3872 f
  data arrival time                                                                      1186.3872

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0513   1186.0513
  clock reconvergence pessimism                                                 0.0000   1186.0513
  clock uncertainty                                                            -0.1000   1185.9513
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK (SDFFNX1_LVT)                               1185.9513 f
  library setup time                                          1.0000           -0.4451   1185.5062
  data required time                                                                     1185.5061
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5061
  data arrival time                                                                      -1186.3872
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8811


  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[28] (in)                                  0.0670                     0.0199 & 1186.3199 f
  sd_DQ_in[28] (net)           1   1.8077 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/A (NBUFFX2_LVT)
                                            0.0000   0.0670   1.0000   0.0000   0.0000 & 1186.3199 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/Y (NBUFFX2_LVT)
                                                     0.0635   1.0000            0.1188 & 1186.4387 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4433 (net)
                               2  10.4734 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D (SDFFNX1_LVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0005 & 1186.4393 f
  data arrival time                                                                      1186.4392

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0501   1186.0501
  clock reconvergence pessimism                                                 0.0000   1186.0501
  clock uncertainty                                                            -0.1000   1185.9501
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK (SDFFNX1_LVT)                               1185.9501 f
  library setup time                                          1.0000           -0.3914   1185.5586
  data required time                                                                     1185.5586
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5586
  data arrival time                                                                      -1186.4392
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8806


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[9] (in)                                   0.0660                     0.0193 & 1186.3194 f
  sd_DQ_in[9] (net)            1   1.7596 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/A (NBUFFX2_LVT)
                                            0.0032   0.0660   1.0000   0.0022   0.0022 & 1186.3216 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/Y (NBUFFX2_LVT)
                                                     0.0581   1.0000            0.1144 & 1186.4360 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4602 (net)
                               2   9.0610 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D (SDFFNX1_LVT)
                                            0.0075   0.0581   1.0000   0.0051   0.0055 & 1186.4415 f
  data arrival time                                                                      1186.4415

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0510   1186.0510
  clock reconvergence pessimism                                                 0.0000   1186.0510
  clock uncertainty                                                            -0.1000   1185.9510
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK (SDFFNX1_LVT)                                1185.9510 f
  library setup time                                          1.0000           -0.3883   1185.5628
  data required time                                                                     1185.5627
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5627
  data arrival time                                                                      -1186.4415
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8787


  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[16] (in)                                  0.1131                     0.0437 & 571.3438 f
  sd_DQ_in[16] (net)           1   3.9957 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/A (INVX4_LVT)
                                            0.0000   0.1130   1.0000   0.0000   0.0000 & 571.3438 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36619/Y (INVX4_LVT)
                                                     0.0807   1.0000            0.1040 & 571.4478 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4426 (net)
                               2  13.2643 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617/A (INVX2_LVT)
                                            0.0225   0.0807   1.0000   0.0160   0.0166 & 571.4644 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36617/Y (INVX2_LVT)
                                                     0.0407   1.0000            0.0295 & 571.4939 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4426 (net)
                               1   1.6783 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D (SDFFX1_LVT)
                                            0.0000   0.0407   1.0000   0.0000   0.0000 & 571.4939 f
  data arrival time                                                                      571.4939

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9808   570.9808
  clock reconvergence pessimism                                                 0.0000   570.9808
  clock uncertainty                                                            -0.1000   570.8808
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK (SDFFX1_LVT)                                570.8808 r
  library setup time                                          1.0000           -0.2638   570.6170
  data required time                                                                     570.6171
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6171
  data arrival time                                                                      -571.4939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8769


  Startpoint: sd_DQ_in[4]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[4] (in)                                   0.1142                     0.0443 & 571.3443 f
  sd_DQ_in[4] (net)            1   4.0482 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/A (INVX4_LVT)
                                            0.0033   0.1142   1.0000   0.0023   0.0023 & 571.3466 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36616/Y (INVX4_LVT)
                                                     0.0838   1.0000            0.1079 & 571.4545 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4425 (net)
                               2  14.4726 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36614/A (INVX2_LVT)
                                            0.0035   0.0838   1.0000   0.0024   0.0032 & 571.4577 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36614/Y (INVX2_LVT)
                                                     0.0435   1.0000            0.0324 & 571.4901 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4425 (net)
                               1   2.0661 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D (SDFFX1_LVT)
                                            0.0025   0.0435   1.0000   0.0017   0.0017 & 571.4918 f
  data arrival time                                                                      571.4918

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9808   570.9808
  clock reconvergence pessimism                                                 0.0000   570.9808
  clock uncertainty                                                            -0.1000   570.8808
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/CLK (SDFFX1_LVT)                                 570.8808 r
  library setup time                                          1.0000           -0.2652   570.6157
  data required time                                                                     570.6157
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6157
  data arrival time                                                                      -571.4918
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8762


  Startpoint: sd_DQ_in[14]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[14] (in)                                  0.0663                     0.0195 & 1186.3195 f
  sd_DQ_in[14] (net)           1   1.7733 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/A (NBUFFX2_LVT)
                                            0.0000   0.0662   1.0000   0.0000   0.0000 & 1186.3195 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/Y (NBUFFX2_LVT)
                                                     0.0553   1.0000            0.1126 & 1186.4322 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4430 (net)
                               2   8.3269 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D (SDFFNX1_LVT)
                                            0.0103   0.0553   1.0000   0.0073   0.0076 & 1186.4398 f
  data arrival time                                                                      1186.4398

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0508   1186.0508
  clock reconvergence pessimism                                                 0.0000   1186.0508
  clock uncertainty                                                            -0.1000   1185.9508
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK (SDFFNX1_LVT)                               1185.9508 f
  library setup time                                          1.0000           -0.3868   1185.5640
  data required time                                                                     1185.5640
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5640
  data arrival time                                                                      -1186.4398
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8758


  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[8] (in)                                   0.1081                     0.0411 & 571.3412 f
  sd_DQ_in[8] (net)            1   3.7575 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/A (INVX4_LVT)
                                            0.0000   0.1080   1.0000   0.0000   0.0000 & 571.3412 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_inst_36628/Y (INVX4_LVT)
                                                     0.0751   1.0000            0.0967 & 571.4379 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_38_4428 (net)
                               2  11.6100 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627/A (INVX1_LVT)
                                            0.0189   0.0751   1.0000   0.0136   0.0141 & 571.4520 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36627/Y (INVX1_LVT)
                                                     0.0433   1.0000            0.0366 & 571.4885 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4428 (net)
                               1   1.4072 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D (SDFFX1_LVT)
                                            0.0038   0.0433   1.0000   0.0027   0.0027 & 571.4912 f
  data arrival time                                                                      571.4912

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9811   570.9811
  clock reconvergence pessimism                                                 0.0000   570.9811
  clock uncertainty                                                            -0.1000   570.8811
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK (SDFFX1_LVT)                                 570.8811 r
  library setup time                                          1.0000           -0.2651   570.6160
  data required time                                                                     570.6160
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6160
  data arrival time                                                                      -571.4912
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8752


  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[25] (in)                                  0.1648                     0.0696 & 571.3696 f
  sd_DQ_in[25] (net)           1   6.4286 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/A (INVX8_LVT)
                                            0.0000   0.1647   1.0000   0.0000   0.0000 & 571.3696 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43646/Y (INVX8_LVT)
                                                     0.0839   1.0000            0.0992 & 571.4688 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_4679 (net)
                               2  12.2274 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643/A (INVX4_LVT)
                                            0.0051   0.0839   1.0000   0.0036   0.0041 & 571.4729 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36643/Y (INVX4_LVT)
                                                     0.0366   1.0000            0.0210 & 571.4939 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4434 (net)
                               1   1.5569 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D (SDFFX1_LVT)
                                            0.0000   0.0366   1.0000   0.0000   0.0000 & 571.4939 f
  data arrival time                                                                      571.4939

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9810   570.9810
  clock reconvergence pessimism                                                 0.0000   570.9810
  clock uncertainty                                                            -0.1000   570.8810
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/CLK (SDFFX1_LVT)                                570.8810 r
  library setup time                                          1.0000           -0.2617   570.6193
  data required time                                                                     570.6193
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6193
  data arrival time                                                                      -571.4939
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8746


  Startpoint: sd_DQ_in[26]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[26] (in)                                  0.0595                     0.0160 & 1186.3161 f
  sd_DQ_in[26] (net)           1   1.4556 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/A (NBUFFX2_LVT)
                                            0.0000   0.0595   1.0000   0.0000   0.0000 & 1186.3161 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/Y (NBUFFX2_LVT)
                                                     0.0590   1.0000            0.1110 & 1186.4270 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4606 (net)
                               2   9.3343 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D (SDFFNX1_LVT)
                                            0.0115   0.0590   1.0000   0.0083   0.0086 & 1186.4357 f
  data arrival time                                                                      1186.4357

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0508   1186.0508
  clock reconvergence pessimism                                                 0.0000   1186.0508
  clock uncertainty                                                            -0.1000   1185.9508
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK (SDFFNX1_LVT)                               1185.9508 f
  library setup time                                          1.0000           -0.3889   1185.5619
  data required time                                                                     1185.5619
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5619
  data arrival time                                                                      -1186.4357
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8738


  Startpoint: sd_DQ_in[18]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[18] (in)                                  0.0663                     0.0195 & 1186.3195 f
  sd_DQ_in[18] (net)           1   1.7748 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/A (NBUFFX2_LVT)
                                            0.0054   0.0663   1.0000   0.0038   0.0038 & 1186.3233 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/Y (NBUFFX2_LVT)
                                                     0.0544   1.0000            0.1120 & 1186.4353 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4601 (net)
                               2   8.0952 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D (SDFFNX1_LVT)
                                            0.0000   0.0544   1.0000   0.0000   0.0003 & 1186.4357 f
  data arrival time                                                                      1186.4357

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0507   1186.0507
  clock reconvergence pessimism                                                 0.0000   1186.0507
  clock uncertainty                                                            -0.1000   1185.9507
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK (SDFFNX1_LVT)                               1185.9507 f
  library setup time                                          1.0000           -0.3863   1185.5644
  data required time                                                                     1185.5645
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5645
  data arrival time                                                                      -1186.4357
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8712


  Startpoint: sd_DQ_in[17]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[17] (in)                                  0.1692                     0.0718 & 571.3718 f
  sd_DQ_in[17] (net)           1   6.6342 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/A (INVX8_LVT)
                                            0.0000   0.1691   1.0000   0.0000   0.0000 & 571.3718 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_inst_43243/Y (INVX8_LVT)
                                                     0.0860   1.0000            0.1015 & 571.4733 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_72_4595 (net)
                               2  12.5911 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648/A (INVX4_LVT)
                                            0.0000   0.0860   1.0000   0.0000   0.0006 & 571.4740 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_inst_36648/Y (INVX4_LVT)
                                                     0.0354   1.0000            0.0177 & 571.4916 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_4_4435 (net)
                               1   0.8545 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D (SDFFX1_LVT)
                                            0.0000   0.0354   1.0000   0.0000   0.0000 & 571.4916 f
  data arrival time                                                                      571.4916

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9816   570.9816
  clock reconvergence pessimism                                                 0.0000   570.9816
  clock uncertainty                                                            -0.1000   570.8816
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/CLK (SDFFX1_LVT)                                570.8816 r
  library setup time                                          1.0000           -0.2612   570.6204
  data required time                                                                     570.6204
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6204
  data arrival time                                                                      -571.4916
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8712


  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[5] (in)                                   0.0690                     0.0209 & 1186.3209 f
  sd_DQ_in[5] (net)            1   1.9015 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/A (NBUFFX2_LVT)
                                            0.0032   0.0690   1.0000   0.0022   0.0023 & 1186.3232 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/Y (NBUFFX2_LVT)
                                                     0.0527   1.0000            0.1120 & 1186.4352 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4607 (net)
                               2   7.5279 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D (SDFFNX1_LVT)
                                            0.0000   0.0527   1.0000   0.0000   0.0003 & 1186.4355 f
  data arrival time                                                                      1186.4355

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0506   1186.0506
  clock reconvergence pessimism                                                 0.0000   1186.0506
  clock uncertainty                                                            -0.1000   1185.9506
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK (SDFFNX1_LVT)                                1185.9506 f
  library setup time                                          1.0000           -0.3851   1185.5655
  data required time                                                                     1185.5656
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5656
  data arrival time                                                                      -1186.4355
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8700


  Startpoint: sd_DQ_in[21]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[21] (in)                                  0.1656                     0.0700 & 571.3700 f
  sd_DQ_in[21] (net)           1   6.4633 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/A (INVX8_LVT)
                                            0.0000   0.1654   1.0000   0.0000   0.0000 & 571.3700 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_inst_43647/Y (INVX8_LVT)
                                                     0.0837   1.0000            0.0987 & 571.4687 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_130_4680 (net)
                               2  11.9344 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640/A (INVX4_LVT)
                                            0.0000   0.0838   1.0000   0.0000   0.0006 & 571.4693 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36640/Y (INVX4_LVT)
                                                     0.0360   1.0000            0.0200 & 571.4893 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4433 (net)
                               1   1.3326 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D (SDFFX1_LVT)
                                            0.0000   0.0360   1.0000   0.0000   0.0000 & 571.4893 f
  data arrival time                                                                      571.4893

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9810   570.9810
  clock reconvergence pessimism                                                 0.0000   570.9810
  clock uncertainty                                                            -0.1000   570.8810
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK (SDFFX1_LVT)                                570.8810 r
  library setup time                                          1.0000           -0.2614   570.6196
  data required time                                                                     570.6196
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6196
  data arrival time                                                                      -571.4893
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8698


  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[0] (in)                                   0.1130                     0.0437 & 571.3437 f
  sd_DQ_in[0] (net)            1   3.9911 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/A (INVX4_LVT)
                                            0.0000   0.1129   1.0000   0.0000   0.0000 & 571.3437 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36613/Y (INVX4_LVT)
                                                     0.0801   1.0000            0.1033 & 571.4470 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4424 (net)
                               2  13.0243 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36611/A (INVX2_LVT)
                                            0.0083   0.0801   1.0000   0.0057   0.0064 & 571.4534 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36611/Y (INVX2_LVT)
                                                     0.0400   1.0000            0.0288 & 571.4822 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4424 (net)
                               1   1.5776 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D (SDFFX1_LVT)
                                            0.0046   0.0400   1.0000   0.0032   0.0032 & 571.4853 f
  data arrival time                                                                      571.4854

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9805   570.9805
  clock reconvergence pessimism                                                 0.0000   570.9805
  clock uncertainty                                                            -0.1000   570.8805
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CLK (SDFFX1_LVT)                                 570.8805 r
  library setup time                                          1.0000           -0.2635   570.6170
  data required time                                                                     570.6170
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6170
  data arrival time                                                                      -571.4854
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8683


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[19] (in)                                  0.0629                     0.0178 & 1186.3178 f
  sd_DQ_in[19] (net)           1   1.6173 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/A (NBUFFX2_LVT)
                                            0.0000   0.0629   1.0000   0.0000   0.0000 & 1186.3178 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/Y (NBUFFX2_LVT)
                                                     0.0562   1.0000            0.1113 & 1186.4291 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4599 (net)
                               2   8.6188 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D (SDFFNX1_LVT)
                                            0.0019   0.0563   1.0000   0.0014   0.0017 & 1186.4308 f
  data arrival time                                                                      1186.4308

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0506   1186.0506
  clock reconvergence pessimism                                                 0.0000   1186.0506
  clock uncertainty                                                            -0.1000   1185.9506
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK (SDFFNX1_LVT)                               1185.9506 f
  library setup time                                          1.0000           -0.3872   1185.5634
  data required time                                                                     1185.5635
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5635
  data arrival time                                                                      -1186.4308
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8674


  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[15] (in)                                  0.0608                     0.0167 & 1186.3167 f
  sd_DQ_in[15] (net)           1   1.5183 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/A (NBUFFX2_LVT)
                                            0.0032   0.0608   1.0000   0.0022   0.0022 & 1186.3190 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/Y (NBUFFX2_LVT)
                                                     0.0548   1.0000            0.1089 & 1186.4279 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4603 (net)
                               2   8.2509 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D (SDFFNX1_LVT)
                                            0.0021   0.0548   1.0000   0.0015   0.0018 & 1186.4297 f
  data arrival time                                                                      1186.4297

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0506   1186.0506
  clock reconvergence pessimism                                                 0.0000   1186.0506
  clock uncertainty                                                            -0.1000   1185.9506
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK (SDFFNX1_LVT)                               1185.9506 f
  library setup time                                          1.0000           -0.3864   1185.5643
  data required time                                                                     1185.5642
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5642
  data arrival time                                                                      -1186.4297
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8654


  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[1] (in)                                   0.0612                     0.0169 & 1186.3169 f
  sd_DQ_in[1] (net)            1   1.5357 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/A (NBUFFX2_LVT)
                                            0.0028   0.0612   1.0000   0.0019   0.0020 & 1186.3189 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/Y (NBUFFX2_LVT)
                                                     0.0491   1.0000            0.1042 & 1186.4231 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4595 (net)
                               2   6.6053 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D (SDFFNX1_LVT)
                                            0.0015   0.0491   1.0000   0.0011   0.0013 & 1186.4244 f
  data arrival time                                                                      1186.4244

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0500   1186.0500
  clock reconvergence pessimism                                                 0.0000   1186.0500
  clock uncertainty                                                            -0.1000   1185.9500
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK (SDFFNX1_LVT)                                1185.9500 f
  library setup time                                          1.0000           -0.3832   1185.5668
  data required time                                                                     1185.5669
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5669
  data arrival time                                                                      -1186.4244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8575


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[31] (in)                                  0.1536                     0.0637 & 1186.3637 f
  sd_DQ_in[31] (net)           2   5.8869 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D (SDFFNX1_LVT)
                                            0.0092   0.1535   1.0000   0.0064   0.0069 & 1186.3705 f
  data arrival time                                                                      1186.3706

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0512   1186.0512
  clock reconvergence pessimism                                                 0.0000   1186.0512
  clock uncertainty                                                            -0.1000   1185.9512
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK (SDFFNX1_LVT)                               1185.9512 f
  library setup time                                          1.0000           -0.4349   1185.5163
  data required time                                                                     1185.5162
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5162
  data arrival time                                                                      -1186.3706
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8543


  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[10] (in)                                  0.1186                     0.0465 & 571.3465 f
  sd_DQ_in[10] (net)           1   4.2555 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/A (INVX4_LVT)
                                            0.0000   0.1186   1.0000   0.0000   0.0000 & 571.3466 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_inst_36624/Y (INVX4_LVT)
                                                     0.0775   1.0000            0.1011 & 571.4476 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_34_4427 (net)
                               2  11.0271 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622/A (INVX2_LVT)
                                            0.0000   0.0775   1.0000   0.0000   0.0005 & 571.4481 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_inst_36622/Y (INVX2_LVT)
                                                     0.0361   1.0000            0.0240 & 571.4721 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_11_4427 (net)
                               1   0.9159 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_LVT)
                                            0.0000   0.0361   1.0000   0.0000   0.0000 & 571.4721 f
  data arrival time                                                                      571.4721

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9811   570.9811
  clock reconvergence pessimism                                                 0.0000   570.9811
  clock uncertainty                                                            -0.1000   570.8811
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_LVT)                                570.8811 r
  library setup time                                          1.0000           -0.2616   570.6194
  data required time                                                                     570.6194
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6194
  data arrival time                                                                      -571.4721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8527


  Startpoint: sd_DQ_in[24]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[24] (in)                                  0.0823                     0.0278 & 571.3278 f
  sd_DQ_in[24] (net)           1   2.5338 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/A (NBUFFX8_LVT)
                                            0.0079   0.0823   1.0000   0.0055   0.0055 & 571.3333 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43246/Y (NBUFFX8_LVT)
                                                     0.0497   1.0000            0.1281 & 571.4614 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4596 (net)
                               2  12.6343 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D (SDFFX1_LVT)
                                            0.0000   0.0497   1.0000   0.0000   0.0008 & 571.4622 f
  data arrival time                                                                      571.4622

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9812   570.9812
  clock reconvergence pessimism                                                 0.0000   570.9812
  clock uncertainty                                                            -0.1000   570.8812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/CLK (SDFFX1_LVT)                                570.8812 r
  library setup time                                          1.0000           -0.2680   570.6132
  data required time                                                                     570.6132
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6132
  data arrival time                                                                      -571.4622
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8490


  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[6] (in)                                   0.0689                     0.0209 & 571.3209 f
  sd_DQ_in[6] (net)            1   1.8993 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/A (NBUFFX2_LVT)
                                            0.0001   0.0689   1.0000   0.0001   0.0001 & 571.3210 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43250/Y (NBUFFX2_LVT)
                                                     0.0657   1.0000            0.1215 & 571.4425 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4600 (net)
                               2  11.0064 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D (SDFFX1_LVT)
                                            0.0102   0.0657   1.0000   0.0072   0.0077 & 571.4502 f
  data arrival time                                                                      571.4502

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9809   570.9809
  clock reconvergence pessimism                                                 0.0000   570.9809
  clock uncertainty                                                            -0.1000   570.8809
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/CLK (SDFFX1_LVT)                                 570.8809 r
  library setup time                                          1.0000           -0.2759   570.6050
  data required time                                                                     570.6050
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6050
  data arrival time                                                                      -571.4502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8453


  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[30] (in)                                  0.0811                     0.0272 & 571.3272 f
  sd_DQ_in[30] (net)           1   2.4780 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/A (NBUFFX8_LVT)
                                            0.0000   0.0811   1.0000   0.0000   0.0000 & 571.3272 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36629/Y (NBUFFX8_LVT)
                                                     0.0493   1.0000            0.1269 & 571.4541 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4429 (net)
                               2  12.2944 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D (SDFFX1_LVT)
                                            0.0031   0.0494   1.0000   0.0021   0.0028 & 571.4569 f
  data arrival time                                                                      571.4569

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9805   570.9805
  clock reconvergence pessimism                                                 0.0000   570.9805
  clock uncertainty                                                            -0.1000   570.8805
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK (SDFFX1_LVT)                                570.8805 r
  library setup time                                          1.0000           -0.2681   570.6124
  data required time                                                                     570.6124
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6124
  data arrival time                                                                      -571.4569
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8445


  Startpoint: sd_DQ_in[20]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[20] (in)                                  0.0701                     0.0214 & 571.3215 f
  sd_DQ_in[20] (net)           1   1.9520 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247/A (NBUFFX2_LVT)
                                            0.0000   0.0701   1.0000   0.0000   0.0000 & 571.3215 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43247/Y (NBUFFX2_LVT)
                                                     0.0648   1.0000            0.1215 & 571.4430 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4597 (net)
                               2  10.7528 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D (SDFFX1_LVT)
                                            0.0000   0.0648   1.0000   0.0000   0.0006 & 571.4435 f
  data arrival time                                                                      571.4435

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9805   570.9805
  clock reconvergence pessimism                                                 0.0000   570.9805
  clock uncertainty                                                            -0.1000   570.8805
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK (SDFFX1_LVT)                                570.8805 r
  library setup time                                          1.0000           -0.2755   570.6050
  data required time                                                                     570.6050
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6050
  data arrival time                                                                      -571.4435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8385


  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[11] (in)                                  0.0629                     0.0178 & 571.3178 f
  sd_DQ_in[11] (net)           1   1.6154 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/A (NBUFFX2_LVT)
                                            0.0032   0.0629   1.0000   0.0022   0.0023 & 571.3201 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43261/Y (NBUFFX2_LVT)
                                                     0.0634   1.0000            0.1162 & 571.4363 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4608 (net)
                               2  10.4815 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D (SDFFX1_LVT)
                                            0.0107   0.0634   1.0000   0.0073   0.0077 & 571.4440 f
  data arrival time                                                                      571.4440

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9812   570.9812
  clock reconvergence pessimism                                                 0.0000   570.9812
  clock uncertainty                                                            -0.1000   570.8812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK (SDFFX1_LVT)                                570.8812 r
  library setup time                                          1.0000           -0.2747   570.6066
  data required time                                                                     570.6066
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6066
  data arrival time                                                                      -571.4440
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8375


  Startpoint: sd_DQ_in[12]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[12] (in)                                  0.0675                     0.0201 & 571.3202 f
  sd_DQ_in[12] (net)           1   1.8311 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/A (NBUFFX2_LVT)
                                            0.0019   0.0675   1.0000   0.0013   0.0013 & 571.3215 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43248/Y (NBUFFX2_LVT)
                                                     0.0621   1.0000            0.1181 & 571.4396 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4598 (net)
                               2  10.0831 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D (SDFFX1_LVT)
                                            0.0057   0.0621   1.0000   0.0038   0.0043 & 571.4439 f
  data arrival time                                                                      571.4438

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9809   570.9809
  clock reconvergence pessimism                                                 0.0000   570.9809
  clock uncertainty                                                            -0.1000   570.8809
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/CLK (SDFFX1_LVT)                                570.8809 r
  library setup time                                          1.0000           -0.2742   570.6067
  data required time                                                                     570.6067
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6067
  data arrival time                                                                      -571.4438
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8372


  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[22] (in)                                  0.0616                     0.0171 & 571.3171 f
  sd_DQ_in[22] (net)           1   1.5556 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/A (NBUFFX2_LVT)
                                            0.0000   0.0616   1.0000   0.0000   0.0000 & 571.3172 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43257/Y (NBUFFX2_LVT)
                                                     0.0612   1.0000            0.1139 & 571.4310 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4604 (net)
                               2   9.9040 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D (SDFFX1_LVT)
                                            0.0169   0.0612   1.0000   0.0120   0.0125 & 571.4435 f
  data arrival time                                                                      571.4435

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9812   570.9812
  clock reconvergence pessimism                                                 0.0000   570.9812
  clock uncertainty                                                            -0.1000   570.8812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK (SDFFX1_LVT)                                570.8812 r
  library setup time                                          1.0000           -0.2738   570.6074
  data required time                                                                     570.6074
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6074
  data arrival time                                                                      -571.4435
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8361


  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[23] (in)                                  0.0654                     0.0190 & 571.3191 f
  sd_DQ_in[23] (net)           1   1.7321 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/A (NBUFFX2_LVT)
                                            0.0000   0.0654   1.0000   0.0000   0.0000 & 571.3191 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43258/Y (NBUFFX2_LVT)
                                                     0.0633   1.0000            0.1177 & 571.4368 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4605 (net)
                               2  10.4366 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D (SDFFX1_LVT)
                                            0.0040   0.0633   1.0000   0.0028   0.0032 & 571.4400 f
  data arrival time                                                                      571.4400

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9805   570.9805
  clock reconvergence pessimism                                                 0.0000   570.9805
  clock uncertainty                                                            -0.1000   570.8805
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK (SDFFX1_LVT)                                570.8805 r
  library setup time                                          1.0000           -0.2747   570.6058
  data required time                                                                     570.6058
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6058
  data arrival time                                                                      -571.4400
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8342


  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[27] (in)                                  0.1730                     0.0733 & 571.3733 f
  sd_DQ_in[27] (net)           2   6.7946 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D (SDFFX1_LVT)
                                            0.0185   0.1729   1.0000   0.0133   0.0140 & 571.3872 f
  data arrival time                                                                      571.3872

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9817   570.9817
  clock reconvergence pessimism                                                 0.0000   570.9817
  clock uncertainty                                                            -0.1000   570.8817
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK (SDFFX1_LVT)                                570.8817 r
  library setup time                                          1.0000           -0.3284   570.5533
  data required time                                                                     570.5533
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5533
  data arrival time                                                                      -571.3872
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8339


  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[28] (in)                                  0.0670                     0.0199 & 571.3199 f
  sd_DQ_in[28] (net)           1   1.8077 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/A (NBUFFX2_LVT)
                                            0.0000   0.0670   1.0000   0.0000   0.0000 & 571.3199 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36639/Y (NBUFFX2_LVT)
                                                     0.0635   1.0000            0.1188 & 571.4387 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4433 (net)
                               2  10.4734 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D (SDFFX1_LVT)
                                            0.0000   0.0635   1.0000   0.0000   0.0005 & 571.4393 f
  data arrival time                                                                      571.4393

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9805   570.9805
  clock reconvergence pessimism                                                 0.0000   570.9805
  clock uncertainty                                                            -0.1000   570.8805
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/CLK (SDFFX1_LVT)                                570.8805 r
  library setup time                                          1.0000           -0.2748   570.6058
  data required time                                                                     570.6058
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6058
  data arrival time                                                                      -571.4393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8335


  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[9] (in)                                   0.0660                     0.0193 & 571.3194 f
  sd_DQ_in[9] (net)            1   1.7596 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/A (NBUFFX2_LVT)
                                            0.0032   0.0660   1.0000   0.0022   0.0022 & 571.3216 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43252/Y (NBUFFX2_LVT)
                                                     0.0581   1.0000            0.1144 & 571.4360 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4602 (net)
                               2   9.0610 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D (SDFFX1_LVT)
                                            0.0075   0.0581   1.0000   0.0051   0.0055 & 571.4415 f
  data arrival time                                                                      571.4415

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9814   570.9814
  clock reconvergence pessimism                                                 0.0000   570.9814
  clock uncertainty                                                            -0.1000   570.8814
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK (SDFFX1_LVT)                                 570.8814 r
  library setup time                                          1.0000           -0.2722   570.6092
  data required time                                                                     570.6093
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6093
  data arrival time                                                                      -571.4415
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8323


  Startpoint: sd_DQ_in[14]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[14] (in)                                  0.0663                     0.0195 & 571.3195 f
  sd_DQ_in[14] (net)           1   1.7733 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/A (NBUFFX2_LVT)
                                            0.0000   0.0662   1.0000   0.0000   0.0000 & 571.3195 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_36630/Y (NBUFFX2_LVT)
                                                     0.0553   1.0000            0.1126 & 571.4322 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4430 (net)
                               2   8.3269 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D (SDFFX1_LVT)
                                            0.0103   0.0553   1.0000   0.0073   0.0076 & 571.4398 f
  data arrival time                                                                      571.4398

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9812   570.9812
  clock reconvergence pessimism                                                 0.0000   570.9812
  clock uncertainty                                                            -0.1000   570.8812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/CLK (SDFFX1_LVT)                                570.8812 r
  library setup time                                          1.0000           -0.2710   570.6103
  data required time                                                                     570.6103
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6103
  data arrival time                                                                      -571.4398
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8295


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_
               (falling edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   1184.9000  1184.9000
  clock network delay (ideal)                                                   0.5000   1185.4000
  input external delay                                                          0.9000   1186.3000 f
  sd_DQ_in[29] (in)                                  0.1309                     0.0526 & 1186.3526 f
  sd_DQ_in[29] (net)           2   4.8277 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D (SDFFNX1_LVT)
                                            0.0041   0.1309   1.0000   0.0028   0.0030 & 1186.3556 f
  data arrival time                                                                      1186.3556

  clock ate_clk (fall edge)                                                   1185.0000  1185.0000
  clock network delay (propagated)                                              1.0508   1186.0508
  clock reconvergence pessimism                                                 0.0000   1186.0508
  clock uncertainty                                                            -0.1000   1185.9508
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK (SDFFNX1_LVT)                               1185.9508 f
  library setup time                                          1.0000           -0.4229   1185.5279
  data required time                                                                     1185.5278
  --------------------------------------------------------------------------------------------------
  data required time                                                                     1185.5278
  data arrival time                                                                      -1186.3556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8277


  Startpoint: sd_DQ_in[26]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[26] (in)                                  0.0595                     0.0160 & 571.3161 f
  sd_DQ_in[26] (net)           1   1.4556 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/A (NBUFFX2_LVT)
                                            0.0000   0.0595   1.0000   0.0000   0.0000 & 571.3161 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43259/Y (NBUFFX2_LVT)
                                                     0.0590   1.0000            0.1110 & 571.4270 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4606 (net)
                               2   9.3343 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D (SDFFX1_LVT)
                                            0.0115   0.0590   1.0000   0.0083   0.0086 & 571.4357 f
  data arrival time                                                                      571.4357

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9812   570.9812
  clock reconvergence pessimism                                                 0.0000   570.9812
  clock uncertainty                                                            -0.1000   570.8812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/CLK (SDFFX1_LVT)                                570.8812 r
  library setup time                                          1.0000           -0.2727   570.6085
  data required time                                                                     570.6085
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6085
  data arrival time                                                                      -571.4357
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8272


  Startpoint: sd_DQ_in[18]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[18] (in)                                  0.0663                     0.0195 & 571.3195 f
  sd_DQ_in[18] (net)           1   1.7748 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/A (NBUFFX2_LVT)
                                            0.0054   0.0663   1.0000   0.0038   0.0038 & 571.3233 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43251/Y (NBUFFX2_LVT)
                                                     0.0544   1.0000            0.1120 & 571.4353 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4601 (net)
                               2   8.0952 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D (SDFFX1_LVT)
                                            0.0000   0.0544   1.0000   0.0000   0.0003 & 571.4357 f
  data arrival time                                                                      571.4357

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9811   570.9811
  clock reconvergence pessimism                                                 0.0000   570.9811
  clock uncertainty                                                            -0.1000   570.8811
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/CLK (SDFFX1_LVT)                                570.8811 r
  library setup time                                          1.0000           -0.2705   570.6106
  data required time                                                                     570.6106
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6106
  data arrival time                                                                      -571.4357
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8251


  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[5] (in)                                   0.0690                     0.0209 & 571.3209 f
  sd_DQ_in[5] (net)            1   1.9015 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/A (NBUFFX2_LVT)
                                            0.0032   0.0690   1.0000   0.0022   0.0023 & 571.3232 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43260/Y (NBUFFX2_LVT)
                                                     0.0527   1.0000            0.1120 & 571.4352 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4607 (net)
                               2   7.5279 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D (SDFFX1_LVT)
                                            0.0000   0.0527   1.0000   0.0000   0.0003 & 571.4355 f
  data arrival time                                                                      571.4355

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9812   570.9812
  clock reconvergence pessimism                                                 0.0000   570.9812
  clock uncertainty                                                            -0.1000   570.8812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK (SDFFX1_LVT)                                 570.8812 r
  library setup time                                          1.0000           -0.2695   570.6117
  data required time                                                                     570.6118
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6118
  data arrival time                                                                      -571.4355
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8237


  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[19] (in)                                  0.0629                     0.0178 & 571.3178 f
  sd_DQ_in[19] (net)           1   1.6173 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/A (NBUFFX2_LVT)
                                            0.0000   0.0629   1.0000   0.0000   0.0000 & 571.3178 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43249/Y (NBUFFX2_LVT)
                                                     0.0562   1.0000            0.1113 & 571.4291 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4599 (net)
                               2   8.6188 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D (SDFFX1_LVT)
                                            0.0019   0.0563   1.0000   0.0014   0.0017 & 571.4308 f
  data arrival time                                                                      571.4308

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9814   570.9814
  clock reconvergence pessimism                                                 0.0000   570.9814
  clock uncertainty                                                            -0.1000   570.8814
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/CLK (SDFFX1_LVT)                                570.8814 r
  library setup time                                          1.0000           -0.2713   570.6102
  data required time                                                                     570.6102
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6102
  data arrival time                                                                      -571.4308
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8207


  Startpoint: sd_DQ_in[15]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[15] (in)                                  0.0608                     0.0167 & 571.3167 f
  sd_DQ_in[15] (net)           1   1.5183 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/A (NBUFFX2_LVT)
                                            0.0032   0.0608   1.0000   0.0022   0.0022 & 571.3190 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43253/Y (NBUFFX2_LVT)
                                                     0.0548   1.0000            0.1089 & 571.4279 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4603 (net)
                               2   8.2509 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D (SDFFX1_LVT)
                                            0.0021   0.0548   1.0000   0.0015   0.0018 & 571.4297 f
  data arrival time                                                                      571.4297

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9812   570.9812
  clock reconvergence pessimism                                                 0.0000   570.9812
  clock uncertainty                                                            -0.1000   570.8812
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/CLK (SDFFX1_LVT)                                570.8812 r
  library setup time                                          1.0000           -0.2705   570.6107
  data required time                                                                     570.6107
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6107
  data arrival time                                                                      -571.4297
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8190


  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[1] (in)                                   0.0612                     0.0169 & 571.3169 f
  sd_DQ_in[1] (net)            1   1.5357 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/A (NBUFFX2_LVT)
                                            0.0028   0.0612   1.0000   0.0019   0.0020 & 571.3189 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_inst_43244/Y (NBUFFX2_LVT)
                                                     0.0491   1.0000            0.1042 & 571.4231 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_17_4595 (net)
                               2   6.6053 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D (SDFFX1_LVT)
                                            0.0015   0.0491   1.0000   0.0011   0.0013 & 571.4244 f
  data arrival time                                                                      571.4244

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9805   570.9805
  clock reconvergence pessimism                                                 0.0000   570.9805
  clock uncertainty                                                            -0.1000   570.8805
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK (SDFFX1_LVT)                                 570.8805 r
  library setup time                                          1.0000           -0.2678   570.6127
  data required time                                                                     570.6127
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.6127
  data arrival time                                                                      -571.4244
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8117


  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[31] (in)                                  0.1536                     0.0637 & 571.3637 f
  sd_DQ_in[31] (net)           2   5.8869 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D (SDFFX1_LVT)
                                            0.0092   0.1535   1.0000   0.0064   0.0069 & 571.3706 f
  data arrival time                                                                      571.3706

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9816   570.9816
  clock reconvergence pessimism                                                 0.0000   570.9816
  clock uncertainty                                                            -0.1000   570.8816
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK (SDFFX1_LVT)                                570.8816 r
  library setup time                                          1.0000           -0.3183   570.5633
  data required time                                                                     570.5633
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5633
  data arrival time                                                                      -571.3706
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8073


  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_
               (rising edge-triggered flip-flop clocked by ate_clk)
  Path Group: INPUTS
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (rise edge)                      0.0000                   569.9000   569.9000
  clock network delay (ideal)                                                   0.5000   570.4000
  input external delay                                                          0.9000   571.3000 f
  sd_DQ_in[29] (in)                                  0.1309                     0.0526 & 571.3526 f
  sd_DQ_in[29] (net)           2   4.8277 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D (SDFFX1_LVT)
                                            0.0041   0.1309   1.0000   0.0028   0.0030 & 571.3556 f
  data arrival time                                                                      571.3556

  clock ate_clk (rise edge)                                                   570.0000   570.0000
  clock network delay (propagated)                                              0.9813   570.9813
  clock reconvergence pessimism                                                 0.0000   570.9813
  clock uncertainty                                                            -0.1000   570.8813
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK (SDFFX1_LVT)                                570.8813 r
  library setup time                                          1.0000           -0.3063   570.5749
  data required time                                                                     570.5749
  --------------------------------------------------------------------------------------------------
  data required time                                                                     570.5749
  data arrival time                                                                      -571.3556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7807


  Startpoint: snps_clk_chain_1/U_shftreg_0/ff_3/q_reg
               (falling edge-triggered flip-flop clocked by ate_clk)
  Endpoint: occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (fall edge)                                                    45.0000    45.0000
  clock network delay (propagated)                                              0.8547    45.8547
  snps_clk_chain_1/U_shftreg_0/ff_3/q_reg/CLK (DFFNX1_LVT)
                                                     0.0799                     0.0000    45.8547 f
  snps_clk_chain_1/U_shftreg_0/ff_3/q_reg/Q (DFFNX1_LVT)
                                                     0.0485   1.0000            0.2425 &  46.0971 f
  snps_clk_chain_1/clk_ctrl_data[2] (net)
                               2   2.8500 
  occ_int2/U_clk_control_i_1/ctmTdsLR_1_41476/A2 (AND2X1_LVT)
                                            0.0000   0.0485   1.0000   0.0000   0.0000 &  46.0972 f
  occ_int2/U_clk_control_i_1/ctmTdsLR_1_41476/Y (AND2X1_LVT)
                                                     0.0432   1.0000            0.0922 &  46.1894 f
  occ_int2/U_clk_control_i_1/n7 (net)
                               1   0.9088 
  occ_int2/U_clk_control_i_1/U_or_tree_i/ctmTdsLR_1_80386/A1 (OR2X1_LVT)
                                            0.0000   0.0432   1.0000   0.0000   0.0000 &  46.1894 f
  occ_int2/U_clk_control_i_1/U_or_tree_i/ctmTdsLR_1_80386/Y (OR2X1_LVT)
                                                     0.0342   1.0000            0.1028 &  46.2922 f
  occ_int2/U_clk_control_i_1/U_or_tree_i/b (net)
                               1   1.0336 
  occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/D (DFFARX1_LVT)
                                            0.0000   0.0342   1.0000   0.0000   0.0000 &  46.2922 f
  data arrival time                                                                       46.2922

  clock SDRAM_CLK (rise edge)                                                  45.1000    45.1000
  clock network delay (propagated)                                              0.9905    46.0905
  clock reconvergence pessimism                                                 0.0000    46.0905
  clock uncertainty                                                            -0.1000    45.9905
  occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg/CLK (DFFARX1_LVT)                     45.9905 r
  library setup time                                          1.0000           -0.0931    45.8973
  data required time                                                                      45.8973
  --------------------------------------------------------------------------------------------------
  data required time                                                                      45.8973
  data arrival time                                                                      -46.2922
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3949


  Startpoint: occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
               (internal path startpoint clocked by ate_clk)
  Endpoint: occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.7693   660.7693
  occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                     0.0828                     0.0000   660.7693 r
  occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/QN (DFFARX1_LVT)
                                                     0.0571   1.0000            0.1733 & 660.9426 f
  occ_int2/U_clk_control_i_1/n20 (net)
                               1   0.6820 
  occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270/A (NBUFFX2_LVT)
                                            0.0000   0.0571   1.0000   0.0000   0.0000 & 660.9426 f
  occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270/Y (NBUFFX2_LVT)
                                                     0.0667   1.0000            0.1149 & 661.0575 f
  occ_int2/U_clk_control_i_1/ZBUF_24_174 (net)
                               2  11.3666 
  occ_int2/U_clk_control_i_1/ctmTdsLR_1_80384/A1 (AND2X1_LVT)
                                            0.0000   0.0667   1.0000   0.0000   0.0006 & 661.0581 f
  occ_int2/U_clk_control_i_1/ctmTdsLR_1_80384/Y (AND2X1_LVT)
                                                     0.0437   1.0000            0.1013 & 661.1594 f
  occ_int2/U_clk_control_i_1/n23 (net)
                               1   1.3102 
  occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg/D (DFFARX1_LVT)
                                            0.0026   0.0437   1.0000   0.0018   0.0018 & 661.1612 f
  data arrival time                                                                      661.1612

  clock SDRAM_CLK (rise edge)                                                 660.1000   660.1000
  clock network delay (propagated)                                              0.9905   661.0904
  clock reconvergence pessimism                                                 0.0000   661.0904
  clock uncertainty                                                            -0.1000   660.9904
  occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)                     660.9904 r
  library setup time                                          1.0000           -0.0988   660.8916
  data required time                                                                     660.8916
  --------------------------------------------------------------------------------------------------
  data required time                                                                     660.8916
  data arrival time                                                                      -661.1612
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2696


  Startpoint: occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK
               (internal path startpoint clocked by ate_clk)
  Endpoint: occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock ate_clk (rise edge)                                                   660.0000   660.0000
  clock network delay (propagated)                                              0.7693   660.7693
  occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                     0.0828                     0.0000   660.7693 r
  occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg/QN (DFFARX1_LVT)
                                                     0.0525   1.0000            0.1953 & 660.9647 r
  occ_int2/U_clk_control_i_1/n20 (net)
                               1   0.7172 
  occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270/A (NBUFFX2_LVT)
                                            0.0000   0.0525   1.0000   0.0000   0.0000 & 660.9647 r
  occ_int2/U_clk_control_i_1/ZBUF_24_inst_80270/Y (NBUFFX2_LVT)
                                                     0.1061   1.0000            0.1143 & 661.0790 r
  occ_int2/U_clk_control_i_1/ZBUF_24_174 (net)
                               2  11.4476 
  occ_int2/U_clk_control_i_1/U17/A (NBUFFX2_LVT)
                                            0.0000   0.1061   1.0000   0.0000   0.0006 & 661.0796 r
  occ_int2/U_clk_control_i_1/U17/Y (NBUFFX2_LVT)     0.0399   1.0000            0.0858 & 661.1654 r
  occ_int2/U_clk_control_i_1/n1 (net)
                               1   1.2266 
  occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg/D (DFFARX1_LVT)
                                            0.0025   0.0399   1.0000   0.0017   0.0017 & 661.1671 r
  data arrival time                                                                      661.1671

  clock SDRAM_CLK (rise edge)                                                 660.1000   660.1000
  clock network delay (propagated)                                              0.9905   661.0904
  clock reconvergence pessimism                                                 0.0000   661.0904
  clock uncertainty                                                            -0.1000   660.9904
  occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg/CLK (DFFARX1_LVT)                       660.9904 r
  library setup time                                          1.0000           -0.0765   660.9139
  data required time                                                                     660.9139
  --------------------------------------------------------------------------------------------------
  data required time                                                                     660.9139
  data arrival time                                                                      -661.1671
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2532


  Startpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_649857150/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1852     1.1852
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/CLK (DFFARX1_HVT)
                                                     0.0458                     0.0000     1.1852 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/Q (DFFARX1_HVT)
                                                     0.2925   1.0000            1.3696 &   2.5548 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count[0] (net)
                               4   4.0822 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U3/A2 (XOR2X1_HVT)
                                            0.0000   0.2925   1.0000   0.0000   0.0000 &   2.5548 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U3/Y (XOR2X1_HVT)
                                                     0.2660   1.0000            1.0845 &   3.6393 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n7 (net)
                               1   0.7651 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U10/A1 (AND2X1_HVT)
                                            0.0265   0.2660   1.0000   0.0177   0.0178 &   3.6571 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U10/Y (AND2X1_HVT)
                                                     0.2086   1.0000            0.4871 &   4.1442 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n9 (net)
                               2   2.5611 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U9/A2 (AND2X1_HVT)
                                            0.0391   0.2086   1.0000   0.0253   0.0253 &   4.1695 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U9/Y (AND2X1_HVT)
                                                     0.1454   1.0000            0.4030 &   4.5724 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n5 (net)
                               1   0.7228 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/D (DFFARX1_HVT)
                                            0.0110   0.1454   1.0000   0.0076   0.0077 &   4.5801 f
  data arrival time                                                                        4.5801

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9905     5.0905
  clock reconvergence pessimism                                                 0.0790     5.1695
  clock uncertainty                                                            -0.1000     5.0695
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg/CLK (DFFARX1_HVT)              5.0695 r
  library setup time                                          1.0000           -0.6137     4.4558
  data required time                                                                       4.4558
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4558
  data arrival time                                                                       -4.5801
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1243


  Startpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Last common pin: occ_int2/cts_buf_649857150/Y
  Path Group: group_sdram
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.1852     1.1852
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/CLK (DFFARX1_HVT)
                                                     0.0458                     0.0000     1.1852 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]/Q (DFFARX1_HVT)
                                                     0.2925   1.0000            1.3696 &   2.5548 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count[0] (net)
                               4   4.0822 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U2/A2 (NAND2X0_HVT)
                                            0.0000   0.2925   1.0000   0.0000   0.0000 &   2.5548 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U2/Y (NAND2X0_HVT)
                                                     0.3259   1.0000            0.4567 &   3.0116 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/n3 (net)
                               1   1.3788 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U1/A1 (XNOR2X1_HVT)
                                            0.0000   0.3259   1.0000   0.0000   0.0000 &   3.0116 f
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U1/Y (XNOR2X1_HVT)
                                                     0.2978   1.0000            0.9277 &   3.9393 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n8 (net)
                               2   2.4634 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U11/A1 (AND2X1_HVT)
                                            0.0782   0.2978   1.0000   0.0552   0.0553 &   3.9945 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U11/Y (AND2X1_HVT)
                                                     0.1904   1.0000            0.4999 &   4.4945 r
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/n10 (net)
                               1   1.8375 
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/D (DFFARX1_HVT)
                                            0.0501   0.1904   1.0000   0.0361   0.0361 &   4.5306 r
  data arrival time                                                                        4.5306

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock network delay (propagated)                                              0.9905     5.0905
  clock reconvergence pessimism                                                 0.0790     5.1695
  clock uncertainty                                                            -0.1000     5.0695
  occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK (DFFARX1_HVT)              5.0695 r
  library setup time                                          1.0000           -0.6325     4.4370
  data required time                                                                       4.4370
  --------------------------------------------------------------------------------------------------
  data required time                                                                       4.4370
  data arrival time                                                                       -4.5306
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0935


1
