

================================================================
== Vitis HLS Report for 'sort_seperate_bucket'
================================================================
* Date:           Tue Apr 11 11:08:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.763 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1045|     7445|  10.450 us|  74.450 us|  1046|  7446|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- sort_procedure  |      992|     7392|  124 ~ 924|          -|          -|     8|        no|
        | + output_bucket  |       48|      848|     3 ~ 53|          -|          -|    16|        no|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bucket = alloca i64 1" [sort_seperate_bucket/sort_top.c:9]   --->   Operation 10 'alloca' 'bucket' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket_pointer = alloca i64 1" [sort_seperate_bucket/sort_top.c:10]   --->   Operation 11 'alloca' 'bucket_pointer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_1, i32 %bucket_pointer"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_initialization, i32 %data, i32 %sorted_data"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln19 = store i4 0, i4 %i" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 14 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [sort_seperate_bucket/sort_top.c:8]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sorted_data"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_1, i32 %bucket_pointer"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_initialization, i32 %data, i32 %sorted_data"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln19 = br void %input_bucket" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 22 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.80>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i"   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.72ns)   --->   "%icmp_ln19 = icmp_eq  i4 %i_1, i4 8" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 24 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.80ns)   --->   "%i_2 = add i4 %i_1, i4 1" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 26 'add' 'i_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %xlx_merge_loop.input_bucket.0_begin, void %for.end61" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 27 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 28 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_1"   --->   Operation 29 'trunc' 'empty' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%mul = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty, i2 0"   --->   Operation 30 'bitconcatenate' 'mul' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_input_bucket, i32 %sorted_data, i5 %mul, i32 %bucket_pointer, i32 %bucket"   --->   Operation 31 'call' 'call_ln0' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [sort_seperate_bucket/sort_top.c:48]   --->   Operation 32 'ret' 'ret_ln48' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.46>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 33 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_input_bucket, i32 %sorted_data, i5 %mul, i32 %bucket_pointer, i32 %bucket"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (0.46ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_1" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 35 'br' 'br_ln33' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%l = phi i5 %add_ln33_1, void %for.inc47, i5 0, void %xlx_merge_loop.input_bucket.0_begin" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 36 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%k = phi i32 %k_1, void %for.inc47, i32 0, void %xlx_merge_loop.input_bucket.0_begin"   --->   Operation 37 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln33_2, void %for.inc47, i10 0, void %xlx_merge_loop.input_bucket.0_begin" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 38 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.93ns)   --->   "%add_ln33_2 = add i10 %phi_mul, i10 49" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 39 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.72ns)   --->   "%icmp_ln33 = icmp_eq  i5 %l, i5 16" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 40 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.82ns)   --->   "%add_ln33_1 = add i5 %l, i5 1" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 42 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %VITIS_LOOP_34_1.split, void %xlx_merge_loop.input_bucket.0_end" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 43 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %l" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 44 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%bucket_pointer_addr = getelementptr i32 %bucket_pointer, i64 0, i64 %zext_ln33" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 45 'getelementptr' 'bucket_pointer_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 46 'load' 'bucket_pointer_load' <Predicate = (!icmp_ln33)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_clear_bucket_pointer, i32 %bucket_pointer"   --->   Operation 47 'call' 'call_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln19 = store i4 %i_2, i4 %i" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 48 'store' 'store_ln19' <Predicate = (icmp_ln33)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 3.76>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 49 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (0.73ns)   --->   "%bucket_pointer_load = load i4 %bucket_pointer_addr" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 50 'load' 'bucket_pointer_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 51 [1/1] (0.80ns)   --->   "%icmp_ln34 = icmp_sgt  i32 %bucket_pointer_load, i32 0" [sort_seperate_bucket/sort_top.c:34]   --->   Operation 51 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.46ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc47, void %for.body36.lr.ph" [sort_seperate_bucket/sort_top.c:34]   --->   Operation 52 'br' 'br_ln34' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bucket_pointer_load" [sort_seperate_bucket/sort_top.c:34]   --->   Operation 53 'trunc' 'trunc_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (2.23ns)   --->   "%call_ln33 = call void @sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1, i32 %k, i31 %trunc_ln34, i10 %phi_mul, i32 %bucket, i32 %sorted_data" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 54 'call' 'call_ln33' <Predicate = (icmp_ln34)> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.60>
ST_7 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln33 = call void @sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1, i32 %k, i31 %trunc_ln34, i10 %phi_mul, i32 %bucket, i32 %sorted_data" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 55 'call' 'call_ln33' <Predicate = (icmp_ln34)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (1.14ns)   --->   "%add_ln33 = add i32 %bucket_pointer_load, i32 %k" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 56 'add' 'add_ln33' <Predicate = (icmp_ln34)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.46ns)   --->   "%br_ln33 = br void %for.inc47" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 57 'br' 'br_ln33' <Predicate = (icmp_ln34)> <Delay = 0.46>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln33, void %for.body36.lr.ph, i32 %k, void %VITIS_LOOP_34_1.split"   --->   Operation 58 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_1" [sort_seperate_bucket/sort_top.c:33]   --->   Operation 59 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sort_seperate_bucket_Pipeline_clear_bucket_pointer, i32 %bucket_pointer"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [sort_seperate_bucket/sort_top.c:47]   --->   Operation 61 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln19 = br void %input_bucket" [sort_seperate_bucket/sort_top.c:19]   --->   Operation 62 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'store' operation ('store_ln19', sort_seperate_bucket/sort_top.c:19) of constant 0 on local variable 'i' [13]  (0.46 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.809ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [16]  (0 ns)
	'add' operation ('i', sort_seperate_bucket/sort_top.c:19) [19]  (0.809 ns)

 <State 4>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('l', sort_seperate_bucket/sort_top.c:33) with incoming values : ('add_ln33_1', sort_seperate_bucket/sort_top.c:33) [29]  (0.46 ns)

 <State 5>: 1.18ns
The critical path consists of the following:
	'phi' operation ('phi_mul', sort_seperate_bucket/sort_top.c:33) with incoming values : ('add_ln33_2', sort_seperate_bucket/sort_top.c:33) [31]  (0 ns)
	'add' operation ('add_ln33_2', sort_seperate_bucket/sort_top.c:33) [32]  (0.933 ns)
	blocking operation 0.247 ns on control path)

 <State 6>: 3.76ns
The critical path consists of the following:
	'load' operation ('bucket_pointer_load', sort_seperate_bucket/sort_top.c:33) on array 'bucket_pointer', sort_seperate_bucket/sort_top.c:10 [41]  (0.73 ns)
	'call' operation ('call_ln33', sort_seperate_bucket/sort_top.c:33) to 'sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1' [46]  (2.23 ns)
	blocking operation 0.802 ns on control path)

 <State 7>: 1.6ns
The critical path consists of the following:
	'add' operation ('add_ln33', sort_seperate_bucket/sort_top.c:33) [47]  (1.14 ns)
	multiplexor before 'phi' operation ('k') with incoming values : ('add_ln33', sort_seperate_bucket/sort_top.c:33) [50]  (0.46 ns)
	'phi' operation ('k') with incoming values : ('add_ln33', sort_seperate_bucket/sort_top.c:33) [50]  (0 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
