#P-graph
(Gain, 'trade-off', UGF)
(Power, 'trade-off', CMRR)
(Noise, 'trade-off', UGF)

#PS-graph
(Differential Pair [M0–M2], 'influences', Gain)
(Differential Pair [M0–M2], 'influences', UGF)
(Differential Pair [M0–M2], 'influences', CMRR)
 
(Tail Current Source [M1 @ VB1→net015], 'influences', Gain)
(Tail Current Source [M1 @ VB1→net015], 'influences', UGF)
(Tail Current Source [M1 @ VB1→net015], 'influences', CMRR)
 
(PMOS Active Load [M5–M6 @ gate VB1], 'influences', Gain)
(PMOS Active Load [M5–M6 @ gate VB1], 'influences', UGF)
(PMOS Active Load [M5–M6 @ gate VB1], 'influences', CMRR)

(Diode-Connected PMOS [M3–M4], 'influences', Gain)
(Diode-Connected PMOS [M3–M4], 'influences', UGF)
 
(Output Pole [at VOUT1/VOUT2 (ro∥C of M0–M6 + CL1,CL2)], 'influences', UGF)

(Supplies/References [VDD,VSS,VCM], 'influences', Output_Swing)
(Bias Network [VB1], 'influences', Output_CM_Level)
(Bias Network [VB1], 'influences', Power)
#PSX-graph
#Membership (X → S)
(WN, 'belongs-to', Differential Pair [NMOS: M0–M2])
(LN, 'belongs-to', Differential Pair [NMOS: M0–M2])
                                      
(WP, 'belongs-to', PMOS Active Load [PMOS: M5–M6 @ gate VB1])
(LP, 'belongs-to', PMOS Active Load [PMOS: M5–M6 @ gate VB1])

(WP, 'belongs-to', Diode-Connected PMOS [PMOS: M3–M4])
(LP, 'belongs-to', Diode-Connected PMOS [PMOS: M3–M4])
                                         
(WNTAIL, 'belongs-to', Tail Current Source [M1 @ VB1→net015])
(LNTAIL, 'belongs-to', Tail Current Source [M1 @ VB1→net015])
                                            
(VBIAS, 'belongs-to', Bias Network [VB1])
(VDD, 'belongs-to', Supplies/References)
(VCM, 'belongs-to', Supplies/References)
(CL, 'belongs-to', Output Pole [at VOUT1/VOUT2])
#Directionality (X → P)
(WN, 'directly-proportional', UGF)
(WN, 'ambiguous', Gain)
(WN, 'ambiguous', CMRR)

(LN, 'directly-proportional', Gain)
(LN, 'inversely-proportional',UGF)
(LN, 'directly-proportional', CMRR)

(WP, 'inversely-proportional',Gain)
(WP, 'inversely-proportional',UGF)
(WP, 'ambiguous', CMRR)

(LP, 'directly-proportional', Gain)
(LP, 'inversely-proportional',UGF)
(LP, 'ambiguous', CMRR)

(VBIAS, 'directly-proportional', UGF)
(VBIAS, 'ambiguous', Gain)
(VBIAS, 'ambiguous', CMRR)
(VBIAS, 'ambiguous', Output_CM_Level)

(WNTAIL, 'ambiguous', Gain)
(WNTAIL, 'directly-proportional', UGF)
(WNTAIL, 'ambiguous', CMRR)

(LNTAIL, 'directly-proportional', CMRR)
(LNTAIL, 'inversely-proportional',UGF)
(LNTAIL, 'ambiguous', Gain)

(CL, 'inversely-proportional',UGF)
(CL, 'ambiguous', Phase_Margin)

(VDD, 'directly-proportional', Output_Swing)
(VDD, 'ambiguous', Gain)