-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_2_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_3_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_4_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_5_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_6_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_7_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";

attribute shreg_extract : string;
    signal invert_sqr_table_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal invert_sqr_table_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln85_fu_261_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_reg_855 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sub_ln85_reg_855_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_reg_855_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_1_fu_267_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_1_reg_861 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_1_reg_861_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_1_reg_861_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_2_fu_273_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_2_reg_867 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_2_reg_867_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_2_reg_867_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_3_fu_279_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_3_reg_873 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_3_reg_873_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_3_reg_873_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_4_fu_285_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_4_reg_879 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_4_reg_879_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_4_reg_879_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_5_fu_291_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_5_reg_885 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_5_reg_885_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_5_reg_885_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_6_fu_297_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_6_reg_891 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_6_reg_891_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_6_reg_891_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_7_fu_303_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_7_reg_897 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_7_reg_897_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln85_7_reg_897_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_1_fu_461_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_1_reg_903 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_2_fu_467_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_2_reg_908 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_6_fu_485_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_6_reg_913 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln95_fu_614_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal invert_sqr_table_ce0_local : STD_LOGIC;
    signal shl_ln_fu_149_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_cache_fu_141_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln79_1_fu_157_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln79_2_fu_165_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln79_2_fu_211_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln79_1_fu_205_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln79_3_fu_173_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln79_4_fu_181_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln79_5_fu_189_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln79_6_fu_197_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln79_5_fu_229_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln79_4_fu_223_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln79_6_fu_235_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln79_3_fu_217_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln79_fu_241_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mean_fu_247_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln81_fu_257_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln86_fu_312_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln86_fu_309_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_fu_312_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln86_fu_312_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_1_fu_331_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln86_1_fu_328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_1_fu_331_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln86_1_fu_331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_2_fu_350_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln86_2_fu_347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_2_fu_350_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln86_2_fu_350_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_3_fu_369_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln86_3_fu_366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_3_fu_369_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln86_3_fu_369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_4_fu_388_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln86_4_fu_385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_4_fu_388_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln86_4_fu_388_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_5_fu_407_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln86_5_fu_404_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_5_fu_407_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln86_5_fu_407_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_6_fu_426_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln86_6_fu_423_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_6_fu_426_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln86_6_fu_426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_7_fu_445_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln86_7_fu_442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln86_7_fu_445_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln86_7_fu_445_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal diff_5_fu_413_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal diff_6_fu_432_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal diff_4_fu_394_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal diff_3_fu_375_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal diff_8_fu_318_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal diff_2_fu_356_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal diff_fu_337_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal diff_7_fu_451_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_5_fu_479_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_4_fu_473_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_3_fu_491_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln87_fu_495_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_1_fu_500_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_3_fu_522_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_530_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln91_fu_510_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln91_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln91_fu_544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_514_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_fu_550_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_fu_558_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_4_fu_570_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_fu_566_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal index_1_fu_578_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_5_fu_590_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln94_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln91_1_fu_586_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal index_2_fu_606_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln99_fu_626_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv7_i76_fu_619_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal mul_ln99_fu_626_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln1_fu_632_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_1_fu_649_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln99_1_fu_649_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln99_1_fu_655_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_2_fu_672_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln99_2_fu_672_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln99_2_fu_678_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_3_fu_695_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln99_3_fu_695_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln99_3_fu_701_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_4_fu_718_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln99_4_fu_718_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln99_4_fu_724_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_5_fu_741_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln99_5_fu_741_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln99_5_fu_747_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_6_fu_764_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln99_6_fu_764_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln99_6_fu_770_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_7_fu_787_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln99_7_fu_787_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln99_7_fu_793_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln99_1_fu_642_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln99_3_fu_665_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln99_5_fu_688_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln99_7_fu_711_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln99_9_fu_734_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln99_11_fu_757_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln99_13_fu_780_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln99_15_fu_803_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal data_0_val_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_val_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_2_val_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_3_val_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_4_val_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_val_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_6_val_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal data_7_val_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_mul_19s_19s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component myproject_mul_19s_16s_35_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    invert_sqr_table_U : component myproject_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb
    generic map (
        DataWidth => 16,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => invert_sqr_table_address0,
        ce0 => invert_sqr_table_ce0_local,
        q0 => invert_sqr_table_q0);

    mul_19s_19s_32_1_1_U82 : component myproject_mul_19s_19s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln86_fu_312_p0,
        din1 => mul_ln86_fu_312_p1,
        dout => mul_ln86_fu_312_p2);

    mul_19s_19s_32_1_1_U83 : component myproject_mul_19s_19s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln86_1_fu_331_p0,
        din1 => mul_ln86_1_fu_331_p1,
        dout => mul_ln86_1_fu_331_p2);

    mul_19s_19s_32_1_1_U84 : component myproject_mul_19s_19s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln86_2_fu_350_p0,
        din1 => mul_ln86_2_fu_350_p1,
        dout => mul_ln86_2_fu_350_p2);

    mul_19s_19s_32_1_1_U85 : component myproject_mul_19s_19s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln86_3_fu_369_p0,
        din1 => mul_ln86_3_fu_369_p1,
        dout => mul_ln86_3_fu_369_p2);

    mul_19s_19s_32_1_1_U86 : component myproject_mul_19s_19s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln86_4_fu_388_p0,
        din1 => mul_ln86_4_fu_388_p1,
        dout => mul_ln86_4_fu_388_p2);

    mul_19s_19s_32_1_1_U87 : component myproject_mul_19s_19s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln86_5_fu_407_p0,
        din1 => mul_ln86_5_fu_407_p1,
        dout => mul_ln86_5_fu_407_p2);

    mul_19s_19s_32_1_1_U88 : component myproject_mul_19s_19s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln86_6_fu_426_p0,
        din1 => mul_ln86_6_fu_426_p1,
        dout => mul_ln86_6_fu_426_p2);

    mul_19s_19s_32_1_1_U89 : component myproject_mul_19s_19s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln86_7_fu_445_p0,
        din1 => mul_ln86_7_fu_445_p1,
        dout => mul_ln86_7_fu_445_p2);

    mul_19s_16s_35_1_1_U90 : component myproject_mul_19s_16s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 16,
        dout_WIDTH => 35)
    port map (
        din0 => sub_ln85_reg_855_pp0_iter2_reg,
        din1 => mul_ln99_fu_626_p1,
        dout => mul_ln99_fu_626_p2);

    mul_19s_16s_35_1_1_U91 : component myproject_mul_19s_16s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 16,
        dout_WIDTH => 35)
    port map (
        din0 => sub_ln85_1_reg_861_pp0_iter2_reg,
        din1 => mul_ln99_1_fu_649_p1,
        dout => mul_ln99_1_fu_649_p2);

    mul_19s_16s_35_1_1_U92 : component myproject_mul_19s_16s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 16,
        dout_WIDTH => 35)
    port map (
        din0 => sub_ln85_2_reg_867_pp0_iter2_reg,
        din1 => mul_ln99_2_fu_672_p1,
        dout => mul_ln99_2_fu_672_p2);

    mul_19s_16s_35_1_1_U93 : component myproject_mul_19s_16s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 16,
        dout_WIDTH => 35)
    port map (
        din0 => sub_ln85_3_reg_873_pp0_iter2_reg,
        din1 => mul_ln99_3_fu_695_p1,
        dout => mul_ln99_3_fu_695_p2);

    mul_19s_16s_35_1_1_U94 : component myproject_mul_19s_16s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 16,
        dout_WIDTH => 35)
    port map (
        din0 => sub_ln85_4_reg_879_pp0_iter2_reg,
        din1 => mul_ln99_4_fu_718_p1,
        dout => mul_ln99_4_fu_718_p2);

    mul_19s_16s_35_1_1_U95 : component myproject_mul_19s_16s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 16,
        dout_WIDTH => 35)
    port map (
        din0 => sub_ln85_5_reg_885_pp0_iter2_reg,
        din1 => mul_ln99_5_fu_741_p1,
        dout => mul_ln99_5_fu_741_p2);

    mul_19s_16s_35_1_1_U96 : component myproject_mul_19s_16s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 16,
        dout_WIDTH => 35)
    port map (
        din0 => sub_ln85_6_reg_891_pp0_iter2_reg,
        din1 => mul_ln99_6_fu_764_p1,
        dout => mul_ln99_6_fu_764_p2);

    mul_19s_16s_35_1_1_U97 : component myproject_mul_19s_16s_35_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 16,
        dout_WIDTH => 35)
    port map (
        din0 => sub_ln85_7_reg_897_pp0_iter2_reg,
        din1 => mul_ln99_7_fu_787_p1,
        dout => mul_ln99_7_fu_787_p2);




    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln87_1_reg_903 <= add_ln87_1_fu_461_p2;
                add_ln87_2_reg_908 <= add_ln87_2_fu_467_p2;
                add_ln87_6_reg_913 <= add_ln87_6_fu_485_p2;
                sub_ln85_1_reg_861 <= sub_ln85_1_fu_267_p2;
                sub_ln85_1_reg_861_pp0_iter1_reg <= sub_ln85_1_reg_861;
                sub_ln85_1_reg_861_pp0_iter2_reg <= sub_ln85_1_reg_861_pp0_iter1_reg;
                sub_ln85_2_reg_867 <= sub_ln85_2_fu_273_p2;
                sub_ln85_2_reg_867_pp0_iter1_reg <= sub_ln85_2_reg_867;
                sub_ln85_2_reg_867_pp0_iter2_reg <= sub_ln85_2_reg_867_pp0_iter1_reg;
                sub_ln85_3_reg_873 <= sub_ln85_3_fu_279_p2;
                sub_ln85_3_reg_873_pp0_iter1_reg <= sub_ln85_3_reg_873;
                sub_ln85_3_reg_873_pp0_iter2_reg <= sub_ln85_3_reg_873_pp0_iter1_reg;
                sub_ln85_4_reg_879 <= sub_ln85_4_fu_285_p2;
                sub_ln85_4_reg_879_pp0_iter1_reg <= sub_ln85_4_reg_879;
                sub_ln85_4_reg_879_pp0_iter2_reg <= sub_ln85_4_reg_879_pp0_iter1_reg;
                sub_ln85_5_reg_885 <= sub_ln85_5_fu_291_p2;
                sub_ln85_5_reg_885_pp0_iter1_reg <= sub_ln85_5_reg_885;
                sub_ln85_5_reg_885_pp0_iter2_reg <= sub_ln85_5_reg_885_pp0_iter1_reg;
                sub_ln85_6_reg_891 <= sub_ln85_6_fu_297_p2;
                sub_ln85_6_reg_891_pp0_iter1_reg <= sub_ln85_6_reg_891;
                sub_ln85_6_reg_891_pp0_iter2_reg <= sub_ln85_6_reg_891_pp0_iter1_reg;
                sub_ln85_7_reg_897 <= sub_ln85_7_fu_303_p2;
                sub_ln85_7_reg_897_pp0_iter1_reg <= sub_ln85_7_reg_897;
                sub_ln85_7_reg_897_pp0_iter2_reg <= sub_ln85_7_reg_897_pp0_iter1_reg;
                sub_ln85_reg_855 <= sub_ln85_fu_261_p2;
                sub_ln85_reg_855_pp0_iter1_reg <= sub_ln85_reg_855;
                sub_ln85_reg_855_pp0_iter2_reg <= sub_ln85_reg_855_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                data_0_val_int_reg <= data_0_val;
                data_1_val_int_reg <= data_1_val;
                data_2_val_int_reg <= data_2_val;
                data_3_val_int_reg <= data_3_val;
                data_4_val_int_reg <= data_4_val;
                data_5_val_int_reg <= data_5_val;
                data_6_val_int_reg <= data_6_val;
                data_7_val_int_reg <= data_7_val;
            end if;
        end if;
    end process;
    add_ln79_1_fu_205_p2 <= std_logic_vector(unsigned(shl_ln_fu_149_p3) + unsigned(sum_cache_fu_141_p3));
    add_ln79_2_fu_211_p2 <= std_logic_vector(unsigned(shl_ln79_1_fu_157_p3) + unsigned(shl_ln79_2_fu_165_p3));
    add_ln79_3_fu_217_p2 <= std_logic_vector(unsigned(add_ln79_2_fu_211_p2) + unsigned(add_ln79_1_fu_205_p2));
    add_ln79_4_fu_223_p2 <= std_logic_vector(unsigned(shl_ln79_3_fu_173_p3) + unsigned(shl_ln79_4_fu_181_p3));
    add_ln79_5_fu_229_p2 <= std_logic_vector(unsigned(shl_ln79_5_fu_189_p3) + unsigned(shl_ln79_6_fu_197_p3));
    add_ln79_6_fu_235_p2 <= std_logic_vector(unsigned(add_ln79_5_fu_229_p2) + unsigned(add_ln79_4_fu_223_p2));
    add_ln79_fu_241_p2 <= std_logic_vector(unsigned(add_ln79_6_fu_235_p2) + unsigned(add_ln79_3_fu_217_p2));
    add_ln87_1_fu_461_p2 <= std_logic_vector(unsigned(diff_5_fu_413_p4) + unsigned(diff_6_fu_432_p4));
    add_ln87_2_fu_467_p2 <= std_logic_vector(unsigned(diff_4_fu_394_p4) + unsigned(diff_3_fu_375_p4));
    add_ln87_3_fu_491_p2 <= std_logic_vector(unsigned(add_ln87_2_reg_908) + unsigned(add_ln87_1_reg_903));
    add_ln87_4_fu_473_p2 <= std_logic_vector(unsigned(diff_8_fu_318_p4) + unsigned(diff_2_fu_356_p4));
    add_ln87_5_fu_479_p2 <= std_logic_vector(unsigned(diff_fu_337_p4) + unsigned(diff_7_fu_451_p4));
    add_ln87_6_fu_485_p2 <= std_logic_vector(unsigned(add_ln87_5_fu_479_p2) + unsigned(add_ln87_4_fu_473_p2));
    add_ln87_fu_495_p2 <= std_logic_vector(unsigned(add_ln87_6_reg_913) + unsigned(add_ln87_3_fu_491_p2));
    add_ln91_fu_544_p2 <= std_logic_vector(signed(sext_ln91_fu_510_p1) + signed(ap_const_lv16_1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return_0 <= sext_ln99_1_fu_642_p1;
    ap_return_1 <= sext_ln99_3_fu_665_p1;
    ap_return_2 <= sext_ln99_5_fu_688_p1;
    ap_return_3 <= sext_ln99_7_fu_711_p1;
    ap_return_4 <= sext_ln99_9_fu_734_p1;
    ap_return_5 <= sext_ln99_11_fu_757_p1;
    ap_return_6 <= sext_ln99_13_fu_780_p1;
    ap_return_7 <= sext_ln99_15_fu_803_p1;
        conv7_i76_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(invert_sqr_table_q0),35));

    diff_2_fu_356_p4 <= mul_ln86_2_fu_350_p2(31 downto 13);
    diff_3_fu_375_p4 <= mul_ln86_3_fu_369_p2(31 downto 13);
    diff_4_fu_394_p4 <= mul_ln86_4_fu_388_p2(31 downto 13);
    diff_5_fu_413_p4 <= mul_ln86_5_fu_407_p2(31 downto 13);
    diff_6_fu_432_p4 <= mul_ln86_6_fu_426_p2(31 downto 13);
    diff_7_fu_451_p4 <= mul_ln86_7_fu_445_p2(31 downto 13);
    diff_8_fu_318_p4 <= mul_ln86_fu_312_p2(31 downto 13);
    diff_fu_337_p4 <= mul_ln86_1_fu_331_p2(31 downto 13);
    icmp_ln91_fu_538_p2 <= "0" when (tmp_2_fu_530_p3 = ap_const_lv13_0) else "1";
    icmp_ln94_fu_600_p2 <= "0" when (tmp_5_fu_590_p4 = ap_const_lv3_0) else "1";
    index_1_fu_578_p3 <= 
        ap_const_lv15_0 when (tmp_4_fu_570_p3(0) = '1') else 
        trunc_ln91_fu_566_p1;
    index_2_fu_606_p3 <= 
        ap_const_lv12_FFF when (icmp_ln94_fu_600_p2(0) = '1') else 
        trunc_ln91_1_fu_586_p1;
    index_fu_558_p3 <= 
        select_ln91_fu_550_p3 when (tmp_fu_514_p3(0) = '1') else 
        sext_ln91_fu_510_p1;
    invert_sqr_table_address0 <= zext_ln95_fu_614_p1(12 - 1 downto 0);

    invert_sqr_table_ce0_local_assign_proc : process(ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then 
            invert_sqr_table_ce0_local <= ap_const_logic_1;
        else 
            invert_sqr_table_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mean_fu_247_p4 <= add_ln79_fu_241_p2(18 downto 3);
    mul_ln86_1_fu_331_p0 <= sext_ln86_1_fu_328_p1(19 - 1 downto 0);
    mul_ln86_1_fu_331_p1 <= sext_ln86_1_fu_328_p1(19 - 1 downto 0);
    mul_ln86_2_fu_350_p0 <= sext_ln86_2_fu_347_p1(19 - 1 downto 0);
    mul_ln86_2_fu_350_p1 <= sext_ln86_2_fu_347_p1(19 - 1 downto 0);
    mul_ln86_3_fu_369_p0 <= sext_ln86_3_fu_366_p1(19 - 1 downto 0);
    mul_ln86_3_fu_369_p1 <= sext_ln86_3_fu_366_p1(19 - 1 downto 0);
    mul_ln86_4_fu_388_p0 <= sext_ln86_4_fu_385_p1(19 - 1 downto 0);
    mul_ln86_4_fu_388_p1 <= sext_ln86_4_fu_385_p1(19 - 1 downto 0);
    mul_ln86_5_fu_407_p0 <= sext_ln86_5_fu_404_p1(19 - 1 downto 0);
    mul_ln86_5_fu_407_p1 <= sext_ln86_5_fu_404_p1(19 - 1 downto 0);
    mul_ln86_6_fu_426_p0 <= sext_ln86_6_fu_423_p1(19 - 1 downto 0);
    mul_ln86_6_fu_426_p1 <= sext_ln86_6_fu_423_p1(19 - 1 downto 0);
    mul_ln86_7_fu_445_p0 <= sext_ln86_7_fu_442_p1(19 - 1 downto 0);
    mul_ln86_7_fu_445_p1 <= sext_ln86_7_fu_442_p1(19 - 1 downto 0);
    mul_ln86_fu_312_p0 <= sext_ln86_fu_309_p1(19 - 1 downto 0);
    mul_ln86_fu_312_p1 <= sext_ln86_fu_309_p1(19 - 1 downto 0);
    mul_ln99_1_fu_649_p1 <= conv7_i76_fu_619_p1(16 - 1 downto 0);
    mul_ln99_2_fu_672_p1 <= conv7_i76_fu_619_p1(16 - 1 downto 0);
    mul_ln99_3_fu_695_p1 <= conv7_i76_fu_619_p1(16 - 1 downto 0);
    mul_ln99_4_fu_718_p1 <= conv7_i76_fu_619_p1(16 - 1 downto 0);
    mul_ln99_5_fu_741_p1 <= conv7_i76_fu_619_p1(16 - 1 downto 0);
    mul_ln99_6_fu_764_p1 <= conv7_i76_fu_619_p1(16 - 1 downto 0);
    mul_ln99_7_fu_787_p1 <= conv7_i76_fu_619_p1(16 - 1 downto 0);
    mul_ln99_fu_626_p1 <= conv7_i76_fu_619_p1(16 - 1 downto 0);
    select_ln91_fu_550_p3 <= 
        add_ln91_fu_544_p2 when (icmp_ln91_fu_538_p2(0) = '1') else 
        sext_ln91_fu_510_p1;
        sext_ln81_fu_257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mean_fu_247_p4),19));

        sext_ln86_1_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln85_1_reg_861),32));

        sext_ln86_2_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln85_2_reg_867),32));

        sext_ln86_3_fu_366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln85_3_reg_873),32));

        sext_ln86_4_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln85_4_reg_879),32));

        sext_ln86_5_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln85_5_reg_885),32));

        sext_ln86_6_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln85_6_reg_891),32));

        sext_ln86_7_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln85_7_reg_897),32));

        sext_ln86_fu_309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln85_reg_855),32));

        sext_ln91_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_500_p4),16));

        sext_ln99_11_fu_757_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln99_5_fu_747_p4),33));

        sext_ln99_13_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln99_6_fu_770_p4),33));

        sext_ln99_15_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln99_7_fu_793_p4),33));

        sext_ln99_1_fu_642_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_fu_632_p4),33));

        sext_ln99_3_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln99_1_fu_655_p4),33));

        sext_ln99_5_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln99_2_fu_678_p4),33));

        sext_ln99_7_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln99_3_fu_701_p4),33));

        sext_ln99_9_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln99_4_fu_724_p4),33));

    shl_ln79_1_fu_157_p3 <= (data_2_val_int_reg & ap_const_lv3_0);
    shl_ln79_2_fu_165_p3 <= (data_3_val_int_reg & ap_const_lv3_0);
    shl_ln79_3_fu_173_p3 <= (data_4_val_int_reg & ap_const_lv3_0);
    shl_ln79_4_fu_181_p3 <= (data_5_val_int_reg & ap_const_lv3_0);
    shl_ln79_5_fu_189_p3 <= (data_6_val_int_reg & ap_const_lv3_0);
    shl_ln79_6_fu_197_p3 <= (data_7_val_int_reg & ap_const_lv3_0);
    shl_ln_fu_149_p3 <= (data_1_val_int_reg & ap_const_lv3_0);
    sub_ln85_1_fu_267_p2 <= std_logic_vector(unsigned(shl_ln_fu_149_p3) - unsigned(sext_ln81_fu_257_p1));
    sub_ln85_2_fu_273_p2 <= std_logic_vector(unsigned(shl_ln79_1_fu_157_p3) - unsigned(sext_ln81_fu_257_p1));
    sub_ln85_3_fu_279_p2 <= std_logic_vector(unsigned(shl_ln79_2_fu_165_p3) - unsigned(sext_ln81_fu_257_p1));
    sub_ln85_4_fu_285_p2 <= std_logic_vector(unsigned(shl_ln79_3_fu_173_p3) - unsigned(sext_ln81_fu_257_p1));
    sub_ln85_5_fu_291_p2 <= std_logic_vector(unsigned(shl_ln79_4_fu_181_p3) - unsigned(sext_ln81_fu_257_p1));
    sub_ln85_6_fu_297_p2 <= std_logic_vector(unsigned(shl_ln79_5_fu_189_p3) - unsigned(sext_ln81_fu_257_p1));
    sub_ln85_7_fu_303_p2 <= std_logic_vector(unsigned(shl_ln79_6_fu_197_p3) - unsigned(sext_ln81_fu_257_p1));
    sub_ln85_fu_261_p2 <= std_logic_vector(unsigned(sum_cache_fu_141_p3) - unsigned(sext_ln81_fu_257_p1));
    sum_cache_fu_141_p3 <= (data_0_val_int_reg & ap_const_lv3_0);
    tmp_1_fu_500_p4 <= add_ln87_fu_495_p2(18 downto 4);
    tmp_2_fu_530_p3 <= (tmp_3_fu_522_p3 & ap_const_lv12_0);
    tmp_3_fu_522_p3 <= add_ln87_fu_495_p2(3 downto 3);
    tmp_4_fu_570_p3 <= index_fu_558_p3(15 downto 15);
    tmp_5_fu_590_p4 <= index_1_fu_578_p3(14 downto 12);
    tmp_fu_514_p3 <= add_ln87_fu_495_p2(18 downto 18);
    trunc_ln1_fu_632_p4 <= mul_ln99_fu_626_p2(34 downto 3);
    trunc_ln91_1_fu_586_p1 <= index_1_fu_578_p3(12 - 1 downto 0);
    trunc_ln91_fu_566_p1 <= index_fu_558_p3(15 - 1 downto 0);
    trunc_ln99_1_fu_655_p4 <= mul_ln99_1_fu_649_p2(34 downto 3);
    trunc_ln99_2_fu_678_p4 <= mul_ln99_2_fu_672_p2(34 downto 3);
    trunc_ln99_3_fu_701_p4 <= mul_ln99_3_fu_695_p2(34 downto 3);
    trunc_ln99_4_fu_724_p4 <= mul_ln99_4_fu_718_p2(34 downto 3);
    trunc_ln99_5_fu_747_p4 <= mul_ln99_5_fu_741_p2(34 downto 3);
    trunc_ln99_6_fu_770_p4 <= mul_ln99_6_fu_764_p2(34 downto 3);
    trunc_ln99_7_fu_793_p4 <= mul_ln99_7_fu_787_p2(34 downto 3);
    zext_ln95_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_2_fu_606_p3),64));
end behav;
