Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 29 18:53:09 2024
| Host         : DESKTOP-845QQM1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file num_zec_4bit_timing_summary_routed.rpt -rpx num_zec_4bit_timing_summary_routed.rpx
| Design       : num_zec_4bit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: data_in[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_in[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_in[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data_in[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: load (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: r (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.758        0.000                      0                   14        0.190        0.000                      0                   14        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.758        0.000                      0                   14        0.190        0.000                      0                   14        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 cnt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.794ns (27.308%)  route 2.114ns (72.692%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X2Y12          FDPE                                         r  cnt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDPE (Prop_fdpe_C_Q)         0.518     5.673 r  cnt_reg[0]_P/Q
                         net (fo=3, routed)           0.798     6.471    cnt_reg[0]_P_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.595 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.847     7.442    data_out_OBUF[0]
    SLICE_X1Y11          LUT5 (Prop_lut5_I0_O)        0.152     7.594 r  cnt[2]_P_i_1/O
                         net (fo=1, routed)           0.469     8.063    plusOp[2]
    SLICE_X3Y11          FDPE                                         r  cnt_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X3Y11          FDPE                                         r  cnt_reg[2]_P/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDPE (Setup_fdpe_C_D)       -0.275    14.821    cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 cnt_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.843%)  route 2.130ns (75.157%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  cnt_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 f  cnt_reg[2]_C/Q
                         net (fo=2, routed)           0.310     5.923    cnt_reg[2]_C_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.047 f  data_out_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.214     7.260    l1/data_out_OBUF[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.124     7.384 r  l1/cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.606     7.990    cnt
    SLICE_X1Y12          FDPE                                         r  cnt_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X1Y12          FDPE                                         r  cnt_reg[1]_P/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDPE (Setup_fdpe_C_CE)      -0.205    14.890    cnt_reg[1]_P
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 cnt_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.704ns (25.282%)  route 2.081ns (74.718%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  cnt_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 f  cnt_reg[2]_C/Q
                         net (fo=2, routed)           0.310     5.923    cnt_reg[2]_C_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.047 f  data_out_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.214     7.260    l1/data_out_OBUF[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.124     7.384 r  l1/cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.557     7.941    cnt
    SLICE_X1Y10          FDPE                                         r  cnt_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y10          FDPE                                         r  cnt_reg[3]_P/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y10          FDPE (Setup_fdpe_C_CE)      -0.205    14.892    cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                          -7.941    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 cnt_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.704ns (25.797%)  route 2.025ns (74.203%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  cnt_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 f  cnt_reg[2]_C/Q
                         net (fo=2, routed)           0.310     5.923    cnt_reg[2]_C_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.047 f  data_out_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.214     7.260    l1/data_out_OBUF[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.124     7.384 r  l1/cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.501     7.885    cnt
    SLICE_X3Y11          FDPE                                         r  cnt_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X3Y11          FDPE                                         r  cnt_reg[2]_P/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X3Y11          FDPE (Setup_fdpe_C_CE)      -0.205    14.891    cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 cnt_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.704ns (25.654%)  route 2.040ns (74.346%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  cnt_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 f  cnt_reg[2]_C/Q
                         net (fo=2, routed)           0.310     5.923    cnt_reg[2]_C_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.047 f  data_out_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           1.214     7.260    l1/data_out_OBUF[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.124     7.384 r  l1/cnt[3]_P_i_1/O
                         net (fo=4, routed)           0.516     7.900    cnt
    SLICE_X2Y12          FDPE                                         r  cnt_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X2Y12          FDPE                                         r  cnt_reg[0]_P/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X2Y12          FDPE (Setup_fdpe_C_CE)      -0.169    14.926    cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 cnt_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.704ns (26.939%)  route 1.909ns (73.061%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X1Y12          FDPE                                         r  cnt_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 r  cnt_reg[1]_P/Q
                         net (fo=3, routed)           0.650     6.261    cnt_reg[1]_P_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.385 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=7, routed)           1.259     7.645    l1/data_out_OBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     7.769 r  l1/cnt[1]_C_i_1/O
                         net (fo=1, routed)           0.000     7.769    l1_n_2
    SLICE_X0Y11          FDCE                                         r  cnt_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  cnt_reg[1]_C/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDCE (Setup_fdce_C_D)        0.029    15.125    cnt_reg[1]_C
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 l1/q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.704ns (28.127%)  route 1.799ns (71.873%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.633     5.154    l1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  l1/q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  l1/q3_reg/Q
                         net (fo=2, routed)           0.813     6.423    l1/q3
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  l1/cnt[3]_C_i_2/O
                         net (fo=4, routed)           0.986     7.533    l1/cnt[3]_C_i_2_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  l1/cnt[3]_C_i_1/O
                         net (fo=1, routed)           0.000     7.657    l1_n_4
    SLICE_X0Y10          FDCE                                         r  cnt_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  cnt_reg[3]_C/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDCE (Setup_fdce_C_D)        0.029    15.126    cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 cnt_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.704ns (29.223%)  route 1.705ns (70.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X1Y12          FDPE                                         r  cnt_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 r  cnt_reg[1]_P/Q
                         net (fo=3, routed)           0.650     6.261    cnt_reg[1]_P_n_0
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.385 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=7, routed)           1.055     7.440    l1/data_out_OBUF[1]
    SLICE_X1Y11          LUT6 (Prop_lut6_I3_O)        0.124     7.564 r  l1/cnt[2]_C_i_1/O
                         net (fo=1, routed)           0.000     7.564    l1_n_3
    SLICE_X1Y11          FDCE                                         r  cnt_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  cnt_reg[2]_C/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y11          FDCE (Setup_fdce_C_D)        0.029    15.125    cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 cnt_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.704ns (29.883%)  route 1.652ns (70.117%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.636     5.157    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  cnt_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  cnt_reg[3]_C/Q
                         net (fo=3, routed)           0.692     6.305    cnt_reg[3]_C_n_0
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.124     6.429 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           0.960     7.389    l1/data_out_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.513 r  l1/cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000     7.513    l1_n_1
    SLICE_X1Y13          FDCE                                         r  cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  cnt_reg[0]_C/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)        0.029    15.123    cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 cnt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.766ns (32.624%)  route 1.582ns (67.376%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X2Y12          FDPE                                         r  cnt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDPE (Prop_fdpe_C_Q)         0.518     5.673 r  cnt_reg[0]_P/Q
                         net (fo=3, routed)           0.798     6.471    cnt_reg[0]_P_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.124     6.595 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.784     7.379    data_out_OBUF[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.124     7.503 r  cnt[3]_P_i_2/O
                         net (fo=1, routed)           0.000     7.503    plusOp[3]
    SLICE_X1Y10          FDPE                                         r  cnt_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X1Y10          FDPE                                         r  cnt_reg[3]_P/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y10          FDPE (Setup_fdpe_C_D)        0.029    15.126    cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cnt_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  cnt_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt_reg[3]_C/Q
                         net (fo=3, routed)           0.108     1.725    cnt_reg[3]_C_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  cnt[3]_P_i_2/O
                         net (fo=1, routed)           0.000     1.770    plusOp[3]
    SLICE_X1Y10          FDPE                                         r  cnt_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y10          FDPE                                         r  cnt_reg[3]_P/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y10          FDPE (Hold_fdpe_C_D)         0.091     1.580    cnt_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 l1/q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.378%)  route 0.163ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.474    l1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  l1/q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  l1/q2_reg/Q
                         net (fo=3, routed)           0.163     1.778    l1/q2
    SLICE_X0Y13          FDRE                                         r  l1/q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     1.988    l1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  l1/q3_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.070     1.559    l1/q3_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 l1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.474    l1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  l1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  l1/q1_reg/Q
                         net (fo=1, routed)           0.174     1.789    l1/q1
    SLICE_X0Y14          FDRE                                         r  l1/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     1.988    l1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  l1/q2_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.066     1.540    l1/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  cnt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  cnt_reg[0]_C/Q
                         net (fo=4, routed)           0.168     1.783    l1/cnt_reg[0]_C_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  l1/cnt[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.828    l1_n_1
    SLICE_X1Y13          FDCE                                         r  cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  cnt_reg[0]_C/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.091     1.565    cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  cnt_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt_reg[2]_C/Q
                         net (fo=2, routed)           0.168     1.785    l1/cnt_reg[2]_C_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  l1/cnt[2]_C_i_1/O
                         net (fo=1, routed)           0.000     1.830    l1_n_3
    SLICE_X1Y11          FDCE                                         r  cnt_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  cnt_reg[2]_C/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.091     1.567    cnt_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 cnt_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  cnt_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt_reg[3]_C/Q
                         net (fo=3, routed)           0.195     1.812    l1/cnt_reg[3]_C_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  l1/cnt[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.857    l1_n_4
    SLICE_X0Y10          FDCE                                         r  cnt_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y10          FDCE                                         r  cnt_reg[3]_C/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDCE (Hold_fdce_C_D)         0.091     1.567    cnt_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 cnt_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  cnt_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt_reg[1]_C/Q
                         net (fo=4, routed)           0.196     1.813    l1/cnt_reg[1]_C_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  l1/cnt[1]_C_i_1/O
                         net (fo=1, routed)           0.000     1.858    l1_n_2
    SLICE_X0Y11          FDCE                                         r  cnt_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  cnt_reg[1]_C/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDCE (Hold_fdce_C_D)         0.091     1.567    cnt_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cnt_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.266%)  route 0.208ns (52.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.592     1.475    clk_IBUF_BUFG
    SLICE_X1Y12          FDPE                                         r  cnt_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  cnt_reg[1]_P/Q
                         net (fo=3, routed)           0.208     1.824    cnt_reg[1]_P_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  cnt[1]_P_i_1/O
                         net (fo=1, routed)           0.000     1.869    plusOp[1]
    SLICE_X1Y12          FDPE                                         r  cnt_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y12          FDPE                                         r  cnt_reg[1]_P/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDPE (Hold_fdpe_C_D)         0.091     1.566    cnt_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 cnt_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.190ns (41.339%)  route 0.270ns (58.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y11          FDCE                                         r  cnt_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cnt_reg[1]_C/Q
                         net (fo=4, routed)           0.110     1.727    cnt_reg[1]_C_n_0
    SLICE_X1Y11          LUT5 (Prop_lut5_I3_O)        0.049     1.776 r  cnt[2]_P_i_1/O
                         net (fo=1, routed)           0.160     1.936    plusOp[2]
    SLICE_X3Y11          FDPE                                         r  cnt_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X3Y11          FDPE                                         r  cnt_reg[2]_P/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y11          FDPE (Hold_fdpe_C_D)         0.003     1.495    cnt_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 cnt_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.184ns (31.947%)  route 0.392ns (68.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  cnt_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  cnt_reg[0]_C/Q
                         net (fo=4, routed)           0.232     1.847    cnt_reg[0]_C_n_0
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.043     1.890 r  cnt[0]_P_i_1/O
                         net (fo=1, routed)           0.160     2.050    plusOp[0]
    SLICE_X2Y12          FDPE                                         r  cnt_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X2Y12          FDPE                                         r  cnt_reg[0]_P/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDPE (Hold_fdpe_C_D)        -0.008     1.482    cnt_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.568    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    cnt_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    cnt_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    cnt_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    cnt_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    cnt_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    cnt_reg[2]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y10    cnt_reg[3]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    cnt_reg[3]_P/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    l1/q1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cnt_reg[0]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    cnt_reg[0]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    cnt_reg[1]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    cnt_reg[1]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    cnt_reg[2]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    cnt_reg[2]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    cnt_reg[3]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    cnt_reg[3]_P/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    l1/q1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    l1/q2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cnt_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    cnt_reg[0]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    cnt_reg[0]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    cnt_reg[0]_P/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    cnt_reg[1]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    cnt_reg[1]_P/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    l1/q1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    l1/q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    l1/q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    l1/q2_reg/C



