`define InstBus 31:0
`define InstAddrBus 31:0
`define RegBus 31:0
`define RegAddrBus 4:0
`define MemAddrBus 31:0

`define ZeroWord 32'h00000000
`define WriteDisable 1'b0
`define WriteEnable 1'b1
`define ZeroReg 5'b00000

// RISC-V Opcodes (7 bits)
`define INST_TYPE_I    7'b0010011
`define INST_TYPE_R_M  7'b0110011
`define INST_TYPE_L    7'b0000011
`define INST_TYPE_S    7'b0100011
`define INST_TYPE_B    7'b1100011
`define INST_JAL       7'b1101111
`define INST_JALR      7'b1100111
`define INST_LUI       7'b0110111
`define INST_AUIPC     7'b0010111
`define INST_FENCE     7'b0001111
`define INST_CSR       7'b1110011
`define INST_NOP_OP    7'b0000000 // Custom_0, assuming a non-standard NOP opcode for this design structure

// RISC-V Funct3 (3 bits)
// I-type (Arithmetic/Logical Immediate)
`define INST_ADDI      3'b000
`define INST_SLTI      3'b010
`define INST_SLTIU     3'b011
`define INST_XORI      3'b100
`define INST_ORI       3'b110
`define INST_ANDI      3'b111
`define INST_SLLI      3'b001
`define INST_SRI       3'b101 // SRLI/SRAI

// R-type (Arithmetic/Logical, M-extension)
`define INST_ADD_SUB   3'b000 // ADD/SUB
`define INST_SLL       3'b001
`define INST_SLT       3'b010
`define INST_SLTU      3'b011
`define INST_XOR       3'b100
`define INST_SR        3'b101 // SRL/SRA
`define INST_OR        3'b110
`define INST_AND       3'b111

// M-extension (Multiplication/Division)
`define INST_MUL       3'b000
`define INST_MULH      3'b001
`define INST_MULHSU    3'b010
`define INST_MULHU     3'b011
`define INST_DIV       3'b100
`define INST_DIVU      3'b101
`define INST_REM       3'b110
`define INST_REMU      3'b111

// Load instructions
`define INST_LB        3'b000
`define INST_LH        3'b001
`define INST_LW        3'b010
`define INST_LBU       3'b100
`define INST_LHU       3'b101

// Store instructions
`define INST_SB        3'b000
`define INST_SH        3'b001
`define INST_SW        3'b010

// Branch instructions
`define INST_BEQ       3'b000
`define INST_BNE       3'b001
`define INST_BLT       3'b100
`define INST_BGE       3'b101
`define INST_BLTU      3'b110
`define INST_BGEU      3'b111

// CSR instructions
`define INST_CSRRW     3'b001
`define INST_CSRRS     3'b010
`define INST_CSRRC     3'b011
`define INST_CSRRWI    3'b101
`define INST_CSRRSI    3'b110
`define INST_CSRRCI    3'b111

module id(
	input wire rst,

    // from if_id
    input wire[`InstBus] inst_i,             // æŒ‡ä»¤å†…å®¹
    input wire[`InstAddrBus] inst_addr_i,    // æŒ‡ä»¤åœ°å €

    // from regs
    input wire[`RegBus] reg1_rdata_i,        // é€šç”¨å¯„å­˜å™¨1è¾“å…¥æ•°æ ®
    input wire[`RegBus] reg2_rdata_i,        // é€šç”¨å¯„å­˜å™¨2è¾“å…¥æ•°æ ®

    // from csr reg
    input wire[`RegBus] csr_rdata_i,         // CSRå¯„å­˜å™¨è¾“å…¥æ•°æ ®

    // from ex
    input wire ex_jump_flag_i,               // è·³è½¬æ ‡å¿—

    // to regs
    output reg[`RegAddrBus] reg1_raddr_o,    // è¯»é€šç”¨å¯„å­˜å™¨1åœ°å €
    output reg[`RegAddrBus] reg2_raddr_o,    // è¯»é€šç”¨å¯„å¯„å™¨2åœ°å €

    // to csr reg
    output reg[`MemAddrBus] csr_raddr_o,     // è¯»CSRå¯„å­˜å™¨åœ°å €

    // to ex
    output reg[`MemAddrBus] op1_o,
    output reg[`MemAddrBus] op2_o,
    output reg[`MemAddrBus] op1_jump_o,
    output reg[`MemAddrBus] op2_jump_o,
    output reg[`InstBus] inst_o,             // æŒ‡ä»¤å†…å®¹
    output reg[`InstAddrBus] inst_addr_o,    // æŒ‡ä»¤åœ°å €
    output reg[`RegBus] reg1_rdata_o,        // é€šç”¨å¯„å­˜å™¨1æ•°æ ®
    output reg[`RegBus] reg2_rdata_o,        // é€šç”¨å¯„å­˜å™¨2æ•°æ ®
    output reg reg_we_o,                     // å†™é€šç”¨å¯„å­˜å™¨æ ‡å¿—
    output reg[`RegAddrBus] reg_waddr_o,     // å†™é€šç”¨å¯„å­˜å™¨åœ°å €
    output reg csr_we_o,                     // å†™CSRå¯„å­˜å™¨æ ‡å¿—
    output reg[`RegBus] csr_rdata_o,         // CSRå¯„å­˜å™¨æ•°æ ®
    output reg[`MemAddrBus] csr_waddr_o      // å†™CSRå¯„å­˜å™¨åœ°å €

    );

    wire[6:0] opcode = inst_i[6:0];
    wire[2:0] funct3 = inst_i[14:12];
    wire[6:0] funct7 = inst_i[31:25];
    wire[4:0] rd = inst_i[11:7];
    wire[4:0] rs1 = inst_i[19:15];
    wire[4:0] rs2 = inst_i[24:20];


    always @ (*) begin
        inst_o = inst_i;
        inst_addr_o = inst_addr_i;
        reg1_rdata_o = reg1_rdata_i;
        reg2_rdata_o = reg2_rdata_i;
        csr_rdata_o = csr_rdata_i;
        csr_raddr_o = `ZeroWord;
        csr_waddr_o = `ZeroWord;
        csr_we_o = `WriteDisable;
        op1_o = `ZeroWord;
        op2_o = `ZeroWord;
        op1_jump_o = `ZeroWord;
        op2_jump_o = `ZeroWord;

        case (opcode)
            `INST_TYPE_I: begin
                case (funct3)
                    `INST_ADDI, `INST_SLTI, `INST_SLTIU, `INST_XORI, `INST_ORI, `INST_ANDI, `INST_SLLI, `INST_SRI: begin
                        reg_we_o = `WriteEnable;
                        reg_waddr_o = rd;
                        reg1_raddr_o = rs1;
                        reg2_raddr_o = `ZeroReg;
                        op1_o = reg1_rdata_i;
                        op2_o = {{20{inst_i[31]}}, inst_i[31:20]};
                    end
                    default: begin
                        reg_we_o = `WriteDisable;
                        reg_waddr_o = `ZeroReg;
                        reg1_raddr_o = `ZeroReg;
                        reg2_raddr_o = `ZeroReg;
                    end
                endcase
            end
            `INST_TYPE_R_M: begin
                if ((funct7 == 7'b0000000) || (funct7 == 7'b0100000)) begin
                    case (funct3)
                        `INST_ADD_SUB, `INST_SLL, `INST_SLT, `INST_SLTU, `INST_XOR, `INST_SR, `INST_OR, `INST_AND: begin
                            reg_we_o = `WriteEnable;
                            reg_waddr_o = rd;
                            reg1_raddr_o = rs1;
                            reg2_raddr_o = rs2;
                            op1_o = reg1_rdata_i;
                            op2_o = reg2_rdata_i;
                        end
                        default: begin
                            reg_we_o = `WriteDisable;
                            reg_waddr_o = `ZeroReg;
                            reg1_raddr_o = `ZeroReg;
                            reg2_raddr_o = `ZeroReg;
                        end
                    endcase
                end else if (funct7 == 7'b0000001) begin
                    case (funct3)
                        `INST_MUL, `INST_MULHU, `INST_MULH, `INST_MULHSU: begin
                            reg_we_o = `WriteEnable;
                            reg_waddr_o = rd;
                            reg1_raddr_o = rs1;
                            reg2_raddr_o = rs2;
                            op1_o = reg1_rdata_i;
                            op2_o = reg2_rdata_i;
                        end
                        `INST_DIV, `INST_DIVU, `INST_REM, `INST_REMU: begin
                            reg_we_o = `WriteDisable;
                            reg_waddr_o = rd;
                            reg1_raddr_o = rs1;
                            reg2_raddr_o = rs2;
                            op1_o = reg1_rdata_i;
                            op2_o = reg2_rdata_i;
                            op1_jump_o = inst_addr_i;
                            op2_jump_o = 32'h4;
                        end
                        default: begin
                            reg_we_o = `WriteDisable;
                            reg_waddr_o = `ZeroReg;
                            reg1_raddr_o = `ZeroReg;
                            reg2_raddr_o = `ZeroReg;
                        end
                    endcase
                end else begin
                    reg_we_o = `WriteDisable;
                    reg_waddr_o = `ZeroReg;
                    reg1_raddr_o = `ZeroReg;
                    reg2_raddr_o = `ZeroReg;
                end
            end
            `INST_TYPE_L: begin
                case (funct3)
                    `INST_LB, `INST_LH, `INST_LW, `INST_LBU, `INST_LHU: begin
                        reg1_raddr_o = rs1;
                        reg2_raddr_o = `ZeroReg;
                        reg_we_o = `WriteEnable;
                        reg_waddr_o = rd;
                        op1_o = reg1_rdata_i;
                        op2_o = {{20{inst_i[31]}}, inst_i[31:20]};
                    end
                    default: begin
                        reg1_raddr_o = `ZeroReg;
                        reg2_raddr_o = `ZeroReg;
                        reg_we_o = `WriteDisable;
                        reg_waddr_o = `ZeroReg;
                    end
                endcase
            end
            `INST_TYPE_S: begin
                case (funct3)
                    `INST_SB, `INST_SW, `INST_SH: begin
                        reg1_raddr_o = rs1;
                        reg2_raddr_o = rs2;
                        reg_we_o = `WriteDisable;
                        reg_waddr_o = `ZeroReg;
                        op1_o = reg1_rdata_i;
                        op2_o = {{20{inst_i[31]}}, inst_i[31:25], inst_i[11:7]};
                    end
                    default: begin
                        reg1_raddr_o = `ZeroReg;
                        reg2_raddr_o = `ZeroReg;
                        reg_we_o = `WriteDisable;
                        reg_waddr_o = `ZeroReg;
                    end
                endcase
            end
            `INST_TYPE_B: begin
                case (funct3)
                    `INST_BEQ, `INST_BNE, `INST_BLT, `INST_BGE, `INST_BLTU, `INST_BGEU: begin
                        reg1_raddr_o = rs1;
                        reg2_raddr_o = rs2;
                        reg_we_o = `WriteDisable;
                        reg_waddr_o = `ZeroReg;
                        op1_o = reg1_rdata_i;
                        op2_o = reg2_rdata_i;
                        op1_jump_o = inst_addr_i;
                        op2_jump_o = {{20{inst_i[31]}}, inst_i[7], inst_i[30:25], inst_i[11:8], 1'b0};
                    end
                    default: begin
                        reg1_raddr_o = `ZeroReg;
                        reg2_raddr_o = `ZeroReg;
                        reg_we_o = `WriteDisable;
                        reg_waddr_o = `ZeroReg;
                    end
                endcase
            end
            `INST_JAL: begin
                reg_we_o = `WriteEnable;
                reg_waddr_o = rd;
                reg1_raddr_o = `ZeroReg;
                reg2_raddr_o = `ZeroReg;
                op1_o = inst_addr_i;
                op2_o = 32'h4;
                op1_jump_o = inst_addr_i;
                op2_jump_o = {{12{inst_i[31]}}, inst_i[19:12], inst_i[20], inst_i[30:21], 1'b0};
            end
            `INST_JALR: begin
                reg_we_o = `WriteEnable;
                reg1_raddr_o = rs1;
                reg2_raddr_o = `ZeroReg;
                reg_waddr_o = rd;
                op1_o = inst_addr_i;
                op2_o = 32'h4;
                op1_jump_o = reg1_rdata_i;
                op2_jump_o = {{20{inst_i[31]}}, inst_i[31:20]};
            end
            `INST_LUI: begin
                reg_we_o = `WriteEnable;
                reg_waddr_o = rd;
                reg1_raddr_o = `ZeroReg;
                reg2_raddr_o = `ZeroReg;
                op1_o = {inst_i[31:12], 12'b0};
                op2_o = `ZeroWord;
            end
            `INST_AUIPC: begin
                reg_we_o = `WriteEnable;
                reg_waddr_o = rd;
                reg1_raddr_o = `ZeroReg;
                reg2_raddr_o = `ZeroReg;
                op1_o = inst_addr_i;
                op2_o = {inst_i[31:12], 12'b0};
            end
            `INST_NOP_OP: begin
                reg_we_o = `WriteDisable;
                reg_waddr_o = `ZeroReg;
                reg1_raddr_o = `ZeroReg;
                reg2_raddr_o = `ZeroReg;
            end
            `INST_FENCE: begin
                reg_we_o = `WriteDisable;
                reg_waddr_o = `ZeroReg;
                reg1_raddr_o = `ZeroReg;
                reg2_raddr_o = `ZeroReg;
                op1_jump_o = inst_addr_i;
                op2_jump_o = 32'h4;
            end
            `INST_CSR: begin
                reg_we_o = `WriteDisable;
                reg_waddr_o = `ZeroReg;
                reg1_raddr_o = `ZeroReg;
                reg2_raddr_o = `ZeroReg;
                csr_raddr_o = {20'h0, inst_i[31:20]};
                csr_waddr_o = {20'h0, inst_i[31:20]};
                case (funct3)
                    `INST_CSRRW, `INST_CSRRS, `INST_CSRRC: begin
                        reg1_raddr_o = rs1;
                        reg2_raddr_o = `ZeroReg;
                        reg_we_o = `WriteEnable;
                        reg_waddr_o = rd;
                        csr_we_o = `WriteEnable;
                    end
                    `INST_CSRRWI, `INST_CSRRSI, `INST_CSRRCI: begin
                        reg1_raddr_o = `ZeroReg;
                        reg2_raddr_o = `ZeroReg;
                        reg_we_o = `WriteEnable;
                        reg_waddr_o = rd;
                        csr_we_o = `WriteEnable;
                    end
                    default: begin
                        reg_we_o = `WriteDisable;
                        reg_waddr_o = `ZeroReg;
                        reg1_raddr_o = `ZeroReg;
                        reg2_raddr_o = `ZeroReg;
                        csr_we_o = `WriteDisable;
                    end
                endcase
            end
            default: begin
                reg_we_o = `WriteDisable;
                reg_waddr_o = `ZeroReg;
                reg1_raddr_o = `ZeroReg;
                reg2_raddr_o = `ZeroReg;
            end
        endcase
    end

endmodule
