-------------------------------------------------------------------------
-- Matthew Dwyer
-- Department of Electrical and Computer Engineering
-- Iowa State University
-------------------------------------------------------------------------


-- piped_mac.vhd
-------------------------------------------------------------------------
-- DESCRIPTION: This file contains a basic piplined axi-stream mac unit. It
-- multiplies two integer values togeather and accumulates them.
--
-- NOTES:
-- 10/25/21 by MPD::Inital template creation
-- 9/5/25 by CWS::Minor changes to remove Qx.x
-------------------------------------------------------------------------

library work;
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity piped_mac is
  generic(
      -- Parameters of mac
      C_DATA_WIDTH : integer := 8;
      FourBytes : integer := 32;
    );
	port (
        ACLK	: in	std_logic;
		ARESETN	: in	std_logic;       

        -- AXIS slave data interface
		SD_AXIS_TREADY	: out	std_logic;
		SD_AXIS_TDATA	: in	std_logic_vector(C_DATA_WIDTH*2-1 downto 0);  -- Packed data input
		SD_AXIS_TLAST	: in	std_logic;
        SD_AXIS_TUSER   : in    std_logic;  -- Should we treat this first value in the stream as an inital accumulate value?
		SD_AXIS_TVALID	: in	std_logic;
        SD_AXIS_TID     : in    std_logic_vector(7 downto 0);

        -- AXIS master accumulate result out interface
		MO_AXIS_TVALID	: out	std_logic;
		MO_AXIS_TDATA	: out	std_logic_vector(31 downto 0);
		MO_AXIS_TLAST	: out	std_logic;
		MO_AXIS_TREADY	: in	std_logic;
		MO_AXIS_TID     : out   std_logic_vector(7 downto 0)
    );

attribute SIGIS : string; 
attribute SIGIS of ACLK : signal is "Clk"; 

end piped_mac;


architecture behavioral of piped_mac is
    -- Internal Signals
	

    -- input stage signals
    
    signal i_Accumulator : std_logic_vector(FourBytes - 1 downto 0);
    signal i_A : std_logic_vector(C_DATA_WIDTH -1 downto 0);
    signal i_B : std_logic_vector(C_DATA_WIDTH - 1 downto 0);

    -- multiply stage signals
    signal i_Mul_Accumulator : std_logic_vector(FourBytes -1 downto 0);
    signal o_A : std_logic_vector(C_DATA_WIDTH -1 downto 0);
    signal o_B : std_logic_vector(C_DATA_WIDTH - 1 downto 0);
    signal i_Mul : std_logic_vector(FourBytes -1 downto 0);

    -- add stage signals
    signal o_Add_Accumulator : std_logic_vector(FourBytes - 1 downto 0);
    signal i_Add : std_logic_vector(FourBytes - 1 downto 0);
    signal o_Sum : std_logic_vector(FourBytes -1 downto 0);
    --wb stage signals

    signal o_Add : std_logic_vector(FourBytes -1  downto 0);


   

	
	-- Mac stages
    type PIPE_STAGES is (INPUT_STAGE, MUL_STAGE, ADD_STAGE, WB_STAGE);

	
	-- Debug signals, make sure we aren't going crazy
    signal mac_debug : std_logic_vector(31 downto 0);

begin

    -- Interface signals


    -- Internal signals
	
	
	-- Debug Signals
    mac_debug <= x"00000000";  -- Double checking sanity
   
   process (ACLK) is
   begin 
    if rising_edge(ACLK) then  -- Rising Edge

      -- Reset values if reset is low
      if ARESETN = '0' then  -- Reset
		
      else
        for i in PIPE_STAGES'left to PIPE_STAGES'right loop
            case i is  -- Stages
                when INPUT_STAGE =>
					-- Template pipline stage 0     
                when MUL_STAGE =>
                
                when ADD_STAGE =>

                when WB_STAGE =>

            end case;  -- Stages
		end loop;  -- Stages
      end if;  -- Reset

    end if;  -- Rising Edge
   end process;
end architecture behavioral;
