// Seed: 1431667238
module module_0;
  wire id_3;
  reg  id_4 = id_1;
  task id_5;
    input id_6;
    integer id_7, id_8;
    input time id_9;
    id_1 <= 1'b0;
  endtask
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_4);
  module_0 modCall_1 ();
endmodule
