#include <stdio.h>
#include <stdint.h>

uint64_t u_apprx_cmpr(uint64_t a,uint64_t b){
  uint64_t u_apprx_cmpr_out = 0;
  uint8_t u_apprx_cmpr_and_0_0 = 0;
  uint8_t u_apprx_cmpr_and_1_0 = 0;
  uint8_t u_apprx_cmpr_and_0_1 = 0;
  uint8_t u_apprx_cmpr_and_2_0 = 0;
  uint8_t u_apprx_cmpr_and_1_1 = 0;
  uint8_t u_apprx_cmpr_and_0_2 = 0;
  uint8_t u_apprx_cmpr_and_3_0 = 0;
  uint8_t u_apprx_cmpr_and_2_1 = 0;
  uint8_t u_apprx_cmpr_and_1_2 = 0;
  uint8_t u_apprx_cmpr_and_0_3 = 0;
  uint8_t u_apprx_cmpr_and_4_0 = 0;
  uint8_t u_apprx_cmpr_and_3_1 = 0;
  uint8_t u_apprx_cmpr_and_2_2 = 0;
  uint8_t u_apprx_cmpr_and_1_3 = 0;
  uint8_t u_apprx_cmpr_and_0_4 = 0;
  uint8_t u_apprx_cmpr_and_5_0 = 0;
  uint8_t u_apprx_cmpr_and_4_1 = 0;
  uint8_t u_apprx_cmpr_and_3_2 = 0;
  uint8_t u_apprx_cmpr_and_2_3 = 0;
  uint8_t u_apprx_cmpr_and_1_4 = 0;
  uint8_t u_apprx_cmpr_and_0_5 = 0;
  uint8_t u_apprx_cmpr_and_6_0 = 0;
  uint8_t u_apprx_cmpr_and_5_1 = 0;
  uint8_t u_apprx_cmpr_and_4_2 = 0;
  uint8_t u_apprx_cmpr_and_3_3 = 0;
  uint8_t u_apprx_cmpr_and_2_4 = 0;
  uint8_t u_apprx_cmpr_and_1_5 = 0;
  uint8_t u_apprx_cmpr_and_0_6 = 0;
  uint8_t u_apprx_cmpr_and_7_0 = 0;
  uint8_t u_apprx_cmpr_and_6_1 = 0;
  uint8_t u_apprx_cmpr_and_5_2 = 0;
  uint8_t u_apprx_cmpr_and_4_3 = 0;
  uint8_t u_apprx_cmpr_and_3_4 = 0;
  uint8_t u_apprx_cmpr_and_2_5 = 0;
  uint8_t u_apprx_cmpr_and_1_6 = 0;
  uint8_t u_apprx_cmpr_and_0_7 = 0;
  uint8_t u_apprx_cmpr_and_8_0 = 0;
  uint8_t u_apprx_cmpr_and_7_1 = 0;
  uint8_t u_apprx_cmpr_and_6_2 = 0;
  uint8_t u_apprx_cmpr_and_5_3 = 0;
  uint8_t u_apprx_cmpr_and_4_4 = 0;
  uint8_t u_apprx_cmpr_and_3_5 = 0;
  uint8_t u_apprx_cmpr_and_2_6 = 0;
  uint8_t u_apprx_cmpr_and_1_7 = 0;
  uint8_t u_apprx_cmpr_and_0_8 = 0;
  uint8_t u_apprx_cmpr_and_9_0 = 0;
  uint8_t u_apprx_cmpr_and_8_1 = 0;
  uint8_t u_apprx_cmpr_and_7_2 = 0;
  uint8_t u_apprx_cmpr_and_6_3 = 0;
  uint8_t u_apprx_cmpr_and_5_4 = 0;
  uint8_t u_apprx_cmpr_and_4_5 = 0;
  uint8_t u_apprx_cmpr_and_3_6 = 0;
  uint8_t u_apprx_cmpr_and_2_7 = 0;
  uint8_t u_apprx_cmpr_and_1_8 = 0;
  uint8_t u_apprx_cmpr_and_0_9 = 0;
  uint8_t u_apprx_cmpr_and_9_1 = 0;
  uint8_t u_apprx_cmpr_and_8_2 = 0;
  uint8_t u_apprx_cmpr_and_7_3 = 0;
  uint8_t u_apprx_cmpr_and_6_4 = 0;
  uint8_t u_apprx_cmpr_and_5_5 = 0;
  uint8_t u_apprx_cmpr_and_4_6 = 0;
  uint8_t u_apprx_cmpr_and_3_7 = 0;
  uint8_t u_apprx_cmpr_and_2_8 = 0;
  uint8_t u_apprx_cmpr_and_1_9 = 0;
  uint8_t u_apprx_cmpr_and_9_2 = 0;
  uint8_t u_apprx_cmpr_and_8_3 = 0;
  uint8_t u_apprx_cmpr_and_7_4 = 0;
  uint8_t u_apprx_cmpr_and_6_5 = 0;
  uint8_t u_apprx_cmpr_and_5_6 = 0;
  uint8_t u_apprx_cmpr_and_4_7 = 0;
  uint8_t u_apprx_cmpr_and_3_8 = 0;
  uint8_t u_apprx_cmpr_and_2_9 = 0;
  uint8_t u_apprx_cmpr_and_9_3 = 0;
  uint8_t u_apprx_cmpr_and_8_4 = 0;
  uint8_t u_apprx_cmpr_and_7_5 = 0;
  uint8_t u_apprx_cmpr_and_6_6 = 0;
  uint8_t u_apprx_cmpr_and_5_7 = 0;
  uint8_t u_apprx_cmpr_and_4_8 = 0;
  uint8_t u_apprx_cmpr_and_3_9 = 0;
  uint8_t u_apprx_cmpr_and_9_4 = 0;
  uint8_t u_apprx_cmpr_and_8_5 = 0;
  uint8_t u_apprx_cmpr_and_7_6 = 0;
  uint8_t u_apprx_cmpr_and_6_7 = 0;
  uint8_t u_apprx_cmpr_and_5_8 = 0;
  uint8_t u_apprx_cmpr_and_4_9 = 0;
  uint8_t u_apprx_cmpr_and_9_5 = 0;
  uint8_t u_apprx_cmpr_and_8_6 = 0;
  uint8_t u_apprx_cmpr_and_7_7 = 0;
  uint8_t u_apprx_cmpr_and_6_8 = 0;
  uint8_t u_apprx_cmpr_and_5_9 = 0;
  uint8_t u_apprx_cmpr_and_9_6 = 0;
  uint8_t u_apprx_cmpr_and_8_7 = 0;
  uint8_t u_apprx_cmpr_and_7_8 = 0;
  uint8_t u_apprx_cmpr_and_6_9 = 0;
  uint8_t u_apprx_cmpr_and_9_7 = 0;
  uint8_t u_apprx_cmpr_and_8_8 = 0;
  uint8_t u_apprx_cmpr_and_7_9 = 0;
  uint8_t u_apprx_cmpr_and_9_8 = 0;
  uint8_t u_apprx_cmpr_and_8_9 = 0;
  uint8_t u_apprx_cmpr_and_9_9 = 0;
  uint8_t u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_and_2 = 0;
  uint8_t u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_or_2 = 0;
  uint8_t u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_2 = 0;
  uint8_t u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_and_2 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_or_2 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_2 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_fa_10_0_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_10_0_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_10_0_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_10_0_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_10_0_fa_or0 = 0;
  uint8_t u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_fa_11_1_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_11_1_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_11_1_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_11_1_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_11_1_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_11_2_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_11_2_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_11_2_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_11_2_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_11_2_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_12_3_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_12_3_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_12_3_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_12_3_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_12_3_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_12_4_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_12_4_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_12_4_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_12_4_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_12_4_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_13_5_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_13_5_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_13_5_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_13_5_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_13_5_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_13_6_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_13_6_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_13_6_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_13_6_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_13_6_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_14_7_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_14_7_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_14_7_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_14_7_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_14_7_fa_or0 = 0;
  uint8_t u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_fa_12_8_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_12_8_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_12_8_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_12_8_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_12_8_fa_or0 = 0;
  uint8_t u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = 0;
  uint8_t u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = 0;
  uint8_t u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = 0;
  uint8_t u_apprx_cmpr_fa_14_9_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_14_9_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_14_9_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_14_9_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_14_9_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_15_10_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_15_10_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_15_10_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_15_10_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_15_10_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_15_11_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_15_11_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_15_11_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_15_11_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_15_11_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_16_12_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_16_12_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_16_12_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_16_12_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_16_12_fa_or0 = 0;
  uint8_t u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = 0;
  uint8_t u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = 0;
  uint8_t u_apprx_cmpr_fa_10_13_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_10_13_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_10_13_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_10_13_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_10_13_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_11_14_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_11_14_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_11_14_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_11_14_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_11_14_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_12_15_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_12_15_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_12_15_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_12_15_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_12_15_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_13_16_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_13_16_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_13_16_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_13_16_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_13_16_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_14_17_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_14_17_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_14_17_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_14_17_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_14_17_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_15_18_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_15_18_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_15_18_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_15_18_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_15_18_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_16_19_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_16_19_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_16_19_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_16_19_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_16_19_fa_or0 = 0;
  uint8_t u_apprx_cmpr_fa_17_20_fa_xor0 = 0;
  uint8_t u_apprx_cmpr_fa_17_20_fa_and0 = 0;
  uint8_t u_apprx_cmpr_fa_17_20_fa_xor1 = 0;
  uint8_t u_apprx_cmpr_fa_17_20_fa_and1 = 0;
  uint8_t u_apprx_cmpr_fa_17_20_fa_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic0_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic0_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic0_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic1_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic1_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic1_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor1 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_1_1_0_0 = 0;
  uint8_t u_apprx_cmpr_final_adder_or0_1_1_0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic2_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic2_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic2_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor2 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_2_0_1_1 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_2_1_0_2 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_2_1_1_3 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_2_2_0_4 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred0_2_2__1_1 = 0;
  uint8_t u_apprx_cmpr_final_adder_or0_2_2_2 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic3_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic3_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic3_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor3 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_3_0_1_5 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_3_1_0_6 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_3_1_1_7 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_3_1_2_8 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_3_2_0_9 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_3_2_1_10 = 0;
  uint8_t u_apprx_cmpr_final_adder_and0_3_3_0_11 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred0_3_3__1_3 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred0_3_3__2_4 = 0;
  uint8_t u_apprx_cmpr_final_adder_or0_3_3_5 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic4_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic4_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic4_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor4 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_0_0_0_12 = 0;
  uint8_t u_apprx_cmpr_final_adder_or1_0_0_6 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic5_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic5_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic5_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor5 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_1_0_0_13 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_1_0_1_14 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_1_1_0_15 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred1_1_1__0_7 = 0;
  uint8_t u_apprx_cmpr_final_adder_or1_1_1_8 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic6_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic6_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic6_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor6 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_2_0_0_16 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_2_0_1_17 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_2_0_2_18 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_2_1_0_19 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_2_1_1_20 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_2_2_0_21 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred1_2_2__0_9 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred1_2_2__1_10 = 0;
  uint8_t u_apprx_cmpr_final_adder_or1_2_2_11 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic7_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic7_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic7_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor7 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_0_0_22 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_0_1_23 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_0_2_24 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_0_3_25 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_1_0_26 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_1_1_27 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_1_2_28 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_2_0_29 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_2_1_30 = 0;
  uint8_t u_apprx_cmpr_final_adder_and1_3_3_0_31 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred1_3_3__0_12 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred1_3_3__1_13 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred1_3_3__2_14 = 0;
  uint8_t u_apprx_cmpr_final_adder_or1_3_3_15 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic8_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic8_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic8_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor8 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_0_0_0_32 = 0;
  uint8_t u_apprx_cmpr_final_adder_or2_0_0_16 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor9 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_1_0_0_33 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_1_0_1_34 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_1_1_0_35 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred2_1_1__0_17 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic10_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic10_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic10_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor10 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_2_0_0_36 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_2_0_1_37 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_2_0_2_38 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_2_1_0_39 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_2_1_1_40 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred2_2_2__0_18 = 0;
  uint8_t u_apprx_cmpr_final_adder_or2_2_2_19 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic11_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic11_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic11_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor11 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_3_0_0_41 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_3_0_1_42 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_3_0_2_43 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_3_0_3_44 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_3_1_0_45 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_3_1_1_46 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_3_1_2_47 = 0;
  uint8_t u_apprx_cmpr_final_adder_and2_3_3_0_48 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred2_3_3__1_20 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred2_3_3__2_21 = 0;
  uint8_t u_apprx_cmpr_final_adder_or2_3_3_22 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic12_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic12_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic12_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor12 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_0_0_0_49 = 0;
  uint8_t u_apprx_cmpr_final_adder_or3_0_0_23 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic13_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic13_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic13_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor13 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_1_0_0_50 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_1_0_1_51 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_1_1_0_52 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred3_1_1__0_24 = 0;
  uint8_t u_apprx_cmpr_final_adder_or3_1_1_25 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor14 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_2_0_0_53 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_2_0_1_54 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_2_0_2_55 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_2_1_0_56 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_2_1_1_57 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_2_2_0_58 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred3_2_2__0_26 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred3_2_2__1_27 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic15_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic15_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic15_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor15 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_3_0_0_59 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_3_0_1_60 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_3_0_2_61 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_3_0_3_62 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_3_1_0_63 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_3_1_1_64 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_3_1_2_65 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_3_2_0_66 = 0;
  uint8_t u_apprx_cmpr_final_adder_and3_3_2_1_67 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred3_3_3__0_28 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred3_3_3__2_29 = 0;
  uint8_t u_apprx_cmpr_final_adder_or3_3_3_30 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic16_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic16_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic16_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor16 = 0;
  uint8_t u_apprx_cmpr_final_adder_and4_0_0_0_68 = 0;
  uint8_t u_apprx_cmpr_final_adder_or4_0_0_31 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic17_pg_logic_or0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic17_pg_logic_and0 = 0;
  uint8_t u_apprx_cmpr_final_adder_pg_logic17_pg_logic_xor0 = 0;
  uint8_t u_apprx_cmpr_final_adder_xor17 = 0;
  uint8_t u_apprx_cmpr_final_adder_and4_1_0_0_69 = 0;
  uint8_t u_apprx_cmpr_final_adder_and4_1_0_1_70 = 0;
  uint8_t u_apprx_cmpr_final_adder_and4_1_1_0_71 = 0;
  uint8_t u_apprx_cmpr_final_adder_orred4_1_1__0_32 = 0;
  uint8_t u_apprx_cmpr_final_adder_or4_1_1_33 = 0;

  u_apprx_cmpr_and_0_0 = ((a >> 0) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_1_0 = ((a >> 1) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_0_1 = ((a >> 0) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_2_0 = ((a >> 2) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_1_1 = ((a >> 1) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_0_2 = ((a >> 0) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_3_0 = ((a >> 3) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_2_1 = ((a >> 2) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_1_2 = ((a >> 1) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_0_3 = ((a >> 0) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_4_0 = ((a >> 4) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_3_1 = ((a >> 3) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_2_2 = ((a >> 2) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_1_3 = ((a >> 1) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_0_4 = ((a >> 0) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_5_0 = ((a >> 5) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_4_1 = ((a >> 4) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_3_2 = ((a >> 3) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_2_3 = ((a >> 2) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_1_4 = ((a >> 1) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_0_5 = ((a >> 0) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_6_0 = ((a >> 6) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_5_1 = ((a >> 5) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_4_2 = ((a >> 4) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_3_3 = ((a >> 3) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_2_4 = ((a >> 2) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_1_5 = ((a >> 1) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_0_6 = ((a >> 0) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_7_0 = ((a >> 7) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_6_1 = ((a >> 6) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_5_2 = ((a >> 5) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_4_3 = ((a >> 4) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_3_4 = ((a >> 3) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_2_5 = ((a >> 2) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_1_6 = ((a >> 1) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_0_7 = ((a >> 0) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_8_0 = ((a >> 8) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_7_1 = ((a >> 7) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_6_2 = ((a >> 6) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_5_3 = ((a >> 5) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_4_4 = ((a >> 4) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_3_5 = ((a >> 3) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_2_6 = ((a >> 2) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_1_7 = ((a >> 1) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_0_8 = ((a >> 0) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_9_0 = ((a >> 9) & 0x01) & ((b >> 0) & 0x01);
  u_apprx_cmpr_and_8_1 = ((a >> 8) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_7_2 = ((a >> 7) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_6_3 = ((a >> 6) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_5_4 = ((a >> 5) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_4_5 = ((a >> 4) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_3_6 = ((a >> 3) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_2_7 = ((a >> 2) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_1_8 = ((a >> 1) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_0_9 = ((a >> 0) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_and_9_1 = ((a >> 9) & 0x01) & ((b >> 1) & 0x01);
  u_apprx_cmpr_and_8_2 = ((a >> 8) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_7_3 = ((a >> 7) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_6_4 = ((a >> 6) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_5_5 = ((a >> 5) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_4_6 = ((a >> 4) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_3_7 = ((a >> 3) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_2_8 = ((a >> 2) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_1_9 = ((a >> 1) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_and_9_2 = ((a >> 9) & 0x01) & ((b >> 2) & 0x01);
  u_apprx_cmpr_and_8_3 = ((a >> 8) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_7_4 = ((a >> 7) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_6_5 = ((a >> 6) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_5_6 = ((a >> 5) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_4_7 = ((a >> 4) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_3_8 = ((a >> 3) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_2_9 = ((a >> 2) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_and_9_3 = ((a >> 9) & 0x01) & ((b >> 3) & 0x01);
  u_apprx_cmpr_and_8_4 = ((a >> 8) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_7_5 = ((a >> 7) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_6_6 = ((a >> 6) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_5_7 = ((a >> 5) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_4_8 = ((a >> 4) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_3_9 = ((a >> 3) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_and_9_4 = ((a >> 9) & 0x01) & ((b >> 4) & 0x01);
  u_apprx_cmpr_and_8_5 = ((a >> 8) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_7_6 = ((a >> 7) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_6_7 = ((a >> 6) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_5_8 = ((a >> 5) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_4_9 = ((a >> 4) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_and_9_5 = ((a >> 9) & 0x01) & ((b >> 5) & 0x01);
  u_apprx_cmpr_and_8_6 = ((a >> 8) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_7_7 = ((a >> 7) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_6_8 = ((a >> 6) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_5_9 = ((a >> 5) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_and_9_6 = ((a >> 9) & 0x01) & ((b >> 6) & 0x01);
  u_apprx_cmpr_and_8_7 = ((a >> 8) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_7_8 = ((a >> 7) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_6_9 = ((a >> 6) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_and_9_7 = ((a >> 9) & 0x01) & ((b >> 7) & 0x01);
  u_apprx_cmpr_and_8_8 = ((a >> 8) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_7_9 = ((a >> 7) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_and_9_8 = ((a >> 9) & 0x01) & ((b >> 8) & 0x01);
  u_apprx_cmpr_and_8_9 = ((a >> 8) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_and_9_9 = ((a >> 9) & 0x01) & ((b >> 9) & 0x01);
  u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = ((u_apprx_cmpr_and_2_0 >> 0) & 0x01) & ((u_apprx_cmpr_and_1_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = ((u_apprx_cmpr_and_2_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_1_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = ((u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_0_2 >> 0) & 0x01);
  u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_and_3_0 >> 0) & 0x01) & ((u_apprx_cmpr_and_2_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_and_3_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_2_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_and_1_2 >> 0) & 0x01) & ((u_apprx_cmpr_and_0_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_and_1_2 >> 0) & 0x01) | ((u_apprx_cmpr_and_0_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_0 = ((u_apprx_cmpr_and_4_0 >> 0) & 0x01) & ((u_apprx_cmpr_and_3_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_0 = ((u_apprx_cmpr_and_4_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_3_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_1 = ((u_apprx_cmpr_and_2_2 >> 0) & 0x01) & ((u_apprx_cmpr_and_1_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_1 = ((u_apprx_cmpr_and_2_2 >> 0) & 0x01) | ((u_apprx_cmpr_and_1_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 = ((u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 = ((u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_and_0_4 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_and_0 = ((u_apprx_cmpr_and_5_0 >> 0) & 0x01) & ((u_apprx_cmpr_and_4_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_or_0 = ((u_apprx_cmpr_and_5_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_4_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_and_1 = ((u_apprx_cmpr_and_3_2 >> 0) & 0x01) & ((u_apprx_cmpr_and_2_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_or_1 = ((u_apprx_cmpr_and_3_2 >> 0) & 0x01) | ((u_apprx_cmpr_and_2_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_and_2 = ((u_apprx_cmpr_and_1_4 >> 0) & 0x01) & ((u_apprx_cmpr_and_0_5 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_or_2 = ((u_apprx_cmpr_and_1_4 >> 0) & 0x01) | ((u_apprx_cmpr_and_0_5 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_0 = ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_1 = ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_or_2 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_2 = ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_and_2 >> 0) & 0x01) | ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_and_0 = ((u_apprx_cmpr_and_6_0 >> 0) & 0x01) & ((u_apprx_cmpr_and_5_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_or_0 = ((u_apprx_cmpr_and_6_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_5_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_out_0 = ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_4_2 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_and_3_3 >> 0) & 0x01) & ((u_apprx_cmpr_and_2_4 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_and_3_3 >> 0) & 0x01) | ((u_apprx_cmpr_and_2_4 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_and_1_5 >> 0) & 0x01) & ((u_apprx_cmpr_and_0_6 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_and_1_5 >> 0) & 0x01) | ((u_apprx_cmpr_and_0_6 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_and_7_0 >> 0) & 0x01) & ((u_apprx_cmpr_and_6_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_and_7_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_6_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_and_5_2 >> 0) & 0x01) & ((u_apprx_cmpr_and_4_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_and_5_2 >> 0) & 0x01) | ((u_apprx_cmpr_and_4_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_and_3_4 >> 0) & 0x01) & ((u_apprx_cmpr_and_2_5 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_and_3_4 >> 0) & 0x01) | ((u_apprx_cmpr_and_2_5 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_and_1_6 >> 0) & 0x01) & ((u_apprx_cmpr_and_0_7 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_and_1_6 >> 0) & 0x01) | ((u_apprx_cmpr_and_0_7 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_and_0 = ((u_apprx_cmpr_and_8_0 >> 0) & 0x01) & ((u_apprx_cmpr_and_7_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_or_0 = ((u_apprx_cmpr_and_8_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_7_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_and_1 = ((u_apprx_cmpr_and_6_2 >> 0) & 0x01) & ((u_apprx_cmpr_and_5_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_or_1 = ((u_apprx_cmpr_and_6_2 >> 0) & 0x01) | ((u_apprx_cmpr_and_5_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_out_0 = ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_out_1 = ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_and_4_4 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_and_3_5 >> 0) & 0x01) & ((u_apprx_cmpr_and_2_6 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_and_3_5 >> 0) & 0x01) | ((u_apprx_cmpr_and_2_6 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_and_1_7 >> 0) & 0x01) & ((u_apprx_cmpr_and_0_8 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_and_1_7 >> 0) & 0x01) | ((u_apprx_cmpr_and_0_8 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_and_0 = ((u_apprx_cmpr_and_9_0 >> 0) & 0x01) & ((u_apprx_cmpr_and_8_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_or_0 = ((u_apprx_cmpr_and_9_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_8_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_and_1 = ((u_apprx_cmpr_and_7_2 >> 0) & 0x01) & ((u_apprx_cmpr_and_6_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_or_1 = ((u_apprx_cmpr_and_7_2 >> 0) & 0x01) | ((u_apprx_cmpr_and_6_3 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_and_2 = ((u_apprx_cmpr_and_5_4 >> 0) & 0x01) & ((u_apprx_cmpr_and_4_5 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_or_2 = ((u_apprx_cmpr_and_5_4 >> 0) & 0x01) | ((u_apprx_cmpr_and_4_5 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_0 = ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_1 = ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_or_2 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_2 = ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_and_2 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_and_3_6 >> 0) & 0x01) & ((u_apprx_cmpr_and_2_7 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_and_3_6 >> 0) & 0x01) | ((u_apprx_cmpr_and_2_7 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_and_1_8 >> 0) & 0x01) & ((u_apprx_cmpr_and_0_9 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_and_1_8 >> 0) & 0x01) | ((u_apprx_cmpr_and_0_9 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_0_fa_xor0 = ((u_apprx_cmpr_and_9_1 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_8_2 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_0_fa_and0 = ((u_apprx_cmpr_and_9_1 >> 0) & 0x01) & ((u_apprx_cmpr_and_8_2 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_0_fa_xor1 = ((u_apprx_cmpr_fa_10_0_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_7_3 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_0_fa_and1 = ((u_apprx_cmpr_fa_10_0_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_7_3 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_0_fa_or0 = ((u_apprx_cmpr_fa_10_0_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_10_0_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_and_6_4 >> 0) & 0x01) & ((u_apprx_cmpr_and_5_5 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_and_6_4 >> 0) & 0x01) | ((u_apprx_cmpr_and_5_5 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_and_4_6 >> 0) & 0x01) & ((u_apprx_cmpr_and_3_7 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_and_4_6 >> 0) & 0x01) | ((u_apprx_cmpr_and_3_7 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_1_fa_xor0 = ((u_apprx_cmpr_fa_10_0_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_9_2 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_1_fa_and0 = ((u_apprx_cmpr_fa_10_0_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_and_9_2 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_1_fa_xor1 = ((u_apprx_cmpr_fa_11_1_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_8_3 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_1_fa_and1 = ((u_apprx_cmpr_fa_11_1_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_8_3 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_1_fa_or0 = ((u_apprx_cmpr_fa_11_1_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_11_1_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_2_fa_xor0 = ((u_apprx_cmpr_and_7_4 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_6_5 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_2_fa_and0 = ((u_apprx_cmpr_and_7_4 >> 0) & 0x01) & ((u_apprx_cmpr_and_6_5 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_2_fa_xor1 = ((u_apprx_cmpr_fa_11_2_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_5_6 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_2_fa_and1 = ((u_apprx_cmpr_fa_11_2_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_5_6 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_2_fa_or0 = ((u_apprx_cmpr_fa_11_2_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_11_2_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_3_fa_xor0 = ((u_apprx_cmpr_fa_11_2_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_11_1_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_3_fa_and0 = ((u_apprx_cmpr_fa_11_2_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_11_1_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_3_fa_xor1 = ((u_apprx_cmpr_fa_12_3_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_9_3 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_3_fa_and1 = ((u_apprx_cmpr_fa_12_3_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_9_3 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_3_fa_or0 = ((u_apprx_cmpr_fa_12_3_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_12_3_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_4_fa_xor0 = ((u_apprx_cmpr_and_8_4 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_7_5 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_4_fa_and0 = ((u_apprx_cmpr_and_8_4 >> 0) & 0x01) & ((u_apprx_cmpr_and_7_5 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_4_fa_xor1 = ((u_apprx_cmpr_fa_12_4_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_6_6 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_4_fa_and1 = ((u_apprx_cmpr_fa_12_4_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_6_6 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_4_fa_or0 = ((u_apprx_cmpr_fa_12_4_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_12_4_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_5_fa_xor0 = ((u_apprx_cmpr_fa_12_4_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_12_3_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_5_fa_and0 = ((u_apprx_cmpr_fa_12_4_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_12_3_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_5_fa_xor1 = ((u_apprx_cmpr_fa_13_5_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_9_4 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_5_fa_and1 = ((u_apprx_cmpr_fa_13_5_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_9_4 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_5_fa_or0 = ((u_apprx_cmpr_fa_13_5_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_13_5_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_6_fa_xor0 = ((u_apprx_cmpr_and_8_5 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_7_6 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_6_fa_and0 = ((u_apprx_cmpr_and_8_5 >> 0) & 0x01) & ((u_apprx_cmpr_and_7_6 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_6_fa_xor1 = ((u_apprx_cmpr_fa_13_6_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_6_7 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_6_fa_and1 = ((u_apprx_cmpr_fa_13_6_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_6_7 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_6_fa_or0 = ((u_apprx_cmpr_fa_13_6_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_13_6_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_7_fa_xor0 = ((u_apprx_cmpr_fa_13_6_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_13_5_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_7_fa_and0 = ((u_apprx_cmpr_fa_13_6_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_13_5_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_7_fa_xor1 = ((u_apprx_cmpr_fa_14_7_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_9_5 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_7_fa_and1 = ((u_apprx_cmpr_fa_14_7_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_9_5 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_7_fa_or0 = ((u_apprx_cmpr_fa_14_7_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_14_7_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = ((u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = ((u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = ((u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_4_4_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = ((u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_5_5_general_approx_cmprs_6_3_0_approx_cmprs_6_3_out_2 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_6_6_general_approx_cmprs_7_4_1_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_7_7_general_approx_cmprs_8_4_1_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_0 = ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_0 = ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_1 = ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_or_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_1 = ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_0_approx_cmprs_5_3_or_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 = ((u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 = ((u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_8_general_approx_cmprs_9_5_1_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_0 = ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_0 = ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_1 = ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_2 >> 0) & 0x01) & ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_1 = ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_0_approx_cmprs_6_3_out_2 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 = ((u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 = ((u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_9_general_approx_cmprs_10_5_1_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_and_2_8 >> 0) & 0x01) & ((u_apprx_cmpr_and_1_9 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_and_2_8 >> 0) & 0x01) | ((u_apprx_cmpr_and_1_9 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_fa_10_0_fa_xor1 >> 0) & 0x01) & ((u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_fa_10_0_fa_xor1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_and_4_7 >> 0) & 0x01) & ((u_apprx_cmpr_and_3_8 >> 0) & 0x01);
  u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_and_4_7 >> 0) & 0x01) | ((u_apprx_cmpr_and_3_8 >> 0) & 0x01);
  u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_and_2_9 >> 0) & 0x01) & ((u_apprx_cmpr_fa_11_1_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_and_2_9 >> 0) & 0x01) | ((u_apprx_cmpr_fa_11_1_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_8_fa_xor0 = ((u_apprx_cmpr_and_5_7 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_4_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_8_fa_and0 = ((u_apprx_cmpr_and_5_7 >> 0) & 0x01) & ((u_apprx_cmpr_and_4_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_8_fa_xor1 = ((u_apprx_cmpr_fa_12_8_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_3_9 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_8_fa_and1 = ((u_apprx_cmpr_fa_12_8_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_3_9 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_8_fa_or0 = ((u_apprx_cmpr_fa_12_8_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_12_8_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 = ((u_apprx_cmpr_fa_12_8_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_and_5_8 >> 0) & 0x01);
  u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 = ((u_apprx_cmpr_fa_12_8_fa_or0 >> 0) & 0x01) | ((u_apprx_cmpr_and_5_8 >> 0) & 0x01);
  u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 = ((u_apprx_cmpr_and_4_9 >> 0) & 0x01) & ((u_apprx_cmpr_fa_13_5_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 = ((u_apprx_cmpr_and_4_9 >> 0) & 0x01) | ((u_apprx_cmpr_fa_13_5_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 = ((u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 = ((u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_and_1 >> 0) & 0x01) | ((u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_9_fa_xor0 = ((u_apprx_cmpr_and_8_6 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_7_7 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_9_fa_and0 = ((u_apprx_cmpr_and_8_6 >> 0) & 0x01) & ((u_apprx_cmpr_and_7_7 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_9_fa_xor1 = ((u_apprx_cmpr_fa_14_9_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_6_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_9_fa_and1 = ((u_apprx_cmpr_fa_14_9_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_6_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_9_fa_or0 = ((u_apprx_cmpr_fa_14_9_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_14_9_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_10_fa_xor0 = ((u_apprx_cmpr_fa_14_9_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_14_7_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_10_fa_and0 = ((u_apprx_cmpr_fa_14_9_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_14_7_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_10_fa_xor1 = ((u_apprx_cmpr_fa_15_10_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_9_6 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_10_fa_and1 = ((u_apprx_cmpr_fa_15_10_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_9_6 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_10_fa_or0 = ((u_apprx_cmpr_fa_15_10_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_15_10_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_11_fa_xor0 = ((u_apprx_cmpr_and_8_7 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_7_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_11_fa_and0 = ((u_apprx_cmpr_and_8_7 >> 0) & 0x01) & ((u_apprx_cmpr_and_7_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_11_fa_xor1 = ((u_apprx_cmpr_fa_15_11_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_6_9 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_11_fa_and1 = ((u_apprx_cmpr_fa_15_11_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_6_9 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_11_fa_or0 = ((u_apprx_cmpr_fa_15_11_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_15_11_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_12_fa_xor0 = ((u_apprx_cmpr_fa_15_11_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_15_10_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_12_fa_and0 = ((u_apprx_cmpr_fa_15_11_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_15_10_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_12_fa_xor1 = ((u_apprx_cmpr_fa_16_12_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_9_7 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_12_fa_and1 = ((u_apprx_cmpr_fa_16_12_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_9_7 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_12_fa_or0 = ((u_apprx_cmpr_fa_16_12_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_16_12_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = ((u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = ((u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = ((u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_27_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_0 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 = ((u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 = ((u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_out_1 >> 0) & 0x01);
  u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 = ((u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_and_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_28_general_approx_cmprs_5_3_0_approx_cmprs_5_3_or_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_13_fa_xor0 = ((u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_13_fa_and0 = ((u_apprx_cmpr_compr_10_10_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01) & ((u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_13_fa_xor1 = ((u_apprx_cmpr_fa_10_13_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_13_fa_and1 = ((u_apprx_cmpr_fa_10_13_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_10_29_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_fa_10_13_fa_or0 = ((u_apprx_cmpr_fa_10_13_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_10_13_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_14_fa_xor0 = ((u_apprx_cmpr_fa_10_13_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_11_2_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_14_fa_and0 = ((u_apprx_cmpr_fa_10_13_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_11_2_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_14_fa_xor1 = ((u_apprx_cmpr_fa_11_14_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_14_fa_and1 = ((u_apprx_cmpr_fa_11_14_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_11_14_fa_or0 = ((u_apprx_cmpr_fa_11_14_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_11_14_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_15_fa_xor0 = ((u_apprx_cmpr_fa_11_14_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_12_3_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_15_fa_and0 = ((u_apprx_cmpr_fa_11_14_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_12_3_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_15_fa_xor1 = ((u_apprx_cmpr_fa_12_15_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_12_4_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_15_fa_and1 = ((u_apprx_cmpr_fa_12_15_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_12_4_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_12_15_fa_or0 = ((u_apprx_cmpr_fa_12_15_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_12_15_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_16_fa_xor0 = ((u_apprx_cmpr_fa_12_15_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_13_6_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_16_fa_and0 = ((u_apprx_cmpr_fa_12_15_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_13_6_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_16_fa_xor1 = ((u_apprx_cmpr_fa_13_16_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_16_fa_and1 = ((u_apprx_cmpr_fa_13_16_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01);
  u_apprx_cmpr_fa_13_16_fa_or0 = ((u_apprx_cmpr_fa_13_16_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_13_16_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_17_fa_xor0 = ((u_apprx_cmpr_fa_13_16_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_5_9 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_17_fa_and0 = ((u_apprx_cmpr_fa_13_16_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_and_5_9 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_17_fa_xor1 = ((u_apprx_cmpr_fa_14_17_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_14_7_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_17_fa_and1 = ((u_apprx_cmpr_fa_14_17_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_14_7_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_14_17_fa_or0 = ((u_apprx_cmpr_fa_14_17_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_14_17_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_18_fa_xor0 = ((u_apprx_cmpr_fa_14_17_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_15_10_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_18_fa_and0 = ((u_apprx_cmpr_fa_14_17_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_15_10_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_18_fa_xor1 = ((u_apprx_cmpr_fa_15_18_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_15_11_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_18_fa_and1 = ((u_apprx_cmpr_fa_15_18_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_15_11_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_fa_15_18_fa_or0 = ((u_apprx_cmpr_fa_15_18_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_15_18_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_19_fa_xor0 = ((u_apprx_cmpr_fa_15_18_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_8_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_19_fa_and0 = ((u_apprx_cmpr_fa_15_18_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_and_8_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_19_fa_xor1 = ((u_apprx_cmpr_fa_16_19_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_7_9 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_19_fa_and1 = ((u_apprx_cmpr_fa_16_19_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_7_9 >> 0) & 0x01);
  u_apprx_cmpr_fa_16_19_fa_or0 = ((u_apprx_cmpr_fa_16_19_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_16_19_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_fa_17_20_fa_xor0 = ((u_apprx_cmpr_fa_16_19_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_16_12_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_17_20_fa_and0 = ((u_apprx_cmpr_fa_16_19_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_16_12_fa_or0 >> 0) & 0x01);
  u_apprx_cmpr_fa_17_20_fa_xor1 = ((u_apprx_cmpr_fa_17_20_fa_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_9_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_17_20_fa_and1 = ((u_apprx_cmpr_fa_17_20_fa_xor0 >> 0) & 0x01) & ((u_apprx_cmpr_and_9_8 >> 0) & 0x01);
  u_apprx_cmpr_fa_17_20_fa_or0 = ((u_apprx_cmpr_fa_17_20_fa_and0 >> 0) & 0x01) | ((u_apprx_cmpr_fa_17_20_fa_and1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic0_pg_logic_or0 = ((u_apprx_cmpr_and_1_0 >> 0) & 0x01) | ((u_apprx_cmpr_and_0_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic0_pg_logic_and0 = ((u_apprx_cmpr_and_1_0 >> 0) & 0x01) & ((u_apprx_cmpr_and_0_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic0_pg_logic_xor0 = ((u_apprx_cmpr_and_1_0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_0_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic1_pg_logic_or0 = ((u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic1_pg_logic_and0 = ((u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic1_pg_logic_xor0 = ((u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_2_2_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor1 = ((u_apprx_cmpr_final_adder_pg_logic1_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_pg_logic0_pg_logic_and0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_1_1_0_0 = ((u_apprx_cmpr_final_adder_pg_logic0_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic1_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or0_1_1_0 = ((u_apprx_cmpr_final_adder_pg_logic1_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and0_1_1_0_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic2_pg_logic_or0 = ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic2_pg_logic_and0 = ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic2_pg_logic_xor0 = ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_3_3_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor2 = ((u_apprx_cmpr_final_adder_pg_logic2_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or0_1_1_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_2_0_1_1 = ((u_apprx_cmpr_final_adder_pg_logic2_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic0_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_2_1_0_2 = ((u_apprx_cmpr_final_adder_pg_logic0_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic2_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_2_1_1_3 = ((u_apprx_cmpr_final_adder_and0_2_1_0_2 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic1_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_2_2_0_4 = ((u_apprx_cmpr_final_adder_pg_logic1_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic2_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred0_2_2__1_1 = ((u_apprx_cmpr_final_adder_and0_2_1_1_3 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and0_2_2_0_4 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or0_2_2_2 = ((u_apprx_cmpr_final_adder_pg_logic2_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred0_2_2__1_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic3_pg_logic_or0 = ((u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic3_pg_logic_and0 = ((u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic3_pg_logic_xor0 = ((u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_4_23_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor3 = ((u_apprx_cmpr_final_adder_pg_logic3_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or0_2_2_2 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_3_0_1_5 = ((u_apprx_cmpr_final_adder_pg_logic3_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic1_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_3_1_0_6 = ((u_apprx_cmpr_final_adder_pg_logic0_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic2_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_3_1_1_7 = ((u_apprx_cmpr_final_adder_pg_logic3_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic1_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_3_1_2_8 = ((u_apprx_cmpr_final_adder_and0_3_1_0_6 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and0_3_1_1_7 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_3_2_0_9 = ((u_apprx_cmpr_final_adder_pg_logic1_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic3_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_3_2_1_10 = ((u_apprx_cmpr_final_adder_and0_3_2_0_9 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic2_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and0_3_3_0_11 = ((u_apprx_cmpr_final_adder_pg_logic2_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic3_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred0_3_3__1_3 = ((u_apprx_cmpr_final_adder_and0_3_1_2_8 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and0_3_3_0_11 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred0_3_3__2_4 = ((u_apprx_cmpr_final_adder_and0_3_2_1_10 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred0_3_3__1_3 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or0_3_3_5 = ((u_apprx_cmpr_final_adder_pg_logic3_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred0_3_3__2_4 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic4_pg_logic_or0 = ((u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic4_pg_logic_and0 = ((u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic4_pg_logic_xor0 = ((u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_5_24_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor4 = ((u_apprx_cmpr_final_adder_pg_logic4_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or0_3_3_5 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_0_0_0_12 = ((u_apprx_cmpr_final_adder_or0_3_3_5 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic4_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or1_0_0_6 = ((u_apprx_cmpr_final_adder_pg_logic4_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and1_0_0_0_12 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic5_pg_logic_or0 = ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic5_pg_logic_and0 = ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic5_pg_logic_xor0 = ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_6_25_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor5 = ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or1_0_0_6 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_1_0_0_13 = ((u_apprx_cmpr_final_adder_or0_3_3_5 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_1_0_1_14 = ((u_apprx_cmpr_final_adder_and1_1_0_0_13 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic4_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_1_1_0_15 = ((u_apprx_cmpr_final_adder_pg_logic4_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred1_1_1__0_7 = ((u_apprx_cmpr_final_adder_and1_1_0_1_14 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and1_1_1_0_15 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or1_1_1_8 = ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred1_1_1__0_7 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic6_pg_logic_or0 = ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic6_pg_logic_and0 = ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic6_pg_logic_xor0 = ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_7_26_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor6 = ((u_apprx_cmpr_final_adder_pg_logic6_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or1_1_1_8 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_2_0_0_16 = ((u_apprx_cmpr_final_adder_or0_3_3_5 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_2_0_1_17 = ((u_apprx_cmpr_final_adder_pg_logic6_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic4_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_2_0_2_18 = ((u_apprx_cmpr_final_adder_and1_2_0_0_16 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and1_2_0_1_17 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_2_1_0_19 = ((u_apprx_cmpr_final_adder_pg_logic4_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic6_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_2_1_1_20 = ((u_apprx_cmpr_final_adder_and1_2_1_0_19 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_2_2_0_21 = ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic6_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred1_2_2__0_9 = ((u_apprx_cmpr_final_adder_and1_2_0_2_18 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and1_2_1_1_20 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred1_2_2__1_10 = ((u_apprx_cmpr_final_adder_orred1_2_2__0_9 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and1_2_2_0_21 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or1_2_2_11 = ((u_apprx_cmpr_final_adder_pg_logic6_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred1_2_2__1_10 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic7_pg_logic_or0 = ((u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic7_pg_logic_and0 = ((u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic7_pg_logic_xor0 = ((u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_8_46_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor7 = ((u_apprx_cmpr_final_adder_pg_logic7_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or1_2_2_11 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_0_0_22 = ((u_apprx_cmpr_final_adder_or0_3_3_5 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic6_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_0_1_23 = ((u_apprx_cmpr_final_adder_pg_logic7_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_0_2_24 = ((u_apprx_cmpr_final_adder_and1_3_0_0_22 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and1_3_0_1_23 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_0_3_25 = ((u_apprx_cmpr_final_adder_and1_3_0_2_24 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic4_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_1_0_26 = ((u_apprx_cmpr_final_adder_pg_logic4_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic6_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_1_1_27 = ((u_apprx_cmpr_final_adder_pg_logic7_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_1_2_28 = ((u_apprx_cmpr_final_adder_and1_3_1_0_26 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and1_3_1_1_27 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_2_0_29 = ((u_apprx_cmpr_final_adder_pg_logic5_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic7_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_2_1_30 = ((u_apprx_cmpr_final_adder_and1_3_2_0_29 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic6_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and1_3_3_0_31 = ((u_apprx_cmpr_final_adder_pg_logic6_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic7_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred1_3_3__0_12 = ((u_apprx_cmpr_final_adder_and1_3_0_3_25 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and1_3_2_1_30 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred1_3_3__1_13 = ((u_apprx_cmpr_final_adder_and1_3_1_2_28 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and1_3_3_0_31 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred1_3_3__2_14 = ((u_apprx_cmpr_final_adder_orred1_3_3__0_12 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred1_3_3__1_13 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or1_3_3_15 = ((u_apprx_cmpr_final_adder_pg_logic7_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred1_3_3__2_14 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic8_pg_logic_or0 = ((u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) | ((u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic8_pg_logic_and0 = ((u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) & ((u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic8_pg_logic_xor0 = ((u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_out_0 >> 0) & 0x01) ^ ((u_apprx_cmpr_compr_9_47_general_approx_cmprs_3_2_0_approx_cmprs_3_2_or_0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor8 = ((u_apprx_cmpr_final_adder_pg_logic8_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or1_3_3_15 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_0_0_0_32 = ((u_apprx_cmpr_final_adder_or1_3_3_15 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic8_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or2_0_0_16 = ((u_apprx_cmpr_final_adder_pg_logic8_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and2_0_0_0_32 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor9 = ((u_apprx_cmpr_fa_10_13_fa_xor1 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or2_0_0_16 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_1_0_0_33 = ((u_apprx_cmpr_final_adder_or1_3_3_15 >> 0) & 0x01) & ((u_apprx_cmpr_fa_10_13_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_1_0_1_34 = ((u_apprx_cmpr_final_adder_and2_1_0_0_33 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic8_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_1_1_0_35 = ((u_apprx_cmpr_final_adder_pg_logic8_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_10_13_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred2_1_1__0_17 = ((u_apprx_cmpr_final_adder_and2_1_0_1_34 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and2_1_1_0_35 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic10_pg_logic_or0 = ((u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01) | ((u_apprx_cmpr_fa_11_14_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic10_pg_logic_and0 = ((u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01) & ((u_apprx_cmpr_fa_11_14_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic10_pg_logic_xor0 = ((u_apprx_cmpr_compr_11_30_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_11_14_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor10 = ((u_apprx_cmpr_final_adder_pg_logic10_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_orred2_1_1__0_17 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_2_0_0_36 = ((u_apprx_cmpr_final_adder_or1_3_3_15 >> 0) & 0x01) & ((u_apprx_cmpr_fa_10_13_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_2_0_1_37 = ((u_apprx_cmpr_final_adder_pg_logic10_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic8_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_2_0_2_38 = ((u_apprx_cmpr_final_adder_and2_2_0_0_36 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and2_2_0_1_37 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_2_1_0_39 = ((u_apprx_cmpr_final_adder_pg_logic8_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic10_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_2_1_1_40 = ((u_apprx_cmpr_final_adder_and2_2_1_0_39 >> 0) & 0x01) & ((u_apprx_cmpr_fa_10_13_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred2_2_2__0_18 = ((u_apprx_cmpr_final_adder_and2_2_0_2_38 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and2_2_1_1_40 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or2_2_2_19 = ((u_apprx_cmpr_final_adder_pg_logic10_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred2_2_2__0_18 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic11_pg_logic_or0 = ((u_apprx_cmpr_fa_12_8_fa_xor1 >> 0) & 0x01) | ((u_apprx_cmpr_fa_12_15_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic11_pg_logic_and0 = ((u_apprx_cmpr_fa_12_8_fa_xor1 >> 0) & 0x01) & ((u_apprx_cmpr_fa_12_15_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic11_pg_logic_xor0 = ((u_apprx_cmpr_fa_12_8_fa_xor1 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_12_15_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor11 = ((u_apprx_cmpr_final_adder_pg_logic11_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or2_2_2_19 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_3_0_0_41 = ((u_apprx_cmpr_final_adder_or1_3_3_15 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic10_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_3_0_1_42 = ((u_apprx_cmpr_final_adder_pg_logic11_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_10_13_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_3_0_2_43 = ((u_apprx_cmpr_final_adder_and2_3_0_0_41 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and2_3_0_1_42 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_3_0_3_44 = ((u_apprx_cmpr_final_adder_and2_3_0_2_43 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic8_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_3_1_0_45 = ((u_apprx_cmpr_final_adder_pg_logic8_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic10_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_3_1_1_46 = ((u_apprx_cmpr_final_adder_pg_logic11_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_10_13_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_3_1_2_47 = ((u_apprx_cmpr_final_adder_and2_3_1_0_45 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and2_3_1_1_46 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and2_3_3_0_48 = ((u_apprx_cmpr_final_adder_pg_logic10_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic11_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred2_3_3__1_20 = ((u_apprx_cmpr_final_adder_and2_3_1_2_47 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and2_3_3_0_48 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred2_3_3__2_21 = ((u_apprx_cmpr_final_adder_and2_3_0_3_44 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred2_3_3__1_20 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or2_3_3_22 = ((u_apprx_cmpr_final_adder_pg_logic11_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred2_3_3__2_21 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic12_pg_logic_or0 = ((u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01) | ((u_apprx_cmpr_fa_13_16_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic12_pg_logic_and0 = ((u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01) & ((u_apprx_cmpr_fa_13_16_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic12_pg_logic_xor0 = ((u_apprx_cmpr_compr_13_32_general_approx_cmprs_4_2_0_approx_cmprs_4_2_out_1 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_13_16_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor12 = ((u_apprx_cmpr_final_adder_pg_logic12_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or2_3_3_22 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_0_0_0_49 = ((u_apprx_cmpr_final_adder_or2_3_3_22 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic12_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or3_0_0_23 = ((u_apprx_cmpr_final_adder_pg_logic12_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and3_0_0_0_49 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic13_pg_logic_or0 = ((u_apprx_cmpr_fa_14_9_fa_xor1 >> 0) & 0x01) | ((u_apprx_cmpr_fa_14_17_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic13_pg_logic_and0 = ((u_apprx_cmpr_fa_14_9_fa_xor1 >> 0) & 0x01) & ((u_apprx_cmpr_fa_14_17_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic13_pg_logic_xor0 = ((u_apprx_cmpr_fa_14_9_fa_xor1 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_14_17_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor13 = ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or3_0_0_23 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_1_0_0_50 = ((u_apprx_cmpr_final_adder_or2_3_3_22 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_1_0_1_51 = ((u_apprx_cmpr_final_adder_and3_1_0_0_50 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic12_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_1_1_0_52 = ((u_apprx_cmpr_final_adder_pg_logic12_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred3_1_1__0_24 = ((u_apprx_cmpr_final_adder_and3_1_0_1_51 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and3_1_1_0_52 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or3_1_1_25 = ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred3_1_1__0_24 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor14 = ((u_apprx_cmpr_fa_15_18_fa_xor1 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or3_1_1_25 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_2_0_0_53 = ((u_apprx_cmpr_final_adder_or2_3_3_22 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_2_0_1_54 = ((u_apprx_cmpr_fa_15_18_fa_xor1 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic12_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_2_0_2_55 = ((u_apprx_cmpr_final_adder_and3_2_0_0_53 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and3_2_0_1_54 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_2_1_0_56 = ((u_apprx_cmpr_final_adder_pg_logic12_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_15_18_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_2_1_1_57 = ((u_apprx_cmpr_final_adder_and3_2_1_0_56 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_2_2_0_58 = ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_15_18_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred3_2_2__0_26 = ((u_apprx_cmpr_final_adder_and3_2_0_2_55 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and3_2_1_1_57 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred3_2_2__1_27 = ((u_apprx_cmpr_final_adder_orred3_2_2__0_26 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and3_2_2_0_58 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic15_pg_logic_or0 = ((u_apprx_cmpr_fa_16_12_fa_xor1 >> 0) & 0x01) | ((u_apprx_cmpr_fa_16_19_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic15_pg_logic_and0 = ((u_apprx_cmpr_fa_16_12_fa_xor1 >> 0) & 0x01) & ((u_apprx_cmpr_fa_16_19_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic15_pg_logic_xor0 = ((u_apprx_cmpr_fa_16_12_fa_xor1 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_16_19_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor15 = ((u_apprx_cmpr_final_adder_pg_logic15_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_orred3_2_2__1_27 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_3_0_0_59 = ((u_apprx_cmpr_final_adder_or2_3_3_22 >> 0) & 0x01) & ((u_apprx_cmpr_fa_15_18_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_3_0_1_60 = ((u_apprx_cmpr_final_adder_pg_logic15_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_3_0_2_61 = ((u_apprx_cmpr_final_adder_and3_3_0_0_59 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and3_3_0_1_60 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_3_0_3_62 = ((u_apprx_cmpr_final_adder_and3_3_0_2_61 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic12_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_3_1_0_63 = ((u_apprx_cmpr_final_adder_pg_logic12_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_fa_15_18_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_3_1_1_64 = ((u_apprx_cmpr_final_adder_pg_logic15_pg_logic_or0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_3_1_2_65 = ((u_apprx_cmpr_final_adder_and3_3_1_0_63 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_and3_3_1_1_64 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_3_2_0_66 = ((u_apprx_cmpr_final_adder_pg_logic13_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic15_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and3_3_2_1_67 = ((u_apprx_cmpr_final_adder_and3_3_2_0_66 >> 0) & 0x01) & ((u_apprx_cmpr_fa_15_18_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred3_3_3__0_28 = ((u_apprx_cmpr_final_adder_and3_3_0_3_62 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and3_3_2_1_67 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred3_3_3__2_29 = ((u_apprx_cmpr_final_adder_orred3_3_3__0_28 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and3_3_1_2_65 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or3_3_3_30 = ((u_apprx_cmpr_final_adder_pg_logic15_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred3_3_3__2_29 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic16_pg_logic_or0 = ((u_apprx_cmpr_and_8_9 >> 0) & 0x01) | ((u_apprx_cmpr_fa_17_20_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic16_pg_logic_and0 = ((u_apprx_cmpr_and_8_9 >> 0) & 0x01) & ((u_apprx_cmpr_fa_17_20_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic16_pg_logic_xor0 = ((u_apprx_cmpr_and_8_9 >> 0) & 0x01) ^ ((u_apprx_cmpr_fa_17_20_fa_xor1 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor16 = ((u_apprx_cmpr_final_adder_pg_logic16_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or3_3_3_30 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and4_0_0_0_68 = ((u_apprx_cmpr_final_adder_or3_3_3_30 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic16_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or4_0_0_31 = ((u_apprx_cmpr_final_adder_pg_logic16_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and4_0_0_0_68 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic17_pg_logic_or0 = ((u_apprx_cmpr_fa_17_20_fa_or0 >> 0) & 0x01) | ((u_apprx_cmpr_and_9_9 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic17_pg_logic_and0 = ((u_apprx_cmpr_fa_17_20_fa_or0 >> 0) & 0x01) & ((u_apprx_cmpr_and_9_9 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_pg_logic17_pg_logic_xor0 = ((u_apprx_cmpr_fa_17_20_fa_or0 >> 0) & 0x01) ^ ((u_apprx_cmpr_and_9_9 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_xor17 = ((u_apprx_cmpr_final_adder_pg_logic17_pg_logic_xor0 >> 0) & 0x01) ^ ((u_apprx_cmpr_final_adder_or4_0_0_31 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and4_1_0_0_69 = ((u_apprx_cmpr_final_adder_or3_3_3_30 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic17_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and4_1_0_1_70 = ((u_apprx_cmpr_final_adder_and4_1_0_0_69 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic16_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_and4_1_1_0_71 = ((u_apprx_cmpr_final_adder_pg_logic16_pg_logic_and0 >> 0) & 0x01) & ((u_apprx_cmpr_final_adder_pg_logic17_pg_logic_or0 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_orred4_1_1__0_32 = ((u_apprx_cmpr_final_adder_and4_1_0_1_70 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_and4_1_1_0_71 >> 0) & 0x01);
  u_apprx_cmpr_final_adder_or4_1_1_33 = ((u_apprx_cmpr_final_adder_pg_logic17_pg_logic_and0 >> 0) & 0x01) | ((u_apprx_cmpr_final_adder_orred4_1_1__0_32 >> 0) & 0x01);

  u_apprx_cmpr_out |= ((u_apprx_cmpr_and_0_0 >> 0) & 0x01ull) << 0;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_pg_logic0_pg_logic_xor0 >> 0) & 0x01ull) << 1;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor1 >> 0) & 0x01ull) << 2;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor2 >> 0) & 0x01ull) << 3;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor3 >> 0) & 0x01ull) << 4;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor4 >> 0) & 0x01ull) << 5;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor5 >> 0) & 0x01ull) << 6;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor6 >> 0) & 0x01ull) << 7;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor7 >> 0) & 0x01ull) << 8;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor8 >> 0) & 0x01ull) << 9;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor9 >> 0) & 0x01ull) << 10;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor10 >> 0) & 0x01ull) << 11;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor11 >> 0) & 0x01ull) << 12;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor12 >> 0) & 0x01ull) << 13;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor13 >> 0) & 0x01ull) << 14;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor14 >> 0) & 0x01ull) << 15;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor15 >> 0) & 0x01ull) << 16;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor16 >> 0) & 0x01ull) << 17;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_xor17 >> 0) & 0x01ull) << 18;
  u_apprx_cmpr_out |= ((u_apprx_cmpr_final_adder_or4_1_1_33 >> 0) & 0x01ull) << 19;
  return u_apprx_cmpr_out;
}