{\rtf1\ansi\ansicpg1252\uc1 \deff0\deflang1033\deflangfe1033
{\fonttbl {\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}
{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}
}
{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;\red0\green128\blue0;\red96\green64\blue32;\rede0\green128\blue0;\red128\green0\blue0;\red128\green96\blue32;\red0\green32\blue128;\red0\green128\blue128;\red255\green0\blue255;\red0\green0\blue0;\red112\green0\blue112;\red255\green0\blue0;}
{\stylesheet
{\widctlpar\adjustright \fs20\cgrid \snext0 Normal;}
{\paperw11900\paperh16840\margl1800\margr1800\margt1440\margb1440\gutter0\ltrsect}
{\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid \sbasedon0 \snext0 heading 1;}
{\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid \sbasedon0 \snext0 heading 2;}
{\s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid \sbasedon0 \snext0 heading 3;}
{\s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext0 heading 4;}{\*\cs10 \additive Default Paragraph Font;}
{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid \sbasedon0 \snext0 heading 5;}{\*\cs10 \additive Default Paragraph Font;}
{\s6\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs12\cgrid \sbasedon0 \snext0 heading 6;}{\*\cs10 \additive Default Paragraph Font;}
{\s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid \sbasedon0 \snext15 Title;}
{\s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid \sbasedon0 \snext16 Subtitle;}
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid \sbasedon0 \snext17 BodyText;}
{\s18\widctlpar\fs22\cgrid \sbasedon0 \snext18 DenseText;}
{\s28\widctlpar\tqc\tx4320\tqr\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext28 header;}
{\s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid \sbasedon0 \snext29 footer;}
{\s30\li360\sa60\sb120\keepn\widctlpar\adjustright \b\f1\fs20\cgrid \sbasedon0 \snext30 GroupHeader;}
{\s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext41 Code Example 0;}
{\s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext42 Code Example 1;}
{\s42\li720\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext43 Code Example 2;}
{\s43\li1080\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext44 Code Example 3;}
{\s44\li1440\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext45 Code Example 4;}
{\s45\li1800\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext46 Code Example 5;}
{\s46\li2160\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext47 Code Example 6;}
{\s47\li2520\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext48 Code Example 7;}
{\s48\li2880\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext49 Code Example 8;}
{\s49\li3240\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext50 Code Example 9;}
{\s50\li3600\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext51 Code Example 10;}
{\s51\li3960\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext52 Code Example 11;}
{\s52\li4320\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext53 Code Example 12;}
{\s53\li4680\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid \sbasedon0 \snext53 Code Example 13;}
{\s60\li0\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext61 List Continue 0;}
{\s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext62 List Continue 1;}
{\s62\li720\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext63 List Continue 2;}
{\s63\li1080\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext64 List Continue 3;}
{\s64\li1440\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext65 List Continue 4;}
{\s65\li1800\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext66 List Continue 5;}
{\s66\li2160\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext67 List Continue 6;}
{\s67\li2520\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext68 List Continue 7;}
{\s68\li2880\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext69 List Continue 8;}
{\s69\li3240\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext70 List Continue 9;}
{\s70\li3600\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext71 List Continue 10;}
{\s71\li3960\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext72 List Continue 11;}
{\s72\li4320\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext73 List Continue 12;}
{\s73\li4680\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid \sbasedon0 \snext73 List Continue 13;}
{\s80\li0\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext81 DescContinue 0;}
{\s81\li360\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext82 DescContinue 1;}
{\s82\li720\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext83 DescContinue 2;}
{\s83\li1080\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext84 DescContinue 3;}
{\s84\li1440\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext85 DescContinue 4;}
{\s85\li1800\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext86 DescContinue 5;}
{\s86\li2160\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext87 DescContinue 6;}
{\s87\li2520\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext88 DescContinue 7;}
{\s88\li2880\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext89 DescContinue 8;}
{\s89\li3240\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext90 DescContinue 9;}
{\s90\li3600\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext91 DescContinue 10;}
{\s91\li3960\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext92 DescContinue 11;}
{\s92\li4320\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext93 DescContinue 12;}
{\s93\li4680\widctlpar\ql\adjustright \fs20\cgrid \sbasedon0 \snext93 DescContinue 13;}
{\s100\li0\sa30\sb30\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext101 LatexTOC 0;}
{\s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext102 LatexTOC 1;}
{\s102\li720\sa24\sb24\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext103 LatexTOC 2;}
{\s103\li1080\sa21\sb21\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext104 LatexTOC 3;}
{\s104\li1440\sa18\sb18\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext105 LatexTOC 4;}
{\s105\li1800\sa15\sb15\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext106 LatexTOC 5;}
{\s106\li2160\sa12\sb12\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext107 LatexTOC 6;}
{\s107\li2520\sa9\sb9\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext108 LatexTOC 7;}
{\s108\li2880\sa6\sb6\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext109 LatexTOC 8;}
{\s109\li3240\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext110 LatexTOC 9;}
{\s110\li3600\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext111 LatexTOC 10;}
{\s111\li3960\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext112 LatexTOC 11;}
{\s112\li4320\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext113 LatexTOC 12;}
{\s113\li4680\sa3\sb3\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid \sbasedon0 \snext113 LatexTOC 13;}
{\s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext121 \sautoupd List Bullet 0;}
{\s121\fi-360\li720\widctlpar\jclisttab\tx720{\*\pn \pnlvlbody\ilvl0\ls2\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext122 \sautoupd List Bullet 1;}
{\s122\fi-360\li1080\widctlpar\jclisttab\tx1080{\*\pn \pnlvlbody\ilvl0\ls3\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext123 \sautoupd List Bullet 2;}
{\s123\fi-360\li1440\widctlpar\jclisttab\tx1440{\*\pn \pnlvlbody\ilvl0\ls4\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext124 \sautoupd List Bullet 3;}
{\s124\fi-360\li1800\widctlpar\jclisttab\tx1800{\*\pn \pnlvlbody\ilvl0\ls5\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext125 \sautoupd List Bullet 4;}
{\s125\fi-360\li2160\widctlpar\jclisttab\tx2160{\*\pn \pnlvlbody\ilvl0\ls6\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext126 \sautoupd List Bullet 5;}
{\s126\fi-360\li2520\widctlpar\jclisttab\tx2520{\*\pn \pnlvlbody\ilvl0\ls7\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext127 \sautoupd List Bullet 6;}
{\s127\fi-360\li2880\widctlpar\jclisttab\tx2880{\*\pn \pnlvlbody\ilvl0\ls8\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext128 \sautoupd List Bullet 7;}
{\s128\fi-360\li3240\widctlpar\jclisttab\tx3240{\*\pn \pnlvlbody\ilvl0\ls9\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext129 \sautoupd List Bullet 8;}
{\s129\fi-360\li3600\widctlpar\jclisttab\tx3600{\*\pn \pnlvlbody\ilvl0\ls10\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext130 \sautoupd List Bullet 9;}
{\s130\fi-360\li3960\widctlpar\jclisttab\tx3960{\*\pn \pnlvlbody\ilvl0\ls11\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext131 \sautoupd List Bullet 10;}
{\s131\fi-360\li4320\widctlpar\jclisttab\tx4320{\*\pn \pnlvlbody\ilvl0\ls12\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext132 \sautoupd List Bullet 11;}
{\s132\fi-360\li4680\widctlpar\jclisttab\tx4680{\*\pn \pnlvlbody\ilvl0\ls13\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext133 \sautoupd List Bullet 12;}
{\s133\fi-360\li5040\widctlpar\jclisttab\tx5040{\*\pn \pnlvlbody\ilvl0\ls14\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid \sbasedon0 \snext133 \sautoupd List Bullet 13;}
{\s140\fi-360\li360\widctlpar\fs20\cgrid \sbasedon0 \snext141 \sautoupd List Enum 0;}
{\s141\fi-360\li720\widctlpar\fs20\cgrid \sbasedon0 \snext142 \sautoupd List Enum 1;}
{\s142\fi-360\li1080\widctlpar\fs20\cgrid \sbasedon0 \snext143 \sautoupd List Enum 2;}
{\s143\fi-360\li1440\widctlpar\fs20\cgrid \sbasedon0 \snext144 \sautoupd List Enum 3;}
{\s144\fi-360\li1800\widctlpar\fs20\cgrid \sbasedon0 \snext145 \sautoupd List Enum 4;}
{\s145\fi-360\li2160\widctlpar\fs20\cgrid \sbasedon0 \snext146 \sautoupd List Enum 5;}
{\s146\fi-360\li2520\widctlpar\fs20\cgrid \sbasedon0 \snext147 \sautoupd List Enum 6;}
{\s147\fi-360\li2880\widctlpar\fs20\cgrid \sbasedon0 \snext148 \sautoupd List Enum 7;}
{\s148\fi-360\li3240\widctlpar\fs20\cgrid \sbasedon0 \snext149 \sautoupd List Enum 8;}
{\s149\fi-360\li3600\widctlpar\fs20\cgrid \sbasedon0 \snext150 \sautoupd List Enum 9;}
{\s150\fi-360\li3960\widctlpar\fs20\cgrid \sbasedon0 \snext151 \sautoupd List Enum 10;}
{\s151\fi-360\li4320\widctlpar\fs20\cgrid \sbasedon0 \snext152 \sautoupd List Enum 11;}
{\s152\fi-360\li4680\widctlpar\fs20\cgrid \sbasedon0 \snext153 \sautoupd List Enum 12;}
{\s153\fi-360\li5040\widctlpar\fs20\cgrid \sbasedon0 \snext153 \sautoupd List Enum 13;}
}
{\*\listtable
{\list\listtemplateid1
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u8226 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li360 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9702 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li720 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9642 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1080 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u8226 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1440 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9702 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1800 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9642 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2160 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u8662 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2520 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9702 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2880 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9642 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li3600 }
\listid1}
{\list\listtemplateid2
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li360 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li720 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1080 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1440 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1800 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2160 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2520 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2880 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9744 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li3600 }
\listid2}
{\list\listtemplateid3
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li360 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li720 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1080 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1440 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li1800 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2160 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2520 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li2880 }
{ \listlevel\levelnfc23\leveljc0\levelstartat1\levelfollow0{\leveltext \'01\u9746 ?;}{\levelnumbers;}\f8\dbch\af3\fi-360\li3600 }
\listid3}
}
{\listoverridetable
{\listoverride\listid1\listoverridecount0\ls1}
{\listoverride\listid2\listoverridecount0\ls2}
{\listoverride\listid3\listoverridecount0\ls3}
}
{\info 
{\title {\comment Gu\'EDa 2 - Ejercicio 1 }Gu\'EDa 2 - Ejercicio 1}
{\comment Generado por doxygen 1.14.0.}
}\pard\plain 
\sectd\pgnlcrm
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\vertalc\qc\par\par\par\par\par\par\par
\pard\plain \s15\qc\sb240\sa60\widctlpar\outlinelevel0\adjustright \b\f1\fs32\kerning28\cgrid 
{\field\fldedit {\*\fldinst TITLE \\*MERGEFORMAT}{\fldrslt Gu\'EDa 2 - Ejercicio 1}}\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
\par
\par\par\par\par\par\par\par\par\par\par\par\par
\pard\plain \s16\qc\sa60\widctlpar\outlinelevel1\adjustright \f1\cgrid 
{\field\fldedit {\*\fldinst AUTHOR \\*MERGEFORMAT}{\fldrslt AUTHOR}}\par
Versi\'F3n \par\page\page\vertalt
\pard\plain 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid Tabla de contenidos\par
\pard\plain \par
{\field\fldedit {\*\fldinst TOC \\f \\*MERGEFORMAT}{\fldrslt Table of contents}}\par
\pard\plain 
\sect \sbkpage \pgndec \pgnrestart
\sect \sectd \sbknone
{\footer \s29\widctlpar\tqc\tx4320\tqr\tx8640\qr\adjustright \fs20\cgrid {\chpgn}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\par \pard\plain 
\pard\plain \s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Medici\'F3n de distancia con sensor ultras\'F3nico y visualizaci\'F3n }\par \pard\plain 
{\tc\tcl1 \v Medici\'F3n de distancia con sensor ultras\'F3nico y visualizaci\'F3n}
{\xe \v Medici\'F3n de distancia con sensor ultras\'F3nico y visualizaci\'F3n}
{\bkmkstart AAAAAAACVC}
{\bkmkend AAAAAAACVC}
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
{\bkmkstart AAAAAAACVD}
{\bkmkend AAAAAAACVD}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
General Description
\par}
{\tc\tcl2 \v General Description}
Este programa implementa un sistema con el microcontrolador ESP32 que mide distancias utilizando el sensor ultras\'F3nico HC-SR04 y las muestra en un display LCD ITS-E0803. \par
 Adem\'E1s, el estado de la medici\'F3n se indica mediante LEDs que se encienden en funci\'F3n del rango de distancia. \par
El sistema permite:{
\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Iniciar/detener la medici\'F3n mediante la tecla 1. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Congelar (hold) o continuar actualizando el valor mostrado en el display mediante la tecla 2. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Visualizar la distancia en el display LCD. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u8226\tab}\ilvl0\ls1 \li0\ri0\lin0\rin0\fi-360\tx360\li360\ri0\lin360\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Indicar por LEDs la magnitud de la distancia medida:{
\par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u9702\tab}\ilvl1\ls1 \li0\ri0\lin0\rin0\fi-360\tx720\li720\ri0\lin720\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Distancia < 10 cm \'E2\'86\'92 todos los LEDs apagados. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u9702\tab}\ilvl1\ls1 \li0\ri0\lin0\rin0\fi-360\tx720\li720\ri0\lin720\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Distancia 10\'E2\'80\'9320 cm \'E2\'86\'92 LED1 encendido. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u9702\tab}\ilvl1\ls1 \li0\ri0\lin0\rin0\fi-360\tx720\li720\ri0\lin720\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Distancia 20\'E2\'80\'9330 cm \'E2\'86\'92 LED1 y LED2 encendidos. \par
\pard\plain {\*\hyphen2\hyphlead2\hyphtrail2\hyphmax0}\nowidctlpar\cf0\hich\af0\langfe2052\dbch\af0\afs24\lang1081\loch\f0\fs24\lang1033{\listtext\pard\plain \hich\af3\dbch\af3\loch\f8 \'01\u9702\tab}\ilvl1\ls1 \li0\ri0\lin0\rin0\fi-360\tx720\li720\ri0\lin720\rin0\fi-360\kerning1\hich\af4\dbch\af5\rtlch \ltrch\loch\fs20
Distancia > 30 cm \'E2\'86\'92 LED1, LED2 y LED3 encendidos. \par
}
}
\par
\par}
{\bkmkstart AAAAAAACVE}
{\bkmkend AAAAAAACVE}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Hardware Connection
\par}
{\tc\tcl2 \v Hardware Connection}
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clcbpat16\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clcbpat16\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{EDU-CIAA-NXP  \cell }{PERIF\'C9RICO  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{GPIO_3  \cell }{ECHO  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{GPIO_2  \cell }{TRIGGER  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{+5V  \cell }{+5V  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{GND  \cell }{GND  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\pard\plain
\par
\par}
{\bkmkstart AAAAAAACVF}
{\bkmkend AAAAAAACVF}
{{\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Changelog
\par}
{\tc\tcl2 \v Changelog}
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clcbpat16\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clcbpat16\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{Date  \cell }{Description  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\trowd \trgaph108\trleft-108\trbrdrt\brdrs\brdrw10 \trbrdrl\brdrs\brdrw10 \trbrdrb\brdrs\brdrw10 \trbrdrr\brdrs\brdrw10 \trbrdrh\brdrs\brdrw10 \trbrdrv\brdrs\brdrw10 
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx4374
\clvertalt\clbrdrt\brdrs\brdrw10 \clbrdrl\brdrs\brdrw10 \clbrdrb\brdrs\brdrw10 \clbrdrr \brdrs\brdrw10 \cltxlrtb \cellx8748
\pard \widctlpar\intbl\adjustright
{10/09/2025  \cell }{Document creation  \cell }
\pard \widctlpar\intbl\adjustright
{\row }
\pard\plain
\par
{{\s5\sb90\sa30\keepn\widctlpar\adjustright \b\f1\fs16\cgrid 
Autor\par}\pard\plain \s81\li360\widctlpar\ql\adjustright \fs20\cgrid {\s17 \sa60 \sb30
Valentina de la Rosa ({\f2 valentina.delarosa@ingenieria.uner.edu.ar}) \par
}}\par}
}}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\'CDndice de archivos\par \pard\plain 
{\tc \v \'CDndice de archivos}
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Lista de archivos\par \pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid Lista de todos los archivos con breves descripciones:}
{
\par
\pard\plain \s101\li360\sa27\sb27\widctlpar\tqr\tldot\tx8640\adjustright \fs20\cgrid 
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/{\b project_elf_src_esp32c6.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACTO \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/{\b project_elf_src_esp32c6.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACTN \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/{\b CMakeCCompilerId.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAAN \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/{\b CMakeCXXCompilerId.cpp} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAACH \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/config/{\b sdkconfig.h} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAAEF \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdC/{\b CMakeCCompilerId.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAABK \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdCXX/{\b CMakeCXXCompilerId.cpp} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAAADG \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/config/{\b sdkconfig.h} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAABEP \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/{\b error.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACTP \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/{\b psa_crypto_driver_wrappers_no_static.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACTQ \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/{\b ssl_debug_helpers_generated.c} ({\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Automatically generated helper functions for debugging })} \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACTR \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/{\b version_features.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACTS \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
{\b C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/main/{\b guia2_ej1.c} } \tab {\field\fldedit {\*\fldinst PAGEREF AAAAAAACTT \\*MERGEFORMAT}{\fldrslt pagenum}}
\par
\par}
\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
Documentaci\'F3n de archivos{\tc \v Documentaci\'F3n de archivos}
\par \pard\plain 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c}
{\bkmkstart AAAAAAAAAN}
{\bkmkend AAAAAAAAAN}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
defines\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b __has_include}(x)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b COMPILER_ID}\~ ""\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b STRINGIFY_HELPER}(X)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b STRINGIFY}(X)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLATFORM_ID}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ARCHITECTURE_ID}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b DEC}(n)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HEX}(n)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_STD_99}\~ 199901L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_STD_11}\~ 201112L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_STD_17}\~ 201710L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_STD_23}\~ 202311L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_VERSION}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Funciones\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b main} (int argc, char *argv[])\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_compiler} = "INFO" ":" "compiler[" COMPILER_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_platform} = "INFO" ":" "platform[" PLATFORM_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_arch} = "INFO" ":" "arch[" ARCHITECTURE_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const char * {\b info_language_standard_default}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const char * {\b info_language_extensions_default}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAAAO}
{\bkmkend AAAAAAAAAO}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de \'ABdefine\'BB\par
\pard\plain 
{\xe \v __has_include\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:__has_include}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define __has_include( x)}}
\par
{\bkmkstart AAAAAAAAAP}
{\bkmkend AAAAAAAAAP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 0\par
}
{
Definici\'F3n en la l\'EDnea {\b 17} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v ARCHITECTURE_ID\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:ARCHITECTURE_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ARCHITECTURE_ID}}
\par
{\bkmkstart AAAAAAAAAQ}
{\bkmkend AAAAAAAAAQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 745} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_STD_11\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_STD_11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_STD_11\~ 201112L}}
\par
{\bkmkstart AAAAAAAAAR}
{\bkmkend AAAAAAAAAR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 831} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_STD_17\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_STD_17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_STD_17\~ 201710L}}
\par
{\bkmkstart AAAAAAAAAS}
{\bkmkend AAAAAAAAAS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 832} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_STD_23\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_STD_23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_STD_23\~ 202311L}}
\par
{\bkmkstart AAAAAAAAAT}
{\bkmkend AAAAAAAAAT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 833} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_STD_99\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_STD_99}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_STD_99\~ 199901L}}
\par
{\bkmkstart AAAAAAAAAU}
{\bkmkend AAAAAAAAAU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 830} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_VERSION\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_VERSION}}
\par
{\bkmkstart AAAAAAAAAV}
{\bkmkend AAAAAAAAAV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 843} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v COMPILER_ID\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:COMPILER_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define COMPILER_ID\~ ""}}
\par
{\bkmkstart AAAAAAAAAW}
{\bkmkend AAAAAAAAAW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 448} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v DEC\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:DEC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define DEC( n)}}
\par
{\bkmkstart AAAAAAAAAX}
{\bkmkend AAAAAAAAAX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid   ({\cf23 '0'} + (((n) / 10000000)%10)), \\\par
  ({\cf23 '0'} + (((n) / 1000000)%10)),  \\\par
  ({\cf23 '0'} + (((n) / 100000)%10)),   \\\par
  ({\cf23 '0'} + (((n) / 10000)%10)),    \\\par
  ({\cf23 '0'} + (((n) / 1000)%10)),     \\\par
  ({\cf23 '0'} + (((n) / 100)%10)),      \\\par
  ({\cf23 '0'} + (((n) / 10)%10)),       \\\par
  ({\cf23 '0'} +  ((n) % 10))\par
}
{
Definici\'F3n en la l\'EDnea {\b 749} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v HEX\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:HEX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HEX( n)}}
\par
{\bkmkstart AAAAAAAAAY}
{\bkmkend AAAAAAAAAY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid   ({\cf23 '0'} + ((n)>>28 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>24 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>20 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>16 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>12 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>8  & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>4  & 0xF)), \\\par
  ({\cf23 '0'} + ((n)     & 0xF))\par
}
{
Definici\'F3n en la l\'EDnea {\b 760} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v PLATFORM_ID\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:PLATFORM_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLATFORM_ID}}
\par
{\bkmkstart AAAAAAAAAZ}
{\bkmkend AAAAAAAAAZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 579} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v STRINGIFY\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:STRINGIFY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define STRINGIFY( X)}}
\par
{\bkmkstart AAAAAAAABA}
{\bkmkend AAAAAAAABA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid STRINGIFY_HELPER(X)\par
}
{
Definici\'F3n en la l\'EDnea {\b 469} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v STRINGIFY_HELPER\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:STRINGIFY_HELPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define STRINGIFY_HELPER( X)}}
\par
{\bkmkstart AAAAAAAABB}
{\bkmkend AAAAAAAABB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf21 #X}\par
}
{
Definici\'F3n en la l\'EDnea {\b 468} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAABC}
{\bkmkend AAAAAAAABC}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de funciones\par
\pard\plain 
{\xe \v main\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:main}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int main (int argc, char * argv[])}}
\par
{\bkmkstart AAAAAAAABD}
{\bkmkend AAAAAAAABD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 877} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAABE}
{\bkmkend AAAAAAAABE}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de variables\par
\pard\plain 
{\xe \v info_arch\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_arch}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_arch = "INFO" ":" "arch[" ARCHITECTURE_ID "]"}}
\par
{\bkmkstart AAAAAAAABF}
{\bkmkend AAAAAAAABF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 826} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v info_compiler\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_compiler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_compiler = "INFO" ":" "compiler[" COMPILER_ID "]"}}
\par
{\bkmkstart AAAAAAAABG}
{\bkmkend AAAAAAAABG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 455} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v info_language_extensions_default\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_language_extensions_default}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const char* info_language_extensions_default}}
\par
{\bkmkstart AAAAAAAABH}
{\bkmkend AAAAAAAABH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor inicial:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "extensions_default["}\par
\par
\par
\par
\par
\par
  {\cf22 "OFF"}\par
\par
{\cf22 "]"}\par
}
{
Definici\'F3n en la l\'EDnea {\b 859} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v info_language_standard_default\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_language_standard_default}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const char* info_language_standard_default}}
\par
{\bkmkstart AAAAAAAABI}
{\bkmkend AAAAAAAABI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor inicial:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid =\par
  {\cf22 "INFO"} {\cf22 ":"} {\cf22 "standard_default["} C_VERSION {\cf22 "]"}\par
}
{
Definici\'F3n en la l\'EDnea {\b 856} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v info_platform\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_platform}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_platform = "INFO" ":" "platform[" PLATFORM_ID "]"}}
\par
{\bkmkstart AAAAAAAABJ}
{\bkmkend AAAAAAAABJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 825} del archivo {\b CMakeCCompilerId.c}.}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
CMakeCCompilerId.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c}
{\bkmkstart AAAAAAAAAA}
{\bkmkend AAAAAAAAAA}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf21 #ifdef __cplusplus}\par
00002 {\cf21 # error "A C++ compiler has been selected for C."}\par
00003 {\cf21 #endif}\par
00004 \par
00005 {\cf21 #if defined(__18CXX)}\par
00006 {\cf21 # define ID_VOID_MAIN}\par
00007 {\cf21 #endif}\par
00008 {\cf21 #if defined(__CLASSIC_C__)}\par
00009 {\cf20 /* cv-qualifiers did not exist in K&R C */}\par
00010 {\cf21 # define const}\par
00011 {\cf21 # define volatile}\par
00012 {\cf21 #endif}\par
00013 \par
00014 {\cf21 #if !defined(__has_include)}\par
00015 {\cf20 /* If the compiler does not have __has_include, pretend the answer is}\par
00016 {\cf20    always no.  */}\par
00017 {\cf21 #  define __has_include(x) 0}\par
00018 {\cf21 #endif}\par
00019 \par
00020 \par
00021 {\cf20 /* Version number components: V=Version, R=Revision, P=Patch}\par
00022 {\cf20    Version date components:   YYYY=Year, MM=Month,   DD=Day  */}\par
00023 \par
00024 {\cf21 #if defined(__INTEL_COMPILER) || defined(__ICC)}\par
00025 {\cf21 # define COMPILER_ID "Intel"}\par
00026 {\cf21 # if defined(_MSC_VER)}\par
00027 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00028 {\cf21 # endif}\par
00029 {\cf21 # if defined(__GNUC__)}\par
00030 {\cf21 #  define SIMULATE_ID "GNU"}\par
00031 {\cf21 # endif}\par
00032   {\cf20 /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later,}\par
00033 {\cf20      except that a few beta releases use the old format with V=2021.  */}\par
00034 {\cf21 # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111}\par
00035 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100)}\par
00036 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10)}\par
00037 {\cf21 #  if defined(__INTEL_COMPILER_UPDATE)}\par
00038 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE)}\par
00039 {\cf21 #  else}\par
00040 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER   % 10)}\par
00041 {\cf21 #  endif}\par
00042 {\cf21 # else}\par
00043 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER)}\par
00044 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE)}\par
00045    {\cf20 /* The third version component from --version is an update index,}\par
00046 {\cf20       but no macro is provided for it.  */}\par
00047 {\cf21 #  define COMPILER_VERSION_PATCH DEC(0)}\par
00048 {\cf21 # endif}\par
00049 {\cf21 # if defined(__INTEL_COMPILER_BUILD_DATE)}\par
00050    {\cf20 /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */}\par
00051 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE)}\par
00052 {\cf21 # endif}\par
00053 {\cf21 # if defined(_MSC_VER)}\par
00054    {\cf20 /* _MSC_VER = VVRR */}\par
00055 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00056 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00057 {\cf21 # endif}\par
00058 {\cf21 # if defined(__GNUC__)}\par
00059 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00060 {\cf21 # elif defined(__GNUG__)}\par
00061 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUG__)}\par
00062 {\cf21 # endif}\par
00063 {\cf21 # if defined(__GNUC_MINOR__)}\par
00064 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00065 {\cf21 # endif}\par
00066 {\cf21 # if defined(__GNUC_PATCHLEVEL__)}\par
00067 {\cf21 #  define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00068 {\cf21 # endif}\par
00069 \par
00070 {\cf21 #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER)}\par
00071 {\cf21 # define COMPILER_ID "IntelLLVM"}\par
00072 {\cf21 #if defined(_MSC_VER)}\par
00073 {\cf21 # define SIMULATE_ID "MSVC"}\par
00074 {\cf21 #endif}\par
00075 {\cf21 #if defined(__GNUC__)}\par
00076 {\cf21 # define SIMULATE_ID "GNU"}\par
00077 {\cf21 #endif}\par
00078 {\cf20 /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and}\par
00079 {\cf20  * later.  Look for 6 digit vs. 8 digit version number to decide encoding.}\par
00080 {\cf20  * VVVV is no smaller than the current year when a version is released.}\par
00081 {\cf20  */}\par
00082 {\cf21 #if __INTEL_LLVM_COMPILER < 1000000L}\par
00083 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100)}\par
00084 {\cf21 # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10)}\par
00085 {\cf21 # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER    % 10)}\par
00086 {\cf21 #else}\par
00087 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000)}\par
00088 {\cf21 # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100)}\par
00089 {\cf21 # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER     % 100)}\par
00090 {\cf21 #endif}\par
00091 {\cf21 #if defined(_MSC_VER)}\par
00092   {\cf20 /* _MSC_VER = VVRR */}\par
00093 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00094 {\cf21 # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00095 {\cf21 #endif}\par
00096 {\cf21 #if defined(__GNUC__)}\par
00097 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00098 {\cf21 #elif defined(__GNUG__)}\par
00099 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(__GNUG__)}\par
00100 {\cf21 #endif}\par
00101 {\cf21 #if defined(__GNUC_MINOR__)}\par
00102 {\cf21 # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00103 {\cf21 #endif}\par
00104 {\cf21 #if defined(__GNUC_PATCHLEVEL__)}\par
00105 {\cf21 # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00106 {\cf21 #endif}\par
00107 \par
00108 {\cf21 #elif defined(__PATHCC__)}\par
00109 {\cf21 # define COMPILER_ID "PathScale"}\par
00110 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__PATHCC__)}\par
00111 {\cf21 # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__)}\par
00112 {\cf21 # if defined(__PATHCC_PATCHLEVEL__)}\par
00113 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__)}\par
00114 {\cf21 # endif}\par
00115 \par
00116 {\cf21 #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__)}\par
00117 {\cf21 # define COMPILER_ID "Embarcadero"}\par
00118 {\cf21 # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF)}\par
00119 {\cf21 # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF)}\par
00120 {\cf21 # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__     & 0xFFFF)}\par
00121 \par
00122 {\cf21 #elif defined(__BORLANDC__)}\par
00123 {\cf21 # define COMPILER_ID "Borland"}\par
00124   {\cf20 /* __BORLANDC__ = 0xVRR */}\par
00125 {\cf21 # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8)}\par
00126 {\cf21 # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF)}\par
00127 \par
00128 {\cf21 #elif defined(__WATCOMC__) && __WATCOMC__ < 1200}\par
00129 {\cf21 # define COMPILER_ID "Watcom"}\par
00130    {\cf20 /* __WATCOMC__ = VVRR */}\par
00131 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100)}\par
00132 {\cf21 # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10)}\par
00133 {\cf21 # if (__WATCOMC__ % 10) > 0}\par
00134 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10)}\par
00135 {\cf21 # endif}\par
00136 \par
00137 {\cf21 #elif defined(__WATCOMC__)}\par
00138 {\cf21 # define COMPILER_ID "OpenWatcom"}\par
00139    {\cf20 /* __WATCOMC__ = VVRP + 1100 */}\par
00140 {\cf21 # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100)}\par
00141 {\cf21 # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10)}\par
00142 {\cf21 # if (__WATCOMC__ % 10) > 0}\par
00143 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10)}\par
00144 {\cf21 # endif}\par
00145 \par
00146 {\cf21 #elif defined(__SUNPRO_C)}\par
00147 {\cf21 # define COMPILER_ID "SunPro"}\par
00148 {\cf21 # if __SUNPRO_C >= 0x5100}\par
00149    {\cf20 /* __SUNPRO_C = 0xVRRP */}\par
00150 {\cf21 #  define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>12)}\par
00151 {\cf21 #  define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xFF)}\par
00152 {\cf21 #  define COMPILER_VERSION_PATCH HEX(__SUNPRO_C    & 0xF)}\par
00153 {\cf21 # else}\par
00154    {\cf20 /* __SUNPRO_CC = 0xVRP */}\par
00155 {\cf21 #  define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>8)}\par
00156 {\cf21 #  define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xF)}\par
00157 {\cf21 #  define COMPILER_VERSION_PATCH HEX(__SUNPRO_C    & 0xF)}\par
00158 {\cf21 # endif}\par
00159 \par
00160 {\cf21 #elif defined(__HP_cc)}\par
00161 {\cf21 # define COMPILER_ID "HP"}\par
00162   {\cf20 /* __HP_cc = VVRRPP */}\par
00163 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__HP_cc/10000)}\par
00164 {\cf21 # define COMPILER_VERSION_MINOR DEC(__HP_cc/100 % 100)}\par
00165 {\cf21 # define COMPILER_VERSION_PATCH DEC(__HP_cc     % 100)}\par
00166 \par
00167 {\cf21 #elif defined(__DECC)}\par
00168 {\cf21 # define COMPILER_ID "Compaq"}\par
00169   {\cf20 /* __DECC_VER = VVRRTPPPP */}\par
00170 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__DECC_VER/10000000)}\par
00171 {\cf21 # define COMPILER_VERSION_MINOR DEC(__DECC_VER/100000  % 100)}\par
00172 {\cf21 # define COMPILER_VERSION_PATCH DEC(__DECC_VER         % 10000)}\par
00173 \par
00174 {\cf21 #elif defined(__IBMC__) && defined(__COMPILER_VER__)}\par
00175 {\cf21 # define COMPILER_ID "zOS"}\par
00176   {\cf20 /* __IBMC__ = VRP */}\par
00177 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100)}\par
00178 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)}\par
00179 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMC__    % 10)}\par
00180 \par
00181 {\cf21 #elif defined(__open_xl__) && defined(__clang__)}\par
00182 {\cf21 # define COMPILER_ID "IBMClang"}\par
00183 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__)}\par
00184 {\cf21 # define COMPILER_VERSION_MINOR DEC(__open_xl_release__)}\par
00185 {\cf21 # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__)}\par
00186 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__)}\par
00187 \par
00188 \par
00189 {\cf21 #elif defined(__ibmxl__) && defined(__clang__)}\par
00190 {\cf21 # define COMPILER_ID "XLClang"}\par
00191 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__)}\par
00192 {\cf21 # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__)}\par
00193 {\cf21 # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__)}\par
00194 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__)}\par
00195 \par
00196 \par
00197 {\cf21 #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ >= 800}\par
00198 {\cf21 # define COMPILER_ID "XL"}\par
00199   {\cf20 /* __IBMC__ = VRP */}\par
00200 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100)}\par
00201 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)}\par
00202 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMC__    % 10)}\par
00203 \par
00204 {\cf21 #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ < 800}\par
00205 {\cf21 # define COMPILER_ID "VisualAge"}\par
00206   {\cf20 /* __IBMC__ = VRP */}\par
00207 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100)}\par
00208 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)}\par
00209 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMC__    % 10)}\par
00210 \par
00211 {\cf21 #elif defined(__NVCOMPILER)}\par
00212 {\cf21 # define COMPILER_ID "NVHPC"}\par
00213 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__)}\par
00214 {\cf21 # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__)}\par
00215 {\cf21 # if defined(__NVCOMPILER_PATCHLEVEL__)}\par
00216 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__)}\par
00217 {\cf21 # endif}\par
00218 \par
00219 {\cf21 #elif defined(__PGI)}\par
00220 {\cf21 # define COMPILER_ID "PGI"}\par
00221 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__PGIC__)}\par
00222 {\cf21 # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__)}\par
00223 {\cf21 # if defined(__PGIC_PATCHLEVEL__)}\par
00224 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__)}\par
00225 {\cf21 # endif}\par
00226 \par
00227 {\cf21 #elif defined(__clang__) && defined(__cray__)}\par
00228 {\cf21 # define COMPILER_ID "CrayClang"}\par
00229 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__cray_major__)}\par
00230 {\cf21 # define COMPILER_VERSION_MINOR DEC(__cray_minor__)}\par
00231 {\cf21 # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__)}\par
00232 {\cf21 # define COMPILER_VERSION_INTERNAL_STR __clang_version__}\par
00233 \par
00234 \par
00235 {\cf21 #elif defined(_CRAYC)}\par
00236 {\cf21 # define COMPILER_ID "Cray"}\par
00237 {\cf21 # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR)}\par
00238 {\cf21 # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR)}\par
00239 \par
00240 {\cf21 #elif defined(__TI_COMPILER_VERSION__)}\par
00241 {\cf21 # define COMPILER_ID "TI"}\par
00242   {\cf20 /* __TI_COMPILER_VERSION__ = VVVRRRPPP */}\par
00243 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000)}\par
00244 {\cf21 # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000   % 1000)}\par
00245 {\cf21 # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__        % 1000)}\par
00246 \par
00247 {\cf21 #elif defined(__CLANG_FUJITSU)}\par
00248 {\cf21 # define COMPILER_ID "FujitsuClang"}\par
00249 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__FCC_major__)}\par
00250 {\cf21 # define COMPILER_VERSION_MINOR DEC(__FCC_minor__)}\par
00251 {\cf21 # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__)}\par
00252 {\cf21 # define COMPILER_VERSION_INTERNAL_STR __clang_version__}\par
00253 \par
00254 \par
00255 {\cf21 #elif defined(__FUJITSU)}\par
00256 {\cf21 # define COMPILER_ID "Fujitsu"}\par
00257 {\cf21 # if defined(__FCC_version__)}\par
00258 {\cf21 #   define COMPILER_VERSION __FCC_version__}\par
00259 {\cf21 # elif defined(__FCC_major__)}\par
00260 {\cf21 #   define COMPILER_VERSION_MAJOR DEC(__FCC_major__)}\par
00261 {\cf21 #   define COMPILER_VERSION_MINOR DEC(__FCC_minor__)}\par
00262 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__)}\par
00263 {\cf21 # endif}\par
00264 {\cf21 # if defined(__fcc_version)}\par
00265 {\cf21 #   define COMPILER_VERSION_INTERNAL DEC(__fcc_version)}\par
00266 {\cf21 # elif defined(__FCC_VERSION)}\par
00267 {\cf21 #   define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION)}\par
00268 {\cf21 # endif}\par
00269 \par
00270 \par
00271 {\cf21 #elif defined(__ghs__)}\par
00272 {\cf21 # define COMPILER_ID "GHS"}\par
00273 {\cf20 /* __GHS_VERSION_NUMBER = VVVVRP */}\par
00274 {\cf21 # ifdef __GHS_VERSION_NUMBER}\par
00275 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100)}\par
00276 {\cf21 # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10)}\par
00277 {\cf21 # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER      % 10)}\par
00278 {\cf21 # endif}\par
00279 \par
00280 {\cf21 #elif defined(__TASKING__)}\par
00281 {\cf21 # define COMPILER_ID "Tasking"}\par
00282 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000)}\par
00283 {\cf21   # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100)}\par
00284 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__VERSION__)}\par
00285 \par
00286 {\cf21 #elif defined(__ORANGEC__)}\par
00287 {\cf21 # define COMPILER_ID "OrangeC"}\par
00288 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__)}\par
00289 {\cf21 # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__)}\par
00290 {\cf21 # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__)}\par
00291 \par
00292 {\cf21 #elif defined(__TINYC__)}\par
00293 {\cf21 # define COMPILER_ID "TinyCC"}\par
00294 \par
00295 {\cf21 #elif defined(__BCC__)}\par
00296 {\cf21 # define COMPILER_ID "Bruce"}\par
00297 \par
00298 {\cf21 #elif defined(__SCO_VERSION__)}\par
00299 {\cf21 # define COMPILER_ID "SCO"}\par
00300 \par
00301 {\cf21 #elif defined(__ARMCC_VERSION) && !defined(__clang__)}\par
00302 {\cf21 # define COMPILER_ID "ARMCC"}\par
00303 {\cf21 #if __ARMCC_VERSION >= 1000000}\par
00304   {\cf20 /* __ARMCC_VERSION = VRRPPPP */}\par
00305 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000)}\par
00306 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100)}\par
00307 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION     % 10000)}\par
00308 {\cf21 #else}\par
00309   {\cf20 /* __ARMCC_VERSION = VRPPPP */}\par
00310 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000)}\par
00311 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10)}\par
00312 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION    % 10000)}\par
00313 {\cf21 #endif}\par
00314 \par
00315 \par
00316 {\cf21 #elif defined(__clang__) && defined(__apple_build_version__)}\par
00317 {\cf21 # define COMPILER_ID "AppleClang"}\par
00318 {\cf21 # if defined(_MSC_VER)}\par
00319 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00320 {\cf21 # endif}\par
00321 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__clang_major__)}\par
00322 {\cf21 # define COMPILER_VERSION_MINOR DEC(__clang_minor__)}\par
00323 {\cf21 # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__)}\par
00324 {\cf21 # if defined(_MSC_VER)}\par
00325    {\cf20 /* _MSC_VER = VVRR */}\par
00326 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00327 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00328 {\cf21 # endif}\par
00329 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__)}\par
00330 \par
00331 {\cf21 #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION)}\par
00332 {\cf21 # define COMPILER_ID "ARMClang"}\par
00333 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000)}\par
00334 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100)}\par
00335 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100   % 100)}\par
00336 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION)}\par
00337 \par
00338 {\cf21 #elif defined(__clang__) && defined(__ti__)}\par
00339 {\cf21 # define COMPILER_ID "TIClang"}\par
00340 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ti_major__)}\par
00341 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ti_minor__)}\par
00342 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__)}\par
00343 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__ti_version__)}\par
00344 \par
00345 {\cf21 #elif defined(__clang__)}\par
00346 {\cf21 # define COMPILER_ID "Clang"}\par
00347 {\cf21 # if defined(_MSC_VER)}\par
00348 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00349 {\cf21 # endif}\par
00350 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__clang_major__)}\par
00351 {\cf21 # define COMPILER_VERSION_MINOR DEC(__clang_minor__)}\par
00352 {\cf21 # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__)}\par
00353 {\cf21 # if defined(_MSC_VER)}\par
00354    {\cf20 /* _MSC_VER = VVRR */}\par
00355 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00356 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00357 {\cf21 # endif}\par
00358 \par
00359 {\cf21 #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__))}\par
00360 {\cf21 # define COMPILER_ID "LCC"}\par
00361 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100)}\par
00362 {\cf21 # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100)}\par
00363 {\cf21 # if defined(__LCC_MINOR__)}\par
00364 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__)}\par
00365 {\cf21 # endif}\par
00366 {\cf21 # if defined(__GNUC__) && defined(__GNUC_MINOR__)}\par
00367 {\cf21 #  define SIMULATE_ID "GNU"}\par
00368 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00369 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00370 {\cf21 #  if defined(__GNUC_PATCHLEVEL__)}\par
00371 {\cf21 #   define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00372 {\cf21 #  endif}\par
00373 {\cf21 # endif}\par
00374 \par
00375 {\cf21 #elif defined(__GNUC__)}\par
00376 {\cf21 # define COMPILER_ID "GNU"}\par
00377 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__GNUC__)}\par
00378 {\cf21 # if defined(__GNUC_MINOR__)}\par
00379 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00380 {\cf21 # endif}\par
00381 {\cf21 # if defined(__GNUC_PATCHLEVEL__)}\par
00382 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00383 {\cf21 # endif}\par
00384 \par
00385 {\cf21 #elif defined(_MSC_VER)}\par
00386 {\cf21 # define COMPILER_ID "MSVC"}\par
00387   {\cf20 /* _MSC_VER = VVRR */}\par
00388 {\cf21 # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00389 {\cf21 # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00390 {\cf21 # if defined(_MSC_FULL_VER)}\par
00391 {\cf21 #  if _MSC_VER >= 1400}\par
00392     {\cf20 /* _MSC_FULL_VER = VVRRPPPPP */}\par
00393 {\cf21 #   define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000)}\par
00394 {\cf21 #  else}\par
00395     {\cf20 /* _MSC_FULL_VER = VVRRPPPP */}\par
00396 {\cf21 #   define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000)}\par
00397 {\cf21 #  endif}\par
00398 {\cf21 # endif}\par
00399 {\cf21 # if defined(_MSC_BUILD)}\par
00400 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD)}\par
00401 {\cf21 # endif}\par
00402 \par
00403 {\cf21 #elif defined(_ADI_COMPILER)}\par
00404 {\cf21 # define COMPILER_ID "ADSP"}\par
00405 {\cf21 #if defined(__VERSIONNUM__)}\par
00406   {\cf20 /* __VERSIONNUM__ = 0xVVRRPPTT */}\par
00407 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF)}\par
00408 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF)}\par
00409 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF)}\par
00410 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF)}\par
00411 {\cf21 #endif}\par
00412 \par
00413 {\cf21 #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC)}\par
00414 {\cf21 # define COMPILER_ID "IAR"}\par
00415 {\cf21 # if defined(__VER__) && defined(__ICCARM__)}\par
00416 {\cf21 #  define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000)}\par
00417 {\cf21 #  define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000)}\par
00418 {\cf21 #  define COMPILER_VERSION_PATCH DEC((__VER__) % 1000)}\par
00419 {\cf21 #  define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__)}\par
00420 {\cf21 # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__))}\par
00421 {\cf21 #  define COMPILER_VERSION_MAJOR DEC((__VER__) / 100)}\par
00422 {\cf21 #  define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100))}\par
00423 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__SUBVERSION__)}\par
00424 {\cf21 #  define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__)}\par
00425 {\cf21 # endif}\par
00426 \par
00427 {\cf21 #elif defined(__SDCC_VERSION_MAJOR) || defined(SDCC)}\par
00428 {\cf21 # define COMPILER_ID "SDCC"}\par
00429 {\cf21 # if defined(__SDCC_VERSION_MAJOR)}\par
00430 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__SDCC_VERSION_MAJOR)}\par
00431 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__SDCC_VERSION_MINOR)}\par
00432 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__SDCC_VERSION_PATCH)}\par
00433 {\cf21 # else}\par
00434   {\cf20 /* SDCC = VRP */}\par
00435 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(SDCC/100)}\par
00436 {\cf21 #  define COMPILER_VERSION_MINOR DEC(SDCC/10 % 10)}\par
00437 {\cf21 #  define COMPILER_VERSION_PATCH DEC(SDCC    % 10)}\par
00438 {\cf21 # endif}\par
00439 \par
00440 \par
00441 {\cf20 /* These compilers are either not known or too old to define an}\par
00442 {\cf20   identification macro.  Try to identify the platform and guess that}\par
00443 {\cf20   it is the native compiler.  */}\par
00444 {\cf21 #elif defined(__hpux) || defined(__hpua)}\par
00445 {\cf21 # define COMPILER_ID "HP"}\par
00446 \par
00447 {\cf21 #else }{\cf20 /* unknown compiler */}{\cf21 }\par
00448 {\cf21 # define COMPILER_ID ""}\par
00449 {\cf21 #endif}\par
00450 \par
00451 {\cf20 /* Construct the string literal in pieces to prevent the source from}\par
00452 {\cf20    getting matched.  Store it in a pointer rather than an array}\par
00453 {\cf20    because some compilers will just produce instructions to fill the}\par
00454 {\cf20    array rather than assigning a pointer to a static array.  */}\par
00455 {\cf18 char} {\cf17 const}* info_compiler = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler["} COMPILER_ID {\cf22 "]"};\par
00456 {\cf21 #ifdef SIMULATE_ID}\par
00457 {\cf18 char} {\cf17 const}* info_simulate = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "simulate["} SIMULATE_ID {\cf22 "]"};\par
00458 {\cf21 #endif}\par
00459 \par
00460 {\cf21 #ifdef __QNXNTO__}\par
00461 {\cf18 char} {\cf17 const}* qnxnto = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "qnxnto[]"};\par
00462 {\cf21 #endif}\par
00463 \par
00464 {\cf21 #if defined(__CRAYXT_COMPUTE_LINUX_TARGET)}\par
00465 {\cf18 char} {\cf17 const} *info_cray = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_wrapper[CrayPrgEnv]"};\par
00466 {\cf21 #endif}\par
00467 \par
00468 {\cf21 #define STRINGIFY_HELPER(X) #X}\par
00469 {\cf21 #define STRINGIFY(X) STRINGIFY_HELPER(X)}\par
00470 \par
00471 {\cf20 /* Identify known platforms by name.  */}\par
00472 {\cf21 #if defined(__linux) || defined(__linux__) || defined(linux)}\par
00473 {\cf21 # define PLATFORM_ID "Linux"}\par
00474 \par
00475 {\cf21 #elif defined(__MSYS__)}\par
00476 {\cf21 # define PLATFORM_ID "MSYS"}\par
00477 \par
00478 {\cf21 #elif defined(__CYGWIN__)}\par
00479 {\cf21 # define PLATFORM_ID "Cygwin"}\par
00480 \par
00481 {\cf21 #elif defined(__MINGW32__)}\par
00482 {\cf21 # define PLATFORM_ID "MinGW"}\par
00483 \par
00484 {\cf21 #elif defined(__APPLE__)}\par
00485 {\cf21 # define PLATFORM_ID "Darwin"}\par
00486 \par
00487 {\cf21 #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32)}\par
00488 {\cf21 # define PLATFORM_ID "Windows"}\par
00489 \par
00490 {\cf21 #elif defined(__FreeBSD__) || defined(__FreeBSD)}\par
00491 {\cf21 # define PLATFORM_ID "FreeBSD"}\par
00492 \par
00493 {\cf21 #elif defined(__NetBSD__) || defined(__NetBSD)}\par
00494 {\cf21 # define PLATFORM_ID "NetBSD"}\par
00495 \par
00496 {\cf21 #elif defined(__OpenBSD__) || defined(__OPENBSD)}\par
00497 {\cf21 # define PLATFORM_ID "OpenBSD"}\par
00498 \par
00499 {\cf21 #elif defined(__sun) || defined(sun)}\par
00500 {\cf21 # define PLATFORM_ID "SunOS"}\par
00501 \par
00502 {\cf21 #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__)}\par
00503 {\cf21 # define PLATFORM_ID "AIX"}\par
00504 \par
00505 {\cf21 #elif defined(__hpux) || defined(__hpux__)}\par
00506 {\cf21 # define PLATFORM_ID "HP-UX"}\par
00507 \par
00508 {\cf21 #elif defined(__HAIKU__)}\par
00509 {\cf21 # define PLATFORM_ID "Haiku"}\par
00510 \par
00511 {\cf21 #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS)}\par
00512 {\cf21 # define PLATFORM_ID "BeOS"}\par
00513 \par
00514 {\cf21 #elif defined(__QNX__) || defined(__QNXNTO__)}\par
00515 {\cf21 # define PLATFORM_ID "QNX"}\par
00516 \par
00517 {\cf21 #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__)}\par
00518 {\cf21 # define PLATFORM_ID "Tru64"}\par
00519 \par
00520 {\cf21 #elif defined(__riscos) || defined(__riscos__)}\par
00521 {\cf21 # define PLATFORM_ID "RISCos"}\par
00522 \par
00523 {\cf21 #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__)}\par
00524 {\cf21 # define PLATFORM_ID "SINIX"}\par
00525 \par
00526 {\cf21 #elif defined(__UNIX_SV__)}\par
00527 {\cf21 # define PLATFORM_ID "UNIX_SV"}\par
00528 \par
00529 {\cf21 #elif defined(__bsdos__)}\par
00530 {\cf21 # define PLATFORM_ID "BSDOS"}\par
00531 \par
00532 {\cf21 #elif defined(_MPRAS) || defined(MPRAS)}\par
00533 {\cf21 # define PLATFORM_ID "MP-RAS"}\par
00534 \par
00535 {\cf21 #elif defined(__osf) || defined(__osf__)}\par
00536 {\cf21 # define PLATFORM_ID "OSF1"}\par
00537 \par
00538 {\cf21 #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv)}\par
00539 {\cf21 # define PLATFORM_ID "SCO_SV"}\par
00540 \par
00541 {\cf21 #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX)}\par
00542 {\cf21 # define PLATFORM_ID "ULTRIX"}\par
00543 \par
00544 {\cf21 #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX)}\par
00545 {\cf21 # define PLATFORM_ID "Xenix"}\par
00546 \par
00547 {\cf21 #elif defined(__WATCOMC__)}\par
00548 {\cf21 # if defined(__LINUX__)}\par
00549 {\cf21 #  define PLATFORM_ID "Linux"}\par
00550 \par
00551 {\cf21 # elif defined(__DOS__)}\par
00552 {\cf21 #  define PLATFORM_ID "DOS"}\par
00553 \par
00554 {\cf21 # elif defined(__OS2__)}\par
00555 {\cf21 #  define PLATFORM_ID "OS2"}\par
00556 \par
00557 {\cf21 # elif defined(__WINDOWS__)}\par
00558 {\cf21 #  define PLATFORM_ID "Windows3x"}\par
00559 \par
00560 {\cf21 # elif defined(__VXWORKS__)}\par
00561 {\cf21 #  define PLATFORM_ID "VxWorks"}\par
00562 \par
00563 {\cf21 # else }{\cf20 /* unknown platform */}{\cf21 }\par
00564 {\cf21 #  define PLATFORM_ID}\par
00565 {\cf21 # endif}\par
00566 \par
00567 {\cf21 #elif defined(__INTEGRITY)}\par
00568 {\cf21 # if defined(INT_178B)}\par
00569 {\cf21 #  define PLATFORM_ID "Integrity178"}\par
00570 \par
00571 {\cf21 # else }{\cf20 /* regular Integrity */}{\cf21 }\par
00572 {\cf21 #  define PLATFORM_ID "Integrity"}\par
00573 {\cf21 # endif}\par
00574 \par
00575 {\cf21 # elif defined(_ADI_COMPILER)}\par
00576 {\cf21 #  define PLATFORM_ID "ADSP"}\par
00577 \par
00578 {\cf21 #else }{\cf20 /* unknown platform */}{\cf21 }\par
00579 {\cf21 # define PLATFORM_ID}\par
00580 \par
00581 {\cf21 #endif}\par
00582 \par
00583 {\cf20 /* For windows compilers MSVC and Intel we can determine}\par
00584 {\cf20    the architecture of the compiler being used.  This is because}\par
00585 {\cf20    the compilers do not have flags that can change the architecture,}\par
00586 {\cf20    but rather depend on which compiler is being used}\par
00587 {\cf20 */}\par
00588 {\cf21 #if defined(_WIN32) && defined(_MSC_VER)}\par
00589 {\cf21 # if defined(_M_IA64)}\par
00590 {\cf21 #  define ARCHITECTURE_ID "IA64"}\par
00591 \par
00592 {\cf21 # elif defined(_M_ARM64EC)}\par
00593 {\cf21 #  define ARCHITECTURE_ID "ARM64EC"}\par
00594 \par
00595 {\cf21 # elif defined(_M_X64) || defined(_M_AMD64)}\par
00596 {\cf21 #  define ARCHITECTURE_ID "x64"}\par
00597 \par
00598 {\cf21 # elif defined(_M_IX86)}\par
00599 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00600 \par
00601 {\cf21 # elif defined(_M_ARM64)}\par
00602 {\cf21 #  define ARCHITECTURE_ID "ARM64"}\par
00603 \par
00604 {\cf21 # elif defined(_M_ARM)}\par
00605 {\cf21 #  if _M_ARM == 4}\par
00606 {\cf21 #   define ARCHITECTURE_ID "ARMV4I"}\par
00607 {\cf21 #  elif _M_ARM == 5}\par
00608 {\cf21 #   define ARCHITECTURE_ID "ARMV5I"}\par
00609 {\cf21 #  else}\par
00610 {\cf21 #   define ARCHITECTURE_ID "ARMV" STRINGIFY(_M_ARM)}\par
00611 {\cf21 #  endif}\par
00612 \par
00613 {\cf21 # elif defined(_M_MIPS)}\par
00614 {\cf21 #  define ARCHITECTURE_ID "MIPS"}\par
00615 \par
00616 {\cf21 # elif defined(_M_SH)}\par
00617 {\cf21 #  define ARCHITECTURE_ID "SHx"}\par
00618 \par
00619 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00620 {\cf21 #  define ARCHITECTURE_ID ""}\par
00621 {\cf21 # endif}\par
00622 \par
00623 {\cf21 #elif defined(__WATCOMC__)}\par
00624 {\cf21 # if defined(_M_I86)}\par
00625 {\cf21 #  define ARCHITECTURE_ID "I86"}\par
00626 \par
00627 {\cf21 # elif defined(_M_IX86)}\par
00628 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00629 \par
00630 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00631 {\cf21 #  define ARCHITECTURE_ID ""}\par
00632 {\cf21 # endif}\par
00633 \par
00634 {\cf21 #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC)}\par
00635 {\cf21 # if defined(__ICCARM__)}\par
00636 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00637 \par
00638 {\cf21 # elif defined(__ICCRX__)}\par
00639 {\cf21 #  define ARCHITECTURE_ID "RX"}\par
00640 \par
00641 {\cf21 # elif defined(__ICCRH850__)}\par
00642 {\cf21 #  define ARCHITECTURE_ID "RH850"}\par
00643 \par
00644 {\cf21 # elif defined(__ICCRL78__)}\par
00645 {\cf21 #  define ARCHITECTURE_ID "RL78"}\par
00646 \par
00647 {\cf21 # elif defined(__ICCRISCV__)}\par
00648 {\cf21 #  define ARCHITECTURE_ID "RISCV"}\par
00649 \par
00650 {\cf21 # elif defined(__ICCAVR__)}\par
00651 {\cf21 #  define ARCHITECTURE_ID "AVR"}\par
00652 \par
00653 {\cf21 # elif defined(__ICC430__)}\par
00654 {\cf21 #  define ARCHITECTURE_ID "MSP430"}\par
00655 \par
00656 {\cf21 # elif defined(__ICCV850__)}\par
00657 {\cf21 #  define ARCHITECTURE_ID "V850"}\par
00658 \par
00659 {\cf21 # elif defined(__ICC8051__)}\par
00660 {\cf21 #  define ARCHITECTURE_ID "8051"}\par
00661 \par
00662 {\cf21 # elif defined(__ICCSTM8__)}\par
00663 {\cf21 #  define ARCHITECTURE_ID "STM8"}\par
00664 \par
00665 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00666 {\cf21 #  define ARCHITECTURE_ID ""}\par
00667 {\cf21 # endif}\par
00668 \par
00669 {\cf21 #elif defined(__ghs__)}\par
00670 {\cf21 # if defined(__PPC64__)}\par
00671 {\cf21 #  define ARCHITECTURE_ID "PPC64"}\par
00672 \par
00673 {\cf21 # elif defined(__ppc__)}\par
00674 {\cf21 #  define ARCHITECTURE_ID "PPC"}\par
00675 \par
00676 {\cf21 # elif defined(__ARM__)}\par
00677 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00678 \par
00679 {\cf21 # elif defined(__x86_64__)}\par
00680 {\cf21 #  define ARCHITECTURE_ID "x64"}\par
00681 \par
00682 {\cf21 # elif defined(__i386__)}\par
00683 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00684 \par
00685 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00686 {\cf21 #  define ARCHITECTURE_ID ""}\par
00687 {\cf21 # endif}\par
00688 \par
00689 {\cf21 #elif defined(__clang__) && defined(__ti__)}\par
00690 {\cf21 # if defined(__ARM_ARCH)}\par
00691 {\cf21 #  define ARCHITECTURE_ID "Arm"}\par
00692 \par
00693 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00694 {\cf21 #  define ARCHITECTURE_ID ""}\par
00695 {\cf21 # endif}\par
00696 \par
00697 {\cf21 #elif defined(__TI_COMPILER_VERSION__)}\par
00698 {\cf21 # if defined(__TI_ARM__)}\par
00699 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00700 \par
00701 {\cf21 # elif defined(__MSP430__)}\par
00702 {\cf21 #  define ARCHITECTURE_ID "MSP430"}\par
00703 \par
00704 {\cf21 # elif defined(__TMS320C28XX__)}\par
00705 {\cf21 #  define ARCHITECTURE_ID "TMS320C28x"}\par
00706 \par
00707 {\cf21 # elif defined(__TMS320C6X__) || defined(_TMS320C6X)}\par
00708 {\cf21 #  define ARCHITECTURE_ID "TMS320C6x"}\par
00709 \par
00710 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00711 {\cf21 #  define ARCHITECTURE_ID ""}\par
00712 {\cf21 # endif}\par
00713 \par
00714 {\cf21 # elif defined(__ADSPSHARC__)}\par
00715 {\cf21 #  define ARCHITECTURE_ID "SHARC"}\par
00716 \par
00717 {\cf21 # elif defined(__ADSPBLACKFIN__)}\par
00718 {\cf21 #  define ARCHITECTURE_ID "Blackfin"}\par
00719 \par
00720 {\cf21 #elif defined(__TASKING__)}\par
00721 \par
00722 {\cf21 # if defined(__CTC__) || defined(__CPTC__)}\par
00723 {\cf21 #  define ARCHITECTURE_ID "TriCore"}\par
00724 \par
00725 {\cf21 # elif defined(__CMCS__)}\par
00726 {\cf21 #  define ARCHITECTURE_ID "MCS"}\par
00727 \par
00728 {\cf21 # elif defined(__CARM__)}\par
00729 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00730 \par
00731 {\cf21 # elif defined(__CARC__)}\par
00732 {\cf21 #  define ARCHITECTURE_ID "ARC"}\par
00733 \par
00734 {\cf21 # elif defined(__C51__)}\par
00735 {\cf21 #  define ARCHITECTURE_ID "8051"}\par
00736 \par
00737 {\cf21 # elif defined(__CPCP__)}\par
00738 {\cf21 #  define ARCHITECTURE_ID "PCP"}\par
00739 \par
00740 {\cf21 # else}\par
00741 {\cf21 #  define ARCHITECTURE_ID ""}\par
00742 {\cf21 # endif}\par
00743 \par
00744 {\cf21 #else}\par
00745 {\cf21 #  define ARCHITECTURE_ID}\par
00746 {\cf21 #endif}\par
00747 \par
00748 {\cf20 /* Convert integer to decimal digit literals.  */}\par
00749 {\cf21 #define DEC(n)                   \\}\par
00750 {\cf21   ('0' + (((n) / 10000000)%10)), \\}\par
00751 {\cf21   ('0' + (((n) / 1000000)%10)),  \\}\par
00752 {\cf21   ('0' + (((n) / 100000)%10)),   \\}\par
00753 {\cf21   ('0' + (((n) / 10000)%10)),    \\}\par
00754 {\cf21   ('0' + (((n) / 1000)%10)),     \\}\par
00755 {\cf21   ('0' + (((n) / 100)%10)),      \\}\par
00756 {\cf21   ('0' + (((n) / 10)%10)),       \\}\par
00757 {\cf21   ('0' +  ((n) % 10))}\par
00758 \par
00759 {\cf20 /* Convert integer to hex digit literals.  */}\par
00760 {\cf21 #define HEX(n)             \\}\par
00761 {\cf21   ('0' + ((n)>>28 & 0xF)), \\}\par
00762 {\cf21   ('0' + ((n)>>24 & 0xF)), \\}\par
00763 {\cf21   ('0' + ((n)>>20 & 0xF)), \\}\par
00764 {\cf21   ('0' + ((n)>>16 & 0xF)), \\}\par
00765 {\cf21   ('0' + ((n)>>12 & 0xF)), \\}\par
00766 {\cf21   ('0' + ((n)>>8  & 0xF)), \\}\par
00767 {\cf21   ('0' + ((n)>>4  & 0xF)), \\}\par
00768 {\cf21   ('0' + ((n)     & 0xF))}\par
00769 \par
00770 {\cf20 /* Construct a string literal encoding the version number. */}\par
00771 {\cf21 #ifdef COMPILER_VERSION}\par
00772 {\cf18 char} {\cf17 const}* info_version = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_version["} COMPILER_VERSION {\cf22 "]"};\par
00773 \par
00774 {\cf20 /* Construct a string literal encoding the version number components. */}\par
00775 {\cf21 #elif defined(COMPILER_VERSION_MAJOR)}\par
00776 {\cf18 char} {\cf17 const} info_version[] = \{\par
00777   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00778   {\cf23 'c'},{\cf23 'o'},{\cf23 'm'},{\cf23 'p'},{\cf23 'i'},{\cf23 'l'},{\cf23 'e'},{\cf23 'r'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '['},\par
00779   COMPILER_VERSION_MAJOR,\par
00780 {\cf21 # ifdef COMPILER_VERSION_MINOR}\par
00781   {\cf23 '.'}, COMPILER_VERSION_MINOR,\par
00782 {\cf21 #  ifdef COMPILER_VERSION_PATCH}\par
00783    {\cf23 '.'}, COMPILER_VERSION_PATCH,\par
00784 {\cf21 #   ifdef COMPILER_VERSION_TWEAK}\par
00785     {\cf23 '.'}, COMPILER_VERSION_TWEAK,\par
00786 {\cf21 #   endif}\par
00787 {\cf21 #  endif}\par
00788 {\cf21 # endif}\par
00789   {\cf23 ']'},{\cf23 '\\0'}\};\par
00790 {\cf21 #endif}\par
00791 \par
00792 {\cf20 /* Construct a string literal encoding the internal version number. */}\par
00793 {\cf21 #ifdef COMPILER_VERSION_INTERNAL}\par
00794 {\cf18 char} {\cf17 const} info_version_internal[] = \{\par
00795   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00796   {\cf23 'c'},{\cf23 'o'},{\cf23 'm'},{\cf23 'p'},{\cf23 'i'},{\cf23 'l'},{\cf23 'e'},{\cf23 'r'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '_'},\par
00797   {\cf23 'i'},{\cf23 'n'},{\cf23 't'},{\cf23 'e'},{\cf23 'r'},{\cf23 'n'},{\cf23 'a'},{\cf23 'l'},{\cf23 '['},\par
00798   COMPILER_VERSION_INTERNAL,{\cf23 ']'},{\cf23 '\\0'}\};\par
00799 {\cf21 #elif defined(COMPILER_VERSION_INTERNAL_STR)}\par
00800 {\cf18 char} {\cf17 const}* info_version_internal = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_version_internal["} COMPILER_VERSION_INTERNAL_STR {\cf22 "]"};\par
00801 {\cf21 #endif}\par
00802 \par
00803 {\cf20 /* Construct a string literal encoding the version number components. */}\par
00804 {\cf21 #ifdef SIMULATE_VERSION_MAJOR}\par
00805 {\cf18 char} {\cf17 const} info_simulate_version[] = \{\par
00806   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00807   {\cf23 's'},{\cf23 'i'},{\cf23 'm'},{\cf23 'u'},{\cf23 'l'},{\cf23 'a'},{\cf23 't'},{\cf23 'e'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '['},\par
00808   SIMULATE_VERSION_MAJOR,\par
00809 {\cf21 # ifdef SIMULATE_VERSION_MINOR}\par
00810   {\cf23 '.'}, SIMULATE_VERSION_MINOR,\par
00811 {\cf21 #  ifdef SIMULATE_VERSION_PATCH}\par
00812    {\cf23 '.'}, SIMULATE_VERSION_PATCH,\par
00813 {\cf21 #   ifdef SIMULATE_VERSION_TWEAK}\par
00814     {\cf23 '.'}, SIMULATE_VERSION_TWEAK,\par
00815 {\cf21 #   endif}\par
00816 {\cf21 #  endif}\par
00817 {\cf21 # endif}\par
00818   {\cf23 ']'},{\cf23 '\\0'}\};\par
00819 {\cf21 #endif}\par
00820 \par
00821 {\cf20 /* Construct the string literal in pieces to prevent the source from}\par
00822 {\cf20    getting matched.  Store it in a pointer rather than an array}\par
00823 {\cf20    because some compilers will just produce instructions to fill the}\par
00824 {\cf20    array rather than assigning a pointer to a static array.  */}\par
00825 {\cf18 char} {\cf17 const}* info_platform = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "platform["} PLATFORM_ID {\cf22 "]"};\par
00826 {\cf18 char} {\cf17 const}* info_arch = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "arch["} ARCHITECTURE_ID {\cf22 "]"};\par
00827 \par
00828 \par
00829 \par
00830 {\cf21 #define C_STD_99 199901L}\par
00831 {\cf21 #define C_STD_11 201112L}\par
00832 {\cf21 #define C_STD_17 201710L}\par
00833 {\cf21 #define C_STD_23 202311L}\par
00834 \par
00835 {\cf21 #ifdef __STDC_VERSION__}\par
00836 {\cf21 #  define C_STD __STDC_VERSION__}\par
00837 {\cf21 #endif}\par
00838 \par
00839 {\cf21 #if !defined(__STDC__) && !defined(__clang__)}\par
00840 {\cf21 # if defined(_MSC_VER) || defined(__ibmxl__) || defined(__IBMC__)}\par
00841 {\cf21 #  define C_VERSION "90"}\par
00842 {\cf21 # else}\par
00843 {\cf21 #  define C_VERSION}\par
00844 {\cf21 # endif}\par
00845 {\cf21 #elif C_STD > C_STD_17}\par
00846 {\cf21 # define C_VERSION "23"}\par
00847 {\cf21 #elif C_STD > C_STD_11}\par
00848 {\cf21 # define C_VERSION "17"}\par
00849 {\cf21 #elif C_STD > C_STD_99}\par
00850 {\cf21 # define C_VERSION "11"}\par
00851 {\cf21 #elif C_STD >= C_STD_99}\par
00852 {\cf21 # define C_VERSION "99"}\par
00853 {\cf21 #else}\par
00854 {\cf21 # define C_VERSION "90"}\par
00855 {\cf21 #endif}\par
00856 {\cf17 const} {\cf18 char}* info_language_standard_default =\par
00857   {\cf22 "INFO"} {\cf22 ":"} {\cf22 "standard_default["} C_VERSION {\cf22 "]"};\par
00858 \par
00859 {\cf17 const} {\cf18 char}* info_language_extensions_default = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "extensions_default["}\par
00860 {\cf21 #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) ||           \\}\par
00861 {\cf21      defined(__TI_COMPILER_VERSION__)) &&                                     \\}\par
00862 {\cf21   !defined(__STRICT_ANSI__)}\par
00863   {\cf22 "ON"}\par
00864 {\cf21 #else}\par
00865   {\cf22 "OFF"}\par
00866 {\cf21 #endif}\par
00867 {\cf22 "]"};\par
00868 \par
00869 {\cf20 /*--------------------------------------------------------------------------*/}\par
00870 \par
00871 {\cf21 #ifdef ID_VOID_MAIN}\par
00872 {\cf18 void} main() \{\}\par
00873 {\cf21 #else}\par
00874 {\cf21 # if defined(__CLASSIC_C__)}\par
00875 {\cf18 int} main(argc, argv) {\cf18 int} argc; {\cf18 char} *argv[];\par
00876 {\cf21 # else}\par
00877 {\cf18 int} main({\cf18 int} argc, {\cf18 char}* argv[])\par
00878 {\cf21 # endif}\par
00879 \{\par
00880   {\cf18 int} require = 0;\par
00881   require += info_compiler[argc];\par
00882   require += info_platform[argc];\par
00883   require += info_arch[argc];\par
00884 {\cf21 #ifdef COMPILER_VERSION_MAJOR}\par
00885   require += info_version[argc];\par
00886 {\cf21 #endif}\par
00887 {\cf21 #ifdef COMPILER_VERSION_INTERNAL}\par
00888   require += info_version_internal[argc];\par
00889 {\cf21 #endif}\par
00890 {\cf21 #ifdef SIMULATE_ID}\par
00891   require += info_simulate[argc];\par
00892 {\cf21 #endif}\par
00893 {\cf21 #ifdef SIMULATE_VERSION_MAJOR}\par
00894   require += info_simulate_version[argc];\par
00895 {\cf21 #endif}\par
00896 {\cf21 #if defined(__CRAYXT_COMPUTE_LINUX_TARGET)}\par
00897   require += info_cray[argc];\par
00898 {\cf21 #endif}\par
00899   require += info_language_standard_default[argc];\par
00900   require += info_language_extensions_default[argc];\par
00901   (void)argv;\par
00902   {\cf19 return} require;\par
00903 \}\par
00904 {\cf21 #endif}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c}
{\bkmkstart AAAAAAAABK}
{\bkmkend AAAAAAAABK}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
defines\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b __has_include}(x)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b COMPILER_ID}\~ ""\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b STRINGIFY_HELPER}(X)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b STRINGIFY}(X)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLATFORM_ID}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ARCHITECTURE_ID}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b DEC}(n)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HEX}(n)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_STD_99}\~ 199901L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_STD_11}\~ 201112L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_STD_17}\~ 201710L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_STD_23}\~ 202311L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b C_VERSION}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Funciones\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b main} (int argc, char *argv[])\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_compiler} = "INFO" ":" "compiler[" COMPILER_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_platform} = "INFO" ":" "platform[" PLATFORM_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_arch} = "INFO" ":" "arch[" ARCHITECTURE_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const char * {\b info_language_standard_default}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const char * {\b info_language_extensions_default}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAABL}
{\bkmkend AAAAAAAABL}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de \'ABdefine\'BB\par
\pard\plain 
{\xe \v __has_include\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:__has_include}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define __has_include( x)}}
\par
{\bkmkstart AAAAAAAABM}
{\bkmkend AAAAAAAABM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 0\par
}
{
Definici\'F3n en la l\'EDnea {\b 17} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v ARCHITECTURE_ID\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:ARCHITECTURE_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ARCHITECTURE_ID}}
\par
{\bkmkstart AAAAAAAABN}
{\bkmkend AAAAAAAABN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 745} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_STD_11\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_STD_11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_STD_11\~ 201112L}}
\par
{\bkmkstart AAAAAAAABO}
{\bkmkend AAAAAAAABO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 831} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_STD_17\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_STD_17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_STD_17\~ 201710L}}
\par
{\bkmkstart AAAAAAAABP}
{\bkmkend AAAAAAAABP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 832} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_STD_23\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_STD_23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_STD_23\~ 202311L}}
\par
{\bkmkstart AAAAAAAABQ}
{\bkmkend AAAAAAAABQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 833} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_STD_99\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_STD_99}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_STD_99\~ 199901L}}
\par
{\bkmkstart AAAAAAAABR}
{\bkmkend AAAAAAAABR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 830} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v C_VERSION\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:C_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define C_VERSION}}
\par
{\bkmkstart AAAAAAAABS}
{\bkmkend AAAAAAAABS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 843} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v COMPILER_ID\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:COMPILER_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define COMPILER_ID\~ ""}}
\par
{\bkmkstart AAAAAAAABT}
{\bkmkend AAAAAAAABT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 448} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v DEC\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:DEC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define DEC( n)}}
\par
{\bkmkstart AAAAAAAABU}
{\bkmkend AAAAAAAABU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid   ({\cf23 '0'} + (((n) / 10000000)%10)), \\\par
  ({\cf23 '0'} + (((n) / 1000000)%10)),  \\\par
  ({\cf23 '0'} + (((n) / 100000)%10)),   \\\par
  ({\cf23 '0'} + (((n) / 10000)%10)),    \\\par
  ({\cf23 '0'} + (((n) / 1000)%10)),     \\\par
  ({\cf23 '0'} + (((n) / 100)%10)),      \\\par
  ({\cf23 '0'} + (((n) / 10)%10)),       \\\par
  ({\cf23 '0'} +  ((n) % 10))\par
}
{
Definici\'F3n en la l\'EDnea {\b 749} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v HEX\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:HEX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HEX( n)}}
\par
{\bkmkstart AAAAAAAABV}
{\bkmkend AAAAAAAABV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid   ({\cf23 '0'} + ((n)>>28 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>24 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>20 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>16 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>12 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>8  & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>4  & 0xF)), \\\par
  ({\cf23 '0'} + ((n)     & 0xF))\par
}
{
Definici\'F3n en la l\'EDnea {\b 760} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v PLATFORM_ID\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:PLATFORM_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLATFORM_ID}}
\par
{\bkmkstart AAAAAAAABW}
{\bkmkend AAAAAAAABW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 579} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v STRINGIFY\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:STRINGIFY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define STRINGIFY( X)}}
\par
{\bkmkstart AAAAAAAABX}
{\bkmkend AAAAAAAABX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid STRINGIFY_HELPER(X)\par
}
{
Definici\'F3n en la l\'EDnea {\b 469} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v STRINGIFY_HELPER\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:STRINGIFY_HELPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define STRINGIFY_HELPER( X)}}
\par
{\bkmkstart AAAAAAAABY}
{\bkmkend AAAAAAAABY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf21 #X}\par
}
{
Definici\'F3n en la l\'EDnea {\b 468} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAABZ}
{\bkmkend AAAAAAAABZ}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de funciones\par
\pard\plain 
{\xe \v main\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:main}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int main (int argc, char * argv[])}}
\par
{\bkmkstart AAAAAAAACA}
{\bkmkend AAAAAAAACA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 877} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAACB}
{\bkmkend AAAAAAAACB}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de variables\par
\pard\plain 
{\xe \v info_arch\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_arch}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_arch = "INFO" ":" "arch[" ARCHITECTURE_ID "]"}}
\par
{\bkmkstart AAAAAAAACC}
{\bkmkend AAAAAAAACC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 826} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v info_compiler\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_compiler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_compiler = "INFO" ":" "compiler[" COMPILER_ID "]"}}
\par
{\bkmkstart AAAAAAAACD}
{\bkmkend AAAAAAAACD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 455} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v info_language_extensions_default\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_language_extensions_default}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const char* info_language_extensions_default}}
\par
{\bkmkstart AAAAAAAACE}
{\bkmkend AAAAAAAACE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor inicial:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "extensions_default["}\par
\par
\par
\par
\par
\par
  {\cf22 "OFF"}\par
\par
{\cf22 "]"}\par
}
{
Definici\'F3n en la l\'EDnea {\b 859} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v info_language_standard_default\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_language_standard_default}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const char* info_language_standard_default}}
\par
{\bkmkstart AAAAAAAACF}
{\bkmkend AAAAAAAACF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor inicial:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid =\par
  {\cf22 "INFO"} {\cf22 ":"} {\cf22 "standard_default["} C_VERSION {\cf22 "]"}\par
}
{
Definici\'F3n en la l\'EDnea {\b 856} del archivo {\b CMakeCCompilerId.c}.}\par
}
{\xe \v info_platform\:CMakeCCompilerId.c}
{\xe \v CMakeCCompilerId.c\:info_platform}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_platform = "INFO" ":" "platform[" PLATFORM_ID "]"}}
\par
{\bkmkstart AAAAAAAACG}
{\bkmkend AAAAAAAACG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 825} del archivo {\b CMakeCCompilerId.c}.}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
CMakeCCompilerId.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdC/CMakeCCompilerId.c}
{\bkmkstart AAAAAAAAAB}
{\bkmkend AAAAAAAAAB}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf21 #ifdef __cplusplus}\par
00002 {\cf21 # error "A C++ compiler has been selected for C."}\par
00003 {\cf21 #endif}\par
00004 \par
00005 {\cf21 #if defined(__18CXX)}\par
00006 {\cf21 # define ID_VOID_MAIN}\par
00007 {\cf21 #endif}\par
00008 {\cf21 #if defined(__CLASSIC_C__)}\par
00009 {\cf20 /* cv-qualifiers did not exist in K&R C */}\par
00010 {\cf21 # define const}\par
00011 {\cf21 # define volatile}\par
00012 {\cf21 #endif}\par
00013 \par
00014 {\cf21 #if !defined(__has_include)}\par
00015 {\cf20 /* If the compiler does not have __has_include, pretend the answer is}\par
00016 {\cf20    always no.  */}\par
00017 {\cf21 #  define __has_include(x) 0}\par
00018 {\cf21 #endif}\par
00019 \par
00020 \par
00021 {\cf20 /* Version number components: V=Version, R=Revision, P=Patch}\par
00022 {\cf20    Version date components:   YYYY=Year, MM=Month,   DD=Day  */}\par
00023 \par
00024 {\cf21 #if defined(__INTEL_COMPILER) || defined(__ICC)}\par
00025 {\cf21 # define COMPILER_ID "Intel"}\par
00026 {\cf21 # if defined(_MSC_VER)}\par
00027 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00028 {\cf21 # endif}\par
00029 {\cf21 # if defined(__GNUC__)}\par
00030 {\cf21 #  define SIMULATE_ID "GNU"}\par
00031 {\cf21 # endif}\par
00032   {\cf20 /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later,}\par
00033 {\cf20      except that a few beta releases use the old format with V=2021.  */}\par
00034 {\cf21 # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111}\par
00035 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100)}\par
00036 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10)}\par
00037 {\cf21 #  if defined(__INTEL_COMPILER_UPDATE)}\par
00038 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE)}\par
00039 {\cf21 #  else}\par
00040 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER   % 10)}\par
00041 {\cf21 #  endif}\par
00042 {\cf21 # else}\par
00043 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER)}\par
00044 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE)}\par
00045    {\cf20 /* The third version component from --version is an update index,}\par
00046 {\cf20       but no macro is provided for it.  */}\par
00047 {\cf21 #  define COMPILER_VERSION_PATCH DEC(0)}\par
00048 {\cf21 # endif}\par
00049 {\cf21 # if defined(__INTEL_COMPILER_BUILD_DATE)}\par
00050    {\cf20 /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */}\par
00051 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE)}\par
00052 {\cf21 # endif}\par
00053 {\cf21 # if defined(_MSC_VER)}\par
00054    {\cf20 /* _MSC_VER = VVRR */}\par
00055 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00056 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00057 {\cf21 # endif}\par
00058 {\cf21 # if defined(__GNUC__)}\par
00059 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00060 {\cf21 # elif defined(__GNUG__)}\par
00061 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUG__)}\par
00062 {\cf21 # endif}\par
00063 {\cf21 # if defined(__GNUC_MINOR__)}\par
00064 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00065 {\cf21 # endif}\par
00066 {\cf21 # if defined(__GNUC_PATCHLEVEL__)}\par
00067 {\cf21 #  define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00068 {\cf21 # endif}\par
00069 \par
00070 {\cf21 #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER)}\par
00071 {\cf21 # define COMPILER_ID "IntelLLVM"}\par
00072 {\cf21 #if defined(_MSC_VER)}\par
00073 {\cf21 # define SIMULATE_ID "MSVC"}\par
00074 {\cf21 #endif}\par
00075 {\cf21 #if defined(__GNUC__)}\par
00076 {\cf21 # define SIMULATE_ID "GNU"}\par
00077 {\cf21 #endif}\par
00078 {\cf20 /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and}\par
00079 {\cf20  * later.  Look for 6 digit vs. 8 digit version number to decide encoding.}\par
00080 {\cf20  * VVVV is no smaller than the current year when a version is released.}\par
00081 {\cf20  */}\par
00082 {\cf21 #if __INTEL_LLVM_COMPILER < 1000000L}\par
00083 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100)}\par
00084 {\cf21 # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10)}\par
00085 {\cf21 # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER    % 10)}\par
00086 {\cf21 #else}\par
00087 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000)}\par
00088 {\cf21 # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100)}\par
00089 {\cf21 # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER     % 100)}\par
00090 {\cf21 #endif}\par
00091 {\cf21 #if defined(_MSC_VER)}\par
00092   {\cf20 /* _MSC_VER = VVRR */}\par
00093 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00094 {\cf21 # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00095 {\cf21 #endif}\par
00096 {\cf21 #if defined(__GNUC__)}\par
00097 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00098 {\cf21 #elif defined(__GNUG__)}\par
00099 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(__GNUG__)}\par
00100 {\cf21 #endif}\par
00101 {\cf21 #if defined(__GNUC_MINOR__)}\par
00102 {\cf21 # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00103 {\cf21 #endif}\par
00104 {\cf21 #if defined(__GNUC_PATCHLEVEL__)}\par
00105 {\cf21 # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00106 {\cf21 #endif}\par
00107 \par
00108 {\cf21 #elif defined(__PATHCC__)}\par
00109 {\cf21 # define COMPILER_ID "PathScale"}\par
00110 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__PATHCC__)}\par
00111 {\cf21 # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__)}\par
00112 {\cf21 # if defined(__PATHCC_PATCHLEVEL__)}\par
00113 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__)}\par
00114 {\cf21 # endif}\par
00115 \par
00116 {\cf21 #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__)}\par
00117 {\cf21 # define COMPILER_ID "Embarcadero"}\par
00118 {\cf21 # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF)}\par
00119 {\cf21 # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF)}\par
00120 {\cf21 # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__     & 0xFFFF)}\par
00121 \par
00122 {\cf21 #elif defined(__BORLANDC__)}\par
00123 {\cf21 # define COMPILER_ID "Borland"}\par
00124   {\cf20 /* __BORLANDC__ = 0xVRR */}\par
00125 {\cf21 # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8)}\par
00126 {\cf21 # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF)}\par
00127 \par
00128 {\cf21 #elif defined(__WATCOMC__) && __WATCOMC__ < 1200}\par
00129 {\cf21 # define COMPILER_ID "Watcom"}\par
00130    {\cf20 /* __WATCOMC__ = VVRR */}\par
00131 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100)}\par
00132 {\cf21 # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10)}\par
00133 {\cf21 # if (__WATCOMC__ % 10) > 0}\par
00134 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10)}\par
00135 {\cf21 # endif}\par
00136 \par
00137 {\cf21 #elif defined(__WATCOMC__)}\par
00138 {\cf21 # define COMPILER_ID "OpenWatcom"}\par
00139    {\cf20 /* __WATCOMC__ = VVRP + 1100 */}\par
00140 {\cf21 # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100)}\par
00141 {\cf21 # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10)}\par
00142 {\cf21 # if (__WATCOMC__ % 10) > 0}\par
00143 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10)}\par
00144 {\cf21 # endif}\par
00145 \par
00146 {\cf21 #elif defined(__SUNPRO_C)}\par
00147 {\cf21 # define COMPILER_ID "SunPro"}\par
00148 {\cf21 # if __SUNPRO_C >= 0x5100}\par
00149    {\cf20 /* __SUNPRO_C = 0xVRRP */}\par
00150 {\cf21 #  define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>12)}\par
00151 {\cf21 #  define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xFF)}\par
00152 {\cf21 #  define COMPILER_VERSION_PATCH HEX(__SUNPRO_C    & 0xF)}\par
00153 {\cf21 # else}\par
00154    {\cf20 /* __SUNPRO_CC = 0xVRP */}\par
00155 {\cf21 #  define COMPILER_VERSION_MAJOR HEX(__SUNPRO_C>>8)}\par
00156 {\cf21 #  define COMPILER_VERSION_MINOR HEX(__SUNPRO_C>>4 & 0xF)}\par
00157 {\cf21 #  define COMPILER_VERSION_PATCH HEX(__SUNPRO_C    & 0xF)}\par
00158 {\cf21 # endif}\par
00159 \par
00160 {\cf21 #elif defined(__HP_cc)}\par
00161 {\cf21 # define COMPILER_ID "HP"}\par
00162   {\cf20 /* __HP_cc = VVRRPP */}\par
00163 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__HP_cc/10000)}\par
00164 {\cf21 # define COMPILER_VERSION_MINOR DEC(__HP_cc/100 % 100)}\par
00165 {\cf21 # define COMPILER_VERSION_PATCH DEC(__HP_cc     % 100)}\par
00166 \par
00167 {\cf21 #elif defined(__DECC)}\par
00168 {\cf21 # define COMPILER_ID "Compaq"}\par
00169   {\cf20 /* __DECC_VER = VVRRTPPPP */}\par
00170 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__DECC_VER/10000000)}\par
00171 {\cf21 # define COMPILER_VERSION_MINOR DEC(__DECC_VER/100000  % 100)}\par
00172 {\cf21 # define COMPILER_VERSION_PATCH DEC(__DECC_VER         % 10000)}\par
00173 \par
00174 {\cf21 #elif defined(__IBMC__) && defined(__COMPILER_VER__)}\par
00175 {\cf21 # define COMPILER_ID "zOS"}\par
00176   {\cf20 /* __IBMC__ = VRP */}\par
00177 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100)}\par
00178 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)}\par
00179 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMC__    % 10)}\par
00180 \par
00181 {\cf21 #elif defined(__open_xl__) && defined(__clang__)}\par
00182 {\cf21 # define COMPILER_ID "IBMClang"}\par
00183 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__)}\par
00184 {\cf21 # define COMPILER_VERSION_MINOR DEC(__open_xl_release__)}\par
00185 {\cf21 # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__)}\par
00186 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__)}\par
00187 \par
00188 \par
00189 {\cf21 #elif defined(__ibmxl__) && defined(__clang__)}\par
00190 {\cf21 # define COMPILER_ID "XLClang"}\par
00191 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__)}\par
00192 {\cf21 # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__)}\par
00193 {\cf21 # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__)}\par
00194 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__)}\par
00195 \par
00196 \par
00197 {\cf21 #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ >= 800}\par
00198 {\cf21 # define COMPILER_ID "XL"}\par
00199   {\cf20 /* __IBMC__ = VRP */}\par
00200 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100)}\par
00201 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)}\par
00202 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMC__    % 10)}\par
00203 \par
00204 {\cf21 #elif defined(__IBMC__) && !defined(__COMPILER_VER__) && __IBMC__ < 800}\par
00205 {\cf21 # define COMPILER_ID "VisualAge"}\par
00206   {\cf20 /* __IBMC__ = VRP */}\par
00207 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMC__/100)}\par
00208 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMC__/10 % 10)}\par
00209 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMC__    % 10)}\par
00210 \par
00211 {\cf21 #elif defined(__NVCOMPILER)}\par
00212 {\cf21 # define COMPILER_ID "NVHPC"}\par
00213 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__)}\par
00214 {\cf21 # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__)}\par
00215 {\cf21 # if defined(__NVCOMPILER_PATCHLEVEL__)}\par
00216 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__)}\par
00217 {\cf21 # endif}\par
00218 \par
00219 {\cf21 #elif defined(__PGI)}\par
00220 {\cf21 # define COMPILER_ID "PGI"}\par
00221 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__PGIC__)}\par
00222 {\cf21 # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__)}\par
00223 {\cf21 # if defined(__PGIC_PATCHLEVEL__)}\par
00224 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__)}\par
00225 {\cf21 # endif}\par
00226 \par
00227 {\cf21 #elif defined(__clang__) && defined(__cray__)}\par
00228 {\cf21 # define COMPILER_ID "CrayClang"}\par
00229 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__cray_major__)}\par
00230 {\cf21 # define COMPILER_VERSION_MINOR DEC(__cray_minor__)}\par
00231 {\cf21 # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__)}\par
00232 {\cf21 # define COMPILER_VERSION_INTERNAL_STR __clang_version__}\par
00233 \par
00234 \par
00235 {\cf21 #elif defined(_CRAYC)}\par
00236 {\cf21 # define COMPILER_ID "Cray"}\par
00237 {\cf21 # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR)}\par
00238 {\cf21 # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR)}\par
00239 \par
00240 {\cf21 #elif defined(__TI_COMPILER_VERSION__)}\par
00241 {\cf21 # define COMPILER_ID "TI"}\par
00242   {\cf20 /* __TI_COMPILER_VERSION__ = VVVRRRPPP */}\par
00243 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000)}\par
00244 {\cf21 # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000   % 1000)}\par
00245 {\cf21 # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__        % 1000)}\par
00246 \par
00247 {\cf21 #elif defined(__CLANG_FUJITSU)}\par
00248 {\cf21 # define COMPILER_ID "FujitsuClang"}\par
00249 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__FCC_major__)}\par
00250 {\cf21 # define COMPILER_VERSION_MINOR DEC(__FCC_minor__)}\par
00251 {\cf21 # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__)}\par
00252 {\cf21 # define COMPILER_VERSION_INTERNAL_STR __clang_version__}\par
00253 \par
00254 \par
00255 {\cf21 #elif defined(__FUJITSU)}\par
00256 {\cf21 # define COMPILER_ID "Fujitsu"}\par
00257 {\cf21 # if defined(__FCC_version__)}\par
00258 {\cf21 #   define COMPILER_VERSION __FCC_version__}\par
00259 {\cf21 # elif defined(__FCC_major__)}\par
00260 {\cf21 #   define COMPILER_VERSION_MAJOR DEC(__FCC_major__)}\par
00261 {\cf21 #   define COMPILER_VERSION_MINOR DEC(__FCC_minor__)}\par
00262 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__)}\par
00263 {\cf21 # endif}\par
00264 {\cf21 # if defined(__fcc_version)}\par
00265 {\cf21 #   define COMPILER_VERSION_INTERNAL DEC(__fcc_version)}\par
00266 {\cf21 # elif defined(__FCC_VERSION)}\par
00267 {\cf21 #   define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION)}\par
00268 {\cf21 # endif}\par
00269 \par
00270 \par
00271 {\cf21 #elif defined(__ghs__)}\par
00272 {\cf21 # define COMPILER_ID "GHS"}\par
00273 {\cf20 /* __GHS_VERSION_NUMBER = VVVVRP */}\par
00274 {\cf21 # ifdef __GHS_VERSION_NUMBER}\par
00275 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100)}\par
00276 {\cf21 # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10)}\par
00277 {\cf21 # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER      % 10)}\par
00278 {\cf21 # endif}\par
00279 \par
00280 {\cf21 #elif defined(__TASKING__)}\par
00281 {\cf21 # define COMPILER_ID "Tasking"}\par
00282 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000)}\par
00283 {\cf21   # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100)}\par
00284 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__VERSION__)}\par
00285 \par
00286 {\cf21 #elif defined(__ORANGEC__)}\par
00287 {\cf21 # define COMPILER_ID "OrangeC"}\par
00288 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__)}\par
00289 {\cf21 # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__)}\par
00290 {\cf21 # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__)}\par
00291 \par
00292 {\cf21 #elif defined(__TINYC__)}\par
00293 {\cf21 # define COMPILER_ID "TinyCC"}\par
00294 \par
00295 {\cf21 #elif defined(__BCC__)}\par
00296 {\cf21 # define COMPILER_ID "Bruce"}\par
00297 \par
00298 {\cf21 #elif defined(__SCO_VERSION__)}\par
00299 {\cf21 # define COMPILER_ID "SCO"}\par
00300 \par
00301 {\cf21 #elif defined(__ARMCC_VERSION) && !defined(__clang__)}\par
00302 {\cf21 # define COMPILER_ID "ARMCC"}\par
00303 {\cf21 #if __ARMCC_VERSION >= 1000000}\par
00304   {\cf20 /* __ARMCC_VERSION = VRRPPPP */}\par
00305 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000)}\par
00306 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100)}\par
00307 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION     % 10000)}\par
00308 {\cf21 #else}\par
00309   {\cf20 /* __ARMCC_VERSION = VRPPPP */}\par
00310 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000)}\par
00311 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10)}\par
00312 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION    % 10000)}\par
00313 {\cf21 #endif}\par
00314 \par
00315 \par
00316 {\cf21 #elif defined(__clang__) && defined(__apple_build_version__)}\par
00317 {\cf21 # define COMPILER_ID "AppleClang"}\par
00318 {\cf21 # if defined(_MSC_VER)}\par
00319 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00320 {\cf21 # endif}\par
00321 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__clang_major__)}\par
00322 {\cf21 # define COMPILER_VERSION_MINOR DEC(__clang_minor__)}\par
00323 {\cf21 # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__)}\par
00324 {\cf21 # if defined(_MSC_VER)}\par
00325    {\cf20 /* _MSC_VER = VVRR */}\par
00326 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00327 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00328 {\cf21 # endif}\par
00329 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__)}\par
00330 \par
00331 {\cf21 #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION)}\par
00332 {\cf21 # define COMPILER_ID "ARMClang"}\par
00333 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000)}\par
00334 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100)}\par
00335 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100   % 100)}\par
00336 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION)}\par
00337 \par
00338 {\cf21 #elif defined(__clang__) && defined(__ti__)}\par
00339 {\cf21 # define COMPILER_ID "TIClang"}\par
00340 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ti_major__)}\par
00341 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ti_minor__)}\par
00342 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__)}\par
00343 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__ti_version__)}\par
00344 \par
00345 {\cf21 #elif defined(__clang__)}\par
00346 {\cf21 # define COMPILER_ID "Clang"}\par
00347 {\cf21 # if defined(_MSC_VER)}\par
00348 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00349 {\cf21 # endif}\par
00350 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__clang_major__)}\par
00351 {\cf21 # define COMPILER_VERSION_MINOR DEC(__clang_minor__)}\par
00352 {\cf21 # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__)}\par
00353 {\cf21 # if defined(_MSC_VER)}\par
00354    {\cf20 /* _MSC_VER = VVRR */}\par
00355 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00356 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00357 {\cf21 # endif}\par
00358 \par
00359 {\cf21 #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__))}\par
00360 {\cf21 # define COMPILER_ID "LCC"}\par
00361 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100)}\par
00362 {\cf21 # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100)}\par
00363 {\cf21 # if defined(__LCC_MINOR__)}\par
00364 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__)}\par
00365 {\cf21 # endif}\par
00366 {\cf21 # if defined(__GNUC__) && defined(__GNUC_MINOR__)}\par
00367 {\cf21 #  define SIMULATE_ID "GNU"}\par
00368 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00369 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00370 {\cf21 #  if defined(__GNUC_PATCHLEVEL__)}\par
00371 {\cf21 #   define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00372 {\cf21 #  endif}\par
00373 {\cf21 # endif}\par
00374 \par
00375 {\cf21 #elif defined(__GNUC__)}\par
00376 {\cf21 # define COMPILER_ID "GNU"}\par
00377 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__GNUC__)}\par
00378 {\cf21 # if defined(__GNUC_MINOR__)}\par
00379 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00380 {\cf21 # endif}\par
00381 {\cf21 # if defined(__GNUC_PATCHLEVEL__)}\par
00382 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00383 {\cf21 # endif}\par
00384 \par
00385 {\cf21 #elif defined(_MSC_VER)}\par
00386 {\cf21 # define COMPILER_ID "MSVC"}\par
00387   {\cf20 /* _MSC_VER = VVRR */}\par
00388 {\cf21 # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00389 {\cf21 # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00390 {\cf21 # if defined(_MSC_FULL_VER)}\par
00391 {\cf21 #  if _MSC_VER >= 1400}\par
00392     {\cf20 /* _MSC_FULL_VER = VVRRPPPPP */}\par
00393 {\cf21 #   define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000)}\par
00394 {\cf21 #  else}\par
00395     {\cf20 /* _MSC_FULL_VER = VVRRPPPP */}\par
00396 {\cf21 #   define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000)}\par
00397 {\cf21 #  endif}\par
00398 {\cf21 # endif}\par
00399 {\cf21 # if defined(_MSC_BUILD)}\par
00400 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD)}\par
00401 {\cf21 # endif}\par
00402 \par
00403 {\cf21 #elif defined(_ADI_COMPILER)}\par
00404 {\cf21 # define COMPILER_ID "ADSP"}\par
00405 {\cf21 #if defined(__VERSIONNUM__)}\par
00406   {\cf20 /* __VERSIONNUM__ = 0xVVRRPPTT */}\par
00407 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF)}\par
00408 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF)}\par
00409 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF)}\par
00410 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF)}\par
00411 {\cf21 #endif}\par
00412 \par
00413 {\cf21 #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC)}\par
00414 {\cf21 # define COMPILER_ID "IAR"}\par
00415 {\cf21 # if defined(__VER__) && defined(__ICCARM__)}\par
00416 {\cf21 #  define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000)}\par
00417 {\cf21 #  define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000)}\par
00418 {\cf21 #  define COMPILER_VERSION_PATCH DEC((__VER__) % 1000)}\par
00419 {\cf21 #  define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__)}\par
00420 {\cf21 # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__))}\par
00421 {\cf21 #  define COMPILER_VERSION_MAJOR DEC((__VER__) / 100)}\par
00422 {\cf21 #  define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100))}\par
00423 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__SUBVERSION__)}\par
00424 {\cf21 #  define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__)}\par
00425 {\cf21 # endif}\par
00426 \par
00427 {\cf21 #elif defined(__SDCC_VERSION_MAJOR) || defined(SDCC)}\par
00428 {\cf21 # define COMPILER_ID "SDCC"}\par
00429 {\cf21 # if defined(__SDCC_VERSION_MAJOR)}\par
00430 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__SDCC_VERSION_MAJOR)}\par
00431 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__SDCC_VERSION_MINOR)}\par
00432 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__SDCC_VERSION_PATCH)}\par
00433 {\cf21 # else}\par
00434   {\cf20 /* SDCC = VRP */}\par
00435 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(SDCC/100)}\par
00436 {\cf21 #  define COMPILER_VERSION_MINOR DEC(SDCC/10 % 10)}\par
00437 {\cf21 #  define COMPILER_VERSION_PATCH DEC(SDCC    % 10)}\par
00438 {\cf21 # endif}\par
00439 \par
00440 \par
00441 {\cf20 /* These compilers are either not known or too old to define an}\par
00442 {\cf20   identification macro.  Try to identify the platform and guess that}\par
00443 {\cf20   it is the native compiler.  */}\par
00444 {\cf21 #elif defined(__hpux) || defined(__hpua)}\par
00445 {\cf21 # define COMPILER_ID "HP"}\par
00446 \par
00447 {\cf21 #else }{\cf20 /* unknown compiler */}{\cf21 }\par
00448 {\cf21 # define COMPILER_ID ""}\par
00449 {\cf21 #endif}\par
00450 \par
00451 {\cf20 /* Construct the string literal in pieces to prevent the source from}\par
00452 {\cf20    getting matched.  Store it in a pointer rather than an array}\par
00453 {\cf20    because some compilers will just produce instructions to fill the}\par
00454 {\cf20    array rather than assigning a pointer to a static array.  */}\par
00455 {\cf18 char} {\cf17 const}* info_compiler = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler["} COMPILER_ID {\cf22 "]"};\par
00456 {\cf21 #ifdef SIMULATE_ID}\par
00457 {\cf18 char} {\cf17 const}* info_simulate = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "simulate["} SIMULATE_ID {\cf22 "]"};\par
00458 {\cf21 #endif}\par
00459 \par
00460 {\cf21 #ifdef __QNXNTO__}\par
00461 {\cf18 char} {\cf17 const}* qnxnto = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "qnxnto[]"};\par
00462 {\cf21 #endif}\par
00463 \par
00464 {\cf21 #if defined(__CRAYXT_COMPUTE_LINUX_TARGET)}\par
00465 {\cf18 char} {\cf17 const} *info_cray = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_wrapper[CrayPrgEnv]"};\par
00466 {\cf21 #endif}\par
00467 \par
00468 {\cf21 #define STRINGIFY_HELPER(X) #X}\par
00469 {\cf21 #define STRINGIFY(X) STRINGIFY_HELPER(X)}\par
00470 \par
00471 {\cf20 /* Identify known platforms by name.  */}\par
00472 {\cf21 #if defined(__linux) || defined(__linux__) || defined(linux)}\par
00473 {\cf21 # define PLATFORM_ID "Linux"}\par
00474 \par
00475 {\cf21 #elif defined(__MSYS__)}\par
00476 {\cf21 # define PLATFORM_ID "MSYS"}\par
00477 \par
00478 {\cf21 #elif defined(__CYGWIN__)}\par
00479 {\cf21 # define PLATFORM_ID "Cygwin"}\par
00480 \par
00481 {\cf21 #elif defined(__MINGW32__)}\par
00482 {\cf21 # define PLATFORM_ID "MinGW"}\par
00483 \par
00484 {\cf21 #elif defined(__APPLE__)}\par
00485 {\cf21 # define PLATFORM_ID "Darwin"}\par
00486 \par
00487 {\cf21 #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32)}\par
00488 {\cf21 # define PLATFORM_ID "Windows"}\par
00489 \par
00490 {\cf21 #elif defined(__FreeBSD__) || defined(__FreeBSD)}\par
00491 {\cf21 # define PLATFORM_ID "FreeBSD"}\par
00492 \par
00493 {\cf21 #elif defined(__NetBSD__) || defined(__NetBSD)}\par
00494 {\cf21 # define PLATFORM_ID "NetBSD"}\par
00495 \par
00496 {\cf21 #elif defined(__OpenBSD__) || defined(__OPENBSD)}\par
00497 {\cf21 # define PLATFORM_ID "OpenBSD"}\par
00498 \par
00499 {\cf21 #elif defined(__sun) || defined(sun)}\par
00500 {\cf21 # define PLATFORM_ID "SunOS"}\par
00501 \par
00502 {\cf21 #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__)}\par
00503 {\cf21 # define PLATFORM_ID "AIX"}\par
00504 \par
00505 {\cf21 #elif defined(__hpux) || defined(__hpux__)}\par
00506 {\cf21 # define PLATFORM_ID "HP-UX"}\par
00507 \par
00508 {\cf21 #elif defined(__HAIKU__)}\par
00509 {\cf21 # define PLATFORM_ID "Haiku"}\par
00510 \par
00511 {\cf21 #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS)}\par
00512 {\cf21 # define PLATFORM_ID "BeOS"}\par
00513 \par
00514 {\cf21 #elif defined(__QNX__) || defined(__QNXNTO__)}\par
00515 {\cf21 # define PLATFORM_ID "QNX"}\par
00516 \par
00517 {\cf21 #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__)}\par
00518 {\cf21 # define PLATFORM_ID "Tru64"}\par
00519 \par
00520 {\cf21 #elif defined(__riscos) || defined(__riscos__)}\par
00521 {\cf21 # define PLATFORM_ID "RISCos"}\par
00522 \par
00523 {\cf21 #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__)}\par
00524 {\cf21 # define PLATFORM_ID "SINIX"}\par
00525 \par
00526 {\cf21 #elif defined(__UNIX_SV__)}\par
00527 {\cf21 # define PLATFORM_ID "UNIX_SV"}\par
00528 \par
00529 {\cf21 #elif defined(__bsdos__)}\par
00530 {\cf21 # define PLATFORM_ID "BSDOS"}\par
00531 \par
00532 {\cf21 #elif defined(_MPRAS) || defined(MPRAS)}\par
00533 {\cf21 # define PLATFORM_ID "MP-RAS"}\par
00534 \par
00535 {\cf21 #elif defined(__osf) || defined(__osf__)}\par
00536 {\cf21 # define PLATFORM_ID "OSF1"}\par
00537 \par
00538 {\cf21 #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv)}\par
00539 {\cf21 # define PLATFORM_ID "SCO_SV"}\par
00540 \par
00541 {\cf21 #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX)}\par
00542 {\cf21 # define PLATFORM_ID "ULTRIX"}\par
00543 \par
00544 {\cf21 #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX)}\par
00545 {\cf21 # define PLATFORM_ID "Xenix"}\par
00546 \par
00547 {\cf21 #elif defined(__WATCOMC__)}\par
00548 {\cf21 # if defined(__LINUX__)}\par
00549 {\cf21 #  define PLATFORM_ID "Linux"}\par
00550 \par
00551 {\cf21 # elif defined(__DOS__)}\par
00552 {\cf21 #  define PLATFORM_ID "DOS"}\par
00553 \par
00554 {\cf21 # elif defined(__OS2__)}\par
00555 {\cf21 #  define PLATFORM_ID "OS2"}\par
00556 \par
00557 {\cf21 # elif defined(__WINDOWS__)}\par
00558 {\cf21 #  define PLATFORM_ID "Windows3x"}\par
00559 \par
00560 {\cf21 # elif defined(__VXWORKS__)}\par
00561 {\cf21 #  define PLATFORM_ID "VxWorks"}\par
00562 \par
00563 {\cf21 # else }{\cf20 /* unknown platform */}{\cf21 }\par
00564 {\cf21 #  define PLATFORM_ID}\par
00565 {\cf21 # endif}\par
00566 \par
00567 {\cf21 #elif defined(__INTEGRITY)}\par
00568 {\cf21 # if defined(INT_178B)}\par
00569 {\cf21 #  define PLATFORM_ID "Integrity178"}\par
00570 \par
00571 {\cf21 # else }{\cf20 /* regular Integrity */}{\cf21 }\par
00572 {\cf21 #  define PLATFORM_ID "Integrity"}\par
00573 {\cf21 # endif}\par
00574 \par
00575 {\cf21 # elif defined(_ADI_COMPILER)}\par
00576 {\cf21 #  define PLATFORM_ID "ADSP"}\par
00577 \par
00578 {\cf21 #else }{\cf20 /* unknown platform */}{\cf21 }\par
00579 {\cf21 # define PLATFORM_ID}\par
00580 \par
00581 {\cf21 #endif}\par
00582 \par
00583 {\cf20 /* For windows compilers MSVC and Intel we can determine}\par
00584 {\cf20    the architecture of the compiler being used.  This is because}\par
00585 {\cf20    the compilers do not have flags that can change the architecture,}\par
00586 {\cf20    but rather depend on which compiler is being used}\par
00587 {\cf20 */}\par
00588 {\cf21 #if defined(_WIN32) && defined(_MSC_VER)}\par
00589 {\cf21 # if defined(_M_IA64)}\par
00590 {\cf21 #  define ARCHITECTURE_ID "IA64"}\par
00591 \par
00592 {\cf21 # elif defined(_M_ARM64EC)}\par
00593 {\cf21 #  define ARCHITECTURE_ID "ARM64EC"}\par
00594 \par
00595 {\cf21 # elif defined(_M_X64) || defined(_M_AMD64)}\par
00596 {\cf21 #  define ARCHITECTURE_ID "x64"}\par
00597 \par
00598 {\cf21 # elif defined(_M_IX86)}\par
00599 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00600 \par
00601 {\cf21 # elif defined(_M_ARM64)}\par
00602 {\cf21 #  define ARCHITECTURE_ID "ARM64"}\par
00603 \par
00604 {\cf21 # elif defined(_M_ARM)}\par
00605 {\cf21 #  if _M_ARM == 4}\par
00606 {\cf21 #   define ARCHITECTURE_ID "ARMV4I"}\par
00607 {\cf21 #  elif _M_ARM == 5}\par
00608 {\cf21 #   define ARCHITECTURE_ID "ARMV5I"}\par
00609 {\cf21 #  else}\par
00610 {\cf21 #   define ARCHITECTURE_ID "ARMV" STRINGIFY(_M_ARM)}\par
00611 {\cf21 #  endif}\par
00612 \par
00613 {\cf21 # elif defined(_M_MIPS)}\par
00614 {\cf21 #  define ARCHITECTURE_ID "MIPS"}\par
00615 \par
00616 {\cf21 # elif defined(_M_SH)}\par
00617 {\cf21 #  define ARCHITECTURE_ID "SHx"}\par
00618 \par
00619 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00620 {\cf21 #  define ARCHITECTURE_ID ""}\par
00621 {\cf21 # endif}\par
00622 \par
00623 {\cf21 #elif defined(__WATCOMC__)}\par
00624 {\cf21 # if defined(_M_I86)}\par
00625 {\cf21 #  define ARCHITECTURE_ID "I86"}\par
00626 \par
00627 {\cf21 # elif defined(_M_IX86)}\par
00628 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00629 \par
00630 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00631 {\cf21 #  define ARCHITECTURE_ID ""}\par
00632 {\cf21 # endif}\par
00633 \par
00634 {\cf21 #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC)}\par
00635 {\cf21 # if defined(__ICCARM__)}\par
00636 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00637 \par
00638 {\cf21 # elif defined(__ICCRX__)}\par
00639 {\cf21 #  define ARCHITECTURE_ID "RX"}\par
00640 \par
00641 {\cf21 # elif defined(__ICCRH850__)}\par
00642 {\cf21 #  define ARCHITECTURE_ID "RH850"}\par
00643 \par
00644 {\cf21 # elif defined(__ICCRL78__)}\par
00645 {\cf21 #  define ARCHITECTURE_ID "RL78"}\par
00646 \par
00647 {\cf21 # elif defined(__ICCRISCV__)}\par
00648 {\cf21 #  define ARCHITECTURE_ID "RISCV"}\par
00649 \par
00650 {\cf21 # elif defined(__ICCAVR__)}\par
00651 {\cf21 #  define ARCHITECTURE_ID "AVR"}\par
00652 \par
00653 {\cf21 # elif defined(__ICC430__)}\par
00654 {\cf21 #  define ARCHITECTURE_ID "MSP430"}\par
00655 \par
00656 {\cf21 # elif defined(__ICCV850__)}\par
00657 {\cf21 #  define ARCHITECTURE_ID "V850"}\par
00658 \par
00659 {\cf21 # elif defined(__ICC8051__)}\par
00660 {\cf21 #  define ARCHITECTURE_ID "8051"}\par
00661 \par
00662 {\cf21 # elif defined(__ICCSTM8__)}\par
00663 {\cf21 #  define ARCHITECTURE_ID "STM8"}\par
00664 \par
00665 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00666 {\cf21 #  define ARCHITECTURE_ID ""}\par
00667 {\cf21 # endif}\par
00668 \par
00669 {\cf21 #elif defined(__ghs__)}\par
00670 {\cf21 # if defined(__PPC64__)}\par
00671 {\cf21 #  define ARCHITECTURE_ID "PPC64"}\par
00672 \par
00673 {\cf21 # elif defined(__ppc__)}\par
00674 {\cf21 #  define ARCHITECTURE_ID "PPC"}\par
00675 \par
00676 {\cf21 # elif defined(__ARM__)}\par
00677 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00678 \par
00679 {\cf21 # elif defined(__x86_64__)}\par
00680 {\cf21 #  define ARCHITECTURE_ID "x64"}\par
00681 \par
00682 {\cf21 # elif defined(__i386__)}\par
00683 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00684 \par
00685 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00686 {\cf21 #  define ARCHITECTURE_ID ""}\par
00687 {\cf21 # endif}\par
00688 \par
00689 {\cf21 #elif defined(__clang__) && defined(__ti__)}\par
00690 {\cf21 # if defined(__ARM_ARCH)}\par
00691 {\cf21 #  define ARCHITECTURE_ID "Arm"}\par
00692 \par
00693 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00694 {\cf21 #  define ARCHITECTURE_ID ""}\par
00695 {\cf21 # endif}\par
00696 \par
00697 {\cf21 #elif defined(__TI_COMPILER_VERSION__)}\par
00698 {\cf21 # if defined(__TI_ARM__)}\par
00699 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00700 \par
00701 {\cf21 # elif defined(__MSP430__)}\par
00702 {\cf21 #  define ARCHITECTURE_ID "MSP430"}\par
00703 \par
00704 {\cf21 # elif defined(__TMS320C28XX__)}\par
00705 {\cf21 #  define ARCHITECTURE_ID "TMS320C28x"}\par
00706 \par
00707 {\cf21 # elif defined(__TMS320C6X__) || defined(_TMS320C6X)}\par
00708 {\cf21 #  define ARCHITECTURE_ID "TMS320C6x"}\par
00709 \par
00710 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00711 {\cf21 #  define ARCHITECTURE_ID ""}\par
00712 {\cf21 # endif}\par
00713 \par
00714 {\cf21 # elif defined(__ADSPSHARC__)}\par
00715 {\cf21 #  define ARCHITECTURE_ID "SHARC"}\par
00716 \par
00717 {\cf21 # elif defined(__ADSPBLACKFIN__)}\par
00718 {\cf21 #  define ARCHITECTURE_ID "Blackfin"}\par
00719 \par
00720 {\cf21 #elif defined(__TASKING__)}\par
00721 \par
00722 {\cf21 # if defined(__CTC__) || defined(__CPTC__)}\par
00723 {\cf21 #  define ARCHITECTURE_ID "TriCore"}\par
00724 \par
00725 {\cf21 # elif defined(__CMCS__)}\par
00726 {\cf21 #  define ARCHITECTURE_ID "MCS"}\par
00727 \par
00728 {\cf21 # elif defined(__CARM__)}\par
00729 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00730 \par
00731 {\cf21 # elif defined(__CARC__)}\par
00732 {\cf21 #  define ARCHITECTURE_ID "ARC"}\par
00733 \par
00734 {\cf21 # elif defined(__C51__)}\par
00735 {\cf21 #  define ARCHITECTURE_ID "8051"}\par
00736 \par
00737 {\cf21 # elif defined(__CPCP__)}\par
00738 {\cf21 #  define ARCHITECTURE_ID "PCP"}\par
00739 \par
00740 {\cf21 # else}\par
00741 {\cf21 #  define ARCHITECTURE_ID ""}\par
00742 {\cf21 # endif}\par
00743 \par
00744 {\cf21 #else}\par
00745 {\cf21 #  define ARCHITECTURE_ID}\par
00746 {\cf21 #endif}\par
00747 \par
00748 {\cf20 /* Convert integer to decimal digit literals.  */}\par
00749 {\cf21 #define DEC(n)                   \\}\par
00750 {\cf21   ('0' + (((n) / 10000000)%10)), \\}\par
00751 {\cf21   ('0' + (((n) / 1000000)%10)),  \\}\par
00752 {\cf21   ('0' + (((n) / 100000)%10)),   \\}\par
00753 {\cf21   ('0' + (((n) / 10000)%10)),    \\}\par
00754 {\cf21   ('0' + (((n) / 1000)%10)),     \\}\par
00755 {\cf21   ('0' + (((n) / 100)%10)),      \\}\par
00756 {\cf21   ('0' + (((n) / 10)%10)),       \\}\par
00757 {\cf21   ('0' +  ((n) % 10))}\par
00758 \par
00759 {\cf20 /* Convert integer to hex digit literals.  */}\par
00760 {\cf21 #define HEX(n)             \\}\par
00761 {\cf21   ('0' + ((n)>>28 & 0xF)), \\}\par
00762 {\cf21   ('0' + ((n)>>24 & 0xF)), \\}\par
00763 {\cf21   ('0' + ((n)>>20 & 0xF)), \\}\par
00764 {\cf21   ('0' + ((n)>>16 & 0xF)), \\}\par
00765 {\cf21   ('0' + ((n)>>12 & 0xF)), \\}\par
00766 {\cf21   ('0' + ((n)>>8  & 0xF)), \\}\par
00767 {\cf21   ('0' + ((n)>>4  & 0xF)), \\}\par
00768 {\cf21   ('0' + ((n)     & 0xF))}\par
00769 \par
00770 {\cf20 /* Construct a string literal encoding the version number. */}\par
00771 {\cf21 #ifdef COMPILER_VERSION}\par
00772 {\cf18 char} {\cf17 const}* info_version = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_version["} COMPILER_VERSION {\cf22 "]"};\par
00773 \par
00774 {\cf20 /* Construct a string literal encoding the version number components. */}\par
00775 {\cf21 #elif defined(COMPILER_VERSION_MAJOR)}\par
00776 {\cf18 char} {\cf17 const} info_version[] = \{\par
00777   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00778   {\cf23 'c'},{\cf23 'o'},{\cf23 'm'},{\cf23 'p'},{\cf23 'i'},{\cf23 'l'},{\cf23 'e'},{\cf23 'r'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '['},\par
00779   COMPILER_VERSION_MAJOR,\par
00780 {\cf21 # ifdef COMPILER_VERSION_MINOR}\par
00781   {\cf23 '.'}, COMPILER_VERSION_MINOR,\par
00782 {\cf21 #  ifdef COMPILER_VERSION_PATCH}\par
00783    {\cf23 '.'}, COMPILER_VERSION_PATCH,\par
00784 {\cf21 #   ifdef COMPILER_VERSION_TWEAK}\par
00785     {\cf23 '.'}, COMPILER_VERSION_TWEAK,\par
00786 {\cf21 #   endif}\par
00787 {\cf21 #  endif}\par
00788 {\cf21 # endif}\par
00789   {\cf23 ']'},{\cf23 '\\0'}\};\par
00790 {\cf21 #endif}\par
00791 \par
00792 {\cf20 /* Construct a string literal encoding the internal version number. */}\par
00793 {\cf21 #ifdef COMPILER_VERSION_INTERNAL}\par
00794 {\cf18 char} {\cf17 const} info_version_internal[] = \{\par
00795   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00796   {\cf23 'c'},{\cf23 'o'},{\cf23 'm'},{\cf23 'p'},{\cf23 'i'},{\cf23 'l'},{\cf23 'e'},{\cf23 'r'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '_'},\par
00797   {\cf23 'i'},{\cf23 'n'},{\cf23 't'},{\cf23 'e'},{\cf23 'r'},{\cf23 'n'},{\cf23 'a'},{\cf23 'l'},{\cf23 '['},\par
00798   COMPILER_VERSION_INTERNAL,{\cf23 ']'},{\cf23 '\\0'}\};\par
00799 {\cf21 #elif defined(COMPILER_VERSION_INTERNAL_STR)}\par
00800 {\cf18 char} {\cf17 const}* info_version_internal = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_version_internal["} COMPILER_VERSION_INTERNAL_STR {\cf22 "]"};\par
00801 {\cf21 #endif}\par
00802 \par
00803 {\cf20 /* Construct a string literal encoding the version number components. */}\par
00804 {\cf21 #ifdef SIMULATE_VERSION_MAJOR}\par
00805 {\cf18 char} {\cf17 const} info_simulate_version[] = \{\par
00806   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00807   {\cf23 's'},{\cf23 'i'},{\cf23 'm'},{\cf23 'u'},{\cf23 'l'},{\cf23 'a'},{\cf23 't'},{\cf23 'e'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '['},\par
00808   SIMULATE_VERSION_MAJOR,\par
00809 {\cf21 # ifdef SIMULATE_VERSION_MINOR}\par
00810   {\cf23 '.'}, SIMULATE_VERSION_MINOR,\par
00811 {\cf21 #  ifdef SIMULATE_VERSION_PATCH}\par
00812    {\cf23 '.'}, SIMULATE_VERSION_PATCH,\par
00813 {\cf21 #   ifdef SIMULATE_VERSION_TWEAK}\par
00814     {\cf23 '.'}, SIMULATE_VERSION_TWEAK,\par
00815 {\cf21 #   endif}\par
00816 {\cf21 #  endif}\par
00817 {\cf21 # endif}\par
00818   {\cf23 ']'},{\cf23 '\\0'}\};\par
00819 {\cf21 #endif}\par
00820 \par
00821 {\cf20 /* Construct the string literal in pieces to prevent the source from}\par
00822 {\cf20    getting matched.  Store it in a pointer rather than an array}\par
00823 {\cf20    because some compilers will just produce instructions to fill the}\par
00824 {\cf20    array rather than assigning a pointer to a static array.  */}\par
00825 {\cf18 char} {\cf17 const}* info_platform = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "platform["} PLATFORM_ID {\cf22 "]"};\par
00826 {\cf18 char} {\cf17 const}* info_arch = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "arch["} ARCHITECTURE_ID {\cf22 "]"};\par
00827 \par
00828 \par
00829 \par
00830 {\cf21 #define C_STD_99 199901L}\par
00831 {\cf21 #define C_STD_11 201112L}\par
00832 {\cf21 #define C_STD_17 201710L}\par
00833 {\cf21 #define C_STD_23 202311L}\par
00834 \par
00835 {\cf21 #ifdef __STDC_VERSION__}\par
00836 {\cf21 #  define C_STD __STDC_VERSION__}\par
00837 {\cf21 #endif}\par
00838 \par
00839 {\cf21 #if !defined(__STDC__) && !defined(__clang__)}\par
00840 {\cf21 # if defined(_MSC_VER) || defined(__ibmxl__) || defined(__IBMC__)}\par
00841 {\cf21 #  define C_VERSION "90"}\par
00842 {\cf21 # else}\par
00843 {\cf21 #  define C_VERSION}\par
00844 {\cf21 # endif}\par
00845 {\cf21 #elif C_STD > C_STD_17}\par
00846 {\cf21 # define C_VERSION "23"}\par
00847 {\cf21 #elif C_STD > C_STD_11}\par
00848 {\cf21 # define C_VERSION "17"}\par
00849 {\cf21 #elif C_STD > C_STD_99}\par
00850 {\cf21 # define C_VERSION "11"}\par
00851 {\cf21 #elif C_STD >= C_STD_99}\par
00852 {\cf21 # define C_VERSION "99"}\par
00853 {\cf21 #else}\par
00854 {\cf21 # define C_VERSION "90"}\par
00855 {\cf21 #endif}\par
00856 {\cf17 const} {\cf18 char}* info_language_standard_default =\par
00857   {\cf22 "INFO"} {\cf22 ":"} {\cf22 "standard_default["} C_VERSION {\cf22 "]"};\par
00858 \par
00859 {\cf17 const} {\cf18 char}* info_language_extensions_default = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "extensions_default["}\par
00860 {\cf21 #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) ||           \\}\par
00861 {\cf21      defined(__TI_COMPILER_VERSION__)) &&                                     \\}\par
00862 {\cf21   !defined(__STRICT_ANSI__)}\par
00863   {\cf22 "ON"}\par
00864 {\cf21 #else}\par
00865   {\cf22 "OFF"}\par
00866 {\cf21 #endif}\par
00867 {\cf22 "]"};\par
00868 \par
00869 {\cf20 /*--------------------------------------------------------------------------*/}\par
00870 \par
00871 {\cf21 #ifdef ID_VOID_MAIN}\par
00872 {\cf18 void} main() \{\}\par
00873 {\cf21 #else}\par
00874 {\cf21 # if defined(__CLASSIC_C__)}\par
00875 {\cf18 int} main(argc, argv) {\cf18 int} argc; {\cf18 char} *argv[];\par
00876 {\cf21 # else}\par
00877 {\cf18 int} main({\cf18 int} argc, {\cf18 char}* argv[])\par
00878 {\cf21 # endif}\par
00879 \{\par
00880   {\cf18 int} require = 0;\par
00881   require += info_compiler[argc];\par
00882   require += info_platform[argc];\par
00883   require += info_arch[argc];\par
00884 {\cf21 #ifdef COMPILER_VERSION_MAJOR}\par
00885   require += info_version[argc];\par
00886 {\cf21 #endif}\par
00887 {\cf21 #ifdef COMPILER_VERSION_INTERNAL}\par
00888   require += info_version_internal[argc];\par
00889 {\cf21 #endif}\par
00890 {\cf21 #ifdef SIMULATE_ID}\par
00891   require += info_simulate[argc];\par
00892 {\cf21 #endif}\par
00893 {\cf21 #ifdef SIMULATE_VERSION_MAJOR}\par
00894   require += info_simulate_version[argc];\par
00895 {\cf21 #endif}\par
00896 {\cf21 #if defined(__CRAYXT_COMPUTE_LINUX_TARGET)}\par
00897   require += info_cray[argc];\par
00898 {\cf21 #endif}\par
00899   require += info_language_standard_default[argc];\par
00900   require += info_language_extensions_default[argc];\par
00901   (void)argv;\par
00902   {\cf19 return} require;\par
00903 \}\par
00904 {\cf21 #endif}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp}
{\bkmkstart AAAAAAAACH}
{\bkmkend AAAAAAAACH}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
defines\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b __has_include}(x)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b COMPILER_ID}\~ ""\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b STRINGIFY_HELPER}(X)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b STRINGIFY}(X)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLATFORM_ID}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ARCHITECTURE_ID}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b DEC}(n)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HEX}(n)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_98}\~ 199711L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_11}\~ 201103L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_14}\~ 201402L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_17}\~ 201703L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_20}\~ 202002L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_23}\~ 202302L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD}\~ __cplusplus\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Funciones\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b main} (int argc, char *argv[])\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_compiler} = "INFO" ":" "compiler[" COMPILER_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_platform} = "INFO" ":" "platform[" PLATFORM_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_arch} = "INFO" ":" "arch[" ARCHITECTURE_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const char * {\b info_language_standard_default}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const char * {\b info_language_extensions_default}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAACI}
{\bkmkend AAAAAAAACI}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de \'ABdefine\'BB\par
\pard\plain 
{\xe \v __has_include\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:__has_include}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define __has_include( x)}}
\par
{\bkmkstart AAAAAAAACJ}
{\bkmkend AAAAAAAACJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 0\par
}
{
Definici\'F3n en la l\'EDnea {\b 11} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v ARCHITECTURE_ID\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:ARCHITECTURE_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ARCHITECTURE_ID}}
\par
{\bkmkstart AAAAAAAACK}
{\bkmkend AAAAAAAACK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 724} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v COMPILER_ID\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:COMPILER_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define COMPILER_ID\~ ""}}
\par
{\bkmkstart AAAAAAAACL}
{\bkmkend AAAAAAAACL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 427} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD\~ __cplusplus}}
\par
{\bkmkstart AAAAAAAACM}
{\bkmkend AAAAAAAACM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 861} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_11\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_11\~ 201103L}}
\par
{\bkmkstart AAAAAAAACN}
{\bkmkend AAAAAAAACN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 810} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_14\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_14\~ 201402L}}
\par
{\bkmkstart AAAAAAAACO}
{\bkmkend AAAAAAAACO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 811} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_17\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_17\~ 201703L}}
\par
{\bkmkstart AAAAAAAACP}
{\bkmkend AAAAAAAACP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 812} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_20\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_20\~ 202002L}}
\par
{\bkmkstart AAAAAAAACQ}
{\bkmkend AAAAAAAACQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 813} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_23\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_23\~ 202302L}}
\par
{\bkmkstart AAAAAAAACR}
{\bkmkend AAAAAAAACR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 814} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_98\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_98}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_98\~ 199711L}}
\par
{\bkmkstart AAAAAAAACS}
{\bkmkend AAAAAAAACS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 809} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v DEC\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:DEC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define DEC( n)}}
\par
{\bkmkstart AAAAAAAACT}
{\bkmkend AAAAAAAACT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid   ({\cf23 '0'} + (((n) / 10000000)%10)), \\\par
  ({\cf23 '0'} + (((n) / 1000000)%10)),  \\\par
  ({\cf23 '0'} + (((n) / 100000)%10)),   \\\par
  ({\cf23 '0'} + (((n) / 10000)%10)),    \\\par
  ({\cf23 '0'} + (((n) / 1000)%10)),     \\\par
  ({\cf23 '0'} + (((n) / 100)%10)),      \\\par
  ({\cf23 '0'} + (((n) / 10)%10)),       \\\par
  ({\cf23 '0'} +  ((n) % 10))\par
}
{
Definici\'F3n en la l\'EDnea {\b 728} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v HEX\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:HEX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HEX( n)}}
\par
{\bkmkstart AAAAAAAACU}
{\bkmkend AAAAAAAACU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid   ({\cf23 '0'} + ((n)>>28 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>24 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>20 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>16 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>12 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>8  & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>4  & 0xF)), \\\par
  ({\cf23 '0'} + ((n)     & 0xF))\par
}
{
Definici\'F3n en la l\'EDnea {\b 739} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v PLATFORM_ID\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:PLATFORM_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLATFORM_ID}}
\par
{\bkmkstart AAAAAAAACV}
{\bkmkend AAAAAAAACV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 558} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v STRINGIFY\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:STRINGIFY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define STRINGIFY( X)}}
\par
{\bkmkstart AAAAAAAACW}
{\bkmkend AAAAAAAACW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid STRINGIFY_HELPER(X)\par
}
{
Definici\'F3n en la l\'EDnea {\b 448} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v STRINGIFY_HELPER\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:STRINGIFY_HELPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define STRINGIFY_HELPER( X)}}
\par
{\bkmkstart AAAAAAAACX}
{\bkmkend AAAAAAAACX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf21 #X}\par
}
{
Definici\'F3n en la l\'EDnea {\b 447} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAACY}
{\bkmkend AAAAAAAACY}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de funciones\par
\pard\plain 
{\xe \v main\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:main}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int main (int argc, char * argv[])}}
\par
{\bkmkstart AAAAAAAACZ}
{\bkmkend AAAAAAAACZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 894} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAADA}
{\bkmkend AAAAAAAADA}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de variables\par
\pard\plain 
{\xe \v info_arch\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_arch}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_arch = "INFO" ":" "arch[" ARCHITECTURE_ID "]"}}
\par
{\bkmkstart AAAAAAAADB}
{\bkmkend AAAAAAAADB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 805} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v info_compiler\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_compiler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_compiler = "INFO" ":" "compiler[" COMPILER_ID "]"}}
\par
{\bkmkstart AAAAAAAADC}
{\bkmkend AAAAAAAADC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 434} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v info_language_extensions_default\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_language_extensions_default}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const char* info_language_extensions_default}}
\par
{\bkmkstart AAAAAAAADD}
{\bkmkend AAAAAAAADD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor inicial:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "extensions_default["}\par
\par
\par
\par
\par
\par
  {\cf22 "OFF"}\par
\par
{\cf22 "]"}\par
}
{
Definici\'F3n en la l\'EDnea {\b 882} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v info_language_standard_default\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_language_standard_default}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const char* info_language_standard_default}}
\par
{\bkmkstart AAAAAAAADE}
{\bkmkend AAAAAAAADE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor inicial:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "standard_default["}\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
  {\cf22 "98"}\par
\par
{\cf22 "]"}\par
}
{
Definici\'F3n en la l\'EDnea {\b 864} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v info_platform\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_platform}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_platform = "INFO" ":" "platform[" PLATFORM_ID "]"}}
\par
{\bkmkstart AAAAAAAADF}
{\bkmkend AAAAAAAADF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 804} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
CMakeCXXCompilerId.cpp\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp}
{\bkmkstart AAAAAAAAAC}
{\bkmkend AAAAAAAAAC}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf20 /* This source file must have a .cpp extension so that all C++ compilers}\par
00002 {\cf20    recognize the extension without flags.  Borland does not know .cxx for}\par
00003 {\cf20    example.  */}\par
00004 {\cf21 #ifndef __cplusplus}\par
00005 {\cf21 # error "A C compiler has been selected for C++."}\par
00006 {\cf21 #endif}\par
00007 \par
00008 {\cf21 #if !defined(__has_include)}\par
00009 {\cf20 /* If the compiler does not have __has_include, pretend the answer is}\par
00010 {\cf20    always no.  */}\par
00011 {\cf21 #  define __has_include(x) 0}\par
00012 {\cf21 #endif}\par
00013 \par
00014 \par
00015 {\cf20 /* Version number components: V=Version, R=Revision, P=Patch}\par
00016 {\cf20    Version date components:   YYYY=Year, MM=Month,   DD=Day  */}\par
00017 \par
00018 {\cf21 #if defined(__INTEL_COMPILER) || defined(__ICC)}\par
00019 {\cf21 # define COMPILER_ID "Intel"}\par
00020 {\cf21 # if defined(_MSC_VER)}\par
00021 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00022 {\cf21 # endif}\par
00023 {\cf21 # if defined(__GNUC__)}\par
00024 {\cf21 #  define SIMULATE_ID "GNU"}\par
00025 {\cf21 # endif}\par
00026   {\cf20 /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later,}\par
00027 {\cf20      except that a few beta releases use the old format with V=2021.  */}\par
00028 {\cf21 # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111}\par
00029 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100)}\par
00030 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10)}\par
00031 {\cf21 #  if defined(__INTEL_COMPILER_UPDATE)}\par
00032 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE)}\par
00033 {\cf21 #  else}\par
00034 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER   % 10)}\par
00035 {\cf21 #  endif}\par
00036 {\cf21 # else}\par
00037 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER)}\par
00038 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE)}\par
00039    {\cf20 /* The third version component from --version is an update index,}\par
00040 {\cf20       but no macro is provided for it.  */}\par
00041 {\cf21 #  define COMPILER_VERSION_PATCH DEC(0)}\par
00042 {\cf21 # endif}\par
00043 {\cf21 # if defined(__INTEL_COMPILER_BUILD_DATE)}\par
00044    {\cf20 /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */}\par
00045 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE)}\par
00046 {\cf21 # endif}\par
00047 {\cf21 # if defined(_MSC_VER)}\par
00048    {\cf20 /* _MSC_VER = VVRR */}\par
00049 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00050 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00051 {\cf21 # endif}\par
00052 {\cf21 # if defined(__GNUC__)}\par
00053 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00054 {\cf21 # elif defined(__GNUG__)}\par
00055 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUG__)}\par
00056 {\cf21 # endif}\par
00057 {\cf21 # if defined(__GNUC_MINOR__)}\par
00058 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00059 {\cf21 # endif}\par
00060 {\cf21 # if defined(__GNUC_PATCHLEVEL__)}\par
00061 {\cf21 #  define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00062 {\cf21 # endif}\par
00063 \par
00064 {\cf21 #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER)}\par
00065 {\cf21 # define COMPILER_ID "IntelLLVM"}\par
00066 {\cf21 #if defined(_MSC_VER)}\par
00067 {\cf21 # define SIMULATE_ID "MSVC"}\par
00068 {\cf21 #endif}\par
00069 {\cf21 #if defined(__GNUC__)}\par
00070 {\cf21 # define SIMULATE_ID "GNU"}\par
00071 {\cf21 #endif}\par
00072 {\cf20 /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and}\par
00073 {\cf20  * later.  Look for 6 digit vs. 8 digit version number to decide encoding.}\par
00074 {\cf20  * VVVV is no smaller than the current year when a version is released.}\par
00075 {\cf20  */}\par
00076 {\cf21 #if __INTEL_LLVM_COMPILER < 1000000L}\par
00077 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100)}\par
00078 {\cf21 # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10)}\par
00079 {\cf21 # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER    % 10)}\par
00080 {\cf21 #else}\par
00081 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000)}\par
00082 {\cf21 # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100)}\par
00083 {\cf21 # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER     % 100)}\par
00084 {\cf21 #endif}\par
00085 {\cf21 #if defined(_MSC_VER)}\par
00086   {\cf20 /* _MSC_VER = VVRR */}\par
00087 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00088 {\cf21 # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00089 {\cf21 #endif}\par
00090 {\cf21 #if defined(__GNUC__)}\par
00091 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00092 {\cf21 #elif defined(__GNUG__)}\par
00093 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(__GNUG__)}\par
00094 {\cf21 #endif}\par
00095 {\cf21 #if defined(__GNUC_MINOR__)}\par
00096 {\cf21 # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00097 {\cf21 #endif}\par
00098 {\cf21 #if defined(__GNUC_PATCHLEVEL__)}\par
00099 {\cf21 # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00100 {\cf21 #endif}\par
00101 \par
00102 {\cf21 #elif defined(__PATHCC__)}\par
00103 {\cf21 # define COMPILER_ID "PathScale"}\par
00104 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__PATHCC__)}\par
00105 {\cf21 # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__)}\par
00106 {\cf21 # if defined(__PATHCC_PATCHLEVEL__)}\par
00107 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__)}\par
00108 {\cf21 # endif}\par
00109 \par
00110 {\cf21 #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__)}\par
00111 {\cf21 # define COMPILER_ID "Embarcadero"}\par
00112 {\cf21 # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF)}\par
00113 {\cf21 # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF)}\par
00114 {\cf21 # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__     & 0xFFFF)}\par
00115 \par
00116 {\cf21 #elif defined(__BORLANDC__)}\par
00117 {\cf21 # define COMPILER_ID "Borland"}\par
00118   {\cf20 /* __BORLANDC__ = 0xVRR */}\par
00119 {\cf21 # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8)}\par
00120 {\cf21 # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF)}\par
00121 \par
00122 {\cf21 #elif defined(__WATCOMC__) && __WATCOMC__ < 1200}\par
00123 {\cf21 # define COMPILER_ID "Watcom"}\par
00124    {\cf20 /* __WATCOMC__ = VVRR */}\par
00125 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100)}\par
00126 {\cf21 # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10)}\par
00127 {\cf21 # if (__WATCOMC__ % 10) > 0}\par
00128 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10)}\par
00129 {\cf21 # endif}\par
00130 \par
00131 {\cf21 #elif defined(__WATCOMC__)}\par
00132 {\cf21 # define COMPILER_ID "OpenWatcom"}\par
00133    {\cf20 /* __WATCOMC__ = VVRP + 1100 */}\par
00134 {\cf21 # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100)}\par
00135 {\cf21 # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10)}\par
00136 {\cf21 # if (__WATCOMC__ % 10) > 0}\par
00137 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10)}\par
00138 {\cf21 # endif}\par
00139 \par
00140 {\cf21 #elif defined(__SUNPRO_CC)}\par
00141 {\cf21 # define COMPILER_ID "SunPro"}\par
00142 {\cf21 # if __SUNPRO_CC >= 0x5100}\par
00143    {\cf20 /* __SUNPRO_CC = 0xVRRP */}\par
00144 {\cf21 #  define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>12)}\par
00145 {\cf21 #  define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xFF)}\par
00146 {\cf21 #  define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC    & 0xF)}\par
00147 {\cf21 # else}\par
00148    {\cf20 /* __SUNPRO_CC = 0xVRP */}\par
00149 {\cf21 #  define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>8)}\par
00150 {\cf21 #  define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xF)}\par
00151 {\cf21 #  define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC    & 0xF)}\par
00152 {\cf21 # endif}\par
00153 \par
00154 {\cf21 #elif defined(__HP_aCC)}\par
00155 {\cf21 # define COMPILER_ID "HP"}\par
00156   {\cf20 /* __HP_aCC = VVRRPP */}\par
00157 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__HP_aCC/10000)}\par
00158 {\cf21 # define COMPILER_VERSION_MINOR DEC(__HP_aCC/100 % 100)}\par
00159 {\cf21 # define COMPILER_VERSION_PATCH DEC(__HP_aCC     % 100)}\par
00160 \par
00161 {\cf21 #elif defined(__DECCXX)}\par
00162 {\cf21 # define COMPILER_ID "Compaq"}\par
00163   {\cf20 /* __DECCXX_VER = VVRRTPPPP */}\par
00164 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__DECCXX_VER/10000000)}\par
00165 {\cf21 # define COMPILER_VERSION_MINOR DEC(__DECCXX_VER/100000  % 100)}\par
00166 {\cf21 # define COMPILER_VERSION_PATCH DEC(__DECCXX_VER         % 10000)}\par
00167 \par
00168 {\cf21 #elif defined(__IBMCPP__) && defined(__COMPILER_VER__)}\par
00169 {\cf21 # define COMPILER_ID "zOS"}\par
00170   {\cf20 /* __IBMCPP__ = VRP */}\par
00171 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100)}\par
00172 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10)}\par
00173 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMCPP__    % 10)}\par
00174 \par
00175 {\cf21 #elif defined(__open_xl__) && defined(__clang__)}\par
00176 {\cf21 # define COMPILER_ID "IBMClang"}\par
00177 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__)}\par
00178 {\cf21 # define COMPILER_VERSION_MINOR DEC(__open_xl_release__)}\par
00179 {\cf21 # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__)}\par
00180 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__)}\par
00181 \par
00182 \par
00183 {\cf21 #elif defined(__ibmxl__) && defined(__clang__)}\par
00184 {\cf21 # define COMPILER_ID "XLClang"}\par
00185 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__)}\par
00186 {\cf21 # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__)}\par
00187 {\cf21 # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__)}\par
00188 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__)}\par
00189 \par
00190 \par
00191 {\cf21 #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ >= 800}\par
00192 {\cf21 # define COMPILER_ID "XL"}\par
00193   {\cf20 /* __IBMCPP__ = VRP */}\par
00194 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100)}\par
00195 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10)}\par
00196 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMCPP__    % 10)}\par
00197 \par
00198 {\cf21 #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ < 800}\par
00199 {\cf21 # define COMPILER_ID "VisualAge"}\par
00200   {\cf20 /* __IBMCPP__ = VRP */}\par
00201 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100)}\par
00202 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10)}\par
00203 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMCPP__    % 10)}\par
00204 \par
00205 {\cf21 #elif defined(__NVCOMPILER)}\par
00206 {\cf21 # define COMPILER_ID "NVHPC"}\par
00207 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__)}\par
00208 {\cf21 # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__)}\par
00209 {\cf21 # if defined(__NVCOMPILER_PATCHLEVEL__)}\par
00210 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__)}\par
00211 {\cf21 # endif}\par
00212 \par
00213 {\cf21 #elif defined(__PGI)}\par
00214 {\cf21 # define COMPILER_ID "PGI"}\par
00215 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__PGIC__)}\par
00216 {\cf21 # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__)}\par
00217 {\cf21 # if defined(__PGIC_PATCHLEVEL__)}\par
00218 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__)}\par
00219 {\cf21 # endif}\par
00220 \par
00221 {\cf21 #elif defined(__clang__) && defined(__cray__)}\par
00222 {\cf21 # define COMPILER_ID "CrayClang"}\par
00223 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__cray_major__)}\par
00224 {\cf21 # define COMPILER_VERSION_MINOR DEC(__cray_minor__)}\par
00225 {\cf21 # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__)}\par
00226 {\cf21 # define COMPILER_VERSION_INTERNAL_STR __clang_version__}\par
00227 \par
00228 \par
00229 {\cf21 #elif defined(_CRAYC)}\par
00230 {\cf21 # define COMPILER_ID "Cray"}\par
00231 {\cf21 # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR)}\par
00232 {\cf21 # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR)}\par
00233 \par
00234 {\cf21 #elif defined(__TI_COMPILER_VERSION__)}\par
00235 {\cf21 # define COMPILER_ID "TI"}\par
00236   {\cf20 /* __TI_COMPILER_VERSION__ = VVVRRRPPP */}\par
00237 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000)}\par
00238 {\cf21 # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000   % 1000)}\par
00239 {\cf21 # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__        % 1000)}\par
00240 \par
00241 {\cf21 #elif defined(__CLANG_FUJITSU)}\par
00242 {\cf21 # define COMPILER_ID "FujitsuClang"}\par
00243 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__FCC_major__)}\par
00244 {\cf21 # define COMPILER_VERSION_MINOR DEC(__FCC_minor__)}\par
00245 {\cf21 # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__)}\par
00246 {\cf21 # define COMPILER_VERSION_INTERNAL_STR __clang_version__}\par
00247 \par
00248 \par
00249 {\cf21 #elif defined(__FUJITSU)}\par
00250 {\cf21 # define COMPILER_ID "Fujitsu"}\par
00251 {\cf21 # if defined(__FCC_version__)}\par
00252 {\cf21 #   define COMPILER_VERSION __FCC_version__}\par
00253 {\cf21 # elif defined(__FCC_major__)}\par
00254 {\cf21 #   define COMPILER_VERSION_MAJOR DEC(__FCC_major__)}\par
00255 {\cf21 #   define COMPILER_VERSION_MINOR DEC(__FCC_minor__)}\par
00256 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__)}\par
00257 {\cf21 # endif}\par
00258 {\cf21 # if defined(__fcc_version)}\par
00259 {\cf21 #   define COMPILER_VERSION_INTERNAL DEC(__fcc_version)}\par
00260 {\cf21 # elif defined(__FCC_VERSION)}\par
00261 {\cf21 #   define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION)}\par
00262 {\cf21 # endif}\par
00263 \par
00264 \par
00265 {\cf21 #elif defined(__ghs__)}\par
00266 {\cf21 # define COMPILER_ID "GHS"}\par
00267 {\cf20 /* __GHS_VERSION_NUMBER = VVVVRP */}\par
00268 {\cf21 # ifdef __GHS_VERSION_NUMBER}\par
00269 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100)}\par
00270 {\cf21 # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10)}\par
00271 {\cf21 # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER      % 10)}\par
00272 {\cf21 # endif}\par
00273 \par
00274 {\cf21 #elif defined(__TASKING__)}\par
00275 {\cf21 # define COMPILER_ID "Tasking"}\par
00276 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000)}\par
00277 {\cf21   # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100)}\par
00278 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__VERSION__)}\par
00279 \par
00280 {\cf21 #elif defined(__ORANGEC__)}\par
00281 {\cf21 # define COMPILER_ID "OrangeC"}\par
00282 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__)}\par
00283 {\cf21 # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__)}\par
00284 {\cf21 # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__)}\par
00285 \par
00286 {\cf21 #elif defined(__SCO_VERSION__)}\par
00287 {\cf21 # define COMPILER_ID "SCO"}\par
00288 \par
00289 {\cf21 #elif defined(__ARMCC_VERSION) && !defined(__clang__)}\par
00290 {\cf21 # define COMPILER_ID "ARMCC"}\par
00291 {\cf21 #if __ARMCC_VERSION >= 1000000}\par
00292   {\cf20 /* __ARMCC_VERSION = VRRPPPP */}\par
00293 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000)}\par
00294 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100)}\par
00295 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION     % 10000)}\par
00296 {\cf21 #else}\par
00297   {\cf20 /* __ARMCC_VERSION = VRPPPP */}\par
00298 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000)}\par
00299 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10)}\par
00300 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION    % 10000)}\par
00301 {\cf21 #endif}\par
00302 \par
00303 \par
00304 {\cf21 #elif defined(__clang__) && defined(__apple_build_version__)}\par
00305 {\cf21 # define COMPILER_ID "AppleClang"}\par
00306 {\cf21 # if defined(_MSC_VER)}\par
00307 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00308 {\cf21 # endif}\par
00309 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__clang_major__)}\par
00310 {\cf21 # define COMPILER_VERSION_MINOR DEC(__clang_minor__)}\par
00311 {\cf21 # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__)}\par
00312 {\cf21 # if defined(_MSC_VER)}\par
00313    {\cf20 /* _MSC_VER = VVRR */}\par
00314 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00315 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00316 {\cf21 # endif}\par
00317 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__)}\par
00318 \par
00319 {\cf21 #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION)}\par
00320 {\cf21 # define COMPILER_ID "ARMClang"}\par
00321 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000)}\par
00322 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100)}\par
00323 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100   % 100)}\par
00324 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION)}\par
00325 \par
00326 {\cf21 #elif defined(__clang__) && defined(__ti__)}\par
00327 {\cf21 # define COMPILER_ID "TIClang"}\par
00328 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ti_major__)}\par
00329 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ti_minor__)}\par
00330 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__)}\par
00331 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__ti_version__)}\par
00332 \par
00333 {\cf21 #elif defined(__clang__)}\par
00334 {\cf21 # define COMPILER_ID "Clang"}\par
00335 {\cf21 # if defined(_MSC_VER)}\par
00336 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00337 {\cf21 # endif}\par
00338 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__clang_major__)}\par
00339 {\cf21 # define COMPILER_VERSION_MINOR DEC(__clang_minor__)}\par
00340 {\cf21 # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__)}\par
00341 {\cf21 # if defined(_MSC_VER)}\par
00342    {\cf20 /* _MSC_VER = VVRR */}\par
00343 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00344 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00345 {\cf21 # endif}\par
00346 \par
00347 {\cf21 #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__))}\par
00348 {\cf21 # define COMPILER_ID "LCC"}\par
00349 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100)}\par
00350 {\cf21 # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100)}\par
00351 {\cf21 # if defined(__LCC_MINOR__)}\par
00352 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__)}\par
00353 {\cf21 # endif}\par
00354 {\cf21 # if defined(__GNUC__) && defined(__GNUC_MINOR__)}\par
00355 {\cf21 #  define SIMULATE_ID "GNU"}\par
00356 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00357 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00358 {\cf21 #  if defined(__GNUC_PATCHLEVEL__)}\par
00359 {\cf21 #   define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00360 {\cf21 #  endif}\par
00361 {\cf21 # endif}\par
00362 \par
00363 {\cf21 #elif defined(__GNUC__) || defined(__GNUG__)}\par
00364 {\cf21 # define COMPILER_ID "GNU"}\par
00365 {\cf21 # if defined(__GNUC__)}\par
00366 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__GNUC__)}\par
00367 {\cf21 # else}\par
00368 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__GNUG__)}\par
00369 {\cf21 # endif}\par
00370 {\cf21 # if defined(__GNUC_MINOR__)}\par
00371 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00372 {\cf21 # endif}\par
00373 {\cf21 # if defined(__GNUC_PATCHLEVEL__)}\par
00374 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00375 {\cf21 # endif}\par
00376 \par
00377 {\cf21 #elif defined(_MSC_VER)}\par
00378 {\cf21 # define COMPILER_ID "MSVC"}\par
00379   {\cf20 /* _MSC_VER = VVRR */}\par
00380 {\cf21 # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00381 {\cf21 # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00382 {\cf21 # if defined(_MSC_FULL_VER)}\par
00383 {\cf21 #  if _MSC_VER >= 1400}\par
00384     {\cf20 /* _MSC_FULL_VER = VVRRPPPPP */}\par
00385 {\cf21 #   define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000)}\par
00386 {\cf21 #  else}\par
00387     {\cf20 /* _MSC_FULL_VER = VVRRPPPP */}\par
00388 {\cf21 #   define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000)}\par
00389 {\cf21 #  endif}\par
00390 {\cf21 # endif}\par
00391 {\cf21 # if defined(_MSC_BUILD)}\par
00392 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD)}\par
00393 {\cf21 # endif}\par
00394 \par
00395 {\cf21 #elif defined(_ADI_COMPILER)}\par
00396 {\cf21 # define COMPILER_ID "ADSP"}\par
00397 {\cf21 #if defined(__VERSIONNUM__)}\par
00398   {\cf20 /* __VERSIONNUM__ = 0xVVRRPPTT */}\par
00399 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF)}\par
00400 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF)}\par
00401 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF)}\par
00402 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF)}\par
00403 {\cf21 #endif}\par
00404 \par
00405 {\cf21 #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC)}\par
00406 {\cf21 # define COMPILER_ID "IAR"}\par
00407 {\cf21 # if defined(__VER__) && defined(__ICCARM__)}\par
00408 {\cf21 #  define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000)}\par
00409 {\cf21 #  define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000)}\par
00410 {\cf21 #  define COMPILER_VERSION_PATCH DEC((__VER__) % 1000)}\par
00411 {\cf21 #  define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__)}\par
00412 {\cf21 # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__))}\par
00413 {\cf21 #  define COMPILER_VERSION_MAJOR DEC((__VER__) / 100)}\par
00414 {\cf21 #  define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100))}\par
00415 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__SUBVERSION__)}\par
00416 {\cf21 #  define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__)}\par
00417 {\cf21 # endif}\par
00418 \par
00419 \par
00420 {\cf20 /* These compilers are either not known or too old to define an}\par
00421 {\cf20   identification macro.  Try to identify the platform and guess that}\par
00422 {\cf20   it is the native compiler.  */}\par
00423 {\cf21 #elif defined(__hpux) || defined(__hpua)}\par
00424 {\cf21 # define COMPILER_ID "HP"}\par
00425 \par
00426 {\cf21 #else }{\cf20 /* unknown compiler */}{\cf21 }\par
00427 {\cf21 # define COMPILER_ID ""}\par
00428 {\cf21 #endif}\par
00429 \par
00430 {\cf20 /* Construct the string literal in pieces to prevent the source from}\par
00431 {\cf20    getting matched.  Store it in a pointer rather than an array}\par
00432 {\cf20    because some compilers will just produce instructions to fill the}\par
00433 {\cf20    array rather than assigning a pointer to a static array.  */}\par
00434 {\cf18 char} {\cf17 const}* info_compiler = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler["} COMPILER_ID {\cf22 "]"};\par
00435 {\cf21 #ifdef SIMULATE_ID}\par
00436 {\cf18 char} {\cf17 const}* info_simulate = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "simulate["} SIMULATE_ID {\cf22 "]"};\par
00437 {\cf21 #endif}\par
00438 \par
00439 {\cf21 #ifdef __QNXNTO__}\par
00440 {\cf18 char} {\cf17 const}* qnxnto = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "qnxnto[]"};\par
00441 {\cf21 #endif}\par
00442 \par
00443 {\cf21 #if defined(__CRAYXT_COMPUTE_LINUX_TARGET)}\par
00444 {\cf18 char} {\cf17 const} *info_cray = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_wrapper[CrayPrgEnv]"};\par
00445 {\cf21 #endif}\par
00446 \par
00447 {\cf21 #define STRINGIFY_HELPER(X) #X}\par
00448 {\cf21 #define STRINGIFY(X) STRINGIFY_HELPER(X)}\par
00449 \par
00450 {\cf20 /* Identify known platforms by name.  */}\par
00451 {\cf21 #if defined(__linux) || defined(__linux__) || defined(linux)}\par
00452 {\cf21 # define PLATFORM_ID "Linux"}\par
00453 \par
00454 {\cf21 #elif defined(__MSYS__)}\par
00455 {\cf21 # define PLATFORM_ID "MSYS"}\par
00456 \par
00457 {\cf21 #elif defined(__CYGWIN__)}\par
00458 {\cf21 # define PLATFORM_ID "Cygwin"}\par
00459 \par
00460 {\cf21 #elif defined(__MINGW32__)}\par
00461 {\cf21 # define PLATFORM_ID "MinGW"}\par
00462 \par
00463 {\cf21 #elif defined(__APPLE__)}\par
00464 {\cf21 # define PLATFORM_ID "Darwin"}\par
00465 \par
00466 {\cf21 #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32)}\par
00467 {\cf21 # define PLATFORM_ID "Windows"}\par
00468 \par
00469 {\cf21 #elif defined(__FreeBSD__) || defined(__FreeBSD)}\par
00470 {\cf21 # define PLATFORM_ID "FreeBSD"}\par
00471 \par
00472 {\cf21 #elif defined(__NetBSD__) || defined(__NetBSD)}\par
00473 {\cf21 # define PLATFORM_ID "NetBSD"}\par
00474 \par
00475 {\cf21 #elif defined(__OpenBSD__) || defined(__OPENBSD)}\par
00476 {\cf21 # define PLATFORM_ID "OpenBSD"}\par
00477 \par
00478 {\cf21 #elif defined(__sun) || defined(sun)}\par
00479 {\cf21 # define PLATFORM_ID "SunOS"}\par
00480 \par
00481 {\cf21 #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__)}\par
00482 {\cf21 # define PLATFORM_ID "AIX"}\par
00483 \par
00484 {\cf21 #elif defined(__hpux) || defined(__hpux__)}\par
00485 {\cf21 # define PLATFORM_ID "HP-UX"}\par
00486 \par
00487 {\cf21 #elif defined(__HAIKU__)}\par
00488 {\cf21 # define PLATFORM_ID "Haiku"}\par
00489 \par
00490 {\cf21 #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS)}\par
00491 {\cf21 # define PLATFORM_ID "BeOS"}\par
00492 \par
00493 {\cf21 #elif defined(__QNX__) || defined(__QNXNTO__)}\par
00494 {\cf21 # define PLATFORM_ID "QNX"}\par
00495 \par
00496 {\cf21 #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__)}\par
00497 {\cf21 # define PLATFORM_ID "Tru64"}\par
00498 \par
00499 {\cf21 #elif defined(__riscos) || defined(__riscos__)}\par
00500 {\cf21 # define PLATFORM_ID "RISCos"}\par
00501 \par
00502 {\cf21 #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__)}\par
00503 {\cf21 # define PLATFORM_ID "SINIX"}\par
00504 \par
00505 {\cf21 #elif defined(__UNIX_SV__)}\par
00506 {\cf21 # define PLATFORM_ID "UNIX_SV"}\par
00507 \par
00508 {\cf21 #elif defined(__bsdos__)}\par
00509 {\cf21 # define PLATFORM_ID "BSDOS"}\par
00510 \par
00511 {\cf21 #elif defined(_MPRAS) || defined(MPRAS)}\par
00512 {\cf21 # define PLATFORM_ID "MP-RAS"}\par
00513 \par
00514 {\cf21 #elif defined(__osf) || defined(__osf__)}\par
00515 {\cf21 # define PLATFORM_ID "OSF1"}\par
00516 \par
00517 {\cf21 #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv)}\par
00518 {\cf21 # define PLATFORM_ID "SCO_SV"}\par
00519 \par
00520 {\cf21 #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX)}\par
00521 {\cf21 # define PLATFORM_ID "ULTRIX"}\par
00522 \par
00523 {\cf21 #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX)}\par
00524 {\cf21 # define PLATFORM_ID "Xenix"}\par
00525 \par
00526 {\cf21 #elif defined(__WATCOMC__)}\par
00527 {\cf21 # if defined(__LINUX__)}\par
00528 {\cf21 #  define PLATFORM_ID "Linux"}\par
00529 \par
00530 {\cf21 # elif defined(__DOS__)}\par
00531 {\cf21 #  define PLATFORM_ID "DOS"}\par
00532 \par
00533 {\cf21 # elif defined(__OS2__)}\par
00534 {\cf21 #  define PLATFORM_ID "OS2"}\par
00535 \par
00536 {\cf21 # elif defined(__WINDOWS__)}\par
00537 {\cf21 #  define PLATFORM_ID "Windows3x"}\par
00538 \par
00539 {\cf21 # elif defined(__VXWORKS__)}\par
00540 {\cf21 #  define PLATFORM_ID "VxWorks"}\par
00541 \par
00542 {\cf21 # else }{\cf20 /* unknown platform */}{\cf21 }\par
00543 {\cf21 #  define PLATFORM_ID}\par
00544 {\cf21 # endif}\par
00545 \par
00546 {\cf21 #elif defined(__INTEGRITY)}\par
00547 {\cf21 # if defined(INT_178B)}\par
00548 {\cf21 #  define PLATFORM_ID "Integrity178"}\par
00549 \par
00550 {\cf21 # else }{\cf20 /* regular Integrity */}{\cf21 }\par
00551 {\cf21 #  define PLATFORM_ID "Integrity"}\par
00552 {\cf21 # endif}\par
00553 \par
00554 {\cf21 # elif defined(_ADI_COMPILER)}\par
00555 {\cf21 #  define PLATFORM_ID "ADSP"}\par
00556 \par
00557 {\cf21 #else }{\cf20 /* unknown platform */}{\cf21 }\par
00558 {\cf21 # define PLATFORM_ID}\par
00559 \par
00560 {\cf21 #endif}\par
00561 \par
00562 {\cf20 /* For windows compilers MSVC and Intel we can determine}\par
00563 {\cf20    the architecture of the compiler being used.  This is because}\par
00564 {\cf20    the compilers do not have flags that can change the architecture,}\par
00565 {\cf20    but rather depend on which compiler is being used}\par
00566 {\cf20 */}\par
00567 {\cf21 #if defined(_WIN32) && defined(_MSC_VER)}\par
00568 {\cf21 # if defined(_M_IA64)}\par
00569 {\cf21 #  define ARCHITECTURE_ID "IA64"}\par
00570 \par
00571 {\cf21 # elif defined(_M_ARM64EC)}\par
00572 {\cf21 #  define ARCHITECTURE_ID "ARM64EC"}\par
00573 \par
00574 {\cf21 # elif defined(_M_X64) || defined(_M_AMD64)}\par
00575 {\cf21 #  define ARCHITECTURE_ID "x64"}\par
00576 \par
00577 {\cf21 # elif defined(_M_IX86)}\par
00578 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00579 \par
00580 {\cf21 # elif defined(_M_ARM64)}\par
00581 {\cf21 #  define ARCHITECTURE_ID "ARM64"}\par
00582 \par
00583 {\cf21 # elif defined(_M_ARM)}\par
00584 {\cf21 #  if _M_ARM == 4}\par
00585 {\cf21 #   define ARCHITECTURE_ID "ARMV4I"}\par
00586 {\cf21 #  elif _M_ARM == 5}\par
00587 {\cf21 #   define ARCHITECTURE_ID "ARMV5I"}\par
00588 {\cf21 #  else}\par
00589 {\cf21 #   define ARCHITECTURE_ID "ARMV" STRINGIFY(_M_ARM)}\par
00590 {\cf21 #  endif}\par
00591 \par
00592 {\cf21 # elif defined(_M_MIPS)}\par
00593 {\cf21 #  define ARCHITECTURE_ID "MIPS"}\par
00594 \par
00595 {\cf21 # elif defined(_M_SH)}\par
00596 {\cf21 #  define ARCHITECTURE_ID "SHx"}\par
00597 \par
00598 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00599 {\cf21 #  define ARCHITECTURE_ID ""}\par
00600 {\cf21 # endif}\par
00601 \par
00602 {\cf21 #elif defined(__WATCOMC__)}\par
00603 {\cf21 # if defined(_M_I86)}\par
00604 {\cf21 #  define ARCHITECTURE_ID "I86"}\par
00605 \par
00606 {\cf21 # elif defined(_M_IX86)}\par
00607 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00608 \par
00609 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00610 {\cf21 #  define ARCHITECTURE_ID ""}\par
00611 {\cf21 # endif}\par
00612 \par
00613 {\cf21 #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC)}\par
00614 {\cf21 # if defined(__ICCARM__)}\par
00615 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00616 \par
00617 {\cf21 # elif defined(__ICCRX__)}\par
00618 {\cf21 #  define ARCHITECTURE_ID "RX"}\par
00619 \par
00620 {\cf21 # elif defined(__ICCRH850__)}\par
00621 {\cf21 #  define ARCHITECTURE_ID "RH850"}\par
00622 \par
00623 {\cf21 # elif defined(__ICCRL78__)}\par
00624 {\cf21 #  define ARCHITECTURE_ID "RL78"}\par
00625 \par
00626 {\cf21 # elif defined(__ICCRISCV__)}\par
00627 {\cf21 #  define ARCHITECTURE_ID "RISCV"}\par
00628 \par
00629 {\cf21 # elif defined(__ICCAVR__)}\par
00630 {\cf21 #  define ARCHITECTURE_ID "AVR"}\par
00631 \par
00632 {\cf21 # elif defined(__ICC430__)}\par
00633 {\cf21 #  define ARCHITECTURE_ID "MSP430"}\par
00634 \par
00635 {\cf21 # elif defined(__ICCV850__)}\par
00636 {\cf21 #  define ARCHITECTURE_ID "V850"}\par
00637 \par
00638 {\cf21 # elif defined(__ICC8051__)}\par
00639 {\cf21 #  define ARCHITECTURE_ID "8051"}\par
00640 \par
00641 {\cf21 # elif defined(__ICCSTM8__)}\par
00642 {\cf21 #  define ARCHITECTURE_ID "STM8"}\par
00643 \par
00644 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00645 {\cf21 #  define ARCHITECTURE_ID ""}\par
00646 {\cf21 # endif}\par
00647 \par
00648 {\cf21 #elif defined(__ghs__)}\par
00649 {\cf21 # if defined(__PPC64__)}\par
00650 {\cf21 #  define ARCHITECTURE_ID "PPC64"}\par
00651 \par
00652 {\cf21 # elif defined(__ppc__)}\par
00653 {\cf21 #  define ARCHITECTURE_ID "PPC"}\par
00654 \par
00655 {\cf21 # elif defined(__ARM__)}\par
00656 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00657 \par
00658 {\cf21 # elif defined(__x86_64__)}\par
00659 {\cf21 #  define ARCHITECTURE_ID "x64"}\par
00660 \par
00661 {\cf21 # elif defined(__i386__)}\par
00662 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00663 \par
00664 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00665 {\cf21 #  define ARCHITECTURE_ID ""}\par
00666 {\cf21 # endif}\par
00667 \par
00668 {\cf21 #elif defined(__clang__) && defined(__ti__)}\par
00669 {\cf21 # if defined(__ARM_ARCH)}\par
00670 {\cf21 #  define ARCHITECTURE_ID "Arm"}\par
00671 \par
00672 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00673 {\cf21 #  define ARCHITECTURE_ID ""}\par
00674 {\cf21 # endif}\par
00675 \par
00676 {\cf21 #elif defined(__TI_COMPILER_VERSION__)}\par
00677 {\cf21 # if defined(__TI_ARM__)}\par
00678 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00679 \par
00680 {\cf21 # elif defined(__MSP430__)}\par
00681 {\cf21 #  define ARCHITECTURE_ID "MSP430"}\par
00682 \par
00683 {\cf21 # elif defined(__TMS320C28XX__)}\par
00684 {\cf21 #  define ARCHITECTURE_ID "TMS320C28x"}\par
00685 \par
00686 {\cf21 # elif defined(__TMS320C6X__) || defined(_TMS320C6X)}\par
00687 {\cf21 #  define ARCHITECTURE_ID "TMS320C6x"}\par
00688 \par
00689 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00690 {\cf21 #  define ARCHITECTURE_ID ""}\par
00691 {\cf21 # endif}\par
00692 \par
00693 {\cf21 # elif defined(__ADSPSHARC__)}\par
00694 {\cf21 #  define ARCHITECTURE_ID "SHARC"}\par
00695 \par
00696 {\cf21 # elif defined(__ADSPBLACKFIN__)}\par
00697 {\cf21 #  define ARCHITECTURE_ID "Blackfin"}\par
00698 \par
00699 {\cf21 #elif defined(__TASKING__)}\par
00700 \par
00701 {\cf21 # if defined(__CTC__) || defined(__CPTC__)}\par
00702 {\cf21 #  define ARCHITECTURE_ID "TriCore"}\par
00703 \par
00704 {\cf21 # elif defined(__CMCS__)}\par
00705 {\cf21 #  define ARCHITECTURE_ID "MCS"}\par
00706 \par
00707 {\cf21 # elif defined(__CARM__)}\par
00708 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00709 \par
00710 {\cf21 # elif defined(__CARC__)}\par
00711 {\cf21 #  define ARCHITECTURE_ID "ARC"}\par
00712 \par
00713 {\cf21 # elif defined(__C51__)}\par
00714 {\cf21 #  define ARCHITECTURE_ID "8051"}\par
00715 \par
00716 {\cf21 # elif defined(__CPCP__)}\par
00717 {\cf21 #  define ARCHITECTURE_ID "PCP"}\par
00718 \par
00719 {\cf21 # else}\par
00720 {\cf21 #  define ARCHITECTURE_ID ""}\par
00721 {\cf21 # endif}\par
00722 \par
00723 {\cf21 #else}\par
00724 {\cf21 #  define ARCHITECTURE_ID}\par
00725 {\cf21 #endif}\par
00726 \par
00727 {\cf20 /* Convert integer to decimal digit literals.  */}\par
00728 {\cf21 #define DEC(n)                   \\}\par
00729 {\cf21   ('0' + (((n) / 10000000)%10)), \\}\par
00730 {\cf21   ('0' + (((n) / 1000000)%10)),  \\}\par
00731 {\cf21   ('0' + (((n) / 100000)%10)),   \\}\par
00732 {\cf21   ('0' + (((n) / 10000)%10)),    \\}\par
00733 {\cf21   ('0' + (((n) / 1000)%10)),     \\}\par
00734 {\cf21   ('0' + (((n) / 100)%10)),      \\}\par
00735 {\cf21   ('0' + (((n) / 10)%10)),       \\}\par
00736 {\cf21   ('0' +  ((n) % 10))}\par
00737 \par
00738 {\cf20 /* Convert integer to hex digit literals.  */}\par
00739 {\cf21 #define HEX(n)             \\}\par
00740 {\cf21   ('0' + ((n)>>28 & 0xF)), \\}\par
00741 {\cf21   ('0' + ((n)>>24 & 0xF)), \\}\par
00742 {\cf21   ('0' + ((n)>>20 & 0xF)), \\}\par
00743 {\cf21   ('0' + ((n)>>16 & 0xF)), \\}\par
00744 {\cf21   ('0' + ((n)>>12 & 0xF)), \\}\par
00745 {\cf21   ('0' + ((n)>>8  & 0xF)), \\}\par
00746 {\cf21   ('0' + ((n)>>4  & 0xF)), \\}\par
00747 {\cf21   ('0' + ((n)     & 0xF))}\par
00748 \par
00749 {\cf20 /* Construct a string literal encoding the version number. */}\par
00750 {\cf21 #ifdef COMPILER_VERSION}\par
00751 {\cf18 char} {\cf17 const}* info_version = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_version["} COMPILER_VERSION {\cf22 "]"};\par
00752 \par
00753 {\cf20 /* Construct a string literal encoding the version number components. */}\par
00754 {\cf21 #elif defined(COMPILER_VERSION_MAJOR)}\par
00755 {\cf18 char} {\cf17 const} info_version[] = \{\par
00756   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00757   {\cf23 'c'},{\cf23 'o'},{\cf23 'm'},{\cf23 'p'},{\cf23 'i'},{\cf23 'l'},{\cf23 'e'},{\cf23 'r'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '['},\par
00758   COMPILER_VERSION_MAJOR,\par
00759 {\cf21 # ifdef COMPILER_VERSION_MINOR}\par
00760   {\cf23 '.'}, COMPILER_VERSION_MINOR,\par
00761 {\cf21 #  ifdef COMPILER_VERSION_PATCH}\par
00762    {\cf23 '.'}, COMPILER_VERSION_PATCH,\par
00763 {\cf21 #   ifdef COMPILER_VERSION_TWEAK}\par
00764     {\cf23 '.'}, COMPILER_VERSION_TWEAK,\par
00765 {\cf21 #   endif}\par
00766 {\cf21 #  endif}\par
00767 {\cf21 # endif}\par
00768   {\cf23 ']'},{\cf23 '\\0'}\};\par
00769 {\cf21 #endif}\par
00770 \par
00771 {\cf20 /* Construct a string literal encoding the internal version number. */}\par
00772 {\cf21 #ifdef COMPILER_VERSION_INTERNAL}\par
00773 {\cf18 char} {\cf17 const} info_version_internal[] = \{\par
00774   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00775   {\cf23 'c'},{\cf23 'o'},{\cf23 'm'},{\cf23 'p'},{\cf23 'i'},{\cf23 'l'},{\cf23 'e'},{\cf23 'r'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '_'},\par
00776   {\cf23 'i'},{\cf23 'n'},{\cf23 't'},{\cf23 'e'},{\cf23 'r'},{\cf23 'n'},{\cf23 'a'},{\cf23 'l'},{\cf23 '['},\par
00777   COMPILER_VERSION_INTERNAL,{\cf23 ']'},{\cf23 '\\0'}\};\par
00778 {\cf21 #elif defined(COMPILER_VERSION_INTERNAL_STR)}\par
00779 {\cf18 char} {\cf17 const}* info_version_internal = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_version_internal["} COMPILER_VERSION_INTERNAL_STR {\cf22 "]"};\par
00780 {\cf21 #endif}\par
00781 \par
00782 {\cf20 /* Construct a string literal encoding the version number components. */}\par
00783 {\cf21 #ifdef SIMULATE_VERSION_MAJOR}\par
00784 {\cf18 char} {\cf17 const} info_simulate_version[] = \{\par
00785   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00786   {\cf23 's'},{\cf23 'i'},{\cf23 'm'},{\cf23 'u'},{\cf23 'l'},{\cf23 'a'},{\cf23 't'},{\cf23 'e'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '['},\par
00787   SIMULATE_VERSION_MAJOR,\par
00788 {\cf21 # ifdef SIMULATE_VERSION_MINOR}\par
00789   {\cf23 '.'}, SIMULATE_VERSION_MINOR,\par
00790 {\cf21 #  ifdef SIMULATE_VERSION_PATCH}\par
00791    {\cf23 '.'}, SIMULATE_VERSION_PATCH,\par
00792 {\cf21 #   ifdef SIMULATE_VERSION_TWEAK}\par
00793     {\cf23 '.'}, SIMULATE_VERSION_TWEAK,\par
00794 {\cf21 #   endif}\par
00795 {\cf21 #  endif}\par
00796 {\cf21 # endif}\par
00797   {\cf23 ']'},{\cf23 '\\0'}\};\par
00798 {\cf21 #endif}\par
00799 \par
00800 {\cf20 /* Construct the string literal in pieces to prevent the source from}\par
00801 {\cf20    getting matched.  Store it in a pointer rather than an array}\par
00802 {\cf20    because some compilers will just produce instructions to fill the}\par
00803 {\cf20    array rather than assigning a pointer to a static array.  */}\par
00804 {\cf18 char} {\cf17 const}* info_platform = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "platform["} PLATFORM_ID {\cf22 "]"};\par
00805 {\cf18 char} {\cf17 const}* info_arch = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "arch["} ARCHITECTURE_ID {\cf22 "]"};\par
00806 \par
00807 \par
00808 \par
00809 {\cf21 #define CXX_STD_98 199711L}\par
00810 {\cf21 #define CXX_STD_11 201103L}\par
00811 {\cf21 #define CXX_STD_14 201402L}\par
00812 {\cf21 #define CXX_STD_17 201703L}\par
00813 {\cf21 #define CXX_STD_20 202002L}\par
00814 {\cf21 #define CXX_STD_23 202302L}\par
00815 \par
00816 {\cf21 #if defined(__INTEL_COMPILER) && defined(_MSVC_LANG)}\par
00817 {\cf21 #  if _MSVC_LANG > CXX_STD_17}\par
00818 {\cf21 #    define CXX_STD _MSVC_LANG}\par
00819 {\cf21 #  elif _MSVC_LANG == CXX_STD_17 && defined(__cpp_aggregate_paren_init)}\par
00820 {\cf21 #    define CXX_STD CXX_STD_20}\par
00821 {\cf21 #  elif _MSVC_LANG > CXX_STD_14 && __cplusplus > CXX_STD_17}\par
00822 {\cf21 #    define CXX_STD CXX_STD_20}\par
00823 {\cf21 #  elif _MSVC_LANG > CXX_STD_14}\par
00824 {\cf21 #    define CXX_STD CXX_STD_17}\par
00825 {\cf21 #  elif defined(__INTEL_CXX11_MODE__) && defined(__cpp_aggregate_nsdmi)}\par
00826 {\cf21 #    define CXX_STD CXX_STD_14}\par
00827 {\cf21 #  elif defined(__INTEL_CXX11_MODE__)}\par
00828 {\cf21 #    define CXX_STD CXX_STD_11}\par
00829 {\cf21 #  else}\par
00830 {\cf21 #    define CXX_STD CXX_STD_98}\par
00831 {\cf21 #  endif}\par
00832 {\cf21 #elif defined(_MSC_VER) && defined(_MSVC_LANG)}\par
00833 {\cf21 #  if _MSVC_LANG > __cplusplus}\par
00834 {\cf21 #    define CXX_STD _MSVC_LANG}\par
00835 {\cf21 #  else}\par
00836 {\cf21 #    define CXX_STD __cplusplus}\par
00837 {\cf21 #  endif}\par
00838 {\cf21 #elif defined(__NVCOMPILER)}\par
00839 {\cf21 #  if __cplusplus == CXX_STD_17 && defined(__cpp_aggregate_paren_init)}\par
00840 {\cf21 #    define CXX_STD CXX_STD_20}\par
00841 {\cf21 #  else}\par
00842 {\cf21 #    define CXX_STD __cplusplus}\par
00843 {\cf21 #  endif}\par
00844 {\cf21 #elif defined(__INTEL_COMPILER) || defined(__PGI)}\par
00845 {\cf21 #  if __cplusplus == CXX_STD_11 && defined(__cpp_namespace_attributes)}\par
00846 {\cf21 #    define CXX_STD CXX_STD_17}\par
00847 {\cf21 #  elif __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi)}\par
00848 {\cf21 #    define CXX_STD CXX_STD_14}\par
00849 {\cf21 #  else}\par
00850 {\cf21 #    define CXX_STD __cplusplus}\par
00851 {\cf21 #  endif}\par
00852 {\cf21 #elif (defined(__IBMCPP__) || defined(__ibmxl__)) && defined(__linux__)}\par
00853 {\cf21 #  if __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi)}\par
00854 {\cf21 #    define CXX_STD CXX_STD_14}\par
00855 {\cf21 #  else}\par
00856 {\cf21 #    define CXX_STD __cplusplus}\par
00857 {\cf21 #  endif}\par
00858 {\cf21 #elif __cplusplus == 1 && defined(__GXX_EXPERIMENTAL_CXX0X__)}\par
00859 {\cf21 #  define CXX_STD CXX_STD_11}\par
00860 {\cf21 #else}\par
00861 {\cf21 #  define CXX_STD __cplusplus}\par
00862 {\cf21 #endif}\par
00863 \par
00864 {\cf17 const} {\cf18 char}* info_language_standard_default = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "standard_default["}\par
00865 {\cf21 #if CXX_STD > CXX_STD_23}\par
00866   {\cf22 "26"}\par
00867 {\cf21 #elif CXX_STD > CXX_STD_20}\par
00868   {\cf22 "23"}\par
00869 {\cf21 #elif CXX_STD > CXX_STD_17}\par
00870   {\cf22 "20"}\par
00871 {\cf21 #elif CXX_STD > CXX_STD_14}\par
00872   {\cf22 "17"}\par
00873 {\cf21 #elif CXX_STD > CXX_STD_11}\par
00874   {\cf22 "14"}\par
00875 {\cf21 #elif CXX_STD >= CXX_STD_11}\par
00876   {\cf22 "11"}\par
00877 {\cf21 #else}\par
00878   {\cf22 "98"}\par
00879 {\cf21 #endif}\par
00880 {\cf22 "]"};\par
00881 \par
00882 {\cf17 const} {\cf18 char}* info_language_extensions_default = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "extensions_default["}\par
00883 {\cf21 #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) ||           \\}\par
00884 {\cf21      defined(__TI_COMPILER_VERSION__)) &&                                     \\}\par
00885 {\cf21   !defined(__STRICT_ANSI__)}\par
00886   {\cf22 "ON"}\par
00887 {\cf21 #else}\par
00888   {\cf22 "OFF"}\par
00889 {\cf21 #endif}\par
00890 {\cf22 "]"};\par
00891 \par
00892 {\cf20 /*--------------------------------------------------------------------------*/}\par
00893 \par
00894 {\cf18 int} main({\cf18 int} argc, {\cf18 char}* argv[])\par
00895 \{\par
00896   {\cf18 int} require = 0;\par
00897   require += info_compiler[argc];\par
00898   require += info_platform[argc];\par
00899   require += info_arch[argc];\par
00900 {\cf21 #ifdef COMPILER_VERSION_MAJOR}\par
00901   require += info_version[argc];\par
00902 {\cf21 #endif}\par
00903 {\cf21 #ifdef COMPILER_VERSION_INTERNAL}\par
00904   require += info_version_internal[argc];\par
00905 {\cf21 #endif}\par
00906 {\cf21 #ifdef SIMULATE_ID}\par
00907   require += info_simulate[argc];\par
00908 {\cf21 #endif}\par
00909 {\cf21 #ifdef SIMULATE_VERSION_MAJOR}\par
00910   require += info_simulate_version[argc];\par
00911 {\cf21 #endif}\par
00912 {\cf21 #if defined(__CRAYXT_COMPUTE_LINUX_TARGET)}\par
00913   require += info_cray[argc];\par
00914 {\cf21 #endif}\par
00915   require += info_language_standard_default[argc];\par
00916   require += info_language_extensions_default[argc];\par
00917   (void)argv;\par
00918   {\cf19 return} require;\par
00919 \}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp}
{\bkmkstart AAAAAAAADG}
{\bkmkend AAAAAAAADG}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
defines\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b __has_include}(x)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b COMPILER_ID}\~ ""\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b STRINGIFY_HELPER}(X)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b STRINGIFY}(X)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b PLATFORM_ID}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b ARCHITECTURE_ID}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b DEC}(n)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b HEX}(n)\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_98}\~ 199711L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_11}\~ 201103L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_14}\~ 201402L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_17}\~ 201703L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_20}\~ 202002L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD_23}\~ 202302L\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CXX_STD}\~ __cplusplus\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Funciones\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
int {\b main} (int argc, char *argv[])\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_compiler} = "INFO" ":" "compiler[" COMPILER_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_platform} = "INFO" ":" "platform[" PLATFORM_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
char const  * {\b info_arch} = "INFO" ":" "arch[" ARCHITECTURE_ID "]"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const char * {\b info_language_standard_default}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
const char * {\b info_language_extensions_default}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAADH}
{\bkmkend AAAAAAAADH}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de \'ABdefine\'BB\par
\pard\plain 
{\xe \v __has_include\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:__has_include}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define __has_include( x)}}
\par
{\bkmkstart AAAAAAAADI}
{\bkmkend AAAAAAAADI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 0\par
}
{
Definici\'F3n en la l\'EDnea {\b 11} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v ARCHITECTURE_ID\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:ARCHITECTURE_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define ARCHITECTURE_ID}}
\par
{\bkmkstart AAAAAAAADJ}
{\bkmkend AAAAAAAADJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 724} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v COMPILER_ID\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:COMPILER_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define COMPILER_ID\~ ""}}
\par
{\bkmkstart AAAAAAAADK}
{\bkmkend AAAAAAAADK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 427} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD\~ __cplusplus}}
\par
{\bkmkstart AAAAAAAADL}
{\bkmkend AAAAAAAADL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 861} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_11\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_11}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_11\~ 201103L}}
\par
{\bkmkstart AAAAAAAADM}
{\bkmkend AAAAAAAADM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 810} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_14\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_14}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_14\~ 201402L}}
\par
{\bkmkstart AAAAAAAADN}
{\bkmkend AAAAAAAADN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 811} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_17\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_17}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_17\~ 201703L}}
\par
{\bkmkstart AAAAAAAADO}
{\bkmkend AAAAAAAADO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 812} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_20\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_20}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_20\~ 202002L}}
\par
{\bkmkstart AAAAAAAADP}
{\bkmkend AAAAAAAADP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 813} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_23\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_23}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_23\~ 202302L}}
\par
{\bkmkstart AAAAAAAADQ}
{\bkmkend AAAAAAAADQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 814} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v CXX_STD_98\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:CXX_STD_98}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CXX_STD_98\~ 199711L}}
\par
{\bkmkstart AAAAAAAADR}
{\bkmkend AAAAAAAADR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 809} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v DEC\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:DEC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define DEC( n)}}
\par
{\bkmkstart AAAAAAAADS}
{\bkmkend AAAAAAAADS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid   ({\cf23 '0'} + (((n) / 10000000)%10)), \\\par
  ({\cf23 '0'} + (((n) / 1000000)%10)),  \\\par
  ({\cf23 '0'} + (((n) / 100000)%10)),   \\\par
  ({\cf23 '0'} + (((n) / 10000)%10)),    \\\par
  ({\cf23 '0'} + (((n) / 1000)%10)),     \\\par
  ({\cf23 '0'} + (((n) / 100)%10)),      \\\par
  ({\cf23 '0'} + (((n) / 10)%10)),       \\\par
  ({\cf23 '0'} +  ((n) % 10))\par
}
{
Definici\'F3n en la l\'EDnea {\b 728} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v HEX\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:HEX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define HEX( n)}}
\par
{\bkmkstart AAAAAAAADT}
{\bkmkend AAAAAAAADT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid   ({\cf23 '0'} + ((n)>>28 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>24 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>20 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>16 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>12 & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>8  & 0xF)), \\\par
  ({\cf23 '0'} + ((n)>>4  & 0xF)), \\\par
  ({\cf23 '0'} + ((n)     & 0xF))\par
}
{
Definici\'F3n en la l\'EDnea {\b 739} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v PLATFORM_ID\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:PLATFORM_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define PLATFORM_ID}}
\par
{\bkmkstart AAAAAAAADU}
{\bkmkend AAAAAAAADU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 558} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v STRINGIFY\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:STRINGIFY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define STRINGIFY( X)}}
\par
{\bkmkstart AAAAAAAADV}
{\bkmkend AAAAAAAADV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid STRINGIFY_HELPER(X)\par
}
{
Definici\'F3n en la l\'EDnea {\b 448} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v STRINGIFY_HELPER\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:STRINGIFY_HELPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define STRINGIFY_HELPER( X)}}
\par
{\bkmkstart AAAAAAAADW}
{\bkmkend AAAAAAAADW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid {\cf21 #X}\par
}
{
Definici\'F3n en la l\'EDnea {\b 447} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAADX}
{\bkmkend AAAAAAAADX}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de funciones\par
\pard\plain 
{\xe \v main\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:main}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
int main (int argc, char * argv[])}}
\par
{\bkmkstart AAAAAAAADY}
{\bkmkend AAAAAAAADY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 894} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAADZ}
{\bkmkend AAAAAAAADZ}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de variables\par
\pard\plain 
{\xe \v info_arch\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_arch}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_arch = "INFO" ":" "arch[" ARCHITECTURE_ID "]"}}
\par
{\bkmkstart AAAAAAAAEA}
{\bkmkend AAAAAAAAEA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 805} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v info_compiler\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_compiler}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_compiler = "INFO" ":" "compiler[" COMPILER_ID "]"}}
\par
{\bkmkstart AAAAAAAAEB}
{\bkmkend AAAAAAAAEB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 434} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v info_language_extensions_default\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_language_extensions_default}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const char* info_language_extensions_default}}
\par
{\bkmkstart AAAAAAAAEC}
{\bkmkend AAAAAAAAEC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor inicial:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "extensions_default["}\par
\par
\par
\par
\par
\par
  {\cf22 "OFF"}\par
\par
{\cf22 "]"}\par
}
{
Definici\'F3n en la l\'EDnea {\b 882} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v info_language_standard_default\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_language_standard_default}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
const char* info_language_standard_default}}
\par
{\bkmkstart AAAAAAAAED}
{\bkmkend AAAAAAAAED}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
{\b Valor inicial:}{
\par
\pard\plain \s41\li360\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "standard_default["}\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
\par
  {\cf22 "98"}\par
\par
{\cf22 "]"}\par
}
{
Definici\'F3n en la l\'EDnea {\b 864} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
{\xe \v info_platform\:CMakeCXXCompilerId.cpp}
{\xe \v CMakeCXXCompilerId.cpp\:info_platform}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
char const* info_platform = "INFO" ":" "platform[" PLATFORM_ID "]"}}
\par
{\bkmkstart AAAAAAAAEE}
{\bkmkend AAAAAAAAEE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 804} del archivo {\b CMakeCXXCompilerId.cpp}.}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
CMakeCXXCompilerId.cpp\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/CMakeFiles/3.30.2/CompilerIdCXX/CMakeCXXCompilerId.cpp}
{\bkmkstart AAAAAAAAAD}
{\bkmkend AAAAAAAAAD}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf20 /* This source file must have a .cpp extension so that all C++ compilers}\par
00002 {\cf20    recognize the extension without flags.  Borland does not know .cxx for}\par
00003 {\cf20    example.  */}\par
00004 {\cf21 #ifndef __cplusplus}\par
00005 {\cf21 # error "A C compiler has been selected for C++."}\par
00006 {\cf21 #endif}\par
00007 \par
00008 {\cf21 #if !defined(__has_include)}\par
00009 {\cf20 /* If the compiler does not have __has_include, pretend the answer is}\par
00010 {\cf20    always no.  */}\par
00011 {\cf21 #  define __has_include(x) 0}\par
00012 {\cf21 #endif}\par
00013 \par
00014 \par
00015 {\cf20 /* Version number components: V=Version, R=Revision, P=Patch}\par
00016 {\cf20    Version date components:   YYYY=Year, MM=Month,   DD=Day  */}\par
00017 \par
00018 {\cf21 #if defined(__INTEL_COMPILER) || defined(__ICC)}\par
00019 {\cf21 # define COMPILER_ID "Intel"}\par
00020 {\cf21 # if defined(_MSC_VER)}\par
00021 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00022 {\cf21 # endif}\par
00023 {\cf21 # if defined(__GNUC__)}\par
00024 {\cf21 #  define SIMULATE_ID "GNU"}\par
00025 {\cf21 # endif}\par
00026   {\cf20 /* __INTEL_COMPILER = VRP prior to 2021, and then VVVV for 2021 and later,}\par
00027 {\cf20      except that a few beta releases use the old format with V=2021.  */}\par
00028 {\cf21 # if __INTEL_COMPILER < 2021 || __INTEL_COMPILER == 202110 || __INTEL_COMPILER == 202111}\par
00029 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER/100)}\par
00030 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER/10 % 10)}\par
00031 {\cf21 #  if defined(__INTEL_COMPILER_UPDATE)}\par
00032 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER_UPDATE)}\par
00033 {\cf21 #  else}\par
00034 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__INTEL_COMPILER   % 10)}\par
00035 {\cf21 #  endif}\par
00036 {\cf21 # else}\par
00037 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__INTEL_COMPILER)}\par
00038 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__INTEL_COMPILER_UPDATE)}\par
00039    {\cf20 /* The third version component from --version is an update index,}\par
00040 {\cf20       but no macro is provided for it.  */}\par
00041 {\cf21 #  define COMPILER_VERSION_PATCH DEC(0)}\par
00042 {\cf21 # endif}\par
00043 {\cf21 # if defined(__INTEL_COMPILER_BUILD_DATE)}\par
00044    {\cf20 /* __INTEL_COMPILER_BUILD_DATE = YYYYMMDD */}\par
00045 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(__INTEL_COMPILER_BUILD_DATE)}\par
00046 {\cf21 # endif}\par
00047 {\cf21 # if defined(_MSC_VER)}\par
00048    {\cf20 /* _MSC_VER = VVRR */}\par
00049 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00050 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00051 {\cf21 # endif}\par
00052 {\cf21 # if defined(__GNUC__)}\par
00053 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00054 {\cf21 # elif defined(__GNUG__)}\par
00055 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUG__)}\par
00056 {\cf21 # endif}\par
00057 {\cf21 # if defined(__GNUC_MINOR__)}\par
00058 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00059 {\cf21 # endif}\par
00060 {\cf21 # if defined(__GNUC_PATCHLEVEL__)}\par
00061 {\cf21 #  define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00062 {\cf21 # endif}\par
00063 \par
00064 {\cf21 #elif (defined(__clang__) && defined(__INTEL_CLANG_COMPILER)) || defined(__INTEL_LLVM_COMPILER)}\par
00065 {\cf21 # define COMPILER_ID "IntelLLVM"}\par
00066 {\cf21 #if defined(_MSC_VER)}\par
00067 {\cf21 # define SIMULATE_ID "MSVC"}\par
00068 {\cf21 #endif}\par
00069 {\cf21 #if defined(__GNUC__)}\par
00070 {\cf21 # define SIMULATE_ID "GNU"}\par
00071 {\cf21 #endif}\par
00072 {\cf20 /* __INTEL_LLVM_COMPILER = VVVVRP prior to 2021.2.0, VVVVRRPP for 2021.2.0 and}\par
00073 {\cf20  * later.  Look for 6 digit vs. 8 digit version number to decide encoding.}\par
00074 {\cf20  * VVVV is no smaller than the current year when a version is released.}\par
00075 {\cf20  */}\par
00076 {\cf21 #if __INTEL_LLVM_COMPILER < 1000000L}\par
00077 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/100)}\par
00078 {\cf21 # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/10 % 10)}\par
00079 {\cf21 # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER    % 10)}\par
00080 {\cf21 #else}\par
00081 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__INTEL_LLVM_COMPILER/10000)}\par
00082 {\cf21 # define COMPILER_VERSION_MINOR DEC(__INTEL_LLVM_COMPILER/100 % 100)}\par
00083 {\cf21 # define COMPILER_VERSION_PATCH DEC(__INTEL_LLVM_COMPILER     % 100)}\par
00084 {\cf21 #endif}\par
00085 {\cf21 #if defined(_MSC_VER)}\par
00086   {\cf20 /* _MSC_VER = VVRR */}\par
00087 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00088 {\cf21 # define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00089 {\cf21 #endif}\par
00090 {\cf21 #if defined(__GNUC__)}\par
00091 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00092 {\cf21 #elif defined(__GNUG__)}\par
00093 {\cf21 # define SIMULATE_VERSION_MAJOR DEC(__GNUG__)}\par
00094 {\cf21 #endif}\par
00095 {\cf21 #if defined(__GNUC_MINOR__)}\par
00096 {\cf21 # define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00097 {\cf21 #endif}\par
00098 {\cf21 #if defined(__GNUC_PATCHLEVEL__)}\par
00099 {\cf21 # define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00100 {\cf21 #endif}\par
00101 \par
00102 {\cf21 #elif defined(__PATHCC__)}\par
00103 {\cf21 # define COMPILER_ID "PathScale"}\par
00104 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__PATHCC__)}\par
00105 {\cf21 # define COMPILER_VERSION_MINOR DEC(__PATHCC_MINOR__)}\par
00106 {\cf21 # if defined(__PATHCC_PATCHLEVEL__)}\par
00107 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__PATHCC_PATCHLEVEL__)}\par
00108 {\cf21 # endif}\par
00109 \par
00110 {\cf21 #elif defined(__BORLANDC__) && defined(__CODEGEARC_VERSION__)}\par
00111 {\cf21 # define COMPILER_ID "Embarcadero"}\par
00112 {\cf21 # define COMPILER_VERSION_MAJOR HEX(__CODEGEARC_VERSION__>>24 & 0x00FF)}\par
00113 {\cf21 # define COMPILER_VERSION_MINOR HEX(__CODEGEARC_VERSION__>>16 & 0x00FF)}\par
00114 {\cf21 # define COMPILER_VERSION_PATCH DEC(__CODEGEARC_VERSION__     & 0xFFFF)}\par
00115 \par
00116 {\cf21 #elif defined(__BORLANDC__)}\par
00117 {\cf21 # define COMPILER_ID "Borland"}\par
00118   {\cf20 /* __BORLANDC__ = 0xVRR */}\par
00119 {\cf21 # define COMPILER_VERSION_MAJOR HEX(__BORLANDC__>>8)}\par
00120 {\cf21 # define COMPILER_VERSION_MINOR HEX(__BORLANDC__ & 0xFF)}\par
00121 \par
00122 {\cf21 #elif defined(__WATCOMC__) && __WATCOMC__ < 1200}\par
00123 {\cf21 # define COMPILER_ID "Watcom"}\par
00124    {\cf20 /* __WATCOMC__ = VVRR */}\par
00125 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__WATCOMC__ / 100)}\par
00126 {\cf21 # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10)}\par
00127 {\cf21 # if (__WATCOMC__ % 10) > 0}\par
00128 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10)}\par
00129 {\cf21 # endif}\par
00130 \par
00131 {\cf21 #elif defined(__WATCOMC__)}\par
00132 {\cf21 # define COMPILER_ID "OpenWatcom"}\par
00133    {\cf20 /* __WATCOMC__ = VVRP + 1100 */}\par
00134 {\cf21 # define COMPILER_VERSION_MAJOR DEC((__WATCOMC__ - 1100) / 100)}\par
00135 {\cf21 # define COMPILER_VERSION_MINOR DEC((__WATCOMC__ / 10) % 10)}\par
00136 {\cf21 # if (__WATCOMC__ % 10) > 0}\par
00137 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__WATCOMC__ % 10)}\par
00138 {\cf21 # endif}\par
00139 \par
00140 {\cf21 #elif defined(__SUNPRO_CC)}\par
00141 {\cf21 # define COMPILER_ID "SunPro"}\par
00142 {\cf21 # if __SUNPRO_CC >= 0x5100}\par
00143    {\cf20 /* __SUNPRO_CC = 0xVRRP */}\par
00144 {\cf21 #  define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>12)}\par
00145 {\cf21 #  define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xFF)}\par
00146 {\cf21 #  define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC    & 0xF)}\par
00147 {\cf21 # else}\par
00148    {\cf20 /* __SUNPRO_CC = 0xVRP */}\par
00149 {\cf21 #  define COMPILER_VERSION_MAJOR HEX(__SUNPRO_CC>>8)}\par
00150 {\cf21 #  define COMPILER_VERSION_MINOR HEX(__SUNPRO_CC>>4 & 0xF)}\par
00151 {\cf21 #  define COMPILER_VERSION_PATCH HEX(__SUNPRO_CC    & 0xF)}\par
00152 {\cf21 # endif}\par
00153 \par
00154 {\cf21 #elif defined(__HP_aCC)}\par
00155 {\cf21 # define COMPILER_ID "HP"}\par
00156   {\cf20 /* __HP_aCC = VVRRPP */}\par
00157 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__HP_aCC/10000)}\par
00158 {\cf21 # define COMPILER_VERSION_MINOR DEC(__HP_aCC/100 % 100)}\par
00159 {\cf21 # define COMPILER_VERSION_PATCH DEC(__HP_aCC     % 100)}\par
00160 \par
00161 {\cf21 #elif defined(__DECCXX)}\par
00162 {\cf21 # define COMPILER_ID "Compaq"}\par
00163   {\cf20 /* __DECCXX_VER = VVRRTPPPP */}\par
00164 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__DECCXX_VER/10000000)}\par
00165 {\cf21 # define COMPILER_VERSION_MINOR DEC(__DECCXX_VER/100000  % 100)}\par
00166 {\cf21 # define COMPILER_VERSION_PATCH DEC(__DECCXX_VER         % 10000)}\par
00167 \par
00168 {\cf21 #elif defined(__IBMCPP__) && defined(__COMPILER_VER__)}\par
00169 {\cf21 # define COMPILER_ID "zOS"}\par
00170   {\cf20 /* __IBMCPP__ = VRP */}\par
00171 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100)}\par
00172 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10)}\par
00173 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMCPP__    % 10)}\par
00174 \par
00175 {\cf21 #elif defined(__open_xl__) && defined(__clang__)}\par
00176 {\cf21 # define COMPILER_ID "IBMClang"}\par
00177 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__open_xl_version__)}\par
00178 {\cf21 # define COMPILER_VERSION_MINOR DEC(__open_xl_release__)}\par
00179 {\cf21 # define COMPILER_VERSION_PATCH DEC(__open_xl_modification__)}\par
00180 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__open_xl_ptf_fix_level__)}\par
00181 \par
00182 \par
00183 {\cf21 #elif defined(__ibmxl__) && defined(__clang__)}\par
00184 {\cf21 # define COMPILER_ID "XLClang"}\par
00185 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__ibmxl_version__)}\par
00186 {\cf21 # define COMPILER_VERSION_MINOR DEC(__ibmxl_release__)}\par
00187 {\cf21 # define COMPILER_VERSION_PATCH DEC(__ibmxl_modification__)}\par
00188 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__ibmxl_ptf_fix_level__)}\par
00189 \par
00190 \par
00191 {\cf21 #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ >= 800}\par
00192 {\cf21 # define COMPILER_ID "XL"}\par
00193   {\cf20 /* __IBMCPP__ = VRP */}\par
00194 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100)}\par
00195 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10)}\par
00196 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMCPP__    % 10)}\par
00197 \par
00198 {\cf21 #elif defined(__IBMCPP__) && !defined(__COMPILER_VER__) && __IBMCPP__ < 800}\par
00199 {\cf21 # define COMPILER_ID "VisualAge"}\par
00200   {\cf20 /* __IBMCPP__ = VRP */}\par
00201 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__IBMCPP__/100)}\par
00202 {\cf21 # define COMPILER_VERSION_MINOR DEC(__IBMCPP__/10 % 10)}\par
00203 {\cf21 # define COMPILER_VERSION_PATCH DEC(__IBMCPP__    % 10)}\par
00204 \par
00205 {\cf21 #elif defined(__NVCOMPILER)}\par
00206 {\cf21 # define COMPILER_ID "NVHPC"}\par
00207 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__NVCOMPILER_MAJOR__)}\par
00208 {\cf21 # define COMPILER_VERSION_MINOR DEC(__NVCOMPILER_MINOR__)}\par
00209 {\cf21 # if defined(__NVCOMPILER_PATCHLEVEL__)}\par
00210 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__NVCOMPILER_PATCHLEVEL__)}\par
00211 {\cf21 # endif}\par
00212 \par
00213 {\cf21 #elif defined(__PGI)}\par
00214 {\cf21 # define COMPILER_ID "PGI"}\par
00215 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__PGIC__)}\par
00216 {\cf21 # define COMPILER_VERSION_MINOR DEC(__PGIC_MINOR__)}\par
00217 {\cf21 # if defined(__PGIC_PATCHLEVEL__)}\par
00218 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__PGIC_PATCHLEVEL__)}\par
00219 {\cf21 # endif}\par
00220 \par
00221 {\cf21 #elif defined(__clang__) && defined(__cray__)}\par
00222 {\cf21 # define COMPILER_ID "CrayClang"}\par
00223 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__cray_major__)}\par
00224 {\cf21 # define COMPILER_VERSION_MINOR DEC(__cray_minor__)}\par
00225 {\cf21 # define COMPILER_VERSION_PATCH DEC(__cray_patchlevel__)}\par
00226 {\cf21 # define COMPILER_VERSION_INTERNAL_STR __clang_version__}\par
00227 \par
00228 \par
00229 {\cf21 #elif defined(_CRAYC)}\par
00230 {\cf21 # define COMPILER_ID "Cray"}\par
00231 {\cf21 # define COMPILER_VERSION_MAJOR DEC(_RELEASE_MAJOR)}\par
00232 {\cf21 # define COMPILER_VERSION_MINOR DEC(_RELEASE_MINOR)}\par
00233 \par
00234 {\cf21 #elif defined(__TI_COMPILER_VERSION__)}\par
00235 {\cf21 # define COMPILER_ID "TI"}\par
00236   {\cf20 /* __TI_COMPILER_VERSION__ = VVVRRRPPP */}\par
00237 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__TI_COMPILER_VERSION__/1000000)}\par
00238 {\cf21 # define COMPILER_VERSION_MINOR DEC(__TI_COMPILER_VERSION__/1000   % 1000)}\par
00239 {\cf21 # define COMPILER_VERSION_PATCH DEC(__TI_COMPILER_VERSION__        % 1000)}\par
00240 \par
00241 {\cf21 #elif defined(__CLANG_FUJITSU)}\par
00242 {\cf21 # define COMPILER_ID "FujitsuClang"}\par
00243 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__FCC_major__)}\par
00244 {\cf21 # define COMPILER_VERSION_MINOR DEC(__FCC_minor__)}\par
00245 {\cf21 # define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__)}\par
00246 {\cf21 # define COMPILER_VERSION_INTERNAL_STR __clang_version__}\par
00247 \par
00248 \par
00249 {\cf21 #elif defined(__FUJITSU)}\par
00250 {\cf21 # define COMPILER_ID "Fujitsu"}\par
00251 {\cf21 # if defined(__FCC_version__)}\par
00252 {\cf21 #   define COMPILER_VERSION __FCC_version__}\par
00253 {\cf21 # elif defined(__FCC_major__)}\par
00254 {\cf21 #   define COMPILER_VERSION_MAJOR DEC(__FCC_major__)}\par
00255 {\cf21 #   define COMPILER_VERSION_MINOR DEC(__FCC_minor__)}\par
00256 {\cf21 #   define COMPILER_VERSION_PATCH DEC(__FCC_patchlevel__)}\par
00257 {\cf21 # endif}\par
00258 {\cf21 # if defined(__fcc_version)}\par
00259 {\cf21 #   define COMPILER_VERSION_INTERNAL DEC(__fcc_version)}\par
00260 {\cf21 # elif defined(__FCC_VERSION)}\par
00261 {\cf21 #   define COMPILER_VERSION_INTERNAL DEC(__FCC_VERSION)}\par
00262 {\cf21 # endif}\par
00263 \par
00264 \par
00265 {\cf21 #elif defined(__ghs__)}\par
00266 {\cf21 # define COMPILER_ID "GHS"}\par
00267 {\cf20 /* __GHS_VERSION_NUMBER = VVVVRP */}\par
00268 {\cf21 # ifdef __GHS_VERSION_NUMBER}\par
00269 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__GHS_VERSION_NUMBER / 100)}\par
00270 {\cf21 # define COMPILER_VERSION_MINOR DEC(__GHS_VERSION_NUMBER / 10 % 10)}\par
00271 {\cf21 # define COMPILER_VERSION_PATCH DEC(__GHS_VERSION_NUMBER      % 10)}\par
00272 {\cf21 # endif}\par
00273 \par
00274 {\cf21 #elif defined(__TASKING__)}\par
00275 {\cf21 # define COMPILER_ID "Tasking"}\par
00276 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__VERSION__/1000)}\par
00277 {\cf21   # define COMPILER_VERSION_MINOR DEC(__VERSION__ % 100)}\par
00278 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__VERSION__)}\par
00279 \par
00280 {\cf21 #elif defined(__ORANGEC__)}\par
00281 {\cf21 # define COMPILER_ID "OrangeC"}\par
00282 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__ORANGEC_MAJOR__)}\par
00283 {\cf21 # define COMPILER_VERSION_MINOR DEC(__ORANGEC_MINOR__)}\par
00284 {\cf21 # define COMPILER_VERSION_PATCH DEC(__ORANGEC_PATCHLEVEL__)}\par
00285 \par
00286 {\cf21 #elif defined(__SCO_VERSION__)}\par
00287 {\cf21 # define COMPILER_ID "SCO"}\par
00288 \par
00289 {\cf21 #elif defined(__ARMCC_VERSION) && !defined(__clang__)}\par
00290 {\cf21 # define COMPILER_ID "ARMCC"}\par
00291 {\cf21 #if __ARMCC_VERSION >= 1000000}\par
00292   {\cf20 /* __ARMCC_VERSION = VRRPPPP */}\par
00293 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/1000000)}\par
00294 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 100)}\par
00295 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION     % 10000)}\par
00296 {\cf21 #else}\par
00297   {\cf20 /* __ARMCC_VERSION = VRPPPP */}\par
00298 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCC_VERSION/100000)}\par
00299 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCC_VERSION/10000 % 10)}\par
00300 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCC_VERSION    % 10000)}\par
00301 {\cf21 #endif}\par
00302 \par
00303 \par
00304 {\cf21 #elif defined(__clang__) && defined(__apple_build_version__)}\par
00305 {\cf21 # define COMPILER_ID "AppleClang"}\par
00306 {\cf21 # if defined(_MSC_VER)}\par
00307 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00308 {\cf21 # endif}\par
00309 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__clang_major__)}\par
00310 {\cf21 # define COMPILER_VERSION_MINOR DEC(__clang_minor__)}\par
00311 {\cf21 # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__)}\par
00312 {\cf21 # if defined(_MSC_VER)}\par
00313    {\cf20 /* _MSC_VER = VVRR */}\par
00314 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00315 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00316 {\cf21 # endif}\par
00317 {\cf21 # define COMPILER_VERSION_TWEAK DEC(__apple_build_version__)}\par
00318 \par
00319 {\cf21 #elif defined(__clang__) && defined(__ARMCOMPILER_VERSION)}\par
00320 {\cf21 # define COMPILER_ID "ARMClang"}\par
00321 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ARMCOMPILER_VERSION/1000000)}\par
00322 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ARMCOMPILER_VERSION/10000 % 100)}\par
00323 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ARMCOMPILER_VERSION/100   % 100)}\par
00324 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__ARMCOMPILER_VERSION)}\par
00325 \par
00326 {\cf21 #elif defined(__clang__) && defined(__ti__)}\par
00327 {\cf21 # define COMPILER_ID "TIClang"}\par
00328 {\cf21   # define COMPILER_VERSION_MAJOR DEC(__ti_major__)}\par
00329 {\cf21   # define COMPILER_VERSION_MINOR DEC(__ti_minor__)}\par
00330 {\cf21   # define COMPILER_VERSION_PATCH DEC(__ti_patchlevel__)}\par
00331 {\cf21 # define COMPILER_VERSION_INTERNAL DEC(__ti_version__)}\par
00332 \par
00333 {\cf21 #elif defined(__clang__)}\par
00334 {\cf21 # define COMPILER_ID "Clang"}\par
00335 {\cf21 # if defined(_MSC_VER)}\par
00336 {\cf21 #  define SIMULATE_ID "MSVC"}\par
00337 {\cf21 # endif}\par
00338 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__clang_major__)}\par
00339 {\cf21 # define COMPILER_VERSION_MINOR DEC(__clang_minor__)}\par
00340 {\cf21 # define COMPILER_VERSION_PATCH DEC(__clang_patchlevel__)}\par
00341 {\cf21 # if defined(_MSC_VER)}\par
00342    {\cf20 /* _MSC_VER = VVRR */}\par
00343 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00344 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00345 {\cf21 # endif}\par
00346 \par
00347 {\cf21 #elif defined(__LCC__) && (defined(__GNUC__) || defined(__GNUG__) || defined(__MCST__))}\par
00348 {\cf21 # define COMPILER_ID "LCC"}\par
00349 {\cf21 # define COMPILER_VERSION_MAJOR DEC(__LCC__ / 100)}\par
00350 {\cf21 # define COMPILER_VERSION_MINOR DEC(__LCC__ % 100)}\par
00351 {\cf21 # if defined(__LCC_MINOR__)}\par
00352 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__LCC_MINOR__)}\par
00353 {\cf21 # endif}\par
00354 {\cf21 # if defined(__GNUC__) && defined(__GNUC_MINOR__)}\par
00355 {\cf21 #  define SIMULATE_ID "GNU"}\par
00356 {\cf21 #  define SIMULATE_VERSION_MAJOR DEC(__GNUC__)}\par
00357 {\cf21 #  define SIMULATE_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00358 {\cf21 #  if defined(__GNUC_PATCHLEVEL__)}\par
00359 {\cf21 #   define SIMULATE_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00360 {\cf21 #  endif}\par
00361 {\cf21 # endif}\par
00362 \par
00363 {\cf21 #elif defined(__GNUC__) || defined(__GNUG__)}\par
00364 {\cf21 # define COMPILER_ID "GNU"}\par
00365 {\cf21 # if defined(__GNUC__)}\par
00366 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__GNUC__)}\par
00367 {\cf21 # else}\par
00368 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__GNUG__)}\par
00369 {\cf21 # endif}\par
00370 {\cf21 # if defined(__GNUC_MINOR__)}\par
00371 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__GNUC_MINOR__)}\par
00372 {\cf21 # endif}\par
00373 {\cf21 # if defined(__GNUC_PATCHLEVEL__)}\par
00374 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__GNUC_PATCHLEVEL__)}\par
00375 {\cf21 # endif}\par
00376 \par
00377 {\cf21 #elif defined(_MSC_VER)}\par
00378 {\cf21 # define COMPILER_ID "MSVC"}\par
00379   {\cf20 /* _MSC_VER = VVRR */}\par
00380 {\cf21 # define COMPILER_VERSION_MAJOR DEC(_MSC_VER / 100)}\par
00381 {\cf21 # define COMPILER_VERSION_MINOR DEC(_MSC_VER % 100)}\par
00382 {\cf21 # if defined(_MSC_FULL_VER)}\par
00383 {\cf21 #  if _MSC_VER >= 1400}\par
00384     {\cf20 /* _MSC_FULL_VER = VVRRPPPPP */}\par
00385 {\cf21 #   define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 100000)}\par
00386 {\cf21 #  else}\par
00387     {\cf20 /* _MSC_FULL_VER = VVRRPPPP */}\par
00388 {\cf21 #   define COMPILER_VERSION_PATCH DEC(_MSC_FULL_VER % 10000)}\par
00389 {\cf21 #  endif}\par
00390 {\cf21 # endif}\par
00391 {\cf21 # if defined(_MSC_BUILD)}\par
00392 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(_MSC_BUILD)}\par
00393 {\cf21 # endif}\par
00394 \par
00395 {\cf21 #elif defined(_ADI_COMPILER)}\par
00396 {\cf21 # define COMPILER_ID "ADSP"}\par
00397 {\cf21 #if defined(__VERSIONNUM__)}\par
00398   {\cf20 /* __VERSIONNUM__ = 0xVVRRPPTT */}\par
00399 {\cf21 #  define COMPILER_VERSION_MAJOR DEC(__VERSIONNUM__ >> 24 & 0xFF)}\par
00400 {\cf21 #  define COMPILER_VERSION_MINOR DEC(__VERSIONNUM__ >> 16 & 0xFF)}\par
00401 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__VERSIONNUM__ >> 8 & 0xFF)}\par
00402 {\cf21 #  define COMPILER_VERSION_TWEAK DEC(__VERSIONNUM__ & 0xFF)}\par
00403 {\cf21 #endif}\par
00404 \par
00405 {\cf21 #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC)}\par
00406 {\cf21 # define COMPILER_ID "IAR"}\par
00407 {\cf21 # if defined(__VER__) && defined(__ICCARM__)}\par
00408 {\cf21 #  define COMPILER_VERSION_MAJOR DEC((__VER__) / 1000000)}\par
00409 {\cf21 #  define COMPILER_VERSION_MINOR DEC(((__VER__) / 1000) % 1000)}\par
00410 {\cf21 #  define COMPILER_VERSION_PATCH DEC((__VER__) % 1000)}\par
00411 {\cf21 #  define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__)}\par
00412 {\cf21 # elif defined(__VER__) && (defined(__ICCAVR__) || defined(__ICCRX__) || defined(__ICCRH850__) || defined(__ICCRL78__) || defined(__ICC430__) || defined(__ICCRISCV__) || defined(__ICCV850__) || defined(__ICC8051__) || defined(__ICCSTM8__))}\par
00413 {\cf21 #  define COMPILER_VERSION_MAJOR DEC((__VER__) / 100)}\par
00414 {\cf21 #  define COMPILER_VERSION_MINOR DEC((__VER__) - (((__VER__) / 100)*100))}\par
00415 {\cf21 #  define COMPILER_VERSION_PATCH DEC(__SUBVERSION__)}\par
00416 {\cf21 #  define COMPILER_VERSION_INTERNAL DEC(__IAR_SYSTEMS_ICC__)}\par
00417 {\cf21 # endif}\par
00418 \par
00419 \par
00420 {\cf20 /* These compilers are either not known or too old to define an}\par
00421 {\cf20   identification macro.  Try to identify the platform and guess that}\par
00422 {\cf20   it is the native compiler.  */}\par
00423 {\cf21 #elif defined(__hpux) || defined(__hpua)}\par
00424 {\cf21 # define COMPILER_ID "HP"}\par
00425 \par
00426 {\cf21 #else }{\cf20 /* unknown compiler */}{\cf21 }\par
00427 {\cf21 # define COMPILER_ID ""}\par
00428 {\cf21 #endif}\par
00429 \par
00430 {\cf20 /* Construct the string literal in pieces to prevent the source from}\par
00431 {\cf20    getting matched.  Store it in a pointer rather than an array}\par
00432 {\cf20    because some compilers will just produce instructions to fill the}\par
00433 {\cf20    array rather than assigning a pointer to a static array.  */}\par
00434 {\cf18 char} {\cf17 const}* info_compiler = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler["} COMPILER_ID {\cf22 "]"};\par
00435 {\cf21 #ifdef SIMULATE_ID}\par
00436 {\cf18 char} {\cf17 const}* info_simulate = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "simulate["} SIMULATE_ID {\cf22 "]"};\par
00437 {\cf21 #endif}\par
00438 \par
00439 {\cf21 #ifdef __QNXNTO__}\par
00440 {\cf18 char} {\cf17 const}* qnxnto = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "qnxnto[]"};\par
00441 {\cf21 #endif}\par
00442 \par
00443 {\cf21 #if defined(__CRAYXT_COMPUTE_LINUX_TARGET)}\par
00444 {\cf18 char} {\cf17 const} *info_cray = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_wrapper[CrayPrgEnv]"};\par
00445 {\cf21 #endif}\par
00446 \par
00447 {\cf21 #define STRINGIFY_HELPER(X) #X}\par
00448 {\cf21 #define STRINGIFY(X) STRINGIFY_HELPER(X)}\par
00449 \par
00450 {\cf20 /* Identify known platforms by name.  */}\par
00451 {\cf21 #if defined(__linux) || defined(__linux__) || defined(linux)}\par
00452 {\cf21 # define PLATFORM_ID "Linux"}\par
00453 \par
00454 {\cf21 #elif defined(__MSYS__)}\par
00455 {\cf21 # define PLATFORM_ID "MSYS"}\par
00456 \par
00457 {\cf21 #elif defined(__CYGWIN__)}\par
00458 {\cf21 # define PLATFORM_ID "Cygwin"}\par
00459 \par
00460 {\cf21 #elif defined(__MINGW32__)}\par
00461 {\cf21 # define PLATFORM_ID "MinGW"}\par
00462 \par
00463 {\cf21 #elif defined(__APPLE__)}\par
00464 {\cf21 # define PLATFORM_ID "Darwin"}\par
00465 \par
00466 {\cf21 #elif defined(_WIN32) || defined(__WIN32__) || defined(WIN32)}\par
00467 {\cf21 # define PLATFORM_ID "Windows"}\par
00468 \par
00469 {\cf21 #elif defined(__FreeBSD__) || defined(__FreeBSD)}\par
00470 {\cf21 # define PLATFORM_ID "FreeBSD"}\par
00471 \par
00472 {\cf21 #elif defined(__NetBSD__) || defined(__NetBSD)}\par
00473 {\cf21 # define PLATFORM_ID "NetBSD"}\par
00474 \par
00475 {\cf21 #elif defined(__OpenBSD__) || defined(__OPENBSD)}\par
00476 {\cf21 # define PLATFORM_ID "OpenBSD"}\par
00477 \par
00478 {\cf21 #elif defined(__sun) || defined(sun)}\par
00479 {\cf21 # define PLATFORM_ID "SunOS"}\par
00480 \par
00481 {\cf21 #elif defined(_AIX) || defined(__AIX) || defined(__AIX__) || defined(__aix) || defined(__aix__)}\par
00482 {\cf21 # define PLATFORM_ID "AIX"}\par
00483 \par
00484 {\cf21 #elif defined(__hpux) || defined(__hpux__)}\par
00485 {\cf21 # define PLATFORM_ID "HP-UX"}\par
00486 \par
00487 {\cf21 #elif defined(__HAIKU__)}\par
00488 {\cf21 # define PLATFORM_ID "Haiku"}\par
00489 \par
00490 {\cf21 #elif defined(__BeOS) || defined(__BEOS__) || defined(_BEOS)}\par
00491 {\cf21 # define PLATFORM_ID "BeOS"}\par
00492 \par
00493 {\cf21 #elif defined(__QNX__) || defined(__QNXNTO__)}\par
00494 {\cf21 # define PLATFORM_ID "QNX"}\par
00495 \par
00496 {\cf21 #elif defined(__tru64) || defined(_tru64) || defined(__TRU64__)}\par
00497 {\cf21 # define PLATFORM_ID "Tru64"}\par
00498 \par
00499 {\cf21 #elif defined(__riscos) || defined(__riscos__)}\par
00500 {\cf21 # define PLATFORM_ID "RISCos"}\par
00501 \par
00502 {\cf21 #elif defined(__sinix) || defined(__sinix__) || defined(__SINIX__)}\par
00503 {\cf21 # define PLATFORM_ID "SINIX"}\par
00504 \par
00505 {\cf21 #elif defined(__UNIX_SV__)}\par
00506 {\cf21 # define PLATFORM_ID "UNIX_SV"}\par
00507 \par
00508 {\cf21 #elif defined(__bsdos__)}\par
00509 {\cf21 # define PLATFORM_ID "BSDOS"}\par
00510 \par
00511 {\cf21 #elif defined(_MPRAS) || defined(MPRAS)}\par
00512 {\cf21 # define PLATFORM_ID "MP-RAS"}\par
00513 \par
00514 {\cf21 #elif defined(__osf) || defined(__osf__)}\par
00515 {\cf21 # define PLATFORM_ID "OSF1"}\par
00516 \par
00517 {\cf21 #elif defined(_SCO_SV) || defined(SCO_SV) || defined(sco_sv)}\par
00518 {\cf21 # define PLATFORM_ID "SCO_SV"}\par
00519 \par
00520 {\cf21 #elif defined(__ultrix) || defined(__ultrix__) || defined(_ULTRIX)}\par
00521 {\cf21 # define PLATFORM_ID "ULTRIX"}\par
00522 \par
00523 {\cf21 #elif defined(__XENIX__) || defined(_XENIX) || defined(XENIX)}\par
00524 {\cf21 # define PLATFORM_ID "Xenix"}\par
00525 \par
00526 {\cf21 #elif defined(__WATCOMC__)}\par
00527 {\cf21 # if defined(__LINUX__)}\par
00528 {\cf21 #  define PLATFORM_ID "Linux"}\par
00529 \par
00530 {\cf21 # elif defined(__DOS__)}\par
00531 {\cf21 #  define PLATFORM_ID "DOS"}\par
00532 \par
00533 {\cf21 # elif defined(__OS2__)}\par
00534 {\cf21 #  define PLATFORM_ID "OS2"}\par
00535 \par
00536 {\cf21 # elif defined(__WINDOWS__)}\par
00537 {\cf21 #  define PLATFORM_ID "Windows3x"}\par
00538 \par
00539 {\cf21 # elif defined(__VXWORKS__)}\par
00540 {\cf21 #  define PLATFORM_ID "VxWorks"}\par
00541 \par
00542 {\cf21 # else }{\cf20 /* unknown platform */}{\cf21 }\par
00543 {\cf21 #  define PLATFORM_ID}\par
00544 {\cf21 # endif}\par
00545 \par
00546 {\cf21 #elif defined(__INTEGRITY)}\par
00547 {\cf21 # if defined(INT_178B)}\par
00548 {\cf21 #  define PLATFORM_ID "Integrity178"}\par
00549 \par
00550 {\cf21 # else }{\cf20 /* regular Integrity */}{\cf21 }\par
00551 {\cf21 #  define PLATFORM_ID "Integrity"}\par
00552 {\cf21 # endif}\par
00553 \par
00554 {\cf21 # elif defined(_ADI_COMPILER)}\par
00555 {\cf21 #  define PLATFORM_ID "ADSP"}\par
00556 \par
00557 {\cf21 #else }{\cf20 /* unknown platform */}{\cf21 }\par
00558 {\cf21 # define PLATFORM_ID}\par
00559 \par
00560 {\cf21 #endif}\par
00561 \par
00562 {\cf20 /* For windows compilers MSVC and Intel we can determine}\par
00563 {\cf20    the architecture of the compiler being used.  This is because}\par
00564 {\cf20    the compilers do not have flags that can change the architecture,}\par
00565 {\cf20    but rather depend on which compiler is being used}\par
00566 {\cf20 */}\par
00567 {\cf21 #if defined(_WIN32) && defined(_MSC_VER)}\par
00568 {\cf21 # if defined(_M_IA64)}\par
00569 {\cf21 #  define ARCHITECTURE_ID "IA64"}\par
00570 \par
00571 {\cf21 # elif defined(_M_ARM64EC)}\par
00572 {\cf21 #  define ARCHITECTURE_ID "ARM64EC"}\par
00573 \par
00574 {\cf21 # elif defined(_M_X64) || defined(_M_AMD64)}\par
00575 {\cf21 #  define ARCHITECTURE_ID "x64"}\par
00576 \par
00577 {\cf21 # elif defined(_M_IX86)}\par
00578 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00579 \par
00580 {\cf21 # elif defined(_M_ARM64)}\par
00581 {\cf21 #  define ARCHITECTURE_ID "ARM64"}\par
00582 \par
00583 {\cf21 # elif defined(_M_ARM)}\par
00584 {\cf21 #  if _M_ARM == 4}\par
00585 {\cf21 #   define ARCHITECTURE_ID "ARMV4I"}\par
00586 {\cf21 #  elif _M_ARM == 5}\par
00587 {\cf21 #   define ARCHITECTURE_ID "ARMV5I"}\par
00588 {\cf21 #  else}\par
00589 {\cf21 #   define ARCHITECTURE_ID "ARMV" STRINGIFY(_M_ARM)}\par
00590 {\cf21 #  endif}\par
00591 \par
00592 {\cf21 # elif defined(_M_MIPS)}\par
00593 {\cf21 #  define ARCHITECTURE_ID "MIPS"}\par
00594 \par
00595 {\cf21 # elif defined(_M_SH)}\par
00596 {\cf21 #  define ARCHITECTURE_ID "SHx"}\par
00597 \par
00598 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00599 {\cf21 #  define ARCHITECTURE_ID ""}\par
00600 {\cf21 # endif}\par
00601 \par
00602 {\cf21 #elif defined(__WATCOMC__)}\par
00603 {\cf21 # if defined(_M_I86)}\par
00604 {\cf21 #  define ARCHITECTURE_ID "I86"}\par
00605 \par
00606 {\cf21 # elif defined(_M_IX86)}\par
00607 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00608 \par
00609 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00610 {\cf21 #  define ARCHITECTURE_ID ""}\par
00611 {\cf21 # endif}\par
00612 \par
00613 {\cf21 #elif defined(__IAR_SYSTEMS_ICC__) || defined(__IAR_SYSTEMS_ICC)}\par
00614 {\cf21 # if defined(__ICCARM__)}\par
00615 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00616 \par
00617 {\cf21 # elif defined(__ICCRX__)}\par
00618 {\cf21 #  define ARCHITECTURE_ID "RX"}\par
00619 \par
00620 {\cf21 # elif defined(__ICCRH850__)}\par
00621 {\cf21 #  define ARCHITECTURE_ID "RH850"}\par
00622 \par
00623 {\cf21 # elif defined(__ICCRL78__)}\par
00624 {\cf21 #  define ARCHITECTURE_ID "RL78"}\par
00625 \par
00626 {\cf21 # elif defined(__ICCRISCV__)}\par
00627 {\cf21 #  define ARCHITECTURE_ID "RISCV"}\par
00628 \par
00629 {\cf21 # elif defined(__ICCAVR__)}\par
00630 {\cf21 #  define ARCHITECTURE_ID "AVR"}\par
00631 \par
00632 {\cf21 # elif defined(__ICC430__)}\par
00633 {\cf21 #  define ARCHITECTURE_ID "MSP430"}\par
00634 \par
00635 {\cf21 # elif defined(__ICCV850__)}\par
00636 {\cf21 #  define ARCHITECTURE_ID "V850"}\par
00637 \par
00638 {\cf21 # elif defined(__ICC8051__)}\par
00639 {\cf21 #  define ARCHITECTURE_ID "8051"}\par
00640 \par
00641 {\cf21 # elif defined(__ICCSTM8__)}\par
00642 {\cf21 #  define ARCHITECTURE_ID "STM8"}\par
00643 \par
00644 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00645 {\cf21 #  define ARCHITECTURE_ID ""}\par
00646 {\cf21 # endif}\par
00647 \par
00648 {\cf21 #elif defined(__ghs__)}\par
00649 {\cf21 # if defined(__PPC64__)}\par
00650 {\cf21 #  define ARCHITECTURE_ID "PPC64"}\par
00651 \par
00652 {\cf21 # elif defined(__ppc__)}\par
00653 {\cf21 #  define ARCHITECTURE_ID "PPC"}\par
00654 \par
00655 {\cf21 # elif defined(__ARM__)}\par
00656 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00657 \par
00658 {\cf21 # elif defined(__x86_64__)}\par
00659 {\cf21 #  define ARCHITECTURE_ID "x64"}\par
00660 \par
00661 {\cf21 # elif defined(__i386__)}\par
00662 {\cf21 #  define ARCHITECTURE_ID "X86"}\par
00663 \par
00664 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00665 {\cf21 #  define ARCHITECTURE_ID ""}\par
00666 {\cf21 # endif}\par
00667 \par
00668 {\cf21 #elif defined(__clang__) && defined(__ti__)}\par
00669 {\cf21 # if defined(__ARM_ARCH)}\par
00670 {\cf21 #  define ARCHITECTURE_ID "Arm"}\par
00671 \par
00672 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00673 {\cf21 #  define ARCHITECTURE_ID ""}\par
00674 {\cf21 # endif}\par
00675 \par
00676 {\cf21 #elif defined(__TI_COMPILER_VERSION__)}\par
00677 {\cf21 # if defined(__TI_ARM__)}\par
00678 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00679 \par
00680 {\cf21 # elif defined(__MSP430__)}\par
00681 {\cf21 #  define ARCHITECTURE_ID "MSP430"}\par
00682 \par
00683 {\cf21 # elif defined(__TMS320C28XX__)}\par
00684 {\cf21 #  define ARCHITECTURE_ID "TMS320C28x"}\par
00685 \par
00686 {\cf21 # elif defined(__TMS320C6X__) || defined(_TMS320C6X)}\par
00687 {\cf21 #  define ARCHITECTURE_ID "TMS320C6x"}\par
00688 \par
00689 {\cf21 # else }{\cf20 /* unknown architecture */}{\cf21 }\par
00690 {\cf21 #  define ARCHITECTURE_ID ""}\par
00691 {\cf21 # endif}\par
00692 \par
00693 {\cf21 # elif defined(__ADSPSHARC__)}\par
00694 {\cf21 #  define ARCHITECTURE_ID "SHARC"}\par
00695 \par
00696 {\cf21 # elif defined(__ADSPBLACKFIN__)}\par
00697 {\cf21 #  define ARCHITECTURE_ID "Blackfin"}\par
00698 \par
00699 {\cf21 #elif defined(__TASKING__)}\par
00700 \par
00701 {\cf21 # if defined(__CTC__) || defined(__CPTC__)}\par
00702 {\cf21 #  define ARCHITECTURE_ID "TriCore"}\par
00703 \par
00704 {\cf21 # elif defined(__CMCS__)}\par
00705 {\cf21 #  define ARCHITECTURE_ID "MCS"}\par
00706 \par
00707 {\cf21 # elif defined(__CARM__)}\par
00708 {\cf21 #  define ARCHITECTURE_ID "ARM"}\par
00709 \par
00710 {\cf21 # elif defined(__CARC__)}\par
00711 {\cf21 #  define ARCHITECTURE_ID "ARC"}\par
00712 \par
00713 {\cf21 # elif defined(__C51__)}\par
00714 {\cf21 #  define ARCHITECTURE_ID "8051"}\par
00715 \par
00716 {\cf21 # elif defined(__CPCP__)}\par
00717 {\cf21 #  define ARCHITECTURE_ID "PCP"}\par
00718 \par
00719 {\cf21 # else}\par
00720 {\cf21 #  define ARCHITECTURE_ID ""}\par
00721 {\cf21 # endif}\par
00722 \par
00723 {\cf21 #else}\par
00724 {\cf21 #  define ARCHITECTURE_ID}\par
00725 {\cf21 #endif}\par
00726 \par
00727 {\cf20 /* Convert integer to decimal digit literals.  */}\par
00728 {\cf21 #define DEC(n)                   \\}\par
00729 {\cf21   ('0' + (((n) / 10000000)%10)), \\}\par
00730 {\cf21   ('0' + (((n) / 1000000)%10)),  \\}\par
00731 {\cf21   ('0' + (((n) / 100000)%10)),   \\}\par
00732 {\cf21   ('0' + (((n) / 10000)%10)),    \\}\par
00733 {\cf21   ('0' + (((n) / 1000)%10)),     \\}\par
00734 {\cf21   ('0' + (((n) / 100)%10)),      \\}\par
00735 {\cf21   ('0' + (((n) / 10)%10)),       \\}\par
00736 {\cf21   ('0' +  ((n) % 10))}\par
00737 \par
00738 {\cf20 /* Convert integer to hex digit literals.  */}\par
00739 {\cf21 #define HEX(n)             \\}\par
00740 {\cf21   ('0' + ((n)>>28 & 0xF)), \\}\par
00741 {\cf21   ('0' + ((n)>>24 & 0xF)), \\}\par
00742 {\cf21   ('0' + ((n)>>20 & 0xF)), \\}\par
00743 {\cf21   ('0' + ((n)>>16 & 0xF)), \\}\par
00744 {\cf21   ('0' + ((n)>>12 & 0xF)), \\}\par
00745 {\cf21   ('0' + ((n)>>8  & 0xF)), \\}\par
00746 {\cf21   ('0' + ((n)>>4  & 0xF)), \\}\par
00747 {\cf21   ('0' + ((n)     & 0xF))}\par
00748 \par
00749 {\cf20 /* Construct a string literal encoding the version number. */}\par
00750 {\cf21 #ifdef COMPILER_VERSION}\par
00751 {\cf18 char} {\cf17 const}* info_version = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_version["} COMPILER_VERSION {\cf22 "]"};\par
00752 \par
00753 {\cf20 /* Construct a string literal encoding the version number components. */}\par
00754 {\cf21 #elif defined(COMPILER_VERSION_MAJOR)}\par
00755 {\cf18 char} {\cf17 const} info_version[] = \{\par
00756   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00757   {\cf23 'c'},{\cf23 'o'},{\cf23 'm'},{\cf23 'p'},{\cf23 'i'},{\cf23 'l'},{\cf23 'e'},{\cf23 'r'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '['},\par
00758   COMPILER_VERSION_MAJOR,\par
00759 {\cf21 # ifdef COMPILER_VERSION_MINOR}\par
00760   {\cf23 '.'}, COMPILER_VERSION_MINOR,\par
00761 {\cf21 #  ifdef COMPILER_VERSION_PATCH}\par
00762    {\cf23 '.'}, COMPILER_VERSION_PATCH,\par
00763 {\cf21 #   ifdef COMPILER_VERSION_TWEAK}\par
00764     {\cf23 '.'}, COMPILER_VERSION_TWEAK,\par
00765 {\cf21 #   endif}\par
00766 {\cf21 #  endif}\par
00767 {\cf21 # endif}\par
00768   {\cf23 ']'},{\cf23 '\\0'}\};\par
00769 {\cf21 #endif}\par
00770 \par
00771 {\cf20 /* Construct a string literal encoding the internal version number. */}\par
00772 {\cf21 #ifdef COMPILER_VERSION_INTERNAL}\par
00773 {\cf18 char} {\cf17 const} info_version_internal[] = \{\par
00774   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00775   {\cf23 'c'},{\cf23 'o'},{\cf23 'm'},{\cf23 'p'},{\cf23 'i'},{\cf23 'l'},{\cf23 'e'},{\cf23 'r'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '_'},\par
00776   {\cf23 'i'},{\cf23 'n'},{\cf23 't'},{\cf23 'e'},{\cf23 'r'},{\cf23 'n'},{\cf23 'a'},{\cf23 'l'},{\cf23 '['},\par
00777   COMPILER_VERSION_INTERNAL,{\cf23 ']'},{\cf23 '\\0'}\};\par
00778 {\cf21 #elif defined(COMPILER_VERSION_INTERNAL_STR)}\par
00779 {\cf18 char} {\cf17 const}* info_version_internal = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "compiler_version_internal["} COMPILER_VERSION_INTERNAL_STR {\cf22 "]"};\par
00780 {\cf21 #endif}\par
00781 \par
00782 {\cf20 /* Construct a string literal encoding the version number components. */}\par
00783 {\cf21 #ifdef SIMULATE_VERSION_MAJOR}\par
00784 {\cf18 char} {\cf17 const} info_simulate_version[] = \{\par
00785   {\cf23 'I'}, {\cf23 'N'}, {\cf23 'F'}, {\cf23 'O'}, {\cf23 ':'},\par
00786   {\cf23 's'},{\cf23 'i'},{\cf23 'm'},{\cf23 'u'},{\cf23 'l'},{\cf23 'a'},{\cf23 't'},{\cf23 'e'},{\cf23 '_'},{\cf23 'v'},{\cf23 'e'},{\cf23 'r'},{\cf23 's'},{\cf23 'i'},{\cf23 'o'},{\cf23 'n'},{\cf23 '['},\par
00787   SIMULATE_VERSION_MAJOR,\par
00788 {\cf21 # ifdef SIMULATE_VERSION_MINOR}\par
00789   {\cf23 '.'}, SIMULATE_VERSION_MINOR,\par
00790 {\cf21 #  ifdef SIMULATE_VERSION_PATCH}\par
00791    {\cf23 '.'}, SIMULATE_VERSION_PATCH,\par
00792 {\cf21 #   ifdef SIMULATE_VERSION_TWEAK}\par
00793     {\cf23 '.'}, SIMULATE_VERSION_TWEAK,\par
00794 {\cf21 #   endif}\par
00795 {\cf21 #  endif}\par
00796 {\cf21 # endif}\par
00797   {\cf23 ']'},{\cf23 '\\0'}\};\par
00798 {\cf21 #endif}\par
00799 \par
00800 {\cf20 /* Construct the string literal in pieces to prevent the source from}\par
00801 {\cf20    getting matched.  Store it in a pointer rather than an array}\par
00802 {\cf20    because some compilers will just produce instructions to fill the}\par
00803 {\cf20    array rather than assigning a pointer to a static array.  */}\par
00804 {\cf18 char} {\cf17 const}* info_platform = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "platform["} PLATFORM_ID {\cf22 "]"};\par
00805 {\cf18 char} {\cf17 const}* info_arch = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "arch["} ARCHITECTURE_ID {\cf22 "]"};\par
00806 \par
00807 \par
00808 \par
00809 {\cf21 #define CXX_STD_98 199711L}\par
00810 {\cf21 #define CXX_STD_11 201103L}\par
00811 {\cf21 #define CXX_STD_14 201402L}\par
00812 {\cf21 #define CXX_STD_17 201703L}\par
00813 {\cf21 #define CXX_STD_20 202002L}\par
00814 {\cf21 #define CXX_STD_23 202302L}\par
00815 \par
00816 {\cf21 #if defined(__INTEL_COMPILER) && defined(_MSVC_LANG)}\par
00817 {\cf21 #  if _MSVC_LANG > CXX_STD_17}\par
00818 {\cf21 #    define CXX_STD _MSVC_LANG}\par
00819 {\cf21 #  elif _MSVC_LANG == CXX_STD_17 && defined(__cpp_aggregate_paren_init)}\par
00820 {\cf21 #    define CXX_STD CXX_STD_20}\par
00821 {\cf21 #  elif _MSVC_LANG > CXX_STD_14 && __cplusplus > CXX_STD_17}\par
00822 {\cf21 #    define CXX_STD CXX_STD_20}\par
00823 {\cf21 #  elif _MSVC_LANG > CXX_STD_14}\par
00824 {\cf21 #    define CXX_STD CXX_STD_17}\par
00825 {\cf21 #  elif defined(__INTEL_CXX11_MODE__) && defined(__cpp_aggregate_nsdmi)}\par
00826 {\cf21 #    define CXX_STD CXX_STD_14}\par
00827 {\cf21 #  elif defined(__INTEL_CXX11_MODE__)}\par
00828 {\cf21 #    define CXX_STD CXX_STD_11}\par
00829 {\cf21 #  else}\par
00830 {\cf21 #    define CXX_STD CXX_STD_98}\par
00831 {\cf21 #  endif}\par
00832 {\cf21 #elif defined(_MSC_VER) && defined(_MSVC_LANG)}\par
00833 {\cf21 #  if _MSVC_LANG > __cplusplus}\par
00834 {\cf21 #    define CXX_STD _MSVC_LANG}\par
00835 {\cf21 #  else}\par
00836 {\cf21 #    define CXX_STD __cplusplus}\par
00837 {\cf21 #  endif}\par
00838 {\cf21 #elif defined(__NVCOMPILER)}\par
00839 {\cf21 #  if __cplusplus == CXX_STD_17 && defined(__cpp_aggregate_paren_init)}\par
00840 {\cf21 #    define CXX_STD CXX_STD_20}\par
00841 {\cf21 #  else}\par
00842 {\cf21 #    define CXX_STD __cplusplus}\par
00843 {\cf21 #  endif}\par
00844 {\cf21 #elif defined(__INTEL_COMPILER) || defined(__PGI)}\par
00845 {\cf21 #  if __cplusplus == CXX_STD_11 && defined(__cpp_namespace_attributes)}\par
00846 {\cf21 #    define CXX_STD CXX_STD_17}\par
00847 {\cf21 #  elif __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi)}\par
00848 {\cf21 #    define CXX_STD CXX_STD_14}\par
00849 {\cf21 #  else}\par
00850 {\cf21 #    define CXX_STD __cplusplus}\par
00851 {\cf21 #  endif}\par
00852 {\cf21 #elif (defined(__IBMCPP__) || defined(__ibmxl__)) && defined(__linux__)}\par
00853 {\cf21 #  if __cplusplus == CXX_STD_11 && defined(__cpp_aggregate_nsdmi)}\par
00854 {\cf21 #    define CXX_STD CXX_STD_14}\par
00855 {\cf21 #  else}\par
00856 {\cf21 #    define CXX_STD __cplusplus}\par
00857 {\cf21 #  endif}\par
00858 {\cf21 #elif __cplusplus == 1 && defined(__GXX_EXPERIMENTAL_CXX0X__)}\par
00859 {\cf21 #  define CXX_STD CXX_STD_11}\par
00860 {\cf21 #else}\par
00861 {\cf21 #  define CXX_STD __cplusplus}\par
00862 {\cf21 #endif}\par
00863 \par
00864 {\cf17 const} {\cf18 char}* info_language_standard_default = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "standard_default["}\par
00865 {\cf21 #if CXX_STD > CXX_STD_23}\par
00866   {\cf22 "26"}\par
00867 {\cf21 #elif CXX_STD > CXX_STD_20}\par
00868   {\cf22 "23"}\par
00869 {\cf21 #elif CXX_STD > CXX_STD_17}\par
00870   {\cf22 "20"}\par
00871 {\cf21 #elif CXX_STD > CXX_STD_14}\par
00872   {\cf22 "17"}\par
00873 {\cf21 #elif CXX_STD > CXX_STD_11}\par
00874   {\cf22 "14"}\par
00875 {\cf21 #elif CXX_STD >= CXX_STD_11}\par
00876   {\cf22 "11"}\par
00877 {\cf21 #else}\par
00878   {\cf22 "98"}\par
00879 {\cf21 #endif}\par
00880 {\cf22 "]"};\par
00881 \par
00882 {\cf17 const} {\cf18 char}* info_language_extensions_default = {\cf22 "INFO"} {\cf22 ":"} {\cf22 "extensions_default["}\par
00883 {\cf21 #if (defined(__clang__) || defined(__GNUC__) || defined(__xlC__) ||           \\}\par
00884 {\cf21      defined(__TI_COMPILER_VERSION__)) &&                                     \\}\par
00885 {\cf21   !defined(__STRICT_ANSI__)}\par
00886   {\cf22 "ON"}\par
00887 {\cf21 #else}\par
00888   {\cf22 "OFF"}\par
00889 {\cf21 #endif}\par
00890 {\cf22 "]"};\par
00891 \par
00892 {\cf20 /*--------------------------------------------------------------------------*/}\par
00893 \par
00894 {\cf18 int} main({\cf18 int} argc, {\cf18 char}* argv[])\par
00895 \{\par
00896   {\cf18 int} require = 0;\par
00897   require += info_compiler[argc];\par
00898   require += info_platform[argc];\par
00899   require += info_arch[argc];\par
00900 {\cf21 #ifdef COMPILER_VERSION_MAJOR}\par
00901   require += info_version[argc];\par
00902 {\cf21 #endif}\par
00903 {\cf21 #ifdef COMPILER_VERSION_INTERNAL}\par
00904   require += info_version_internal[argc];\par
00905 {\cf21 #endif}\par
00906 {\cf21 #ifdef SIMULATE_ID}\par
00907   require += info_simulate[argc];\par
00908 {\cf21 #endif}\par
00909 {\cf21 #ifdef SIMULATE_VERSION_MAJOR}\par
00910   require += info_simulate_version[argc];\par
00911 {\cf21 #endif}\par
00912 {\cf21 #if defined(__CRAYXT_COMPUTE_LINUX_TARGET)}\par
00913   require += info_cray[argc];\par
00914 {\cf21 #endif}\par
00915   require += info_language_standard_default[argc];\par
00916   require += info_language_extensions_default[argc];\par
00917   (void)argv;\par
00918   {\cf19 return} require;\par
00919 \}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/config/sdkconfig.h\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/config/sdkconfig.h}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/config/sdkconfig.h}
{\bkmkstart AAAAAAAAEF}
{\bkmkend AAAAAAAAEF}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
defines\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEDICATED_GPIO_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UHCI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AHB_GDMA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPTIMER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ETM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_IEEE802154_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMP_SENSOR_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PHY_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SUPPORTS_SECURE_DL_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ULP_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_CORE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTC_FAST_MEM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTC_MEM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPSPI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SUPPORT_COEXISTENCE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_HMAC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DIG_SIGN_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ECC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_FLASH_ENC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SECURE_BOOT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDIO_SLAVE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BOD_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_APM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PMU_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PAU_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_TIMER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_AON_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_PERIPHERALS_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_I2C_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ULP_LP_UART_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_TREE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ASSIST_DEBUG_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WDT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_FLASH_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RNG_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LIGHT_SLEEP_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEEP_SLEEP_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MODEM_CLOCK_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_XTAL_SUPPORT_40M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_SUPPORT_DMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_GDMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_SUPPORT_AES_128}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_SUPPORT_AES_256}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_MONITOR_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DMA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_PERIPH_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_MAX_CHANNEL_NUM}\~ 7\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_ATTEN_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_PATT_LEN_MAX}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_MONITOR_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_RESULT_BYTES}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH}\~ 83333\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW}\~ 611\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_RTC_MIN_BITWIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_RTC_MAX_BITWIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SHARED_POWER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BROWNOUT_RESET_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHARED_IDCACHE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CACHE_FREEZE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_CORES_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_INTR_NUM}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_INT_PLIC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_HAS_CSR_PC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_BREAKPOINTS_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_WATCHPOINTS_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE}\~ 0x80000000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_HAS_PMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_PMP_REGION_GRANULARITY}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN}\~ 3072\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US}\~ 1100\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AHB_GDMA_VERSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_NUM_GROUPS_MAX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ETM_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ETM_CHANNELS_PER_GROUP}\~ 50\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_PORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_PIN_COUNT}\~ 31\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_IN_RANGE_MAX}\~ 30\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_OUT_RANGE_MAX}\~ 30\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK}\~ 0x000000007FFFFF00\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_PIN_COUNT}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_HOLD_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_WAKE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_HP_I2C_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_FIFO_LEN}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_CMD_REG_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_SLAVE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_RTC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_I2C_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_I2C_FIFO_LEN}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_HW_VERSION_2}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PLL_F160M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PCM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PDM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PDM_TX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PCM2PDM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PDM_RX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_PDM_MAX_TX_LINES}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_PDM_MAX_RX_LINES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_TDM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_TIMER_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_CHANNEL_NUM}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_TIMER_BIT_WIDTH}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORT_FADE_STOP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_PERIPH_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_DI_VADDR_SHARED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPU_MIN_REGION_SIZE}\~ 0x20000000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPU_REGIONS_MAX_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_UNITS_PER_GROUP}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_CHANNELS_PER_UNIT}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_CHANNELS_PER_GROUP}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL}\~ 48\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_RC_FAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_TIMERS_PER_GROUP}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPI_MEM_BLOCKS_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPI_OPERATIONS_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RSA_MAX_BIT_LEN}\~ 3072\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE}\~ 3968\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_DMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_RESUME}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_GDMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_SHA1}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_SHA224}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_SHA256}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_CHANNELS_PER_GROUP}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_CLK_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_PERIPH_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MAX_CS_NUM}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE}\~ 64\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_DDRCLK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CD_SIG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CLK_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SCT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SCT_REG_NUM}\~ 14\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX}\~ 0x3FFFA\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MEMSPI_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MAX_PRE_DIVIDER}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_WRAP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_COUNTER_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_ALARM_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_FIXED_DIVIDER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_INT_LEVEL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUPS}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH}\~ 54\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MWDT_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_CONTROLLER_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_MASK_FILTER_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_BRP_MIN}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_BRP_MAX}\~ 32768\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_PAD_JTAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_USB_JTAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_SOFT_DIS_JTAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_ICACHE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SECURE_BOOT_V2_RSA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SECURE_BOOT_V2_ECC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX}\~ 64\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_APM_LP_APM0_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_HP_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_LP_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_FIFO_LEN}\~ 128\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_UART_FIFO_LEN}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_BITRATE_MAX}\~ 5000000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_RTC_CLK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_XTAL_CLK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_WAKEUP_INT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_HAS_LP_UART}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN}\~ 5\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UHCI_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_COEX_HW_PTI}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EXTERNAL_COEX_ADVANCE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE}\~ 21\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_BT_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_CPU_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_MODEM_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_XTAL32K_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_RC32K_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_RC_FAST_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_TOP_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_HP_AON_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_MAC_BB_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_CPU_RETENTION_BY_SW}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PAU_LINK_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_RETENTION_MODULE_NUM}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_XTAL32K_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_RC32K_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RCC_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_HW_TSF}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_FTM_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_GCMP_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_WAPI_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_CSI_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_MESH_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_HE_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_MAC_VERSION_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_MESH_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ESP_NIMBLE_CONTROLLER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_50_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLUFI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PHY_COMBO_MODULE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_CORE_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_CMAKE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TOOLCHAIN}\~ "gcc"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TOOLCHAIN_GCC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TARGET_ARCH_RISCV}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TARGET_ARCH}\~ "riscv"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TARGET}\~ "esp32c6"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_INIT_VERSION}\~ "5.5.0"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TARGET_ESP32C6}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_FIRMWARE_CHIP_ID}\~ 0x000D\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_BUILD_TYPE_APP_2NDBOOT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_BUILD_GENERATE_BINARIES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_BUILD_BOOTLOADER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_BUILD_USE_FLASH_SECTIONS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_COMPILE_TIME_DATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_PROJECT_VER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_OFFSET_IN_FLASH}\~ 0x0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_VERSION_1}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_VERSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_LEVEL_INFO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_LEVEL}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_MODE_TEXT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_WDT_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_WDT_TIME_MS}\~ 9000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_RESERVE_RTC_SIZE}\~ 0x0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_BOOT_V2_PREFERRED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_ROM_DL_MODE_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_COMPILE_TIME_DATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_RETRIEVE_LEN_ELF_SHA}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_CRC_LE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_CRC_BE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_JPEG_DECODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_UART_CLK_IS_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_GET_CLK_FREQ}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_RVFPLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_HAL_WDT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_HAL_SYSTIMER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_HEAP_TLSF}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_TLSF_CHECK_PATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_LAYOUT_TABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_SPI_FLASH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_REGI2C_BUG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_NEWLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_WDT_INIT_PATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_SW_FLOAT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_USB_OTG_NUM}\~ -1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_VERSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOT_ROM_LOG_ALWAYS_ON}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_TEE_LOG_LEVEL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHMODE_DIO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHMODE}\~ "dio"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHFREQ_80M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHFREQ}\~ "80m"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHSIZE_8MB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHSIZE}\~ "8MB"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_BEFORE_RESET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_BEFORE}\~ "default_reset"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_AFTER_RESET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_AFTER}\~ "hard_reset"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_MONITOR_BAUD}\~ 115200\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_SINGLE_APP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_CUSTOM_FILENAME}\~ "partitions.csv"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_FILENAME}\~ "partitions_singleapp.csv"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_OFFSET}\~ 0x8000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_MD5}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_HIDE_PATHS_MACROS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_STACK_CHECK_MODE_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_RT_LIB_GCCLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_RT_LIB_NAME}\~ "gcc"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_EFUSE_MAX_BLK_LEN}\~ 256\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ERR_TO_NAME_LOOKUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_REV_MIN_0}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_REV_MIN_FULL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_REV_MIN_FULL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_REV_MAX_FULL}\~ 99\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_REV_MAX_FULL}\~ 99\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL}\~ 99\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_BT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_RTC_CLK_SRC_INT_RC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_RTC_CLK_CAL_CYCLES}\~ 1024\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GDMA_CTRL_FUNC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GDMA_ISR_HANDLER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GDMA_OBJ_DRAM_SAFE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_XTAL_FREQ_40}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_XTAL_FREQ}\~ 40\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_BROWNOUT_DET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_BROWNOUT_DET_LVL}\~ 7\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_BROWNOUT_USE_INTR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_INTR_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_PRINT_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ}\~ 160\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_NO_BACKTRACE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}\~ 2304\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAIN_TASK_STACK_SIZE}\~ 3584\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAIN_TASK_AFFINITY}\~ 0x0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE}\~ 2048\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_UART_DEFAULT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_UART}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_UART_NUM}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_UART_BAUDRATE}\~ 115200\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_INT_WDT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_INT_WDT_TIMEOUT_MS}\~ 300\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT_EN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT_INIT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT_TIMEOUT_S}\~ 5\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_DEBUG_OCDAWARE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_HW_STACK_GUARD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_BBPLL_RECALIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_HW_PC_RECORD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_IPC_TASK_STACK_SIZE}\~ 1024\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_UNICORE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_HZ}\~ 100\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_OPTIMIZED_SCHEDULER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_IDLE_TASK_STACKSIZE}\~ 1536\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_MAX_TASK_NAME_LEN}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_USE_TIMERS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME}\~ "Tmr Svc"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY}\~ 0x7FFFFFFF\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_TASK_PRIORITY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}\~ 2048\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_ISR_STACKSIZE}\~ 1536\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_INTERRUPT_BACKTRACE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_PORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_NO_AFFINITY}\~ 0x7FFFFFFF\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_DEBUG_OCDAWARE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_NUMBER_OF_CORES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HAL_ASSERTION_EQUALS_SYSTEM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HAL_DEFAULT_ASSERTION_LEVEL}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HAL_SYSTIMER_USE_ROM_IMPL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HAL_WDT_USE_ROM_IMPL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_VERSION_1}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_VERSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_DEFAULT_LEVEL_INFO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_DEFAULT_LEVEL}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_MAXIMUM_LEVEL}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_DYNAMIC_LEVEL_CONTROL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE}\~ 31\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_COLORS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_TIMESTAMP_SOURCE_RTOS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_MODE_TEXT_EN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_MODE_TEXT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_NEWLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_MISC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_LOCKS_PLACE_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MMU_PAGE_SIZE_64KB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MMU_PAGE_MODE}\~ "64KB"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MMU_PAGE_SIZE}\~ 0x10000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_BROWNOUT_RESET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US}\~ 50\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_ROM_DRIVER_PATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_YIELD_DURING_ERASE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_ERASE_YIELD_TICKS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE}\~ 8192\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BROWNOUT_DET}\~ {\b CONFIG_ESP_BROWNOUT_DET}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BROWNOUT_DET_LVL}\~ {\b CONFIG_ESP_BROWNOUT_DET_LVL}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BROWNOUT_DET_LVL_SEL_7}\~ {\b CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_DEFAULT}\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG}\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_CONSOLE_UART}\~ {\b CONFIG_ESP_CONSOLE_UART}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_CONSOLE_UART_BAUDRATE}\~ {\b CONFIG_ESP_CONSOLE_UART_BAUDRATE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_CONSOLE_UART_DEFAULT}\~ {\b CONFIG_ESP_CONSOLE_UART_DEFAULT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_CONSOLE_UART_NUM}\~ {\b CONFIG_ESP_CONSOLE_UART_NUM}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_BROWNOUT_INTR}\~ {\b CONFIG_ESP_BROWNOUT_USE_INTR}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT}\~ {\b CONFIG_ESP_TASK_WDT_INIT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FLASHMODE_DIO}\~ {\b CONFIG_ESPTOOLPY_FLASHMODE_DIO}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_INT_WDT}\~ {\b CONFIG_ESP_INT_WDT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_INT_WDT_TIMEOUT_MS}\~ {\b CONFIG_ESP_INT_WDT_TIMEOUT_MS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IPC_TASK_STACK_SIZE}\~ {\b CONFIG_ESP_IPC_TASK_STACK_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_BOOTLOADER_LEVEL}\~ {\b CONFIG_BOOTLOADER_LOG_LEVEL}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_BOOTLOADER_LEVEL_INFO}\~ {\b CONFIG_BOOTLOADER_LOG_LEVEL_INFO}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MAIN_TASK_STACK_SIZE}\~ {\b CONFIG_ESP_MAIN_TASK_STACK_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MONITOR_BAUD}\~ {\b CONFIG_ESPTOOLPY_MONITOR_BAUD}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT}\~ {\b CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED}\~ {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_OPTIMIZATION_ASSERTION_LEVEL}\~ {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_OPTIMIZATION_LEVEL_DEBUG}\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PERIPH_CTRL_FUNC_IN_IRAM}\~ {\b CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS}\~ {\b CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_STACK_CHECK_NONE}\~ {\b CONFIG_COMPILER_STACK_CHECK_MODE_NONE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SYSTEM_EVENT_QUEUE_SIZE}\~ {\b CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE}\~ {\b CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TASK_WDT}\~ {\b CONFIG_ESP_TASK_WDT_INIT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0}\~ {\b CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TASK_WDT_TIMEOUT_S}\~ {\b CONFIG_ESP_TASK_WDT_TIMEOUT_S}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TIMER_QUEUE_LENGTH}\~ {\b CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TIMER_TASK_PRIORITY}\~ {\b CONFIG_FREERTOS_TIMER_TASK_PRIORITY}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TIMER_TASK_STACK_DEPTH}\~ {\b CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAAAEG}
{\bkmkend AAAAAAAAEG}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de \'ABdefine\'BB\par
\pard\plain 
{\xe \v CONFIG_APP_BUILD_BOOTLOADER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_BUILD_BOOTLOADER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_BUILD_BOOTLOADER\~ 1}}
\par
{\bkmkstart AAAAAAAAEH}
{\bkmkend AAAAAAAAEH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 428} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_BUILD_GENERATE_BINARIES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_BUILD_GENERATE_BINARIES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_BUILD_GENERATE_BINARIES\~ 1}}
\par
{\bkmkstart AAAAAAAAEI}
{\bkmkend AAAAAAAAEI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 427} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_BUILD_TYPE_APP_2NDBOOT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_BUILD_TYPE_APP_2NDBOOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT\~ 1}}
\par
{\bkmkstart AAAAAAAAEJ}
{\bkmkend AAAAAAAAEJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 426} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_BUILD_USE_FLASH_SECTIONS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_BUILD_USE_FLASH_SECTIONS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_BUILD_USE_FLASH_SECTIONS\~ 1}}
\par
{\bkmkstart AAAAAAAAEK}
{\bkmkend AAAAAAAAEK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 429} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_COMPILE_TIME_DATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_COMPILE_TIME_DATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_COMPILE_TIME_DATE\~ 1}}
\par
{\bkmkstart AAAAAAAAEL}
{\bkmkend AAAAAAAAEL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 450} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_RETRIEVE_LEN_ELF_SHA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_RETRIEVE_LEN_ELF_SHA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_RETRIEVE_LEN_ELF_SHA\~ 16}}
\par
{\bkmkstart AAAAAAAAEM}
{\bkmkend AAAAAAAAEM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 451} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOT_ROM_LOG_ALWAYS_ON\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOT_ROM_LOG_ALWAYS_ON}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOT_ROM_LOG_ALWAYS_ON\~ 1}}
\par
{\bkmkstart AAAAAAAAEN}
{\bkmkend AAAAAAAAEN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 482} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_COMPILE_TIME_DATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_COMPILE_TIME_DATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_COMPILE_TIME_DATE\~ 1}}
\par
{\bkmkstart AAAAAAAAEO}
{\bkmkend AAAAAAAAEO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 430} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE\~ 1}}
\par
{\bkmkstart AAAAAAAAEP}
{\bkmkend AAAAAAAAEP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 433} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAAAEQ}
{\bkmkend AAAAAAAAEQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 441} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_LEVEL\~ 3}}
\par
{\bkmkstart AAAAAAAAER}
{\bkmkend AAAAAAAAER}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 437} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_LEVEL_INFO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_LEVEL_INFO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_LEVEL_INFO\~ 1}}
\par
{\bkmkstart AAAAAAAAES}
{\bkmkend AAAAAAAAES}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 436} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_MODE_TEXT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_MODE_TEXT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_MODE_TEXT\~ 1}}
\par
{\bkmkstart AAAAAAAAET}
{\bkmkend AAAAAAAAET}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 440} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN\~ 1}}
\par
{\bkmkstart AAAAAAAAEU}
{\bkmkend AAAAAAAAEU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 439} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS\~ 1}}
\par
{\bkmkstart AAAAAAAAEV}
{\bkmkend AAAAAAAAEV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 438} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_VERSION\~ 1}}
\par
{\bkmkstart AAAAAAAAEW}
{\bkmkend AAAAAAAAEW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 435} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_VERSION_1\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_VERSION_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_VERSION_1\~ 1}}
\par
{\bkmkstart AAAAAAAAEX}
{\bkmkend AAAAAAAAEX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 434} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_OFFSET_IN_FLASH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_OFFSET_IN_FLASH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_OFFSET_IN_FLASH\~ 0x0}}
\par
{\bkmkstart AAAAAAAAEY}
{\bkmkend AAAAAAAAEY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 432} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_PROJECT_VER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_PROJECT_VER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_PROJECT_VER\~ 1}}
\par
{\bkmkstart AAAAAAAAEZ}
{\bkmkend AAAAAAAAEZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 431} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAAAFA}
{\bkmkend AAAAAAAAFA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 442} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_RESERVE_RTC_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_RESERVE_RTC_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE\~ 0x0}}
\par
{\bkmkstart AAAAAAAAFB}
{\bkmkend AAAAAAAAFB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 445} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_WDT_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_WDT_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_WDT_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAAAFC}
{\bkmkend AAAAAAAAFC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 443} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_WDT_TIME_MS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_WDT_TIME_MS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_WDT_TIME_MS\~ 9000}}
\par
{\bkmkstart AAAAAAAAFD}
{\bkmkend AAAAAAAAFD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 444} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BROWNOUT_DET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BROWNOUT_DET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BROWNOUT_DET\~ {\b CONFIG_ESP_BROWNOUT_DET}}}
\par
{\bkmkstart AAAAAAAAFE}
{\bkmkend AAAAAAAAFE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 658} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BROWNOUT_DET_LVL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BROWNOUT_DET_LVL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BROWNOUT_DET_LVL\~ {\b CONFIG_ESP_BROWNOUT_DET_LVL}}}
\par
{\bkmkstart AAAAAAAAFF}
{\bkmkend AAAAAAAAFF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 659} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BROWNOUT_DET_LVL_SEL_7\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BROWNOUT_DET_LVL_SEL_7}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BROWNOUT_DET_LVL_SEL_7\~ {\b CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}}}
\par
{\bkmkstart AAAAAAAAFG}
{\bkmkend AAAAAAAAFG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 660} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE\~ 1}}
\par
{\bkmkstart AAAAAAAAFH}
{\bkmkend AAAAAAAAFH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 503} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS\~ 1}}
\par
{\bkmkstart AAAAAAAAFI}
{\bkmkend AAAAAAAAFI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 508} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB\~ 1}}
\par
{\bkmkstart AAAAAAAAFJ}
{\bkmkend AAAAAAAAFJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 504} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_HIDE_PATHS_MACROS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_HIDE_PATHS_MACROS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_HIDE_PATHS_MACROS\~ 1}}
\par
{\bkmkstart AAAAAAAAFK}
{\bkmkend AAAAAAAAFK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 506} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL\~ 2}}
\par
{\bkmkstart AAAAAAAAFL}
{\bkmkend AAAAAAAAFL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 505} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAAAFM}
{\bkmkend AAAAAAAAFM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 502} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_DEBUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_DEBUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_DEBUG\~ 1}}
\par
{\bkmkstart AAAAAAAAFN}
{\bkmkend AAAAAAAAFN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 501} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_DEFAULT\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}}}
\par
{\bkmkstart AAAAAAAAFO}
{\bkmkend AAAAAAAAFO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 661} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}}}
\par
{\bkmkstart AAAAAAAAFP}
{\bkmkend AAAAAAAAFP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 662} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING\~ 1}}
\par
{\bkmkstart AAAAAAAAFQ}
{\bkmkend AAAAAAAAFQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 511} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_RT_LIB_GCCLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_RT_LIB_GCCLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_RT_LIB_GCCLIB\~ 1}}
\par
{\bkmkstart AAAAAAAAFR}
{\bkmkend AAAAAAAAFR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 509} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_RT_LIB_NAME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_RT_LIB_NAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_RT_LIB_NAME\~ "gcc"}}
\par
{\bkmkstart AAAAAAAAFS}
{\bkmkend AAAAAAAAFS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 510} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_STACK_CHECK_MODE_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_STACK_CHECK_MODE_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_STACK_CHECK_MODE_NONE\~ 1}}
\par
{\bkmkstart AAAAAAAAFT}
{\bkmkend AAAAAAAAFT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 507} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_CONSOLE_UART\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_CONSOLE_UART}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_CONSOLE_UART\~ {\b CONFIG_ESP_CONSOLE_UART}}}
\par
{\bkmkstart AAAAAAAAFU}
{\bkmkend AAAAAAAAFU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 663} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_CONSOLE_UART_BAUDRATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_CONSOLE_UART_BAUDRATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_CONSOLE_UART_BAUDRATE\~ {\b CONFIG_ESP_CONSOLE_UART_BAUDRATE}}}
\par
{\bkmkstart AAAAAAAAFV}
{\bkmkend AAAAAAAAFV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 664} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_CONSOLE_UART_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_CONSOLE_UART_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_CONSOLE_UART_DEFAULT\~ {\b CONFIG_ESP_CONSOLE_UART_DEFAULT}}}
\par
{\bkmkstart AAAAAAAAFW}
{\bkmkend AAAAAAAAFW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 665} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_CONSOLE_UART_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_CONSOLE_UART_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_CONSOLE_UART_NUM\~ {\b CONFIG_ESP_CONSOLE_UART_NUM}}}
\par
{\bkmkstart AAAAAAAAFX}
{\bkmkend AAAAAAAAFX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 666} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_EFUSE_MAX_BLK_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_EFUSE_MAX_BLK_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_EFUSE_MAX_BLK_LEN\~ 256}}
\par
{\bkmkstart AAAAAAAAFY}
{\bkmkend AAAAAAAAFY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 512} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_REV_MAX_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_REV_MAX_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_REV_MAX_FULL\~ 99}}
\par
{\bkmkstart AAAAAAAAFZ}
{\bkmkend AAAAAAAAFZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 517} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_REV_MIN_0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_REV_MIN_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_REV_MIN_0\~ 1}}
\par
{\bkmkstart AAAAAAAAGA}
{\bkmkend AAAAAAAAGA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 514} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_REV_MIN_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_REV_MIN_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_REV_MIN_FULL\~ 0}}
\par
{\bkmkstart AAAAAAAAGB}
{\bkmkend AAAAAAAAGB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 515} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES\~ 4}}
\par
{\bkmkstart AAAAAAAAGC}
{\bkmkend AAAAAAAAGC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 529} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR\~ 1}}
\par
{\bkmkstart AAAAAAAAGD}
{\bkmkend AAAAAAAAGD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 528} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_BROWNOUT_DET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_BROWNOUT_DET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_BROWNOUT_DET\~ 1}}
\par
{\bkmkstart AAAAAAAAGE}
{\bkmkend AAAAAAAAGE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 543} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_BROWNOUT_DET_LVL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_BROWNOUT_DET_LVL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_BROWNOUT_DET_LVL\~ 7}}
\par
{\bkmkstart AAAAAAAAGF}
{\bkmkend AAAAAAAAGF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 545} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7\~ 1}}
\par
{\bkmkstart AAAAAAAAGG}
{\bkmkend AAAAAAAAGG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 544} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_BROWNOUT_USE_INTR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_BROWNOUT_USE_INTR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_BROWNOUT_USE_INTR\~ 1}}
\par
{\bkmkstart AAAAAAAAGH}
{\bkmkend AAAAAAAAGH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 546} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM\~ 0}}
\par
{\bkmkstart AAAAAAAAGI}
{\bkmkend AAAAAAAAGI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 572} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG\~ 1}}
\par
{\bkmkstart AAAAAAAAGJ}
{\bkmkend AAAAAAAAGJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 568} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_UART\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_UART}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_UART\~ 1}}
\par
{\bkmkstart AAAAAAAAGK}
{\bkmkend AAAAAAAAGK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 570} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_UART_BAUDRATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_UART_BAUDRATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_UART_BAUDRATE\~ 115200}}
\par
{\bkmkstart AAAAAAAAGL}
{\bkmkend AAAAAAAAGL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 573} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_UART_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_UART_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_UART_DEFAULT\~ 1}}
\par
{\bkmkstart AAAAAAAAGM}
{\bkmkend AAAAAAAAGM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 567} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_UART_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_UART_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_UART_NUM\~ 0}}
\par
{\bkmkstart AAAAAAAAGN}
{\bkmkend AAAAAAAAGN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 571} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAAAGO}
{\bkmkend AAAAAAAAGO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 569} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP\~ 1}}
\par
{\bkmkstart AAAAAAAAGP}
{\bkmkend AAAAAAAAGP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 549} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL\~ 1}}
\par
{\bkmkstart AAAAAAAAGQ}
{\bkmkend AAAAAAAAGQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 551} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW\~ 1}}
\par
{\bkmkstart AAAAAAAAGR}
{\bkmkend AAAAAAAAGR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 550} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_DEBUG_OCDAWARE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_DEBUG_OCDAWARE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_DEBUG_OCDAWARE\~ 1}}
\par
{\bkmkstart AAAAAAAAGS}
{\bkmkend AAAAAAAAGS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 580} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ\~ 160}}
\par
{\bkmkstart AAAAAAAAGT}
{\bkmkend AAAAAAAAGT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 553} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160\~ 1}}
\par
{\bkmkstart AAAAAAAAGU}
{\bkmkend AAAAAAAAGU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 552} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL\~ 99}}
\par
{\bkmkstart AAAAAAAAGV}
{\bkmkend AAAAAAAAGV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 520} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL\~ 0}}
\par
{\bkmkstart AAAAAAAAGW}
{\bkmkend AAAAAAAAGW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 519} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ERR_TO_NAME_LOOKUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ERR_TO_NAME_LOOKUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ERR_TO_NAME_LOOKUP\~ 1}}
\par
{\bkmkstart AAAAAAAAGX}
{\bkmkend AAAAAAAAGX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 513} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_INT_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_INT_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_INT_WDT\~ 1}}
\par
{\bkmkstart AAAAAAAAGY}
{\bkmkend AAAAAAAAGY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 574} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_INT_WDT_TIMEOUT_MS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_INT_WDT_TIMEOUT_MS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_INT_WDT_TIMEOUT_MS\~ 300}}
\par
{\bkmkstart AAAAAAAAGZ}
{\bkmkend AAAAAAAAGZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 575} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_INTR_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_INTR_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_INTR_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAAHA}
{\bkmkend AAAAAAAAHA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 547} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_IPC_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_IPC_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_IPC_TASK_STACK_SIZE\~ 1024}}
\par
{\bkmkstart AAAAAAAAHB}
{\bkmkend AAAAAAAAHB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 585} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_BT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_BT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT\~ 1}}
\par
{\bkmkstart AAAAAAAAHC}
{\bkmkend AAAAAAAAHC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 523} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH\~ 1}}
\par
{\bkmkstart AAAAAAAAHD}
{\bkmkend AAAAAAAAHD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 524} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154\~ 1}}
\par
{\bkmkstart AAAAAAAAHE}
{\bkmkend AAAAAAAAHE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 525} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP\~ 1}}
\par
{\bkmkstart AAAAAAAAHF}
{\bkmkend AAAAAAAAHF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 522} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA\~ 1}}
\par
{\bkmkstart AAAAAAAAHG}
{\bkmkend AAAAAAAAHG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 521} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES\~ 4}}
\par
{\bkmkstart AAAAAAAAHH}
{\bkmkend AAAAAAAAHH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 527} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR\~ 1}}
\par
{\bkmkstart AAAAAAAAHI}
{\bkmkend AAAAAAAAHI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 526} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAIN_TASK_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAIN_TASK_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAIN_TASK_AFFINITY\~ 0x0}}
\par
{\bkmkstart AAAAAAAAHJ}
{\bkmkend AAAAAAAAHJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 565} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0\~ 1}}
\par
{\bkmkstart AAAAAAAAHK}
{\bkmkend AAAAAAAAHK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 564} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAIN_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAIN_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAIN_TASK_STACK_SIZE\~ 3584}}
\par
{\bkmkstart AAAAAAAAHL}
{\bkmkend AAAAAAAAHL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 563} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE\~ 2048}}
\par
{\bkmkstart AAAAAAAAHM}
{\bkmkend AAAAAAAAHM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 566} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAAHN}
{\bkmkend AAAAAAAAHN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 536} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAAHO}
{\bkmkend AAAAAAAAHO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 537} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_REV_MAX_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_REV_MAX_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_REV_MAX_FULL\~ 99}}
\par
{\bkmkstart AAAAAAAAHP}
{\bkmkend AAAAAAAAHP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 518} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_REV_MIN_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_REV_MIN_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_REV_MIN_FULL\~ 0}}
\par
{\bkmkstart AAAAAAAAHQ}
{\bkmkend AAAAAAAAHQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 516} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_GET_CLK_FREQ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_GET_CLK_FREQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_GET_CLK_FREQ\~ 1}}
\par
{\bkmkstart AAAAAAAAHR}
{\bkmkend AAAAAAAAHR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 458} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_CRC_BE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_CRC_BE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_CRC_BE\~ 1}}
\par
{\bkmkstart AAAAAAAAHS}
{\bkmkend AAAAAAAAHS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 453} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_CRC_LE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_CRC_LE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_CRC_LE\~ 1}}
\par
{\bkmkstart AAAAAAAAHT}
{\bkmkend AAAAAAAAHT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 452} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_HAL_SYSTIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_HAL_SYSTIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_HAL_SYSTIMER\~ 1}}
\par
{\bkmkstart AAAAAAAAHU}
{\bkmkend AAAAAAAAHU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 461} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_HAL_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_HAL_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_HAL_WDT\~ 1}}
\par
{\bkmkstart AAAAAAAAHV}
{\bkmkend AAAAAAAAHV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 460} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_HEAP_TLSF\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_HEAP_TLSF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_HEAP_TLSF\~ 1}}
\par
{\bkmkstart AAAAAAAAHW}
{\bkmkend AAAAAAAAHW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 462} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_JPEG_DECODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_JPEG_DECODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_JPEG_DECODE\~ 1}}
\par
{\bkmkstart AAAAAAAAHX}
{\bkmkend AAAAAAAAHX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 454} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_LAYOUT_TABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_LAYOUT_TABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE\~ 1}}
\par
{\bkmkstart AAAAAAAAHY}
{\bkmkend AAAAAAAAHY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 465} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_NEWLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_NEWLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_NEWLIB\~ 1}}
\par
{\bkmkstart AAAAAAAAHZ}
{\bkmkend AAAAAAAAHZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 469} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT\~ 1}}
\par
{\bkmkstart AAAAAAAAIA}
{\bkmkend AAAAAAAAIA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 470} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC\~ 1}}
\par
{\bkmkstart AAAAAAAAIB}
{\bkmkend AAAAAAAAIB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 479} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_REGI2C_BUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_REGI2C_BUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_REGI2C_BUG\~ 1}}
\par
{\bkmkstart AAAAAAAAIC}
{\bkmkend AAAAAAAAIC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 468} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING\~ 1}}
\par
{\bkmkstart AAAAAAAAID}
{\bkmkend AAAAAAAAID}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 457} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_RVFPLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_RVFPLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_RVFPLIB\~ 1}}
\par
{\bkmkstart AAAAAAAAIE}
{\bkmkend AAAAAAAAIE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 459} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_SPI_FLASH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_SPI_FLASH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_SPI_FLASH\~ 1}}
\par
{\bkmkstart AAAAAAAAIF}
{\bkmkend AAAAAAAAIF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 466} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP\~ 1}}
\par
{\bkmkstart AAAAAAAAIG}
{\bkmkend AAAAAAAAIG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 467} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY\~ 1}}
\par
{\bkmkstart AAAAAAAAIH}
{\bkmkend AAAAAAAAIH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 481} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_SW_FLOAT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_SW_FLOAT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_SW_FLOAT\~ 1}}
\par
{\bkmkstart AAAAAAAAII}
{\bkmkend AAAAAAAAII}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 475} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_VERSION\~ 1}}
\par
{\bkmkstart AAAAAAAAIJ}
{\bkmkend AAAAAAAAIJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 477} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH\~ 1}}
\par
{\bkmkstart AAAAAAAAIK}
{\bkmkend AAAAAAAAIK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 464} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE\~ 1}}
\par
{\bkmkstart AAAAAAAAIL}
{\bkmkend AAAAAAAAIL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 473} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API\~ 1}}
\par
{\bkmkstart AAAAAAAAIM}
{\bkmkend AAAAAAAAIM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 480} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_PRINT_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_PRINT_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_PRINT_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAAIN}
{\bkmkend AAAAAAAAIN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 548} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT\~ 1}}
\par
{\bkmkstart AAAAAAAAIO}
{\bkmkend AAAAAAAAIO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 474} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE\~ 1}}
\par
{\bkmkstart AAAAAAAAIP}
{\bkmkend AAAAAAAAIP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 471} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB\~ 1}}
\par
{\bkmkstart AAAAAAAAIQ}
{\bkmkend AAAAAAAAIQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 478} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_TLSF_CHECK_PATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_TLSF_CHECK_PATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_TLSF_CHECK_PATCH\~ 1}}
\par
{\bkmkstart AAAAAAAAIR}
{\bkmkend AAAAAAAAIR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 463} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_UART_CLK_IS_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_UART_CLK_IS_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_UART_CLK_IS_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAAAIS}
{\bkmkend AAAAAAAAIS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 455} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_USB_OTG_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_USB_OTG_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_USB_OTG_NUM\~ -1}}
\par
{\bkmkstart AAAAAAAAIT}
{\bkmkend AAAAAAAAIT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 476} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM\~ 3}}
\par
{\bkmkstart AAAAAAAAIU}
{\bkmkend AAAAAAAAIU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 456} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_WDT_INIT_PATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_WDT_INIT_PATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_WDT_INIT_PATCH\~ 1}}
\par
{\bkmkstart AAAAAAAAIV}
{\bkmkend AAAAAAAAIV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 472} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND\~ 1}}
\par
{\bkmkstart AAAAAAAAIW}
{\bkmkend AAAAAAAAIW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 530} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS\~ 1}}
\par
{\bkmkstart AAAAAAAAIX}
{\bkmkend AAAAAAAAIX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 533} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND\~ 1}}
\par
{\bkmkstart AAAAAAAAIY}
{\bkmkend AAAAAAAAIY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 531} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY\~ 0}}
\par
{\bkmkstart AAAAAAAAIZ}
{\bkmkend AAAAAAAAIZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 532} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP\~ 1}}
\par
{\bkmkstart AAAAAAAAJA}
{\bkmkend AAAAAAAAJA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 558} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_BBPLL_RECALIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_BBPLL_RECALIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_BBPLL_RECALIB\~ 1}}
\par
{\bkmkstart AAAAAAAAJB}
{\bkmkend AAAAAAAAJB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 583} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_BROWNOUT_INTR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_BROWNOUT_INTR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_BROWNOUT_INTR\~ {\b CONFIG_ESP_BROWNOUT_USE_INTR}}}
\par
{\bkmkstart AAAAAAAAJC}
{\bkmkend AAAAAAAAJC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 667} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4\~ 1}}
\par
{\bkmkstart AAAAAAAAJD}
{\bkmkend AAAAAAAAJD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 581} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE\~ 32}}
\par
{\bkmkstart AAAAAAAAJE}
{\bkmkend AAAAAAAAJE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 561} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE\~ 2304}}
\par
{\bkmkstart AAAAAAAAJF}
{\bkmkend AAAAAAAAJF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 562} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_HW_PC_RECORD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_HW_PC_RECORD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_HW_PC_RECORD\~ 1}}
\par
{\bkmkstart AAAAAAAAJG}
{\bkmkend AAAAAAAAJG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 584} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_HW_STACK_GUARD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_HW_STACK_GUARD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_HW_STACK_GUARD\~ 1}}
\par
{\bkmkstart AAAAAAAAJH}
{\bkmkend AAAAAAAAJH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 582} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_NO_BACKTRACE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_NO_BACKTRACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_NO_BACKTRACE\~ 1}}
\par
{\bkmkstart AAAAAAAAJI}
{\bkmkend AAAAAAAAJI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 559} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT\~ 1}}
\par
{\bkmkstart AAAAAAAAJJ}
{\bkmkend AAAAAAAAJJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 554} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS\~ 0}}
\par
{\bkmkstart AAAAAAAAJK}
{\bkmkend AAAAAAAAJK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 555} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT\~ 1}}
\par
{\bkmkstart AAAAAAAAJL}
{\bkmkend AAAAAAAAJL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 560} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK\~ 1}}
\par
{\bkmkstart AAAAAAAAJM}
{\bkmkend AAAAAAAAJM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 557} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE\~ 1}}
\par
{\bkmkstart AAAAAAAAJN}
{\bkmkend AAAAAAAAJN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 556} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT\~ {\b CONFIG_ESP_TASK_WDT_INIT}}}
\par
{\bkmkstart AAAAAAAAJO}
{\bkmkend AAAAAAAAJO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 668} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0\~ 1}}
\par
{\bkmkstart AAAAAAAAJP}
{\bkmkend AAAAAAAAJP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 579} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT_EN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT_EN\~ 1}}
\par
{\bkmkstart AAAAAAAAJQ}
{\bkmkend AAAAAAAAJQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 576} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT_INIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT_INIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT_INIT\~ 1}}
\par
{\bkmkstart AAAAAAAAJR}
{\bkmkend AAAAAAAAJR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 577} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT_TIMEOUT_S\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT_TIMEOUT_S}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT_TIMEOUT_S\~ 5}}
\par
{\bkmkstart AAAAAAAAJS}
{\bkmkend AAAAAAAAJS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 578} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_AFTER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_AFTER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_AFTER\~ "hard_reset"}}
\par
{\bkmkstart AAAAAAAAJT}
{\bkmkend AAAAAAAAJT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 494} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_AFTER_RESET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_AFTER_RESET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_AFTER_RESET\~ 1}}
\par
{\bkmkstart AAAAAAAAJU}
{\bkmkend AAAAAAAAJU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 493} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_BEFORE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_BEFORE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_BEFORE\~ "default_reset"}}
\par
{\bkmkstart AAAAAAAAJV}
{\bkmkend AAAAAAAAJV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 492} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_BEFORE_RESET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_BEFORE_RESET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_BEFORE_RESET\~ 1}}
\par
{\bkmkstart AAAAAAAAJW}
{\bkmkend AAAAAAAAJW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 491} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR\~ 1}}
\par
{\bkmkstart AAAAAAAAJX}
{\bkmkend AAAAAAAAJX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 485} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHFREQ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHFREQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHFREQ\~ "80m"}}
\par
{\bkmkstart AAAAAAAAJY}
{\bkmkend AAAAAAAAJY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 488} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHFREQ_80M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHFREQ_80M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHFREQ_80M\~ 1}}
\par
{\bkmkstart AAAAAAAAJZ}
{\bkmkend AAAAAAAAJZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 487} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHMODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHMODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHMODE\~ "dio"}}
\par
{\bkmkstart AAAAAAAAKA}
{\bkmkend AAAAAAAAKA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 486} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHMODE_DIO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHMODE_DIO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHMODE_DIO\~ 1}}
\par
{\bkmkstart AAAAAAAAKB}
{\bkmkend AAAAAAAAKB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 484} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHSIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHSIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHSIZE\~ "8MB"}}
\par
{\bkmkstart AAAAAAAAKC}
{\bkmkend AAAAAAAAKC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 490} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHSIZE_8MB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHSIZE_8MB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHSIZE_8MB\~ 1}}
\par
{\bkmkstart AAAAAAAAKD}
{\bkmkend AAAAAAAAKD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 489} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_MONITOR_BAUD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_MONITOR_BAUD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_MONITOR_BAUD\~ 115200}}
\par
{\bkmkstart AAAAAAAAKE}
{\bkmkend AAAAAAAAKE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 495} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FLASHMODE_DIO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FLASHMODE_DIO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FLASHMODE_DIO\~ {\b CONFIG_ESPTOOLPY_FLASHMODE_DIO}}}
\par
{\bkmkstart AAAAAAAAKF}
{\bkmkend AAAAAAAAKF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 669} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER\~ 1}}
\par
{\bkmkstart AAAAAAAAKG}
{\bkmkend AAAAAAAAKG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 604} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY\~ 1}}
\par
{\bkmkstart AAAAAAAAKH}
{\bkmkend AAAAAAAAKH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 589} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1\~ 1}}
\par
{\bkmkstart AAAAAAAAKI}
{\bkmkend AAAAAAAAKI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 608} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_DEBUG_OCDAWARE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_DEBUG_OCDAWARE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_DEBUG_OCDAWARE\~ 1}}
\par
{\bkmkstart AAAAAAAAKJ}
{\bkmkend AAAAAAAAKJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 613} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT\~ 1}}
\par
{\bkmkstart AAAAAAAAKK}
{\bkmkend AAAAAAAAKK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 614} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_HZ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_HZ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_HZ\~ 100}}
\par
{\bkmkstart AAAAAAAAKL}
{\bkmkend AAAAAAAAKL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 587} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_IDLE_TASK_STACKSIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_IDLE_TASK_STACKSIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE\~ 1536}}
\par
{\bkmkstart AAAAAAAAKM}
{\bkmkend AAAAAAAAKM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 591} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAAKN}
{\bkmkend AAAAAAAAKN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 617} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_INTERRUPT_BACKTRACE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_INTERRUPT_BACKTRACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_INTERRUPT_BACKTRACE\~ 1}}
\par
{\bkmkstart AAAAAAAAKO}
{\bkmkend AAAAAAAAKO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 606} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_ISR_STACKSIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_ISR_STACKSIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_ISR_STACKSIZE\~ 1536}}
\par
{\bkmkstart AAAAAAAAKP}
{\bkmkend AAAAAAAAKP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 605} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_MAX_TASK_NAME_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_MAX_TASK_NAME_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_MAX_TASK_NAME_LEN\~ 16}}
\par
{\bkmkstart AAAAAAAAKQ}
{\bkmkend AAAAAAAAKQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 592} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_NO_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_NO_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_NO_AFFINITY\~ 0x7FFFFFFF}}
\par
{\bkmkstart AAAAAAAAKR}
{\bkmkend AAAAAAAAKR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 611} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_NUMBER_OF_CORES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_NUMBER_OF_CORES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_NUMBER_OF_CORES\~ 1}}
\par
{\bkmkstart AAAAAAAAKS}
{\bkmkend AAAAAAAAKS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 616} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_OPTIMIZED_SCHEDULER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_OPTIMIZED_SCHEDULER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_OPTIMIZED_SCHEDULER\~ 1}}
\par
{\bkmkstart AAAAAAAAKT}
{\bkmkend AAAAAAAAKT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 588} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH\~ 1}}
\par
{\bkmkstart AAAAAAAAKU}
{\bkmkend AAAAAAAAKU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 615} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_PORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_PORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_PORT\~ 1}}
\par
{\bkmkstart AAAAAAAAKV}
{\bkmkend AAAAAAAAKV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 610} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE\~ 0}}
\par
{\bkmkstart AAAAAAAAKW}
{\bkmkend AAAAAAAAKW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 600} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION\~ 1}}
\par
{\bkmkstart AAAAAAAAKX}
{\bkmkend AAAAAAAAKX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 612} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER\~ 1}}
\par
{\bkmkstart AAAAAAAAKY}
{\bkmkend AAAAAAAAKY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 609} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER\~ 1}}
\par
{\bkmkstart AAAAAAAAKZ}
{\bkmkend AAAAAAAAKZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 602} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES\~ 1}}
\par
{\bkmkstart AAAAAAAALA}
{\bkmkend AAAAAAAALA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 601} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS\~ 1}}
\par
{\bkmkstart AAAAAAAALB}
{\bkmkend AAAAAAAALB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 590} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER\~ 1}}
\par
{\bkmkstart AAAAAAAALC}
{\bkmkend AAAAAAAALC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 607} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_QUEUE_LENGTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH\~ 10}}
\par
{\bkmkstart AAAAAAAALD}
{\bkmkend AAAAAAAALD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 599} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY\~ 0x7FFFFFFF}}
\par
{\bkmkstart AAAAAAAALE}
{\bkmkend AAAAAAAALE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 596} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME\~ "Tmr Svc"}}
\par
{\bkmkstart AAAAAAAALF}
{\bkmkend AAAAAAAALF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 594} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY\~ 1}}
\par
{\bkmkstart AAAAAAAALG}
{\bkmkend AAAAAAAALG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 595} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_TASK_PRIORITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_TASK_PRIORITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_TASK_PRIORITY\~ 1}}
\par
{\bkmkstart AAAAAAAALH}
{\bkmkend AAAAAAAALH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 597} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH\~ 2048}}
\par
{\bkmkstart AAAAAAAALI}
{\bkmkend AAAAAAAALI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 598} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS\~ 1}}
\par
{\bkmkstart AAAAAAAALJ}
{\bkmkend AAAAAAAALJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 603} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_UNICORE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_UNICORE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_UNICORE\~ 1}}
\par
{\bkmkstart AAAAAAAALK}
{\bkmkend AAAAAAAALK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 586} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_USE_TIMERS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_USE_TIMERS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_USE_TIMERS\~ 1}}
\par
{\bkmkstart AAAAAAAALL}
{\bkmkend AAAAAAAALL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 593} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GDMA_CTRL_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GDMA_CTRL_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GDMA_CTRL_FUNC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAALM}
{\bkmkend AAAAAAAALM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 538} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GDMA_ISR_HANDLER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GDMA_ISR_HANDLER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GDMA_ISR_HANDLER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAALN}
{\bkmkend AAAAAAAALN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 539} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GDMA_OBJ_DRAM_SAFE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GDMA_OBJ_DRAM_SAFE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GDMA_OBJ_DRAM_SAFE\~ 1}}
\par
{\bkmkstart AAAAAAAALO}
{\bkmkend AAAAAAAALO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 540} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HAL_ASSERTION_EQUALS_SYSTEM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HAL_ASSERTION_EQUALS_SYSTEM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM\~ 1}}
\par
{\bkmkstart AAAAAAAALP}
{\bkmkend AAAAAAAALP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 618} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HAL_DEFAULT_ASSERTION_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HAL_DEFAULT_ASSERTION_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL\~ 2}}
\par
{\bkmkstart AAAAAAAALQ}
{\bkmkend AAAAAAAALQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 619} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HAL_SYSTIMER_USE_ROM_IMPL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HAL_SYSTIMER_USE_ROM_IMPL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HAL_SYSTIMER_USE_ROM_IMPL\~ 1}}
\par
{\bkmkstart AAAAAAAALR}
{\bkmkend AAAAAAAALR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 620} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HAL_WDT_USE_ROM_IMPL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HAL_WDT_USE_ROM_IMPL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HAL_WDT_USE_ROM_IMPL\~ 1}}
\par
{\bkmkstart AAAAAAAALS}
{\bkmkend AAAAAAAALS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 621} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_CMAKE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_CMAKE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_CMAKE\~ 1}}
\par
{\bkmkstart AAAAAAAALT}
{\bkmkend AAAAAAAALT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 417} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_FIRMWARE_CHIP_ID\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_FIRMWARE_CHIP_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_FIRMWARE_CHIP_ID\~ 0x000D}}
\par
{\bkmkstart AAAAAAAALU}
{\bkmkend AAAAAAAALU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 425} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_INIT_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_INIT_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_INIT_VERSION\~ "5.5.0"}}
\par
{\bkmkstart AAAAAAAALV}
{\bkmkend AAAAAAAALV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 423} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TARGET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TARGET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TARGET\~ "esp32c6"}}
\par
{\bkmkstart AAAAAAAALW}
{\bkmkend AAAAAAAALW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 422} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TARGET_ARCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TARGET_ARCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TARGET_ARCH\~ "riscv"}}
\par
{\bkmkstart AAAAAAAALX}
{\bkmkend AAAAAAAALX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 421} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TARGET_ARCH_RISCV\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TARGET_ARCH_RISCV}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TARGET_ARCH_RISCV\~ 1}}
\par
{\bkmkstart AAAAAAAALY}
{\bkmkend AAAAAAAALY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 420} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TARGET_ESP32C6\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TARGET_ESP32C6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TARGET_ESP32C6\~ 1}}
\par
{\bkmkstart AAAAAAAALZ}
{\bkmkend AAAAAAAALZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 424} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TOOLCHAIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TOOLCHAIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TOOLCHAIN\~ "gcc"}}
\par
{\bkmkstart AAAAAAAAMA}
{\bkmkend AAAAAAAAMA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 418} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TOOLCHAIN_GCC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TOOLCHAIN_GCC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TOOLCHAIN_GCC\~ 1}}
\par
{\bkmkstart AAAAAAAAMB}
{\bkmkend AAAAAAAAMB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 419} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_INT_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_INT_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_INT_WDT\~ {\b CONFIG_ESP_INT_WDT}}}
\par
{\bkmkstart AAAAAAAAMC}
{\bkmkend AAAAAAAAMC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 670} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_INT_WDT_TIMEOUT_MS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_INT_WDT_TIMEOUT_MS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_INT_WDT_TIMEOUT_MS\~ {\b CONFIG_ESP_INT_WDT_TIMEOUT_MS}}}
\par
{\bkmkstart AAAAAAAAMD}
{\bkmkend AAAAAAAAMD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 671} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IPC_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IPC_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IPC_TASK_STACK_SIZE\~ {\b CONFIG_ESP_IPC_TASK_STACK_SIZE}}}
\par
{\bkmkstart AAAAAAAAME}
{\bkmkend AAAAAAAAME}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 672} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_LOCKS_PLACE_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_LOCKS_PLACE_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAAMF}
{\bkmkend AAAAAAAAMF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 639} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_MISC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_MISC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_MISC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAAMG}
{\bkmkend AAAAAAAAMG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 638} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_NEWLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_NEWLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_NEWLIB\~ 1}}
\par
{\bkmkstart AAAAAAAAMH}
{\bkmkend AAAAAAAAMH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 637} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT\~ 1}}
\par
{\bkmkstart AAAAAAAAMI}
{\bkmkend AAAAAAAAMI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 640} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_BOOTLOADER_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_BOOTLOADER_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_BOOTLOADER_LEVEL\~ {\b CONFIG_BOOTLOADER_LOG_LEVEL}}}
\par
{\bkmkstart AAAAAAAAMJ}
{\bkmkend AAAAAAAAMJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 673} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_BOOTLOADER_LEVEL_INFO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_BOOTLOADER_LEVEL_INFO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_BOOTLOADER_LEVEL_INFO\~ {\b CONFIG_BOOTLOADER_LOG_LEVEL_INFO}}}
\par
{\bkmkstart AAAAAAAAMK}
{\bkmkend AAAAAAAAMK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 674} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_COLORS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_COLORS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_COLORS\~ 1}}
\par
{\bkmkstart AAAAAAAAML}
{\bkmkend AAAAAAAAML}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 632} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_DEFAULT_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_DEFAULT_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_DEFAULT_LEVEL\~ 3}}
\par
{\bkmkstart AAAAAAAAMM}
{\bkmkend AAAAAAAAMM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 625} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_DEFAULT_LEVEL_INFO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_DEFAULT_LEVEL_INFO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_DEFAULT_LEVEL_INFO\~ 1}}
\par
{\bkmkstart AAAAAAAAMN}
{\bkmkend AAAAAAAAMN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 624} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_DYNAMIC_LEVEL_CONTROL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_DYNAMIC_LEVEL_CONTROL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL\~ 1}}
\par
{\bkmkstart AAAAAAAAMO}
{\bkmkend AAAAAAAAMO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 628} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAAAMP}
{\bkmkend AAAAAAAAMP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 636} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT\~ 1}}
\par
{\bkmkstart AAAAAAAAMQ}
{\bkmkend AAAAAAAAMQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 626} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_MAXIMUM_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_MAXIMUM_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_MAXIMUM_LEVEL\~ 3}}
\par
{\bkmkstart AAAAAAAAMR}
{\bkmkend AAAAAAAAMR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 627} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_MODE_TEXT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_MODE_TEXT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_MODE_TEXT\~ 1}}
\par
{\bkmkstart AAAAAAAAMS}
{\bkmkend AAAAAAAAMS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 635} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_MODE_TEXT_EN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_MODE_TEXT_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_MODE_TEXT_EN\~ 1}}
\par
{\bkmkstart AAAAAAAAMT}
{\bkmkend AAAAAAAAMT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 634} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP\~ 1}}
\par
{\bkmkstart AAAAAAAAMU}
{\bkmkend AAAAAAAAMU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 630} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST\~ 1}}
\par
{\bkmkstart AAAAAAAAMV}
{\bkmkend AAAAAAAAMV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 629} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE\~ 31}}
\par
{\bkmkstart AAAAAAAAMW}
{\bkmkend AAAAAAAAMW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 631} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_TIMESTAMP_SOURCE_RTOS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_TIMESTAMP_SOURCE_RTOS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS\~ 1}}
\par
{\bkmkstart AAAAAAAAMX}
{\bkmkend AAAAAAAAMX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 633} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_VERSION\~ 1}}
\par
{\bkmkstart AAAAAAAAMY}
{\bkmkend AAAAAAAAMY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 623} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_VERSION_1\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_VERSION_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_VERSION_1\~ 1}}
\par
{\bkmkstart AAAAAAAAMZ}
{\bkmkend AAAAAAAAMZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 622} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MAIN_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MAIN_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MAIN_TASK_STACK_SIZE\~ {\b CONFIG_ESP_MAIN_TASK_STACK_SIZE}}}
\par
{\bkmkstart AAAAAAAANA}
{\bkmkend AAAAAAAANA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 675} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MMU_PAGE_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MMU_PAGE_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MMU_PAGE_MODE\~ "64KB"}}
\par
{\bkmkstart AAAAAAAANB}
{\bkmkend AAAAAAAANB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 642} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MMU_PAGE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MMU_PAGE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MMU_PAGE_SIZE\~ 0x10000}}
\par
{\bkmkstart AAAAAAAANC}
{\bkmkend AAAAAAAANC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 643} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MMU_PAGE_SIZE_64KB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MMU_PAGE_SIZE_64KB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MMU_PAGE_SIZE_64KB\~ 1}}
\par
{\bkmkstart AAAAAAAAND}
{\bkmkend AAAAAAAAND}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 641} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MONITOR_BAUD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MONITOR_BAUD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MONITOR_BAUD\~ {\b CONFIG_ESPTOOLPY_MONITOR_BAUD}}}
\par
{\bkmkstart AAAAAAAANE}
{\bkmkend AAAAAAAANE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 676} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT\~ {\b CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}}}
\par
{\bkmkstart AAAAAAAANF}
{\bkmkend AAAAAAAANF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 677} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_OPTIMIZATION_ASSERTION_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_OPTIMIZATION_ASSERTION_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_OPTIMIZATION_ASSERTION_LEVEL\~ {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}}}
\par
{\bkmkstart AAAAAAAANG}
{\bkmkend AAAAAAAANG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 679} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED\~ {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}}}
\par
{\bkmkstart AAAAAAAANH}
{\bkmkend AAAAAAAANH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 678} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_OPTIMIZATION_LEVEL_DEBUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_OPTIMIZATION_LEVEL_DEBUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_OPTIMIZATION_LEVEL_DEBUG\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}}}
\par
{\bkmkstart AAAAAAAANI}
{\bkmkend AAAAAAAANI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 680} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_CUSTOM_FILENAME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_CUSTOM_FILENAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME\~ "partitions.csv"}}
\par
{\bkmkstart AAAAAAAANJ}
{\bkmkend AAAAAAAANJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 497} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_FILENAME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_FILENAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_FILENAME\~ "partitions_singleapp.csv"}}
\par
{\bkmkstart AAAAAAAANK}
{\bkmkend AAAAAAAANK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 498} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_MD5\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_MD5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_MD5\~ 1}}
\par
{\bkmkstart AAAAAAAANL}
{\bkmkend AAAAAAAANL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 500} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_OFFSET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_OFFSET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_OFFSET\~ 0x8000}}
\par
{\bkmkstart AAAAAAAANM}
{\bkmkend AAAAAAAANM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 499} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_SINGLE_APP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_SINGLE_APP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_SINGLE_APP\~ 1}}
\par
{\bkmkstart AAAAAAAANN}
{\bkmkend AAAAAAAANN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 496} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PERIPH_CTRL_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PERIPH_CTRL_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM\~ {\b CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}}}
\par
{\bkmkstart AAAAAAAANO}
{\bkmkend AAAAAAAANO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 681} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_RTC_CLK_CAL_CYCLES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_RTC_CLK_CAL_CYCLES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_RTC_CLK_CAL_CYCLES\~ 1024}}
\par
{\bkmkstart AAAAAAAANP}
{\bkmkend AAAAAAAANP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 535} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_RTC_CLK_SRC_INT_RC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_RTC_CLK_SRC_INT_RC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_RTC_CLK_SRC_INT_RC\~ 1}}
\par
{\bkmkstart AAAAAAAANQ}
{\bkmkend AAAAAAAANQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 534} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAANR}
{\bkmkend AAAAAAAANR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 447} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_BOOT_V2_PREFERRED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_BOOT_V2_PREFERRED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_BOOT_V2_PREFERRED\~ 1}}
\par
{\bkmkstart AAAAAAAANS}
{\bkmkend AAAAAAAANS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 448} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAANT}
{\bkmkend AAAAAAAANT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 446} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_ROM_DL_MODE_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_ROM_DL_MODE_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_ROM_DL_MODE_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAAANU}
{\bkmkend AAAAAAAANU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 449} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_TEE_LOG_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_TEE_LOG_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_TEE_LOG_LEVEL\~ 0}}
\par
{\bkmkstart AAAAAAAANV}
{\bkmkend AAAAAAAANV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 483} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_ATTEN_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_ATTEN_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_ATTEN_NUM\~ 4}}
\par
{\bkmkstart AAAAAAAANW}
{\bkmkend AAAAAAAANW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 79} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAANX}
{\bkmkend AAAAAAAANX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 94} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAANY}
{\bkmkend AAAAAAAANY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 92} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAANZ}
{\bkmkend AAAAAAAANZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 73} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAOA}
{\bkmkend AAAAAAAAOA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 74} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM\~ 1}}
\par
{\bkmkstart AAAAAAAAOB}
{\bkmkend AAAAAAAAOB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 80} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV\~ 4}}
\par
{\bkmkstart AAAAAAAAOC}
{\bkmkend AAAAAAAAOC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 87} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM\~ 2}}
\par
{\bkmkstart AAAAAAAAOD}
{\bkmkend AAAAAAAAOD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 84} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH\~ 12}}
\par
{\bkmkstart AAAAAAAAOE}
{\bkmkend AAAAAAAAOE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 82} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH\~ 12}}
\par
{\bkmkstart AAAAAAAAOF}
{\bkmkend AAAAAAAAOF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 83} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_MONITOR_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_MONITOR_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_MONITOR_NUM\~ 2}}
\par
{\bkmkstart AAAAAAAAOG}
{\bkmkend AAAAAAAAOG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 85} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_RESULT_BYTES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_RESULT_BYTES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_RESULT_BYTES\~ 4}}
\par
{\bkmkstart AAAAAAAAOH}
{\bkmkend AAAAAAAAOH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 86} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DMA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DMA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DMA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAOI}
{\bkmkend AAAAAAAAOI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 76} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_MAX_CHANNEL_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_MAX_CHANNEL_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_MAX_CHANNEL_NUM\~ 7}}
\par
{\bkmkstart AAAAAAAAOJ}
{\bkmkend AAAAAAAAOJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 78} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_MONITOR_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_MONITOR_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_MONITOR_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAOK}
{\bkmkend AAAAAAAAOK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 75} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_PATT_LEN_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_PATT_LEN_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_PATT_LEN_MAX\~ 8}}
\par
{\bkmkstart AAAAAAAAOL}
{\bkmkend AAAAAAAAOL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 81} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_PERIPH_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_PERIPH_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_PERIPH_NUM\~ 1}}
\par
{\bkmkstart AAAAAAAAOM}
{\bkmkend AAAAAAAAOM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 77} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_RTC_MAX_BITWIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_RTC_MAX_BITWIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH\~ 12}}
\par
{\bkmkstart AAAAAAAAON}
{\bkmkend AAAAAAAAON}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 91} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_RTC_MIN_BITWIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_RTC_MIN_BITWIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH\~ 12}}
\par
{\bkmkstart AAAAAAAAOO}
{\bkmkend AAAAAAAAOO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 90} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH\~ 83333}}
\par
{\bkmkstart AAAAAAAAOP}
{\bkmkend AAAAAAAAOP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 88} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW\~ 611}}
\par
{\bkmkstart AAAAAAAAOQ}
{\bkmkend AAAAAAAAOQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 89} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAOR}
{\bkmkend AAAAAAAAOR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 93} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SHARED_POWER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SHARED_POWER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SHARED_POWER\~ 1}}
\par
{\bkmkstart AAAAAAAAOS}
{\bkmkend AAAAAAAAOS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 96} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAOT}
{\bkmkend AAAAAAAAOT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 6} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR\~ 1}}
\par
{\bkmkstart AAAAAAAAOU}
{\bkmkend AAAAAAAAOU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 95} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_GDMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_GDMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_GDMA\~ 1}}
\par
{\bkmkstart AAAAAAAAOV}
{\bkmkend AAAAAAAAOV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 70} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_SUPPORT_AES_128\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_SUPPORT_AES_128}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_SUPPORT_AES_128\~ 1}}
\par
{\bkmkstart AAAAAAAAOW}
{\bkmkend AAAAAAAAOW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 71} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_SUPPORT_AES_256\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_SUPPORT_AES_256}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_SUPPORT_AES_256\~ 1}}
\par
{\bkmkstart AAAAAAAAOX}
{\bkmkend AAAAAAAAOX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 72} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_SUPPORT_DMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_SUPPORT_DMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_SUPPORT_DMA\~ 1}}
\par
{\bkmkstart AAAAAAAAOY}
{\bkmkend AAAAAAAAOY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 69} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAOZ}
{\bkmkend AAAAAAAAOZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 40} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AHB_GDMA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AHB_GDMA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AHB_GDMA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPA}
{\bkmkend AAAAAAAAPA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 11} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AHB_GDMA_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AHB_GDMA_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AHB_GDMA_VERSION\~ 1}}
\par
{\bkmkstart AAAAAAAAPB}
{\bkmkend AAAAAAAAPB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 114} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPC}
{\bkmkend AAAAAAAAPC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 324} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_APM_LP_APM0_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_APM_LP_APM0_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_APM_LP_APM0_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPD}
{\bkmkend AAAAAAAAPD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 325} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_APM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_APM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_APM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPE}
{\bkmkend AAAAAAAAPE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 50} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ASSIST_DEBUG_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ASSIST_DEBUG_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ASSIST_DEBUG_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPF}
{\bkmkend AAAAAAAAPF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 59} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPG}
{\bkmkend AAAAAAAAPG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 20} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_50_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_50_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_50_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPH}
{\bkmkend AAAAAAAAPH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 405} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPI}
{\bkmkend AAAAAAAAPI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 406} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_MESH_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_MESH_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_MESH_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPJ}
{\bkmkend AAAAAAAAPJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 403} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION\~ 1}}
\par
{\bkmkstart AAAAAAAAPK}
{\bkmkend AAAAAAAAPK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 410} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPL}
{\bkmkend AAAAAAAAPL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 408} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPM}
{\bkmkend AAAAAAAAPM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 407} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPN}
{\bkmkend AAAAAAAAPN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 402} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND\~ 1}}
\par
{\bkmkstart AAAAAAAAPO}
{\bkmkend AAAAAAAAPO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 411} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLUFI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLUFI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLUFI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPP}
{\bkmkend AAAAAAAAPP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 409} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BOD_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BOD_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BOD_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPQ}
{\bkmkend AAAAAAAAPQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 49} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BROWNOUT_RESET_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BROWNOUT_RESET_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPR}
{\bkmkend AAAAAAAAPR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 97} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPS}
{\bkmkend AAAAAAAAPS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 18} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CACHE_FREEZE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CACHE_FREEZE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CACHE_FREEZE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPT}
{\bkmkend AAAAAAAAPT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 99} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD\~ 1}}
\par
{\bkmkstart AAAAAAAAPU}
{\bkmkend AAAAAAAAPU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 413} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE\~ 1}}
\par
{\bkmkstart AAAAAAAAPV}
{\bkmkend AAAAAAAAPV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 386} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2\~ 1}}
\par
{\bkmkstart AAAAAAAAPW}
{\bkmkend AAAAAAAAPW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 384} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPX}
{\bkmkend AAAAAAAAPX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 382} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_RC32K_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_RC32K_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_RC32K_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAPY}
{\bkmkend AAAAAAAAPY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 383} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION\~ 1}}
\par
{\bkmkstart AAAAAAAAPZ}
{\bkmkend AAAAAAAAPZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 379} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_TREE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_TREE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_TREE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAQA}
{\bkmkend AAAAAAAAQA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 58} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_XTAL32K_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_XTAL32K_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_XTAL32K_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAQB}
{\bkmkend AAAAAAAAQB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 381} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE\~ 1}}
\par
{\bkmkstart AAAAAAAAQC}
{\bkmkend AAAAAAAAQC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 139} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_COEX_HW_PTI\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_COEX_HW_PTI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_COEX_HW_PTI\~ 1}}
\par
{\bkmkstart AAAAAAAAQD}
{\bkmkend AAAAAAAAQD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 346} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_BREAKPOINTS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_BREAKPOINTS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_BREAKPOINTS_NUM\~ 4}}
\par
{\bkmkstart AAAAAAAAQE}
{\bkmkend AAAAAAAAQE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 105} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_CORES_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_CORES_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_CORES_NUM\~ 1}}
\par
{\bkmkstart AAAAAAAAQF}
{\bkmkend AAAAAAAAQF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 100} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_HAS_CSR_PC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_HAS_CSR_PC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_HAS_CSR_PC\~ 1}}
\par
{\bkmkstart AAAAAAAAQG}
{\bkmkend AAAAAAAAQG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 104} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC\~ 1}}
\par
{\bkmkstart AAAAAAAAQH}
{\bkmkend AAAAAAAAQH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 102} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_HAS_PMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_HAS_PMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_HAS_PMA\~ 1}}
\par
{\bkmkstart AAAAAAAAQI}
{\bkmkend AAAAAAAAQI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 108} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP\~ 1}}
\par
{\bkmkstart AAAAAAAAQJ}
{\bkmkend AAAAAAAAQJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 109} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_INTR_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_INTR_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_INTR_NUM\~ 32}}
\par
{\bkmkstart AAAAAAAAQK}
{\bkmkend AAAAAAAAQK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 101} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_PMP_REGION_GRANULARITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_PMP_REGION_GRANULARITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_PMP_REGION_GRANULARITY\~ 4}}
\par
{\bkmkstart AAAAAAAAQL}
{\bkmkend AAAAAAAAQL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 110} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE\~ 0x80000000}}
\par
{\bkmkstart AAAAAAAAQM}
{\bkmkend AAAAAAAAQM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 107} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_WATCHPOINTS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_WATCHPOINTS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_WATCHPOINTS_NUM\~ 4}}
\par
{\bkmkstart AAAAAAAAQN}
{\bkmkend AAAAAAAAQN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 106} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAQO}
{\bkmkend AAAAAAAAQO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 326} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS\~ 1}}
\par
{\bkmkstart AAAAAAAAQP}
{\bkmkend AAAAAAAAQP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 416} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM\~ 8}}
\par
{\bkmkstart AAAAAAAAQQ}
{\bkmkend AAAAAAAAQQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 147} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM\~ 8}}
\par
{\bkmkstart AAAAAAAAQR}
{\bkmkend AAAAAAAAQR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 146} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAAAQS}
{\bkmkend AAAAAAAAQS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 148} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEDICATED_GPIO_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEDICATED_GPIO_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAQT}
{\bkmkend AAAAAAAAQT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 7} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEEP_SLEEP_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEEP_SLEEP_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEEP_SLEEP_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAQU}
{\bkmkend AAAAAAAAQU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 64} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DIG_SIGN_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DIG_SIGN_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DIG_SIGN_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAQV}
{\bkmkend AAAAAAAAQV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 44} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US\~ 1100}}
\par
{\bkmkstart AAAAAAAAQW}
{\bkmkend AAAAAAAAQW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 113} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH\~ 16}}
\par
{\bkmkstart AAAAAAAAQX}
{\bkmkend AAAAAAAAQX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 112} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN\~ 3072}}
\par
{\bkmkstart AAAAAAAAQY}
{\bkmkend AAAAAAAAQY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 111} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ECC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ECC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ECC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAQZ}
{\bkmkend AAAAAAAAQZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 45} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK\~ 1}}
\par
{\bkmkstart AAAAAAAARA}
{\bkmkend AAAAAAAARA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 315} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT\~ 1}}
\par
{\bkmkstart AAAAAAAARB}
{\bkmkend AAAAAAAARB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 312} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE\~ 1}}
\par
{\bkmkstart AAAAAAAARC}
{\bkmkend AAAAAAAARC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 309} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_ICACHE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_ICACHE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_ICACHE\~ 1}}
\par
{\bkmkstart AAAAAAAARD}
{\bkmkend AAAAAAAARD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 314} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_PAD_JTAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_PAD_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_PAD_JTAG\~ 1}}
\par
{\bkmkstart AAAAAAAARE}
{\bkmkend AAAAAAAARE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 310} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_USB_JTAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_USB_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_USB_JTAG\~ 1}}
\par
{\bkmkstart AAAAAAAARF}
{\bkmkend AAAAAAAARF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 311} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD\~ 1}}
\par
{\bkmkstart AAAAAAAARG}
{\bkmkend AAAAAAAARG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 28} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS\~ 1}}
\par
{\bkmkstart AAAAAAAARH}
{\bkmkend AAAAAAAARH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 319} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS\~ 3}}
\par
{\bkmkstart AAAAAAAARI}
{\bkmkend AAAAAAAARI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 318} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_SOFT_DIS_JTAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_SOFT_DIS_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG\~ 1}}
\par
{\bkmkstart AAAAAAAARJ}
{\bkmkend AAAAAAAARJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 313} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAARK}
{\bkmkend AAAAAAAARK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 29} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ESP_NIMBLE_CONTROLLER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ESP_NIMBLE_CONTROLLER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ESP_NIMBLE_CONTROLLER\~ 1}}
\par
{\bkmkstart AAAAAAAARL}
{\bkmkend AAAAAAAARL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 404} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ETM_CHANNELS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ETM_CHANNELS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ETM_CHANNELS_PER_GROUP\~ 50}}
\par
{\bkmkstart AAAAAAAARM}
{\bkmkend AAAAAAAARM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 120} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ETM_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ETM_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ETM_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAAARN}
{\bkmkend AAAAAAAARN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 119} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAARO}
{\bkmkend AAAAAAAARO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 121} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ETM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ETM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ETM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAARP}
{\bkmkend AAAAAAAARP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 16} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN\~ 1}}
\par
{\bkmkstart AAAAAAAARQ}
{\bkmkend AAAAAAAARQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 372} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EXTERNAL_COEX_ADVANCE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EXTERNAL_COEX_ADVANCE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EXTERNAL_COEX_ADVANCE\~ 1}}
\par
{\bkmkstart AAAAAAAARR}
{\bkmkend AAAAAAAARR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 347} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_FLASH_ENC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_FLASH_ENC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_FLASH_ENC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAARS}
{\bkmkend AAAAAAAARS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 46} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX\~ 64}}
\par
{\bkmkstart AAAAAAAART}
{\bkmkend AAAAAAAART}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 321} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES\~ 1}}
\par
{\bkmkstart AAAAAAAARU}
{\bkmkend AAAAAAAARU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 322} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128\~ 1}}
\par
{\bkmkstart AAAAAAAARV}
{\bkmkend AAAAAAAARV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 323} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_NUM_GROUPS_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_NUM_GROUPS_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_NUM_GROUPS_MAX\~ 1}}
\par
{\bkmkstart AAAAAAAARW}
{\bkmkend AAAAAAAARW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 115} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX\~ 3}}
\par
{\bkmkstart AAAAAAAARX}
{\bkmkend AAAAAAAARX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 116} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAAARY}
{\bkmkend AAAAAAAARY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 117} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAARZ}
{\bkmkend AAAAAAAARZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 118} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAASA}
{\bkmkend AAAAAAAASA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 10} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX\~ 1}}
\par
{\bkmkstart AAAAAAAASB}
{\bkmkend AAAAAAAASB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 138} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM\~ 3}}
\par
{\bkmkstart AAAAAAAASC}
{\bkmkend AAAAAAAASC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 140} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT\~ 8}}
\par
{\bkmkstart AAAAAAAASD}
{\bkmkend AAAAAAAASD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 133} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK\~ 0}}
\par
{\bkmkstart AAAAAAAASE}
{\bkmkend AAAAAAAASE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 132} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM\~ 8}}
\par
{\bkmkstart AAAAAAAASF}
{\bkmkend AAAAAAAASF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 125} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_IN_RANGE_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_IN_RANGE_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_IN_RANGE_MAX\~ 30}}
\par
{\bkmkstart AAAAAAAASG}
{\bkmkend AAAAAAAASG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 130} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_OUT_RANGE_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_OUT_RANGE_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_OUT_RANGE_MAX\~ 30}}
\par
{\bkmkstart AAAAAAAASH}
{\bkmkend AAAAAAAASH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 131} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_PIN_COUNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_PIN_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_PIN_COUNT\~ 31}}
\par
{\bkmkstart AAAAAAAASI}
{\bkmkend AAAAAAAASI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 123} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_PORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_PORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_PORT\~ 1}}
\par
{\bkmkstart AAAAAAAASJ}
{\bkmkend AAAAAAAASJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 122} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAAASK}
{\bkmkend AAAAAAAASK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 128} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAAASL}
{\bkmkend AAAAAAAASL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 126} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD\~ 1}}
\par
{\bkmkstart AAAAAAAASM}
{\bkmkend AAAAAAAASM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 135} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP\~ 1}}
\par
{\bkmkstart AAAAAAAASN}
{\bkmkend AAAAAAAASN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 136} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP\~ 1}}
\par
{\bkmkstart AAAAAAAASO}
{\bkmkend AAAAAAAASO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 137} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER\~ 1}}
\par
{\bkmkstart AAAAAAAASP}
{\bkmkend AAAAAAAASP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 124} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAAASQ}
{\bkmkend AAAAAAAASQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 127} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK\~ 0x000000007FFFFF00}}
\par
{\bkmkstart AAAAAAAASR}
{\bkmkend AAAAAAAASR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 134} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPSPI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPSPI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPSPI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAASS}
{\bkmkend AAAAAAAASS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 35} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPTIMER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPTIMER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPTIMER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAST}
{\bkmkend AAAAAAAAST}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 12} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_HMAC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_HMAC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_HMAC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAASU}
{\bkmkend AAAAAAAASU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 43} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_HP_I2C_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_HP_I2C_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_HP_I2C_NUM\~ 1}}
\par
{\bkmkstart AAAAAAAASV}
{\bkmkend AAAAAAAASV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 150} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_CMD_REG_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_CMD_REG_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_CMD_REG_NUM\~ 8}}
\par
{\bkmkstart AAAAAAAASW}
{\bkmkend AAAAAAAASW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 152} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_FIFO_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_FIFO_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_FIFO_LEN\~ 32}}
\par
{\bkmkstart AAAAAAAASX}
{\bkmkend AAAAAAAASX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 151} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_NUM\~ 2}}
\par
{\bkmkstart AAAAAAAASY}
{\bkmkend AAAAAAAASY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 149} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE\~ 1}}
\par
{\bkmkstart AAAAAAAASZ}
{\bkmkend AAAAAAAASZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 160} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST\~ 1}}
\par
{\bkmkstart AAAAAAAATA}
{\bkmkend AAAAAAAATA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 159} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS\~ 1}}
\par
{\bkmkstart AAAAAAAATB}
{\bkmkend AAAAAAAATB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 161} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH\~ 1}}
\par
{\bkmkstart AAAAAAAATC}
{\bkmkend AAAAAAAATC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 162} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR\~ 1}}
\par
{\bkmkstart AAAAAAAATD}
{\bkmkend AAAAAAAATD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 158} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS\~ 1}}
\par
{\bkmkstart AAAAAAAATE}
{\bkmkend AAAAAAAATE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 155} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST\~ 1}}
\par
{\bkmkstart AAAAAAAATF}
{\bkmkend AAAAAAAATF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 154} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_RTC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_RTC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_RTC\~ 1}}
\par
{\bkmkstart AAAAAAAATG}
{\bkmkend AAAAAAAATG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 157} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_SLAVE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_SLAVE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_SLAVE\~ 1}}
\par
{\bkmkstart AAAAAAAATH}
{\bkmkend AAAAAAAATH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 153} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAATI}
{\bkmkend AAAAAAAATI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 163} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAAATJ}
{\bkmkend AAAAAAAATJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 156} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAATK}
{\bkmkend AAAAAAAATK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 37} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_HW_VERSION_2\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_HW_VERSION_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_HW_VERSION_2\~ 1}}
\par
{\bkmkstart AAAAAAAATL}
{\bkmkend AAAAAAAATL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 167} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_NUM\~ 1}}
\par
{\bkmkstart AAAAAAAATM}
{\bkmkend AAAAAAAATM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 166} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_PDM_MAX_RX_LINES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_PDM_MAX_RX_LINES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_PDM_MAX_RX_LINES\~ 1}}
\par
{\bkmkstart AAAAAAAATN}
{\bkmkend AAAAAAAATN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 177} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_PDM_MAX_TX_LINES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_PDM_MAX_TX_LINES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_PDM_MAX_TX_LINES\~ 2}}
\par
{\bkmkstart AAAAAAAATO}
{\bkmkend AAAAAAAATO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 176} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAATP}
{\bkmkend AAAAAAAATP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 179} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAATQ}
{\bkmkend AAAAAAAATQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 32} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_ETM\~ 1}}
\par
{\bkmkstart AAAAAAAATR}
{\bkmkend AAAAAAAATR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 168} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PCM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PCM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PCM\~ 1}}
\par
{\bkmkstart AAAAAAAATS}
{\bkmkend AAAAAAAATS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 171} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PCM2PDM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PCM2PDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM\~ 1}}
\par
{\bkmkstart AAAAAAAATT}
{\bkmkend AAAAAAAATT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 174} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PDM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PDM\~ 1}}
\par
{\bkmkstart AAAAAAAATU}
{\bkmkend AAAAAAAATU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 172} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PDM_RX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PDM_RX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PDM_RX\~ 1}}
\par
{\bkmkstart AAAAAAAATV}
{\bkmkend AAAAAAAATV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 175} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PDM_TX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PDM_TX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PDM_TX\~ 1}}
\par
{\bkmkstart AAAAAAAATW}
{\bkmkend AAAAAAAATW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 173} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PLL_F160M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PLL_F160M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M\~ 1}}
\par
{\bkmkstart AAAAAAAATX}
{\bkmkend AAAAAAAATX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 170} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_TDM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_TDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_TDM\~ 1}}
\par
{\bkmkstart AAAAAAAATY}
{\bkmkend AAAAAAAATY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 178} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAAATZ}
{\bkmkend AAAAAAAATZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 169} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_IEEE802154_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_IEEE802154_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_IEEE802154_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUA}
{\bkmkend AAAAAAAAUA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 19} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_INT_PLIC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_INT_PLIC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_INT_PLIC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUB}
{\bkmkend AAAAAAAAUB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 103} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_CHANNEL_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_CHANNEL_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_CHANNEL_NUM\~ 6}}
\par
{\bkmkstart AAAAAAAAUC}
{\bkmkend AAAAAAAAUC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 183} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH\~ 10}}
\par
{\bkmkstart AAAAAAAAUD}
{\bkmkend AAAAAAAAUD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 188} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX\~ 16}}
\par
{\bkmkstart AAAAAAAAUE}
{\bkmkend AAAAAAAAUE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 187} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUF}
{\bkmkend AAAAAAAAUF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 186} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORT_FADE_STOP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORT_FADE_STOP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP\~ 1}}
\par
{\bkmkstart AAAAAAAAUG}
{\bkmkend AAAAAAAAUG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 185} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK\~ 1}}
\par
{\bkmkstart AAAAAAAAUH}
{\bkmkend AAAAAAAAUH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 180} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAAUI}
{\bkmkend AAAAAAAAUI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 189} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK\~ 1}}
\par
{\bkmkstart AAAAAAAAUJ}
{\bkmkend AAAAAAAAUJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 181} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUK}
{\bkmkend AAAAAAAAUK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 36} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_TIMER_BIT_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_TIMER_BIT_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH\~ 20}}
\par
{\bkmkstart AAAAAAAAUL}
{\bkmkend AAAAAAAAUL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 184} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_TIMER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_TIMER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_TIMER_NUM\~ 4}}
\par
{\bkmkstart AAAAAAAAUM}
{\bkmkend AAAAAAAAUM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 182} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LIGHT_SLEEP_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LIGHT_SLEEP_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUN}
{\bkmkend AAAAAAAAUN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 63} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_AON_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_AON_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_AON_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUO}
{\bkmkend AAAAAAAAUO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 54} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR\~ 1}}
\par
{\bkmkstart AAAAAAAAUP}
{\bkmkend AAAAAAAAUP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 414} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_CORE_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_CORE_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_CORE_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAAAUQ}
{\bkmkend AAAAAAAAUQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 415} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_CORE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_CORE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_CORE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUR}
{\bkmkend AAAAAAAAUR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 27} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_I2C_FIFO_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_I2C_FIFO_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_I2C_FIFO_LEN\~ 16}}
\par
{\bkmkstart AAAAAAAAUS}
{\bkmkend AAAAAAAAUS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 165} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_I2C_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_I2C_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_I2C_NUM\~ 1}}
\par
{\bkmkstart AAAAAAAAUT}
{\bkmkend AAAAAAAAUT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 164} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_I2C_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_I2C_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_I2C_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUU}
{\bkmkend AAAAAAAAUU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 56} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAAAUV}
{\bkmkend AAAAAAAAUV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 129} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_PERIPHERALS_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_PERIPHERALS_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_PERIPHERALS_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUW}
{\bkmkend AAAAAAAAUW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 55} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI\~ 16}}
\par
{\bkmkstart AAAAAAAAUX}
{\bkmkend AAAAAAAAUX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 291} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO\~ 32}}
\par
{\bkmkstart AAAAAAAAUY}
{\bkmkend AAAAAAAAUY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 290} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_TIMER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_TIMER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_TIMER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAUZ}
{\bkmkend AAAAAAAAUZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 53} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_UART_FIFO_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_UART_FIFO_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_UART_FIFO_LEN\~ 16}}
\par
{\bkmkstart AAAAAAAAVA}
{\bkmkend AAAAAAAAVA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 331} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER\~ 3}}
\par
{\bkmkstart AAAAAAAAVB}
{\bkmkend AAAAAAAAVB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 226} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAAAVC}
{\bkmkend AAAAAAAAVC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 230} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAAAVD}
{\bkmkend AAAAAAAAVD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 225} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR\~ 2}}
\par
{\bkmkstart AAAAAAAAVE}
{\bkmkend AAAAAAAAVE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 221} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR\~ 2}}
\par
{\bkmkstart AAAAAAAAVF}
{\bkmkend AAAAAAAAVF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 222} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP\~ 3}}
\par
{\bkmkstart AAAAAAAAVG}
{\bkmkend AAAAAAAAVG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 224} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP\~ 3}}
\par
{\bkmkstart AAAAAAAAVH}
{\bkmkend AAAAAAAAVH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 227} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAAAVI}
{\bkmkend AAAAAAAAVI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 218} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP\~ 3}}
\par
{\bkmkstart AAAAAAAAVJ}
{\bkmkend AAAAAAAAVJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 220} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAAAVK}
{\bkmkend AAAAAAAAVK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 229} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAAVL}
{\bkmkend AAAAAAAAVL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 231} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAVM}
{\bkmkend AAAAAAAAVM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 14} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE\~ 1}}
\par
{\bkmkstart AAAAAAAAVN}
{\bkmkend AAAAAAAAVN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 228} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_TIMERS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_TIMERS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP\~ 3}}
\par
{\bkmkstart AAAAAAAAVO}
{\bkmkend AAAAAAAAVO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 219} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR\~ 2}}
\par
{\bkmkstart AAAAAAAAVP}
{\bkmkend AAAAAAAAVP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 223} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MEMSPI_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MEMSPI_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MEMSPI_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAAAVQ}
{\bkmkend AAAAAAAAVQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 269} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAVR}
{\bkmkend AAAAAAAAVR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 280} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAVS}
{\bkmkend AAAAAAAAVS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 279} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAVT}
{\bkmkend AAAAAAAAVT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 278} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_DI_VADDR_SHARED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_DI_VADDR_SHARED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_DI_VADDR_SHARED\~ 1}}
\par
{\bkmkstart AAAAAAAAVU}
{\bkmkend AAAAAAAAVU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 194} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM\~ 1}}
\par
{\bkmkstart AAAAAAAAVV}
{\bkmkend AAAAAAAAVV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 193} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAVW}
{\bkmkend AAAAAAAAVW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 191} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE\~ 1}}
\par
{\bkmkstart AAAAAAAAVX}
{\bkmkend AAAAAAAAVX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 190} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_PERIPH_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_PERIPH_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_PERIPH_NUM\~ 1}}
\par
{\bkmkstart AAAAAAAAVY}
{\bkmkend AAAAAAAAVY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 192} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAAAVZ}
{\bkmkend AAAAAAAAVZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 380} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MODEM_CLOCK_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MODEM_CLOCK_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MODEM_CLOCK_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAWA}
{\bkmkend AAAAAAAAWA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 65} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPI_MEM_BLOCKS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPI_MEM_BLOCKS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPI_MEM_BLOCKS_NUM\~ 4}}
\par
{\bkmkstart AAAAAAAAWB}
{\bkmkend AAAAAAAAWB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 239} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPI_OPERATIONS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPI_OPERATIONS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPI_OPERATIONS_NUM\~ 3}}
\par
{\bkmkstart AAAAAAAAWC}
{\bkmkend AAAAAAAAWC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 240} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAWD}
{\bkmkend AAAAAAAAWD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 41} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPU_MIN_REGION_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPU_MIN_REGION_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPU_MIN_REGION_SIZE\~ 0x20000000}}
\par
{\bkmkstart AAAAAAAAWE}
{\bkmkend AAAAAAAAWE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 195} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPU_REGIONS_MAX_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPU_REGIONS_MAX_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPU_REGIONS_MAX_NUM\~ 8}}
\par
{\bkmkstart AAAAAAAAWF}
{\bkmkend AAAAAAAAWF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 196} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAAWG}
{\bkmkend AAAAAAAAWG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 301} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MWDT_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MWDT_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MWDT_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAAAWH}
{\bkmkend AAAAAAAAWH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 300} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAAAWI}
{\bkmkend AAAAAAAAWI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 232} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH\~ 16}}
\par
{\bkmkstart AAAAAAAAWJ}
{\bkmkend AAAAAAAAWJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 236} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAAAWK}
{\bkmkend AAAAAAAAWK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 234} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAAWL}
{\bkmkend AAAAAAAAWL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 238} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAWM}
{\bkmkend AAAAAAAAWM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 17} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT\~ 1}}
\par
{\bkmkstart AAAAAAAAWN}
{\bkmkend AAAAAAAAWN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 237} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH\~ 16}}
\par
{\bkmkstart AAAAAAAAWO}
{\bkmkend AAAAAAAAWO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 235} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAAAWP}
{\bkmkend AAAAAAAAWP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 233} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PAU_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PAU_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PAU_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAWQ}
{\bkmkend AAAAAAAAWQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 52} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_CHANNELS_PER_UNIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_CHANNELS_PER_UNIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT\~ 2}}
\par
{\bkmkstart AAAAAAAAWR}
{\bkmkend AAAAAAAAWR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 199} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAAAWS}
{\bkmkend AAAAAAAAWS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 197} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE\~ 1}}
\par
{\bkmkstart AAAAAAAAWT}
{\bkmkend AAAAAAAAWT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 201} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAAWU}
{\bkmkend AAAAAAAAWU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 202} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAWV}
{\bkmkend AAAAAAAAWV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 13} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT\~ 2}}
\par
{\bkmkstart AAAAAAAAWW}
{\bkmkend AAAAAAAAWW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 200} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_UNITS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_UNITS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_UNITS_PER_GROUP\~ 4}}
\par
{\bkmkstart AAAAAAAAWX}
{\bkmkend AAAAAAAAWX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 198} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PHY_COMBO_MODULE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PHY_COMBO_MODULE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PHY_COMBO_MODULE\~ 1}}
\par
{\bkmkstart AAAAAAAAWY}
{\bkmkend AAAAAAAAWY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 412} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE\~ 21}}
\par
{\bkmkstart AAAAAAAAWZ}
{\bkmkend AAAAAAAAWZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 348} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PHY_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PHY_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PHY_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAXA}
{\bkmkend AAAAAAAAXA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 23} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_CPU_RETENTION_BY_SW\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_CPU_RETENTION_BY_SW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_CPU_RETENTION_BY_SW\~ 1}}
\par
{\bkmkstart AAAAAAAAXB}
{\bkmkend AAAAAAAAXB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 369} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA\~ 1}}
\par
{\bkmkstart AAAAAAAAXC}
{\bkmkend AAAAAAAAXC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 370} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PAU_LINK_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PAU_LINK_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PAU_LINK_NUM\~ 4}}
\par
{\bkmkstart AAAAAAAAXD}
{\bkmkend AAAAAAAAXD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 373} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR\~ 1}}
\par
{\bkmkstart AAAAAAAAXE}
{\bkmkend AAAAAAAAXE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 374} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC\~ 1}}
\par
{\bkmkstart AAAAAAAAXF}
{\bkmkend AAAAAAAAXF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 375} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE\~ 1}}
\par
{\bkmkstart AAAAAAAAXG}
{\bkmkend AAAAAAAAXG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 376} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED\~ 1}}
\par
{\bkmkstart AAAAAAAAXH}
{\bkmkend AAAAAAAAXH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 377} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG\~ 1}}
\par
{\bkmkstart AAAAAAAAXI}
{\bkmkend AAAAAAAAXI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 371} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_RETENTION_MODULE_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_RETENTION_MODULE_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_RETENTION_MODULE_NUM\~ 32}}
\par
{\bkmkstart AAAAAAAAXJ}
{\bkmkend AAAAAAAAXJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 378} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAAAXK}
{\bkmkend AAAAAAAAXK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 352} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_BT_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_BT_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAAAXL}
{\bkmkend AAAAAAAAXL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 353} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_CPU_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_CPU_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_CPU_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAXM}
{\bkmkend AAAAAAAAXM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 356} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY\~ 1}}
\par
{\bkmkstart AAAAAAAAXN}
{\bkmkend AAAAAAAAXN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 368} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAAAXO}
{\bkmkend AAAAAAAAXO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 354} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN\~ 1}}
\par
{\bkmkstart AAAAAAAAXP}
{\bkmkend AAAAAAAAXP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 355} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_HP_AON_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_HP_AON_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_HP_AON_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAXQ}
{\bkmkend AAAAAAAAXQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 363} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_MAC_BB_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_MAC_BB_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAXR}
{\bkmkend AAAAAAAAXR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 364} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_MODEM_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_MODEM_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_MODEM_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAXS}
{\bkmkend AAAAAAAAXS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 357} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG\~ 1}}
\par
{\bkmkstart AAAAAAAAXT}
{\bkmkend AAAAAAAAXT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 367} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE\~ 1}}
\par
{\bkmkstart AAAAAAAAXU}
{\bkmkend AAAAAAAAXU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 366} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_RC32K_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_RC32K_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_RC32K_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAXV}
{\bkmkend AAAAAAAAXV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 359} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_RC_FAST_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_RC_FAST_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAXW}
{\bkmkend AAAAAAAAXW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 360} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAXX}
{\bkmkend AAAAAAAAXX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 365} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_TOP_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_TOP_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_TOP_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAXY}
{\bkmkend AAAAAAAAXY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 362} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAXZ}
{\bkmkend AAAAAAAAXZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 361} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAAAYA}
{\bkmkend AAAAAAAAYA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 351} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_XTAL32K_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_XTAL32K_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_XTAL32K_PD\~ 1}}
\par
{\bkmkstart AAAAAAAAYB}
{\bkmkend AAAAAAAAYB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 358} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAYC}
{\bkmkend AAAAAAAAYC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 66} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PMU_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PMU_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PMU_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAYD}
{\bkmkend AAAAAAAAYD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 51} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RCC_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RCC_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RCC_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAAAYE}
{\bkmkend AAAAAAAAYE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 385} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_CHANNELS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_CHANNELS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_CHANNELS_PER_GROUP\~ 4}}
\par
{\bkmkstart AAAAAAAAYF}
{\bkmkend AAAAAAAAYF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 206} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAAAYG}
{\bkmkend AAAAAAAAYG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 203} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL\~ 48}}
\par
{\bkmkstart AAAAAAAAYH}
{\bkmkend AAAAAAAAYH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 207} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP\~ 2}}
\par
{\bkmkstart AAAAAAAAYI}
{\bkmkend AAAAAAAAYI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 205} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_RC_FAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_RC_FAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_RC_FAST\~ 1}}
\par
{\bkmkstart AAAAAAAAYJ}
{\bkmkend AAAAAAAAYJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 216} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION\~ 1}}
\par
{\bkmkstart AAAAAAAAYK}
{\bkmkend AAAAAAAAYK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 209} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG\~ 1}}
\par
{\bkmkstart AAAAAAAAYL}
{\bkmkend AAAAAAAAYL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 208} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAAAYM}
{\bkmkend AAAAAAAAYM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 217} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP\~ 1}}
\par
{\bkmkstart AAAAAAAAYN}
{\bkmkend AAAAAAAAYN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 210} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY\~ 1}}
\par
{\bkmkstart AAAAAAAAYO}
{\bkmkend AAAAAAAAYO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 214} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP\~ 1}}
\par
{\bkmkstart AAAAAAAAYP}
{\bkmkend AAAAAAAAYP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 212} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT\~ 1}}
\par
{\bkmkstart AAAAAAAAYQ}
{\bkmkend AAAAAAAAYQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 211} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO\~ 1}}
\par
{\bkmkstart AAAAAAAAYR}
{\bkmkend AAAAAAAAYR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 213} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAAAYS}
{\bkmkend AAAAAAAAYS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 215} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAYT}
{\bkmkend AAAAAAAAYT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 33} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP\~ 2}}
\par
{\bkmkstart AAAAAAAAYU}
{\bkmkend AAAAAAAAYU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 204} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAAAYV}
{\bkmkend AAAAAAAAYV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 393} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RNG_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RNG_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RNG_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAYW}
{\bkmkend AAAAAAAAYW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 62} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RSA_MAX_BIT_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RSA_MAX_BIT_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RSA_MAX_BIT_LEN\~ 3072}}
\par
{\bkmkstart AAAAAAAAYX}
{\bkmkend AAAAAAAAYX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 241} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTC_FAST_MEM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTC_FAST_MEM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAYY}
{\bkmkend AAAAAAAAYY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 30} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH\~ 1}}
\par
{\bkmkstart AAAAAAAAYZ}
{\bkmkend AAAAAAAAYZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 350} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTC_MEM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTC_MEM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTC_MEM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZA}
{\bkmkend AAAAAAAAZA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 31} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZB}
{\bkmkend AAAAAAAAZB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 145} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_HOLD_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_HOLD_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_HOLD_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZC}
{\bkmkend AAAAAAAAZC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 143} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZD}
{\bkmkend AAAAAAAAZD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 142} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_PIN_COUNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_PIN_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_PIN_COUNT\~ 8}}
\par
{\bkmkstart AAAAAAAAZE}
{\bkmkend AAAAAAAAZE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 141} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_WAKE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_WAKE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_WAKE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZF}
{\bkmkend AAAAAAAAZF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 144} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDIO_SLAVE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDIO_SLAVE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDIO_SLAVE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZG}
{\bkmkend AAAAAAAAZG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 48} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_CHANNELS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_CHANNELS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_CHANNELS_PER_GROUP\~ 4}}
\par
{\bkmkstart AAAAAAAAZH}
{\bkmkend AAAAAAAAZH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 250} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M\~ 1}}
\par
{\bkmkstart AAAAAAAAZI}
{\bkmkend AAAAAAAAZI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 251} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_CLK_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_CLK_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_CLK_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAAAZJ}
{\bkmkend AAAAAAAAZJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 252} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAAAZK}
{\bkmkend AAAAAAAAZK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 249} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZL}
{\bkmkend AAAAAAAAZL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 34} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SECURE_BOOT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SECURE_BOOT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SECURE_BOOT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZM}
{\bkmkend AAAAAAAAZM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 47} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SECURE_BOOT_V2_ECC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SECURE_BOOT_V2_ECC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SECURE_BOOT_V2_ECC\~ 1}}
\par
{\bkmkstart AAAAAAAAZN}
{\bkmkend AAAAAAAAZN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 317} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SECURE_BOOT_V2_RSA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SECURE_BOOT_V2_RSA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SECURE_BOOT_V2_RSA\~ 1}}
\par
{\bkmkstart AAAAAAAAZO}
{\bkmkend AAAAAAAAZO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 316} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE\~ 3968}}
\par
{\bkmkstart AAAAAAAAZP}
{\bkmkend AAAAAAAAZP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 242} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_GDMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_GDMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_GDMA\~ 1}}
\par
{\bkmkstart AAAAAAAAZQ}
{\bkmkend AAAAAAAAZQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 245} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_DMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_DMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_DMA\~ 1}}
\par
{\bkmkstart AAAAAAAAZR}
{\bkmkend AAAAAAAAZR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 243} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_RESUME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_RESUME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_RESUME\~ 1}}
\par
{\bkmkstart AAAAAAAAZS}
{\bkmkend AAAAAAAAZS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 244} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_SHA1\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_SHA1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_SHA1\~ 1}}
\par
{\bkmkstart AAAAAAAAZT}
{\bkmkend AAAAAAAAZT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 246} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_SHA224\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_SHA224}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_SHA224\~ 1}}
\par
{\bkmkstart AAAAAAAAZU}
{\bkmkend AAAAAAAAZU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 247} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_SHA256\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_SHA256}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_SHA256\~ 1}}
\par
{\bkmkstart AAAAAAAAZV}
{\bkmkend AAAAAAAAZV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 248} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZW}
{\bkmkend AAAAAAAAZW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 42} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHARED_IDCACHE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHARED_IDCACHE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHARED_IDCACHE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZX}
{\bkmkend AAAAAAAAZX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 98} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_FLASH_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_FLASH_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_FLASH_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAAAZY}
{\bkmkend AAAAAAAAZY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 61} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MAX_CS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MAX_CS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MAX_CS_NUM\~ 6}}
\par
{\bkmkstart AAAAAAAAZZ}
{\bkmkend AAAAAAAAZZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 254} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MAX_PRE_DIVIDER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MAX_PRE_DIVIDER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MAX_PRE_DIVIDER\~ 16}}
\par
{\bkmkstart AAAAAAABAA}
{\bkmkend AAAAAAABAA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 270} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE\~ 64}}
\par
{\bkmkstart AAAAAAABAB}
{\bkmkend AAAAAAABAB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 255} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME\~ 1}}
\par
{\bkmkstart AAAAAAABAC}
{\bkmkend AAAAAAABAC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 273} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND\~ 1}}
\par
{\bkmkstart AAAAAAABAD}
{\bkmkend AAAAAAABAD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 272} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE\~ 1}}
\par
{\bkmkstart AAAAAAABAE}
{\bkmkend AAAAAAABAE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 271} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS\~ 1}}
\par
{\bkmkstart AAAAAAABAF}
{\bkmkend AAAAAAABAF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 276} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR\~ 1}}
\par
{\bkmkstart AAAAAAABAG}
{\bkmkend AAAAAAABAG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 274} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND\~ 1}}
\par
{\bkmkstart AAAAAAABAH}
{\bkmkend AAAAAAABAH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 275} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_WRAP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_WRAP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP\~ 1}}
\par
{\bkmkstart AAAAAAABAI}
{\bkmkend AAAAAAABAI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 277} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_PERIPH_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_PERIPH_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_PERIPH_NUM\~ 2}}
\par
{\bkmkstart AAAAAAABAJ}
{\bkmkend AAAAAAABAJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 253} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX\~ 1}}
\par
{\bkmkstart AAAAAAABAK}
{\bkmkend AAAAAAABAK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 267} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX\~ 0x3FFFA}}
\par
{\bkmkstart AAAAAAABAL}
{\bkmkend AAAAAAABAL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 268} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SCT_REG_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SCT_REG_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SCT_REG_NUM\~ 14}}
\par
{\bkmkstart AAAAAAABAM}
{\bkmkend AAAAAAABAM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 266} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SCT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SCT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SCT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABAN}
{\bkmkend AAAAAAABAN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 265} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS\~ 1}}
\par
{\bkmkstart AAAAAAABAO}
{\bkmkend AAAAAAABAO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 257} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CD_SIG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CD_SIG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CD_SIG\~ 1}}
\par
{\bkmkstart AAAAAAABAP}
{\bkmkend AAAAAAABAP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 258} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M\~ 1}}
\par
{\bkmkstart AAAAAAABAQ}
{\bkmkend AAAAAAABAQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 263} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST\~ 1}}
\par
{\bkmkstart AAAAAAABAR}
{\bkmkend AAAAAAABAR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 264} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CLK_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CLK_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAABAS}
{\bkmkend AAAAAAABAS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 262} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS\~ 1}}
\par
{\bkmkstart AAAAAAABAT}
{\bkmkend AAAAAAABAT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 259} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_DDRCLK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_DDRCLK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_DDRCLK\~ 1}}
\par
{\bkmkstart AAAAAAABAU}
{\bkmkend AAAAAAABAU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 256} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2\~ 1}}
\par
{\bkmkstart AAAAAAABAV}
{\bkmkend AAAAAAABAV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 260} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAABAW}
{\bkmkend AAAAAAABAW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 261} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SUPPORT_COEXISTENCE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SUPPORT_COEXISTENCE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SUPPORT_COEXISTENCE\~ 1}}
\par
{\bkmkstart AAAAAAABAX}
{\bkmkend AAAAAAABAX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 39} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY\~ 1}}
\par
{\bkmkstart AAAAAAABAY}
{\bkmkend AAAAAAABAY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 320} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SUPPORTS_SECURE_DL_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SUPPORTS_SECURE_DL_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE\~ 1}}
\par
{\bkmkstart AAAAAAABAZ}
{\bkmkend AAAAAAABAZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 25} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE\~ 1}}
\par
{\bkmkstart AAAAAAABBA}
{\bkmkend AAAAAAABBA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 288} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_ALARM_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_ALARM_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_ALARM_NUM\~ 3}}
\par
{\bkmkstart AAAAAAABBB}
{\bkmkend AAAAAAABBB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 282} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI\~ 20}}
\par
{\bkmkstart AAAAAAABBC}
{\bkmkend AAAAAAABBC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 284} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO\~ 32}}
\par
{\bkmkstart AAAAAAABBD}
{\bkmkend AAAAAAABBD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 283} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_COUNTER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_COUNTER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_COUNTER_NUM\~ 2}}
\par
{\bkmkstart AAAAAAABBE}
{\bkmkend AAAAAAABBE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 281} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_FIXED_DIVIDER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_FIXED_DIVIDER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER\~ 1}}
\par
{\bkmkstart AAAAAAABBF}
{\bkmkend AAAAAAABBF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 285} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_INT_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_INT_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_INT_LEVEL\~ 1}}
\par
{\bkmkstart AAAAAAABBG}
{\bkmkend AAAAAAABBG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 287} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAABBH}
{\bkmkend AAAAAAABBH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 289} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST\~ 1}}
\par
{\bkmkstart AAAAAAABBI}
{\bkmkend AAAAAAABBI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 286} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABBJ}
{\bkmkend AAAAAAABBJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 38} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMP_SENSOR_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMP_SENSOR_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMP_SENSOR_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABBK}
{\bkmkend AAAAAAABBK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 22} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABBL}
{\bkmkend AAAAAAABBL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 389} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAABBM}
{\bkmkend AAAAAAABBM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 390} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC\~ 1}}
\par
{\bkmkstart AAAAAAABBN}
{\bkmkend AAAAAAABBN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 387} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAABBO}
{\bkmkend AAAAAAABBO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 391} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAABBP}
{\bkmkend AAAAAAABBP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 388} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN\~ 1}}
\par
{\bkmkstart AAAAAAABBQ}
{\bkmkend AAAAAAABBQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 392} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH\~ 54}}
\par
{\bkmkstart AAAAAAABBR}
{\bkmkend AAAAAAABBR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 294} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST\~ 1}}
\par
{\bkmkstart AAAAAAABBS}
{\bkmkend AAAAAAABBS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 296} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAABBT}
{\bkmkend AAAAAAABBT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 295} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAABBU}
{\bkmkend AAAAAAABBU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 293} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS\~ 2}}
\par
{\bkmkstart AAAAAAABBV}
{\bkmkend AAAAAAABBV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 297} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUPS\~ 2}}
\par
{\bkmkstart AAAAAAABBW}
{\bkmkend AAAAAAABBW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 292} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAABBX}
{\bkmkend AAAAAAABBX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 298} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAABBY}
{\bkmkend AAAAAAABBY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 299} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_BRP_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_BRP_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_BRP_MAX\~ 32768}}
\par
{\bkmkstart AAAAAAABBZ}
{\bkmkend AAAAAAABBZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 306} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_BRP_MIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_BRP_MIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_BRP_MIN\~ 2}}
\par
{\bkmkstart AAAAAAABCA}
{\bkmkend AAAAAAABCA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 305} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAABCB}
{\bkmkend AAAAAAABCB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 304} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_CONTROLLER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_CONTROLLER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_CONTROLLER_NUM\~ 2}}
\par
{\bkmkstart AAAAAAABCC}
{\bkmkend AAAAAAABCC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 302} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_MASK_FILTER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_MASK_FILTER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_MASK_FILTER_NUM\~ 1}}
\par
{\bkmkstart AAAAAAABCD}
{\bkmkend AAAAAAABCD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 303} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAABCE}
{\bkmkend AAAAAAABCE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 308} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABCF}
{\bkmkend AAAAAAABCF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 15} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS\~ 1}}
\par
{\bkmkstart AAAAAAABCG}
{\bkmkend AAAAAAABCG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 307} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_BITRATE_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_BITRATE_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_BITRATE_MAX\~ 5000000}}
\par
{\bkmkstart AAAAAAABCH}
{\bkmkend AAAAAAABCH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 332} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_FIFO_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_FIFO_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_FIFO_LEN\~ 128}}
\par
{\bkmkstart AAAAAAABCI}
{\bkmkend AAAAAAABCI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 330} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_HAS_LP_UART\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_HAS_LP_UART}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_HAS_LP_UART\~ 1}}
\par
{\bkmkstart AAAAAAABCJ}
{\bkmkend AAAAAAABCJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 337} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_HP_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_HP_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_HP_NUM\~ 2}}
\par
{\bkmkstart AAAAAAABCK}
{\bkmkend AAAAAAABCK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 328} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_LP_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_LP_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_LP_NUM\~ 1}}
\par
{\bkmkstart AAAAAAABCL}
{\bkmkend AAAAAAABCL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 329} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_NUM\~ 3}}
\par
{\bkmkstart AAAAAAABCM}
{\bkmkend AAAAAAABCM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 327} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND\~ 1}}
\par
{\bkmkstart AAAAAAABCN}
{\bkmkend AAAAAAABCN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 339} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK\~ 1}}
\par
{\bkmkstart AAAAAAABCO}
{\bkmkend AAAAAAABCO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 333} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_RTC_CLK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_RTC_CLK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_RTC_CLK\~ 1}}
\par
{\bkmkstart AAAAAAABCP}
{\bkmkend AAAAAAABCP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 334} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAABCQ}
{\bkmkend AAAAAAABCQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 338} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_WAKEUP_INT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_WAKEUP_INT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT\~ 1}}
\par
{\bkmkstart AAAAAAABCR}
{\bkmkend AAAAAAABCR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 336} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_XTAL_CLK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_XTAL_CLK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_XTAL_CLK\~ 1}}
\par
{\bkmkstart AAAAAAABCS}
{\bkmkend AAAAAAABCS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 335} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABCT}
{\bkmkend AAAAAAABCT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 8} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN\~ 5}}
\par
{\bkmkstart AAAAAAABCU}
{\bkmkend AAAAAAABCU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 340} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE\~ 1}}
\par
{\bkmkstart AAAAAAABCV}
{\bkmkend AAAAAAABCV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 341} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE\~ 1}}
\par
{\bkmkstart AAAAAAABCW}
{\bkmkend AAAAAAABCW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 344} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE\~ 1}}
\par
{\bkmkstart AAAAAAABCX}
{\bkmkend AAAAAAABCX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 342} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE\~ 1}}
\par
{\bkmkstart AAAAAAABCY}
{\bkmkend AAAAAAABCY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 343} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UHCI_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UHCI_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UHCI_NUM\~ 1}}
\par
{\bkmkstart AAAAAAABCZ}
{\bkmkend AAAAAAABCZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 345} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UHCI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UHCI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UHCI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABDA}
{\bkmkend AAAAAAABDA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 9} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ULP_LP_UART_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ULP_LP_UART_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ULP_LP_UART_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABDB}
{\bkmkend AAAAAAABDB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 57} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ULP_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ULP_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ULP_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABDC}
{\bkmkend AAAAAAABDC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 26} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABDD}
{\bkmkend AAAAAAABDD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 21} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WDT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WDT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WDT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABDE}
{\bkmkend AAAAAAABDE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 60} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_CSI_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_CSI_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_CSI_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABDF}
{\bkmkend AAAAAAABDF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 398} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_FTM_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_FTM_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_FTM_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABDG}
{\bkmkend AAAAAAABDG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 395} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_GCMP_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_GCMP_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_GCMP_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABDH}
{\bkmkend AAAAAAABDH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 396} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_HE_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_HE_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_HE_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABDI}
{\bkmkend AAAAAAABDI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 400} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_HW_TSF\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_HW_TSF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_HW_TSF\~ 1}}
\par
{\bkmkstart AAAAAAABDJ}
{\bkmkend AAAAAAABDJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 394} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH\~ 12}}
\par
{\bkmkstart AAAAAAABDK}
{\bkmkend AAAAAAABDK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 349} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_MAC_VERSION_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_MAC_VERSION_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_MAC_VERSION_NUM\~ 2}}
\par
{\bkmkstart AAAAAAABDL}
{\bkmkend AAAAAAABDL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 401} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_MESH_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_MESH_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_MESH_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABDM}
{\bkmkend AAAAAAABDM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 399} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABDN}
{\bkmkend AAAAAAABDN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 24} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_WAPI_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_WAPI_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_WAPI_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABDO}
{\bkmkend AAAAAAABDO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 397} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN\~ 1}}
\par
{\bkmkstart AAAAAAABDP}
{\bkmkend AAAAAAABDP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 68} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_XTAL_SUPPORT_40M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_XTAL_SUPPORT_40M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_XTAL_SUPPORT_40M\~ 1}}
\par
{\bkmkstart AAAAAAABDQ}
{\bkmkend AAAAAAABDQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 67} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_BROWNOUT_RESET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_BROWNOUT_RESET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_BROWNOUT_RESET\~ 1}}
\par
{\bkmkstart AAAAAAABDR}
{\bkmkend AAAAAAABDR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 645} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC\~ 1}}
\par
{\bkmkstart AAAAAAABDS}
{\bkmkend AAAAAAABDS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 644} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS\~ 1}}
\par
{\bkmkstart AAAAAAABDT}
{\bkmkend AAAAAAABDT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 649} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE\~ 1}}
\par
{\bkmkstart AAAAAAABDU}
{\bkmkend AAAAAAABDU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 655} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS\~ 20}}
\par
{\bkmkstart AAAAAAABDV}
{\bkmkend AAAAAAABDV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 651} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_ERASE_YIELD_TICKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_ERASE_YIELD_TICKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS\~ 1}}
\par
{\bkmkstart AAAAAAABDW}
{\bkmkend AAAAAAABDW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 652} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABDX}
{\bkmkend AAAAAAABDX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 647} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_ROM_DRIVER_PATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_ROM_DRIVER_PATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH\~ 1}}
\par
{\bkmkstart AAAAAAABDY}
{\bkmkend AAAAAAABDY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 648} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US\~ 50}}
\par
{\bkmkstart AAAAAAABDZ}
{\bkmkend AAAAAAABDZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 646} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAABEA}
{\bkmkend AAAAAAABEA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 654} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE\~ 8192}}
\par
{\bkmkstart AAAAAAABEB}
{\bkmkend AAAAAAABEB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 653} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS\~ {\b CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}}}
\par
{\bkmkstart AAAAAAABEC}
{\bkmkend AAAAAAABEC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 682} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_YIELD_DURING_ERASE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_YIELD_DURING_ERASE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_YIELD_DURING_ERASE\~ 1}}
\par
{\bkmkstart AAAAAAABED}
{\bkmkend AAAAAAABED}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 650} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_STACK_CHECK_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_STACK_CHECK_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_STACK_CHECK_NONE\~ {\b CONFIG_COMPILER_STACK_CHECK_MODE_NONE}}}
\par
{\bkmkstart AAAAAAABEE}
{\bkmkend AAAAAAABEE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 683} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SYSTEM_EVENT_QUEUE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SYSTEM_EVENT_QUEUE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SYSTEM_EVENT_QUEUE_SIZE\~ {\b CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}}}
\par
{\bkmkstart AAAAAAABEF}
{\bkmkend AAAAAAABEF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 684} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE\~ {\b CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}}}
\par
{\bkmkstart AAAAAAABEG}
{\bkmkend AAAAAAABEG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 685} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TASK_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TASK_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TASK_WDT\~ {\b CONFIG_ESP_TASK_WDT_INIT}}}
\par
{\bkmkstart AAAAAAABEH}
{\bkmkend AAAAAAABEH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 686} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0\~ {\b CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}}}
\par
{\bkmkstart AAAAAAABEI}
{\bkmkend AAAAAAABEI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 687} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TASK_WDT_TIMEOUT_S\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TASK_WDT_TIMEOUT_S}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TASK_WDT_TIMEOUT_S\~ {\b CONFIG_ESP_TASK_WDT_TIMEOUT_S}}}
\par
{\bkmkstart AAAAAAABEJ}
{\bkmkend AAAAAAABEJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 688} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TIMER_QUEUE_LENGTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TIMER_QUEUE_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TIMER_QUEUE_LENGTH\~ {\b CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}}}
\par
{\bkmkstart AAAAAAABEK}
{\bkmkend AAAAAAABEK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 689} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TIMER_TASK_PRIORITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TIMER_TASK_PRIORITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TIMER_TASK_PRIORITY\~ {\b CONFIG_FREERTOS_TIMER_TASK_PRIORITY}}}
\par
{\bkmkstart AAAAAAABEL}
{\bkmkend AAAAAAABEL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 690} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TIMER_TASK_STACK_DEPTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TIMER_TASK_STACK_DEPTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TIMER_TASK_STACK_DEPTH\~ {\b CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}}}
\par
{\bkmkstart AAAAAAABEM}
{\bkmkend AAAAAAABEM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 691} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_XTAL_FREQ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_XTAL_FREQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_XTAL_FREQ\~ 40}}
\par
{\bkmkstart AAAAAAABEN}
{\bkmkend AAAAAAABEN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 542} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_XTAL_FREQ_40\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_XTAL_FREQ_40}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_XTAL_FREQ_40\~ 1}}
\par
{\bkmkstart AAAAAAABEO}
{\bkmkend AAAAAAABEO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 541} del archivo {\b sdkconfig.h}.}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
sdkconfig.h\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/config/sdkconfig.h}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/config/sdkconfig.h}
{\bkmkstart AAAAAAAAAE}
{\bkmkend AAAAAAAAAE}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf20 /*}\par
00002 {\cf20  * Automatically generated file. DO NOT EDIT.}\par
00003 {\cf20  * Espressif IoT Development Framework (ESP-IDF) 5.5.0 Configuration Header}\par
00004 {\cf20  */}\par
00005 {\cf21 #pragma once}\par
00006 {\cf21 #define CONFIG_SOC_ADC_SUPPORTED 1}\par
00007 {\cf21 #define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1}\par
00008 {\cf21 #define CONFIG_SOC_UART_SUPPORTED 1}\par
00009 {\cf21 #define CONFIG_SOC_UHCI_SUPPORTED 1}\par
00010 {\cf21 #define CONFIG_SOC_GDMA_SUPPORTED 1}\par
00011 {\cf21 #define CONFIG_SOC_AHB_GDMA_SUPPORTED 1}\par
00012 {\cf21 #define CONFIG_SOC_GPTIMER_SUPPORTED 1}\par
00013 {\cf21 #define CONFIG_SOC_PCNT_SUPPORTED 1}\par
00014 {\cf21 #define CONFIG_SOC_MCPWM_SUPPORTED 1}\par
00015 {\cf21 #define CONFIG_SOC_TWAI_SUPPORTED 1}\par
00016 {\cf21 #define CONFIG_SOC_ETM_SUPPORTED 1}\par
00017 {\cf21 #define CONFIG_SOC_PARLIO_SUPPORTED 1}\par
00018 {\cf21 #define CONFIG_SOC_BT_SUPPORTED 1}\par
00019 {\cf21 #define CONFIG_SOC_IEEE802154_SUPPORTED 1}\par
00020 {\cf21 #define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1}\par
00021 {\cf21 #define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1}\par
00022 {\cf21 #define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1}\par
00023 {\cf21 #define CONFIG_SOC_PHY_SUPPORTED 1}\par
00024 {\cf21 #define CONFIG_SOC_WIFI_SUPPORTED 1}\par
00025 {\cf21 #define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1}\par
00026 {\cf21 #define CONFIG_SOC_ULP_SUPPORTED 1}\par
00027 {\cf21 #define CONFIG_SOC_LP_CORE_SUPPORTED 1}\par
00028 {\cf21 #define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1}\par
00029 {\cf21 #define CONFIG_SOC_EFUSE_SUPPORTED 1}\par
00030 {\cf21 #define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1}\par
00031 {\cf21 #define CONFIG_SOC_RTC_MEM_SUPPORTED 1}\par
00032 {\cf21 #define CONFIG_SOC_I2S_SUPPORTED 1}\par
00033 {\cf21 #define CONFIG_SOC_RMT_SUPPORTED 1}\par
00034 {\cf21 #define CONFIG_SOC_SDM_SUPPORTED 1}\par
00035 {\cf21 #define CONFIG_SOC_GPSPI_SUPPORTED 1}\par
00036 {\cf21 #define CONFIG_SOC_LEDC_SUPPORTED 1}\par
00037 {\cf21 #define CONFIG_SOC_I2C_SUPPORTED 1}\par
00038 {\cf21 #define CONFIG_SOC_SYSTIMER_SUPPORTED 1}\par
00039 {\cf21 #define CONFIG_SOC_SUPPORT_COEXISTENCE 1}\par
00040 {\cf21 #define CONFIG_SOC_AES_SUPPORTED 1}\par
00041 {\cf21 #define CONFIG_SOC_MPI_SUPPORTED 1}\par
00042 {\cf21 #define CONFIG_SOC_SHA_SUPPORTED 1}\par
00043 {\cf21 #define CONFIG_SOC_HMAC_SUPPORTED 1}\par
00044 {\cf21 #define CONFIG_SOC_DIG_SIGN_SUPPORTED 1}\par
00045 {\cf21 #define CONFIG_SOC_ECC_SUPPORTED 1}\par
00046 {\cf21 #define CONFIG_SOC_FLASH_ENC_SUPPORTED 1}\par
00047 {\cf21 #define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1}\par
00048 {\cf21 #define CONFIG_SOC_SDIO_SLAVE_SUPPORTED 1}\par
00049 {\cf21 #define CONFIG_SOC_BOD_SUPPORTED 1}\par
00050 {\cf21 #define CONFIG_SOC_APM_SUPPORTED 1}\par
00051 {\cf21 #define CONFIG_SOC_PMU_SUPPORTED 1}\par
00052 {\cf21 #define CONFIG_SOC_PAU_SUPPORTED 1}\par
00053 {\cf21 #define CONFIG_SOC_LP_TIMER_SUPPORTED 1}\par
00054 {\cf21 #define CONFIG_SOC_LP_AON_SUPPORTED 1}\par
00055 {\cf21 #define CONFIG_SOC_LP_PERIPHERALS_SUPPORTED 1}\par
00056 {\cf21 #define CONFIG_SOC_LP_I2C_SUPPORTED 1}\par
00057 {\cf21 #define CONFIG_SOC_ULP_LP_UART_SUPPORTED 1}\par
00058 {\cf21 #define CONFIG_SOC_CLK_TREE_SUPPORTED 1}\par
00059 {\cf21 #define CONFIG_SOC_ASSIST_DEBUG_SUPPORTED 1}\par
00060 {\cf21 #define CONFIG_SOC_WDT_SUPPORTED 1}\par
00061 {\cf21 #define CONFIG_SOC_SPI_FLASH_SUPPORTED 1}\par
00062 {\cf21 #define CONFIG_SOC_RNG_SUPPORTED 1}\par
00063 {\cf21 #define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1}\par
00064 {\cf21 #define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1}\par
00065 {\cf21 #define CONFIG_SOC_MODEM_CLOCK_SUPPORTED 1}\par
00066 {\cf21 #define CONFIG_SOC_PM_SUPPORTED 1}\par
00067 {\cf21 #define CONFIG_SOC_XTAL_SUPPORT_40M 1}\par
00068 {\cf21 #define CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN 1}\par
00069 {\cf21 #define CONFIG_SOC_AES_SUPPORT_DMA 1}\par
00070 {\cf21 #define CONFIG_SOC_AES_GDMA 1}\par
00071 {\cf21 #define CONFIG_SOC_AES_SUPPORT_AES_128 1}\par
00072 {\cf21 #define CONFIG_SOC_AES_SUPPORT_AES_256 1}\par
00073 {\cf21 #define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1}\par
00074 {\cf21 #define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1}\par
00075 {\cf21 #define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1}\par
00076 {\cf21 #define CONFIG_SOC_ADC_DMA_SUPPORTED 1}\par
00077 {\cf21 #define CONFIG_SOC_ADC_PERIPH_NUM 1}\par
00078 {\cf21 #define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 7}\par
00079 {\cf21 #define CONFIG_SOC_ADC_ATTEN_NUM 4}\par
00080 {\cf21 #define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 1}\par
00081 {\cf21 #define CONFIG_SOC_ADC_PATT_LEN_MAX 8}\par
00082 {\cf21 #define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12}\par
00083 {\cf21 #define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12}\par
00084 {\cf21 #define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2}\par
00085 {\cf21 #define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2}\par
00086 {\cf21 #define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4}\par
00087 {\cf21 #define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4}\par
00088 {\cf21 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333}\par
00089 {\cf21 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611}\par
00090 {\cf21 #define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12}\par
00091 {\cf21 #define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12}\par
00092 {\cf21 #define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1}\par
00093 {\cf21 #define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1}\par
00094 {\cf21 #define CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED 1}\par
00095 {\cf21 #define CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR 1}\par
00096 {\cf21 #define CONFIG_SOC_ADC_SHARED_POWER 1}\par
00097 {\cf21 #define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1}\par
00098 {\cf21 #define CONFIG_SOC_SHARED_IDCACHE_SUPPORTED 1}\par
00099 {\cf21 #define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1}\par
00100 {\cf21 #define CONFIG_SOC_CPU_CORES_NUM 1}\par
00101 {\cf21 #define CONFIG_SOC_CPU_INTR_NUM 32}\par
00102 {\cf21 #define CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC 1}\par
00103 {\cf21 #define CONFIG_SOC_INT_PLIC_SUPPORTED 1}\par
00104 {\cf21 #define CONFIG_SOC_CPU_HAS_CSR_PC 1}\par
00105 {\cf21 #define CONFIG_SOC_CPU_BREAKPOINTS_NUM 4}\par
00106 {\cf21 #define CONFIG_SOC_CPU_WATCHPOINTS_NUM 4}\par
00107 {\cf21 #define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000}\par
00108 {\cf21 #define CONFIG_SOC_CPU_HAS_PMA 1}\par
00109 {\cf21 #define CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP 1}\par
00110 {\cf21 #define CONFIG_SOC_CPU_PMP_REGION_GRANULARITY 4}\par
00111 {\cf21 #define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 3072}\par
00112 {\cf21 #define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16}\par
00113 {\cf21 #define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100}\par
00114 {\cf21 #define CONFIG_SOC_AHB_GDMA_VERSION 1}\par
00115 {\cf21 #define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1}\par
00116 {\cf21 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 3}\par
00117 {\cf21 #define CONFIG_SOC_GDMA_SUPPORT_ETM 1}\par
00118 {\cf21 #define CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION 1}\par
00119 {\cf21 #define CONFIG_SOC_ETM_GROUPS 1}\par
00120 {\cf21 #define CONFIG_SOC_ETM_CHANNELS_PER_GROUP 50}\par
00121 {\cf21 #define CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION 1}\par
00122 {\cf21 #define CONFIG_SOC_GPIO_PORT 1}\par
00123 {\cf21 #define CONFIG_SOC_GPIO_PIN_COUNT 31}\par
00124 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1}\par
00125 {\cf21 #define CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM 8}\par
00126 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_ETM 1}\par
00127 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1}\par
00128 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP 1}\par
00129 {\cf21 #define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1}\par
00130 {\cf21 #define CONFIG_SOC_GPIO_IN_RANGE_MAX 30}\par
00131 {\cf21 #define CONFIG_SOC_GPIO_OUT_RANGE_MAX 30}\par
00132 {\cf21 #define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK 0}\par
00133 {\cf21 #define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT 8}\par
00134 {\cf21 #define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x000000007FFFFF00}\par
00135 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1}\par
00136 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP 1}\par
00137 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP 1}\par
00138 {\cf21 #define CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX 1}\par
00139 {\cf21 #define CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE 1}\par
00140 {\cf21 #define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3}\par
00141 {\cf21 #define CONFIG_SOC_RTCIO_PIN_COUNT 8}\par
00142 {\cf21 #define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1}\par
00143 {\cf21 #define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1}\par
00144 {\cf21 #define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1}\par
00145 {\cf21 #define CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED 1}\par
00146 {\cf21 #define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8}\par
00147 {\cf21 #define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8}\par
00148 {\cf21 #define CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE 1}\par
00149 {\cf21 #define CONFIG_SOC_I2C_NUM 2}\par
00150 {\cf21 #define CONFIG_SOC_HP_I2C_NUM 1}\par
00151 {\cf21 #define CONFIG_SOC_I2C_FIFO_LEN 32}\par
00152 {\cf21 #define CONFIG_SOC_I2C_CMD_REG_NUM 8}\par
00153 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_SLAVE 1}\par
00154 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST 1}\par
00155 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1}\par
00156 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_XTAL 1}\par
00157 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_RTC 1}\par
00158 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1}\par
00159 {\cf21 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1}\par
00160 {\cf21 #define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1}\par
00161 {\cf21 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1}\par
00162 {\cf21 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH 1}\par
00163 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION 1}\par
00164 {\cf21 #define CONFIG_SOC_LP_I2C_NUM 1}\par
00165 {\cf21 #define CONFIG_SOC_LP_I2C_FIFO_LEN 16}\par
00166 {\cf21 #define CONFIG_SOC_I2S_NUM 1}\par
00167 {\cf21 #define CONFIG_SOC_I2S_HW_VERSION_2 1}\par
00168 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_ETM 1}\par
00169 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_XTAL 1}\par
00170 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1}\par
00171 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PCM 1}\par
00172 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PDM 1}\par
00173 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1}\par
00174 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1}\par
00175 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1}\par
00176 {\cf21 #define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2}\par
00177 {\cf21 #define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 1}\par
00178 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_TDM 1}\par
00179 {\cf21 #define CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION 1}\par
00180 {\cf21 #define CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK 1}\par
00181 {\cf21 #define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1}\par
00182 {\cf21 #define CONFIG_SOC_LEDC_TIMER_NUM 4}\par
00183 {\cf21 #define CONFIG_SOC_LEDC_CHANNEL_NUM 6}\par
00184 {\cf21 #define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 20}\par
00185 {\cf21 #define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1}\par
00186 {\cf21 #define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED 1}\par
00187 {\cf21 #define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX 16}\par
00188 {\cf21 #define CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH 10}\par
00189 {\cf21 #define CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION 1}\par
00190 {\cf21 #define CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE 1}\par
00191 {\cf21 #define CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED 1}\par
00192 {\cf21 #define CONFIG_SOC_MMU_PERIPH_NUM 1}\par
00193 {\cf21 #define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1}\par
00194 {\cf21 #define CONFIG_SOC_MMU_DI_VADDR_SHARED 1}\par
00195 {\cf21 #define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000}\par
00196 {\cf21 #define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8}\par
00197 {\cf21 #define CONFIG_SOC_PCNT_GROUPS 1}\par
00198 {\cf21 #define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4}\par
00199 {\cf21 #define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2}\par
00200 {\cf21 #define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2}\par
00201 {\cf21 #define CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE 1}\par
00202 {\cf21 #define CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION 1}\par
00203 {\cf21 #define CONFIG_SOC_RMT_GROUPS 1}\par
00204 {\cf21 #define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 2}\par
00205 {\cf21 #define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 2}\par
00206 {\cf21 #define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 4}\par
00207 {\cf21 #define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48}\par
00208 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1}\par
00209 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1}\par
00210 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP 1}\par
00211 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1}\par
00212 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1}\par
00213 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1}\par
00214 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1}\par
00215 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_XTAL 1}\par
00216 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1}\par
00217 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION 1}\par
00218 {\cf21 #define CONFIG_SOC_MCPWM_GROUPS 1}\par
00219 {\cf21 #define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3}\par
00220 {\cf21 #define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3}\par
00221 {\cf21 #define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2}\par
00222 {\cf21 #define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2}\par
00223 {\cf21 #define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2}\par
00224 {\cf21 #define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3}\par
00225 {\cf21 #define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1}\par
00226 {\cf21 #define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3}\par
00227 {\cf21 #define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3}\par
00228 {\cf21 #define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1}\par
00229 {\cf21 #define CONFIG_SOC_MCPWM_SUPPORT_ETM 1}\par
00230 {\cf21 #define CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP 1}\par
00231 {\cf21 #define CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION 1}\par
00232 {\cf21 #define CONFIG_SOC_PARLIO_GROUPS 1}\par
00233 {\cf21 #define CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP 1}\par
00234 {\cf21 #define CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP 1}\par
00235 {\cf21 #define CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH 16}\par
00236 {\cf21 #define CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH 16}\par
00237 {\cf21 #define CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT 1}\par
00238 {\cf21 #define CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION 1}\par
00239 {\cf21 #define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4}\par
00240 {\cf21 #define CONFIG_SOC_MPI_OPERATIONS_NUM 3}\par
00241 {\cf21 #define CONFIG_SOC_RSA_MAX_BIT_LEN 3072}\par
00242 {\cf21 #define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968}\par
00243 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_DMA 1}\par
00244 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_RESUME 1}\par
00245 {\cf21 #define CONFIG_SOC_SHA_GDMA 1}\par
00246 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_SHA1 1}\par
00247 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_SHA224 1}\par
00248 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_SHA256 1}\par
00249 {\cf21 #define CONFIG_SOC_SDM_GROUPS 1}\par
00250 {\cf21 #define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 4}\par
00251 {\cf21 #define CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M 1}\par
00252 {\cf21 #define CONFIG_SOC_SDM_CLK_SUPPORT_XTAL 1}\par
00253 {\cf21 #define CONFIG_SOC_SPI_PERIPH_NUM 2}\par
00254 {\cf21 #define CONFIG_SOC_SPI_MAX_CS_NUM 6}\par
00255 {\cf21 #define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64}\par
00256 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1}\par
00257 {\cf21 #define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1}\par
00258 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1}\par
00259 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1}\par
00260 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1}\par
00261 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION 1}\par
00262 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1}\par
00263 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M 1}\par
00264 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST 1}\par
00265 {\cf21 #define CONFIG_SOC_SPI_SCT_SUPPORTED 1}\par
00266 {\cf21 #define CONFIG_SOC_SPI_SCT_REG_NUM 14}\par
00267 {\cf21 #define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1}\par
00268 {\cf21 #define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA}\par
00269 {\cf21 #define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1}\par
00270 {\cf21 #define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16}\par
00271 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1}\par
00272 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1}\par
00273 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1}\par
00274 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR 1}\par
00275 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1}\par
00276 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS 1}\par
00277 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1}\par
00278 {\cf21 #define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1}\par
00279 {\cf21 #define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1}\par
00280 {\cf21 #define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1}\par
00281 {\cf21 #define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2}\par
00282 {\cf21 #define CONFIG_SOC_SYSTIMER_ALARM_NUM 3}\par
00283 {\cf21 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32}\par
00284 {\cf21 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20}\par
00285 {\cf21 #define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1}\par
00286 {\cf21 #define CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST 1}\par
00287 {\cf21 #define CONFIG_SOC_SYSTIMER_INT_LEVEL 1}\par
00288 {\cf21 #define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1}\par
00289 {\cf21 #define CONFIG_SOC_SYSTIMER_SUPPORT_ETM 1}\par
00290 {\cf21 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32}\par
00291 {\cf21 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16}\par
00292 {\cf21 #define CONFIG_SOC_TIMER_GROUPS 2}\par
00293 {\cf21 #define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 1}\par
00294 {\cf21 #define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54}\par
00295 {\cf21 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1}\par
00296 {\cf21 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST 1}\par
00297 {\cf21 #define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 2}\par
00298 {\cf21 #define CONFIG_SOC_TIMER_SUPPORT_ETM 1}\par
00299 {\cf21 #define CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION 1}\par
00300 {\cf21 #define CONFIG_SOC_MWDT_SUPPORT_XTAL 1}\par
00301 {\cf21 #define CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION 1}\par
00302 {\cf21 #define CONFIG_SOC_TWAI_CONTROLLER_NUM 2}\par
00303 {\cf21 #define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1}\par
00304 {\cf21 #define CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL 1}\par
00305 {\cf21 #define CONFIG_SOC_TWAI_BRP_MIN 2}\par
00306 {\cf21 #define CONFIG_SOC_TWAI_BRP_MAX 32768}\par
00307 {\cf21 #define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1}\par
00308 {\cf21 #define CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION 1}\par
00309 {\cf21 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1}\par
00310 {\cf21 #define CONFIG_SOC_EFUSE_DIS_PAD_JTAG 1}\par
00311 {\cf21 #define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1}\par
00312 {\cf21 #define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1}\par
00313 {\cf21 #define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1}\par
00314 {\cf21 #define CONFIG_SOC_EFUSE_DIS_ICACHE 1}\par
00315 {\cf21 #define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1}\par
00316 {\cf21 #define CONFIG_SOC_SECURE_BOOT_V2_RSA 1}\par
00317 {\cf21 #define CONFIG_SOC_SECURE_BOOT_V2_ECC 1}\par
00318 {\cf21 #define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3}\par
00319 {\cf21 #define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1}\par
00320 {\cf21 #define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1}\par
00321 {\cf21 #define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64}\par
00322 {\cf21 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1}\par
00323 {\cf21 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1}\par
00324 {\cf21 #define CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED 1}\par
00325 {\cf21 #define CONFIG_SOC_APM_LP_APM0_SUPPORTED 1}\par
00326 {\cf21 #define CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED 1}\par
00327 {\cf21 #define CONFIG_SOC_UART_NUM 3}\par
00328 {\cf21 #define CONFIG_SOC_UART_HP_NUM 2}\par
00329 {\cf21 #define CONFIG_SOC_UART_LP_NUM 1}\par
00330 {\cf21 #define CONFIG_SOC_UART_FIFO_LEN 128}\par
00331 {\cf21 #define CONFIG_SOC_LP_UART_FIFO_LEN 16}\par
00332 {\cf21 #define CONFIG_SOC_UART_BITRATE_MAX 5000000}\par
00333 {\cf21 #define CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK 1}\par
00334 {\cf21 #define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1}\par
00335 {\cf21 #define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1}\par
00336 {\cf21 #define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1}\par
00337 {\cf21 #define CONFIG_SOC_UART_HAS_LP_UART 1}\par
00338 {\cf21 #define CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION 1}\par
00339 {\cf21 #define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1}\par
00340 {\cf21 #define CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN 5}\par
00341 {\cf21 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1}\par
00342 {\cf21 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE 1}\par
00343 {\cf21 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE 1}\par
00344 {\cf21 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE 1}\par
00345 {\cf21 #define CONFIG_SOC_UHCI_NUM 1}\par
00346 {\cf21 #define CONFIG_SOC_COEX_HW_PTI 1}\par
00347 {\cf21 #define CONFIG_SOC_EXTERNAL_COEX_ADVANCE 1}\par
00348 {\cf21 #define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21}\par
00349 {\cf21 #define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12}\par
00350 {\cf21 #define CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH 1}\par
00351 {\cf21 #define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1}\par
00352 {\cf21 #define CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP 1}\par
00353 {\cf21 #define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1}\par
00354 {\cf21 #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1}\par
00355 {\cf21 #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN 1}\par
00356 {\cf21 #define CONFIG_SOC_PM_SUPPORT_CPU_PD 1}\par
00357 {\cf21 #define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1}\par
00358 {\cf21 #define CONFIG_SOC_PM_SUPPORT_XTAL32K_PD 1}\par
00359 {\cf21 #define CONFIG_SOC_PM_SUPPORT_RC32K_PD 1}\par
00360 {\cf21 #define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1}\par
00361 {\cf21 #define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1}\par
00362 {\cf21 #define CONFIG_SOC_PM_SUPPORT_TOP_PD 1}\par
00363 {\cf21 #define CONFIG_SOC_PM_SUPPORT_HP_AON_PD 1}\par
00364 {\cf21 #define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1}\par
00365 {\cf21 #define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1}\par
00366 {\cf21 #define CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE 1}\par
00367 {\cf21 #define CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG 1}\par
00368 {\cf21 #define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1}\par
00369 {\cf21 #define CONFIG_SOC_PM_CPU_RETENTION_BY_SW 1}\par
00370 {\cf21 #define CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA 1}\par
00371 {\cf21 #define CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG 1}\par
00372 {\cf21 #define CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN 1}\par
00373 {\cf21 #define CONFIG_SOC_PM_PAU_LINK_NUM 4}\par
00374 {\cf21 #define CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR 1}\par
00375 {\cf21 #define CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC 1}\par
00376 {\cf21 #define CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE 1}\par
00377 {\cf21 #define CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED 1}\par
00378 {\cf21 #define CONFIG_SOC_PM_RETENTION_MODULE_NUM 32}\par
00379 {\cf21 #define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1}\par
00380 {\cf21 #define CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT 1}\par
00381 {\cf21 #define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1}\par
00382 {\cf21 #define CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED 1}\par
00383 {\cf21 #define CONFIG_SOC_CLK_RC32K_SUPPORTED 1}\par
00384 {\cf21 #define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1}\par
00385 {\cf21 #define CONFIG_SOC_RCC_IS_INDEPENDENT 1}\par
00386 {\cf21 #define CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE 1}\par
00387 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1}\par
00388 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL 1}\par
00389 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT 1}\par
00390 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM 1}\par
00391 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION 1}\par
00392 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN 1}\par
00393 {\cf21 #define CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT 1}\par
00394 {\cf21 #define CONFIG_SOC_WIFI_HW_TSF 1}\par
00395 {\cf21 #define CONFIG_SOC_WIFI_FTM_SUPPORT 1}\par
00396 {\cf21 #define CONFIG_SOC_WIFI_GCMP_SUPPORT 1}\par
00397 {\cf21 #define CONFIG_SOC_WIFI_WAPI_SUPPORT 1}\par
00398 {\cf21 #define CONFIG_SOC_WIFI_CSI_SUPPORT 1}\par
00399 {\cf21 #define CONFIG_SOC_WIFI_MESH_SUPPORT 1}\par
00400 {\cf21 #define CONFIG_SOC_WIFI_HE_SUPPORT 1}\par
00401 {\cf21 #define CONFIG_SOC_WIFI_MAC_VERSION_NUM 2}\par
00402 {\cf21 #define CONFIG_SOC_BLE_SUPPORTED 1}\par
00403 {\cf21 #define CONFIG_SOC_BLE_MESH_SUPPORTED 1}\par
00404 {\cf21 #define CONFIG_SOC_ESP_NIMBLE_CONTROLLER 1}\par
00405 {\cf21 #define CONFIG_SOC_BLE_50_SUPPORTED 1}\par
00406 {\cf21 #define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1}\par
00407 {\cf21 #define CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED 1}\par
00408 {\cf21 #define CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED 1}\par
00409 {\cf21 #define CONFIG_SOC_BLUFI_SUPPORTED 1}\par
00410 {\cf21 #define CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION 1}\par
00411 {\cf21 #define CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND 1}\par
00412 {\cf21 #define CONFIG_SOC_PHY_COMBO_MODULE 1}\par
00413 {\cf21 #define CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD 1}\par
00414 {\cf21 #define CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR 1}\par
00415 {\cf21 #define CONFIG_SOC_LP_CORE_SUPPORT_ETM 1}\par
00416 {\cf21 #define CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS 1}\par
00417 {\cf21 #define CONFIG_IDF_CMAKE 1}\par
00418 {\cf21 #define CONFIG_IDF_TOOLCHAIN "gcc"}\par
00419 {\cf21 #define CONFIG_IDF_TOOLCHAIN_GCC 1}\par
00420 {\cf21 #define CONFIG_IDF_TARGET_ARCH_RISCV 1}\par
00421 {\cf21 #define CONFIG_IDF_TARGET_ARCH "riscv"}\par
00422 {\cf21 #define CONFIG_IDF_TARGET "esp32c6"}\par
00423 {\cf21 #define CONFIG_IDF_INIT_VERSION "5.5.0"}\par
00424 {\cf21 #define CONFIG_IDF_TARGET_ESP32C6 1}\par
00425 {\cf21 #define CONFIG_IDF_FIRMWARE_CHIP_ID 0x000D}\par
00426 {\cf21 #define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1}\par
00427 {\cf21 #define CONFIG_APP_BUILD_GENERATE_BINARIES 1}\par
00428 {\cf21 #define CONFIG_APP_BUILD_BOOTLOADER 1}\par
00429 {\cf21 #define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1}\par
00430 {\cf21 #define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1}\par
00431 {\cf21 #define CONFIG_BOOTLOADER_PROJECT_VER 1}\par
00432 {\cf21 #define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0}\par
00433 {\cf21 #define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1}\par
00434 {\cf21 #define CONFIG_BOOTLOADER_LOG_VERSION_1 1}\par
00435 {\cf21 #define CONFIG_BOOTLOADER_LOG_VERSION 1}\par
00436 {\cf21 #define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1}\par
00437 {\cf21 #define CONFIG_BOOTLOADER_LOG_LEVEL 3}\par
00438 {\cf21 #define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1}\par
00439 {\cf21 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1}\par
00440 {\cf21 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1}\par
00441 {\cf21 #define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1}\par
00442 {\cf21 #define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1}\par
00443 {\cf21 #define CONFIG_BOOTLOADER_WDT_ENABLE 1}\par
00444 {\cf21 #define CONFIG_BOOTLOADER_WDT_TIME_MS 9000}\par
00445 {\cf21 #define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0}\par
00446 {\cf21 #define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1}\par
00447 {\cf21 #define CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED 1}\par
00448 {\cf21 #define CONFIG_SECURE_BOOT_V2_PREFERRED 1}\par
00449 {\cf21 #define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1}\par
00450 {\cf21 #define CONFIG_APP_COMPILE_TIME_DATE 1}\par
00451 {\cf21 #define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 16}\par
00452 {\cf21 #define CONFIG_ESP_ROM_HAS_CRC_LE 1}\par
00453 {\cf21 #define CONFIG_ESP_ROM_HAS_CRC_BE 1}\par
00454 {\cf21 #define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1}\par
00455 {\cf21 #define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1}\par
00456 {\cf21 #define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 3}\par
00457 {\cf21 #define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1}\par
00458 {\cf21 #define CONFIG_ESP_ROM_GET_CLK_FREQ 1}\par
00459 {\cf21 #define CONFIG_ESP_ROM_HAS_RVFPLIB 1}\par
00460 {\cf21 #define CONFIG_ESP_ROM_HAS_HAL_WDT 1}\par
00461 {\cf21 #define CONFIG_ESP_ROM_HAS_HAL_SYSTIMER 1}\par
00462 {\cf21 #define CONFIG_ESP_ROM_HAS_HEAP_TLSF 1}\par
00463 {\cf21 #define CONFIG_ESP_ROM_TLSF_CHECK_PATCH 1}\par
00464 {\cf21 #define CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH 1}\par
00465 {\cf21 #define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1}\par
00466 {\cf21 #define CONFIG_ESP_ROM_HAS_SPI_FLASH 1}\par
00467 {\cf21 #define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1}\par
00468 {\cf21 #define CONFIG_ESP_ROM_HAS_REGI2C_BUG 1}\par
00469 {\cf21 #define CONFIG_ESP_ROM_HAS_NEWLIB 1}\par
00470 {\cf21 #define CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT 1}\par
00471 {\cf21 #define CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE 1}\par
00472 {\cf21 #define CONFIG_ESP_ROM_WDT_INIT_PATCH 1}\par
00473 {\cf21 #define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1}\par
00474 {\cf21 #define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1}\par
00475 {\cf21 #define CONFIG_ESP_ROM_HAS_SW_FLOAT 1}\par
00476 {\cf21 #define CONFIG_ESP_ROM_USB_OTG_NUM -1}\par
00477 {\cf21 #define CONFIG_ESP_ROM_HAS_VERSION 1}\par
00478 {\cf21 #define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1}\par
00479 {\cf21 #define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1}\par
00480 {\cf21 #define CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API 1}\par
00481 {\cf21 #define CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY 1}\par
00482 {\cf21 #define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1}\par
00483 {\cf21 #define CONFIG_SECURE_TEE_LOG_LEVEL 0}\par
00484 {\cf21 #define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1}\par
00485 {\cf21 #define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1}\par
00486 {\cf21 #define CONFIG_ESPTOOLPY_FLASHMODE "dio"}\par
00487 {\cf21 #define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1}\par
00488 {\cf21 #define CONFIG_ESPTOOLPY_FLASHFREQ "80m"}\par
00489 {\cf21 #define CONFIG_ESPTOOLPY_FLASHSIZE_8MB 1}\par
00490 {\cf21 #define CONFIG_ESPTOOLPY_FLASHSIZE "8MB"}\par
00491 {\cf21 #define CONFIG_ESPTOOLPY_BEFORE_RESET 1}\par
00492 {\cf21 #define CONFIG_ESPTOOLPY_BEFORE "default_reset"}\par
00493 {\cf21 #define CONFIG_ESPTOOLPY_AFTER_RESET 1}\par
00494 {\cf21 #define CONFIG_ESPTOOLPY_AFTER "hard_reset"}\par
00495 {\cf21 #define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200}\par
00496 {\cf21 #define CONFIG_PARTITION_TABLE_SINGLE_APP 1}\par
00497 {\cf21 #define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME "partitions.csv"}\par
00498 {\cf21 #define CONFIG_PARTITION_TABLE_FILENAME "partitions_singleapp.csv"}\par
00499 {\cf21 #define CONFIG_PARTITION_TABLE_OFFSET 0x8000}\par
00500 {\cf21 #define CONFIG_PARTITION_TABLE_MD5 1}\par
00501 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1}\par
00502 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1}\par
00503 {\cf21 #define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1}\par
00504 {\cf21 #define CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB 1}\par
00505 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2}\par
00506 {\cf21 #define CONFIG_COMPILER_HIDE_PATHS_MACROS 1}\par
00507 {\cf21 #define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1}\par
00508 {\cf21 #define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1}\par
00509 {\cf21 #define CONFIG_COMPILER_RT_LIB_GCCLIB 1}\par
00510 {\cf21 #define CONFIG_COMPILER_RT_LIB_NAME "gcc"}\par
00511 {\cf21 #define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1}\par
00512 {\cf21 #define CONFIG_EFUSE_MAX_BLK_LEN 256}\par
00513 {\cf21 #define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1}\par
00514 {\cf21 #define CONFIG_ESP32C6_REV_MIN_0 1}\par
00515 {\cf21 #define CONFIG_ESP32C6_REV_MIN_FULL 0}\par
00516 {\cf21 #define CONFIG_ESP_REV_MIN_FULL 0}\par
00517 {\cf21 #define CONFIG_ESP32C6_REV_MAX_FULL 99}\par
00518 {\cf21 #define CONFIG_ESP_REV_MAX_FULL 99}\par
00519 {\cf21 #define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0}\par
00520 {\cf21 #define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 99}\par
00521 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1}\par
00522 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1}\par
00523 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1}\par
00524 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1}\par
00525 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154 1}\par
00526 {\cf21 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1}\par
00527 {\cf21 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4}\par
00528 {\cf21 #define CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR 1}\par
00529 {\cf21 #define CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES 4}\par
00530 {\cf21 #define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1}\par
00531 {\cf21 #define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1}\par
00532 {\cf21 #define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 0}\par
00533 {\cf21 #define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1}\par
00534 {\cf21 #define CONFIG_RTC_CLK_SRC_INT_RC 1}\par
00535 {\cf21 #define CONFIG_RTC_CLK_CAL_CYCLES 1024}\par
00536 {\cf21 #define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1}\par
00537 {\cf21 #define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1}\par
00538 {\cf21 #define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1}\par
00539 {\cf21 #define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1}\par
00540 {\cf21 #define CONFIG_GDMA_OBJ_DRAM_SAFE 1}\par
00541 {\cf21 #define CONFIG_XTAL_FREQ_40 1}\par
00542 {\cf21 #define CONFIG_XTAL_FREQ 40}\par
00543 {\cf21 #define CONFIG_ESP_BROWNOUT_DET 1}\par
00544 {\cf21 #define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1}\par
00545 {\cf21 #define CONFIG_ESP_BROWNOUT_DET_LVL 7}\par
00546 {\cf21 #define CONFIG_ESP_BROWNOUT_USE_INTR 1}\par
00547 {\cf21 #define CONFIG_ESP_INTR_IN_IRAM 1}\par
00548 {\cf21 #define CONFIG_ESP_ROM_PRINT_IN_IRAM 1}\par
00549 {\cf21 #define CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP 1}\par
00550 {\cf21 #define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW 1}\par
00551 {\cf21 #define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL 1}\par
00552 {\cf21 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1}\par
00553 {\cf21 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160}\par
00554 {\cf21 #define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1}\par
00555 {\cf21 #define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0}\par
00556 {\cf21 #define CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE 1}\par
00557 {\cf21 #define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1}\par
00558 {\cf21 #define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1}\par
00559 {\cf21 #define CONFIG_ESP_SYSTEM_NO_BACKTRACE 1}\par
00560 {\cf21 #define CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT 1}\par
00561 {\cf21 #define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32}\par
00562 {\cf21 #define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304}\par
00563 {\cf21 #define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584}\par
00564 {\cf21 #define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1}\par
00565 {\cf21 #define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0}\par
00566 {\cf21 #define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048}\par
00567 {\cf21 #define CONFIG_ESP_CONSOLE_UART_DEFAULT 1}\par
00568 {\cf21 #define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1}\par
00569 {\cf21 #define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1}\par
00570 {\cf21 #define CONFIG_ESP_CONSOLE_UART 1}\par
00571 {\cf21 #define CONFIG_ESP_CONSOLE_UART_NUM 0}\par
00572 {\cf21 #define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0}\par
00573 {\cf21 #define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200}\par
00574 {\cf21 #define CONFIG_ESP_INT_WDT 1}\par
00575 {\cf21 #define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300}\par
00576 {\cf21 #define CONFIG_ESP_TASK_WDT_EN 1}\par
00577 {\cf21 #define CONFIG_ESP_TASK_WDT_INIT 1}\par
00578 {\cf21 #define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5}\par
00579 {\cf21 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1}\par
00580 {\cf21 #define CONFIG_ESP_DEBUG_OCDAWARE 1}\par
00581 {\cf21 #define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1}\par
00582 {\cf21 #define CONFIG_ESP_SYSTEM_HW_STACK_GUARD 1}\par
00583 {\cf21 #define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1}\par
00584 {\cf21 #define CONFIG_ESP_SYSTEM_HW_PC_RECORD 1}\par
00585 {\cf21 #define CONFIG_ESP_IPC_TASK_STACK_SIZE 1024}\par
00586 {\cf21 #define CONFIG_FREERTOS_UNICORE 1}\par
00587 {\cf21 #define CONFIG_FREERTOS_HZ 100}\par
00588 {\cf21 #define CONFIG_FREERTOS_OPTIMIZED_SCHEDULER 1}\par
00589 {\cf21 #define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1}\par
00590 {\cf21 #define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1}\par
00591 {\cf21 #define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536}\par
00592 {\cf21 #define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16}\par
00593 {\cf21 #define CONFIG_FREERTOS_USE_TIMERS 1}\par
00594 {\cf21 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME "Tmr Svc"}\par
00595 {\cf21 #define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1}\par
00596 {\cf21 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF}\par
00597 {\cf21 #define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1}\par
00598 {\cf21 #define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048}\par
00599 {\cf21 #define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10}\par
00600 {\cf21 #define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0}\par
00601 {\cf21 #define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1}\par
00602 {\cf21 #define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1}\par
00603 {\cf21 #define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1}\par
00604 {\cf21 #define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1}\par
00605 {\cf21 #define CONFIG_FREERTOS_ISR_STACKSIZE 1536}\par
00606 {\cf21 #define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1}\par
00607 {\cf21 #define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1}\par
00608 {\cf21 #define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1}\par
00609 {\cf21 #define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1}\par
00610 {\cf21 #define CONFIG_FREERTOS_PORT 1}\par
00611 {\cf21 #define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF}\par
00612 {\cf21 #define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1}\par
00613 {\cf21 #define CONFIG_FREERTOS_DEBUG_OCDAWARE 1}\par
00614 {\cf21 #define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1}\par
00615 {\cf21 #define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1}\par
00616 {\cf21 #define CONFIG_FREERTOS_NUMBER_OF_CORES 1}\par
00617 {\cf21 #define CONFIG_FREERTOS_IN_IRAM 1}\par
00618 {\cf21 #define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1}\par
00619 {\cf21 #define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2}\par
00620 {\cf21 #define CONFIG_HAL_SYSTIMER_USE_ROM_IMPL 1}\par
00621 {\cf21 #define CONFIG_HAL_WDT_USE_ROM_IMPL 1}\par
00622 {\cf21 #define CONFIG_LOG_VERSION_1 1}\par
00623 {\cf21 #define CONFIG_LOG_VERSION 1}\par
00624 {\cf21 #define CONFIG_LOG_DEFAULT_LEVEL_INFO 1}\par
00625 {\cf21 #define CONFIG_LOG_DEFAULT_LEVEL 3}\par
00626 {\cf21 #define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1}\par
00627 {\cf21 #define CONFIG_LOG_MAXIMUM_LEVEL 3}\par
00628 {\cf21 #define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1}\par
00629 {\cf21 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1}\par
00630 {\cf21 #define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1}\par
00631 {\cf21 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31}\par
00632 {\cf21 #define CONFIG_LOG_COLORS 1}\par
00633 {\cf21 #define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1}\par
00634 {\cf21 #define CONFIG_LOG_MODE_TEXT_EN 1}\par
00635 {\cf21 #define CONFIG_LOG_MODE_TEXT 1}\par
00636 {\cf21 #define CONFIG_LOG_IN_IRAM 1}\par
00637 {\cf21 #define CONFIG_LIBC_NEWLIB 1}\par
00638 {\cf21 #define CONFIG_LIBC_MISC_IN_IRAM 1}\par
00639 {\cf21 #define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1}\par
00640 {\cf21 #define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1}\par
00641 {\cf21 #define CONFIG_MMU_PAGE_SIZE_64KB 1}\par
00642 {\cf21 #define CONFIG_MMU_PAGE_MODE "64KB"}\par
00643 {\cf21 #define CONFIG_MMU_PAGE_SIZE 0x10000}\par
00644 {\cf21 #define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1}\par
00645 {\cf21 #define CONFIG_SPI_FLASH_BROWNOUT_RESET 1}\par
00646 {\cf21 #define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50}\par
00647 {\cf21 #define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1}\par
00648 {\cf21 #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1}\par
00649 {\cf21 #define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1}\par
00650 {\cf21 #define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1}\par
00651 {\cf21 #define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20}\par
00652 {\cf21 #define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1}\par
00653 {\cf21 #define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192}\par
00654 {\cf21 #define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED 1}\par
00655 {\cf21 #define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1}\par
00656 \par
00657 {\cf20 /* List of deprecated options */}\par
00658 {\cf21 #define CONFIG_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET}\par
00659 {\cf21 #define CONFIG_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL}\par
00660 {\cf21 #define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}\par
00661 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
00662 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
00663 {\cf21 #define CONFIG_CONSOLE_UART CONFIG_ESP_CONSOLE_UART}\par
00664 {\cf21 #define CONFIG_CONSOLE_UART_BAUDRATE CONFIG_ESP_CONSOLE_UART_BAUDRATE}\par
00665 {\cf21 #define CONFIG_CONSOLE_UART_DEFAULT CONFIG_ESP_CONSOLE_UART_DEFAULT}\par
00666 {\cf21 #define CONFIG_CONSOLE_UART_NUM CONFIG_ESP_CONSOLE_UART_NUM}\par
00667 {\cf21 #define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG_ESP_BROWNOUT_USE_INTR}\par
00668 {\cf21 #define CONFIG_ESP_TASK_WDT CONFIG_ESP_TASK_WDT_INIT}\par
00669 {\cf21 #define CONFIG_FLASHMODE_DIO CONFIG_ESPTOOLPY_FLASHMODE_DIO}\par
00670 {\cf21 #define CONFIG_INT_WDT CONFIG_ESP_INT_WDT}\par
00671 {\cf21 #define CONFIG_INT_WDT_TIMEOUT_MS CONFIG_ESP_INT_WDT_TIMEOUT_MS}\par
00672 {\cf21 #define CONFIG_IPC_TASK_STACK_SIZE CONFIG_ESP_IPC_TASK_STACK_SIZE}\par
00673 {\cf21 #define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG_BOOTLOADER_LOG_LEVEL}\par
00674 {\cf21 #define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG_BOOTLOADER_LOG_LEVEL_INFO}\par
00675 {\cf21 #define CONFIG_MAIN_TASK_STACK_SIZE CONFIG_ESP_MAIN_TASK_STACK_SIZE}\par
00676 {\cf21 #define CONFIG_MONITOR_BAUD CONFIG_ESPTOOLPY_MONITOR_BAUD}\par
00677 {\cf21 #define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}\par
00678 {\cf21 #define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}\par
00679 {\cf21 #define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}\par
00680 {\cf21 #define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
00681 {\cf21 #define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}\par
00682 {\cf21 #define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}\par
00683 {\cf21 #define CONFIG_STACK_CHECK_NONE CONFIG_COMPILER_STACK_CHECK_MODE_NONE}\par
00684 {\cf21 #define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}\par
00685 {\cf21 #define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}\par
00686 {\cf21 #define CONFIG_TASK_WDT CONFIG_ESP_TASK_WDT_INIT}\par
00687 {\cf21 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}\par
00688 {\cf21 #define CONFIG_TASK_WDT_TIMEOUT_S CONFIG_ESP_TASK_WDT_TIMEOUT_S}\par
00689 {\cf21 #define CONFIG_TIMER_QUEUE_LENGTH CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}\par
00690 {\cf21 #define CONFIG_TIMER_TASK_PRIORITY CONFIG_FREERTOS_TIMER_TASK_PRIORITY}\par
00691 {\cf21 #define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/config/sdkconfig.h\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/config/sdkconfig.h}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/config/sdkconfig.h}
{\bkmkstart AAAAAAABEP}
{\bkmkend AAAAAAABEP}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
defines\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEDICATED_GPIO_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UHCI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AHB_GDMA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPTIMER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ETM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_IEEE802154_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMP_SENSOR_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PHY_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SUPPORTS_SECURE_DL_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ULP_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_CORE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTC_FAST_MEM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTC_MEM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPSPI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SUPPORT_COEXISTENCE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_HMAC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DIG_SIGN_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ECC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_FLASH_ENC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SECURE_BOOT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDIO_SLAVE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BOD_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_APM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PMU_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PAU_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_TIMER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_AON_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_PERIPHERALS_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_I2C_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ULP_LP_UART_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_TREE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ASSIST_DEBUG_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WDT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_FLASH_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RNG_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LIGHT_SLEEP_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEEP_SLEEP_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MODEM_CLOCK_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_XTAL_SUPPORT_40M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_SUPPORT_DMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_GDMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_SUPPORT_AES_128}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AES_SUPPORT_AES_256}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_MONITOR_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DMA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_PERIPH_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_MAX_CHANNEL_NUM}\~ 7\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_ATTEN_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_PATT_LEN_MAX}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_MONITOR_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_RESULT_BYTES}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH}\~ 83333\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW}\~ 611\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_RTC_MIN_BITWIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_RTC_MAX_BITWIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ADC_SHARED_POWER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BROWNOUT_RESET_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHARED_IDCACHE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CACHE_FREEZE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_CORES_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_INTR_NUM}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_INT_PLIC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_HAS_CSR_PC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_BREAKPOINTS_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_WATCHPOINTS_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE}\~ 0x80000000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_HAS_PMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CPU_PMP_REGION_GRANULARITY}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN}\~ 3072\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US}\~ 1100\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_AHB_GDMA_VERSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_NUM_GROUPS_MAX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ETM_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ETM_CHANNELS_PER_GROUP}\~ 50\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_PORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_PIN_COUNT}\~ 31\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_IN_RANGE_MAX}\~ 30\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_OUT_RANGE_MAX}\~ 30\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK}\~ 0x000000007FFFFF00\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_PIN_COUNT}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_HOLD_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_WAKE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_HP_I2C_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_FIFO_LEN}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_CMD_REG_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_SLAVE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_RTC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_I2C_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_I2C_FIFO_LEN}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_HW_VERSION_2}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PLL_F160M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PCM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PDM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PDM_TX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PCM2PDM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_PDM_RX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_PDM_MAX_TX_LINES}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_PDM_MAX_RX_LINES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORTS_TDM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_TIMER_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_CHANNEL_NUM}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_TIMER_BIT_WIDTH}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORT_FADE_STOP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_PERIPH_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MMU_DI_VADDR_SHARED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPU_MIN_REGION_SIZE}\~ 0x20000000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPU_REGIONS_MAX_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_UNITS_PER_GROUP}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_CHANNELS_PER_UNIT}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_CHANNELS_PER_GROUP}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL}\~ 48\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_RC_FAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_TIMERS_PER_GROUP}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPI_MEM_BLOCKS_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MPI_OPERATIONS_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RSA_MAX_BIT_LEN}\~ 3072\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE}\~ 3968\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_DMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_RESUME}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_GDMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_SHA1}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_SHA224}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SHA_SUPPORT_SHA256}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_GROUPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_CHANNELS_PER_GROUP}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SDM_CLK_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_PERIPH_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MAX_CS_NUM}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE}\~ 64\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_DDRCLK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CD_SIG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CLK_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SCT_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SCT_REG_NUM}\~ 14\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX}\~ 0x3FFFA\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MEMSPI_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MAX_PRE_DIVIDER}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SPI_MEM_SUPPORT_WRAP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_COUNTER_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_ALARM_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_FIXED_DIVIDER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_INT_LEVEL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SYSTIMER_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUPS}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH}\~ 54\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MWDT_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_CONTROLLER_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_MASK_FILTER_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_BRP_MIN}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_BRP_MAX}\~ 32768\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_PAD_JTAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_USB_JTAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_SOFT_DIS_JTAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_DIS_ICACHE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SECURE_BOOT_V2_RSA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SECURE_BOOT_V2_ECC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX}\~ 64\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_APM_LP_APM0_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_HP_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_LP_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_FIFO_LEN}\~ 128\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_UART_FIFO_LEN}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_BITRATE_MAX}\~ 5000000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_RTC_CLK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_XTAL_CLK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_WAKEUP_INT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_HAS_LP_UART}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN}\~ 5\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_UHCI_NUM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_COEX_HW_PTI}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EXTERNAL_COEX_ADVANCE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE}\~ 21\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_BT_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_CPU_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_MODEM_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_XTAL32K_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_RC32K_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_RC_FAST_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_TOP_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_HP_AON_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_MAC_BB_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_CPU_RETENTION_BY_SW}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PAU_LINK_NUM}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PM_RETENTION_MODULE_NUM}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_XTAL32K_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_RC32K_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RCC_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_HW_TSF}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_FTM_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_GCMP_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_WAPI_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_CSI_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_MESH_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_HE_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_WIFI_MAC_VERSION_NUM}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_MESH_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_ESP_NIMBLE_CONTROLLER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_50_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLUFI_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_PHY_COMBO_MODULE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_LP_CORE_SUPPORT_ETM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_CMAKE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TOOLCHAIN}\~ "gcc"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TOOLCHAIN_GCC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TARGET_ARCH_RISCV}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TARGET_ARCH}\~ "riscv"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TARGET}\~ "esp32c6"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_INIT_VERSION}\~ "5.5.0"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_TARGET_ESP32C6}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IDF_FIRMWARE_CHIP_ID}\~ 0x000D\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_BUILD_TYPE_APP_2NDBOOT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_BUILD_GENERATE_BINARIES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_BUILD_BOOTLOADER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_BUILD_USE_FLASH_SECTIONS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_COMPILE_TIME_DATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_PROJECT_VER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_OFFSET_IN_FLASH}\~ 0x0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_VERSION_1}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_VERSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_LEVEL_INFO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_LEVEL}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_LOG_MODE_TEXT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_WDT_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_WDT_TIME_MS}\~ 9000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOTLOADER_RESERVE_RTC_SIZE}\~ 0x0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_BOOT_V2_PREFERRED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_ROM_DL_MODE_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_COMPILE_TIME_DATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APP_RETRIEVE_LEN_ELF_SHA}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_CRC_LE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_CRC_BE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_JPEG_DECODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_UART_CLK_IS_XTAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_GET_CLK_FREQ}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_RVFPLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_HAL_WDT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_HAL_SYSTIMER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_HEAP_TLSF}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_TLSF_CHECK_PATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_LAYOUT_TABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_SPI_FLASH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_REGI2C_BUG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_NEWLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_WDT_INIT_PATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_SW_FLOAT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_USB_OTG_NUM}\~ -1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_VERSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BOOT_ROM_LOG_ALWAYS_ON}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SECURE_TEE_LOG_LEVEL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHMODE_DIO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHMODE}\~ "dio"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHFREQ_80M}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHFREQ}\~ "80m"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHSIZE_8MB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_FLASHSIZE}\~ "8MB"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_BEFORE_RESET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_BEFORE}\~ "default_reset"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_AFTER_RESET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_AFTER}\~ "hard_reset"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPTOOLPY_MONITOR_BAUD}\~ 115200\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_SINGLE_APP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_CUSTOM_FILENAME}\~ "partitions.csv"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_FILENAME}\~ "partitions_singleapp.csv"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_OFFSET}\~ 0x8000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARTITION_TABLE_MD5}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_HIDE_PATHS_MACROS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_STACK_CHECK_MODE_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_RT_LIB_GCCLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_RT_LIB_NAME}\~ "gcc"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APPTRACE_DEST_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APPTRACE_DEST_UART_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APPTRACE_UART_TASK_PRIO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_APPTRACE_LOCK_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_EFUSE_MAX_BLK_LEN}\~ 256\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TLS_USING_MBEDTLS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TLS_USE_DS_PERIPHERAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_COEX_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_COEX_SW_COEXIST_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ERR_TO_NAME_LOOKUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GPTIMER_OBJ_CACHE_SAFE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MCPWM_ISR_HANDLER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MCPWM_OBJ_CACHE_SAFE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARLIO_TX_ISR_HANDLER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARLIO_RX_ISR_HANDLER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PARLIO_OBJ_CACHE_SAFE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_RMT_ENCODER_FUNC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_RMT_OBJ_CACHE_SAFE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_MASTER_ISR_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_SLAVE_ISR_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_USJ_ENABLE_USB_SERIAL_JTAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ETH_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ETH_USE_SPI_ETHERNET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_EVENT_POST_FROM_ISR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_GDBSTUB_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_GDBSTUB_SUPPORT_TASKS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_GDBSTUB_MAX_TASKS}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPHID_TASK_SIZE_BT}\~ 2048\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESPHID_TASK_SIZE_BLE}\~ 4096\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT}\~ 2000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HTTPD_MAX_REQ_HDR_LEN}\~ 512\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HTTPD_MAX_URI_LEN}\~ 512\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HTTPD_ERR_RESP_NO_DELAY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HTTPD_PURGE_BUF_LEN}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT}\~ 2000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT}\~ 2000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT}\~ 2000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_REV_MIN_0}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_REV_MIN_FULL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_REV_MIN_FULL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_REV_MAX_FULL}\~ 99\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_REV_MAX_FULL}\~ 99\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL}\~ 99\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_BT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_RTC_CLK_SRC_INT_RC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_RTC_CLK_CAL_CYCLES}\~ 1024\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GDMA_CTRL_FUNC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GDMA_ISR_HANDLER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GDMA_OBJ_DRAM_SAFE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_XTAL_FREQ_40}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_XTAL_FREQ}\~ 40\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_BROWNOUT_DET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_BROWNOUT_DET_LVL}\~ 7\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_BROWNOUT_USE_INTR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_INTR_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL}\~ 120\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_NETIF_TCPIP_LWIP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PHY_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PHY_MAX_WIFI_TX_POWER}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PHY_MAX_TX_POWER}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PHY_RF_CAL_PARTIAL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PHY_CALIBRATION_MODE}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PHY_IRAM_OPT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PM_SLEEP_FUNC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PM_SLP_IRAM_OPT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_ROM_PRINT_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ}\~ 160\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_NO_BACKTRACE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}\~ 2304\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAIN_TASK_STACK_SIZE}\~ 3584\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MAIN_TASK_AFFINITY}\~ 0x0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE}\~ 2048\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_UART_DEFAULT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_UART}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_UART_NUM}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_CONSOLE_UART_BAUDRATE}\~ 115200\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_INT_WDT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_INT_WDT_TIMEOUT_MS}\~ 300\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT_EN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT_INIT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT_TIMEOUT_S}\~ 5\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_DEBUG_OCDAWARE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_HW_STACK_GUARD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_BBPLL_RECALIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_HW_PC_RECORD}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_IPC_TASK_STACK_SIZE}\~ 1024\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TIMER_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TIMER_TASK_STACK_SIZE}\~ 3584\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TIMER_INTERRUPT_LEVEL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TIMER_TASK_AFFINITY}\~ 0x0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TIMER_IMPL_SYSTIMER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_TX_BUFFER_TYPE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF}\~ 5\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_AMPDU_TX_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_TX_BA_WIN}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_AMPDU_RX_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_RX_BA_WIN}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_NVS_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN}\~ 752\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_MGMT_SBUF_NUM}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_IRAM_OPT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_EXTRA_IRAM_OPT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_RX_IRAM_OPT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ENABLE_WPA3_SAE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ENABLE_SAE_PK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ENABLE_SAE_H2E}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME}\~ 50\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_BSS_MAX_IDLE_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME}\~ 15\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_SOFTAP_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM}\~ 7\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_MBEDTLS_CRYPTO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ENABLE_WIFI_TX_STATS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ENABLE_WIFI_RX_STATS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ENABLE_WIFI_RX_MU_STATS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_TX_HETB_QUEUE_NUM}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_COREDUMP_ENABLE_TO_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_VOLUME_COUNT}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_LFN_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_SECTOR_4096}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_CODEPAGE_437}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_CODEPAGE}\~ 437\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_FS_LOCK}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_TIMEOUT_MS}\~ 10000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_PER_FILE_CACHE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_USE_STRFUNC_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_VFS_FSTAT_BLKSIZE}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_LINK_LOCK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FATFS_DONT_TRUST_LAST_ALLOC}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_UNICORE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_HZ}\~ 100\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_OPTIMIZED_SCHEDULER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_IDLE_TASK_STACKSIZE}\~ 1536\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_MAX_TASK_NAME_LEN}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_USE_TIMERS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME}\~ "Tmr Svc"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY}\~ 0x7FFFFFFF\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_TASK_PRIORITY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}\~ 2048\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_ISR_STACKSIZE}\~ 1536\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_INTERRUPT_BACKTRACE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_PORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_NO_AFFINITY}\~ 0x7FFFFFFF\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_DEBUG_OCDAWARE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_NUMBER_OF_CORES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FREERTOS_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HAL_ASSERTION_EQUALS_SYSTEM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HAL_DEFAULT_ASSERTION_LEVEL}\~ 2\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HAL_SYSTIMER_USE_ROM_IMPL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HAL_WDT_USE_ROM_IMPL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HEAP_POISONING_DISABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HEAP_TRACING_OFF}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_HEAP_TLSF_USE_ROM_IMPL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IEEE802154_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IEEE802154_RX_BUFFER_SIZE}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IEEE802154_CCA_ED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IEEE802154_CCA_MODE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IEEE802154_CCA_THRESHOLD}\~ -60\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IEEE802154_PENDING_TABLE_SIZE}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_VERSION_1}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_VERSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_DEFAULT_LEVEL_INFO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_DEFAULT_LEVEL}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_MAXIMUM_LEVEL}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_DYNAMIC_LEVEL_CONTROL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE}\~ 31\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_COLORS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_TIMESTAMP_SOURCE_RTOS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_MODE_TEXT_EN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_MODE_TEXT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_ENABLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_LOCAL_HOSTNAME}\~ "espressif"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCPIP_TASK_PRIO}\~ 18\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TIMERS_ONDEMAND}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_ND6}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_MAX_SOCKETS}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_SO_REUSE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_SO_REUSE_RXTOALL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IP_DEFAULT_TTL}\~ 64\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IP4_FRAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IP6_FRAG}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IP_REASS_MAX_PBUFS}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_ESP_GRATUITOUS_ARP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_GARP_TMR_INTERVAL}\~ 60\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_ESP_MLDV6_REPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_MLDV6_TMR_INTERVAL}\~ 40\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCPIP_RECVMBOX_SIZE}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DHCP_DOES_ARP_CHECK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DHCP_OPTIONS_LEN}\~ 68\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_NUM_NETIF_CLIENT_DATA}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DHCP_COARSE_TIMER_SECS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DHCPS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DHCPS_LEASE_UNIT}\~ 60\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DHCPS_MAX_STATION_NUM}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DHCPS_STATIC_ENTRIES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DHCPS_ADD_DNS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IPV4}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IPV6}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IPV6_NUM_ADDRESSES}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_NETIF_LOOPBACK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_LOOPBACK_MAX_PBUFS}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_MAX_ACTIVE_TCP}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_MAX_LISTENING_TCP}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_MAXRTX}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_SYNMAXRTX}\~ 12\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_MSS}\~ 1440\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_TMR_INTERVAL}\~ 250\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_MSL}\~ 60000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT}\~ 20000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_SND_BUF_DEFAULT}\~ 5744\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_WND_DEFAULT}\~ 5744\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_RECVMBOX_SIZE}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_QUEUE_OOSEQ}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_OOSEQ_TIMEOUT}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_OVERSIZE_MSS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCP_RTO_TIME}\~ 1500\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_MAX_UDP_PCBS}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_UDP_RECVMBOX_SIZE}\~ 6\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_CHECKSUM_CHECK_ICMP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCPIP_TASK_STACK_SIZE}\~ 3072\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_TCPIP_TASK_AFFINITY}\~ 0x7FFFFFFF\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS}\~ 5\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES}\~ 5\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_ICMP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_MAX_RAW_PCBS}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_SNTP_MAX_SERVERS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_SNTP_UPDATE_DELAY}\~ 3600000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_SNTP_STARTUP_DELAY}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY}\~ 5000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DNS_MAX_HOST_IP}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_DNS_MAX_SERVERS}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_BRIDGEIF_MAX_PORTS}\~ 7\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_ESP_LWIP_ASSERT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_HOOK_IP6_ROUTE_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_HOOK_ND6_GET_GW_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LWIP_HOOK_IP6_INPUT_NONE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN}\~ 16384\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN}\~ 4096\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_PKCS7_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_CERTIFICATE_BUNDLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS}\~ 200\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_CMAC_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_HARDWARE_AES}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_AES_USE_INTERRUPT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_HARDWARE_MPI}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_LARGE_KEY_SOFTWARE_MPI}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_MPI_USE_INTERRUPT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL}\~ 0\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_HARDWARE_SHA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_HARDWARE_ECC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECC_OTHER_CURVES_SOFT_FALLBACK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ROM_MD5}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_HAVE_TIME}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECDSA_DETERMINISTIC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_SHA1_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_SHA512_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_TLS_SERVER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_TLS_CLIENT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_TLS_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_KEY_EXCHANGE_RSA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_SSL_RENEGOTIATION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_SSL_PROTO_TLS1_2}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_SSL_ALPN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_AES_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_CCM_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_GCM_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_PEM_PARSE_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_PEM_WRITE_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_X509_CRL_PARSE_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_X509_CSR_PARSE_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECDH_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECDSA_C}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ECP_NIST_OPTIM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_ERROR_STRINGS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MBEDTLS_FS_IO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MQTT_PROTOCOL_311}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MQTT_TRANSPORT_SSL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MQTT_TRANSPORT_WEBSOCKET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_NEWLIB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_MISC_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_LOCKS_PLACE_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_STDIN_LINE_ENDING_CR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PTHREAD_TASK_PRIO_DEFAULT}\~ 5\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT}\~ 3072\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PTHREAD_STACK_MIN}\~ 768\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PTHREAD_TASK_CORE_DEFAULT}\~ -1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PTHREAD_TASK_NAME_DEFAULT}\~ "pthread"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MMU_PAGE_SIZE_64KB}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MMU_PAGE_MODE}\~ "64KB"\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MMU_PAGE_SIZE}\~ 0x10000\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_BROWNOUT_RESET}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US}\~ 50\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_ROM_DRIVER_PATCH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_YIELD_DURING_ERASE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS}\~ 20\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_ERASE_YIELD_TICKS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE}\~ 8192\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_MAX_PARTITIONS}\~ 3\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_CACHE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_CACHE_WR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_PAGE_CHECK}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_GC_MAX_RUNS}\~ 10\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_PAGE_SIZE}\~ 256\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_OBJ_NAME_LEN}\~ 32\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_USE_MAGIC}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_USE_MAGIC_LENGTH}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_META_LENGTH}\~ 4\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPIFFS_USE_MTIME}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_WS_TRANSPORT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_WS_BUFFER_SIZE}\~ 1024\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_UNITY_ENABLE_FLOAT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_UNITY_ENABLE_DOUBLE}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_VFS_SUPPORT_IO}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_VFS_SUPPORT_DIR}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_VFS_SUPPORT_SELECT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_VFS_SUPPORT_TERMIOS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_VFS_MAX_COUNT}\~ 8\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_VFS_INITIALIZE_DEV_NULL}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_WL_SECTOR_SIZE_4096}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_WL_SECTOR_SIZE}\~ 4096\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES}\~ 16\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT}\~ 30\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN}\~ 1\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BROWNOUT_DET}\~ {\b CONFIG_ESP_BROWNOUT_DET}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BROWNOUT_DET_LVL}\~ {\b CONFIG_ESP_BROWNOUT_DET_LVL}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_BROWNOUT_DET_LVL_SEL_7}\~ {\b CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_DEFAULT}\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG}\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_CONSOLE_UART}\~ {\b CONFIG_ESP_CONSOLE_UART}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_CONSOLE_UART_BAUDRATE}\~ {\b CONFIG_ESP_CONSOLE_UART_BAUDRATE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_CONSOLE_UART_DEFAULT}\~ {\b CONFIG_ESP_CONSOLE_UART_DEFAULT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_CONSOLE_UART_NUM}\~ {\b CONFIG_ESP_CONSOLE_UART_NUM}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_APPTRACE_DEST_NONE}\~ {\b CONFIG_APPTRACE_DEST_NONE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_APPTRACE_LOCK_ENABLE}\~ {\b CONFIG_APPTRACE_LOCK_ENABLE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE}\~ {\b CONFIG_ESP_COREDUMP_ENABLE_TO_NONE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE}\~ {\b CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_PHY_MAX_TX_POWER}\~ {\b CONFIG_ESP_PHY_MAX_TX_POWER}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER}\~ {\b CONFIG_ESP_PHY_MAX_WIFI_TX_POWER}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_PTHREAD_STACK_MIN}\~ {\b CONFIG_PTHREAD_STACK_MIN}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT}\~ {\b CONFIG_PTHREAD_TASK_CORE_DEFAULT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT}\~ {\b CONFIG_PTHREAD_TASK_NAME_DEFAULT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT}\~ {\b CONFIG_PTHREAD_TASK_PRIO_DEFAULT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT}\~ {\b CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED}\~ {\b CONFIG_ESP_WIFI_AMPDU_RX_ENABLED}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED}\~ {\b CONFIG_ESP_WIFI_AMPDU_TX_ENABLED}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM}\~ {\b CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER}\~ {\b CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM}\~ {\b CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_ENABLED}\~ {\b CONFIG_ESP_WIFI_ENABLED}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA}\~ {\b CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE}\~ {\b CONFIG_ESP_WIFI_ENABLE_WPA3_SAE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_IRAM_OPT}\~ {\b CONFIG_ESP_WIFI_IRAM_OPT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_MGMT_SBUF_NUM}\~ {\b CONFIG_ESP_WIFI_MGMT_SBUF_NUM}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_NVS_ENABLED}\~ {\b CONFIG_ESP_WIFI_NVS_ENABLED}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_RX_BA_WIN}\~ {\b CONFIG_ESP_WIFI_RX_BA_WIN}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_RX_IRAM_OPT}\~ {\b CONFIG_ESP_WIFI_RX_IRAM_OPT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN}\~ {\b CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM}\~ {\b CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_SW_COEXIST_ENABLE}\~ {\b CONFIG_ESP_COEX_SW_COEXIST_ENABLE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_TX_BA_WIN}\~ {\b CONFIG_ESP_WIFI_TX_BA_WIN}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP32_WIFI_TX_BUFFER_TYPE}\~ {\b CONFIG_ESP_WIFI_TX_BUFFER_TYPE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_GRATUITOUS_ARP}\~ {\b CONFIG_LWIP_ESP_GRATUITOUS_ARP}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_BROWNOUT_INTR}\~ {\b CONFIG_ESP_BROWNOUT_USE_INTR}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU}\~ {\b CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_TASK_WDT}\~ {\b CONFIG_ESP_TASK_WDT_INIT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_ESP_WIFI_SW_COEXIST_ENABLE}\~ {\b CONFIG_ESP_COEX_SW_COEXIST_ENABLE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_FLASHMODE_DIO}\~ {\b CONFIG_ESPTOOLPY_FLASHMODE_DIO}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GARP_TMR_INTERVAL}\~ {\b CONFIG_LWIP_GARP_TMR_INTERVAL}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GDBSTUB_MAX_TASKS}\~ {\b CONFIG_ESP_GDBSTUB_MAX_TASKS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_GDBSTUB_SUPPORT_TASKS}\~ {\b CONFIG_ESP_GDBSTUB_SUPPORT_TASKS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_INT_WDT}\~ {\b CONFIG_ESP_INT_WDT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_INT_WDT_TIMEOUT_MS}\~ {\b CONFIG_ESP_INT_WDT_TIMEOUT_MS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_IPC_TASK_STACK_SIZE}\~ {\b CONFIG_ESP_IPC_TASK_STACK_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_BOOTLOADER_LEVEL}\~ {\b CONFIG_BOOTLOADER_LOG_LEVEL}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_LOG_BOOTLOADER_LEVEL_INFO}\~ {\b CONFIG_BOOTLOADER_LOG_LEVEL_INFO}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MAIN_TASK_STACK_SIZE}\~ {\b CONFIG_ESP_MAIN_TASK_STACK_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_MONITOR_BAUD}\~ {\b CONFIG_ESPTOOLPY_MONITOR_BAUD}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_NEWLIB_STDIN_LINE_ENDING_CR}\~ {\b CONFIG_LIBC_STDIN_LINE_ENDING_CR}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF}\~ {\b CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT}\~ {\b CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED}\~ {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_OPTIMIZATION_ASSERTION_LEVEL}\~ {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_OPTIMIZATION_LEVEL_DEBUG}\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_PERIPH_CTRL_FUNC_IN_IRAM}\~ {\b CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_POST_EVENTS_FROM_IRAM_ISR}\~ {\b CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_POST_EVENTS_FROM_ISR}\~ {\b CONFIG_ESP_EVENT_POST_FROM_ISR}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS}\~ {\b CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS}\~ {\b CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_STACK_CHECK_NONE}\~ {\b CONFIG_COMPILER_STACK_CHECK_MODE_NONE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SUPPORT_TERMIOS}\~ {\b CONFIG_VFS_SUPPORT_TERMIOS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT}\~ {\b CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SW_COEXIST_ENABLE}\~ {\b CONFIG_ESP_COEX_SW_COEXIST_ENABLE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SYSTEM_EVENT_QUEUE_SIZE}\~ {\b CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE}\~ {\b CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TASK_WDT}\~ {\b CONFIG_ESP_TASK_WDT_INIT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0}\~ {\b CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TASK_WDT_TIMEOUT_S}\~ {\b CONFIG_ESP_TASK_WDT_TIMEOUT_S}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCPIP_RECVMBOX_SIZE}\~ {\b CONFIG_LWIP_TCPIP_RECVMBOX_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCPIP_TASK_AFFINITY}\~ {\b CONFIG_LWIP_TCPIP_TASK_AFFINITY}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY}\~ {\b CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCPIP_TASK_STACK_SIZE}\~ {\b CONFIG_LWIP_TCPIP_TASK_STACK_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCP_MAXRTX}\~ {\b CONFIG_LWIP_TCP_MAXRTX}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCP_MSL}\~ {\b CONFIG_LWIP_TCP_MSL}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCP_MSS}\~ {\b CONFIG_LWIP_TCP_MSS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCP_OVERSIZE_MSS}\~ {\b CONFIG_LWIP_TCP_OVERSIZE_MSS}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCP_QUEUE_OOSEQ}\~ {\b CONFIG_LWIP_TCP_QUEUE_OOSEQ}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCP_RECVMBOX_SIZE}\~ {\b CONFIG_LWIP_TCP_RECVMBOX_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCP_SND_BUF_DEFAULT}\~ {\b CONFIG_LWIP_TCP_SND_BUF_DEFAULT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCP_SYNMAXRTX}\~ {\b CONFIG_LWIP_TCP_SYNMAXRTX}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TCP_WND_DEFAULT}\~ {\b CONFIG_LWIP_TCP_WND_DEFAULT}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TIMER_QUEUE_LENGTH}\~ {\b CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TIMER_TASK_PRIORITY}\~ {\b CONFIG_FREERTOS_TIMER_TASK_PRIORITY}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TIMER_TASK_STACK_DEPTH}\~ {\b CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_TIMER_TASK_STACK_SIZE}\~ {\b CONFIG_ESP_TIMER_TASK_STACK_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_UDP_RECVMBOX_SIZE}\~ {\b CONFIG_LWIP_UDP_RECVMBOX_SIZE}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_WPA_MBEDTLS_CRYPTO}\~ {\b CONFIG_ESP_WIFI_MBEDTLS_CRYPTO}\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_WPA_MBEDTLS_TLS_CLIENT}\~ {\b CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAABEQ}
{\bkmkend AAAAAAABEQ}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de \'ABdefine\'BB\par
\pard\plain 
{\xe \v CONFIG_APP_BUILD_BOOTLOADER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_BUILD_BOOTLOADER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_BUILD_BOOTLOADER\~ 1}}
\par
{\bkmkstart AAAAAAABER}
{\bkmkend AAAAAAABER}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 428} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_BUILD_GENERATE_BINARIES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_BUILD_GENERATE_BINARIES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_BUILD_GENERATE_BINARIES\~ 1}}
\par
{\bkmkstart AAAAAAABES}
{\bkmkend AAAAAAABES}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 427} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_BUILD_TYPE_APP_2NDBOOT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_BUILD_TYPE_APP_2NDBOOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT\~ 1}}
\par
{\bkmkstart AAAAAAABET}
{\bkmkend AAAAAAABET}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 426} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_BUILD_USE_FLASH_SECTIONS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_BUILD_USE_FLASH_SECTIONS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_BUILD_USE_FLASH_SECTIONS\~ 1}}
\par
{\bkmkstart AAAAAAABEU}
{\bkmkend AAAAAAABEU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 429} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_COMPILE_TIME_DATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_COMPILE_TIME_DATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_COMPILE_TIME_DATE\~ 1}}
\par
{\bkmkstart AAAAAAABEV}
{\bkmkend AAAAAAABEV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 450} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APP_RETRIEVE_LEN_ELF_SHA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APP_RETRIEVE_LEN_ELF_SHA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APP_RETRIEVE_LEN_ELF_SHA\~ 16}}
\par
{\bkmkstart AAAAAAABEW}
{\bkmkend AAAAAAABEW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 451} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APPTRACE_DEST_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APPTRACE_DEST_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APPTRACE_DEST_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABEX}
{\bkmkend AAAAAAABEX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 512} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APPTRACE_DEST_UART_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APPTRACE_DEST_UART_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APPTRACE_DEST_UART_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABEY}
{\bkmkend AAAAAAABEY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 513} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APPTRACE_LOCK_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APPTRACE_LOCK_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APPTRACE_LOCK_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAABEZ}
{\bkmkend AAAAAAABEZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 515} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_APPTRACE_UART_TASK_PRIO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_APPTRACE_UART_TASK_PRIO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_APPTRACE_UART_TASK_PRIO\~ 1}}
\par
{\bkmkstart AAAAAAABFA}
{\bkmkend AAAAAAABFA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 514} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOT_ROM_LOG_ALWAYS_ON\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOT_ROM_LOG_ALWAYS_ON}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOT_ROM_LOG_ALWAYS_ON\~ 1}}
\par
{\bkmkstart AAAAAAABFB}
{\bkmkend AAAAAAABFB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 482} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_COMPILE_TIME_DATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_COMPILE_TIME_DATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_COMPILE_TIME_DATE\~ 1}}
\par
{\bkmkstart AAAAAAABFC}
{\bkmkend AAAAAAABFC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 430} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE\~ 1}}
\par
{\bkmkstart AAAAAAABFD}
{\bkmkend AAAAAAABFD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 433} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABFE}
{\bkmkend AAAAAAABFE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 441} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_LEVEL\~ 3}}
\par
{\bkmkstart AAAAAAABFF}
{\bkmkend AAAAAAABFF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 437} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_LEVEL_INFO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_LEVEL_INFO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_LEVEL_INFO\~ 1}}
\par
{\bkmkstart AAAAAAABFG}
{\bkmkend AAAAAAABFG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 436} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_MODE_TEXT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_MODE_TEXT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_MODE_TEXT\~ 1}}
\par
{\bkmkstart AAAAAAABFH}
{\bkmkend AAAAAAABFH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 440} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN\~ 1}}
\par
{\bkmkstart AAAAAAABFI}
{\bkmkend AAAAAAABFI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 439} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS\~ 1}}
\par
{\bkmkstart AAAAAAABFJ}
{\bkmkend AAAAAAABFJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 438} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_VERSION\~ 1}}
\par
{\bkmkstart AAAAAAABFK}
{\bkmkend AAAAAAABFK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 435} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_LOG_VERSION_1\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_LOG_VERSION_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_LOG_VERSION_1\~ 1}}
\par
{\bkmkstart AAAAAAABFL}
{\bkmkend AAAAAAABFL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 434} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_OFFSET_IN_FLASH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_OFFSET_IN_FLASH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_OFFSET_IN_FLASH\~ 0x0}}
\par
{\bkmkstart AAAAAAABFM}
{\bkmkend AAAAAAABFM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 432} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_PROJECT_VER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_PROJECT_VER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_PROJECT_VER\~ 1}}
\par
{\bkmkstart AAAAAAABFN}
{\bkmkend AAAAAAABFN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 431} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAABFO}
{\bkmkend AAAAAAABFO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 442} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_RESERVE_RTC_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_RESERVE_RTC_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE\~ 0x0}}
\par
{\bkmkstart AAAAAAABFP}
{\bkmkend AAAAAAABFP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 445} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_WDT_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_WDT_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_WDT_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAABFQ}
{\bkmkend AAAAAAABFQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 443} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BOOTLOADER_WDT_TIME_MS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BOOTLOADER_WDT_TIME_MS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BOOTLOADER_WDT_TIME_MS\~ 9000}}
\par
{\bkmkstart AAAAAAABFR}
{\bkmkend AAAAAAABFR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 444} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BROWNOUT_DET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BROWNOUT_DET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BROWNOUT_DET\~ {\b CONFIG_ESP_BROWNOUT_DET}}}
\par
{\bkmkstart AAAAAAABFS}
{\bkmkend AAAAAAABFS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 976} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BROWNOUT_DET_LVL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BROWNOUT_DET_LVL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BROWNOUT_DET_LVL\~ {\b CONFIG_ESP_BROWNOUT_DET_LVL}}}
\par
{\bkmkstart AAAAAAABFT}
{\bkmkend AAAAAAABFT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 977} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_BROWNOUT_DET_LVL_SEL_7\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_BROWNOUT_DET_LVL_SEL_7}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_BROWNOUT_DET_LVL_SEL_7\~ {\b CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}}}
\par
{\bkmkstart AAAAAAABFU}
{\bkmkend AAAAAAABFU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 978} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE\~ 1}}
\par
{\bkmkstart AAAAAAABFV}
{\bkmkend AAAAAAABFV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 503} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS\~ 1}}
\par
{\bkmkstart AAAAAAABFW}
{\bkmkend AAAAAAABFW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 508} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB\~ 1}}
\par
{\bkmkstart AAAAAAABFX}
{\bkmkend AAAAAAABFX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 504} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_HIDE_PATHS_MACROS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_HIDE_PATHS_MACROS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_HIDE_PATHS_MACROS\~ 1}}
\par
{\bkmkstart AAAAAAABFY}
{\bkmkend AAAAAAABFY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 506} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL\~ 2}}
\par
{\bkmkstart AAAAAAABFZ}
{\bkmkend AAAAAAABFZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 505} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAABGA}
{\bkmkend AAAAAAABGA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 502} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_DEBUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_DEBUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_DEBUG\~ 1}}
\par
{\bkmkstart AAAAAAABGB}
{\bkmkend AAAAAAABGB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 501} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_DEFAULT\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}}}
\par
{\bkmkstart AAAAAAABGC}
{\bkmkend AAAAAAABGC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 979} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}}}
\par
{\bkmkstart AAAAAAABGD}
{\bkmkend AAAAAAABGD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 980} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING\~ 1}}
\par
{\bkmkstart AAAAAAABGE}
{\bkmkend AAAAAAABGE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 511} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_RT_LIB_GCCLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_RT_LIB_GCCLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_RT_LIB_GCCLIB\~ 1}}
\par
{\bkmkstart AAAAAAABGF}
{\bkmkend AAAAAAABGF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 509} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_RT_LIB_NAME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_RT_LIB_NAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_RT_LIB_NAME\~ "gcc"}}
\par
{\bkmkstart AAAAAAABGG}
{\bkmkend AAAAAAABGG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 510} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_COMPILER_STACK_CHECK_MODE_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_COMPILER_STACK_CHECK_MODE_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_COMPILER_STACK_CHECK_MODE_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABGH}
{\bkmkend AAAAAAABGH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 507} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_CONSOLE_UART\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_CONSOLE_UART}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_CONSOLE_UART\~ {\b CONFIG_ESP_CONSOLE_UART}}}
\par
{\bkmkstart AAAAAAABGI}
{\bkmkend AAAAAAABGI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 981} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_CONSOLE_UART_BAUDRATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_CONSOLE_UART_BAUDRATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_CONSOLE_UART_BAUDRATE\~ {\b CONFIG_ESP_CONSOLE_UART_BAUDRATE}}}
\par
{\bkmkstart AAAAAAABGJ}
{\bkmkend AAAAAAABGJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 982} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_CONSOLE_UART_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_CONSOLE_UART_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_CONSOLE_UART_DEFAULT\~ {\b CONFIG_ESP_CONSOLE_UART_DEFAULT}}}
\par
{\bkmkstart AAAAAAABGK}
{\bkmkend AAAAAAABGK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 983} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_CONSOLE_UART_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_CONSOLE_UART_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_CONSOLE_UART_NUM\~ {\b CONFIG_ESP_CONSOLE_UART_NUM}}}
\par
{\bkmkstart AAAAAAABGL}
{\bkmkend AAAAAAABGL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 984} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_EFUSE_MAX_BLK_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_EFUSE_MAX_BLK_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_EFUSE_MAX_BLK_LEN\~ 256}}
\par
{\bkmkstart AAAAAAABGM}
{\bkmkend AAAAAAABGM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 516} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_APPTRACE_DEST_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_APPTRACE_DEST_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_APPTRACE_DEST_NONE\~ {\b CONFIG_APPTRACE_DEST_NONE}}}
\par
{\bkmkstart AAAAAAABGN}
{\bkmkend AAAAAAABGN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 985} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_APPTRACE_LOCK_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_APPTRACE_LOCK_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_APPTRACE_LOCK_ENABLE\~ {\b CONFIG_APPTRACE_LOCK_ENABLE}}}
\par
{\bkmkstart AAAAAAABGO}
{\bkmkend AAAAAAABGO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 986} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE\~ {\b CONFIG_ESP_COREDUMP_ENABLE_TO_NONE}}}
\par
{\bkmkstart AAAAAAABGP}
{\bkmkend AAAAAAABGP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 987} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE\~ {\b CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE}}}
\par
{\bkmkstart AAAAAAABGQ}
{\bkmkend AAAAAAABGQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 988} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_PHY_MAX_TX_POWER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_PHY_MAX_TX_POWER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_PHY_MAX_TX_POWER\~ {\b CONFIG_ESP_PHY_MAX_TX_POWER}}}
\par
{\bkmkstart AAAAAAABGR}
{\bkmkend AAAAAAABGR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 989} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER\~ {\b CONFIG_ESP_PHY_MAX_WIFI_TX_POWER}}}
\par
{\bkmkstart AAAAAAABGS}
{\bkmkend AAAAAAABGS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 990} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_PTHREAD_STACK_MIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_PTHREAD_STACK_MIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_PTHREAD_STACK_MIN\~ {\b CONFIG_PTHREAD_STACK_MIN}}}
\par
{\bkmkstart AAAAAAABGT}
{\bkmkend AAAAAAABGT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 991} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT\~ {\b CONFIG_PTHREAD_TASK_CORE_DEFAULT}}}
\par
{\bkmkstart AAAAAAABGU}
{\bkmkend AAAAAAABGU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 992} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT\~ {\b CONFIG_PTHREAD_TASK_NAME_DEFAULT}}}
\par
{\bkmkstart AAAAAAABGV}
{\bkmkend AAAAAAABGV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 993} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT\~ {\b CONFIG_PTHREAD_TASK_PRIO_DEFAULT}}}
\par
{\bkmkstart AAAAAAABGW}
{\bkmkend AAAAAAABGW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 994} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT\~ {\b CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT}}}
\par
{\bkmkstart AAAAAAABGX}
{\bkmkend AAAAAAABGX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 995} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED\~ {\b CONFIG_ESP_WIFI_AMPDU_RX_ENABLED}}}
\par
{\bkmkstart AAAAAAABGY}
{\bkmkend AAAAAAABGY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 996} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED\~ {\b CONFIG_ESP_WIFI_AMPDU_TX_ENABLED}}}
\par
{\bkmkstart AAAAAAABGZ}
{\bkmkend AAAAAAABGZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 997} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM\~ {\b CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM}}}
\par
{\bkmkstart AAAAAAABHA}
{\bkmkend AAAAAAABHA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 998} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER\~ {\b CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER}}}
\par
{\bkmkstart AAAAAAABHB}
{\bkmkend AAAAAAABHB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 999} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM\~ {\b CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM}}}
\par
{\bkmkstart AAAAAAABHC}
{\bkmkend AAAAAAABHC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1000} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA\~ {\b CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA}}}
\par
{\bkmkstart AAAAAAABHD}
{\bkmkend AAAAAAABHD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1002} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE\~ {\b CONFIG_ESP_WIFI_ENABLE_WPA3_SAE}}}
\par
{\bkmkstart AAAAAAABHE}
{\bkmkend AAAAAAABHE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1003} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_ENABLED\~ {\b CONFIG_ESP_WIFI_ENABLED}}}
\par
{\bkmkstart AAAAAAABHF}
{\bkmkend AAAAAAABHF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1001} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_IRAM_OPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_IRAM_OPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_IRAM_OPT\~ {\b CONFIG_ESP_WIFI_IRAM_OPT}}}
\par
{\bkmkstart AAAAAAABHG}
{\bkmkend AAAAAAABHG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1004} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_MGMT_SBUF_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_MGMT_SBUF_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM\~ {\b CONFIG_ESP_WIFI_MGMT_SBUF_NUM}}}
\par
{\bkmkstart AAAAAAABHH}
{\bkmkend AAAAAAABHH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1005} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_NVS_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_NVS_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_NVS_ENABLED\~ {\b CONFIG_ESP_WIFI_NVS_ENABLED}}}
\par
{\bkmkstart AAAAAAABHI}
{\bkmkend AAAAAAABHI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1006} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_RX_BA_WIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_RX_BA_WIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_RX_BA_WIN\~ {\b CONFIG_ESP_WIFI_RX_BA_WIN}}}
\par
{\bkmkstart AAAAAAABHJ}
{\bkmkend AAAAAAABHJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1007} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_RX_IRAM_OPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_RX_IRAM_OPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_RX_IRAM_OPT\~ {\b CONFIG_ESP_WIFI_RX_IRAM_OPT}}}
\par
{\bkmkstart AAAAAAABHK}
{\bkmkend AAAAAAABHK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1008} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN\~ {\b CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN}}}
\par
{\bkmkstart AAAAAAABHL}
{\bkmkend AAAAAAABHL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1009} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM\~ {\b CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM}}}
\par
{\bkmkstart AAAAAAABHM}
{\bkmkend AAAAAAABHM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1010} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_SW_COEXIST_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_SW_COEXIST_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_SW_COEXIST_ENABLE\~ {\b CONFIG_ESP_COEX_SW_COEXIST_ENABLE}}}
\par
{\bkmkstart AAAAAAABHN}
{\bkmkend AAAAAAABHN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1011} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_TX_BA_WIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_TX_BA_WIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_TX_BA_WIN\~ {\b CONFIG_ESP_WIFI_TX_BA_WIN}}}
\par
{\bkmkstart AAAAAAABHO}
{\bkmkend AAAAAAABHO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1012} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32_WIFI_TX_BUFFER_TYPE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32_WIFI_TX_BUFFER_TYPE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE\~ {\b CONFIG_ESP_WIFI_TX_BUFFER_TYPE}}}
\par
{\bkmkstart AAAAAAABHP}
{\bkmkend AAAAAAABHP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1013} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_REV_MAX_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_REV_MAX_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_REV_MAX_FULL\~ 99}}
\par
{\bkmkstart AAAAAAABHQ}
{\bkmkend AAAAAAABHQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 558} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_REV_MIN_0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_REV_MIN_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_REV_MIN_0\~ 1}}
\par
{\bkmkstart AAAAAAABHR}
{\bkmkend AAAAAAABHR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 555} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_REV_MIN_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_REV_MIN_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_REV_MIN_FULL\~ 0}}
\par
{\bkmkstart AAAAAAABHS}
{\bkmkend AAAAAAABHS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 556} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES\~ 4}}
\par
{\bkmkstart AAAAAAABHT}
{\bkmkend AAAAAAABHT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 570} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR\~ 1}}
\par
{\bkmkstart AAAAAAABHU}
{\bkmkend AAAAAAABHU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 569} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_BROWNOUT_DET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_BROWNOUT_DET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_BROWNOUT_DET\~ 1}}
\par
{\bkmkstart AAAAAAABHV}
{\bkmkend AAAAAAABHV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 584} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_BROWNOUT_DET_LVL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_BROWNOUT_DET_LVL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_BROWNOUT_DET_LVL\~ 7}}
\par
{\bkmkstart AAAAAAABHW}
{\bkmkend AAAAAAABHW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 586} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7\~ 1}}
\par
{\bkmkstart AAAAAAABHX}
{\bkmkend AAAAAAABHX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 585} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_BROWNOUT_USE_INTR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_BROWNOUT_USE_INTR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_BROWNOUT_USE_INTR\~ 1}}
\par
{\bkmkstart AAAAAAABHY}
{\bkmkend AAAAAAABHY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 587} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_COEX_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_COEX_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_COEX_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABHZ}
{\bkmkend AAAAAAABHZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 519} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_COEX_SW_COEXIST_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_COEX_SW_COEXIST_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_COEX_SW_COEXIST_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAABIA}
{\bkmkend AAAAAAABIA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 520} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM\~ 0}}
\par
{\bkmkstart AAAAAAABIB}
{\bkmkend AAAAAAABIB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 628} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG\~ 1}}
\par
{\bkmkstart AAAAAAABIC}
{\bkmkend AAAAAAABIC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 624} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_UART\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_UART}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_UART\~ 1}}
\par
{\bkmkstart AAAAAAABID}
{\bkmkend AAAAAAABID}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 626} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_UART_BAUDRATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_UART_BAUDRATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_UART_BAUDRATE\~ 115200}}
\par
{\bkmkstart AAAAAAABIE}
{\bkmkend AAAAAAABIE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 629} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_UART_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_UART_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_UART_DEFAULT\~ 1}}
\par
{\bkmkstart AAAAAAABIF}
{\bkmkend AAAAAAABIF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 623} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_UART_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_UART_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_UART_NUM\~ 0}}
\par
{\bkmkstart AAAAAAABIG}
{\bkmkend AAAAAAABIG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 627} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABIH}
{\bkmkend AAAAAAABIH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 625} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_COREDUMP_ENABLE_TO_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_COREDUMP_ENABLE_TO_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABII}
{\bkmkend AAAAAAABII}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 689} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP\~ 1}}
\par
{\bkmkstart AAAAAAABIJ}
{\bkmkend AAAAAAABIJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 605} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL\~ 1}}
\par
{\bkmkstart AAAAAAABIK}
{\bkmkend AAAAAAABIK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 607} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW\~ 1}}
\par
{\bkmkstart AAAAAAABIL}
{\bkmkend AAAAAAABIL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 606} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_DEBUG_OCDAWARE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_DEBUG_OCDAWARE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_DEBUG_OCDAWARE\~ 1}}
\par
{\bkmkstart AAAAAAABIM}
{\bkmkend AAAAAAABIM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 636} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ\~ 160}}
\par
{\bkmkstart AAAAAAABIN}
{\bkmkend AAAAAAABIN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 609} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160\~ 1}}
\par
{\bkmkstart AAAAAAABIO}
{\bkmkend AAAAAAABIO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 608} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL\~ 99}}
\par
{\bkmkstart AAAAAAABIP}
{\bkmkend AAAAAAABIP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 561} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL\~ 0}}
\par
{\bkmkstart AAAAAAABIQ}
{\bkmkend AAAAAAABIQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 560} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ERR_TO_NAME_LOOKUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ERR_TO_NAME_LOOKUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ERR_TO_NAME_LOOKUP\~ 1}}
\par
{\bkmkstart AAAAAAABIR}
{\bkmkend AAAAAAABIR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 521} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR\~ 1}}
\par
{\bkmkstart AAAAAAABIS}
{\bkmkend AAAAAAABIS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 540} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_EVENT_POST_FROM_ISR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_EVENT_POST_FROM_ISR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_EVENT_POST_FROM_ISR\~ 1}}
\par
{\bkmkstart AAAAAAABIT}
{\bkmkend AAAAAAABIT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 539} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_GDBSTUB_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_GDBSTUB_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_GDBSTUB_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABIU}
{\bkmkend AAAAAAABIU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 541} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_GDBSTUB_MAX_TASKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_GDBSTUB_MAX_TASKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_GDBSTUB_MAX_TASKS\~ 32}}
\par
{\bkmkstart AAAAAAABIV}
{\bkmkend AAAAAAABIV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 543} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_GDBSTUB_SUPPORT_TASKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_GDBSTUB_SUPPORT_TASKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS\~ 1}}
\par
{\bkmkstart AAAAAAABIW}
{\bkmkend AAAAAAABIW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 542} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_GRATUITOUS_ARP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_GRATUITOUS_ARP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_GRATUITOUS_ARP\~ {\b CONFIG_LWIP_ESP_GRATUITOUS_ARP}}}
\par
{\bkmkstart AAAAAAABIX}
{\bkmkend AAAAAAABIX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1014} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS\~ 1}}
\par
{\bkmkstart AAAAAAABIY}
{\bkmkend AAAAAAABIY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 546} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT\~ 2000}}
\par
{\bkmkstart AAAAAAABIZ}
{\bkmkend AAAAAAABIZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 547} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT\~ 2000}}
\par
{\bkmkstart AAAAAAABJA}
{\bkmkend AAAAAAABJA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 553} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT\~ 2000}}
\par
{\bkmkstart AAAAAAABJB}
{\bkmkend AAAAAAABJB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 554} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_INT_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_INT_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_INT_WDT\~ 1}}
\par
{\bkmkstart AAAAAAABJC}
{\bkmkend AAAAAAABJC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 630} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_INT_WDT_TIMEOUT_MS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_INT_WDT_TIMEOUT_MS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_INT_WDT_TIMEOUT_MS\~ 300}}
\par
{\bkmkstart AAAAAAABJD}
{\bkmkend AAAAAAABJD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 631} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_INTR_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_INTR_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_INTR_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABJE}
{\bkmkend AAAAAAABJE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 589} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_IPC_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_IPC_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_IPC_TASK_STACK_SIZE\~ 1024}}
\par
{\bkmkstart AAAAAAABJF}
{\bkmkend AAAAAAABJF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 641} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_BT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_BT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT\~ 1}}
\par
{\bkmkstart AAAAAAABJG}
{\bkmkend AAAAAAABJG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 564} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH\~ 1}}
\par
{\bkmkstart AAAAAAABJH}
{\bkmkend AAAAAAABJH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 565} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154\~ 1}}
\par
{\bkmkstart AAAAAAABJI}
{\bkmkend AAAAAAABJI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 566} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP\~ 1}}
\par
{\bkmkstart AAAAAAABJJ}
{\bkmkend AAAAAAABJJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 563} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA\~ 1}}
\par
{\bkmkstart AAAAAAABJK}
{\bkmkend AAAAAAABJK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 562} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES\~ 4}}
\par
{\bkmkstart AAAAAAABJL}
{\bkmkend AAAAAAABJL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 568} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR\~ 1}}
\par
{\bkmkstart AAAAAAABJM}
{\bkmkend AAAAAAABJM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 567} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAIN_TASK_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAIN_TASK_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAIN_TASK_AFFINITY\~ 0x0}}
\par
{\bkmkstart AAAAAAABJN}
{\bkmkend AAAAAAABJN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 621} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0\~ 1}}
\par
{\bkmkstart AAAAAAABJO}
{\bkmkend AAAAAAABJO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 620} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MAIN_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MAIN_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MAIN_TASK_STACK_SIZE\~ 3584}}
\par
{\bkmkstart AAAAAAABJP}
{\bkmkend AAAAAAABJP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 619} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE\~ 2048}}
\par
{\bkmkstart AAAAAAABJQ}
{\bkmkend AAAAAAABJQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 622} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL\~ 120}}
\par
{\bkmkstart AAAAAAABJR}
{\bkmkend AAAAAAABJR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 590} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC\~ 1}}
\par
{\bkmkstart AAAAAAABJS}
{\bkmkend AAAAAAABJS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 593} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_NETIF_TCPIP_LWIP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_NETIF_TCPIP_LWIP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_NETIF_TCPIP_LWIP\~ 1}}
\par
{\bkmkstart AAAAAAABJT}
{\bkmkend AAAAAAABJT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 591} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API\~ 1}}
\par
{\bkmkstart AAAAAAABJU}
{\bkmkend AAAAAAABJU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 592} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABJV}
{\bkmkend AAAAAAABJV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 577} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE\~ 1}}
\par
{\bkmkstart AAAAAAABJW}
{\bkmkend AAAAAAABJW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 595} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PHY_CALIBRATION_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PHY_CALIBRATION_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PHY_CALIBRATION_MODE\~ 0}}
\par
{\bkmkstart AAAAAAABJX}
{\bkmkend AAAAAAABJX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 599} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PHY_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PHY_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PHY_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABJY}
{\bkmkend AAAAAAABJY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 594} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PHY_IRAM_OPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PHY_IRAM_OPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PHY_IRAM_OPT\~ 1}}
\par
{\bkmkstart AAAAAAABJZ}
{\bkmkend AAAAAAABJZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 600} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PHY_MAX_TX_POWER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PHY_MAX_TX_POWER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PHY_MAX_TX_POWER\~ 20}}
\par
{\bkmkstart AAAAAAABKA}
{\bkmkend AAAAAAABKA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 597} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PHY_MAX_WIFI_TX_POWER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PHY_MAX_WIFI_TX_POWER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER\~ 20}}
\par
{\bkmkstart AAAAAAABKB}
{\bkmkend AAAAAAABKB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 596} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PHY_RF_CAL_PARTIAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PHY_RF_CAL_PARTIAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PHY_RF_CAL_PARTIAL\~ 1}}
\par
{\bkmkstart AAAAAAABKC}
{\bkmkend AAAAAAABKC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 598} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION\~ 1}}
\par
{\bkmkstart AAAAAAABKD}
{\bkmkend AAAAAAABKD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 924} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0\~ 1}}
\par
{\bkmkstart AAAAAAABKE}
{\bkmkend AAAAAAABKE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 921} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1\~ 1}}
\par
{\bkmkstart AAAAAAABKF}
{\bkmkend AAAAAAABKF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 922} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2\~ 1}}
\par
{\bkmkstart AAAAAAABKG}
{\bkmkend AAAAAAABKG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 923} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABKH}
{\bkmkend AAAAAAABKH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 578} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_REV_MAX_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_REV_MAX_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_REV_MAX_FULL\~ 99}}
\par
{\bkmkstart AAAAAAABKI}
{\bkmkend AAAAAAABKI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 559} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_REV_MIN_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_REV_MIN_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_REV_MIN_FULL\~ 0}}
\par
{\bkmkstart AAAAAAABKJ}
{\bkmkend AAAAAAABKJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 557} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_GET_CLK_FREQ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_GET_CLK_FREQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_GET_CLK_FREQ\~ 1}}
\par
{\bkmkstart AAAAAAABKK}
{\bkmkend AAAAAAABKK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 458} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_CRC_BE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_CRC_BE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_CRC_BE\~ 1}}
\par
{\bkmkstart AAAAAAABKL}
{\bkmkend AAAAAAABKL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 453} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_CRC_LE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_CRC_LE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_CRC_LE\~ 1}}
\par
{\bkmkstart AAAAAAABKM}
{\bkmkend AAAAAAABKM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 452} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_HAL_SYSTIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_HAL_SYSTIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_HAL_SYSTIMER\~ 1}}
\par
{\bkmkstart AAAAAAABKN}
{\bkmkend AAAAAAABKN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 461} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_HAL_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_HAL_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_HAL_WDT\~ 1}}
\par
{\bkmkstart AAAAAAABKO}
{\bkmkend AAAAAAABKO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 460} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_HEAP_TLSF\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_HEAP_TLSF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_HEAP_TLSF\~ 1}}
\par
{\bkmkstart AAAAAAABKP}
{\bkmkend AAAAAAABKP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 462} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_JPEG_DECODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_JPEG_DECODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_JPEG_DECODE\~ 1}}
\par
{\bkmkstart AAAAAAABKQ}
{\bkmkend AAAAAAABKQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 454} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_LAYOUT_TABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_LAYOUT_TABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE\~ 1}}
\par
{\bkmkstart AAAAAAABKR}
{\bkmkend AAAAAAABKR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 465} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_NEWLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_NEWLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_NEWLIB\~ 1}}
\par
{\bkmkstart AAAAAAABKS}
{\bkmkend AAAAAAABKS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 469} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT\~ 1}}
\par
{\bkmkstart AAAAAAABKT}
{\bkmkend AAAAAAABKT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 470} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC\~ 1}}
\par
{\bkmkstart AAAAAAABKU}
{\bkmkend AAAAAAABKU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 479} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_REGI2C_BUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_REGI2C_BUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_REGI2C_BUG\~ 1}}
\par
{\bkmkstart AAAAAAABKV}
{\bkmkend AAAAAAABKV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 468} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING\~ 1}}
\par
{\bkmkstart AAAAAAABKW}
{\bkmkend AAAAAAABKW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 457} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_RVFPLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_RVFPLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_RVFPLIB\~ 1}}
\par
{\bkmkstart AAAAAAABKX}
{\bkmkend AAAAAAABKX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 459} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_SPI_FLASH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_SPI_FLASH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_SPI_FLASH\~ 1}}
\par
{\bkmkstart AAAAAAABKY}
{\bkmkend AAAAAAABKY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 466} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP\~ 1}}
\par
{\bkmkstart AAAAAAABKZ}
{\bkmkend AAAAAAABKZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 467} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY\~ 1}}
\par
{\bkmkstart AAAAAAABLA}
{\bkmkend AAAAAAABLA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 481} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_SW_FLOAT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_SW_FLOAT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_SW_FLOAT\~ 1}}
\par
{\bkmkstart AAAAAAABLB}
{\bkmkend AAAAAAABLB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 475} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_HAS_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_HAS_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_HAS_VERSION\~ 1}}
\par
{\bkmkstart AAAAAAABLC}
{\bkmkend AAAAAAABLC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 477} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH\~ 1}}
\par
{\bkmkstart AAAAAAABLD}
{\bkmkend AAAAAAABLD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 464} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE\~ 1}}
\par
{\bkmkstart AAAAAAABLE}
{\bkmkend AAAAAAABLE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 473} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API\~ 1}}
\par
{\bkmkstart AAAAAAABLF}
{\bkmkend AAAAAAABLF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 480} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_PRINT_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_PRINT_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_PRINT_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABLG}
{\bkmkend AAAAAAABLG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 604} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT\~ 1}}
\par
{\bkmkstart AAAAAAABLH}
{\bkmkend AAAAAAABLH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 474} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE\~ 1}}
\par
{\bkmkstart AAAAAAABLI}
{\bkmkend AAAAAAABLI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 471} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB\~ 1}}
\par
{\bkmkstart AAAAAAABLJ}
{\bkmkend AAAAAAABLJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 478} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_TLSF_CHECK_PATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_TLSF_CHECK_PATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_TLSF_CHECK_PATCH\~ 1}}
\par
{\bkmkstart AAAAAAABLK}
{\bkmkend AAAAAAABLK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 463} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_UART_CLK_IS_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_UART_CLK_IS_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_UART_CLK_IS_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAABLL}
{\bkmkend AAAAAAABLL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 455} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_USB_OTG_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_USB_OTG_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_USB_OTG_NUM\~ -1}}
\par
{\bkmkstart AAAAAAABLM}
{\bkmkend AAAAAAABLM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 476} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM\~ 3}}
\par
{\bkmkstart AAAAAAABLN}
{\bkmkend AAAAAAABLN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 456} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_ROM_WDT_INIT_PATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_ROM_WDT_INIT_PATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_ROM_WDT_INIT_PATCH\~ 1}}
\par
{\bkmkstart AAAAAAABLO}
{\bkmkend AAAAAAABLO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 472} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND\~ 1}}
\par
{\bkmkstart AAAAAAABLP}
{\bkmkend AAAAAAABLP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 571} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS\~ 1}}
\par
{\bkmkstart AAAAAAABLQ}
{\bkmkend AAAAAAABLQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 574} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND\~ 1}}
\par
{\bkmkstart AAAAAAABLR}
{\bkmkend AAAAAAABLR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 572} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY\~ 0}}
\par
{\bkmkstart AAAAAAABLS}
{\bkmkend AAAAAAABLS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 573} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABLT}
{\bkmkend AAAAAAABLT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 588} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP\~ 1}}
\par
{\bkmkstart AAAAAAABLU}
{\bkmkend AAAAAAABLU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 614} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_BBPLL_RECALIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_BBPLL_RECALIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_BBPLL_RECALIB\~ 1}}
\par
{\bkmkstart AAAAAAABLV}
{\bkmkend AAAAAAABLV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 639} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_BROWNOUT_INTR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_BROWNOUT_INTR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_BROWNOUT_INTR\~ {\b CONFIG_ESP_BROWNOUT_USE_INTR}}}
\par
{\bkmkstart AAAAAAABLW}
{\bkmkend AAAAAAABLW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1015} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4\~ 1}}
\par
{\bkmkstart AAAAAAABLX}
{\bkmkend AAAAAAABLX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 637} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE\~ 32}}
\par
{\bkmkstart AAAAAAABLY}
{\bkmkend AAAAAAABLY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 617} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE\~ 2304}}
\par
{\bkmkstart AAAAAAABLZ}
{\bkmkend AAAAAAABLZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 618} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_HW_PC_RECORD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_HW_PC_RECORD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_HW_PC_RECORD\~ 1}}
\par
{\bkmkstart AAAAAAABMA}
{\bkmkend AAAAAAABMA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 640} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_HW_STACK_GUARD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_HW_STACK_GUARD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_HW_STACK_GUARD\~ 1}}
\par
{\bkmkstart AAAAAAABMB}
{\bkmkend AAAAAAABMB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 638} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_NO_BACKTRACE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_NO_BACKTRACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_NO_BACKTRACE\~ 1}}
\par
{\bkmkstart AAAAAAABMC}
{\bkmkend AAAAAAABMC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 615} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT\~ 1}}
\par
{\bkmkstart AAAAAAABMD}
{\bkmkend AAAAAAABMD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 610} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS\~ 0}}
\par
{\bkmkstart AAAAAAABME}
{\bkmkend AAAAAAABME}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 611} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU\~ {\b CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP}}}
\par
{\bkmkstart AAAAAAABMF}
{\bkmkend AAAAAAABMF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1016} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT\~ 1}}
\par
{\bkmkstart AAAAAAABMG}
{\bkmkend AAAAAAABMG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 616} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK\~ 1}}
\par
{\bkmkstart AAAAAAABMH}
{\bkmkend AAAAAAABMH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 613} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE\~ 1}}
\par
{\bkmkstart AAAAAAABMI}
{\bkmkend AAAAAAABMI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 612} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT\~ {\b CONFIG_ESP_TASK_WDT_INIT}}}
\par
{\bkmkstart AAAAAAABMJ}
{\bkmkend AAAAAAABMJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1017} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0\~ 1}}
\par
{\bkmkstart AAAAAAABMK}
{\bkmkend AAAAAAABMK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 635} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT_EN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT_EN\~ 1}}
\par
{\bkmkstart AAAAAAABML}
{\bkmkend AAAAAAABML}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 632} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT_INIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT_INIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT_INIT\~ 1}}
\par
{\bkmkstart AAAAAAABMM}
{\bkmkend AAAAAAABMM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 633} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TASK_WDT_TIMEOUT_S\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TASK_WDT_TIMEOUT_S}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TASK_WDT_TIMEOUT_S\~ 5}}
\par
{\bkmkstart AAAAAAABMN}
{\bkmkend AAAAAAABMN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 634} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER\~ 1}}
\par
{\bkmkstart AAAAAAABMO}
{\bkmkend AAAAAAABMO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 644} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER\~ 1}}
\par
{\bkmkstart AAAAAAABMP}
{\bkmkend AAAAAAABMP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 643} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TIMER_IMPL_SYSTIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TIMER_IMPL_SYSTIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TIMER_IMPL_SYSTIMER\~ 1}}
\par
{\bkmkstart AAAAAAABMQ}
{\bkmkend AAAAAAABMQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 650} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TIMER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TIMER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TIMER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABMR}
{\bkmkend AAAAAAABMR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 642} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TIMER_INTERRUPT_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TIMER_INTERRUPT_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TIMER_INTERRUPT_LEVEL\~ 1}}
\par
{\bkmkstart AAAAAAABMS}
{\bkmkend AAAAAAABMS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 646} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0\~ 1}}
\par
{\bkmkstart AAAAAAABMT}
{\bkmkend AAAAAAABMT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 649} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TIMER_TASK_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TIMER_TASK_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TIMER_TASK_AFFINITY\~ 0x0}}
\par
{\bkmkstart AAAAAAABMU}
{\bkmkend AAAAAAABMU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 647} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0\~ 1}}
\par
{\bkmkstart AAAAAAABMV}
{\bkmkend AAAAAAABMV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 648} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TIMER_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TIMER_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TIMER_TASK_STACK_SIZE\~ 3584}}
\par
{\bkmkstart AAAAAAABMW}
{\bkmkend AAAAAAABMW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 645} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TLS_USE_DS_PERIPHERAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TLS_USE_DS_PERIPHERAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TLS_USE_DS_PERIPHERAL\~ 1}}
\par
{\bkmkstart AAAAAAABMX}
{\bkmkend AAAAAAABMX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 518} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_TLS_USING_MBEDTLS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_TLS_USING_MBEDTLS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_TLS_USING_MBEDTLS\~ 1}}
\par
{\bkmkstart AAAAAAABMY}
{\bkmkend AAAAAAABMY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 517} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_AMPDU_RX_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_AMPDU_RX_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABMZ}
{\bkmkend AAAAAAABMZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 662} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_AMPDU_TX_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_AMPDU_TX_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABNA}
{\bkmkend AAAAAAABNA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 660} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_BSS_MAX_IDLE_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_BSS_MAX_IDLE_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_BSS_MAX_IDLE_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABNB}
{\bkmkend AAAAAAABNB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 676} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM\~ 32}}
\par
{\bkmkstart AAAAAAABNC}
{\bkmkend AAAAAAABNC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 653} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF\~ 0}}
\par
{\bkmkstart AAAAAAABND}
{\bkmkend AAAAAAABND}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 658} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER\~ 1}}
\par
{\bkmkstart AAAAAAABNE}
{\bkmkend AAAAAAABNE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 654} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM\~ 32}}
\par
{\bkmkstart AAAAAAABNF}
{\bkmkend AAAAAAABNF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 656} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ENABLE_SAE_H2E\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ENABLE_SAE_H2E}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ENABLE_SAE_H2E\~ 1}}
\par
{\bkmkstart AAAAAAABNG}
{\bkmkend AAAAAAABNG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 672} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ENABLE_SAE_PK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ENABLE_SAE_PK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ENABLE_SAE_PK\~ 1}}
\par
{\bkmkstart AAAAAAABNH}
{\bkmkend AAAAAAABNH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 671} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ENABLE_WIFI_RX_MU_STATS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ENABLE_WIFI_RX_MU_STATS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ENABLE_WIFI_RX_MU_STATS\~ 1}}
\par
{\bkmkstart AAAAAAABNI}
{\bkmkend AAAAAAABNI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 686} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ENABLE_WIFI_RX_STATS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ENABLE_WIFI_RX_STATS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ENABLE_WIFI_RX_STATS\~ 1}}
\par
{\bkmkstart AAAAAAABNJ}
{\bkmkend AAAAAAABNJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 685} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ENABLE_WIFI_TX_STATS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ENABLE_WIFI_TX_STATS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ENABLE_WIFI_TX_STATS\~ 1}}
\par
{\bkmkstart AAAAAAABNK}
{\bkmkend AAAAAAABNK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 684} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA\~ 1}}
\par
{\bkmkstart AAAAAAABNL}
{\bkmkend AAAAAAABNL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 674} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ENABLE_WPA3_SAE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ENABLE_WPA3_SAE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE\~ 1}}
\par
{\bkmkstart AAAAAAABNM}
{\bkmkend AAAAAAABNM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 670} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABNN}
{\bkmkend AAAAAAABNN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 651} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABNO}
{\bkmkend AAAAAAABNO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 688} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM\~ 7}}
\par
{\bkmkstart AAAAAAABNP}
{\bkmkend AAAAAAABNP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 681} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_EXTRA_IRAM_OPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_EXTRA_IRAM_OPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_EXTRA_IRAM_OPT\~ 1}}
\par
{\bkmkstart AAAAAAABNQ}
{\bkmkend AAAAAAABNQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 668} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_IRAM_OPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_IRAM_OPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_IRAM_OPT\~ 1}}
\par
{\bkmkstart AAAAAAABNR}
{\bkmkend AAAAAAABNR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 667} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_MBEDTLS_CRYPTO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_MBEDTLS_CRYPTO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO\~ 1}}
\par
{\bkmkstart AAAAAAABNS}
{\bkmkend AAAAAAABNS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 682} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT\~ 1}}
\par
{\bkmkstart AAAAAAABNT}
{\bkmkend AAAAAAABNT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 683} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_MGMT_SBUF_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_MGMT_SBUF_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_MGMT_SBUF_NUM\~ 32}}
\par
{\bkmkstart AAAAAAABNU}
{\bkmkend AAAAAAABNU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 666} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_NVS_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_NVS_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_NVS_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABNV}
{\bkmkend AAAAAAABNV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 664} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_RX_BA_WIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_RX_BA_WIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_RX_BA_WIN\~ 6}}
\par
{\bkmkstart AAAAAAABNW}
{\bkmkend AAAAAAABNW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 663} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_RX_IRAM_OPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_RX_IRAM_OPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_RX_IRAM_OPT\~ 1}}
\par
{\bkmkstart AAAAAAABNX}
{\bkmkend AAAAAAABNX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 669} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF\~ 5}}
\par
{\bkmkstart AAAAAAABNY}
{\bkmkend AAAAAAABNY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 659} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME\~ 10}}
\par
{\bkmkstart AAAAAAABNZ}
{\bkmkend AAAAAAABNZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 677} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME\~ 50}}
\par
{\bkmkstart AAAAAAABOA}
{\bkmkend AAAAAAABOA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 675} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME\~ 15}}
\par
{\bkmkstart AAAAAAABOB}
{\bkmkend AAAAAAABOB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 678} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN\~ 752}}
\par
{\bkmkstart AAAAAAABOC}
{\bkmkend AAAAAAABOC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 665} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABOD}
{\bkmkend AAAAAAABOD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 673} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_SOFTAP_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_SOFTAP_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_SOFTAP_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAABOE}
{\bkmkend AAAAAAABOE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 680} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAABOF}
{\bkmkend AAAAAAABOF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 679} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM\~ 10}}
\par
{\bkmkstart AAAAAAABOG}
{\bkmkend AAAAAAABOG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 652} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER\~ 1}}
\par
{\bkmkstart AAAAAAABOH}
{\bkmkend AAAAAAABOH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 657} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_SW_COEXIST_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_SW_COEXIST_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_SW_COEXIST_ENABLE\~ {\b CONFIG_ESP_COEX_SW_COEXIST_ENABLE}}}
\par
{\bkmkstart AAAAAAABOI}
{\bkmkend AAAAAAABOI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1018} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_TX_BA_WIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_TX_BA_WIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_TX_BA_WIN\~ 6}}
\par
{\bkmkstart AAAAAAABOJ}
{\bkmkend AAAAAAABOJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 661} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_TX_BUFFER_TYPE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_TX_BUFFER_TYPE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_TX_BUFFER_TYPE\~ 1}}
\par
{\bkmkstart AAAAAAABOK}
{\bkmkend AAAAAAABOK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 655} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESP_WIFI_TX_HETB_QUEUE_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESP_WIFI_TX_HETB_QUEUE_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESP_WIFI_TX_HETB_QUEUE_NUM\~ 3}}
\par
{\bkmkstart AAAAAAABOL}
{\bkmkend AAAAAAABOL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 687} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPHID_TASK_SIZE_BLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPHID_TASK_SIZE_BLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPHID_TASK_SIZE_BLE\~ 4096}}
\par
{\bkmkstart AAAAAAABOM}
{\bkmkend AAAAAAABOM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 545} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPHID_TASK_SIZE_BT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPHID_TASK_SIZE_BT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPHID_TASK_SIZE_BT\~ 2048}}
\par
{\bkmkstart AAAAAAABON}
{\bkmkend AAAAAAABON}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 544} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_AFTER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_AFTER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_AFTER\~ "hard_reset"}}
\par
{\bkmkstart AAAAAAABOO}
{\bkmkend AAAAAAABOO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 494} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_AFTER_RESET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_AFTER_RESET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_AFTER_RESET\~ 1}}
\par
{\bkmkstart AAAAAAABOP}
{\bkmkend AAAAAAABOP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 493} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_BEFORE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_BEFORE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_BEFORE\~ "default_reset"}}
\par
{\bkmkstart AAAAAAABOQ}
{\bkmkend AAAAAAABOQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 492} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_BEFORE_RESET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_BEFORE_RESET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_BEFORE_RESET\~ 1}}
\par
{\bkmkstart AAAAAAABOR}
{\bkmkend AAAAAAABOR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 491} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR\~ 1}}
\par
{\bkmkstart AAAAAAABOS}
{\bkmkend AAAAAAABOS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 485} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHFREQ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHFREQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHFREQ\~ "80m"}}
\par
{\bkmkstart AAAAAAABOT}
{\bkmkend AAAAAAABOT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 488} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHFREQ_80M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHFREQ_80M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHFREQ_80M\~ 1}}
\par
{\bkmkstart AAAAAAABOU}
{\bkmkend AAAAAAABOU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 487} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHMODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHMODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHMODE\~ "dio"}}
\par
{\bkmkstart AAAAAAABOV}
{\bkmkend AAAAAAABOV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 486} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHMODE_DIO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHMODE_DIO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHMODE_DIO\~ 1}}
\par
{\bkmkstart AAAAAAABOW}
{\bkmkend AAAAAAABOW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 484} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHSIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHSIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHSIZE\~ "8MB"}}
\par
{\bkmkstart AAAAAAABOX}
{\bkmkend AAAAAAABOX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 490} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_FLASHSIZE_8MB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_FLASHSIZE_8MB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_FLASHSIZE_8MB\~ 1}}
\par
{\bkmkstart AAAAAAABOY}
{\bkmkend AAAAAAABOY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 489} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ESPTOOLPY_MONITOR_BAUD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ESPTOOLPY_MONITOR_BAUD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ESPTOOLPY_MONITOR_BAUD\~ 115200}}
\par
{\bkmkstart AAAAAAABOZ}
{\bkmkend AAAAAAABOZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 495} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ETH_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ETH_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ETH_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABPA}
{\bkmkend AAAAAAABPA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 537} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_ETH_USE_SPI_ETHERNET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_ETH_USE_SPI_ETHERNET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_ETH_USE_SPI_ETHERNET\~ 1}}
\par
{\bkmkstart AAAAAAABPB}
{\bkmkend AAAAAAABPB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 538} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_CODEPAGE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_CODEPAGE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_CODEPAGE\~ 437}}
\par
{\bkmkstart AAAAAAABPC}
{\bkmkend AAAAAAABPC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 694} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_CODEPAGE_437\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_CODEPAGE_437}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_CODEPAGE_437\~ 1}}
\par
{\bkmkstart AAAAAAABPD}
{\bkmkend AAAAAAABPD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 693} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT\~ 0}}
\par
{\bkmkstart AAAAAAABPE}
{\bkmkend AAAAAAABPE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 701} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_DONT_TRUST_LAST_ALLOC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_DONT_TRUST_LAST_ALLOC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC\~ 0}}
\par
{\bkmkstart AAAAAAABPF}
{\bkmkend AAAAAAABPF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 702} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_FS_LOCK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_FS_LOCK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_FS_LOCK\~ 0}}
\par
{\bkmkstart AAAAAAABPG}
{\bkmkend AAAAAAABPG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 695} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_LFN_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_LFN_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_LFN_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABPH}
{\bkmkend AAAAAAABPH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 691} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_LINK_LOCK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_LINK_LOCK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_LINK_LOCK\~ 1}}
\par
{\bkmkstart AAAAAAABPI}
{\bkmkend AAAAAAABPI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 700} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_PER_FILE_CACHE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_PER_FILE_CACHE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_PER_FILE_CACHE\~ 1}}
\par
{\bkmkstart AAAAAAABPJ}
{\bkmkend AAAAAAABPJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 697} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_SECTOR_4096\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_SECTOR_4096}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_SECTOR_4096\~ 1}}
\par
{\bkmkstart AAAAAAABPK}
{\bkmkend AAAAAAABPK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 692} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_TIMEOUT_MS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_TIMEOUT_MS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_TIMEOUT_MS\~ 10000}}
\par
{\bkmkstart AAAAAAABPL}
{\bkmkend AAAAAAABPL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 696} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_USE_STRFUNC_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_USE_STRFUNC_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_USE_STRFUNC_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABPM}
{\bkmkend AAAAAAABPM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 698} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_VFS_FSTAT_BLKSIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_VFS_FSTAT_BLKSIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_VFS_FSTAT_BLKSIZE\~ 0}}
\par
{\bkmkstart AAAAAAABPN}
{\bkmkend AAAAAAABPN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 699} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FATFS_VOLUME_COUNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FATFS_VOLUME_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FATFS_VOLUME_COUNT\~ 2}}
\par
{\bkmkstart AAAAAAABPO}
{\bkmkend AAAAAAABPO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 690} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FLASHMODE_DIO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FLASHMODE_DIO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FLASHMODE_DIO\~ {\b CONFIG_ESPTOOLPY_FLASHMODE_DIO}}}
\par
{\bkmkstart AAAAAAABPP}
{\bkmkend AAAAAAABPP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1019} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER\~ 1}}
\par
{\bkmkstart AAAAAAABPQ}
{\bkmkend AAAAAAABPQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 721} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY\~ 1}}
\par
{\bkmkstart AAAAAAABPR}
{\bkmkend AAAAAAABPR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 706} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1\~ 1}}
\par
{\bkmkstart AAAAAAABPS}
{\bkmkend AAAAAAABPS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 725} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_DEBUG_OCDAWARE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_DEBUG_OCDAWARE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_DEBUG_OCDAWARE\~ 1}}
\par
{\bkmkstart AAAAAAABPT}
{\bkmkend AAAAAAABPT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 730} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT\~ 1}}
\par
{\bkmkstart AAAAAAABPU}
{\bkmkend AAAAAAABPU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 731} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_HZ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_HZ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_HZ\~ 100}}
\par
{\bkmkstart AAAAAAABPV}
{\bkmkend AAAAAAABPV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 704} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_IDLE_TASK_STACKSIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_IDLE_TASK_STACKSIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE\~ 1536}}
\par
{\bkmkstart AAAAAAABPW}
{\bkmkend AAAAAAABPW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 708} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABPX}
{\bkmkend AAAAAAABPX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 734} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_INTERRUPT_BACKTRACE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_INTERRUPT_BACKTRACE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_INTERRUPT_BACKTRACE\~ 1}}
\par
{\bkmkstart AAAAAAABPY}
{\bkmkend AAAAAAABPY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 723} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_ISR_STACKSIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_ISR_STACKSIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_ISR_STACKSIZE\~ 1536}}
\par
{\bkmkstart AAAAAAABPZ}
{\bkmkend AAAAAAABPZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 722} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_MAX_TASK_NAME_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_MAX_TASK_NAME_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_MAX_TASK_NAME_LEN\~ 16}}
\par
{\bkmkstart AAAAAAABQA}
{\bkmkend AAAAAAABQA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 709} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_NO_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_NO_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_NO_AFFINITY\~ 0x7FFFFFFF}}
\par
{\bkmkstart AAAAAAABQB}
{\bkmkend AAAAAAABQB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 728} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_NUMBER_OF_CORES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_NUMBER_OF_CORES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_NUMBER_OF_CORES\~ 1}}
\par
{\bkmkstart AAAAAAABQC}
{\bkmkend AAAAAAABQC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 733} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_OPTIMIZED_SCHEDULER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_OPTIMIZED_SCHEDULER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_OPTIMIZED_SCHEDULER\~ 1}}
\par
{\bkmkstart AAAAAAABQD}
{\bkmkend AAAAAAABQD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 705} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH\~ 1}}
\par
{\bkmkstart AAAAAAABQE}
{\bkmkend AAAAAAABQE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 732} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_PORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_PORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_PORT\~ 1}}
\par
{\bkmkstart AAAAAAABQF}
{\bkmkend AAAAAAABQF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 727} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE\~ 0}}
\par
{\bkmkstart AAAAAAABQG}
{\bkmkend AAAAAAABQG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 717} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION\~ 1}}
\par
{\bkmkstart AAAAAAABQH}
{\bkmkend AAAAAAABQH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 729} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER\~ 1}}
\par
{\bkmkstart AAAAAAABQI}
{\bkmkend AAAAAAABQI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 726} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER\~ 1}}
\par
{\bkmkstart AAAAAAABQJ}
{\bkmkend AAAAAAABQJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 719} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES\~ 1}}
\par
{\bkmkstart AAAAAAABQK}
{\bkmkend AAAAAAABQK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 718} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS\~ 1}}
\par
{\bkmkstart AAAAAAABQL}
{\bkmkend AAAAAAABQL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 707} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER\~ 1}}
\par
{\bkmkstart AAAAAAABQM}
{\bkmkend AAAAAAABQM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 724} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_QUEUE_LENGTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH\~ 10}}
\par
{\bkmkstart AAAAAAABQN}
{\bkmkend AAAAAAABQN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 716} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY\~ 0x7FFFFFFF}}
\par
{\bkmkstart AAAAAAABQO}
{\bkmkend AAAAAAABQO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 713} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME\~ "Tmr Svc"}}
\par
{\bkmkstart AAAAAAABQP}
{\bkmkend AAAAAAABQP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 711} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY\~ 1}}
\par
{\bkmkstart AAAAAAABQQ}
{\bkmkend AAAAAAABQQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 712} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_TASK_PRIORITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_TASK_PRIORITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_TASK_PRIORITY\~ 1}}
\par
{\bkmkstart AAAAAAABQR}
{\bkmkend AAAAAAABQR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 714} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH\~ 2048}}
\par
{\bkmkstart AAAAAAABQS}
{\bkmkend AAAAAAABQS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 715} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS\~ 1}}
\par
{\bkmkstart AAAAAAABQT}
{\bkmkend AAAAAAABQT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 720} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_UNICORE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_UNICORE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_UNICORE\~ 1}}
\par
{\bkmkstart AAAAAAABQU}
{\bkmkend AAAAAAABQU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 703} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_FREERTOS_USE_TIMERS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_FREERTOS_USE_TIMERS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_FREERTOS_USE_TIMERS\~ 1}}
\par
{\bkmkstart AAAAAAABQV}
{\bkmkend AAAAAAABQV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 710} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GARP_TMR_INTERVAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GARP_TMR_INTERVAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GARP_TMR_INTERVAL\~ {\b CONFIG_LWIP_GARP_TMR_INTERVAL}}}
\par
{\bkmkstart AAAAAAABQW}
{\bkmkend AAAAAAABQW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1020} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GDBSTUB_MAX_TASKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GDBSTUB_MAX_TASKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GDBSTUB_MAX_TASKS\~ {\b CONFIG_ESP_GDBSTUB_MAX_TASKS}}}
\par
{\bkmkstart AAAAAAABQX}
{\bkmkend AAAAAAABQX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1021} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GDBSTUB_SUPPORT_TASKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GDBSTUB_SUPPORT_TASKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GDBSTUB_SUPPORT_TASKS\~ {\b CONFIG_ESP_GDBSTUB_SUPPORT_TASKS}}}
\par
{\bkmkstart AAAAAAABQY}
{\bkmkend AAAAAAABQY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1022} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GDMA_CTRL_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GDMA_CTRL_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GDMA_CTRL_FUNC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABQZ}
{\bkmkend AAAAAAABQZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 579} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GDMA_ISR_HANDLER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GDMA_ISR_HANDLER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GDMA_ISR_HANDLER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABRA}
{\bkmkend AAAAAAABRA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 580} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GDMA_OBJ_DRAM_SAFE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GDMA_OBJ_DRAM_SAFE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GDMA_OBJ_DRAM_SAFE\~ 1}}
\par
{\bkmkstart AAAAAAABRB}
{\bkmkend AAAAAAABRB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 581} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABRC}
{\bkmkend AAAAAAABRC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 522} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_GPTIMER_OBJ_CACHE_SAFE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_GPTIMER_OBJ_CACHE_SAFE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_GPTIMER_OBJ_CACHE_SAFE\~ 1}}
\par
{\bkmkstart AAAAAAABRD}
{\bkmkend AAAAAAABRD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 523} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HAL_ASSERTION_EQUALS_SYSTEM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HAL_ASSERTION_EQUALS_SYSTEM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM\~ 1}}
\par
{\bkmkstart AAAAAAABRE}
{\bkmkend AAAAAAABRE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 735} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HAL_DEFAULT_ASSERTION_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HAL_DEFAULT_ASSERTION_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL\~ 2}}
\par
{\bkmkstart AAAAAAABRF}
{\bkmkend AAAAAAABRF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 736} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HAL_SYSTIMER_USE_ROM_IMPL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HAL_SYSTIMER_USE_ROM_IMPL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HAL_SYSTIMER_USE_ROM_IMPL\~ 1}}
\par
{\bkmkstart AAAAAAABRG}
{\bkmkend AAAAAAABRG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 737} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HAL_WDT_USE_ROM_IMPL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HAL_WDT_USE_ROM_IMPL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HAL_WDT_USE_ROM_IMPL\~ 1}}
\par
{\bkmkstart AAAAAAABRH}
{\bkmkend AAAAAAABRH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 738} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HEAP_POISONING_DISABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HEAP_POISONING_DISABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HEAP_POISONING_DISABLED\~ 1}}
\par
{\bkmkstart AAAAAAABRI}
{\bkmkend AAAAAAABRI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 739} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HEAP_TLSF_USE_ROM_IMPL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HEAP_TLSF_USE_ROM_IMPL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HEAP_TLSF_USE_ROM_IMPL\~ 1}}
\par
{\bkmkstart AAAAAAABRJ}
{\bkmkend AAAAAAABRJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 741} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HEAP_TRACING_OFF\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HEAP_TRACING_OFF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HEAP_TRACING_OFF\~ 1}}
\par
{\bkmkstart AAAAAAABRK}
{\bkmkend AAAAAAABRK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 740} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HTTPD_ERR_RESP_NO_DELAY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HTTPD_ERR_RESP_NO_DELAY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HTTPD_ERR_RESP_NO_DELAY\~ 1}}
\par
{\bkmkstart AAAAAAABRL}
{\bkmkend AAAAAAABRL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 550} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HTTPD_MAX_REQ_HDR_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HTTPD_MAX_REQ_HDR_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HTTPD_MAX_REQ_HDR_LEN\~ 512}}
\par
{\bkmkstart AAAAAAABRM}
{\bkmkend AAAAAAABRM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 548} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HTTPD_MAX_URI_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HTTPD_MAX_URI_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HTTPD_MAX_URI_LEN\~ 512}}
\par
{\bkmkstart AAAAAAABRN}
{\bkmkend AAAAAAABRN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 549} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HTTPD_PURGE_BUF_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HTTPD_PURGE_BUF_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HTTPD_PURGE_BUF_LEN\~ 32}}
\par
{\bkmkstart AAAAAAABRO}
{\bkmkend AAAAAAABRO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 551} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT\~ 2000}}
\par
{\bkmkstart AAAAAAABRP}
{\bkmkend AAAAAAABRP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 552} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABRQ}
{\bkmkend AAAAAAABRQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 524} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_CMAKE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_CMAKE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_CMAKE\~ 1}}
\par
{\bkmkstart AAAAAAABRR}
{\bkmkend AAAAAAABRR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 417} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_FIRMWARE_CHIP_ID\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_FIRMWARE_CHIP_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_FIRMWARE_CHIP_ID\~ 0x000D}}
\par
{\bkmkstart AAAAAAABRS}
{\bkmkend AAAAAAABRS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 425} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_INIT_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_INIT_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_INIT_VERSION\~ "5.5.0"}}
\par
{\bkmkstart AAAAAAABRT}
{\bkmkend AAAAAAABRT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 423} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TARGET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TARGET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TARGET\~ "esp32c6"}}
\par
{\bkmkstart AAAAAAABRU}
{\bkmkend AAAAAAABRU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 422} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TARGET_ARCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TARGET_ARCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TARGET_ARCH\~ "riscv"}}
\par
{\bkmkstart AAAAAAABRV}
{\bkmkend AAAAAAABRV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 421} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TARGET_ARCH_RISCV\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TARGET_ARCH_RISCV}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TARGET_ARCH_RISCV\~ 1}}
\par
{\bkmkstart AAAAAAABRW}
{\bkmkend AAAAAAABRW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 420} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TARGET_ESP32C6\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TARGET_ESP32C6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TARGET_ESP32C6\~ 1}}
\par
{\bkmkstart AAAAAAABRX}
{\bkmkend AAAAAAABRX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 424} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TOOLCHAIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TOOLCHAIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TOOLCHAIN\~ "gcc"}}
\par
{\bkmkstart AAAAAAABRY}
{\bkmkend AAAAAAABRY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 418} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IDF_TOOLCHAIN_GCC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IDF_TOOLCHAIN_GCC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IDF_TOOLCHAIN_GCC\~ 1}}
\par
{\bkmkstart AAAAAAABRZ}
{\bkmkend AAAAAAABRZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 419} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IEEE802154_CCA_ED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IEEE802154_CCA_ED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IEEE802154_CCA_ED\~ 1}}
\par
{\bkmkstart AAAAAAABSA}
{\bkmkend AAAAAAABSA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 744} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IEEE802154_CCA_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IEEE802154_CCA_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IEEE802154_CCA_MODE\~ 1}}
\par
{\bkmkstart AAAAAAABSB}
{\bkmkend AAAAAAABSB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 745} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IEEE802154_CCA_THRESHOLD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IEEE802154_CCA_THRESHOLD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IEEE802154_CCA_THRESHOLD\~ -60}}
\par
{\bkmkstart AAAAAAABSC}
{\bkmkend AAAAAAABSC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 746} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IEEE802154_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IEEE802154_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IEEE802154_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABSD}
{\bkmkend AAAAAAABSD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 742} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IEEE802154_PENDING_TABLE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IEEE802154_PENDING_TABLE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IEEE802154_PENDING_TABLE_SIZE\~ 20}}
\par
{\bkmkstart AAAAAAABSE}
{\bkmkend AAAAAAABSE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 747} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IEEE802154_RX_BUFFER_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IEEE802154_RX_BUFFER_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IEEE802154_RX_BUFFER_SIZE\~ 20}}
\par
{\bkmkstart AAAAAAABSF}
{\bkmkend AAAAAAABSF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 743} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_INT_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_INT_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_INT_WDT\~ {\b CONFIG_ESP_INT_WDT}}}
\par
{\bkmkstart AAAAAAABSG}
{\bkmkend AAAAAAABSG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1023} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_INT_WDT_TIMEOUT_MS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_INT_WDT_TIMEOUT_MS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_INT_WDT_TIMEOUT_MS\~ {\b CONFIG_ESP_INT_WDT_TIMEOUT_MS}}}
\par
{\bkmkstart AAAAAAABSH}
{\bkmkend AAAAAAABSH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1024} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_IPC_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_IPC_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_IPC_TASK_STACK_SIZE\~ {\b CONFIG_ESP_IPC_TASK_STACK_SIZE}}}
\par
{\bkmkstart AAAAAAABSI}
{\bkmkend AAAAAAABSI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1025} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_LOCKS_PLACE_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_LOCKS_PLACE_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABSJ}
{\bkmkend AAAAAAABSJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 917} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_MISC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_MISC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_MISC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABSK}
{\bkmkend AAAAAAABSK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 916} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_NEWLIB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_NEWLIB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_NEWLIB\~ 1}}
\par
{\bkmkstart AAAAAAABSL}
{\bkmkend AAAAAAABSL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 915} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_STDIN_LINE_ENDING_CR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_STDIN_LINE_ENDING_CR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_STDIN_LINE_ENDING_CR\~ 1}}
\par
{\bkmkstart AAAAAAABSM}
{\bkmkend AAAAAAABSM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 919} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF\~ 1}}
\par
{\bkmkstart AAAAAAABSN}
{\bkmkend AAAAAAABSN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 918} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT\~ 1}}
\par
{\bkmkstart AAAAAAABSO}
{\bkmkend AAAAAAABSO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 920} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_BOOTLOADER_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_BOOTLOADER_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_BOOTLOADER_LEVEL\~ {\b CONFIG_BOOTLOADER_LOG_LEVEL}}}
\par
{\bkmkstart AAAAAAABSP}
{\bkmkend AAAAAAABSP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1026} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_BOOTLOADER_LEVEL_INFO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_BOOTLOADER_LEVEL_INFO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_BOOTLOADER_LEVEL_INFO\~ {\b CONFIG_BOOTLOADER_LOG_LEVEL_INFO}}}
\par
{\bkmkstart AAAAAAABSQ}
{\bkmkend AAAAAAABSQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1027} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_COLORS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_COLORS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_COLORS\~ 1}}
\par
{\bkmkstart AAAAAAABSR}
{\bkmkend AAAAAAABSR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 758} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_DEFAULT_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_DEFAULT_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_DEFAULT_LEVEL\~ 3}}
\par
{\bkmkstart AAAAAAABSS}
{\bkmkend AAAAAAABSS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 751} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_DEFAULT_LEVEL_INFO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_DEFAULT_LEVEL_INFO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_DEFAULT_LEVEL_INFO\~ 1}}
\par
{\bkmkstart AAAAAAABST}
{\bkmkend AAAAAAABST}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 750} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_DYNAMIC_LEVEL_CONTROL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_DYNAMIC_LEVEL_CONTROL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL\~ 1}}
\par
{\bkmkstart AAAAAAABSU}
{\bkmkend AAAAAAABSU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 754} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABSV}
{\bkmkend AAAAAAABSV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 762} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT\~ 1}}
\par
{\bkmkstart AAAAAAABSW}
{\bkmkend AAAAAAABSW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 752} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_MAXIMUM_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_MAXIMUM_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_MAXIMUM_LEVEL\~ 3}}
\par
{\bkmkstart AAAAAAABSX}
{\bkmkend AAAAAAABSX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 753} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_MODE_TEXT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_MODE_TEXT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_MODE_TEXT\~ 1}}
\par
{\bkmkstart AAAAAAABSY}
{\bkmkend AAAAAAABSY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 761} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_MODE_TEXT_EN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_MODE_TEXT_EN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_MODE_TEXT_EN\~ 1}}
\par
{\bkmkstart AAAAAAABSZ}
{\bkmkend AAAAAAABSZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 760} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP\~ 1}}
\par
{\bkmkstart AAAAAAABTA}
{\bkmkend AAAAAAABTA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 756} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST\~ 1}}
\par
{\bkmkstart AAAAAAABTB}
{\bkmkend AAAAAAABTB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 755} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE\~ 31}}
\par
{\bkmkstart AAAAAAABTC}
{\bkmkend AAAAAAABTC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 757} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_TIMESTAMP_SOURCE_RTOS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_TIMESTAMP_SOURCE_RTOS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS\~ 1}}
\par
{\bkmkstart AAAAAAABTD}
{\bkmkend AAAAAAABTD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 759} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_VERSION\~ 1}}
\par
{\bkmkstart AAAAAAABTE}
{\bkmkend AAAAAAABTE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 749} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LOG_VERSION_1\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LOG_VERSION_1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LOG_VERSION_1\~ 1}}
\par
{\bkmkstart AAAAAAABTF}
{\bkmkend AAAAAAABTF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 748} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_BRIDGEIF_MAX_PORTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_BRIDGEIF_MAX_PORTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_BRIDGEIF_MAX_PORTS\~ 7}}
\par
{\bkmkstart AAAAAAABTG}
{\bkmkend AAAAAAABTG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 833} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_CHECKSUM_CHECK_ICMP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_CHECKSUM_CHECK_ICMP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_CHECKSUM_CHECK_ICMP\~ 1}}
\par
{\bkmkstart AAAAAAABTH}
{\bkmkend AAAAAAABTH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 816} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DHCP_COARSE_TIMER_SECS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DHCP_COARSE_TIMER_SECS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS\~ 1}}
\par
{\bkmkstart AAAAAAABTI}
{\bkmkend AAAAAAABTI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 785} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID\~ 1}}
\par
{\bkmkstart AAAAAAABTJ}
{\bkmkend AAAAAAABTJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 782} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DHCP_DOES_ARP_CHECK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DHCP_DOES_ARP_CHECK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DHCP_DOES_ARP_CHECK\~ 1}}
\par
{\bkmkstart AAAAAAABTK}
{\bkmkend AAAAAAABTK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 781} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DHCP_OPTIONS_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DHCP_OPTIONS_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DHCP_OPTIONS_LEN\~ 68}}
\par
{\bkmkstart AAAAAAABTL}
{\bkmkend AAAAAAABTL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 783} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DHCPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DHCPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DHCPS\~ 1}}
\par
{\bkmkstart AAAAAAABTM}
{\bkmkend AAAAAAABTM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 786} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DHCPS_ADD_DNS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DHCPS_ADD_DNS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DHCPS_ADD_DNS\~ 1}}
\par
{\bkmkstart AAAAAAABTN}
{\bkmkend AAAAAAABTN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 790} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DHCPS_LEASE_UNIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DHCPS_LEASE_UNIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DHCPS_LEASE_UNIT\~ 60}}
\par
{\bkmkstart AAAAAAABTO}
{\bkmkend AAAAAAABTO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 787} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DHCPS_MAX_STATION_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DHCPS_MAX_STATION_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DHCPS_MAX_STATION_NUM\~ 8}}
\par
{\bkmkstart AAAAAAABTP}
{\bkmkend AAAAAAABTP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 788} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DHCPS_STATIC_ENTRIES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DHCPS_STATIC_ENTRIES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DHCPS_STATIC_ENTRIES\~ 1}}
\par
{\bkmkstart AAAAAAABTQ}
{\bkmkend AAAAAAABTQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 789} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DNS_MAX_HOST_IP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DNS_MAX_HOST_IP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DNS_MAX_HOST_IP\~ 1}}
\par
{\bkmkstart AAAAAAABTR}
{\bkmkend AAAAAAABTR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 831} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DNS_MAX_SERVERS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DNS_MAX_SERVERS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DNS_MAX_SERVERS\~ 3}}
\par
{\bkmkstart AAAAAAABTS}
{\bkmkend AAAAAAABTS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 832} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES\~ 1}}
\par
{\bkmkstart AAAAAAABTT}
{\bkmkend AAAAAAABTT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 766} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAABTU}
{\bkmkend AAAAAAABTU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 763} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_ESP_GRATUITOUS_ARP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_ESP_GRATUITOUS_ARP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_ESP_GRATUITOUS_ARP\~ 1}}
\par
{\bkmkstart AAAAAAABTV}
{\bkmkend AAAAAAABTV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 776} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_ESP_LWIP_ASSERT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_ESP_LWIP_ASSERT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_ESP_LWIP_ASSERT\~ 1}}
\par
{\bkmkstart AAAAAAABTW}
{\bkmkend AAAAAAABTW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 834} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_ESP_MLDV6_REPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_ESP_MLDV6_REPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_ESP_MLDV6_REPORT\~ 1}}
\par
{\bkmkstart AAAAAAABTX}
{\bkmkend AAAAAAABTX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 778} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_GARP_TMR_INTERVAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_GARP_TMR_INTERVAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_GARP_TMR_INTERVAL\~ 60}}
\par
{\bkmkstart AAAAAAABTY}
{\bkmkend AAAAAAABTY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 777} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABTZ}
{\bkmkend AAAAAAABTZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 839} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABUA}
{\bkmkend AAAAAAABUA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 841} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_HOOK_IP6_INPUT_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_HOOK_IP6_INPUT_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_HOOK_IP6_INPUT_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABUB}
{\bkmkend AAAAAAABUB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 842} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_HOOK_IP6_ROUTE_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_HOOK_IP6_ROUTE_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABUC}
{\bkmkend AAAAAAABUC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 836} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABUD}
{\bkmkend AAAAAAABUD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 838} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_HOOK_ND6_GET_GW_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_HOOK_ND6_GET_GW_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABUE}
{\bkmkend AAAAAAABUE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 837} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE\~ 1}}
\par
{\bkmkstart AAAAAAABUF}
{\bkmkend AAAAAAABUF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 840} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT\~ 1}}
\par
{\bkmkstart AAAAAAABUG}
{\bkmkend AAAAAAABUG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 835} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_ICMP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_ICMP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_ICMP\~ 1}}
\par
{\bkmkstart AAAAAAABUH}
{\bkmkend AAAAAAABUH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 825} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IP4_FRAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IP4_FRAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IP4_FRAG\~ 1}}
\par
{\bkmkstart AAAAAAABUI}
{\bkmkend AAAAAAABUI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 773} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IP6_FRAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IP6_FRAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IP6_FRAG\~ 1}}
\par
{\bkmkstart AAAAAAABUJ}
{\bkmkend AAAAAAABUJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 774} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IP_DEFAULT_TTL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IP_DEFAULT_TTL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IP_DEFAULT_TTL\~ 64}}
\par
{\bkmkstart AAAAAAABUK}
{\bkmkend AAAAAAABUK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 772} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IP_REASS_MAX_PBUFS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IP_REASS_MAX_PBUFS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IP_REASS_MAX_PBUFS\~ 10}}
\par
{\bkmkstart AAAAAAABUL}
{\bkmkend AAAAAAABUL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 775} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IPV4\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IPV4}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IPV4\~ 1}}
\par
{\bkmkstart AAAAAAABUM}
{\bkmkend AAAAAAABUM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 791} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IPV6\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IPV6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IPV6\~ 1}}
\par
{\bkmkstart AAAAAAABUN}
{\bkmkend AAAAAAABUN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 792} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE\~ 3}}
\par
{\bkmkstart AAAAAAABUO}
{\bkmkend AAAAAAABUO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 820} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS\~ 10}}
\par
{\bkmkstart AAAAAAABUP}
{\bkmkend AAAAAAABUP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 824} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS\~ 5}}
\par
{\bkmkstart AAAAAAABUQ}
{\bkmkend AAAAAAABUQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 821} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES\~ 5}}
\par
{\bkmkstart AAAAAAABUR}
{\bkmkend AAAAAAABUR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 822} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS\~ 3}}
\par
{\bkmkstart AAAAAAABUS}
{\bkmkend AAAAAAABUS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 823} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_IPV6_NUM_ADDRESSES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_IPV6_NUM_ADDRESSES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_IPV6_NUM_ADDRESSES\~ 3}}
\par
{\bkmkstart AAAAAAABUT}
{\bkmkend AAAAAAABUT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 793} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_LOCAL_HOSTNAME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_LOCAL_HOSTNAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_LOCAL_HOSTNAME\~ "espressif"}}
\par
{\bkmkstart AAAAAAABUU}
{\bkmkend AAAAAAABUU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 764} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_LOOPBACK_MAX_PBUFS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_LOOPBACK_MAX_PBUFS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_LOOPBACK_MAX_PBUFS\~ 8}}
\par
{\bkmkstart AAAAAAABUV}
{\bkmkend AAAAAAABUV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 795} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_MAX_ACTIVE_TCP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_MAX_ACTIVE_TCP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_MAX_ACTIVE_TCP\~ 16}}
\par
{\bkmkstart AAAAAAABUW}
{\bkmkend AAAAAAABUW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 796} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_MAX_LISTENING_TCP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_MAX_LISTENING_TCP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_MAX_LISTENING_TCP\~ 16}}
\par
{\bkmkstart AAAAAAABUX}
{\bkmkend AAAAAAABUX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 797} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_MAX_RAW_PCBS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_MAX_RAW_PCBS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_MAX_RAW_PCBS\~ 16}}
\par
{\bkmkstart AAAAAAABUY}
{\bkmkend AAAAAAABUY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 826} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_MAX_SOCKETS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_MAX_SOCKETS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_MAX_SOCKETS\~ 10}}
\par
{\bkmkstart AAAAAAABUZ}
{\bkmkend AAAAAAABUZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 769} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_MAX_UDP_PCBS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_MAX_UDP_PCBS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_MAX_UDP_PCBS\~ 16}}
\par
{\bkmkstart AAAAAAABVA}
{\bkmkend AAAAAAABVA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 814} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_MLDV6_TMR_INTERVAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_MLDV6_TMR_INTERVAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_MLDV6_TMR_INTERVAL\~ 40}}
\par
{\bkmkstart AAAAAAABVB}
{\bkmkend AAAAAAABVB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 779} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_ND6\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_ND6}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_ND6\~ 1}}
\par
{\bkmkstart AAAAAAABVC}
{\bkmkend AAAAAAABVC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 768} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_NETIF_LOOPBACK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_NETIF_LOOPBACK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_NETIF_LOOPBACK\~ 1}}
\par
{\bkmkstart AAAAAAABVD}
{\bkmkend AAAAAAABVD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 794} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_NUM_NETIF_CLIENT_DATA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_NUM_NETIF_CLIENT_DATA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA\~ 0}}
\par
{\bkmkstart AAAAAAABVE}
{\bkmkend AAAAAAABVE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 784} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_SNTP_MAX_SERVERS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_SNTP_MAX_SERVERS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_SNTP_MAX_SERVERS\~ 1}}
\par
{\bkmkstart AAAAAAABVF}
{\bkmkend AAAAAAABVF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 827} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY\~ 5000}}
\par
{\bkmkstart AAAAAAABVG}
{\bkmkend AAAAAAABVG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 830} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_SNTP_STARTUP_DELAY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_SNTP_STARTUP_DELAY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_SNTP_STARTUP_DELAY\~ 1}}
\par
{\bkmkstart AAAAAAABVH}
{\bkmkend AAAAAAABVH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 829} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_SNTP_UPDATE_DELAY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_SNTP_UPDATE_DELAY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_SNTP_UPDATE_DELAY\~ 3600000}}
\par
{\bkmkstart AAAAAAABVI}
{\bkmkend AAAAAAABVI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 828} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_SO_REUSE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_SO_REUSE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_SO_REUSE\~ 1}}
\par
{\bkmkstart AAAAAAABVJ}
{\bkmkend AAAAAAABVJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 770} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_SO_REUSE_RXTOALL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_SO_REUSE_RXTOALL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_SO_REUSE_RXTOALL\~ 1}}
\par
{\bkmkstart AAAAAAABVK}
{\bkmkend AAAAAAABVK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 771} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE\~ 6}}
\par
{\bkmkstart AAAAAAABVL}
{\bkmkend AAAAAAABVL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 808} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT\~ 20000}}
\par
{\bkmkstart AAAAAAABVM}
{\bkmkend AAAAAAABVM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 804} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION\~ 1}}
\par
{\bkmkstart AAAAAAABVN}
{\bkmkend AAAAAAABVN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 798} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_MAXRTX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_MAXRTX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_MAXRTX\~ 12}}
\par
{\bkmkstart AAAAAAABVO}
{\bkmkend AAAAAAABVO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 799} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_MSL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_MSL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_MSL\~ 60000}}
\par
{\bkmkstart AAAAAAABVP}
{\bkmkend AAAAAAABVP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 803} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_MSS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_MSS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_MSS\~ 1440}}
\par
{\bkmkstart AAAAAAABVQ}
{\bkmkend AAAAAAABVQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 801} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS\~ 4}}
\par
{\bkmkstart AAAAAAABVR}
{\bkmkend AAAAAAABVR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 811} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_OOSEQ_TIMEOUT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_OOSEQ_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT\~ 6}}
\par
{\bkmkstart AAAAAAABVS}
{\bkmkend AAAAAAABVS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 810} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_OVERSIZE_MSS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_OVERSIZE_MSS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_OVERSIZE_MSS\~ 1}}
\par
{\bkmkstart AAAAAAABVT}
{\bkmkend AAAAAAABVT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 812} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_QUEUE_OOSEQ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_QUEUE_OOSEQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_QUEUE_OOSEQ\~ 1}}
\par
{\bkmkstart AAAAAAABVU}
{\bkmkend AAAAAAABVU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 809} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_RECVMBOX_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_RECVMBOX_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_RECVMBOX_SIZE\~ 6}}
\par
{\bkmkstart AAAAAAABVV}
{\bkmkend AAAAAAABVV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 807} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_RTO_TIME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_RTO_TIME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_RTO_TIME\~ 1500}}
\par
{\bkmkstart AAAAAAABVW}
{\bkmkend AAAAAAABVW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 813} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_SND_BUF_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_SND_BUF_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_SND_BUF_DEFAULT\~ 5744}}
\par
{\bkmkstart AAAAAAABVX}
{\bkmkend AAAAAAABVX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 805} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_SYNMAXRTX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_SYNMAXRTX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_SYNMAXRTX\~ 12}}
\par
{\bkmkstart AAAAAAABVY}
{\bkmkend AAAAAAABVY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 800} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_TMR_INTERVAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_TMR_INTERVAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_TMR_INTERVAL\~ 250}}
\par
{\bkmkstart AAAAAAABVZ}
{\bkmkend AAAAAAABVZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 802} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCP_WND_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCP_WND_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCP_WND_DEFAULT\~ 5744}}
\par
{\bkmkstart AAAAAAABWA}
{\bkmkend AAAAAAABWA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 806} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCPIP_RECVMBOX_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCPIP_RECVMBOX_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE\~ 32}}
\par
{\bkmkstart AAAAAAABWB}
{\bkmkend AAAAAAABWB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 780} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCPIP_TASK_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCPIP_TASK_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCPIP_TASK_AFFINITY\~ 0x7FFFFFFF}}
\par
{\bkmkstart AAAAAAABWC}
{\bkmkend AAAAAAABWC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 819} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY\~ 1}}
\par
{\bkmkstart AAAAAAABWD}
{\bkmkend AAAAAAABWD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 818} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCPIP_TASK_PRIO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCPIP_TASK_PRIO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCPIP_TASK_PRIO\~ 18}}
\par
{\bkmkstart AAAAAAABWE}
{\bkmkend AAAAAAABWE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 765} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TCPIP_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TCPIP_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE\~ 3072}}
\par
{\bkmkstart AAAAAAABWF}
{\bkmkend AAAAAAABWF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 817} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_TIMERS_ONDEMAND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_TIMERS_ONDEMAND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_TIMERS_ONDEMAND\~ 1}}
\par
{\bkmkstart AAAAAAABWG}
{\bkmkend AAAAAAABWG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 767} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_LWIP_UDP_RECVMBOX_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_LWIP_UDP_RECVMBOX_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_LWIP_UDP_RECVMBOX_SIZE\~ 6}}
\par
{\bkmkstart AAAAAAABWH}
{\bkmkend AAAAAAABWH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 815} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MAIN_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MAIN_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MAIN_TASK_STACK_SIZE\~ {\b CONFIG_ESP_MAIN_TASK_STACK_SIZE}}}
\par
{\bkmkstart AAAAAAABWI}
{\bkmkend AAAAAAABWI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1028} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_AES_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_AES_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_AES_C\~ 1}}
\par
{\bkmkstart AAAAAAABWJ}
{\bkmkend AAAAAAABWJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 884} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL\~ 0}}
\par
{\bkmkstart AAAAAAABWK}
{\bkmkend AAAAAAABWK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 855} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_AES_USE_INTERRUPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_AES_USE_INTERRUPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_AES_USE_INTERRUPT\~ 1}}
\par
{\bkmkstart AAAAAAABWL}
{\bkmkend AAAAAAABWL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 854} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN\~ 1}}
\par
{\bkmkstart AAAAAAABWM}
{\bkmkend AAAAAAABWM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 844} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_CCM_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_CCM_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_CCM_C\~ 1}}
\par
{\bkmkstart AAAAAAABWN}
{\bkmkend AAAAAAABWN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 885} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_CERTIFICATE_BUNDLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_CERTIFICATE_BUNDLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE\~ 1}}
\par
{\bkmkstart AAAAAAABWO}
{\bkmkend AAAAAAABWO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 849} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL\~ 1}}
\par
{\bkmkstart AAAAAAABWP}
{\bkmkend AAAAAAABWP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 850} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS\~ 200}}
\par
{\bkmkstart AAAAAAABWQ}
{\bkmkend AAAAAAABWQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 851} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS\~ 1}}
\par
{\bkmkstart AAAAAAABWR}
{\bkmkend AAAAAAABWR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 882} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_CMAC_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_CMAC_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_CMAC_C\~ 1}}
\par
{\bkmkstart AAAAAAABWS}
{\bkmkend AAAAAAABWS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 852} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECC_OTHER_CURVES_SOFT_FALLBACK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECC_OTHER_CURVES_SOFT_FALLBACK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECC_OTHER_CURVES_SOFT_FALLBACK\~ 1}}
\par
{\bkmkstart AAAAAAABWT}
{\bkmkend AAAAAAABWT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 863} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECDH_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECDH_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECDH_C\~ 1}}
\par
{\bkmkstart AAAAAAABWU}
{\bkmkend AAAAAAABWU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 894} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECDSA_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECDSA_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECDSA_C\~ 1}}
\par
{\bkmkstart AAAAAAABWV}
{\bkmkend AAAAAAABWV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 895} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECDSA_DETERMINISTIC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECDSA_DETERMINISTIC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC\~ 1}}
\par
{\bkmkstart AAAAAAABWW}
{\bkmkend AAAAAAABWW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 866} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_C\~ 1}}
\par
{\bkmkstart AAAAAAABWX}
{\bkmkend AAAAAAABWX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 891} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABWY}
{\bkmkend AAAAAAABWY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 904} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABWZ}
{\bkmkend AAAAAAABWZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 905} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXA}
{\bkmkend AAAAAAABXA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 906} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXB}
{\bkmkend AAAAAAABXB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 907} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXC}
{\bkmkend AAAAAAABXC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 901} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXD}
{\bkmkend AAAAAAABXD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 896} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXE}
{\bkmkend AAAAAAABXE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 902} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXF}
{\bkmkend AAAAAAABXF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 897} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXG}
{\bkmkend AAAAAAABXG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 903} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXH}
{\bkmkend AAAAAAABXH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 898} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXI}
{\bkmkend AAAAAAABXI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 899} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABXJ}
{\bkmkend AAAAAAABXJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 900} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ECP_NIST_OPTIM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ECP_NIST_OPTIM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ECP_NIST_OPTIM\~ 1}}
\par
{\bkmkstart AAAAAAABXK}
{\bkmkend AAAAAAABXK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 908} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ERROR_STRINGS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ERROR_STRINGS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ERROR_STRINGS\~ 1}}
\par
{\bkmkstart AAAAAAABXL}
{\bkmkend AAAAAAABXL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 909} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_FS_IO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_FS_IO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_FS_IO\~ 1}}
\par
{\bkmkstart AAAAAAABXM}
{\bkmkend AAAAAAABXM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 910} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_GCM_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_GCM_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_GCM_C\~ 1}}
\par
{\bkmkstart AAAAAAABXN}
{\bkmkend AAAAAAABXN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 886} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER\~ 1}}
\par
{\bkmkstart AAAAAAABXO}
{\bkmkend AAAAAAABXO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 856} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_HARDWARE_AES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_HARDWARE_AES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_HARDWARE_AES\~ 1}}
\par
{\bkmkstart AAAAAAABXP}
{\bkmkend AAAAAAABXP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 853} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_HARDWARE_ECC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_HARDWARE_ECC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_HARDWARE_ECC\~ 1}}
\par
{\bkmkstart AAAAAAABXQ}
{\bkmkend AAAAAAABXQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 862} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_HARDWARE_MPI\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_HARDWARE_MPI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_HARDWARE_MPI\~ 1}}
\par
{\bkmkstart AAAAAAABXR}
{\bkmkend AAAAAAABXR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 857} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_HARDWARE_SHA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_HARDWARE_SHA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_HARDWARE_SHA\~ 1}}
\par
{\bkmkstart AAAAAAABXS}
{\bkmkend AAAAAAABXS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 861} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_HAVE_TIME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_HAVE_TIME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_HAVE_TIME\~ 1}}
\par
{\bkmkstart AAAAAAABXT}
{\bkmkend AAAAAAABXT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 865} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC\~ 1}}
\par
{\bkmkstart AAAAAAABXU}
{\bkmkend AAAAAAABXU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 843} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA\~ 1}}
\par
{\bkmkstart AAAAAAABXV}
{\bkmkend AAAAAAABXV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 877} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA\~ 1}}
\par
{\bkmkstart AAAAAAABXW}
{\bkmkend AAAAAAABXW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 878} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA\~ 1}}
\par
{\bkmkstart AAAAAAABXX}
{\bkmkend AAAAAAABXX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 876} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA\~ 1}}
\par
{\bkmkstart AAAAAAABXY}
{\bkmkend AAAAAAABXY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 875} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE\~ 1}}
\par
{\bkmkstart AAAAAAABXZ}
{\bkmkend AAAAAAABXZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 874} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_KEY_EXCHANGE_RSA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_KEY_EXCHANGE_RSA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA\~ 1}}
\par
{\bkmkstart AAAAAAABYA}
{\bkmkend AAAAAAABYA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 873} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_LARGE_KEY_SOFTWARE_MPI\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_LARGE_KEY_SOFTWARE_MPI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_LARGE_KEY_SOFTWARE_MPI\~ 1}}
\par
{\bkmkstart AAAAAAABYB}
{\bkmkend AAAAAAABYB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 858} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL\~ 0}}
\par
{\bkmkstart AAAAAAABYC}
{\bkmkend AAAAAAABYC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 860} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_MPI_USE_INTERRUPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_MPI_USE_INTERRUPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_MPI_USE_INTERRUPT\~ 1}}
\par
{\bkmkstart AAAAAAABYD}
{\bkmkend AAAAAAABYD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 859} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_PEM_PARSE_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_PEM_PARSE_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_PEM_PARSE_C\~ 1}}
\par
{\bkmkstart AAAAAAABYE}
{\bkmkend AAAAAAABYE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 887} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_PEM_WRITE_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_PEM_WRITE_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_PEM_WRITE_C\~ 1}}
\par
{\bkmkstart AAAAAAABYF}
{\bkmkend AAAAAAABYF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 888} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED\~ 1}}
\par
{\bkmkstart AAAAAAABYG}
{\bkmkend AAAAAAABYG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 893} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED\~ 1}}
\par
{\bkmkstart AAAAAAABYH}
{\bkmkend AAAAAAABYH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 892} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_PKCS7_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_PKCS7_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_PKCS7_C\~ 1}}
\par
{\bkmkstart AAAAAAABYI}
{\bkmkend AAAAAAABYI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 848} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_ROM_MD5\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_ROM_MD5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_ROM_MD5\~ 1}}
\par
{\bkmkstart AAAAAAABYJ}
{\bkmkend AAAAAAABYJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 864} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS\~ 1}}
\par
{\bkmkstart AAAAAAABYK}
{\bkmkend AAAAAAABYK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 883} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_SHA1_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_SHA1_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_SHA1_C\~ 1}}
\par
{\bkmkstart AAAAAAABYL}
{\bkmkend AAAAAAABYL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 867} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_SHA512_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_SHA512_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_SHA512_C\~ 1}}
\par
{\bkmkstart AAAAAAABYM}
{\bkmkend AAAAAAABYM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 868} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_SSL_ALPN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_SSL_ALPN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_SSL_ALPN\~ 1}}
\par
{\bkmkstart AAAAAAABYN}
{\bkmkend AAAAAAABYN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 881} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN\~ 16384}}
\par
{\bkmkstart AAAAAAABYO}
{\bkmkend AAAAAAABYO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 845} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE\~ 1}}
\par
{\bkmkstart AAAAAAABYP}
{\bkmkend AAAAAAABYP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 847} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN\~ 4096}}
\par
{\bkmkstart AAAAAAABYQ}
{\bkmkend AAAAAAABYQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 846} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_SSL_PROTO_TLS1_2\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_SSL_PROTO_TLS1_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2\~ 1}}
\par
{\bkmkstart AAAAAAABYR}
{\bkmkend AAAAAAABYR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 880} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_SSL_RENEGOTIATION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_SSL_RENEGOTIATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_SSL_RENEGOTIATION\~ 1}}
\par
{\bkmkstart AAAAAAABYS}
{\bkmkend AAAAAAABYS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 879} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_TLS_CLIENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_TLS_CLIENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_TLS_CLIENT\~ 1}}
\par
{\bkmkstart AAAAAAABYT}
{\bkmkend AAAAAAABYT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 871} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_TLS_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_TLS_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_TLS_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAABYU}
{\bkmkend AAAAAAABYU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 872} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_TLS_SERVER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_TLS_SERVER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_TLS_SERVER\~ 1}}
\par
{\bkmkstart AAAAAAABYV}
{\bkmkend AAAAAAABYV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 870} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT\~ 1}}
\par
{\bkmkstart AAAAAAABYW}
{\bkmkend AAAAAAABYW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 869} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_X509_CRL_PARSE_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_X509_CRL_PARSE_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_X509_CRL_PARSE_C\~ 1}}
\par
{\bkmkstart AAAAAAABYX}
{\bkmkend AAAAAAABYX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 889} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MBEDTLS_X509_CSR_PARSE_C\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MBEDTLS_X509_CSR_PARSE_C}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MBEDTLS_X509_CSR_PARSE_C\~ 1}}
\par
{\bkmkstart AAAAAAABYY}
{\bkmkend AAAAAAABYY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 890} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MCPWM_ISR_HANDLER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MCPWM_ISR_HANDLER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABYZ}
{\bkmkend AAAAAAABYZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 525} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MCPWM_OBJ_CACHE_SAFE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MCPWM_OBJ_CACHE_SAFE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MCPWM_OBJ_CACHE_SAFE\~ 1}}
\par
{\bkmkstart AAAAAAABZA}
{\bkmkend AAAAAAABZA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 526} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MMU_PAGE_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MMU_PAGE_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MMU_PAGE_MODE\~ "64KB"}}
\par
{\bkmkstart AAAAAAABZB}
{\bkmkend AAAAAAABZB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 931} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MMU_PAGE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MMU_PAGE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MMU_PAGE_SIZE\~ 0x10000}}
\par
{\bkmkstart AAAAAAABZC}
{\bkmkend AAAAAAABZC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 932} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MMU_PAGE_SIZE_64KB\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MMU_PAGE_SIZE_64KB}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MMU_PAGE_SIZE_64KB\~ 1}}
\par
{\bkmkstart AAAAAAABZD}
{\bkmkend AAAAAAABZD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 930} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MONITOR_BAUD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MONITOR_BAUD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MONITOR_BAUD\~ {\b CONFIG_ESPTOOLPY_MONITOR_BAUD}}}
\par
{\bkmkstart AAAAAAABZE}
{\bkmkend AAAAAAABZE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1029} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MQTT_PROTOCOL_311\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MQTT_PROTOCOL_311}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MQTT_PROTOCOL_311\~ 1}}
\par
{\bkmkstart AAAAAAABZF}
{\bkmkend AAAAAAABZF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 911} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MQTT_TRANSPORT_SSL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MQTT_TRANSPORT_SSL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MQTT_TRANSPORT_SSL\~ 1}}
\par
{\bkmkstart AAAAAAABZG}
{\bkmkend AAAAAAABZG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 912} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MQTT_TRANSPORT_WEBSOCKET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MQTT_TRANSPORT_WEBSOCKET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MQTT_TRANSPORT_WEBSOCKET\~ 1}}
\par
{\bkmkstart AAAAAAABZH}
{\bkmkend AAAAAAABZH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 913} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE\~ 1}}
\par
{\bkmkstart AAAAAAABZI}
{\bkmkend AAAAAAABZI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 914} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_NEWLIB_STDIN_LINE_ENDING_CR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_NEWLIB_STDIN_LINE_ENDING_CR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR\~ {\b CONFIG_LIBC_STDIN_LINE_ENDING_CR}}}
\par
{\bkmkstart AAAAAAABZJ}
{\bkmkend AAAAAAABZJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1030} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF\~ {\b CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF}}}
\par
{\bkmkstart AAAAAAABZK}
{\bkmkend AAAAAAABZK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1031} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT\~ {\b CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}}}
\par
{\bkmkstart AAAAAAABZL}
{\bkmkend AAAAAAABZL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1032} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_OPTIMIZATION_ASSERTION_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_OPTIMIZATION_ASSERTION_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_OPTIMIZATION_ASSERTION_LEVEL\~ {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}}}
\par
{\bkmkstart AAAAAAABZM}
{\bkmkend AAAAAAABZM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1034} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED\~ {\b CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}}}
\par
{\bkmkstart AAAAAAABZN}
{\bkmkend AAAAAAABZN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1033} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_OPTIMIZATION_LEVEL_DEBUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_OPTIMIZATION_LEVEL_DEBUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_OPTIMIZATION_LEVEL_DEBUG\~ {\b CONFIG_COMPILER_OPTIMIZATION_DEBUG}}}
\par
{\bkmkstart AAAAAAABZO}
{\bkmkend AAAAAAABZO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1035} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARLIO_OBJ_CACHE_SAFE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARLIO_OBJ_CACHE_SAFE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARLIO_OBJ_CACHE_SAFE\~ 1}}
\par
{\bkmkstart AAAAAAABZP}
{\bkmkend AAAAAAABZP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 529} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARLIO_RX_ISR_HANDLER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARLIO_RX_ISR_HANDLER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARLIO_RX_ISR_HANDLER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABZQ}
{\bkmkend AAAAAAABZQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 528} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARLIO_TX_ISR_HANDLER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARLIO_TX_ISR_HANDLER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARLIO_TX_ISR_HANDLER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABZR}
{\bkmkend AAAAAAABZR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 527} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_CUSTOM_FILENAME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_CUSTOM_FILENAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME\~ "partitions.csv"}}
\par
{\bkmkstart AAAAAAABZS}
{\bkmkend AAAAAAABZS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 497} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_FILENAME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_FILENAME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_FILENAME\~ "partitions_singleapp.csv"}}
\par
{\bkmkstart AAAAAAABZT}
{\bkmkend AAAAAAABZT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 498} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_MD5\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_MD5}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_MD5\~ 1}}
\par
{\bkmkstart AAAAAAABZU}
{\bkmkend AAAAAAABZU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 500} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_OFFSET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_OFFSET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_OFFSET\~ 0x8000}}
\par
{\bkmkstart AAAAAAABZV}
{\bkmkend AAAAAAABZV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 499} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PARTITION_TABLE_SINGLE_APP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PARTITION_TABLE_SINGLE_APP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PARTITION_TABLE_SINGLE_APP\~ 1}}
\par
{\bkmkstart AAAAAAABZW}
{\bkmkend AAAAAAABZW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 496} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PERIPH_CTRL_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PERIPH_CTRL_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM\~ {\b CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}}}
\par
{\bkmkstart AAAAAAABZX}
{\bkmkend AAAAAAABZX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1036} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP\~ 1}}
\par
{\bkmkstart AAAAAAABZY}
{\bkmkend AAAAAAABZY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 603} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PM_SLEEP_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PM_SLEEP_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PM_SLEEP_FUNC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAABZZ}
{\bkmkend AAAAAAABZZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 601} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PM_SLP_IRAM_OPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PM_SLP_IRAM_OPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PM_SLP_IRAM_OPT\~ 1}}
\par
{\bkmkstart AAAAAAACAA}
{\bkmkend AAAAAAACAA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 602} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_POST_EVENTS_FROM_IRAM_ISR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_POST_EVENTS_FROM_IRAM_ISR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_POST_EVENTS_FROM_IRAM_ISR\~ {\b CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR}}}
\par
{\bkmkstart AAAAAAACAB}
{\bkmkend AAAAAAACAB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1037} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_POST_EVENTS_FROM_ISR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_POST_EVENTS_FROM_ISR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_POST_EVENTS_FROM_ISR\~ {\b CONFIG_ESP_EVENT_POST_FROM_ISR}}}
\par
{\bkmkstart AAAAAAACAC}
{\bkmkend AAAAAAACAC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1038} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PTHREAD_STACK_MIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PTHREAD_STACK_MIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PTHREAD_STACK_MIN\~ 768}}
\par
{\bkmkstart AAAAAAACAD}
{\bkmkend AAAAAAACAD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 927} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PTHREAD_TASK_CORE_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PTHREAD_TASK_CORE_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PTHREAD_TASK_CORE_DEFAULT\~ -1}}
\par
{\bkmkstart AAAAAAACAE}
{\bkmkend AAAAAAACAE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 928} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PTHREAD_TASK_NAME_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PTHREAD_TASK_NAME_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PTHREAD_TASK_NAME_DEFAULT\~ "pthread"}}
\par
{\bkmkstart AAAAAAACAF}
{\bkmkend AAAAAAACAF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 929} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PTHREAD_TASK_PRIO_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PTHREAD_TASK_PRIO_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PTHREAD_TASK_PRIO_DEFAULT\~ 5}}
\par
{\bkmkstart AAAAAAACAG}
{\bkmkend AAAAAAACAG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 925} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT\~ 3072}}
\par
{\bkmkstart AAAAAAACAH}
{\bkmkend AAAAAAACAH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 926} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_RMT_ENCODER_FUNC_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_RMT_ENCODER_FUNC_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_RMT_ENCODER_FUNC_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAACAI}
{\bkmkend AAAAAAACAI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 530} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_RMT_OBJ_CACHE_SAFE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_RMT_OBJ_CACHE_SAFE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_RMT_OBJ_CACHE_SAFE\~ 1}}
\par
{\bkmkstart AAAAAAACAJ}
{\bkmkend AAAAAAACAJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 533} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAACAK}
{\bkmkend AAAAAAACAK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 532} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAACAL}
{\bkmkend AAAAAAACAL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 531} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_RTC_CLK_CAL_CYCLES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_RTC_CLK_CAL_CYCLES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_RTC_CLK_CAL_CYCLES\~ 1024}}
\par
{\bkmkstart AAAAAAACAM}
{\bkmkend AAAAAAACAM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 576} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_RTC_CLK_SRC_INT_RC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_RTC_CLK_SRC_INT_RC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_RTC_CLK_SRC_INT_RC\~ 1}}
\par
{\bkmkstart AAAAAAACAN}
{\bkmkend AAAAAAACAN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 575} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACAO}
{\bkmkend AAAAAAACAO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 447} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_BOOT_V2_PREFERRED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_BOOT_V2_PREFERRED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_BOOT_V2_PREFERRED\~ 1}}
\par
{\bkmkstart AAAAAAACAP}
{\bkmkend AAAAAAACAP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 448} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACAQ}
{\bkmkend AAAAAAACAQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 446} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_ROM_DL_MODE_ENABLED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_ROM_DL_MODE_ENABLED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_ROM_DL_MODE_ENABLED\~ 1}}
\par
{\bkmkstart AAAAAAACAR}
{\bkmkend AAAAAAACAR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 449} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SECURE_TEE_LOG_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SECURE_TEE_LOG_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SECURE_TEE_LOG_LEVEL\~ 0}}
\par
{\bkmkstart AAAAAAACAS}
{\bkmkend AAAAAAACAS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 483} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS\~ {\b CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS}}}
\par
{\bkmkstart AAAAAAACAT}
{\bkmkend AAAAAAACAT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1039} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_ATTEN_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_ATTEN_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_ATTEN_NUM\~ 4}}
\par
{\bkmkstart AAAAAAACAU}
{\bkmkend AAAAAAACAU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 79} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACAV}
{\bkmkend AAAAAAACAV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 94} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACAW}
{\bkmkend AAAAAAACAW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 92} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACAX}
{\bkmkend AAAAAAACAX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 73} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACAY}
{\bkmkend AAAAAAACAY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 74} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACAZ}
{\bkmkend AAAAAAACAZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 80} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV\~ 4}}
\par
{\bkmkstart AAAAAAACBA}
{\bkmkend AAAAAAACBA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 87} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM\~ 2}}
\par
{\bkmkstart AAAAAAACBB}
{\bkmkend AAAAAAACBB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 84} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH\~ 12}}
\par
{\bkmkstart AAAAAAACBC}
{\bkmkend AAAAAAACBC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 82} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH\~ 12}}
\par
{\bkmkstart AAAAAAACBD}
{\bkmkend AAAAAAACBD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 83} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_MONITOR_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_MONITOR_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_MONITOR_NUM\~ 2}}
\par
{\bkmkstart AAAAAAACBE}
{\bkmkend AAAAAAACBE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 85} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DIGI_RESULT_BYTES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DIGI_RESULT_BYTES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DIGI_RESULT_BYTES\~ 4}}
\par
{\bkmkstart AAAAAAACBF}
{\bkmkend AAAAAAACBF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 86} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_DMA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_DMA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_DMA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACBG}
{\bkmkend AAAAAAACBG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 76} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_MAX_CHANNEL_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_MAX_CHANNEL_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_MAX_CHANNEL_NUM\~ 7}}
\par
{\bkmkstart AAAAAAACBH}
{\bkmkend AAAAAAACBH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 78} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_MONITOR_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_MONITOR_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_MONITOR_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACBI}
{\bkmkend AAAAAAACBI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 75} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_PATT_LEN_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_PATT_LEN_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_PATT_LEN_MAX\~ 8}}
\par
{\bkmkstart AAAAAAACBJ}
{\bkmkend AAAAAAACBJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 81} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_PERIPH_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_PERIPH_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_PERIPH_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACBK}
{\bkmkend AAAAAAACBK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 77} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_RTC_MAX_BITWIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_RTC_MAX_BITWIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH\~ 12}}
\par
{\bkmkstart AAAAAAACBL}
{\bkmkend AAAAAAACBL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 91} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_RTC_MIN_BITWIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_RTC_MIN_BITWIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH\~ 12}}
\par
{\bkmkstart AAAAAAACBM}
{\bkmkend AAAAAAACBM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 90} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH\~ 83333}}
\par
{\bkmkstart AAAAAAACBN}
{\bkmkend AAAAAAACBN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 88} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW\~ 611}}
\par
{\bkmkstart AAAAAAACBO}
{\bkmkend AAAAAAACBO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 89} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACBP}
{\bkmkend AAAAAAACBP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 93} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SHARED_POWER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SHARED_POWER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SHARED_POWER\~ 1}}
\par
{\bkmkstart AAAAAAACBQ}
{\bkmkend AAAAAAACBQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 96} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACBR}
{\bkmkend AAAAAAACBR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 6} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR\~ 1}}
\par
{\bkmkstart AAAAAAACBS}
{\bkmkend AAAAAAACBS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 95} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_GDMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_GDMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_GDMA\~ 1}}
\par
{\bkmkstart AAAAAAACBT}
{\bkmkend AAAAAAACBT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 70} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_SUPPORT_AES_128\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_SUPPORT_AES_128}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_SUPPORT_AES_128\~ 1}}
\par
{\bkmkstart AAAAAAACBU}
{\bkmkend AAAAAAACBU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 71} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_SUPPORT_AES_256\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_SUPPORT_AES_256}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_SUPPORT_AES_256\~ 1}}
\par
{\bkmkstart AAAAAAACBV}
{\bkmkend AAAAAAACBV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 72} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_SUPPORT_DMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_SUPPORT_DMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_SUPPORT_DMA\~ 1}}
\par
{\bkmkstart AAAAAAACBW}
{\bkmkend AAAAAAACBW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 69} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AES_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AES_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AES_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACBX}
{\bkmkend AAAAAAACBX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 40} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AHB_GDMA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AHB_GDMA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AHB_GDMA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACBY}
{\bkmkend AAAAAAACBY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 11} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_AHB_GDMA_VERSION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_AHB_GDMA_VERSION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_AHB_GDMA_VERSION\~ 1}}
\par
{\bkmkstart AAAAAAACBZ}
{\bkmkend AAAAAAACBZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 114} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCA}
{\bkmkend AAAAAAACCA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 324} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_APM_LP_APM0_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_APM_LP_APM0_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_APM_LP_APM0_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCB}
{\bkmkend AAAAAAACCB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 325} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_APM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_APM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_APM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCC}
{\bkmkend AAAAAAACCC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 50} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ASSIST_DEBUG_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ASSIST_DEBUG_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ASSIST_DEBUG_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCD}
{\bkmkend AAAAAAACCD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 59} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCE}
{\bkmkend AAAAAAACCE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 20} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_50_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_50_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_50_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCF}
{\bkmkend AAAAAAACCF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 405} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCG}
{\bkmkend AAAAAAACCG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 406} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_MESH_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_MESH_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_MESH_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCH}
{\bkmkend AAAAAAACCH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 403} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION\~ 1}}
\par
{\bkmkstart AAAAAAACCI}
{\bkmkend AAAAAAACCI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 410} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCJ}
{\bkmkend AAAAAAACCJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 408} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCK}
{\bkmkend AAAAAAACCK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 407} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCL}
{\bkmkend AAAAAAACCL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 402} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND\~ 1}}
\par
{\bkmkstart AAAAAAACCM}
{\bkmkend AAAAAAACCM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 411} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BLUFI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BLUFI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BLUFI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCN}
{\bkmkend AAAAAAACCN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 409} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BOD_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BOD_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BOD_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCO}
{\bkmkend AAAAAAACCO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 49} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BROWNOUT_RESET_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BROWNOUT_RESET_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCP}
{\bkmkend AAAAAAACCP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 97} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_BT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_BT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_BT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCQ}
{\bkmkend AAAAAAACCQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 18} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CACHE_FREEZE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CACHE_FREEZE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CACHE_FREEZE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCR}
{\bkmkend AAAAAAACCR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 99} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD\~ 1}}
\par
{\bkmkstart AAAAAAACCS}
{\bkmkend AAAAAAACCS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 413} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE\~ 1}}
\par
{\bkmkstart AAAAAAACCT}
{\bkmkend AAAAAAACCT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 386} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2\~ 1}}
\par
{\bkmkstart AAAAAAACCU}
{\bkmkend AAAAAAACCU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 384} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCV}
{\bkmkend AAAAAAACCV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 382} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_RC32K_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_RC32K_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_RC32K_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCW}
{\bkmkend AAAAAAACCW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 383} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION\~ 1}}
\par
{\bkmkstart AAAAAAACCX}
{\bkmkend AAAAAAACCX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 379} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_TREE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_TREE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_TREE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCY}
{\bkmkend AAAAAAACCY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 58} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLK_XTAL32K_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLK_XTAL32K_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLK_XTAL32K_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACCZ}
{\bkmkend AAAAAAACCZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 381} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE\~ 1}}
\par
{\bkmkstart AAAAAAACDA}
{\bkmkend AAAAAAACDA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 139} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_COEX_HW_PTI\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_COEX_HW_PTI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_COEX_HW_PTI\~ 1}}
\par
{\bkmkstart AAAAAAACDB}
{\bkmkend AAAAAAACDB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 346} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_BREAKPOINTS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_BREAKPOINTS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_BREAKPOINTS_NUM\~ 4}}
\par
{\bkmkstart AAAAAAACDC}
{\bkmkend AAAAAAACDC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 105} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_CORES_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_CORES_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_CORES_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACDD}
{\bkmkend AAAAAAACDD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 100} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_HAS_CSR_PC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_HAS_CSR_PC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_HAS_CSR_PC\~ 1}}
\par
{\bkmkstart AAAAAAACDE}
{\bkmkend AAAAAAACDE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 104} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC\~ 1}}
\par
{\bkmkstart AAAAAAACDF}
{\bkmkend AAAAAAACDF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 102} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_HAS_PMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_HAS_PMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_HAS_PMA\~ 1}}
\par
{\bkmkstart AAAAAAACDG}
{\bkmkend AAAAAAACDG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 108} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP\~ 1}}
\par
{\bkmkstart AAAAAAACDH}
{\bkmkend AAAAAAACDH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 109} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_INTR_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_INTR_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_INTR_NUM\~ 32}}
\par
{\bkmkstart AAAAAAACDI}
{\bkmkend AAAAAAACDI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 101} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_PMP_REGION_GRANULARITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_PMP_REGION_GRANULARITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_PMP_REGION_GRANULARITY\~ 4}}
\par
{\bkmkstart AAAAAAACDJ}
{\bkmkend AAAAAAACDJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 110} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE\~ 0x80000000}}
\par
{\bkmkstart AAAAAAACDK}
{\bkmkend AAAAAAACDK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 107} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CPU_WATCHPOINTS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CPU_WATCHPOINTS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CPU_WATCHPOINTS_NUM\~ 4}}
\par
{\bkmkstart AAAAAAACDL}
{\bkmkend AAAAAAACDL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 106} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACDM}
{\bkmkend AAAAAAACDM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 326} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS\~ 1}}
\par
{\bkmkstart AAAAAAACDN}
{\bkmkend AAAAAAACDN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 416} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM\~ 8}}
\par
{\bkmkstart AAAAAAACDO}
{\bkmkend AAAAAAACDO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 147} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM\~ 8}}
\par
{\bkmkstart AAAAAAACDP}
{\bkmkend AAAAAAACDP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 146} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE\~ 1}}
\par
{\bkmkstart AAAAAAACDQ}
{\bkmkend AAAAAAACDQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 148} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEDICATED_GPIO_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEDICATED_GPIO_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACDR}
{\bkmkend AAAAAAACDR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 7} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DEEP_SLEEP_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DEEP_SLEEP_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DEEP_SLEEP_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACDS}
{\bkmkend AAAAAAACDS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 64} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DIG_SIGN_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DIG_SIGN_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DIG_SIGN_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACDT}
{\bkmkend AAAAAAACDT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 44} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US\~ 1100}}
\par
{\bkmkstart AAAAAAACDU}
{\bkmkend AAAAAAACDU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 113} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH\~ 16}}
\par
{\bkmkstart AAAAAAACDV}
{\bkmkend AAAAAAACDV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 112} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN\~ 3072}}
\par
{\bkmkstart AAAAAAACDW}
{\bkmkend AAAAAAACDW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 111} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ECC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ECC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ECC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACDX}
{\bkmkend AAAAAAACDX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 45} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK\~ 1}}
\par
{\bkmkstart AAAAAAACDY}
{\bkmkend AAAAAAACDY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 315} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT\~ 1}}
\par
{\bkmkstart AAAAAAACDZ}
{\bkmkend AAAAAAACDZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 312} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE\~ 1}}
\par
{\bkmkstart AAAAAAACEA}
{\bkmkend AAAAAAACEA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 309} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_ICACHE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_ICACHE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_ICACHE\~ 1}}
\par
{\bkmkstart AAAAAAACEB}
{\bkmkend AAAAAAACEB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 314} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_PAD_JTAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_PAD_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_PAD_JTAG\~ 1}}
\par
{\bkmkstart AAAAAAACEC}
{\bkmkend AAAAAAACEC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 310} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_DIS_USB_JTAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_DIS_USB_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_DIS_USB_JTAG\~ 1}}
\par
{\bkmkstart AAAAAAACED}
{\bkmkend AAAAAAACED}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 311} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD\~ 1}}
\par
{\bkmkstart AAAAAAACEE}
{\bkmkend AAAAAAACEE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 28} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS\~ 1}}
\par
{\bkmkstart AAAAAAACEF}
{\bkmkend AAAAAAACEF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 319} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS\~ 3}}
\par
{\bkmkstart AAAAAAACEG}
{\bkmkend AAAAAAACEG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 318} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_SOFT_DIS_JTAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_SOFT_DIS_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG\~ 1}}
\par
{\bkmkstart AAAAAAACEH}
{\bkmkend AAAAAAACEH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 313} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EFUSE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EFUSE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EFUSE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACEI}
{\bkmkend AAAAAAACEI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 29} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ESP_NIMBLE_CONTROLLER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ESP_NIMBLE_CONTROLLER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ESP_NIMBLE_CONTROLLER\~ 1}}
\par
{\bkmkstart AAAAAAACEJ}
{\bkmkend AAAAAAACEJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 404} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ETM_CHANNELS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ETM_CHANNELS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ETM_CHANNELS_PER_GROUP\~ 50}}
\par
{\bkmkstart AAAAAAACEK}
{\bkmkend AAAAAAACEK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 120} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ETM_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ETM_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ETM_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAACEL}
{\bkmkend AAAAAAACEL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 119} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACEM}
{\bkmkend AAAAAAACEM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 121} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ETM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ETM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ETM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACEN}
{\bkmkend AAAAAAACEN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 16} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN\~ 1}}
\par
{\bkmkstart AAAAAAACEO}
{\bkmkend AAAAAAACEO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 372} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_EXTERNAL_COEX_ADVANCE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_EXTERNAL_COEX_ADVANCE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_EXTERNAL_COEX_ADVANCE\~ 1}}
\par
{\bkmkstart AAAAAAACEP}
{\bkmkend AAAAAAACEP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 347} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_FLASH_ENC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_FLASH_ENC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_FLASH_ENC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACEQ}
{\bkmkend AAAAAAACEQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 46} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX\~ 64}}
\par
{\bkmkstart AAAAAAACER}
{\bkmkend AAAAAAACER}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 321} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES\~ 1}}
\par
{\bkmkstart AAAAAAACES}
{\bkmkend AAAAAAACES}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 322} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128\~ 1}}
\par
{\bkmkstart AAAAAAACET}
{\bkmkend AAAAAAACET}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 323} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_NUM_GROUPS_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_NUM_GROUPS_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_NUM_GROUPS_MAX\~ 1}}
\par
{\bkmkstart AAAAAAACEU}
{\bkmkend AAAAAAACEU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 115} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX\~ 3}}
\par
{\bkmkstart AAAAAAACEV}
{\bkmkend AAAAAAACEV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 116} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAACEW}
{\bkmkend AAAAAAACEW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 117} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACEX}
{\bkmkend AAAAAAACEX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 118} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GDMA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GDMA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GDMA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACEY}
{\bkmkend AAAAAAACEY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 10} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX\~ 1}}
\par
{\bkmkstart AAAAAAACEZ}
{\bkmkend AAAAAAACEZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 138} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM\~ 3}}
\par
{\bkmkstart AAAAAAACFA}
{\bkmkend AAAAAAACFA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 140} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT\~ 8}}
\par
{\bkmkstart AAAAAAACFB}
{\bkmkend AAAAAAACFB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 133} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK\~ 0}}
\par
{\bkmkstart AAAAAAACFC}
{\bkmkend AAAAAAACFC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 132} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM\~ 8}}
\par
{\bkmkstart AAAAAAACFD}
{\bkmkend AAAAAAACFD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 125} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_IN_RANGE_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_IN_RANGE_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_IN_RANGE_MAX\~ 30}}
\par
{\bkmkstart AAAAAAACFE}
{\bkmkend AAAAAAACFE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 130} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_OUT_RANGE_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_OUT_RANGE_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_OUT_RANGE_MAX\~ 30}}
\par
{\bkmkstart AAAAAAACFF}
{\bkmkend AAAAAAACFF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 131} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_PIN_COUNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_PIN_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_PIN_COUNT\~ 31}}
\par
{\bkmkstart AAAAAAACFG}
{\bkmkend AAAAAAACFG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 123} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_PORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_PORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_PORT\~ 1}}
\par
{\bkmkstart AAAAAAACFH}
{\bkmkend AAAAAAACFH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 122} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAACFI}
{\bkmkend AAAAAAACFI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 128} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAACFJ}
{\bkmkend AAAAAAACFJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 126} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD\~ 1}}
\par
{\bkmkstart AAAAAAACFK}
{\bkmkend AAAAAAACFK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 135} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP\~ 1}}
\par
{\bkmkstart AAAAAAACFL}
{\bkmkend AAAAAAACFL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 136} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP\~ 1}}
\par
{\bkmkstart AAAAAAACFM}
{\bkmkend AAAAAAACFM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 137} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER\~ 1}}
\par
{\bkmkstart AAAAAAACFN}
{\bkmkend AAAAAAACFN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 124} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAACFO}
{\bkmkend AAAAAAACFO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 127} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK\~ 0x000000007FFFFF00}}
\par
{\bkmkstart AAAAAAACFP}
{\bkmkend AAAAAAACFP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 134} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPSPI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPSPI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPSPI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACFQ}
{\bkmkend AAAAAAACFQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 35} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_GPTIMER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_GPTIMER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_GPTIMER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACFR}
{\bkmkend AAAAAAACFR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 12} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_HMAC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_HMAC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_HMAC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACFS}
{\bkmkend AAAAAAACFS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 43} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_HP_I2C_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_HP_I2C_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_HP_I2C_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACFT}
{\bkmkend AAAAAAACFT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 150} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_CMD_REG_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_CMD_REG_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_CMD_REG_NUM\~ 8}}
\par
{\bkmkstart AAAAAAACFU}
{\bkmkend AAAAAAACFU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 152} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_FIFO_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_FIFO_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_FIFO_LEN\~ 32}}
\par
{\bkmkstart AAAAAAACFV}
{\bkmkend AAAAAAACFV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 151} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_NUM\~ 2}}
\par
{\bkmkstart AAAAAAACFW}
{\bkmkend AAAAAAACFW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 149} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE\~ 1}}
\par
{\bkmkstart AAAAAAACFX}
{\bkmkend AAAAAAACFX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 160} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST\~ 1}}
\par
{\bkmkstart AAAAAAACFY}
{\bkmkend AAAAAAACFY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 159} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS\~ 1}}
\par
{\bkmkstart AAAAAAACFZ}
{\bkmkend AAAAAAACFZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 161} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH\~ 1}}
\par
{\bkmkstart AAAAAAACGA}
{\bkmkend AAAAAAACGA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 162} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR\~ 1}}
\par
{\bkmkstart AAAAAAACGB}
{\bkmkend AAAAAAACGB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 158} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS\~ 1}}
\par
{\bkmkstart AAAAAAACGC}
{\bkmkend AAAAAAACGC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 155} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST\~ 1}}
\par
{\bkmkstart AAAAAAACGD}
{\bkmkend AAAAAAACGD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 154} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_RTC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_RTC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_RTC\~ 1}}
\par
{\bkmkstart AAAAAAACGE}
{\bkmkend AAAAAAACGE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 157} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_SLAVE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_SLAVE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_SLAVE\~ 1}}
\par
{\bkmkstart AAAAAAACGF}
{\bkmkend AAAAAAACGF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 153} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACGG}
{\bkmkend AAAAAAACGG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 163} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAACGH}
{\bkmkend AAAAAAACGH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 156} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2C_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2C_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2C_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACGI}
{\bkmkend AAAAAAACGI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 37} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_HW_VERSION_2\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_HW_VERSION_2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_HW_VERSION_2\~ 1}}
\par
{\bkmkstart AAAAAAACGJ}
{\bkmkend AAAAAAACGJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 167} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACGK}
{\bkmkend AAAAAAACGK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 166} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_PDM_MAX_RX_LINES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_PDM_MAX_RX_LINES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_PDM_MAX_RX_LINES\~ 1}}
\par
{\bkmkstart AAAAAAACGL}
{\bkmkend AAAAAAACGL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 177} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_PDM_MAX_TX_LINES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_PDM_MAX_TX_LINES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_PDM_MAX_TX_LINES\~ 2}}
\par
{\bkmkstart AAAAAAACGM}
{\bkmkend AAAAAAACGM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 176} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACGN}
{\bkmkend AAAAAAACGN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 179} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACGO}
{\bkmkend AAAAAAACGO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 32} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_ETM\~ 1}}
\par
{\bkmkstart AAAAAAACGP}
{\bkmkend AAAAAAACGP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 168} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PCM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PCM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PCM\~ 1}}
\par
{\bkmkstart AAAAAAACGQ}
{\bkmkend AAAAAAACGQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 171} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PCM2PDM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PCM2PDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM\~ 1}}
\par
{\bkmkstart AAAAAAACGR}
{\bkmkend AAAAAAACGR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 174} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PDM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PDM\~ 1}}
\par
{\bkmkstart AAAAAAACGS}
{\bkmkend AAAAAAACGS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 172} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PDM_RX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PDM_RX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PDM_RX\~ 1}}
\par
{\bkmkstart AAAAAAACGT}
{\bkmkend AAAAAAACGT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 175} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PDM_TX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PDM_TX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PDM_TX\~ 1}}
\par
{\bkmkstart AAAAAAACGU}
{\bkmkend AAAAAAACGU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 173} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_PLL_F160M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_PLL_F160M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M\~ 1}}
\par
{\bkmkstart AAAAAAACGV}
{\bkmkend AAAAAAACGV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 170} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_TDM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_TDM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_TDM\~ 1}}
\par
{\bkmkstart AAAAAAACGW}
{\bkmkend AAAAAAACGW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 178} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_I2S_SUPPORTS_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_I2S_SUPPORTS_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_I2S_SUPPORTS_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAACGX}
{\bkmkend AAAAAAACGX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 169} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_IEEE802154_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_IEEE802154_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_IEEE802154_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACGY}
{\bkmkend AAAAAAACGY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 19} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_INT_PLIC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_INT_PLIC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_INT_PLIC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACGZ}
{\bkmkend AAAAAAACGZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 103} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_CHANNEL_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_CHANNEL_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_CHANNEL_NUM\~ 6}}
\par
{\bkmkstart AAAAAAACHA}
{\bkmkend AAAAAAACHA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 183} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH\~ 10}}
\par
{\bkmkstart AAAAAAACHB}
{\bkmkend AAAAAAACHB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 188} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX\~ 16}}
\par
{\bkmkstart AAAAAAACHC}
{\bkmkend AAAAAAACHC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 187} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACHD}
{\bkmkend AAAAAAACHD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 186} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORT_FADE_STOP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORT_FADE_STOP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP\~ 1}}
\par
{\bkmkstart AAAAAAACHE}
{\bkmkend AAAAAAACHE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 185} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK\~ 1}}
\par
{\bkmkstart AAAAAAACHF}
{\bkmkend AAAAAAACHF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 180} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACHG}
{\bkmkend AAAAAAACHG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 189} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK\~ 1}}
\par
{\bkmkstart AAAAAAACHH}
{\bkmkend AAAAAAACHH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 181} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACHI}
{\bkmkend AAAAAAACHI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 36} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_TIMER_BIT_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_TIMER_BIT_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH\~ 20}}
\par
{\bkmkstart AAAAAAACHJ}
{\bkmkend AAAAAAACHJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 184} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LEDC_TIMER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LEDC_TIMER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LEDC_TIMER_NUM\~ 4}}
\par
{\bkmkstart AAAAAAACHK}
{\bkmkend AAAAAAACHK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 182} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LIGHT_SLEEP_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LIGHT_SLEEP_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACHL}
{\bkmkend AAAAAAACHL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 63} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_AON_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_AON_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_AON_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACHM}
{\bkmkend AAAAAAACHM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 54} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR\~ 1}}
\par
{\bkmkstart AAAAAAACHN}
{\bkmkend AAAAAAACHN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 414} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_CORE_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_CORE_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_CORE_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAACHO}
{\bkmkend AAAAAAACHO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 415} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_CORE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_CORE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_CORE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACHP}
{\bkmkend AAAAAAACHP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 27} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_I2C_FIFO_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_I2C_FIFO_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_I2C_FIFO_LEN\~ 16}}
\par
{\bkmkstart AAAAAAACHQ}
{\bkmkend AAAAAAACHQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 165} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_I2C_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_I2C_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_I2C_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACHR}
{\bkmkend AAAAAAACHR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 164} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_I2C_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_I2C_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_I2C_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACHS}
{\bkmkend AAAAAAACHS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 56} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAACHT}
{\bkmkend AAAAAAACHT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 129} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_PERIPHERALS_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_PERIPHERALS_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_PERIPHERALS_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACHU}
{\bkmkend AAAAAAACHU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 55} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI\~ 16}}
\par
{\bkmkstart AAAAAAACHV}
{\bkmkend AAAAAAACHV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 291} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO\~ 32}}
\par
{\bkmkstart AAAAAAACHW}
{\bkmkend AAAAAAACHW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 290} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_TIMER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_TIMER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_TIMER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACHX}
{\bkmkend AAAAAAACHX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 53} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_LP_UART_FIFO_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_LP_UART_FIFO_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_LP_UART_FIFO_LEN\~ 16}}
\par
{\bkmkstart AAAAAAACHY}
{\bkmkend AAAAAAACHY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 331} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER\~ 3}}
\par
{\bkmkstart AAAAAAACHZ}
{\bkmkend AAAAAAACHZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 226} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAACIA}
{\bkmkend AAAAAAACIA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 230} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAACIB}
{\bkmkend AAAAAAACIB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 225} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR\~ 2}}
\par
{\bkmkstart AAAAAAACIC}
{\bkmkend AAAAAAACIC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 221} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR\~ 2}}
\par
{\bkmkstart AAAAAAACID}
{\bkmkend AAAAAAACID}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 222} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP\~ 3}}
\par
{\bkmkstart AAAAAAACIE}
{\bkmkend AAAAAAACIE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 224} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP\~ 3}}
\par
{\bkmkstart AAAAAAACIF}
{\bkmkend AAAAAAACIF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 227} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAACIG}
{\bkmkend AAAAAAACIG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 218} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP\~ 3}}
\par
{\bkmkstart AAAAAAACIH}
{\bkmkend AAAAAAACIH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 220} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAACII}
{\bkmkend AAAAAAACII}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 229} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACIJ}
{\bkmkend AAAAAAACIJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 231} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACIK}
{\bkmkend AAAAAAACIK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 14} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE\~ 1}}
\par
{\bkmkstart AAAAAAACIL}
{\bkmkend AAAAAAACIL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 228} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_TIMERS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_TIMERS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP\~ 3}}
\par
{\bkmkstart AAAAAAACIM}
{\bkmkend AAAAAAACIM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 219} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR\~ 2}}
\par
{\bkmkstart AAAAAAACIN}
{\bkmkend AAAAAAACIN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 223} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MEMSPI_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MEMSPI_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MEMSPI_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAACIO}
{\bkmkend AAAAAAACIO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 269} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACIP}
{\bkmkend AAAAAAACIP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 280} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACIQ}
{\bkmkend AAAAAAACIQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 279} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACIR}
{\bkmkend AAAAAAACIR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 278} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_DI_VADDR_SHARED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_DI_VADDR_SHARED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_DI_VADDR_SHARED\~ 1}}
\par
{\bkmkstart AAAAAAACIS}
{\bkmkend AAAAAAACIS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 194} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACIT}
{\bkmkend AAAAAAACIT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 193} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACIU}
{\bkmkend AAAAAAACIU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 191} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE\~ 1}}
\par
{\bkmkstart AAAAAAACIV}
{\bkmkend AAAAAAACIV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 190} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MMU_PERIPH_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MMU_PERIPH_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MMU_PERIPH_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACIW}
{\bkmkend AAAAAAACIW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 192} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAACIX}
{\bkmkend AAAAAAACIX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 380} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MODEM_CLOCK_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MODEM_CLOCK_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MODEM_CLOCK_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACIY}
{\bkmkend AAAAAAACIY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 65} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPI_MEM_BLOCKS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPI_MEM_BLOCKS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPI_MEM_BLOCKS_NUM\~ 4}}
\par
{\bkmkstart AAAAAAACIZ}
{\bkmkend AAAAAAACIZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 239} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPI_OPERATIONS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPI_OPERATIONS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPI_OPERATIONS_NUM\~ 3}}
\par
{\bkmkstart AAAAAAACJA}
{\bkmkend AAAAAAACJA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 240} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACJB}
{\bkmkend AAAAAAACJB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 41} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPU_MIN_REGION_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPU_MIN_REGION_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPU_MIN_REGION_SIZE\~ 0x20000000}}
\par
{\bkmkstart AAAAAAACJC}
{\bkmkend AAAAAAACJC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 195} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MPU_REGIONS_MAX_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MPU_REGIONS_MAX_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MPU_REGIONS_MAX_NUM\~ 8}}
\par
{\bkmkstart AAAAAAACJD}
{\bkmkend AAAAAAACJD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 196} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACJE}
{\bkmkend AAAAAAACJE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 301} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_MWDT_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_MWDT_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_MWDT_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAACJF}
{\bkmkend AAAAAAACJF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 300} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAACJG}
{\bkmkend AAAAAAACJG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 232} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH\~ 16}}
\par
{\bkmkstart AAAAAAACJH}
{\bkmkend AAAAAAACJH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 236} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAACJI}
{\bkmkend AAAAAAACJI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 234} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACJJ}
{\bkmkend AAAAAAACJJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 238} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACJK}
{\bkmkend AAAAAAACJK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 17} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT\~ 1}}
\par
{\bkmkstart AAAAAAACJL}
{\bkmkend AAAAAAACJL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 237} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH\~ 16}}
\par
{\bkmkstart AAAAAAACJM}
{\bkmkend AAAAAAACJM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 235} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAACJN}
{\bkmkend AAAAAAACJN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 233} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PAU_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PAU_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PAU_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACJO}
{\bkmkend AAAAAAACJO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 52} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_CHANNELS_PER_UNIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_CHANNELS_PER_UNIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT\~ 2}}
\par
{\bkmkstart AAAAAAACJP}
{\bkmkend AAAAAAACJP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 199} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAACJQ}
{\bkmkend AAAAAAACJQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 197} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE\~ 1}}
\par
{\bkmkstart AAAAAAACJR}
{\bkmkend AAAAAAACJR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 201} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACJS}
{\bkmkend AAAAAAACJS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 202} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACJT}
{\bkmkend AAAAAAACJT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 13} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT\~ 2}}
\par
{\bkmkstart AAAAAAACJU}
{\bkmkend AAAAAAACJU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 200} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PCNT_UNITS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PCNT_UNITS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PCNT_UNITS_PER_GROUP\~ 4}}
\par
{\bkmkstart AAAAAAACJV}
{\bkmkend AAAAAAACJV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 198} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PHY_COMBO_MODULE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PHY_COMBO_MODULE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PHY_COMBO_MODULE\~ 1}}
\par
{\bkmkstart AAAAAAACJW}
{\bkmkend AAAAAAACJW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 412} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE\~ 21}}
\par
{\bkmkstart AAAAAAACJX}
{\bkmkend AAAAAAACJX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 348} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PHY_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PHY_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PHY_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACJY}
{\bkmkend AAAAAAACJY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 23} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_CPU_RETENTION_BY_SW\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_CPU_RETENTION_BY_SW}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_CPU_RETENTION_BY_SW\~ 1}}
\par
{\bkmkstart AAAAAAACJZ}
{\bkmkend AAAAAAACJZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 369} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA\~ 1}}
\par
{\bkmkstart AAAAAAACKA}
{\bkmkend AAAAAAACKA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 370} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PAU_LINK_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PAU_LINK_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PAU_LINK_NUM\~ 4}}
\par
{\bkmkstart AAAAAAACKB}
{\bkmkend AAAAAAACKB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 373} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR\~ 1}}
\par
{\bkmkstart AAAAAAACKC}
{\bkmkend AAAAAAACKC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 374} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC\~ 1}}
\par
{\bkmkstart AAAAAAACKD}
{\bkmkend AAAAAAACKD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 375} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE\~ 1}}
\par
{\bkmkstart AAAAAAACKE}
{\bkmkend AAAAAAACKE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 376} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED\~ 1}}
\par
{\bkmkstart AAAAAAACKF}
{\bkmkend AAAAAAACKF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 377} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG\~ 1}}
\par
{\bkmkstart AAAAAAACKG}
{\bkmkend AAAAAAACKG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 371} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_RETENTION_MODULE_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_RETENTION_MODULE_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_RETENTION_MODULE_NUM\~ 32}}
\par
{\bkmkstart AAAAAAACKH}
{\bkmkend AAAAAAACKH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 378} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAACKI}
{\bkmkend AAAAAAACKI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 352} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_BT_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_BT_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAACKJ}
{\bkmkend AAAAAAACKJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 353} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_CPU_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_CPU_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_CPU_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKK}
{\bkmkend AAAAAAACKK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 356} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY\~ 1}}
\par
{\bkmkstart AAAAAAACKL}
{\bkmkend AAAAAAACKL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 368} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAACKM}
{\bkmkend AAAAAAACKM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 354} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN\~ 1}}
\par
{\bkmkstart AAAAAAACKN}
{\bkmkend AAAAAAACKN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 355} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_HP_AON_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_HP_AON_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_HP_AON_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKO}
{\bkmkend AAAAAAACKO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 363} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_MAC_BB_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_MAC_BB_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKP}
{\bkmkend AAAAAAACKP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 364} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_MODEM_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_MODEM_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_MODEM_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKQ}
{\bkmkend AAAAAAACKQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 357} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG\~ 1}}
\par
{\bkmkstart AAAAAAACKR}
{\bkmkend AAAAAAACKR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 367} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE\~ 1}}
\par
{\bkmkstart AAAAAAACKS}
{\bkmkend AAAAAAACKS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 366} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_RC32K_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_RC32K_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_RC32K_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKT}
{\bkmkend AAAAAAACKT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 359} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_RC_FAST_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_RC_FAST_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKU}
{\bkmkend AAAAAAACKU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 360} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKV}
{\bkmkend AAAAAAACKV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 365} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_TOP_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_TOP_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_TOP_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKW}
{\bkmkend AAAAAAACKW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 362} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKX}
{\bkmkend AAAAAAACKX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 361} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP\~ 1}}
\par
{\bkmkstart AAAAAAACKY}
{\bkmkend AAAAAAACKY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 351} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORT_XTAL32K_PD\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORT_XTAL32K_PD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORT_XTAL32K_PD\~ 1}}
\par
{\bkmkstart AAAAAAACKZ}
{\bkmkend AAAAAAACKZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 358} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACLA}
{\bkmkend AAAAAAACLA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 66} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_PMU_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_PMU_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_PMU_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACLB}
{\bkmkend AAAAAAACLB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 51} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RCC_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RCC_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RCC_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAACLC}
{\bkmkend AAAAAAACLC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 385} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_CHANNELS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_CHANNELS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_CHANNELS_PER_GROUP\~ 4}}
\par
{\bkmkstart AAAAAAACLD}
{\bkmkend AAAAAAACLD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 206} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAACLE}
{\bkmkend AAAAAAACLE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 203} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL\~ 48}}
\par
{\bkmkstart AAAAAAACLF}
{\bkmkend AAAAAAACLF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 207} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP\~ 2}}
\par
{\bkmkstart AAAAAAACLG}
{\bkmkend AAAAAAACLG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 205} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_RC_FAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_RC_FAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_RC_FAST\~ 1}}
\par
{\bkmkstart AAAAAAACLH}
{\bkmkend AAAAAAACLH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 216} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION\~ 1}}
\par
{\bkmkstart AAAAAAACLI}
{\bkmkend AAAAAAACLI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 209} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG\~ 1}}
\par
{\bkmkstart AAAAAAACLJ}
{\bkmkend AAAAAAACLJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 208} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACLK}
{\bkmkend AAAAAAACLK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 217} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP\~ 1}}
\par
{\bkmkstart AAAAAAACLL}
{\bkmkend AAAAAAACLL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 210} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY\~ 1}}
\par
{\bkmkstart AAAAAAACLM}
{\bkmkend AAAAAAACLM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 214} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP\~ 1}}
\par
{\bkmkstart AAAAAAACLN}
{\bkmkend AAAAAAACLN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 212} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT\~ 1}}
\par
{\bkmkstart AAAAAAACLO}
{\bkmkend AAAAAAACLO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 211} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO\~ 1}}
\par
{\bkmkstart AAAAAAACLP}
{\bkmkend AAAAAAACLP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 213} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAACLQ}
{\bkmkend AAAAAAACLQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 215} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACLR}
{\bkmkend AAAAAAACLR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 33} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP\~ 2}}
\par
{\bkmkstart AAAAAAACLS}
{\bkmkend AAAAAAACLS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 204} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT\~ 1}}
\par
{\bkmkstart AAAAAAACLT}
{\bkmkend AAAAAAACLT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 393} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RNG_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RNG_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RNG_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACLU}
{\bkmkend AAAAAAACLU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 62} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RSA_MAX_BIT_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RSA_MAX_BIT_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RSA_MAX_BIT_LEN\~ 3072}}
\par
{\bkmkstart AAAAAAACLV}
{\bkmkend AAAAAAACLV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 241} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTC_FAST_MEM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTC_FAST_MEM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACLW}
{\bkmkend AAAAAAACLW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 30} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH\~ 1}}
\par
{\bkmkstart AAAAAAACLX}
{\bkmkend AAAAAAACLX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 350} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTC_MEM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTC_MEM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTC_MEM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACLY}
{\bkmkend AAAAAAACLY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 31} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACLZ}
{\bkmkend AAAAAAACLZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 145} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_HOLD_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_HOLD_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_HOLD_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACMA}
{\bkmkend AAAAAAACMA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 143} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACMB}
{\bkmkend AAAAAAACMB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 142} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_PIN_COUNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_PIN_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_PIN_COUNT\~ 8}}
\par
{\bkmkstart AAAAAAACMC}
{\bkmkend AAAAAAACMC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 141} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_RTCIO_WAKE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_RTCIO_WAKE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_RTCIO_WAKE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACMD}
{\bkmkend AAAAAAACMD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 144} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDIO_SLAVE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDIO_SLAVE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDIO_SLAVE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACME}
{\bkmkend AAAAAAACME}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 48} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_CHANNELS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_CHANNELS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_CHANNELS_PER_GROUP\~ 4}}
\par
{\bkmkstart AAAAAAACMF}
{\bkmkend AAAAAAACMF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 250} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M\~ 1}}
\par
{\bkmkstart AAAAAAACMG}
{\bkmkend AAAAAAACMG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 251} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_CLK_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_CLK_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_CLK_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAACMH}
{\bkmkend AAAAAAACMH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 252} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_GROUPS\~ 1}}
\par
{\bkmkstart AAAAAAACMI}
{\bkmkend AAAAAAACMI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 249} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SDM_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SDM_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SDM_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACMJ}
{\bkmkend AAAAAAACMJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 34} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SECURE_BOOT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SECURE_BOOT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SECURE_BOOT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACMK}
{\bkmkend AAAAAAACMK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 47} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SECURE_BOOT_V2_ECC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SECURE_BOOT_V2_ECC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SECURE_BOOT_V2_ECC\~ 1}}
\par
{\bkmkstart AAAAAAACML}
{\bkmkend AAAAAAACML}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 317} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SECURE_BOOT_V2_RSA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SECURE_BOOT_V2_RSA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SECURE_BOOT_V2_RSA\~ 1}}
\par
{\bkmkstart AAAAAAACMM}
{\bkmkend AAAAAAACMM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 316} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE\~ 3968}}
\par
{\bkmkstart AAAAAAACMN}
{\bkmkend AAAAAAACMN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 242} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_GDMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_GDMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_GDMA\~ 1}}
\par
{\bkmkstart AAAAAAACMO}
{\bkmkend AAAAAAACMO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 245} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_DMA\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_DMA}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_DMA\~ 1}}
\par
{\bkmkstart AAAAAAACMP}
{\bkmkend AAAAAAACMP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 243} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_RESUME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_RESUME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_RESUME\~ 1}}
\par
{\bkmkstart AAAAAAACMQ}
{\bkmkend AAAAAAACMQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 244} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_SHA1\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_SHA1}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_SHA1\~ 1}}
\par
{\bkmkstart AAAAAAACMR}
{\bkmkend AAAAAAACMR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 246} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_SHA224\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_SHA224}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_SHA224\~ 1}}
\par
{\bkmkstart AAAAAAACMS}
{\bkmkend AAAAAAACMS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 247} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORT_SHA256\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORT_SHA256}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORT_SHA256\~ 1}}
\par
{\bkmkstart AAAAAAACMT}
{\bkmkend AAAAAAACMT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 248} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHA_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHA_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHA_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACMU}
{\bkmkend AAAAAAACMU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 42} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SHARED_IDCACHE_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SHARED_IDCACHE_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SHARED_IDCACHE_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACMV}
{\bkmkend AAAAAAACMV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 98} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_FLASH_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_FLASH_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_FLASH_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACMW}
{\bkmkend AAAAAAACMW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 61} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MAX_CS_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MAX_CS_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MAX_CS_NUM\~ 6}}
\par
{\bkmkstart AAAAAAACMX}
{\bkmkend AAAAAAACMX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 254} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MAX_PRE_DIVIDER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MAX_PRE_DIVIDER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MAX_PRE_DIVIDER\~ 16}}
\par
{\bkmkstart AAAAAAACMY}
{\bkmkend AAAAAAACMY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 270} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE\~ 64}}
\par
{\bkmkstart AAAAAAACMZ}
{\bkmkend AAAAAAACMZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 255} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME\~ 1}}
\par
{\bkmkstart AAAAAAACNA}
{\bkmkend AAAAAAACNA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 273} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND\~ 1}}
\par
{\bkmkstart AAAAAAACNB}
{\bkmkend AAAAAAACNB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 272} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE\~ 1}}
\par
{\bkmkstart AAAAAAACNC}
{\bkmkend AAAAAAACNC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 271} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS\~ 1}}
\par
{\bkmkstart AAAAAAACND}
{\bkmkend AAAAAAACND}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 276} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR\~ 1}}
\par
{\bkmkstart AAAAAAACNE}
{\bkmkend AAAAAAACNE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 274} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND\~ 1}}
\par
{\bkmkstart AAAAAAACNF}
{\bkmkend AAAAAAACNF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 275} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_MEM_SUPPORT_WRAP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_MEM_SUPPORT_WRAP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP\~ 1}}
\par
{\bkmkstart AAAAAAACNG}
{\bkmkend AAAAAAACNG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 277} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_PERIPH_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_PERIPH_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_PERIPH_NUM\~ 2}}
\par
{\bkmkstart AAAAAAACNH}
{\bkmkend AAAAAAACNH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 253} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX\~ 1}}
\par
{\bkmkstart AAAAAAACNI}
{\bkmkend AAAAAAACNI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 267} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX\~ 0x3FFFA}}
\par
{\bkmkstart AAAAAAACNJ}
{\bkmkend AAAAAAACNJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 268} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SCT_REG_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SCT_REG_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SCT_REG_NUM\~ 14}}
\par
{\bkmkstart AAAAAAACNK}
{\bkmkend AAAAAAACNK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 266} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SCT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SCT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SCT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACNL}
{\bkmkend AAAAAAACNL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 265} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS\~ 1}}
\par
{\bkmkstart AAAAAAACNM}
{\bkmkend AAAAAAACNM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 257} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CD_SIG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CD_SIG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CD_SIG\~ 1}}
\par
{\bkmkstart AAAAAAACNN}
{\bkmkend AAAAAAACNN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 258} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M\~ 1}}
\par
{\bkmkstart AAAAAAACNO}
{\bkmkend AAAAAAACNO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 263} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST\~ 1}}
\par
{\bkmkstart AAAAAAACNP}
{\bkmkend AAAAAAACNP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 264} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CLK_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CLK_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAACNQ}
{\bkmkend AAAAAAACNQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 262} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS\~ 1}}
\par
{\bkmkstart AAAAAAACNR}
{\bkmkend AAAAAAACNR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 259} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_DDRCLK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_DDRCLK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_DDRCLK\~ 1}}
\par
{\bkmkstart AAAAAAACNS}
{\bkmkend AAAAAAACNS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 256} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2\~ 1}}
\par
{\bkmkstart AAAAAAACNT}
{\bkmkend AAAAAAACNT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 260} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACNU}
{\bkmkend AAAAAAACNU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 261} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SUPPORT_COEXISTENCE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SUPPORT_COEXISTENCE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SUPPORT_COEXISTENCE\~ 1}}
\par
{\bkmkstart AAAAAAACNV}
{\bkmkend AAAAAAACNV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 39} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY\~ 1}}
\par
{\bkmkstart AAAAAAACNW}
{\bkmkend AAAAAAACNW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 320} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SUPPORTS_SECURE_DL_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SUPPORTS_SECURE_DL_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE\~ 1}}
\par
{\bkmkstart AAAAAAACNX}
{\bkmkend AAAAAAACNX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 25} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE\~ 1}}
\par
{\bkmkstart AAAAAAACNY}
{\bkmkend AAAAAAACNY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 288} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_ALARM_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_ALARM_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_ALARM_NUM\~ 3}}
\par
{\bkmkstart AAAAAAACNZ}
{\bkmkend AAAAAAACNZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 282} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI\~ 20}}
\par
{\bkmkstart AAAAAAACOA}
{\bkmkend AAAAAAACOA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 284} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO\~ 32}}
\par
{\bkmkstart AAAAAAACOB}
{\bkmkend AAAAAAACOB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 283} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_COUNTER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_COUNTER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_COUNTER_NUM\~ 2}}
\par
{\bkmkstart AAAAAAACOC}
{\bkmkend AAAAAAACOC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 281} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_FIXED_DIVIDER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_FIXED_DIVIDER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER\~ 1}}
\par
{\bkmkstart AAAAAAACOD}
{\bkmkend AAAAAAACOD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 285} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_INT_LEVEL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_INT_LEVEL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_INT_LEVEL\~ 1}}
\par
{\bkmkstart AAAAAAACOE}
{\bkmkend AAAAAAACOE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 287} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAACOF}
{\bkmkend AAAAAAACOF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 289} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST\~ 1}}
\par
{\bkmkstart AAAAAAACOG}
{\bkmkend AAAAAAACOG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 286} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_SYSTIMER_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_SYSTIMER_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_SYSTIMER_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACOH}
{\bkmkend AAAAAAACOH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 38} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMP_SENSOR_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMP_SENSOR_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMP_SENSOR_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACOI}
{\bkmkend AAAAAAACOI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 22} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAACOJ}
{\bkmkend AAAAAAACOJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 389} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAACOK}
{\bkmkend AAAAAAACOK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 390} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC\~ 1}}
\par
{\bkmkstart AAAAAAACOL}
{\bkmkend AAAAAAACOL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 387} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACOM}
{\bkmkend AAAAAAACOM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 391} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAACON}
{\bkmkend AAAAAAACON}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 388} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN\~ 1}}
\par
{\bkmkstart AAAAAAACOO}
{\bkmkend AAAAAAACOO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 392} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH\~ 54}}
\par
{\bkmkstart AAAAAAACOP}
{\bkmkend AAAAAAACOP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 294} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST\~ 1}}
\par
{\bkmkstart AAAAAAACOQ}
{\bkmkend AAAAAAACOQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 296} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAACOR}
{\bkmkend AAAAAAACOR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 295} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP\~ 1}}
\par
{\bkmkstart AAAAAAACOS}
{\bkmkend AAAAAAACOS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 293} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS\~ 2}}
\par
{\bkmkstart AAAAAAACOT}
{\bkmkend AAAAAAACOT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 297} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_GROUPS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_GROUPS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_GROUPS\~ 2}}
\par
{\bkmkstart AAAAAAACOU}
{\bkmkend AAAAAAACOU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 292} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_SUPPORT_ETM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_SUPPORT_ETM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_SUPPORT_ETM\~ 1}}
\par
{\bkmkstart AAAAAAACOV}
{\bkmkend AAAAAAACOV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 298} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACOW}
{\bkmkend AAAAAAACOW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 299} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_BRP_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_BRP_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_BRP_MAX\~ 32768}}
\par
{\bkmkstart AAAAAAACOX}
{\bkmkend AAAAAAACOX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 306} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_BRP_MIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_BRP_MIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_BRP_MIN\~ 2}}
\par
{\bkmkstart AAAAAAACOY}
{\bkmkend AAAAAAACOY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 305} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL\~ 1}}
\par
{\bkmkstart AAAAAAACOZ}
{\bkmkend AAAAAAACOZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 304} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_CONTROLLER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_CONTROLLER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_CONTROLLER_NUM\~ 2}}
\par
{\bkmkstart AAAAAAACPA}
{\bkmkend AAAAAAACPA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 302} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_MASK_FILTER_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_MASK_FILTER_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_MASK_FILTER_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACPB}
{\bkmkend AAAAAAACPB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 303} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACPC}
{\bkmkend AAAAAAACPC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 308} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACPD}
{\bkmkend AAAAAAACPD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 15} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS\~ 1}}
\par
{\bkmkstart AAAAAAACPE}
{\bkmkend AAAAAAACPE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 307} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_BITRATE_MAX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_BITRATE_MAX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_BITRATE_MAX\~ 5000000}}
\par
{\bkmkstart AAAAAAACPF}
{\bkmkend AAAAAAACPF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 332} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_FIFO_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_FIFO_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_FIFO_LEN\~ 128}}
\par
{\bkmkstart AAAAAAACPG}
{\bkmkend AAAAAAACPG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 330} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_HAS_LP_UART\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_HAS_LP_UART}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_HAS_LP_UART\~ 1}}
\par
{\bkmkstart AAAAAAACPH}
{\bkmkend AAAAAAACPH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 337} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_HP_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_HP_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_HP_NUM\~ 2}}
\par
{\bkmkstart AAAAAAACPI}
{\bkmkend AAAAAAACPI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 328} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_LP_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_LP_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_LP_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACPJ}
{\bkmkend AAAAAAACPJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 329} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_NUM\~ 3}}
\par
{\bkmkstart AAAAAAACPK}
{\bkmkend AAAAAAACPK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 327} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND\~ 1}}
\par
{\bkmkstart AAAAAAACPL}
{\bkmkend AAAAAAACPL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 339} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK\~ 1}}
\par
{\bkmkstart AAAAAAACPM}
{\bkmkend AAAAAAACPM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 333} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_RTC_CLK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_RTC_CLK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_RTC_CLK\~ 1}}
\par
{\bkmkstart AAAAAAACPN}
{\bkmkend AAAAAAACPN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 334} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION\~ 1}}
\par
{\bkmkstart AAAAAAACPO}
{\bkmkend AAAAAAACPO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 338} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_WAKEUP_INT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_WAKEUP_INT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT\~ 1}}
\par
{\bkmkstart AAAAAAACPP}
{\bkmkend AAAAAAACPP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 336} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORT_XTAL_CLK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORT_XTAL_CLK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORT_XTAL_CLK\~ 1}}
\par
{\bkmkstart AAAAAAACPQ}
{\bkmkend AAAAAAACPQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 335} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACPR}
{\bkmkend AAAAAAACPR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 8} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN\~ 5}}
\par
{\bkmkstart AAAAAAACPS}
{\bkmkend AAAAAAACPS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 340} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE\~ 1}}
\par
{\bkmkstart AAAAAAACPT}
{\bkmkend AAAAAAACPT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 341} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE\~ 1}}
\par
{\bkmkstart AAAAAAACPU}
{\bkmkend AAAAAAACPU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 344} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE\~ 1}}
\par
{\bkmkstart AAAAAAACPV}
{\bkmkend AAAAAAACPV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 342} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE\~ 1}}
\par
{\bkmkstart AAAAAAACPW}
{\bkmkend AAAAAAACPW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 343} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UHCI_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UHCI_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UHCI_NUM\~ 1}}
\par
{\bkmkstart AAAAAAACPX}
{\bkmkend AAAAAAACPX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 345} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_UHCI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_UHCI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_UHCI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACPY}
{\bkmkend AAAAAAACPY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 9} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ULP_LP_UART_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ULP_LP_UART_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ULP_LP_UART_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACPZ}
{\bkmkend AAAAAAACPZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 57} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_ULP_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_ULP_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_ULP_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACQA}
{\bkmkend AAAAAAACQA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 26} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACQB}
{\bkmkend AAAAAAACQB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 21} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WDT_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WDT_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WDT_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACQC}
{\bkmkend AAAAAAACQC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 60} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_CSI_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_CSI_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_CSI_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAACQD}
{\bkmkend AAAAAAACQD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 398} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_FTM_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_FTM_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_FTM_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAACQE}
{\bkmkend AAAAAAACQE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 395} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_GCMP_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_GCMP_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_GCMP_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAACQF}
{\bkmkend AAAAAAACQF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 396} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_HE_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_HE_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_HE_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAACQG}
{\bkmkend AAAAAAACQG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 400} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_HW_TSF\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_HW_TSF}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_HW_TSF\~ 1}}
\par
{\bkmkstart AAAAAAACQH}
{\bkmkend AAAAAAACQH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 394} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH\~ 12}}
\par
{\bkmkstart AAAAAAACQI}
{\bkmkend AAAAAAACQI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 349} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_MAC_VERSION_NUM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_MAC_VERSION_NUM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_MAC_VERSION_NUM\~ 2}}
\par
{\bkmkstart AAAAAAACQJ}
{\bkmkend AAAAAAACQJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 401} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_MESH_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_MESH_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_MESH_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAACQK}
{\bkmkend AAAAAAACQK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 399} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACQL}
{\bkmkend AAAAAAACQL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 24} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_WIFI_WAPI_SUPPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_WIFI_WAPI_SUPPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_WIFI_WAPI_SUPPORT\~ 1}}
\par
{\bkmkstart AAAAAAACQM}
{\bkmkend AAAAAAACQM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 397} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN\~ 1}}
\par
{\bkmkstart AAAAAAACQN}
{\bkmkend AAAAAAACQN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 68} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SOC_XTAL_SUPPORT_40M\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SOC_XTAL_SUPPORT_40M}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SOC_XTAL_SUPPORT_40M\~ 1}}
\par
{\bkmkstart AAAAAAACQO}
{\bkmkend AAAAAAACQO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 67} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_BROWNOUT_RESET\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_BROWNOUT_RESET}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_BROWNOUT_RESET\~ 1}}
\par
{\bkmkstart AAAAAAACQP}
{\bkmkend AAAAAAACQP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 934} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC\~ 1}}
\par
{\bkmkstart AAAAAAACQQ}
{\bkmkend AAAAAAACQQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 933} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS\~ 1}}
\par
{\bkmkstart AAAAAAACQR}
{\bkmkend AAAAAAACQR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 938} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE\~ 1}}
\par
{\bkmkstart AAAAAAACQS}
{\bkmkend AAAAAAACQS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 944} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS\~ 20}}
\par
{\bkmkstart AAAAAAACQT}
{\bkmkend AAAAAAACQT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 940} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_ERASE_YIELD_TICKS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_ERASE_YIELD_TICKS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS\~ 1}}
\par
{\bkmkstart AAAAAAACQU}
{\bkmkend AAAAAAACQU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 941} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAACQV}
{\bkmkend AAAAAAACQV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 936} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_ROM_DRIVER_PATCH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_ROM_DRIVER_PATCH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH\~ 1}}
\par
{\bkmkstart AAAAAAACQW}
{\bkmkend AAAAAAACQW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 937} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US\~ 50}}
\par
{\bkmkstart AAAAAAACQX}
{\bkmkend AAAAAAACQX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 935} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED\~ 1}}
\par
{\bkmkstart AAAAAAACQY}
{\bkmkend AAAAAAACQY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 943} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE\~ 8192}}
\par
{\bkmkstart AAAAAAACQZ}
{\bkmkend AAAAAAACQZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 942} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS\~ {\b CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}}}
\par
{\bkmkstart AAAAAAACRA}
{\bkmkend AAAAAAACRA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1040} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_FLASH_YIELD_DURING_ERASE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_FLASH_YIELD_DURING_ERASE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_FLASH_YIELD_DURING_ERASE\~ 1}}
\par
{\bkmkstart AAAAAAACRB}
{\bkmkend AAAAAAACRB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 939} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_MASTER_ISR_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_MASTER_ISR_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_MASTER_ISR_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAACRC}
{\bkmkend AAAAAAACRC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 534} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPI_SLAVE_ISR_IN_IRAM\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPI_SLAVE_ISR_IN_IRAM}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPI_SLAVE_ISR_IN_IRAM\~ 1}}
\par
{\bkmkstart AAAAAAACRD}
{\bkmkend AAAAAAACRD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 535} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_CACHE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_CACHE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_CACHE\~ 1}}
\par
{\bkmkstart AAAAAAACRE}
{\bkmkend AAAAAAACRE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 946} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_CACHE_WR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_CACHE_WR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_CACHE_WR\~ 1}}
\par
{\bkmkstart AAAAAAACRF}
{\bkmkend AAAAAAACRF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 947} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_GC_MAX_RUNS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_GC_MAX_RUNS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_GC_MAX_RUNS\~ 10}}
\par
{\bkmkstart AAAAAAACRG}
{\bkmkend AAAAAAACRG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 949} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_MAX_PARTITIONS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_MAX_PARTITIONS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_MAX_PARTITIONS\~ 3}}
\par
{\bkmkstart AAAAAAACRH}
{\bkmkend AAAAAAACRH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 945} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_META_LENGTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_META_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_META_LENGTH\~ 4}}
\par
{\bkmkstart AAAAAAACRI}
{\bkmkend AAAAAAACRI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 954} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_OBJ_NAME_LEN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_OBJ_NAME_LEN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_OBJ_NAME_LEN\~ 32}}
\par
{\bkmkstart AAAAAAACRJ}
{\bkmkend AAAAAAACRJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 951} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_PAGE_CHECK\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_PAGE_CHECK}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_PAGE_CHECK\~ 1}}
\par
{\bkmkstart AAAAAAACRK}
{\bkmkend AAAAAAACRK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 948} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_PAGE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_PAGE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_PAGE_SIZE\~ 256}}
\par
{\bkmkstart AAAAAAACRL}
{\bkmkend AAAAAAACRL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 950} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_USE_MAGIC\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_USE_MAGIC}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_USE_MAGIC\~ 1}}
\par
{\bkmkstart AAAAAAACRM}
{\bkmkend AAAAAAACRM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 952} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_USE_MAGIC_LENGTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_USE_MAGIC_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_USE_MAGIC_LENGTH\~ 1}}
\par
{\bkmkstart AAAAAAACRN}
{\bkmkend AAAAAAACRN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 953} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SPIFFS_USE_MTIME\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SPIFFS_USE_MTIME}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SPIFFS_USE_MTIME\~ 1}}
\par
{\bkmkstart AAAAAAACRO}
{\bkmkend AAAAAAACRO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 955} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_STACK_CHECK_NONE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_STACK_CHECK_NONE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_STACK_CHECK_NONE\~ {\b CONFIG_COMPILER_STACK_CHECK_MODE_NONE}}}
\par
{\bkmkstart AAAAAAACRP}
{\bkmkend AAAAAAACRP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1041} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SUPPORT_TERMIOS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SUPPORT_TERMIOS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SUPPORT_TERMIOS\~ {\b CONFIG_VFS_SUPPORT_TERMIOS}}}
\par
{\bkmkstart AAAAAAACRQ}
{\bkmkend AAAAAAACRQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1042} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT\~ {\b CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT}}}
\par
{\bkmkstart AAAAAAACRR}
{\bkmkend AAAAAAACRR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1043} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SW_COEXIST_ENABLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SW_COEXIST_ENABLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SW_COEXIST_ENABLE\~ {\b CONFIG_ESP_COEX_SW_COEXIST_ENABLE}}}
\par
{\bkmkstart AAAAAAACRS}
{\bkmkend AAAAAAACRS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1044} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SYSTEM_EVENT_QUEUE_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SYSTEM_EVENT_QUEUE_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SYSTEM_EVENT_QUEUE_SIZE\~ {\b CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}}}
\par
{\bkmkstart AAAAAAACRT}
{\bkmkend AAAAAAACRT}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1045} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE\~ {\b CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}}}
\par
{\bkmkstart AAAAAAACRU}
{\bkmkend AAAAAAACRU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1046} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TASK_WDT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TASK_WDT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TASK_WDT\~ {\b CONFIG_ESP_TASK_WDT_INIT}}}
\par
{\bkmkstart AAAAAAACRV}
{\bkmkend AAAAAAACRV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1047} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0\~ {\b CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}}}
\par
{\bkmkstart AAAAAAACRW}
{\bkmkend AAAAAAACRW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1048} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TASK_WDT_TIMEOUT_S\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TASK_WDT_TIMEOUT_S}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TASK_WDT_TIMEOUT_S\~ {\b CONFIG_ESP_TASK_WDT_TIMEOUT_S}}}
\par
{\bkmkstart AAAAAAACRX}
{\bkmkend AAAAAAACRX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1049} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCP_MAXRTX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCP_MAXRTX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCP_MAXRTX\~ {\b CONFIG_LWIP_TCP_MAXRTX}}}
\par
{\bkmkstart AAAAAAACRY}
{\bkmkend AAAAAAACRY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1054} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCP_MSL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCP_MSL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCP_MSL\~ {\b CONFIG_LWIP_TCP_MSL}}}
\par
{\bkmkstart AAAAAAACRZ}
{\bkmkend AAAAAAACRZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1055} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCP_MSS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCP_MSS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCP_MSS\~ {\b CONFIG_LWIP_TCP_MSS}}}
\par
{\bkmkstart AAAAAAACSA}
{\bkmkend AAAAAAACSA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1056} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCP_OVERSIZE_MSS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCP_OVERSIZE_MSS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCP_OVERSIZE_MSS\~ {\b CONFIG_LWIP_TCP_OVERSIZE_MSS}}}
\par
{\bkmkstart AAAAAAACSB}
{\bkmkend AAAAAAACSB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1057} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCP_QUEUE_OOSEQ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCP_QUEUE_OOSEQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCP_QUEUE_OOSEQ\~ {\b CONFIG_LWIP_TCP_QUEUE_OOSEQ}}}
\par
{\bkmkstart AAAAAAACSC}
{\bkmkend AAAAAAACSC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1058} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCP_RECVMBOX_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCP_RECVMBOX_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCP_RECVMBOX_SIZE\~ {\b CONFIG_LWIP_TCP_RECVMBOX_SIZE}}}
\par
{\bkmkstart AAAAAAACSD}
{\bkmkend AAAAAAACSD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1059} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCP_SND_BUF_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCP_SND_BUF_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCP_SND_BUF_DEFAULT\~ {\b CONFIG_LWIP_TCP_SND_BUF_DEFAULT}}}
\par
{\bkmkstart AAAAAAACSE}
{\bkmkend AAAAAAACSE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1060} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCP_SYNMAXRTX\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCP_SYNMAXRTX}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCP_SYNMAXRTX\~ {\b CONFIG_LWIP_TCP_SYNMAXRTX}}}
\par
{\bkmkstart AAAAAAACSF}
{\bkmkend AAAAAAACSF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1061} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCP_WND_DEFAULT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCP_WND_DEFAULT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCP_WND_DEFAULT\~ {\b CONFIG_LWIP_TCP_WND_DEFAULT}}}
\par
{\bkmkstart AAAAAAACSG}
{\bkmkend AAAAAAACSG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1062} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCPIP_RECVMBOX_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCPIP_RECVMBOX_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCPIP_RECVMBOX_SIZE\~ {\b CONFIG_LWIP_TCPIP_RECVMBOX_SIZE}}}
\par
{\bkmkstart AAAAAAACSH}
{\bkmkend AAAAAAACSH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1050} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCPIP_TASK_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCPIP_TASK_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCPIP_TASK_AFFINITY\~ {\b CONFIG_LWIP_TCPIP_TASK_AFFINITY}}}
\par
{\bkmkstart AAAAAAACSI}
{\bkmkend AAAAAAACSI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1051} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY\~ {\b CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY}}}
\par
{\bkmkstart AAAAAAACSJ}
{\bkmkend AAAAAAACSJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1052} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TCPIP_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TCPIP_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TCPIP_TASK_STACK_SIZE\~ {\b CONFIG_LWIP_TCPIP_TASK_STACK_SIZE}}}
\par
{\bkmkstart AAAAAAACSK}
{\bkmkend AAAAAAACSK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1053} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TIMER_QUEUE_LENGTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TIMER_QUEUE_LENGTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TIMER_QUEUE_LENGTH\~ {\b CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}}}
\par
{\bkmkstart AAAAAAACSL}
{\bkmkend AAAAAAACSL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1063} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TIMER_TASK_PRIORITY\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TIMER_TASK_PRIORITY}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TIMER_TASK_PRIORITY\~ {\b CONFIG_FREERTOS_TIMER_TASK_PRIORITY}}}
\par
{\bkmkstart AAAAAAACSM}
{\bkmkend AAAAAAACSM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1064} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TIMER_TASK_STACK_DEPTH\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TIMER_TASK_STACK_DEPTH}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TIMER_TASK_STACK_DEPTH\~ {\b CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}}}
\par
{\bkmkstart AAAAAAACSN}
{\bkmkend AAAAAAACSN}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1065} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_TIMER_TASK_STACK_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_TIMER_TASK_STACK_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_TIMER_TASK_STACK_SIZE\~ {\b CONFIG_ESP_TIMER_TASK_STACK_SIZE}}}
\par
{\bkmkstart AAAAAAACSO}
{\bkmkend AAAAAAACSO}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1066} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_UDP_RECVMBOX_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_UDP_RECVMBOX_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_UDP_RECVMBOX_SIZE\~ {\b CONFIG_LWIP_UDP_RECVMBOX_SIZE}}}
\par
{\bkmkstart AAAAAAACSP}
{\bkmkend AAAAAAACSP}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1067} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_UNITY_ENABLE_DOUBLE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_UNITY_ENABLE_DOUBLE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_UNITY_ENABLE_DOUBLE\~ 1}}
\par
{\bkmkstart AAAAAAACSQ}
{\bkmkend AAAAAAACSQ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 959} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_UNITY_ENABLE_FLOAT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_UNITY_ENABLE_FLOAT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_UNITY_ENABLE_FLOAT\~ 1}}
\par
{\bkmkstart AAAAAAACSR}
{\bkmkend AAAAAAACSR}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 958} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER\~ 1}}
\par
{\bkmkstart AAAAAAACSS}
{\bkmkend AAAAAAACSS}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 960} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_USJ_ENABLE_USB_SERIAL_JTAG\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_USJ_ENABLE_USB_SERIAL_JTAG}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG\~ 1}}
\par
{\bkmkstart AAAAAAACST}
{\bkmkend AAAAAAACST}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 536} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_VFS_INITIALIZE_DEV_NULL\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_VFS_INITIALIZE_DEV_NULL}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_VFS_INITIALIZE_DEV_NULL\~ 1}}
\par
{\bkmkstart AAAAAAACSU}
{\bkmkend AAAAAAACSU}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 968} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_VFS_MAX_COUNT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_VFS_MAX_COUNT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_VFS_MAX_COUNT\~ 8}}
\par
{\bkmkstart AAAAAAACSV}
{\bkmkend AAAAAAACSV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 966} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS\~ 1}}
\par
{\bkmkstart AAAAAAACSW}
{\bkmkend AAAAAAACSW}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 967} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_VFS_SUPPORT_DIR\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_VFS_SUPPORT_DIR}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_VFS_SUPPORT_DIR\~ 1}}
\par
{\bkmkstart AAAAAAACSX}
{\bkmkend AAAAAAACSX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 962} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_VFS_SUPPORT_IO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_VFS_SUPPORT_IO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_VFS_SUPPORT_IO\~ 1}}
\par
{\bkmkstart AAAAAAACSY}
{\bkmkend AAAAAAACSY}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 961} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_VFS_SUPPORT_SELECT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_VFS_SUPPORT_SELECT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_VFS_SUPPORT_SELECT\~ 1}}
\par
{\bkmkstart AAAAAAACSZ}
{\bkmkend AAAAAAACSZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 963} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_VFS_SUPPORT_TERMIOS\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_VFS_SUPPORT_TERMIOS}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_VFS_SUPPORT_TERMIOS\~ 1}}
\par
{\bkmkstart AAAAAAACTA}
{\bkmkend AAAAAAACTA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 965} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT\~ 1}}
\par
{\bkmkstart AAAAAAACTB}
{\bkmkend AAAAAAACTB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 964} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT\~ 30}}
\par
{\bkmkstart AAAAAAACTC}
{\bkmkend AAAAAAACTC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 972} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES\~ 16}}
\par
{\bkmkstart AAAAAAACTD}
{\bkmkend AAAAAAACTD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 971} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN\~ 1}}
\par
{\bkmkstart AAAAAAACTE}
{\bkmkend AAAAAAACTE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 973} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_WL_SECTOR_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_WL_SECTOR_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_WL_SECTOR_SIZE\~ 4096}}
\par
{\bkmkstart AAAAAAACTF}
{\bkmkend AAAAAAACTF}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 970} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_WL_SECTOR_SIZE_4096\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_WL_SECTOR_SIZE_4096}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_WL_SECTOR_SIZE_4096\~ 1}}
\par
{\bkmkstart AAAAAAACTG}
{\bkmkend AAAAAAACTG}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 969} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_WPA_MBEDTLS_CRYPTO\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_WPA_MBEDTLS_CRYPTO}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_WPA_MBEDTLS_CRYPTO\~ {\b CONFIG_ESP_WIFI_MBEDTLS_CRYPTO}}}
\par
{\bkmkstart AAAAAAACTH}
{\bkmkend AAAAAAACTH}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1068} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_WPA_MBEDTLS_TLS_CLIENT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_WPA_MBEDTLS_TLS_CLIENT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_WPA_MBEDTLS_TLS_CLIENT\~ {\b CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT}}}
\par
{\bkmkstart AAAAAAACTI}
{\bkmkend AAAAAAACTI}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 1069} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_WS_BUFFER_SIZE\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_WS_BUFFER_SIZE}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_WS_BUFFER_SIZE\~ 1024}}
\par
{\bkmkstart AAAAAAACTJ}
{\bkmkend AAAAAAACTJ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 957} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_WS_TRANSPORT\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_WS_TRANSPORT}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_WS_TRANSPORT\~ 1}}
\par
{\bkmkstart AAAAAAACTK}
{\bkmkend AAAAAAACTK}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 956} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_XTAL_FREQ\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_XTAL_FREQ}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_XTAL_FREQ\~ 40}}
\par
{\bkmkstart AAAAAAACTL}
{\bkmkend AAAAAAACTL}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 583} del archivo {\b sdkconfig.h}.}\par
}
{\xe \v CONFIG_XTAL_FREQ_40\:sdkconfig.h}
{\xe \v sdkconfig.h\:CONFIG_XTAL_FREQ_40}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_XTAL_FREQ_40\~ 1}}
\par
{\bkmkstart AAAAAAACTM}
{\bkmkend AAAAAAACTM}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 582} del archivo {\b sdkconfig.h}.}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
sdkconfig.h\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/config/sdkconfig.h}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/config/sdkconfig.h}
{\bkmkstart AAAAAAAAAF}
{\bkmkend AAAAAAAAAF}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf20 /*}\par
00002 {\cf20  * Automatically generated file. DO NOT EDIT.}\par
00003 {\cf20  * Espressif IoT Development Framework (ESP-IDF) 5.5.0 Configuration Header}\par
00004 {\cf20  */}\par
00005 {\cf21 #pragma once}\par
00006 {\cf21 #define CONFIG_SOC_ADC_SUPPORTED 1}\par
00007 {\cf21 #define CONFIG_SOC_DEDICATED_GPIO_SUPPORTED 1}\par
00008 {\cf21 #define CONFIG_SOC_UART_SUPPORTED 1}\par
00009 {\cf21 #define CONFIG_SOC_UHCI_SUPPORTED 1}\par
00010 {\cf21 #define CONFIG_SOC_GDMA_SUPPORTED 1}\par
00011 {\cf21 #define CONFIG_SOC_AHB_GDMA_SUPPORTED 1}\par
00012 {\cf21 #define CONFIG_SOC_GPTIMER_SUPPORTED 1}\par
00013 {\cf21 #define CONFIG_SOC_PCNT_SUPPORTED 1}\par
00014 {\cf21 #define CONFIG_SOC_MCPWM_SUPPORTED 1}\par
00015 {\cf21 #define CONFIG_SOC_TWAI_SUPPORTED 1}\par
00016 {\cf21 #define CONFIG_SOC_ETM_SUPPORTED 1}\par
00017 {\cf21 #define CONFIG_SOC_PARLIO_SUPPORTED 1}\par
00018 {\cf21 #define CONFIG_SOC_BT_SUPPORTED 1}\par
00019 {\cf21 #define CONFIG_SOC_IEEE802154_SUPPORTED 1}\par
00020 {\cf21 #define CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED 1}\par
00021 {\cf21 #define CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED 1}\par
00022 {\cf21 #define CONFIG_SOC_TEMP_SENSOR_SUPPORTED 1}\par
00023 {\cf21 #define CONFIG_SOC_PHY_SUPPORTED 1}\par
00024 {\cf21 #define CONFIG_SOC_WIFI_SUPPORTED 1}\par
00025 {\cf21 #define CONFIG_SOC_SUPPORTS_SECURE_DL_MODE 1}\par
00026 {\cf21 #define CONFIG_SOC_ULP_SUPPORTED 1}\par
00027 {\cf21 #define CONFIG_SOC_LP_CORE_SUPPORTED 1}\par
00028 {\cf21 #define CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD 1}\par
00029 {\cf21 #define CONFIG_SOC_EFUSE_SUPPORTED 1}\par
00030 {\cf21 #define CONFIG_SOC_RTC_FAST_MEM_SUPPORTED 1}\par
00031 {\cf21 #define CONFIG_SOC_RTC_MEM_SUPPORTED 1}\par
00032 {\cf21 #define CONFIG_SOC_I2S_SUPPORTED 1}\par
00033 {\cf21 #define CONFIG_SOC_RMT_SUPPORTED 1}\par
00034 {\cf21 #define CONFIG_SOC_SDM_SUPPORTED 1}\par
00035 {\cf21 #define CONFIG_SOC_GPSPI_SUPPORTED 1}\par
00036 {\cf21 #define CONFIG_SOC_LEDC_SUPPORTED 1}\par
00037 {\cf21 #define CONFIG_SOC_I2C_SUPPORTED 1}\par
00038 {\cf21 #define CONFIG_SOC_SYSTIMER_SUPPORTED 1}\par
00039 {\cf21 #define CONFIG_SOC_SUPPORT_COEXISTENCE 1}\par
00040 {\cf21 #define CONFIG_SOC_AES_SUPPORTED 1}\par
00041 {\cf21 #define CONFIG_SOC_MPI_SUPPORTED 1}\par
00042 {\cf21 #define CONFIG_SOC_SHA_SUPPORTED 1}\par
00043 {\cf21 #define CONFIG_SOC_HMAC_SUPPORTED 1}\par
00044 {\cf21 #define CONFIG_SOC_DIG_SIGN_SUPPORTED 1}\par
00045 {\cf21 #define CONFIG_SOC_ECC_SUPPORTED 1}\par
00046 {\cf21 #define CONFIG_SOC_FLASH_ENC_SUPPORTED 1}\par
00047 {\cf21 #define CONFIG_SOC_SECURE_BOOT_SUPPORTED 1}\par
00048 {\cf21 #define CONFIG_SOC_SDIO_SLAVE_SUPPORTED 1}\par
00049 {\cf21 #define CONFIG_SOC_BOD_SUPPORTED 1}\par
00050 {\cf21 #define CONFIG_SOC_APM_SUPPORTED 1}\par
00051 {\cf21 #define CONFIG_SOC_PMU_SUPPORTED 1}\par
00052 {\cf21 #define CONFIG_SOC_PAU_SUPPORTED 1}\par
00053 {\cf21 #define CONFIG_SOC_LP_TIMER_SUPPORTED 1}\par
00054 {\cf21 #define CONFIG_SOC_LP_AON_SUPPORTED 1}\par
00055 {\cf21 #define CONFIG_SOC_LP_PERIPHERALS_SUPPORTED 1}\par
00056 {\cf21 #define CONFIG_SOC_LP_I2C_SUPPORTED 1}\par
00057 {\cf21 #define CONFIG_SOC_ULP_LP_UART_SUPPORTED 1}\par
00058 {\cf21 #define CONFIG_SOC_CLK_TREE_SUPPORTED 1}\par
00059 {\cf21 #define CONFIG_SOC_ASSIST_DEBUG_SUPPORTED 1}\par
00060 {\cf21 #define CONFIG_SOC_WDT_SUPPORTED 1}\par
00061 {\cf21 #define CONFIG_SOC_SPI_FLASH_SUPPORTED 1}\par
00062 {\cf21 #define CONFIG_SOC_RNG_SUPPORTED 1}\par
00063 {\cf21 #define CONFIG_SOC_LIGHT_SLEEP_SUPPORTED 1}\par
00064 {\cf21 #define CONFIG_SOC_DEEP_SLEEP_SUPPORTED 1}\par
00065 {\cf21 #define CONFIG_SOC_MODEM_CLOCK_SUPPORTED 1}\par
00066 {\cf21 #define CONFIG_SOC_PM_SUPPORTED 1}\par
00067 {\cf21 #define CONFIG_SOC_XTAL_SUPPORT_40M 1}\par
00068 {\cf21 #define CONFIG_SOC_XTAL_CLOCK_PATH_DEPENDS_ON_TOP_DOMAIN 1}\par
00069 {\cf21 #define CONFIG_SOC_AES_SUPPORT_DMA 1}\par
00070 {\cf21 #define CONFIG_SOC_AES_GDMA 1}\par
00071 {\cf21 #define CONFIG_SOC_AES_SUPPORT_AES_128 1}\par
00072 {\cf21 #define CONFIG_SOC_AES_SUPPORT_AES_256 1}\par
00073 {\cf21 #define CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED 1}\par
00074 {\cf21 #define CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED 1}\par
00075 {\cf21 #define CONFIG_SOC_ADC_MONITOR_SUPPORTED 1}\par
00076 {\cf21 #define CONFIG_SOC_ADC_DMA_SUPPORTED 1}\par
00077 {\cf21 #define CONFIG_SOC_ADC_PERIPH_NUM 1}\par
00078 {\cf21 #define CONFIG_SOC_ADC_MAX_CHANNEL_NUM 7}\par
00079 {\cf21 #define CONFIG_SOC_ADC_ATTEN_NUM 4}\par
00080 {\cf21 #define CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM 1}\par
00081 {\cf21 #define CONFIG_SOC_ADC_PATT_LEN_MAX 8}\par
00082 {\cf21 #define CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH 12}\par
00083 {\cf21 #define CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH 12}\par
00084 {\cf21 #define CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM 2}\par
00085 {\cf21 #define CONFIG_SOC_ADC_DIGI_MONITOR_NUM 2}\par
00086 {\cf21 #define CONFIG_SOC_ADC_DIGI_RESULT_BYTES 4}\par
00087 {\cf21 #define CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV 4}\par
00088 {\cf21 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH 83333}\par
00089 {\cf21 #define CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW 611}\par
00090 {\cf21 #define CONFIG_SOC_ADC_RTC_MIN_BITWIDTH 12}\par
00091 {\cf21 #define CONFIG_SOC_ADC_RTC_MAX_BITWIDTH 12}\par
00092 {\cf21 #define CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED 1}\par
00093 {\cf21 #define CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED 1}\par
00094 {\cf21 #define CONFIG_SOC_ADC_CALIB_CHAN_COMPENS_SUPPORTED 1}\par
00095 {\cf21 #define CONFIG_SOC_ADC_TEMPERATURE_SHARE_INTR 1}\par
00096 {\cf21 #define CONFIG_SOC_ADC_SHARED_POWER 1}\par
00097 {\cf21 #define CONFIG_SOC_BROWNOUT_RESET_SUPPORTED 1}\par
00098 {\cf21 #define CONFIG_SOC_SHARED_IDCACHE_SUPPORTED 1}\par
00099 {\cf21 #define CONFIG_SOC_CACHE_FREEZE_SUPPORTED 1}\par
00100 {\cf21 #define CONFIG_SOC_CPU_CORES_NUM 1}\par
00101 {\cf21 #define CONFIG_SOC_CPU_INTR_NUM 32}\par
00102 {\cf21 #define CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC 1}\par
00103 {\cf21 #define CONFIG_SOC_INT_PLIC_SUPPORTED 1}\par
00104 {\cf21 #define CONFIG_SOC_CPU_HAS_CSR_PC 1}\par
00105 {\cf21 #define CONFIG_SOC_CPU_BREAKPOINTS_NUM 4}\par
00106 {\cf21 #define CONFIG_SOC_CPU_WATCHPOINTS_NUM 4}\par
00107 {\cf21 #define CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE 0x80000000}\par
00108 {\cf21 #define CONFIG_SOC_CPU_HAS_PMA 1}\par
00109 {\cf21 #define CONFIG_SOC_CPU_IDRAM_SPLIT_USING_PMP 1}\par
00110 {\cf21 #define CONFIG_SOC_CPU_PMP_REGION_GRANULARITY 4}\par
00111 {\cf21 #define CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN 3072}\par
00112 {\cf21 #define CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH 16}\par
00113 {\cf21 #define CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US 1100}\par
00114 {\cf21 #define CONFIG_SOC_AHB_GDMA_VERSION 1}\par
00115 {\cf21 #define CONFIG_SOC_GDMA_NUM_GROUPS_MAX 1}\par
00116 {\cf21 #define CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX 3}\par
00117 {\cf21 #define CONFIG_SOC_GDMA_SUPPORT_ETM 1}\par
00118 {\cf21 #define CONFIG_SOC_GDMA_SUPPORT_SLEEP_RETENTION 1}\par
00119 {\cf21 #define CONFIG_SOC_ETM_GROUPS 1}\par
00120 {\cf21 #define CONFIG_SOC_ETM_CHANNELS_PER_GROUP 50}\par
00121 {\cf21 #define CONFIG_SOC_ETM_SUPPORT_SLEEP_RETENTION 1}\par
00122 {\cf21 #define CONFIG_SOC_GPIO_PORT 1}\par
00123 {\cf21 #define CONFIG_SOC_GPIO_PIN_COUNT 31}\par
00124 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER 1}\par
00125 {\cf21 #define CONFIG_SOC_GPIO_FLEX_GLITCH_FILTER_NUM 8}\par
00126 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_ETM 1}\par
00127 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_RTC_INDEPENDENT 1}\par
00128 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP 1}\par
00129 {\cf21 #define CONFIG_SOC_LP_IO_CLOCK_IS_INDEPENDENT 1}\par
00130 {\cf21 #define CONFIG_SOC_GPIO_IN_RANGE_MAX 30}\par
00131 {\cf21 #define CONFIG_SOC_GPIO_OUT_RANGE_MAX 30}\par
00132 {\cf21 #define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK 0}\par
00133 {\cf21 #define CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT 8}\par
00134 {\cf21 #define CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x000000007FFFFF00}\par
00135 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD 1}\par
00136 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP 1}\par
00137 {\cf21 #define CONFIG_SOC_GPIO_SUPPORT_HOLD_SINGLE_IO_IN_DSLP 1}\par
00138 {\cf21 #define CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX 1}\par
00139 {\cf21 #define CONFIG_SOC_CLOCKOUT_HAS_SOURCE_GATE 1}\par
00140 {\cf21 #define CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM 3}\par
00141 {\cf21 #define CONFIG_SOC_RTCIO_PIN_COUNT 8}\par
00142 {\cf21 #define CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED 1}\par
00143 {\cf21 #define CONFIG_SOC_RTCIO_HOLD_SUPPORTED 1}\par
00144 {\cf21 #define CONFIG_SOC_RTCIO_WAKE_SUPPORTED 1}\par
00145 {\cf21 #define CONFIG_SOC_RTCIO_EDGE_WAKE_SUPPORTED 1}\par
00146 {\cf21 #define CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM 8}\par
00147 {\cf21 #define CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM 8}\par
00148 {\cf21 #define CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE 1}\par
00149 {\cf21 #define CONFIG_SOC_I2C_NUM 2}\par
00150 {\cf21 #define CONFIG_SOC_HP_I2C_NUM 1}\par
00151 {\cf21 #define CONFIG_SOC_I2C_FIFO_LEN 32}\par
00152 {\cf21 #define CONFIG_SOC_I2C_CMD_REG_NUM 8}\par
00153 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_SLAVE 1}\par
00154 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_HW_FSM_RST 1}\par
00155 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS 1}\par
00156 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_XTAL 1}\par
00157 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_RTC 1}\par
00158 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR 1}\par
00159 {\cf21 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST 1}\par
00160 {\cf21 #define CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE 1}\par
00161 {\cf21 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS 1}\par
00162 {\cf21 #define CONFIG_SOC_I2C_SLAVE_SUPPORT_SLAVE_UNMATCH 1}\par
00163 {\cf21 #define CONFIG_SOC_I2C_SUPPORT_SLEEP_RETENTION 1}\par
00164 {\cf21 #define CONFIG_SOC_LP_I2C_NUM 1}\par
00165 {\cf21 #define CONFIG_SOC_LP_I2C_FIFO_LEN 16}\par
00166 {\cf21 #define CONFIG_SOC_I2S_NUM 1}\par
00167 {\cf21 #define CONFIG_SOC_I2S_HW_VERSION_2 1}\par
00168 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_ETM 1}\par
00169 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_XTAL 1}\par
00170 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PLL_F160M 1}\par
00171 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PCM 1}\par
00172 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PDM 1}\par
00173 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PDM_TX 1}\par
00174 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PCM2PDM 1}\par
00175 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_PDM_RX 1}\par
00176 {\cf21 #define CONFIG_SOC_I2S_PDM_MAX_TX_LINES 2}\par
00177 {\cf21 #define CONFIG_SOC_I2S_PDM_MAX_RX_LINES 1}\par
00178 {\cf21 #define CONFIG_SOC_I2S_SUPPORTS_TDM 1}\par
00179 {\cf21 #define CONFIG_SOC_I2S_SUPPORT_SLEEP_RETENTION 1}\par
00180 {\cf21 #define CONFIG_SOC_LEDC_SUPPORT_PLL_DIV_CLOCK 1}\par
00181 {\cf21 #define CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK 1}\par
00182 {\cf21 #define CONFIG_SOC_LEDC_TIMER_NUM 4}\par
00183 {\cf21 #define CONFIG_SOC_LEDC_CHANNEL_NUM 6}\par
00184 {\cf21 #define CONFIG_SOC_LEDC_TIMER_BIT_WIDTH 20}\par
00185 {\cf21 #define CONFIG_SOC_LEDC_SUPPORT_FADE_STOP 1}\par
00186 {\cf21 #define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_SUPPORTED 1}\par
00187 {\cf21 #define CONFIG_SOC_LEDC_GAMMA_CURVE_FADE_RANGE_MAX 16}\par
00188 {\cf21 #define CONFIG_SOC_LEDC_FADE_PARAMS_BIT_WIDTH 10}\par
00189 {\cf21 #define CONFIG_SOC_LEDC_SUPPORT_SLEEP_RETENTION 1}\par
00190 {\cf21 #define CONFIG_SOC_MMU_PAGE_SIZE_CONFIGURABLE 1}\par
00191 {\cf21 #define CONFIG_SOC_MMU_PAGE_SIZE_8KB_SUPPORTED 1}\par
00192 {\cf21 #define CONFIG_SOC_MMU_PERIPH_NUM 1}\par
00193 {\cf21 #define CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM 1}\par
00194 {\cf21 #define CONFIG_SOC_MMU_DI_VADDR_SHARED 1}\par
00195 {\cf21 #define CONFIG_SOC_MPU_MIN_REGION_SIZE 0x20000000}\par
00196 {\cf21 #define CONFIG_SOC_MPU_REGIONS_MAX_NUM 8}\par
00197 {\cf21 #define CONFIG_SOC_PCNT_GROUPS 1}\par
00198 {\cf21 #define CONFIG_SOC_PCNT_UNITS_PER_GROUP 4}\par
00199 {\cf21 #define CONFIG_SOC_PCNT_CHANNELS_PER_UNIT 2}\par
00200 {\cf21 #define CONFIG_SOC_PCNT_THRES_POINT_PER_UNIT 2}\par
00201 {\cf21 #define CONFIG_SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE 1}\par
00202 {\cf21 #define CONFIG_SOC_PCNT_SUPPORT_SLEEP_RETENTION 1}\par
00203 {\cf21 #define CONFIG_SOC_RMT_GROUPS 1}\par
00204 {\cf21 #define CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP 2}\par
00205 {\cf21 #define CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP 2}\par
00206 {\cf21 #define CONFIG_SOC_RMT_CHANNELS_PER_GROUP 4}\par
00207 {\cf21 #define CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL 48}\par
00208 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG 1}\par
00209 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION 1}\par
00210 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP 1}\par
00211 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT 1}\par
00212 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP 1}\par
00213 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO 1}\par
00214 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY 1}\par
00215 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_XTAL 1}\par
00216 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_RC_FAST 1}\par
00217 {\cf21 #define CONFIG_SOC_RMT_SUPPORT_SLEEP_RETENTION 1}\par
00218 {\cf21 #define CONFIG_SOC_MCPWM_GROUPS 1}\par
00219 {\cf21 #define CONFIG_SOC_MCPWM_TIMERS_PER_GROUP 3}\par
00220 {\cf21 #define CONFIG_SOC_MCPWM_OPERATORS_PER_GROUP 3}\par
00221 {\cf21 #define CONFIG_SOC_MCPWM_COMPARATORS_PER_OPERATOR 2}\par
00222 {\cf21 #define CONFIG_SOC_MCPWM_GENERATORS_PER_OPERATOR 2}\par
00223 {\cf21 #define CONFIG_SOC_MCPWM_TRIGGERS_PER_OPERATOR 2}\par
00224 {\cf21 #define CONFIG_SOC_MCPWM_GPIO_FAULTS_PER_GROUP 3}\par
00225 {\cf21 #define CONFIG_SOC_MCPWM_CAPTURE_TIMERS_PER_GROUP 1}\par
00226 {\cf21 #define CONFIG_SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER 3}\par
00227 {\cf21 #define CONFIG_SOC_MCPWM_GPIO_SYNCHROS_PER_GROUP 3}\par
00228 {\cf21 #define CONFIG_SOC_MCPWM_SWSYNC_CAN_PROPAGATE 1}\par
00229 {\cf21 #define CONFIG_SOC_MCPWM_SUPPORT_ETM 1}\par
00230 {\cf21 #define CONFIG_SOC_MCPWM_CAPTURE_CLK_FROM_GROUP 1}\par
00231 {\cf21 #define CONFIG_SOC_MCPWM_SUPPORT_SLEEP_RETENTION 1}\par
00232 {\cf21 #define CONFIG_SOC_PARLIO_GROUPS 1}\par
00233 {\cf21 #define CONFIG_SOC_PARLIO_TX_UNITS_PER_GROUP 1}\par
00234 {\cf21 #define CONFIG_SOC_PARLIO_RX_UNITS_PER_GROUP 1}\par
00235 {\cf21 #define CONFIG_SOC_PARLIO_TX_UNIT_MAX_DATA_WIDTH 16}\par
00236 {\cf21 #define CONFIG_SOC_PARLIO_RX_UNIT_MAX_DATA_WIDTH 16}\par
00237 {\cf21 #define CONFIG_SOC_PARLIO_TX_RX_SHARE_INTERRUPT 1}\par
00238 {\cf21 #define CONFIG_SOC_PARLIO_SUPPORT_SLEEP_RETENTION 1}\par
00239 {\cf21 #define CONFIG_SOC_MPI_MEM_BLOCKS_NUM 4}\par
00240 {\cf21 #define CONFIG_SOC_MPI_OPERATIONS_NUM 3}\par
00241 {\cf21 #define CONFIG_SOC_RSA_MAX_BIT_LEN 3072}\par
00242 {\cf21 #define CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE 3968}\par
00243 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_DMA 1}\par
00244 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_RESUME 1}\par
00245 {\cf21 #define CONFIG_SOC_SHA_GDMA 1}\par
00246 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_SHA1 1}\par
00247 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_SHA224 1}\par
00248 {\cf21 #define CONFIG_SOC_SHA_SUPPORT_SHA256 1}\par
00249 {\cf21 #define CONFIG_SOC_SDM_GROUPS 1}\par
00250 {\cf21 #define CONFIG_SOC_SDM_CHANNELS_PER_GROUP 4}\par
00251 {\cf21 #define CONFIG_SOC_SDM_CLK_SUPPORT_PLL_F80M 1}\par
00252 {\cf21 #define CONFIG_SOC_SDM_CLK_SUPPORT_XTAL 1}\par
00253 {\cf21 #define CONFIG_SOC_SPI_PERIPH_NUM 2}\par
00254 {\cf21 #define CONFIG_SOC_SPI_MAX_CS_NUM 6}\par
00255 {\cf21 #define CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE 64}\par
00256 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_DDRCLK 1}\par
00257 {\cf21 #define CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS 1}\par
00258 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CD_SIG 1}\par
00259 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS 1}\par
00260 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 1}\par
00261 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_SLEEP_RETENTION 1}\par
00262 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CLK_XTAL 1}\par
00263 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CLK_PLL_F80M 1}\par
00264 {\cf21 #define CONFIG_SOC_SPI_SUPPORT_CLK_RC_FAST 1}\par
00265 {\cf21 #define CONFIG_SOC_SPI_SCT_SUPPORTED 1}\par
00266 {\cf21 #define CONFIG_SOC_SPI_SCT_REG_NUM 14}\par
00267 {\cf21 #define CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX 1}\par
00268 {\cf21 #define CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX 0x3FFFA}\par
00269 {\cf21 #define CONFIG_SOC_MEMSPI_IS_INDEPENDENT 1}\par
00270 {\cf21 #define CONFIG_SOC_SPI_MAX_PRE_DIVIDER 16}\par
00271 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE 1}\par
00272 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND 1}\par
00273 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME 1}\par
00274 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR 1}\par
00275 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND 1}\par
00276 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS 1}\par
00277 {\cf21 #define CONFIG_SOC_SPI_MEM_SUPPORT_WRAP 1}\par
00278 {\cf21 #define CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED 1}\par
00279 {\cf21 #define CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED 1}\par
00280 {\cf21 #define CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED 1}\par
00281 {\cf21 #define CONFIG_SOC_SYSTIMER_COUNTER_NUM 2}\par
00282 {\cf21 #define CONFIG_SOC_SYSTIMER_ALARM_NUM 3}\par
00283 {\cf21 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO 32}\par
00284 {\cf21 #define CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI 20}\par
00285 {\cf21 #define CONFIG_SOC_SYSTIMER_FIXED_DIVIDER 1}\par
00286 {\cf21 #define CONFIG_SOC_SYSTIMER_SUPPORT_RC_FAST 1}\par
00287 {\cf21 #define CONFIG_SOC_SYSTIMER_INT_LEVEL 1}\par
00288 {\cf21 #define CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE 1}\par
00289 {\cf21 #define CONFIG_SOC_SYSTIMER_SUPPORT_ETM 1}\par
00290 {\cf21 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO 32}\par
00291 {\cf21 #define CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI 16}\par
00292 {\cf21 #define CONFIG_SOC_TIMER_GROUPS 2}\par
00293 {\cf21 #define CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP 1}\par
00294 {\cf21 #define CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH 54}\par
00295 {\cf21 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL 1}\par
00296 {\cf21 #define CONFIG_SOC_TIMER_GROUP_SUPPORT_RC_FAST 1}\par
00297 {\cf21 #define CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS 2}\par
00298 {\cf21 #define CONFIG_SOC_TIMER_SUPPORT_ETM 1}\par
00299 {\cf21 #define CONFIG_SOC_TIMER_SUPPORT_SLEEP_RETENTION 1}\par
00300 {\cf21 #define CONFIG_SOC_MWDT_SUPPORT_XTAL 1}\par
00301 {\cf21 #define CONFIG_SOC_MWDT_SUPPORT_SLEEP_RETENTION 1}\par
00302 {\cf21 #define CONFIG_SOC_TWAI_CONTROLLER_NUM 2}\par
00303 {\cf21 #define CONFIG_SOC_TWAI_MASK_FILTER_NUM 1}\par
00304 {\cf21 #define CONFIG_SOC_TWAI_CLK_SUPPORT_XTAL 1}\par
00305 {\cf21 #define CONFIG_SOC_TWAI_BRP_MIN 2}\par
00306 {\cf21 #define CONFIG_SOC_TWAI_BRP_MAX 32768}\par
00307 {\cf21 #define CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS 1}\par
00308 {\cf21 #define CONFIG_SOC_TWAI_SUPPORT_SLEEP_RETENTION 1}\par
00309 {\cf21 #define CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE 1}\par
00310 {\cf21 #define CONFIG_SOC_EFUSE_DIS_PAD_JTAG 1}\par
00311 {\cf21 #define CONFIG_SOC_EFUSE_DIS_USB_JTAG 1}\par
00312 {\cf21 #define CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT 1}\par
00313 {\cf21 #define CONFIG_SOC_EFUSE_SOFT_DIS_JTAG 1}\par
00314 {\cf21 #define CONFIG_SOC_EFUSE_DIS_ICACHE 1}\par
00315 {\cf21 #define CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK 1}\par
00316 {\cf21 #define CONFIG_SOC_SECURE_BOOT_V2_RSA 1}\par
00317 {\cf21 #define CONFIG_SOC_SECURE_BOOT_V2_ECC 1}\par
00318 {\cf21 #define CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS 3}\par
00319 {\cf21 #define CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS 1}\par
00320 {\cf21 #define CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY 1}\par
00321 {\cf21 #define CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX 64}\par
00322 {\cf21 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES 1}\par
00323 {\cf21 #define CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 1}\par
00324 {\cf21 #define CONFIG_SOC_APM_CTRL_FILTER_SUPPORTED 1}\par
00325 {\cf21 #define CONFIG_SOC_APM_LP_APM0_SUPPORTED 1}\par
00326 {\cf21 #define CONFIG_SOC_CRYPTO_DPA_PROTECTION_SUPPORTED 1}\par
00327 {\cf21 #define CONFIG_SOC_UART_NUM 3}\par
00328 {\cf21 #define CONFIG_SOC_UART_HP_NUM 2}\par
00329 {\cf21 #define CONFIG_SOC_UART_LP_NUM 1}\par
00330 {\cf21 #define CONFIG_SOC_UART_FIFO_LEN 128}\par
00331 {\cf21 #define CONFIG_SOC_LP_UART_FIFO_LEN 16}\par
00332 {\cf21 #define CONFIG_SOC_UART_BITRATE_MAX 5000000}\par
00333 {\cf21 #define CONFIG_SOC_UART_SUPPORT_PLL_F80M_CLK 1}\par
00334 {\cf21 #define CONFIG_SOC_UART_SUPPORT_RTC_CLK 1}\par
00335 {\cf21 #define CONFIG_SOC_UART_SUPPORT_XTAL_CLK 1}\par
00336 {\cf21 #define CONFIG_SOC_UART_SUPPORT_WAKEUP_INT 1}\par
00337 {\cf21 #define CONFIG_SOC_UART_HAS_LP_UART 1}\par
00338 {\cf21 #define CONFIG_SOC_UART_SUPPORT_SLEEP_RETENTION 1}\par
00339 {\cf21 #define CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND 1}\par
00340 {\cf21 #define CONFIG_SOC_UART_WAKEUP_CHARS_SEQ_MAX_LEN 5}\par
00341 {\cf21 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_ACTIVE_THRESH_MODE 1}\par
00342 {\cf21 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_FIFO_THRESH_MODE 1}\par
00343 {\cf21 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_START_BIT_MODE 1}\par
00344 {\cf21 #define CONFIG_SOC_UART_WAKEUP_SUPPORT_CHAR_SEQ_MODE 1}\par
00345 {\cf21 #define CONFIG_SOC_UHCI_NUM 1}\par
00346 {\cf21 #define CONFIG_SOC_COEX_HW_PTI 1}\par
00347 {\cf21 #define CONFIG_SOC_EXTERNAL_COEX_ADVANCE 1}\par
00348 {\cf21 #define CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE 21}\par
00349 {\cf21 #define CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH 12}\par
00350 {\cf21 #define CONFIG_SOC_RTC_MEM_SUPPORT_SPEED_MODE_SWITCH 1}\par
00351 {\cf21 #define CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP 1}\par
00352 {\cf21 #define CONFIG_SOC_PM_SUPPORT_BEACON_WAKEUP 1}\par
00353 {\cf21 #define CONFIG_SOC_PM_SUPPORT_BT_WAKEUP 1}\par
00354 {\cf21 #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP 1}\par
00355 {\cf21 #define CONFIG_SOC_PM_SUPPORT_EXT1_WAKEUP_MODE_PER_PIN 1}\par
00356 {\cf21 #define CONFIG_SOC_PM_SUPPORT_CPU_PD 1}\par
00357 {\cf21 #define CONFIG_SOC_PM_SUPPORT_MODEM_PD 1}\par
00358 {\cf21 #define CONFIG_SOC_PM_SUPPORT_XTAL32K_PD 1}\par
00359 {\cf21 #define CONFIG_SOC_PM_SUPPORT_RC32K_PD 1}\par
00360 {\cf21 #define CONFIG_SOC_PM_SUPPORT_RC_FAST_PD 1}\par
00361 {\cf21 #define CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD 1}\par
00362 {\cf21 #define CONFIG_SOC_PM_SUPPORT_TOP_PD 1}\par
00363 {\cf21 #define CONFIG_SOC_PM_SUPPORT_HP_AON_PD 1}\par
00364 {\cf21 #define CONFIG_SOC_PM_SUPPORT_MAC_BB_PD 1}\par
00365 {\cf21 #define CONFIG_SOC_PM_SUPPORT_RTC_PERIPH_PD 1}\par
00366 {\cf21 #define CONFIG_SOC_PM_SUPPORT_PMU_MODEM_STATE 1}\par
00367 {\cf21 #define CONFIG_SOC_PM_SUPPORT_PMU_CLK_ICG 1}\par
00368 {\cf21 #define CONFIG_SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY 1}\par
00369 {\cf21 #define CONFIG_SOC_PM_CPU_RETENTION_BY_SW 1}\par
00370 {\cf21 #define CONFIG_SOC_PM_MODEM_RETENTION_BY_REGDMA 1}\par
00371 {\cf21 #define CONFIG_SOC_PM_RETENTION_HAS_CLOCK_BUG 1}\par
00372 {\cf21 #define CONFIG_SOC_EXT_MEM_CACHE_TAG_IN_CPU_DOMAIN 1}\par
00373 {\cf21 #define CONFIG_SOC_PM_PAU_LINK_NUM 4}\par
00374 {\cf21 #define CONFIG_SOC_PM_PAU_REGDMA_LINK_MULTI_ADDR 1}\par
00375 {\cf21 #define CONFIG_SOC_PM_PAU_REGDMA_LINK_WIFIMAC 1}\par
00376 {\cf21 #define CONFIG_SOC_PM_PAU_REGDMA_UPDATE_CACHE_BEFORE_WAIT_COMPARE 1}\par
00377 {\cf21 #define CONFIG_SOC_PM_PMU_MIN_SLP_SLOW_CLK_CYCLE_FIXED 1}\par
00378 {\cf21 #define CONFIG_SOC_PM_RETENTION_MODULE_NUM 32}\par
00379 {\cf21 #define CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION 1}\par
00380 {\cf21 #define CONFIG_SOC_MODEM_CLOCK_IS_INDEPENDENT 1}\par
00381 {\cf21 #define CONFIG_SOC_CLK_XTAL32K_SUPPORTED 1}\par
00382 {\cf21 #define CONFIG_SOC_CLK_OSC_SLOW_SUPPORTED 1}\par
00383 {\cf21 #define CONFIG_SOC_CLK_RC32K_SUPPORTED 1}\par
00384 {\cf21 #define CONFIG_SOC_CLK_LP_FAST_SUPPORT_XTAL_D2 1}\par
00385 {\cf21 #define CONFIG_SOC_RCC_IS_INDEPENDENT 1}\par
00386 {\cf21 #define CONFIG_SOC_CLK_ANA_I2C_MST_HAS_ROOT_GATE 1}\par
00387 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC 1}\par
00388 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL 1}\par
00389 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_INTR_SUPPORT 1}\par
00390 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_ETM 1}\par
00391 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION 1}\par
00392 {\cf21 #define CONFIG_SOC_TEMPERATURE_SENSOR_UNDER_PD_TOP_DOMAIN 1}\par
00393 {\cf21 #define CONFIG_SOC_RNG_CLOCK_IS_INDEPENDENT 1}\par
00394 {\cf21 #define CONFIG_SOC_WIFI_HW_TSF 1}\par
00395 {\cf21 #define CONFIG_SOC_WIFI_FTM_SUPPORT 1}\par
00396 {\cf21 #define CONFIG_SOC_WIFI_GCMP_SUPPORT 1}\par
00397 {\cf21 #define CONFIG_SOC_WIFI_WAPI_SUPPORT 1}\par
00398 {\cf21 #define CONFIG_SOC_WIFI_CSI_SUPPORT 1}\par
00399 {\cf21 #define CONFIG_SOC_WIFI_MESH_SUPPORT 1}\par
00400 {\cf21 #define CONFIG_SOC_WIFI_HE_SUPPORT 1}\par
00401 {\cf21 #define CONFIG_SOC_WIFI_MAC_VERSION_NUM 2}\par
00402 {\cf21 #define CONFIG_SOC_BLE_SUPPORTED 1}\par
00403 {\cf21 #define CONFIG_SOC_BLE_MESH_SUPPORTED 1}\par
00404 {\cf21 #define CONFIG_SOC_ESP_NIMBLE_CONTROLLER 1}\par
00405 {\cf21 #define CONFIG_SOC_BLE_50_SUPPORTED 1}\par
00406 {\cf21 #define CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED 1}\par
00407 {\cf21 #define CONFIG_SOC_BLE_POWER_CONTROL_SUPPORTED 1}\par
00408 {\cf21 #define CONFIG_SOC_BLE_PERIODIC_ADV_ENH_SUPPORTED 1}\par
00409 {\cf21 #define CONFIG_SOC_BLUFI_SUPPORTED 1}\par
00410 {\cf21 #define CONFIG_SOC_BLE_MULTI_CONN_OPTIMIZATION 1}\par
00411 {\cf21 #define CONFIG_SOC_BLE_USE_WIFI_PWR_CLK_WORKAROUND 1}\par
00412 {\cf21 #define CONFIG_SOC_PHY_COMBO_MODULE 1}\par
00413 {\cf21 #define CONFIG_SOC_CAPS_NO_RESET_BY_ANA_BOD 1}\par
00414 {\cf21 #define CONFIG_SOC_LP_CORE_SINGLE_INTERRUPT_VECTOR 1}\par
00415 {\cf21 #define CONFIG_SOC_LP_CORE_SUPPORT_ETM 1}\par
00416 {\cf21 #define CONFIG_SOC_DEBUG_HAVE_OCD_STUB_BINS 1}\par
00417 {\cf21 #define CONFIG_IDF_CMAKE 1}\par
00418 {\cf21 #define CONFIG_IDF_TOOLCHAIN "gcc"}\par
00419 {\cf21 #define CONFIG_IDF_TOOLCHAIN_GCC 1}\par
00420 {\cf21 #define CONFIG_IDF_TARGET_ARCH_RISCV 1}\par
00421 {\cf21 #define CONFIG_IDF_TARGET_ARCH "riscv"}\par
00422 {\cf21 #define CONFIG_IDF_TARGET "esp32c6"}\par
00423 {\cf21 #define CONFIG_IDF_INIT_VERSION "5.5.0"}\par
00424 {\cf21 #define CONFIG_IDF_TARGET_ESP32C6 1}\par
00425 {\cf21 #define CONFIG_IDF_FIRMWARE_CHIP_ID 0x000D}\par
00426 {\cf21 #define CONFIG_APP_BUILD_TYPE_APP_2NDBOOT 1}\par
00427 {\cf21 #define CONFIG_APP_BUILD_GENERATE_BINARIES 1}\par
00428 {\cf21 #define CONFIG_APP_BUILD_BOOTLOADER 1}\par
00429 {\cf21 #define CONFIG_APP_BUILD_USE_FLASH_SECTIONS 1}\par
00430 {\cf21 #define CONFIG_BOOTLOADER_COMPILE_TIME_DATE 1}\par
00431 {\cf21 #define CONFIG_BOOTLOADER_PROJECT_VER 1}\par
00432 {\cf21 #define CONFIG_BOOTLOADER_OFFSET_IN_FLASH 0x0}\par
00433 {\cf21 #define CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE 1}\par
00434 {\cf21 #define CONFIG_BOOTLOADER_LOG_VERSION_1 1}\par
00435 {\cf21 #define CONFIG_BOOTLOADER_LOG_VERSION 1}\par
00436 {\cf21 #define CONFIG_BOOTLOADER_LOG_LEVEL_INFO 1}\par
00437 {\cf21 #define CONFIG_BOOTLOADER_LOG_LEVEL 3}\par
00438 {\cf21 #define CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS 1}\par
00439 {\cf21 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT_EN 1}\par
00440 {\cf21 #define CONFIG_BOOTLOADER_LOG_MODE_TEXT 1}\par
00441 {\cf21 #define CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT 1}\par
00442 {\cf21 #define CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE 1}\par
00443 {\cf21 #define CONFIG_BOOTLOADER_WDT_ENABLE 1}\par
00444 {\cf21 #define CONFIG_BOOTLOADER_WDT_TIME_MS 9000}\par
00445 {\cf21 #define CONFIG_BOOTLOADER_RESERVE_RTC_SIZE 0x0}\par
00446 {\cf21 #define CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED 1}\par
00447 {\cf21 #define CONFIG_SECURE_BOOT_V2_ECC_SUPPORTED 1}\par
00448 {\cf21 #define CONFIG_SECURE_BOOT_V2_PREFERRED 1}\par
00449 {\cf21 #define CONFIG_SECURE_ROM_DL_MODE_ENABLED 1}\par
00450 {\cf21 #define CONFIG_APP_COMPILE_TIME_DATE 1}\par
00451 {\cf21 #define CONFIG_APP_RETRIEVE_LEN_ELF_SHA 16}\par
00452 {\cf21 #define CONFIG_ESP_ROM_HAS_CRC_LE 1}\par
00453 {\cf21 #define CONFIG_ESP_ROM_HAS_CRC_BE 1}\par
00454 {\cf21 #define CONFIG_ESP_ROM_HAS_JPEG_DECODE 1}\par
00455 {\cf21 #define CONFIG_ESP_ROM_UART_CLK_IS_XTAL 1}\par
00456 {\cf21 #define CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM 3}\par
00457 {\cf21 #define CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING 1}\par
00458 {\cf21 #define CONFIG_ESP_ROM_GET_CLK_FREQ 1}\par
00459 {\cf21 #define CONFIG_ESP_ROM_HAS_RVFPLIB 1}\par
00460 {\cf21 #define CONFIG_ESP_ROM_HAS_HAL_WDT 1}\par
00461 {\cf21 #define CONFIG_ESP_ROM_HAS_HAL_SYSTIMER 1}\par
00462 {\cf21 #define CONFIG_ESP_ROM_HAS_HEAP_TLSF 1}\par
00463 {\cf21 #define CONFIG_ESP_ROM_TLSF_CHECK_PATCH 1}\par
00464 {\cf21 #define CONFIG_ESP_ROM_MULTI_HEAP_WALK_PATCH 1}\par
00465 {\cf21 #define CONFIG_ESP_ROM_HAS_LAYOUT_TABLE 1}\par
00466 {\cf21 #define CONFIG_ESP_ROM_HAS_SPI_FLASH 1}\par
00467 {\cf21 #define CONFIG_ESP_ROM_HAS_SPI_FLASH_MMAP 1}\par
00468 {\cf21 #define CONFIG_ESP_ROM_HAS_REGI2C_BUG 1}\par
00469 {\cf21 #define CONFIG_ESP_ROM_HAS_NEWLIB 1}\par
00470 {\cf21 #define CONFIG_ESP_ROM_HAS_NEWLIB_NORMAL_FORMAT 1}\par
00471 {\cf21 #define CONFIG_ESP_ROM_REV0_HAS_NO_ECDSA_INTERFACE 1}\par
00472 {\cf21 #define CONFIG_ESP_ROM_WDT_INIT_PATCH 1}\par
00473 {\cf21 #define CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE 1}\par
00474 {\cf21 #define CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT 1}\par
00475 {\cf21 #define CONFIG_ESP_ROM_HAS_SW_FLOAT 1}\par
00476 {\cf21 #define CONFIG_ESP_ROM_USB_OTG_NUM -1}\par
00477 {\cf21 #define CONFIG_ESP_ROM_HAS_VERSION 1}\par
00478 {\cf21 #define CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB 1}\par
00479 {\cf21 #define CONFIG_ESP_ROM_HAS_OUTPUT_PUTC_FUNC 1}\par
00480 {\cf21 #define CONFIG_ESP_ROM_NO_USB_SERIAL_OUTPUT_API 1}\par
00481 {\cf21 #define CONFIG_ESP_ROM_HAS_SUBOPTIMAL_NEWLIB_ON_MISALIGNED_MEMORY 1}\par
00482 {\cf21 #define CONFIG_BOOT_ROM_LOG_ALWAYS_ON 1}\par
00483 {\cf21 #define CONFIG_SECURE_TEE_LOG_LEVEL 0}\par
00484 {\cf21 #define CONFIG_ESPTOOLPY_FLASHMODE_DIO 1}\par
00485 {\cf21 #define CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR 1}\par
00486 {\cf21 #define CONFIG_ESPTOOLPY_FLASHMODE "dio"}\par
00487 {\cf21 #define CONFIG_ESPTOOLPY_FLASHFREQ_80M 1}\par
00488 {\cf21 #define CONFIG_ESPTOOLPY_FLASHFREQ "80m"}\par
00489 {\cf21 #define CONFIG_ESPTOOLPY_FLASHSIZE_8MB 1}\par
00490 {\cf21 #define CONFIG_ESPTOOLPY_FLASHSIZE "8MB"}\par
00491 {\cf21 #define CONFIG_ESPTOOLPY_BEFORE_RESET 1}\par
00492 {\cf21 #define CONFIG_ESPTOOLPY_BEFORE "default_reset"}\par
00493 {\cf21 #define CONFIG_ESPTOOLPY_AFTER_RESET 1}\par
00494 {\cf21 #define CONFIG_ESPTOOLPY_AFTER "hard_reset"}\par
00495 {\cf21 #define CONFIG_ESPTOOLPY_MONITOR_BAUD 115200}\par
00496 {\cf21 #define CONFIG_PARTITION_TABLE_SINGLE_APP 1}\par
00497 {\cf21 #define CONFIG_PARTITION_TABLE_CUSTOM_FILENAME "partitions.csv"}\par
00498 {\cf21 #define CONFIG_PARTITION_TABLE_FILENAME "partitions_singleapp.csv"}\par
00499 {\cf21 #define CONFIG_PARTITION_TABLE_OFFSET 0x8000}\par
00500 {\cf21 #define CONFIG_PARTITION_TABLE_MD5 1}\par
00501 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_DEBUG 1}\par
00502 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE 1}\par
00503 {\cf21 #define CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE 1}\par
00504 {\cf21 #define CONFIG_COMPILER_FLOAT_LIB_FROM_RVFPLIB 1}\par
00505 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL 2}\par
00506 {\cf21 #define CONFIG_COMPILER_HIDE_PATHS_MACROS 1}\par
00507 {\cf21 #define CONFIG_COMPILER_STACK_CHECK_MODE_NONE 1}\par
00508 {\cf21 #define CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS 1}\par
00509 {\cf21 #define CONFIG_COMPILER_RT_LIB_GCCLIB 1}\par
00510 {\cf21 #define CONFIG_COMPILER_RT_LIB_NAME "gcc"}\par
00511 {\cf21 #define CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING 1}\par
00512 {\cf21 #define CONFIG_APPTRACE_DEST_NONE 1}\par
00513 {\cf21 #define CONFIG_APPTRACE_DEST_UART_NONE 1}\par
00514 {\cf21 #define CONFIG_APPTRACE_UART_TASK_PRIO 1}\par
00515 {\cf21 #define CONFIG_APPTRACE_LOCK_ENABLE 1}\par
00516 {\cf21 #define CONFIG_EFUSE_MAX_BLK_LEN 256}\par
00517 {\cf21 #define CONFIG_ESP_TLS_USING_MBEDTLS 1}\par
00518 {\cf21 #define CONFIG_ESP_TLS_USE_DS_PERIPHERAL 1}\par
00519 {\cf21 #define CONFIG_ESP_COEX_ENABLED 1}\par
00520 {\cf21 #define CONFIG_ESP_COEX_SW_COEXIST_ENABLE 1}\par
00521 {\cf21 #define CONFIG_ESP_ERR_TO_NAME_LOOKUP 1}\par
00522 {\cf21 #define CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM 1}\par
00523 {\cf21 #define CONFIG_GPTIMER_OBJ_CACHE_SAFE 1}\par
00524 {\cf21 #define CONFIG_I2C_MASTER_ISR_HANDLER_IN_IRAM 1}\par
00525 {\cf21 #define CONFIG_MCPWM_ISR_HANDLER_IN_IRAM 1}\par
00526 {\cf21 #define CONFIG_MCPWM_OBJ_CACHE_SAFE 1}\par
00527 {\cf21 #define CONFIG_PARLIO_TX_ISR_HANDLER_IN_IRAM 1}\par
00528 {\cf21 #define CONFIG_PARLIO_RX_ISR_HANDLER_IN_IRAM 1}\par
00529 {\cf21 #define CONFIG_PARLIO_OBJ_CACHE_SAFE 1}\par
00530 {\cf21 #define CONFIG_RMT_ENCODER_FUNC_IN_IRAM 1}\par
00531 {\cf21 #define CONFIG_RMT_TX_ISR_HANDLER_IN_IRAM 1}\par
00532 {\cf21 #define CONFIG_RMT_RX_ISR_HANDLER_IN_IRAM 1}\par
00533 {\cf21 #define CONFIG_RMT_OBJ_CACHE_SAFE 1}\par
00534 {\cf21 #define CONFIG_SPI_MASTER_ISR_IN_IRAM 1}\par
00535 {\cf21 #define CONFIG_SPI_SLAVE_ISR_IN_IRAM 1}\par
00536 {\cf21 #define CONFIG_USJ_ENABLE_USB_SERIAL_JTAG 1}\par
00537 {\cf21 #define CONFIG_ETH_ENABLED 1}\par
00538 {\cf21 #define CONFIG_ETH_USE_SPI_ETHERNET 1}\par
00539 {\cf21 #define CONFIG_ESP_EVENT_POST_FROM_ISR 1}\par
00540 {\cf21 #define CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR 1}\par
00541 {\cf21 #define CONFIG_ESP_GDBSTUB_ENABLED 1}\par
00542 {\cf21 #define CONFIG_ESP_GDBSTUB_SUPPORT_TASKS 1}\par
00543 {\cf21 #define CONFIG_ESP_GDBSTUB_MAX_TASKS 32}\par
00544 {\cf21 #define CONFIG_ESPHID_TASK_SIZE_BT 2048}\par
00545 {\cf21 #define CONFIG_ESPHID_TASK_SIZE_BLE 4096}\par
00546 {\cf21 #define CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS 1}\par
00547 {\cf21 #define CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT 2000}\par
00548 {\cf21 #define CONFIG_HTTPD_MAX_REQ_HDR_LEN 512}\par
00549 {\cf21 #define CONFIG_HTTPD_MAX_URI_LEN 512}\par
00550 {\cf21 #define CONFIG_HTTPD_ERR_RESP_NO_DELAY 1}\par
00551 {\cf21 #define CONFIG_HTTPD_PURGE_BUF_LEN 32}\par
00552 {\cf21 #define CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT 2000}\par
00553 {\cf21 #define CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT 2000}\par
00554 {\cf21 #define CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT 2000}\par
00555 {\cf21 #define CONFIG_ESP32C6_REV_MIN_0 1}\par
00556 {\cf21 #define CONFIG_ESP32C6_REV_MIN_FULL 0}\par
00557 {\cf21 #define CONFIG_ESP_REV_MIN_FULL 0}\par
00558 {\cf21 #define CONFIG_ESP32C6_REV_MAX_FULL 99}\par
00559 {\cf21 #define CONFIG_ESP_REV_MAX_FULL 99}\par
00560 {\cf21 #define CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL 0}\par
00561 {\cf21 #define CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL 99}\par
00562 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA 1}\par
00563 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP 1}\par
00564 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_BT 1}\par
00565 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH 1}\par
00566 {\cf21 #define CONFIG_ESP_MAC_ADDR_UNIVERSE_IEEE802154 1}\par
00567 {\cf21 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR 1}\par
00568 {\cf21 #define CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES 4}\par
00569 {\cf21 #define CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR 1}\par
00570 {\cf21 #define CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES 4}\par
00571 {\cf21 #define CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND 1}\par
00572 {\cf21 #define CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND 1}\par
00573 {\cf21 #define CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY 0}\par
00574 {\cf21 #define CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS 1}\par
00575 {\cf21 #define CONFIG_RTC_CLK_SRC_INT_RC 1}\par
00576 {\cf21 #define CONFIG_RTC_CLK_CAL_CYCLES 1024}\par
00577 {\cf21 #define CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM 1}\par
00578 {\cf21 #define CONFIG_ESP_REGI2C_CTRL_FUNC_IN_IRAM 1}\par
00579 {\cf21 #define CONFIG_GDMA_CTRL_FUNC_IN_IRAM 1}\par
00580 {\cf21 #define CONFIG_GDMA_ISR_HANDLER_IN_IRAM 1}\par
00581 {\cf21 #define CONFIG_GDMA_OBJ_DRAM_SAFE 1}\par
00582 {\cf21 #define CONFIG_XTAL_FREQ_40 1}\par
00583 {\cf21 #define CONFIG_XTAL_FREQ 40}\par
00584 {\cf21 #define CONFIG_ESP_BROWNOUT_DET 1}\par
00585 {\cf21 #define CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 1}\par
00586 {\cf21 #define CONFIG_ESP_BROWNOUT_DET_LVL 7}\par
00587 {\cf21 #define CONFIG_ESP_BROWNOUT_USE_INTR 1}\par
00588 {\cf21 #define CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM 1}\par
00589 {\cf21 #define CONFIG_ESP_INTR_IN_IRAM 1}\par
00590 {\cf21 #define CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL 120}\par
00591 {\cf21 #define CONFIG_ESP_NETIF_TCPIP_LWIP 1}\par
00592 {\cf21 #define CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API 1}\par
00593 {\cf21 #define CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC 1}\par
00594 {\cf21 #define CONFIG_ESP_PHY_ENABLED 1}\par
00595 {\cf21 #define CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE 1}\par
00596 {\cf21 #define CONFIG_ESP_PHY_MAX_WIFI_TX_POWER 20}\par
00597 {\cf21 #define CONFIG_ESP_PHY_MAX_TX_POWER 20}\par
00598 {\cf21 #define CONFIG_ESP_PHY_RF_CAL_PARTIAL 1}\par
00599 {\cf21 #define CONFIG_ESP_PHY_CALIBRATION_MODE 0}\par
00600 {\cf21 #define CONFIG_ESP_PHY_IRAM_OPT 1}\par
00601 {\cf21 #define CONFIG_PM_SLEEP_FUNC_IN_IRAM 1}\par
00602 {\cf21 #define CONFIG_PM_SLP_IRAM_OPT 1}\par
00603 {\cf21 #define CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP 1}\par
00604 {\cf21 #define CONFIG_ESP_ROM_PRINT_IN_IRAM 1}\par
00605 {\cf21 #define CONFIG_ESP_CRYPTO_DPA_PROTECTION_AT_STARTUP 1}\par
00606 {\cf21 #define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL_LOW 1}\par
00607 {\cf21 #define CONFIG_ESP_CRYPTO_DPA_PROTECTION_LEVEL 1}\par
00608 {\cf21 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 1}\par
00609 {\cf21 #define CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ 160}\par
00610 {\cf21 #define CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT 1}\par
00611 {\cf21 #define CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS 0}\par
00612 {\cf21 #define CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE 1}\par
00613 {\cf21 #define CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK 1}\par
00614 {\cf21 #define CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP 1}\par
00615 {\cf21 #define CONFIG_ESP_SYSTEM_NO_BACKTRACE 1}\par
00616 {\cf21 #define CONFIG_ESP_SYSTEM_PMP_IDRAM_SPLIT 1}\par
00617 {\cf21 #define CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE 32}\par
00618 {\cf21 #define CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE 2304}\par
00619 {\cf21 #define CONFIG_ESP_MAIN_TASK_STACK_SIZE 3584}\par
00620 {\cf21 #define CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 1}\par
00621 {\cf21 #define CONFIG_ESP_MAIN_TASK_AFFINITY 0x0}\par
00622 {\cf21 #define CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE 2048}\par
00623 {\cf21 #define CONFIG_ESP_CONSOLE_UART_DEFAULT 1}\par
00624 {\cf21 #define CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG 1}\par
00625 {\cf21 #define CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED 1}\par
00626 {\cf21 #define CONFIG_ESP_CONSOLE_UART 1}\par
00627 {\cf21 #define CONFIG_ESP_CONSOLE_UART_NUM 0}\par
00628 {\cf21 #define CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM 0}\par
00629 {\cf21 #define CONFIG_ESP_CONSOLE_UART_BAUDRATE 115200}\par
00630 {\cf21 #define CONFIG_ESP_INT_WDT 1}\par
00631 {\cf21 #define CONFIG_ESP_INT_WDT_TIMEOUT_MS 300}\par
00632 {\cf21 #define CONFIG_ESP_TASK_WDT_EN 1}\par
00633 {\cf21 #define CONFIG_ESP_TASK_WDT_INIT 1}\par
00634 {\cf21 #define CONFIG_ESP_TASK_WDT_TIMEOUT_S 5}\par
00635 {\cf21 #define CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 1}\par
00636 {\cf21 #define CONFIG_ESP_DEBUG_OCDAWARE 1}\par
00637 {\cf21 #define CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 1}\par
00638 {\cf21 #define CONFIG_ESP_SYSTEM_HW_STACK_GUARD 1}\par
00639 {\cf21 #define CONFIG_ESP_SYSTEM_BBPLL_RECALIB 1}\par
00640 {\cf21 #define CONFIG_ESP_SYSTEM_HW_PC_RECORD 1}\par
00641 {\cf21 #define CONFIG_ESP_IPC_TASK_STACK_SIZE 1024}\par
00642 {\cf21 #define CONFIG_ESP_TIMER_IN_IRAM 1}\par
00643 {\cf21 #define CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER 1}\par
00644 {\cf21 #define CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER 1}\par
00645 {\cf21 #define CONFIG_ESP_TIMER_TASK_STACK_SIZE 3584}\par
00646 {\cf21 #define CONFIG_ESP_TIMER_INTERRUPT_LEVEL 1}\par
00647 {\cf21 #define CONFIG_ESP_TIMER_TASK_AFFINITY 0x0}\par
00648 {\cf21 #define CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 1}\par
00649 {\cf21 #define CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 1}\par
00650 {\cf21 #define CONFIG_ESP_TIMER_IMPL_SYSTIMER 1}\par
00651 {\cf21 #define CONFIG_ESP_WIFI_ENABLED 1}\par
00652 {\cf21 #define CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM 10}\par
00653 {\cf21 #define CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM 32}\par
00654 {\cf21 #define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER 1}\par
00655 {\cf21 #define CONFIG_ESP_WIFI_TX_BUFFER_TYPE 1}\par
00656 {\cf21 #define CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM 32}\par
00657 {\cf21 #define CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER 1}\par
00658 {\cf21 #define CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF 0}\par
00659 {\cf21 #define CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF 5}\par
00660 {\cf21 #define CONFIG_ESP_WIFI_AMPDU_TX_ENABLED 1}\par
00661 {\cf21 #define CONFIG_ESP_WIFI_TX_BA_WIN 6}\par
00662 {\cf21 #define CONFIG_ESP_WIFI_AMPDU_RX_ENABLED 1}\par
00663 {\cf21 #define CONFIG_ESP_WIFI_RX_BA_WIN 6}\par
00664 {\cf21 #define CONFIG_ESP_WIFI_NVS_ENABLED 1}\par
00665 {\cf21 #define CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN 752}\par
00666 {\cf21 #define CONFIG_ESP_WIFI_MGMT_SBUF_NUM 32}\par
00667 {\cf21 #define CONFIG_ESP_WIFI_IRAM_OPT 1}\par
00668 {\cf21 #define CONFIG_ESP_WIFI_EXTRA_IRAM_OPT 1}\par
00669 {\cf21 #define CONFIG_ESP_WIFI_RX_IRAM_OPT 1}\par
00670 {\cf21 #define CONFIG_ESP_WIFI_ENABLE_WPA3_SAE 1}\par
00671 {\cf21 #define CONFIG_ESP_WIFI_ENABLE_SAE_PK 1}\par
00672 {\cf21 #define CONFIG_ESP_WIFI_ENABLE_SAE_H2E 1}\par
00673 {\cf21 #define CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT 1}\par
00674 {\cf21 #define CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA 1}\par
00675 {\cf21 #define CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME 50}\par
00676 {\cf21 #define CONFIG_ESP_WIFI_BSS_MAX_IDLE_SUPPORT 1}\par
00677 {\cf21 #define CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME 10}\par
00678 {\cf21 #define CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME 15}\par
00679 {\cf21 #define CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE 1}\par
00680 {\cf21 #define CONFIG_ESP_WIFI_SOFTAP_SUPPORT 1}\par
00681 {\cf21 #define CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM 7}\par
00682 {\cf21 #define CONFIG_ESP_WIFI_MBEDTLS_CRYPTO 1}\par
00683 {\cf21 #define CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT 1}\par
00684 {\cf21 #define CONFIG_ESP_WIFI_ENABLE_WIFI_TX_STATS 1}\par
00685 {\cf21 #define CONFIG_ESP_WIFI_ENABLE_WIFI_RX_STATS 1}\par
00686 {\cf21 #define CONFIG_ESP_WIFI_ENABLE_WIFI_RX_MU_STATS 1}\par
00687 {\cf21 #define CONFIG_ESP_WIFI_TX_HETB_QUEUE_NUM 3}\par
00688 {\cf21 #define CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT 1}\par
00689 {\cf21 #define CONFIG_ESP_COREDUMP_ENABLE_TO_NONE 1}\par
00690 {\cf21 #define CONFIG_FATFS_VOLUME_COUNT 2}\par
00691 {\cf21 #define CONFIG_FATFS_LFN_NONE 1}\par
00692 {\cf21 #define CONFIG_FATFS_SECTOR_4096 1}\par
00693 {\cf21 #define CONFIG_FATFS_CODEPAGE_437 1}\par
00694 {\cf21 #define CONFIG_FATFS_CODEPAGE 437}\par
00695 {\cf21 #define CONFIG_FATFS_FS_LOCK 0}\par
00696 {\cf21 #define CONFIG_FATFS_TIMEOUT_MS 10000}\par
00697 {\cf21 #define CONFIG_FATFS_PER_FILE_CACHE 1}\par
00698 {\cf21 #define CONFIG_FATFS_USE_STRFUNC_NONE 1}\par
00699 {\cf21 #define CONFIG_FATFS_VFS_FSTAT_BLKSIZE 0}\par
00700 {\cf21 #define CONFIG_FATFS_LINK_LOCK 1}\par
00701 {\cf21 #define CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT 0}\par
00702 {\cf21 #define CONFIG_FATFS_DONT_TRUST_LAST_ALLOC 0}\par
00703 {\cf21 #define CONFIG_FREERTOS_UNICORE 1}\par
00704 {\cf21 #define CONFIG_FREERTOS_HZ 100}\par
00705 {\cf21 #define CONFIG_FREERTOS_OPTIMIZED_SCHEDULER 1}\par
00706 {\cf21 #define CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY 1}\par
00707 {\cf21 #define CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS 1}\par
00708 {\cf21 #define CONFIG_FREERTOS_IDLE_TASK_STACKSIZE 1536}\par
00709 {\cf21 #define CONFIG_FREERTOS_MAX_TASK_NAME_LEN 16}\par
00710 {\cf21 #define CONFIG_FREERTOS_USE_TIMERS 1}\par
00711 {\cf21 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME "Tmr Svc"}\par
00712 {\cf21 #define CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY 1}\par
00713 {\cf21 #define CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY 0x7FFFFFFF}\par
00714 {\cf21 #define CONFIG_FREERTOS_TIMER_TASK_PRIORITY 1}\par
00715 {\cf21 #define CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH 2048}\par
00716 {\cf21 #define CONFIG_FREERTOS_TIMER_QUEUE_LENGTH 10}\par
00717 {\cf21 #define CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE 0}\par
00718 {\cf21 #define CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES 1}\par
00719 {\cf21 #define CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER 1}\par
00720 {\cf21 #define CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS 1}\par
00721 {\cf21 #define CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER 1}\par
00722 {\cf21 #define CONFIG_FREERTOS_ISR_STACKSIZE 1536}\par
00723 {\cf21 #define CONFIG_FREERTOS_INTERRUPT_BACKTRACE 1}\par
00724 {\cf21 #define CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER 1}\par
00725 {\cf21 #define CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 1}\par
00726 {\cf21 #define CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER 1}\par
00727 {\cf21 #define CONFIG_FREERTOS_PORT 1}\par
00728 {\cf21 #define CONFIG_FREERTOS_NO_AFFINITY 0x7FFFFFFF}\par
00729 {\cf21 #define CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION 1}\par
00730 {\cf21 #define CONFIG_FREERTOS_DEBUG_OCDAWARE 1}\par
00731 {\cf21 #define CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT 1}\par
00732 {\cf21 #define CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH 1}\par
00733 {\cf21 #define CONFIG_FREERTOS_NUMBER_OF_CORES 1}\par
00734 {\cf21 #define CONFIG_FREERTOS_IN_IRAM 1}\par
00735 {\cf21 #define CONFIG_HAL_ASSERTION_EQUALS_SYSTEM 1}\par
00736 {\cf21 #define CONFIG_HAL_DEFAULT_ASSERTION_LEVEL 2}\par
00737 {\cf21 #define CONFIG_HAL_SYSTIMER_USE_ROM_IMPL 1}\par
00738 {\cf21 #define CONFIG_HAL_WDT_USE_ROM_IMPL 1}\par
00739 {\cf21 #define CONFIG_HEAP_POISONING_DISABLED 1}\par
00740 {\cf21 #define CONFIG_HEAP_TRACING_OFF 1}\par
00741 {\cf21 #define CONFIG_HEAP_TLSF_USE_ROM_IMPL 1}\par
00742 {\cf21 #define CONFIG_IEEE802154_ENABLED 1}\par
00743 {\cf21 #define CONFIG_IEEE802154_RX_BUFFER_SIZE 20}\par
00744 {\cf21 #define CONFIG_IEEE802154_CCA_ED 1}\par
00745 {\cf21 #define CONFIG_IEEE802154_CCA_MODE 1}\par
00746 {\cf21 #define CONFIG_IEEE802154_CCA_THRESHOLD -60}\par
00747 {\cf21 #define CONFIG_IEEE802154_PENDING_TABLE_SIZE 20}\par
00748 {\cf21 #define CONFIG_LOG_VERSION_1 1}\par
00749 {\cf21 #define CONFIG_LOG_VERSION 1}\par
00750 {\cf21 #define CONFIG_LOG_DEFAULT_LEVEL_INFO 1}\par
00751 {\cf21 #define CONFIG_LOG_DEFAULT_LEVEL 3}\par
00752 {\cf21 #define CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT 1}\par
00753 {\cf21 #define CONFIG_LOG_MAXIMUM_LEVEL 3}\par
00754 {\cf21 #define CONFIG_LOG_DYNAMIC_LEVEL_CONTROL 1}\par
00755 {\cf21 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST 1}\par
00756 {\cf21 #define CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP 1}\par
00757 {\cf21 #define CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE 31}\par
00758 {\cf21 #define CONFIG_LOG_COLORS 1}\par
00759 {\cf21 #define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1}\par
00760 {\cf21 #define CONFIG_LOG_MODE_TEXT_EN 1}\par
00761 {\cf21 #define CONFIG_LOG_MODE_TEXT 1}\par
00762 {\cf21 #define CONFIG_LOG_IN_IRAM 1}\par
00763 {\cf21 #define CONFIG_LWIP_ENABLE 1}\par
00764 {\cf21 #define CONFIG_LWIP_LOCAL_HOSTNAME "espressif"}\par
00765 {\cf21 #define CONFIG_LWIP_TCPIP_TASK_PRIO 18}\par
00766 {\cf21 #define CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES 1}\par
00767 {\cf21 #define CONFIG_LWIP_TIMERS_ONDEMAND 1}\par
00768 {\cf21 #define CONFIG_LWIP_ND6 1}\par
00769 {\cf21 #define CONFIG_LWIP_MAX_SOCKETS 10}\par
00770 {\cf21 #define CONFIG_LWIP_SO_REUSE 1}\par
00771 {\cf21 #define CONFIG_LWIP_SO_REUSE_RXTOALL 1}\par
00772 {\cf21 #define CONFIG_LWIP_IP_DEFAULT_TTL 64}\par
00773 {\cf21 #define CONFIG_LWIP_IP4_FRAG 1}\par
00774 {\cf21 #define CONFIG_LWIP_IP6_FRAG 1}\par
00775 {\cf21 #define CONFIG_LWIP_IP_REASS_MAX_PBUFS 10}\par
00776 {\cf21 #define CONFIG_LWIP_ESP_GRATUITOUS_ARP 1}\par
00777 {\cf21 #define CONFIG_LWIP_GARP_TMR_INTERVAL 60}\par
00778 {\cf21 #define CONFIG_LWIP_ESP_MLDV6_REPORT 1}\par
00779 {\cf21 #define CONFIG_LWIP_MLDV6_TMR_INTERVAL 40}\par
00780 {\cf21 #define CONFIG_LWIP_TCPIP_RECVMBOX_SIZE 32}\par
00781 {\cf21 #define CONFIG_LWIP_DHCP_DOES_ARP_CHECK 1}\par
00782 {\cf21 #define CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID 1}\par
00783 {\cf21 #define CONFIG_LWIP_DHCP_OPTIONS_LEN 68}\par
00784 {\cf21 #define CONFIG_LWIP_NUM_NETIF_CLIENT_DATA 0}\par
00785 {\cf21 #define CONFIG_LWIP_DHCP_COARSE_TIMER_SECS 1}\par
00786 {\cf21 #define CONFIG_LWIP_DHCPS 1}\par
00787 {\cf21 #define CONFIG_LWIP_DHCPS_LEASE_UNIT 60}\par
00788 {\cf21 #define CONFIG_LWIP_DHCPS_MAX_STATION_NUM 8}\par
00789 {\cf21 #define CONFIG_LWIP_DHCPS_STATIC_ENTRIES 1}\par
00790 {\cf21 #define CONFIG_LWIP_DHCPS_ADD_DNS 1}\par
00791 {\cf21 #define CONFIG_LWIP_IPV4 1}\par
00792 {\cf21 #define CONFIG_LWIP_IPV6 1}\par
00793 {\cf21 #define CONFIG_LWIP_IPV6_NUM_ADDRESSES 3}\par
00794 {\cf21 #define CONFIG_LWIP_NETIF_LOOPBACK 1}\par
00795 {\cf21 #define CONFIG_LWIP_LOOPBACK_MAX_PBUFS 8}\par
00796 {\cf21 #define CONFIG_LWIP_MAX_ACTIVE_TCP 16}\par
00797 {\cf21 #define CONFIG_LWIP_MAX_LISTENING_TCP 16}\par
00798 {\cf21 #define CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION 1}\par
00799 {\cf21 #define CONFIG_LWIP_TCP_MAXRTX 12}\par
00800 {\cf21 #define CONFIG_LWIP_TCP_SYNMAXRTX 12}\par
00801 {\cf21 #define CONFIG_LWIP_TCP_MSS 1440}\par
00802 {\cf21 #define CONFIG_LWIP_TCP_TMR_INTERVAL 250}\par
00803 {\cf21 #define CONFIG_LWIP_TCP_MSL 60000}\par
00804 {\cf21 #define CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT 20000}\par
00805 {\cf21 #define CONFIG_LWIP_TCP_SND_BUF_DEFAULT 5744}\par
00806 {\cf21 #define CONFIG_LWIP_TCP_WND_DEFAULT 5744}\par
00807 {\cf21 #define CONFIG_LWIP_TCP_RECVMBOX_SIZE 6}\par
00808 {\cf21 #define CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE 6}\par
00809 {\cf21 #define CONFIG_LWIP_TCP_QUEUE_OOSEQ 1}\par
00810 {\cf21 #define CONFIG_LWIP_TCP_OOSEQ_TIMEOUT 6}\par
00811 {\cf21 #define CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS 4}\par
00812 {\cf21 #define CONFIG_LWIP_TCP_OVERSIZE_MSS 1}\par
00813 {\cf21 #define CONFIG_LWIP_TCP_RTO_TIME 1500}\par
00814 {\cf21 #define CONFIG_LWIP_MAX_UDP_PCBS 16}\par
00815 {\cf21 #define CONFIG_LWIP_UDP_RECVMBOX_SIZE 6}\par
00816 {\cf21 #define CONFIG_LWIP_CHECKSUM_CHECK_ICMP 1}\par
00817 {\cf21 #define CONFIG_LWIP_TCPIP_TASK_STACK_SIZE 3072}\par
00818 {\cf21 #define CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY 1}\par
00819 {\cf21 #define CONFIG_LWIP_TCPIP_TASK_AFFINITY 0x7FFFFFFF}\par
00820 {\cf21 #define CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE 3}\par
00821 {\cf21 #define CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS 5}\par
00822 {\cf21 #define CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES 5}\par
00823 {\cf21 #define CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS 3}\par
00824 {\cf21 #define CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS 10}\par
00825 {\cf21 #define CONFIG_LWIP_ICMP 1}\par
00826 {\cf21 #define CONFIG_LWIP_MAX_RAW_PCBS 16}\par
00827 {\cf21 #define CONFIG_LWIP_SNTP_MAX_SERVERS 1}\par
00828 {\cf21 #define CONFIG_LWIP_SNTP_UPDATE_DELAY 3600000}\par
00829 {\cf21 #define CONFIG_LWIP_SNTP_STARTUP_DELAY 1}\par
00830 {\cf21 #define CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY 5000}\par
00831 {\cf21 #define CONFIG_LWIP_DNS_MAX_HOST_IP 1}\par
00832 {\cf21 #define CONFIG_LWIP_DNS_MAX_SERVERS 3}\par
00833 {\cf21 #define CONFIG_LWIP_BRIDGEIF_MAX_PORTS 7}\par
00834 {\cf21 #define CONFIG_LWIP_ESP_LWIP_ASSERT 1}\par
00835 {\cf21 #define CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT 1}\par
00836 {\cf21 #define CONFIG_LWIP_HOOK_IP6_ROUTE_NONE 1}\par
00837 {\cf21 #define CONFIG_LWIP_HOOK_ND6_GET_GW_NONE 1}\par
00838 {\cf21 #define CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE 1}\par
00839 {\cf21 #define CONFIG_LWIP_HOOK_DHCP_EXTRA_OPTION_NONE 1}\par
00840 {\cf21 #define CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE 1}\par
00841 {\cf21 #define CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE 1}\par
00842 {\cf21 #define CONFIG_LWIP_HOOK_IP6_INPUT_NONE 1}\par
00843 {\cf21 #define CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC 1}\par
00844 {\cf21 #define CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN 1}\par
00845 {\cf21 #define CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN 16384}\par
00846 {\cf21 #define CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN 4096}\par
00847 {\cf21 #define CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE 1}\par
00848 {\cf21 #define CONFIG_MBEDTLS_PKCS7_C 1}\par
00849 {\cf21 #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE 1}\par
00850 {\cf21 #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL 1}\par
00851 {\cf21 #define CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS 200}\par
00852 {\cf21 #define CONFIG_MBEDTLS_CMAC_C 1}\par
00853 {\cf21 #define CONFIG_MBEDTLS_HARDWARE_AES 1}\par
00854 {\cf21 #define CONFIG_MBEDTLS_AES_USE_INTERRUPT 1}\par
00855 {\cf21 #define CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL 0}\par
00856 {\cf21 #define CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER 1}\par
00857 {\cf21 #define CONFIG_MBEDTLS_HARDWARE_MPI 1}\par
00858 {\cf21 #define CONFIG_MBEDTLS_LARGE_KEY_SOFTWARE_MPI 1}\par
00859 {\cf21 #define CONFIG_MBEDTLS_MPI_USE_INTERRUPT 1}\par
00860 {\cf21 #define CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL 0}\par
00861 {\cf21 #define CONFIG_MBEDTLS_HARDWARE_SHA 1}\par
00862 {\cf21 #define CONFIG_MBEDTLS_HARDWARE_ECC 1}\par
00863 {\cf21 #define CONFIG_MBEDTLS_ECC_OTHER_CURVES_SOFT_FALLBACK 1}\par
00864 {\cf21 #define CONFIG_MBEDTLS_ROM_MD5 1}\par
00865 {\cf21 #define CONFIG_MBEDTLS_HAVE_TIME 1}\par
00866 {\cf21 #define CONFIG_MBEDTLS_ECDSA_DETERMINISTIC 1}\par
00867 {\cf21 #define CONFIG_MBEDTLS_SHA1_C 1}\par
00868 {\cf21 #define CONFIG_MBEDTLS_SHA512_C 1}\par
00869 {\cf21 #define CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT 1}\par
00870 {\cf21 #define CONFIG_MBEDTLS_TLS_SERVER 1}\par
00871 {\cf21 #define CONFIG_MBEDTLS_TLS_CLIENT 1}\par
00872 {\cf21 #define CONFIG_MBEDTLS_TLS_ENABLED 1}\par
00873 {\cf21 #define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA 1}\par
00874 {\cf21 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE 1}\par
00875 {\cf21 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA 1}\par
00876 {\cf21 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA 1}\par
00877 {\cf21 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA 1}\par
00878 {\cf21 #define CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA 1}\par
00879 {\cf21 #define CONFIG_MBEDTLS_SSL_RENEGOTIATION 1}\par
00880 {\cf21 #define CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 1}\par
00881 {\cf21 #define CONFIG_MBEDTLS_SSL_ALPN 1}\par
00882 {\cf21 #define CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS 1}\par
00883 {\cf21 #define CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS 1}\par
00884 {\cf21 #define CONFIG_MBEDTLS_AES_C 1}\par
00885 {\cf21 #define CONFIG_MBEDTLS_CCM_C 1}\par
00886 {\cf21 #define CONFIG_MBEDTLS_GCM_C 1}\par
00887 {\cf21 #define CONFIG_MBEDTLS_PEM_PARSE_C 1}\par
00888 {\cf21 #define CONFIG_MBEDTLS_PEM_WRITE_C 1}\par
00889 {\cf21 #define CONFIG_MBEDTLS_X509_CRL_PARSE_C 1}\par
00890 {\cf21 #define CONFIG_MBEDTLS_X509_CSR_PARSE_C 1}\par
00891 {\cf21 #define CONFIG_MBEDTLS_ECP_C 1}\par
00892 {\cf21 #define CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED 1}\par
00893 {\cf21 #define CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED 1}\par
00894 {\cf21 #define CONFIG_MBEDTLS_ECDH_C 1}\par
00895 {\cf21 #define CONFIG_MBEDTLS_ECDSA_C 1}\par
00896 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED 1}\par
00897 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED 1}\par
00898 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED 1}\par
00899 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED 1}\par
00900 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED 1}\par
00901 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED 1}\par
00902 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED 1}\par
00903 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED 1}\par
00904 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED 1}\par
00905 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED 1}\par
00906 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED 1}\par
00907 {\cf21 #define CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED 1}\par
00908 {\cf21 #define CONFIG_MBEDTLS_ECP_NIST_OPTIM 1}\par
00909 {\cf21 #define CONFIG_MBEDTLS_ERROR_STRINGS 1}\par
00910 {\cf21 #define CONFIG_MBEDTLS_FS_IO 1}\par
00911 {\cf21 #define CONFIG_MQTT_PROTOCOL_311 1}\par
00912 {\cf21 #define CONFIG_MQTT_TRANSPORT_SSL 1}\par
00913 {\cf21 #define CONFIG_MQTT_TRANSPORT_WEBSOCKET 1}\par
00914 {\cf21 #define CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE 1}\par
00915 {\cf21 #define CONFIG_LIBC_NEWLIB 1}\par
00916 {\cf21 #define CONFIG_LIBC_MISC_IN_IRAM 1}\par
00917 {\cf21 #define CONFIG_LIBC_LOCKS_PLACE_IN_IRAM 1}\par
00918 {\cf21 #define CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF 1}\par
00919 {\cf21 #define CONFIG_LIBC_STDIN_LINE_ENDING_CR 1}\par
00920 {\cf21 #define CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT 1}\par
00921 {\cf21 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 1}\par
00922 {\cf21 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 1}\par
00923 {\cf21 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 1}\par
00924 {\cf21 #define CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION 1}\par
00925 {\cf21 #define CONFIG_PTHREAD_TASK_PRIO_DEFAULT 5}\par
00926 {\cf21 #define CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT 3072}\par
00927 {\cf21 #define CONFIG_PTHREAD_STACK_MIN 768}\par
00928 {\cf21 #define CONFIG_PTHREAD_TASK_CORE_DEFAULT -1}\par
00929 {\cf21 #define CONFIG_PTHREAD_TASK_NAME_DEFAULT "pthread"}\par
00930 {\cf21 #define CONFIG_MMU_PAGE_SIZE_64KB 1}\par
00931 {\cf21 #define CONFIG_MMU_PAGE_MODE "64KB"}\par
00932 {\cf21 #define CONFIG_MMU_PAGE_SIZE 0x10000}\par
00933 {\cf21 #define CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC 1}\par
00934 {\cf21 #define CONFIG_SPI_FLASH_BROWNOUT_RESET 1}\par
00935 {\cf21 #define CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US 50}\par
00936 {\cf21 #define CONFIG_SPI_FLASH_PLACE_FUNCTIONS_IN_IRAM 1}\par
00937 {\cf21 #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1}\par
00938 {\cf21 #define CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS 1}\par
00939 {\cf21 #define CONFIG_SPI_FLASH_YIELD_DURING_ERASE 1}\par
00940 {\cf21 #define CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS 20}\par
00941 {\cf21 #define CONFIG_SPI_FLASH_ERASE_YIELD_TICKS 1}\par
00942 {\cf21 #define CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE 8192}\par
00943 {\cf21 #define CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED 1}\par
00944 {\cf21 #define CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE 1}\par
00945 {\cf21 #define CONFIG_SPIFFS_MAX_PARTITIONS 3}\par
00946 {\cf21 #define CONFIG_SPIFFS_CACHE 1}\par
00947 {\cf21 #define CONFIG_SPIFFS_CACHE_WR 1}\par
00948 {\cf21 #define CONFIG_SPIFFS_PAGE_CHECK 1}\par
00949 {\cf21 #define CONFIG_SPIFFS_GC_MAX_RUNS 10}\par
00950 {\cf21 #define CONFIG_SPIFFS_PAGE_SIZE 256}\par
00951 {\cf21 #define CONFIG_SPIFFS_OBJ_NAME_LEN 32}\par
00952 {\cf21 #define CONFIG_SPIFFS_USE_MAGIC 1}\par
00953 {\cf21 #define CONFIG_SPIFFS_USE_MAGIC_LENGTH 1}\par
00954 {\cf21 #define CONFIG_SPIFFS_META_LENGTH 4}\par
00955 {\cf21 #define CONFIG_SPIFFS_USE_MTIME 1}\par
00956 {\cf21 #define CONFIG_WS_TRANSPORT 1}\par
00957 {\cf21 #define CONFIG_WS_BUFFER_SIZE 1024}\par
00958 {\cf21 #define CONFIG_UNITY_ENABLE_FLOAT 1}\par
00959 {\cf21 #define CONFIG_UNITY_ENABLE_DOUBLE 1}\par
00960 {\cf21 #define CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER 1}\par
00961 {\cf21 #define CONFIG_VFS_SUPPORT_IO 1}\par
00962 {\cf21 #define CONFIG_VFS_SUPPORT_DIR 1}\par
00963 {\cf21 #define CONFIG_VFS_SUPPORT_SELECT 1}\par
00964 {\cf21 #define CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT 1}\par
00965 {\cf21 #define CONFIG_VFS_SUPPORT_TERMIOS 1}\par
00966 {\cf21 #define CONFIG_VFS_MAX_COUNT 8}\par
00967 {\cf21 #define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS 1}\par
00968 {\cf21 #define CONFIG_VFS_INITIALIZE_DEV_NULL 1}\par
00969 {\cf21 #define CONFIG_WL_SECTOR_SIZE_4096 1}\par
00970 {\cf21 #define CONFIG_WL_SECTOR_SIZE 4096}\par
00971 {\cf21 #define CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES 16}\par
00972 {\cf21 #define CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT 30}\par
00973 {\cf21 #define CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN 1}\par
00974 \par
00975 {\cf20 /* List of deprecated options */}\par
00976 {\cf21 #define CONFIG_BROWNOUT_DET CONFIG_ESP_BROWNOUT_DET}\par
00977 {\cf21 #define CONFIG_BROWNOUT_DET_LVL CONFIG_ESP_BROWNOUT_DET_LVL}\par
00978 {\cf21 #define CONFIG_BROWNOUT_DET_LVL_SEL_7 CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7}\par
00979 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_DEFAULT CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
00980 {\cf21 #define CONFIG_COMPILER_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
00981 {\cf21 #define CONFIG_CONSOLE_UART CONFIG_ESP_CONSOLE_UART}\par
00982 {\cf21 #define CONFIG_CONSOLE_UART_BAUDRATE CONFIG_ESP_CONSOLE_UART_BAUDRATE}\par
00983 {\cf21 #define CONFIG_CONSOLE_UART_DEFAULT CONFIG_ESP_CONSOLE_UART_DEFAULT}\par
00984 {\cf21 #define CONFIG_CONSOLE_UART_NUM CONFIG_ESP_CONSOLE_UART_NUM}\par
00985 {\cf21 #define CONFIG_ESP32_APPTRACE_DEST_NONE CONFIG_APPTRACE_DEST_NONE}\par
00986 {\cf21 #define CONFIG_ESP32_APPTRACE_LOCK_ENABLE CONFIG_APPTRACE_LOCK_ENABLE}\par
00987 {\cf21 #define CONFIG_ESP32_ENABLE_COREDUMP_TO_NONE CONFIG_ESP_COREDUMP_ENABLE_TO_NONE}\par
00988 {\cf21 #define CONFIG_ESP32_PHY_CALIBRATION_AND_DATA_STORAGE CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE}\par
00989 {\cf21 #define CONFIG_ESP32_PHY_MAX_TX_POWER CONFIG_ESP_PHY_MAX_TX_POWER}\par
00990 {\cf21 #define CONFIG_ESP32_PHY_MAX_WIFI_TX_POWER CONFIG_ESP_PHY_MAX_WIFI_TX_POWER}\par
00991 {\cf21 #define CONFIG_ESP32_PTHREAD_STACK_MIN CONFIG_PTHREAD_STACK_MIN}\par
00992 {\cf21 #define CONFIG_ESP32_PTHREAD_TASK_CORE_DEFAULT CONFIG_PTHREAD_TASK_CORE_DEFAULT}\par
00993 {\cf21 #define CONFIG_ESP32_PTHREAD_TASK_NAME_DEFAULT CONFIG_PTHREAD_TASK_NAME_DEFAULT}\par
00994 {\cf21 #define CONFIG_ESP32_PTHREAD_TASK_PRIO_DEFAULT CONFIG_PTHREAD_TASK_PRIO_DEFAULT}\par
00995 {\cf21 #define CONFIG_ESP32_PTHREAD_TASK_STACK_SIZE_DEFAULT CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT}\par
00996 {\cf21 #define CONFIG_ESP32_WIFI_AMPDU_RX_ENABLED CONFIG_ESP_WIFI_AMPDU_RX_ENABLED}\par
00997 {\cf21 #define CONFIG_ESP32_WIFI_AMPDU_TX_ENABLED CONFIG_ESP_WIFI_AMPDU_TX_ENABLED}\par
00998 {\cf21 #define CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM}\par
00999 {\cf21 #define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER}\par
01000 {\cf21 #define CONFIG_ESP32_WIFI_DYNAMIC_TX_BUFFER_NUM CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM}\par
01001 {\cf21 #define CONFIG_ESP32_WIFI_ENABLED CONFIG_ESP_WIFI_ENABLED}\par
01002 {\cf21 #define CONFIG_ESP32_WIFI_ENABLE_WPA3_OWE_STA CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA}\par
01003 {\cf21 #define CONFIG_ESP32_WIFI_ENABLE_WPA3_SAE CONFIG_ESP_WIFI_ENABLE_WPA3_SAE}\par
01004 {\cf21 #define CONFIG_ESP32_WIFI_IRAM_OPT CONFIG_ESP_WIFI_IRAM_OPT}\par
01005 {\cf21 #define CONFIG_ESP32_WIFI_MGMT_SBUF_NUM CONFIG_ESP_WIFI_MGMT_SBUF_NUM}\par
01006 {\cf21 #define CONFIG_ESP32_WIFI_NVS_ENABLED CONFIG_ESP_WIFI_NVS_ENABLED}\par
01007 {\cf21 #define CONFIG_ESP32_WIFI_RX_BA_WIN CONFIG_ESP_WIFI_RX_BA_WIN}\par
01008 {\cf21 #define CONFIG_ESP32_WIFI_RX_IRAM_OPT CONFIG_ESP_WIFI_RX_IRAM_OPT}\par
01009 {\cf21 #define CONFIG_ESP32_WIFI_SOFTAP_BEACON_MAX_LEN CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN}\par
01010 {\cf21 #define CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM}\par
01011 {\cf21 #define CONFIG_ESP32_WIFI_SW_COEXIST_ENABLE CONFIG_ESP_COEX_SW_COEXIST_ENABLE}\par
01012 {\cf21 #define CONFIG_ESP32_WIFI_TX_BA_WIN CONFIG_ESP_WIFI_TX_BA_WIN}\par
01013 {\cf21 #define CONFIG_ESP32_WIFI_TX_BUFFER_TYPE CONFIG_ESP_WIFI_TX_BUFFER_TYPE}\par
01014 {\cf21 #define CONFIG_ESP_GRATUITOUS_ARP CONFIG_LWIP_ESP_GRATUITOUS_ARP}\par
01015 {\cf21 #define CONFIG_ESP_SYSTEM_BROWNOUT_INTR CONFIG_ESP_BROWNOUT_USE_INTR}\par
01016 {\cf21 #define CONFIG_ESP_SYSTEM_PM_POWER_DOWN_CPU CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP}\par
01017 {\cf21 #define CONFIG_ESP_TASK_WDT CONFIG_ESP_TASK_WDT_INIT}\par
01018 {\cf21 #define CONFIG_ESP_WIFI_SW_COEXIST_ENABLE CONFIG_ESP_COEX_SW_COEXIST_ENABLE}\par
01019 {\cf21 #define CONFIG_FLASHMODE_DIO CONFIG_ESPTOOLPY_FLASHMODE_DIO}\par
01020 {\cf21 #define CONFIG_GARP_TMR_INTERVAL CONFIG_LWIP_GARP_TMR_INTERVAL}\par
01021 {\cf21 #define CONFIG_GDBSTUB_MAX_TASKS CONFIG_ESP_GDBSTUB_MAX_TASKS}\par
01022 {\cf21 #define CONFIG_GDBSTUB_SUPPORT_TASKS CONFIG_ESP_GDBSTUB_SUPPORT_TASKS}\par
01023 {\cf21 #define CONFIG_INT_WDT CONFIG_ESP_INT_WDT}\par
01024 {\cf21 #define CONFIG_INT_WDT_TIMEOUT_MS CONFIG_ESP_INT_WDT_TIMEOUT_MS}\par
01025 {\cf21 #define CONFIG_IPC_TASK_STACK_SIZE CONFIG_ESP_IPC_TASK_STACK_SIZE}\par
01026 {\cf21 #define CONFIG_LOG_BOOTLOADER_LEVEL CONFIG_BOOTLOADER_LOG_LEVEL}\par
01027 {\cf21 #define CONFIG_LOG_BOOTLOADER_LEVEL_INFO CONFIG_BOOTLOADER_LOG_LEVEL_INFO}\par
01028 {\cf21 #define CONFIG_MAIN_TASK_STACK_SIZE CONFIG_ESP_MAIN_TASK_STACK_SIZE}\par
01029 {\cf21 #define CONFIG_MONITOR_BAUD CONFIG_ESPTOOLPY_MONITOR_BAUD}\par
01030 {\cf21 #define CONFIG_NEWLIB_STDIN_LINE_ENDING_CR CONFIG_LIBC_STDIN_LINE_ENDING_CR}\par
01031 {\cf21 #define CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF CONFIG_LIBC_STDOUT_LINE_ENDING_CRLF}\par
01032 {\cf21 #define CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT CONFIG_LIBC_TIME_SYSCALL_USE_RTC_HRT}\par
01033 {\cf21 #define CONFIG_OPTIMIZATION_ASSERTIONS_ENABLED CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE}\par
01034 {\cf21 #define CONFIG_OPTIMIZATION_ASSERTION_LEVEL CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL}\par
01035 {\cf21 #define CONFIG_OPTIMIZATION_LEVEL_DEBUG CONFIG_COMPILER_OPTIMIZATION_DEBUG}\par
01036 {\cf21 #define CONFIG_PERIPH_CTRL_FUNC_IN_IRAM CONFIG_ESP_PERIPH_CTRL_FUNC_IN_IRAM}\par
01037 {\cf21 #define CONFIG_POST_EVENTS_FROM_IRAM_ISR CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR}\par
01038 {\cf21 #define CONFIG_POST_EVENTS_FROM_ISR CONFIG_ESP_EVENT_POST_FROM_ISR}\par
01039 {\cf21 #define CONFIG_SEMIHOSTFS_MAX_MOUNT_POINTS CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS}\par
01040 {\cf21 #define CONFIG_SPI_FLASH_WRITING_DANGEROUS_REGIONS_ABORTS CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS}\par
01041 {\cf21 #define CONFIG_STACK_CHECK_NONE CONFIG_COMPILER_STACK_CHECK_MODE_NONE}\par
01042 {\cf21 #define CONFIG_SUPPORT_TERMIOS CONFIG_VFS_SUPPORT_TERMIOS}\par
01043 {\cf21 #define CONFIG_SUPPRESS_SELECT_DEBUG_OUTPUT CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT}\par
01044 {\cf21 #define CONFIG_SW_COEXIST_ENABLE CONFIG_ESP_COEX_SW_COEXIST_ENABLE}\par
01045 {\cf21 #define CONFIG_SYSTEM_EVENT_QUEUE_SIZE CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE}\par
01046 {\cf21 #define CONFIG_SYSTEM_EVENT_TASK_STACK_SIZE CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE}\par
01047 {\cf21 #define CONFIG_TASK_WDT CONFIG_ESP_TASK_WDT_INIT}\par
01048 {\cf21 #define CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0 CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0}\par
01049 {\cf21 #define CONFIG_TASK_WDT_TIMEOUT_S CONFIG_ESP_TASK_WDT_TIMEOUT_S}\par
01050 {\cf21 #define CONFIG_TCPIP_RECVMBOX_SIZE CONFIG_LWIP_TCPIP_RECVMBOX_SIZE}\par
01051 {\cf21 #define CONFIG_TCPIP_TASK_AFFINITY CONFIG_LWIP_TCPIP_TASK_AFFINITY}\par
01052 {\cf21 #define CONFIG_TCPIP_TASK_AFFINITY_NO_AFFINITY CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY}\par
01053 {\cf21 #define CONFIG_TCPIP_TASK_STACK_SIZE CONFIG_LWIP_TCPIP_TASK_STACK_SIZE}\par
01054 {\cf21 #define CONFIG_TCP_MAXRTX CONFIG_LWIP_TCP_MAXRTX}\par
01055 {\cf21 #define CONFIG_TCP_MSL CONFIG_LWIP_TCP_MSL}\par
01056 {\cf21 #define CONFIG_TCP_MSS CONFIG_LWIP_TCP_MSS}\par
01057 {\cf21 #define CONFIG_TCP_OVERSIZE_MSS CONFIG_LWIP_TCP_OVERSIZE_MSS}\par
01058 {\cf21 #define CONFIG_TCP_QUEUE_OOSEQ CONFIG_LWIP_TCP_QUEUE_OOSEQ}\par
01059 {\cf21 #define CONFIG_TCP_RECVMBOX_SIZE CONFIG_LWIP_TCP_RECVMBOX_SIZE}\par
01060 {\cf21 #define CONFIG_TCP_SND_BUF_DEFAULT CONFIG_LWIP_TCP_SND_BUF_DEFAULT}\par
01061 {\cf21 #define CONFIG_TCP_SYNMAXRTX CONFIG_LWIP_TCP_SYNMAXRTX}\par
01062 {\cf21 #define CONFIG_TCP_WND_DEFAULT CONFIG_LWIP_TCP_WND_DEFAULT}\par
01063 {\cf21 #define CONFIG_TIMER_QUEUE_LENGTH CONFIG_FREERTOS_TIMER_QUEUE_LENGTH}\par
01064 {\cf21 #define CONFIG_TIMER_TASK_PRIORITY CONFIG_FREERTOS_TIMER_TASK_PRIORITY}\par
01065 {\cf21 #define CONFIG_TIMER_TASK_STACK_DEPTH CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH}\par
01066 {\cf21 #define CONFIG_TIMER_TASK_STACK_SIZE CONFIG_ESP_TIMER_TASK_STACK_SIZE}\par
01067 {\cf21 #define CONFIG_UDP_RECVMBOX_SIZE CONFIG_LWIP_UDP_RECVMBOX_SIZE}\par
01068 {\cf21 #define CONFIG_WPA_MBEDTLS_CRYPTO CONFIG_ESP_WIFI_MBEDTLS_CRYPTO}\par
01069 {\cf21 #define CONFIG_WPA_MBEDTLS_TLS_CLIENT CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/project_elf_src_esp32c6.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/project_elf_src_esp32c6.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/project_elf_src_esp32c6.c}
{\bkmkstart AAAAAAACTN}
{\bkmkend AAAAAAACTN}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
project_elf_src_esp32c6.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/project_elf_src_esp32c6.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/bootloader/project_elf_src_esp32c6.c}
{\bkmkstart AAAAAAAAAG}
{\bkmkend AAAAAAAAAG}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 \par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/project_elf_src_esp32c6.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/project_elf_src_esp32c6.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/project_elf_src_esp32c6.c}
{\bkmkstart AAAAAAACTO}
{\bkmkend AAAAAAACTO}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
project_elf_src_esp32c6.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/project_elf_src_esp32c6.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/project_elf_src_esp32c6.c}
{\bkmkstart AAAAAAAAAH}
{\bkmkend AAAAAAAAAH}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 \par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/error.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/error.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/error.c}
{\bkmkstart AAAAAAACTP}
{\bkmkend AAAAAAACTP}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "common.h"}\par
{\f2 #include "mbedtls/error.h"}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
error.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/error.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/error.c}
{\bkmkstart AAAAAAAAAI}
{\bkmkend AAAAAAAAAI}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf20 /*}\par
00002 {\cf20  *  Error message information}\par
00003 {\cf20  *}\par
00004 {\cf20  *  Copyright The Mbed TLS Contributors}\par
00005 {\cf20  *  SPDX-License-Identifier: Apache-2.0 OR GPL-2.0-or-later}\par
00006 {\cf20  */}\par
00007 \par
00008 {\cf21 #include "common.h"}\par
00009 \par
00010 {\cf21 #include "mbedtls/error.h"}\par
00011 \par
00012 {\cf21 #if defined(MBEDTLS_ERROR_C) || defined(MBEDTLS_ERROR_STRERROR_DUMMY)}\par
00013 \par
00014 {\cf21 #if defined(MBEDTLS_ERROR_C)}\par
00015 \par
00016 {\cf21 #include "mbedtls/platform.h"}\par
00017 \par
00018 {\cf21 #include <stdio.h>}\par
00019 {\cf21 #include <string.h>}\par
00020 \par
00021 {\cf21 #if defined(MBEDTLS_AES_C)}\par
00022 {\cf21 #include "mbedtls/aes.h"}\par
00023 {\cf21 #endif}\par
00024 \par
00025 {\cf21 #if defined(MBEDTLS_ARIA_C)}\par
00026 {\cf21 #include "mbedtls/aria.h"}\par
00027 {\cf21 #endif}\par
00028 \par
00029 {\cf21 #if defined(MBEDTLS_ASN1_PARSE_C)}\par
00030 {\cf21 #include "mbedtls/asn1.h"}\par
00031 {\cf21 #endif}\par
00032 \par
00033 {\cf21 #if defined(MBEDTLS_BASE64_C)}\par
00034 {\cf21 #include "mbedtls/base64.h"}\par
00035 {\cf21 #endif}\par
00036 \par
00037 {\cf21 #if defined(MBEDTLS_BIGNUM_C)}\par
00038 {\cf21 #include "mbedtls/bignum.h"}\par
00039 {\cf21 #endif}\par
00040 \par
00041 {\cf21 #if defined(MBEDTLS_CAMELLIA_C)}\par
00042 {\cf21 #include "mbedtls/camellia.h"}\par
00043 {\cf21 #endif}\par
00044 \par
00045 {\cf21 #if defined(MBEDTLS_CCM_C)}\par
00046 {\cf21 #include "mbedtls/ccm.h"}\par
00047 {\cf21 #endif}\par
00048 \par
00049 {\cf21 #if defined(MBEDTLS_CHACHA20_C)}\par
00050 {\cf21 #include "mbedtls/chacha20.h"}\par
00051 {\cf21 #endif}\par
00052 \par
00053 {\cf21 #if defined(MBEDTLS_CHACHAPOLY_C)}\par
00054 {\cf21 #include "mbedtls/chachapoly.h"}\par
00055 {\cf21 #endif}\par
00056 \par
00057 {\cf21 #if defined(MBEDTLS_CIPHER_C)}\par
00058 {\cf21 #include "mbedtls/cipher.h"}\par
00059 {\cf21 #endif}\par
00060 \par
00061 {\cf21 #if defined(MBEDTLS_CTR_DRBG_C)}\par
00062 {\cf21 #include "mbedtls/ctr_drbg.h"}\par
00063 {\cf21 #endif}\par
00064 \par
00065 {\cf21 #if defined(MBEDTLS_DES_C)}\par
00066 {\cf21 #include "mbedtls/des.h"}\par
00067 {\cf21 #endif}\par
00068 \par
00069 {\cf21 #if defined(MBEDTLS_DHM_C)}\par
00070 {\cf21 #include "mbedtls/dhm.h"}\par
00071 {\cf21 #endif}\par
00072 \par
00073 {\cf21 #if defined(MBEDTLS_ECP_C)}\par
00074 {\cf21 #include "mbedtls/ecp.h"}\par
00075 {\cf21 #endif}\par
00076 \par
00077 {\cf21 #if defined(MBEDTLS_ENTROPY_C)}\par
00078 {\cf21 #include "mbedtls/entropy.h"}\par
00079 {\cf21 #endif}\par
00080 \par
00081 {\cf21 #if defined(MBEDTLS_ERROR_C)}\par
00082 {\cf21 #include "mbedtls/error.h"}\par
00083 {\cf21 #endif}\par
00084 \par
00085 {\cf21 #if defined(MBEDTLS_PLATFORM_C)}\par
00086 {\cf21 #include "mbedtls/platform.h"}\par
00087 {\cf21 #endif}\par
00088 \par
00089 {\cf21 #if defined(MBEDTLS_GCM_C)}\par
00090 {\cf21 #include "mbedtls/gcm.h"}\par
00091 {\cf21 #endif}\par
00092 \par
00093 {\cf21 #if defined(MBEDTLS_HKDF_C)}\par
00094 {\cf21 #include "mbedtls/hkdf.h"}\par
00095 {\cf21 #endif}\par
00096 \par
00097 {\cf21 #if defined(MBEDTLS_HMAC_DRBG_C)}\par
00098 {\cf21 #include "mbedtls/hmac_drbg.h"}\par
00099 {\cf21 #endif}\par
00100 \par
00101 {\cf21 #if defined(MBEDTLS_LMS_C)}\par
00102 {\cf21 #include "mbedtls/lms.h"}\par
00103 {\cf21 #endif}\par
00104 \par
00105 {\cf21 #if defined(MBEDTLS_MD_C)}\par
00106 {\cf21 #include "mbedtls/md.h"}\par
00107 {\cf21 #endif}\par
00108 \par
00109 {\cf21 #if defined(MBEDTLS_NET_C)}\par
00110 {\cf21 #include "mbedtls/net_sockets.h"}\par
00111 {\cf21 #endif}\par
00112 \par
00113 {\cf21 #if defined(MBEDTLS_OID_C)}\par
00114 {\cf21 #include "mbedtls/oid.h"}\par
00115 {\cf21 #endif}\par
00116 \par
00117 {\cf21 #if defined(MBEDTLS_PEM_PARSE_C) || defined(MBEDTLS_PEM_WRITE_C)}\par
00118 {\cf21 #include "mbedtls/pem.h"}\par
00119 {\cf21 #endif}\par
00120 \par
00121 {\cf21 #if defined(MBEDTLS_PK_C)}\par
00122 {\cf21 #include "mbedtls/pk.h"}\par
00123 {\cf21 #endif}\par
00124 \par
00125 {\cf21 #if defined(MBEDTLS_PKCS12_C)}\par
00126 {\cf21 #include "mbedtls/pkcs12.h"}\par
00127 {\cf21 #endif}\par
00128 \par
00129 {\cf21 #if defined(MBEDTLS_PKCS5_C)}\par
00130 {\cf21 #include "mbedtls/pkcs5.h"}\par
00131 {\cf21 #endif}\par
00132 \par
00133 {\cf21 #if defined(MBEDTLS_PKCS7_C)}\par
00134 {\cf21 #include "mbedtls/pkcs7.h"}\par
00135 {\cf21 #endif}\par
00136 \par
00137 {\cf21 #if defined(MBEDTLS_POLY1305_C)}\par
00138 {\cf21 #include "mbedtls/poly1305.h"}\par
00139 {\cf21 #endif}\par
00140 \par
00141 {\cf21 #if defined(MBEDTLS_RSA_C)}\par
00142 {\cf21 #include "mbedtls/rsa.h"}\par
00143 {\cf21 #endif}\par
00144 \par
00145 {\cf21 #if defined(MBEDTLS_SHA1_C)}\par
00146 {\cf21 #include "mbedtls/sha1.h"}\par
00147 {\cf21 #endif}\par
00148 \par
00149 {\cf21 #if defined(MBEDTLS_SHA256_C)}\par
00150 {\cf21 #include "mbedtls/sha256.h"}\par
00151 {\cf21 #endif}\par
00152 \par
00153 {\cf21 #if defined(MBEDTLS_SHA3_C)}\par
00154 {\cf21 #include "mbedtls/sha3.h"}\par
00155 {\cf21 #endif}\par
00156 \par
00157 {\cf21 #if defined(MBEDTLS_SHA512_C)}\par
00158 {\cf21 #include "mbedtls/sha512.h"}\par
00159 {\cf21 #endif}\par
00160 \par
00161 {\cf21 #if defined(MBEDTLS_SSL_TLS_C)}\par
00162 {\cf21 #include "mbedtls/ssl.h"}\par
00163 {\cf21 #endif}\par
00164 \par
00165 {\cf21 #if defined(MBEDTLS_THREADING_C)}\par
00166 {\cf21 #include "mbedtls/threading.h"}\par
00167 {\cf21 #endif}\par
00168 \par
00169 {\cf21 #if defined(MBEDTLS_X509_USE_C) || defined(MBEDTLS_X509_CREATE_C)}\par
00170 {\cf21 #include "mbedtls/x509.h"}\par
00171 {\cf21 #endif}\par
00172 \par
00173 \par
00174 {\cf17 const} {\cf18 char} *mbedtls_high_level_strerr({\cf18 int} error_code)\par
00175 \{\par
00176     {\cf18 int} high_level_error_code;\par
00177 \par
00178     {\cf19 if} (error_code < 0) \{\par
00179         error_code = -error_code;\par
00180     \}\par
00181 \par
00182     {\cf20 /* Extract the high-level part from the error code. */}\par
00183     high_level_error_code = error_code & 0xFF80;\par
00184 \par
00185     {\cf19 switch} (high_level_error_code) \{\par
00186     {\cf20 /* Begin Auto-Generated Code. */}\par
00187 {\cf21     #if defined(MBEDTLS_CIPHER_C)}\par
00188         {\cf19 case} -(MBEDTLS_ERR_CIPHER_FEATURE_UNAVAILABLE):\par
00189             return( {\cf22 "CIPHER - The selected feature is not available"} );\par
00190         {\cf19 case} -(MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA):\par
00191             {\cf19 return}( {\cf22 "CIPHER - Bad input parameters"} );\par
00192         {\cf19 case} -(MBEDTLS_ERR_CIPHER_ALLOC_FAILED):\par
00193             {\cf19 return}( {\cf22 "CIPHER - Failed to allocate memory"} );\par
00194         {\cf19 case} -(MBEDTLS_ERR_CIPHER_INVALID_PADDING):\par
00195             {\cf19 return}( {\cf22 "CIPHER - Input data contains invalid padding and is rejected"} );\par
00196         {\cf19 case} -(MBEDTLS_ERR_CIPHER_FULL_BLOCK_EXPECTED):\par
00197             {\cf19 return}( {\cf22 "CIPHER - Decryption of block requires a full block"} );\par
00198         {\cf19 case} -(MBEDTLS_ERR_CIPHER_AUTH_FAILED):\par
00199             {\cf19 return}( {\cf22 "CIPHER - Authentication failed (for AEAD modes)"} );\par
00200         {\cf19 case} -(MBEDTLS_ERR_CIPHER_INVALID_CONTEXT):\par
00201             {\cf19 return}( {\cf22 "CIPHER - The context is invalid. For example, because it was freed"} );\par
00202 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_C */}{\cf21 }\par
00203 \par
00204 {\cf21 #if defined(MBEDTLS_DHM_C)}\par
00205         {\cf19 case} -(MBEDTLS_ERR_DHM_BAD_INPUT_DATA):\par
00206             {\cf19 return}( {\cf22 "DHM - Bad input parameters"} );\par
00207         {\cf19 case} -(MBEDTLS_ERR_DHM_READ_PARAMS_FAILED):\par
00208             {\cf19 return}( {\cf22 "DHM - Reading of the DHM parameters failed"} );\par
00209         {\cf19 case} -(MBEDTLS_ERR_DHM_MAKE_PARAMS_FAILED):\par
00210             {\cf19 return}( {\cf22 "DHM - Making of the DHM parameters failed"} );\par
00211         {\cf19 case} -(MBEDTLS_ERR_DHM_READ_PUBLIC_FAILED):\par
00212             {\cf19 return}( {\cf22 "DHM - Reading of the public values failed"} );\par
00213         {\cf19 case} -(MBEDTLS_ERR_DHM_MAKE_PUBLIC_FAILED):\par
00214             {\cf19 return}( {\cf22 "DHM - Making of the public value failed"} );\par
00215         {\cf19 case} -(MBEDTLS_ERR_DHM_CALC_SECRET_FAILED):\par
00216             {\cf19 return}( {\cf22 "DHM - Calculation of the DHM secret failed"} );\par
00217         {\cf19 case} -(MBEDTLS_ERR_DHM_INVALID_FORMAT):\par
00218             {\cf19 return}( {\cf22 "DHM - The ASN.1 data is not formatted correctly"} );\par
00219         {\cf19 case} -(MBEDTLS_ERR_DHM_ALLOC_FAILED):\par
00220             {\cf19 return}( {\cf22 "DHM - Allocation of memory failed"} );\par
00221         {\cf19 case} -(MBEDTLS_ERR_DHM_FILE_IO_ERROR):\par
00222             {\cf19 return}( {\cf22 "DHM - Read or write of file failed"} );\par
00223         {\cf19 case} -(MBEDTLS_ERR_DHM_SET_GROUP_FAILED):\par
00224             {\cf19 return}( {\cf22 "DHM - Setting the modulus and generator failed"} );\par
00225 {\cf21 #endif }{\cf20 /* MBEDTLS_DHM_C */}{\cf21 }\par
00226 \par
00227 {\cf21 #if defined(MBEDTLS_ECP_C)}\par
00228         {\cf19 case} -(MBEDTLS_ERR_ECP_BAD_INPUT_DATA):\par
00229             {\cf19 return}( {\cf22 "ECP - Bad input parameters to function"} );\par
00230         {\cf19 case} -(MBEDTLS_ERR_ECP_BUFFER_TOO_SMALL):\par
00231             {\cf19 return}( {\cf22 "ECP - The buffer is too small to write to"} );\par
00232         {\cf19 case} -(MBEDTLS_ERR_ECP_FEATURE_UNAVAILABLE):\par
00233             {\cf19 return}( {\cf22 "ECP - The requested feature is not available, for example, the requested curve is not supported"} );\par
00234         {\cf19 case} -(MBEDTLS_ERR_ECP_VERIFY_FAILED):\par
00235             {\cf19 return}( {\cf22 "ECP - The signature is not valid"} );\par
00236         {\cf19 case} -(MBEDTLS_ERR_ECP_ALLOC_FAILED):\par
00237             {\cf19 return}( {\cf22 "ECP - Memory allocation failed"} );\par
00238         {\cf19 case} -(MBEDTLS_ERR_ECP_RANDOM_FAILED):\par
00239             {\cf19 return}( {\cf22 "ECP - Generation of random value, such as ephemeral key, failed"} );\par
00240         {\cf19 case} -(MBEDTLS_ERR_ECP_INVALID_KEY):\par
00241             {\cf19 return}( {\cf22 "ECP - Invalid private or public key"} );\par
00242         {\cf19 case} -(MBEDTLS_ERR_ECP_SIG_LEN_MISMATCH):\par
00243             {\cf19 return}( {\cf22 "ECP - The buffer contains a valid signature followed by more data"} );\par
00244         {\cf19 case} -(MBEDTLS_ERR_ECP_IN_PROGRESS):\par
00245             {\cf19 return}( {\cf22 "ECP - Operation in progress, call again with the same parameters to continue"} );\par
00246 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_C */}{\cf21 }\par
00247 \par
00248 {\cf21 #if defined(MBEDTLS_MD_C)}\par
00249         {\cf19 case} -(MBEDTLS_ERR_MD_FEATURE_UNAVAILABLE):\par
00250             {\cf19 return}( {\cf22 "MD - The selected feature is not available"} );\par
00251         {\cf19 case} -(MBEDTLS_ERR_MD_BAD_INPUT_DATA):\par
00252             {\cf19 return}( {\cf22 "MD - Bad input parameters to function"} );\par
00253         {\cf19 case} -(MBEDTLS_ERR_MD_ALLOC_FAILED):\par
00254             {\cf19 return}( {\cf22 "MD - Failed to allocate memory"} );\par
00255         {\cf19 case} -(MBEDTLS_ERR_MD_FILE_IO_ERROR):\par
00256             {\cf19 return}( {\cf22 "MD - Opening or reading of file failed"} );\par
00257 {\cf21 #endif }{\cf20 /* MBEDTLS_MD_C */}{\cf21 }\par
00258 \par
00259 {\cf21 #if defined(MBEDTLS_PEM_PARSE_C) || defined(MBEDTLS_PEM_WRITE_C)}\par
00260         {\cf19 case} -(MBEDTLS_ERR_PEM_NO_HEADER_FOOTER_PRESENT):\par
00261             {\cf19 return}( {\cf22 "PEM - No PEM header or footer found"} );\par
00262         {\cf19 case} -(MBEDTLS_ERR_PEM_INVALID_DATA):\par
00263             {\cf19 return}( {\cf22 "PEM - PEM string is not as expected"} );\par
00264         {\cf19 case} -(MBEDTLS_ERR_PEM_ALLOC_FAILED):\par
00265             {\cf19 return}( {\cf22 "PEM - Failed to allocate memory"} );\par
00266         {\cf19 case} -(MBEDTLS_ERR_PEM_INVALID_ENC_IV):\par
00267             {\cf19 return}( {\cf22 "PEM - RSA IV is not in hex-format"} );\par
00268         {\cf19 case} -(MBEDTLS_ERR_PEM_UNKNOWN_ENC_ALG):\par
00269             {\cf19 return}( {\cf22 "PEM - Unsupported key encryption algorithm"} );\par
00270         {\cf19 case} -(MBEDTLS_ERR_PEM_PASSWORD_REQUIRED):\par
00271             {\cf19 return}( {\cf22 "PEM - Private key password can't be empty"} );\par
00272         {\cf19 case} -(MBEDTLS_ERR_PEM_PASSWORD_MISMATCH):\par
00273             {\cf19 return}( {\cf22 "PEM - Given private key password does not allow for correct decryption"} );\par
00274         {\cf19 case} -(MBEDTLS_ERR_PEM_FEATURE_UNAVAILABLE):\par
00275             {\cf19 return}( {\cf22 "PEM - Unavailable feature, e.g. hashing/encryption combination"} );\par
00276         {\cf19 case} -(MBEDTLS_ERR_PEM_BAD_INPUT_DATA):\par
00277             {\cf19 return}( {\cf22 "PEM - Bad input parameters to function"} );\par
00278 {\cf21 #endif }{\cf20 /* MBEDTLS_PEM_PARSE_C || MBEDTLS_PEM_WRITE_C */}{\cf21 }\par
00279 \par
00280 {\cf21 #if defined(MBEDTLS_PK_C)}\par
00281         {\cf19 case} -(MBEDTLS_ERR_PK_ALLOC_FAILED):\par
00282             {\cf19 return}( {\cf22 "PK - Memory allocation failed"} );\par
00283         {\cf19 case} -(MBEDTLS_ERR_PK_TYPE_MISMATCH):\par
00284             {\cf19 return}( {\cf22 "PK - Type mismatch, eg attempt to encrypt with an ECDSA key"} );\par
00285         {\cf19 case} -(MBEDTLS_ERR_PK_BAD_INPUT_DATA):\par
00286             {\cf19 return}( {\cf22 "PK - Bad input parameters to function"} );\par
00287         {\cf19 case} -(MBEDTLS_ERR_PK_FILE_IO_ERROR):\par
00288             {\cf19 return}( {\cf22 "PK - Read/write of file failed"} );\par
00289         {\cf19 case} -(MBEDTLS_ERR_PK_KEY_INVALID_VERSION):\par
00290             {\cf19 return}( {\cf22 "PK - Unsupported key version"} );\par
00291         {\cf19 case} -(MBEDTLS_ERR_PK_KEY_INVALID_FORMAT):\par
00292             {\cf19 return}( {\cf22 "PK - Invalid key tag or value"} );\par
00293         {\cf19 case} -(MBEDTLS_ERR_PK_UNKNOWN_PK_ALG):\par
00294             {\cf19 return}( {\cf22 "PK - Key algorithm is unsupported (only RSA and EC are supported)"} );\par
00295         {\cf19 case} -(MBEDTLS_ERR_PK_PASSWORD_REQUIRED):\par
00296             {\cf19 return}( {\cf22 "PK - Private key password can't be empty"} );\par
00297         {\cf19 case} -(MBEDTLS_ERR_PK_PASSWORD_MISMATCH):\par
00298             {\cf19 return}( {\cf22 "PK - Given private key password does not allow for correct decryption"} );\par
00299         {\cf19 case} -(MBEDTLS_ERR_PK_INVALID_PUBKEY):\par
00300             {\cf19 return}( {\cf22 "PK - The pubkey tag or value is invalid (only RSA and EC are supported)"} );\par
00301         {\cf19 case} -(MBEDTLS_ERR_PK_INVALID_ALG):\par
00302             {\cf19 return}( {\cf22 "PK - The algorithm tag or value is invalid"} );\par
00303         {\cf19 case} -(MBEDTLS_ERR_PK_UNKNOWN_NAMED_CURVE):\par
00304             {\cf19 return}( {\cf22 "PK - Elliptic curve is unsupported (only NIST curves are supported)"} );\par
00305         {\cf19 case} -(MBEDTLS_ERR_PK_FEATURE_UNAVAILABLE):\par
00306             {\cf19 return}( {\cf22 "PK - Unavailable feature, e.g. RSA disabled for RSA key"} );\par
00307         {\cf19 case} -(MBEDTLS_ERR_PK_SIG_LEN_MISMATCH):\par
00308             {\cf19 return}( {\cf22 "PK - The buffer contains a valid signature followed by more data"} );\par
00309         {\cf19 case} -(MBEDTLS_ERR_PK_BUFFER_TOO_SMALL):\par
00310             {\cf19 return}( {\cf22 "PK - The output buffer is too small"} );\par
00311 {\cf21 #endif }{\cf20 /* MBEDTLS_PK_C */}{\cf21 }\par
00312 \par
00313 {\cf21 #if defined(MBEDTLS_PKCS12_C)}\par
00314         {\cf19 case} -(MBEDTLS_ERR_PKCS12_BAD_INPUT_DATA):\par
00315             {\cf19 return}( {\cf22 "PKCS12 - Bad input parameters to function"} );\par
00316         {\cf19 case} -(MBEDTLS_ERR_PKCS12_FEATURE_UNAVAILABLE):\par
00317             {\cf19 return}( {\cf22 "PKCS12 - Feature not available, e.g. unsupported encryption scheme"} );\par
00318         {\cf19 case} -(MBEDTLS_ERR_PKCS12_PBE_INVALID_FORMAT):\par
00319             {\cf19 return}( {\cf22 "PKCS12 - PBE ASN.1 data not as expected"} );\par
00320         {\cf19 case} -(MBEDTLS_ERR_PKCS12_PASSWORD_MISMATCH):\par
00321             {\cf19 return}( {\cf22 "PKCS12 - Given private key password does not allow for correct decryption"} );\par
00322 {\cf21 #endif }{\cf20 /* MBEDTLS_PKCS12_C */}{\cf21 }\par
00323 \par
00324 {\cf21 #if defined(MBEDTLS_PKCS5_C)}\par
00325         {\cf19 case} -(MBEDTLS_ERR_PKCS5_BAD_INPUT_DATA):\par
00326             {\cf19 return}( {\cf22 "PKCS5 - Bad input parameters to function"} );\par
00327         {\cf19 case} -(MBEDTLS_ERR_PKCS5_INVALID_FORMAT):\par
00328             {\cf19 return}( {\cf22 "PKCS5 - Unexpected ASN.1 data"} );\par
00329         {\cf19 case} -(MBEDTLS_ERR_PKCS5_FEATURE_UNAVAILABLE):\par
00330             {\cf19 return}( {\cf22 "PKCS5 - Requested encryption or digest alg not available"} );\par
00331         {\cf19 case} -(MBEDTLS_ERR_PKCS5_PASSWORD_MISMATCH):\par
00332             {\cf19 return}( {\cf22 "PKCS5 - Given private key password does not allow for correct decryption"} );\par
00333 {\cf21 #endif }{\cf20 /* MBEDTLS_PKCS5_C */}{\cf21 }\par
00334 \par
00335 {\cf21 #if defined(MBEDTLS_PKCS7_C)}\par
00336         {\cf19 case} -(MBEDTLS_ERR_PKCS7_INVALID_FORMAT):\par
00337             {\cf19 return}( {\cf22 "PKCS7 - The format is invalid, e.g. different type expected"} );\par
00338         {\cf19 case} -(MBEDTLS_ERR_PKCS7_FEATURE_UNAVAILABLE):\par
00339             {\cf19 return}( {\cf22 "PKCS7 - Unavailable feature, e.g. anything other than signed data"} );\par
00340         {\cf19 case} -(MBEDTLS_ERR_PKCS7_INVALID_VERSION):\par
00341             {\cf19 return}( {\cf22 "PKCS7 - The PKCS #7 version element is invalid or cannot be parsed"} );\par
00342         {\cf19 case} -(MBEDTLS_ERR_PKCS7_INVALID_CONTENT_INFO):\par
00343             {\cf19 return}( {\cf22 "PKCS7 - The PKCS #7 content info is invalid or cannot be parsed"} );\par
00344         {\cf19 case} -(MBEDTLS_ERR_PKCS7_INVALID_ALG):\par
00345             {\cf19 return}( {\cf22 "PKCS7 - The algorithm tag or value is invalid or cannot be parsed"} );\par
00346         {\cf19 case} -(MBEDTLS_ERR_PKCS7_INVALID_CERT):\par
00347             {\cf19 return}( {\cf22 "PKCS7 - The certificate tag or value is invalid or cannot be parsed"} );\par
00348         {\cf19 case} -(MBEDTLS_ERR_PKCS7_INVALID_SIGNATURE):\par
00349             {\cf19 return}( {\cf22 "PKCS7 - Error parsing the signature"} );\par
00350         {\cf19 case} -(MBEDTLS_ERR_PKCS7_INVALID_SIGNER_INFO):\par
00351             {\cf19 return}( {\cf22 "PKCS7 - Error parsing the signer's info"} );\par
00352         {\cf19 case} -(MBEDTLS_ERR_PKCS7_BAD_INPUT_DATA):\par
00353             {\cf19 return}( {\cf22 "PKCS7 - Input invalid"} );\par
00354         {\cf19 case} -(MBEDTLS_ERR_PKCS7_ALLOC_FAILED):\par
00355             {\cf19 return}( {\cf22 "PKCS7 - Allocation of memory failed"} );\par
00356         {\cf19 case} -(MBEDTLS_ERR_PKCS7_VERIFY_FAIL):\par
00357             {\cf19 return}( {\cf22 "PKCS7 - Verification Failed"} );\par
00358         {\cf19 case} -(MBEDTLS_ERR_PKCS7_CERT_DATE_INVALID):\par
00359             {\cf19 return}( {\cf22 "PKCS7 - The PKCS #7 date issued/expired dates are invalid"} );\par
00360 {\cf21 #endif }{\cf20 /* MBEDTLS_PKCS7_C */}{\cf21 }\par
00361 \par
00362 {\cf21 #if defined(MBEDTLS_RSA_C)}\par
00363         {\cf19 case} -(MBEDTLS_ERR_RSA_BAD_INPUT_DATA):\par
00364             {\cf19 return}( {\cf22 "RSA - Bad input parameters to function"} );\par
00365         {\cf19 case} -(MBEDTLS_ERR_RSA_INVALID_PADDING):\par
00366             {\cf19 return}( {\cf22 "RSA - Input data contains invalid padding and is rejected"} );\par
00367         {\cf19 case} -(MBEDTLS_ERR_RSA_KEY_GEN_FAILED):\par
00368             {\cf19 return}( {\cf22 "RSA - Something failed during generation of a key"} );\par
00369         {\cf19 case} -(MBEDTLS_ERR_RSA_KEY_CHECK_FAILED):\par
00370             {\cf19 return}( {\cf22 "RSA - Key failed to pass the validity check of the library"} );\par
00371         {\cf19 case} -(MBEDTLS_ERR_RSA_PUBLIC_FAILED):\par
00372             {\cf19 return}( {\cf22 "RSA - The public key operation failed"} );\par
00373         {\cf19 case} -(MBEDTLS_ERR_RSA_PRIVATE_FAILED):\par
00374             {\cf19 return}( {\cf22 "RSA - The private key operation failed"} );\par
00375         {\cf19 case} -(MBEDTLS_ERR_RSA_VERIFY_FAILED):\par
00376             {\cf19 return}( {\cf22 "RSA - The PKCS#1 verification failed"} );\par
00377         {\cf19 case} -(MBEDTLS_ERR_RSA_OUTPUT_TOO_LARGE):\par
00378             {\cf19 return}( {\cf22 "RSA - The output buffer for decryption is not large enough"} );\par
00379         {\cf19 case} -(MBEDTLS_ERR_RSA_RNG_FAILED):\par
00380             {\cf19 return}( {\cf22 "RSA - The random generator failed to generate non-zeros"} );\par
00381 {\cf21 #endif }{\cf20 /* MBEDTLS_RSA_C */}{\cf21 }\par
00382 \par
00383 {\cf21 #if defined(MBEDTLS_SSL_TLS_C)}\par
00384         {\cf19 case} -(MBEDTLS_ERR_SSL_CRYPTO_IN_PROGRESS):\par
00385             {\cf19 return}( {\cf22 "SSL - A cryptographic operation is in progress. Try again later"} );\par
00386         {\cf19 case} -(MBEDTLS_ERR_SSL_FEATURE_UNAVAILABLE):\par
00387             {\cf19 return}( {\cf22 "SSL - The requested feature is not available"} );\par
00388         {\cf19 case} -(MBEDTLS_ERR_SSL_BAD_INPUT_DATA):\par
00389             {\cf19 return}( {\cf22 "SSL - Bad input parameters to function"} );\par
00390         {\cf19 case} -(MBEDTLS_ERR_SSL_INVALID_MAC):\par
00391             {\cf19 return}( {\cf22 "SSL - Verification of the message MAC failed"} );\par
00392         {\cf19 case} -(MBEDTLS_ERR_SSL_INVALID_RECORD):\par
00393             {\cf19 return}( {\cf22 "SSL - An invalid SSL record was received"} );\par
00394         {\cf19 case} -(MBEDTLS_ERR_SSL_CONN_EOF):\par
00395             {\cf19 return}( {\cf22 "SSL - The connection indicated an EOF"} );\par
00396         {\cf19 case} -(MBEDTLS_ERR_SSL_DECODE_ERROR):\par
00397             {\cf19 return}( {\cf22 "SSL - A message could not be parsed due to a syntactic error"} );\par
00398         {\cf19 case} -(MBEDTLS_ERR_SSL_NO_RNG):\par
00399             {\cf19 return}( {\cf22 "SSL - No RNG was provided to the SSL module"} );\par
00400         {\cf19 case} -(MBEDTLS_ERR_SSL_NO_CLIENT_CERTIFICATE):\par
00401             {\cf19 return}( {\cf22 "SSL - No client certification received from the client, but required by the authentication mode"} );\par
00402         {\cf19 case} -(MBEDTLS_ERR_SSL_UNSUPPORTED_EXTENSION):\par
00403             {\cf19 return}( {\cf22 "SSL - Client received an extended server hello containing an unsupported extension"} );\par
00404         {\cf19 case} -(MBEDTLS_ERR_SSL_NO_APPLICATION_PROTOCOL):\par
00405             {\cf19 return}( {\cf22 "SSL - No ALPN protocols supported that the client advertises"} );\par
00406         {\cf19 case} -(MBEDTLS_ERR_SSL_PRIVATE_KEY_REQUIRED):\par
00407             {\cf19 return}( {\cf22 "SSL - The own private key or pre-shared key is not set, but needed"} );\par
00408         {\cf19 case} -(MBEDTLS_ERR_SSL_CA_CHAIN_REQUIRED):\par
00409             {\cf19 return}( {\cf22 "SSL - No CA Chain is set, but required to operate"} );\par
00410         {\cf19 case} -(MBEDTLS_ERR_SSL_UNEXPECTED_MESSAGE):\par
00411             {\cf19 return}( {\cf22 "SSL - An unexpected message was received from our peer"} );\par
00412         {\cf19 case} -(MBEDTLS_ERR_SSL_FATAL_ALERT_MESSAGE):\par
00413             {\cf19 return}( {\cf22 "SSL - A fatal alert message was received from our peer"} );\par
00414         {\cf19 case} -(MBEDTLS_ERR_SSL_UNRECOGNIZED_NAME):\par
00415             {\cf19 return}( {\cf22 "SSL - No server could be identified matching the client's SNI"} );\par
00416         {\cf19 case} -(MBEDTLS_ERR_SSL_PEER_CLOSE_NOTIFY):\par
00417             {\cf19 return}( {\cf22 "SSL - The peer notified us that the connection is going to be closed"} );\par
00418         {\cf19 case} -(MBEDTLS_ERR_SSL_BAD_CERTIFICATE):\par
00419             {\cf19 return}( {\cf22 "SSL - Processing of the Certificate handshake message failed"} );\par
00420         {\cf19 case} -(MBEDTLS_ERR_SSL_RECEIVED_NEW_SESSION_TICKET):\par
00421             {\cf19 return}( {\cf22 "SSL - A TLS 1.3 NewSessionTicket message has been received"} );\par
00422         {\cf19 case} -(MBEDTLS_ERR_SSL_CANNOT_READ_EARLY_DATA):\par
00423             {\cf19 return}( {\cf22 "SSL - Not possible to read early data"} );\par
00424         {\cf19 case} -(MBEDTLS_ERR_SSL_RECEIVED_EARLY_DATA):\par
00425             {\cf19 return}( {\cf22 "SSL - * Early data has been received as part of an on-going handshake. This error code can be returned only on server side if and only if early data has been enabled by means of the mbedtls_ssl_conf_early_data() API. This error code can then be returned by mbedtls_ssl_handshake(), mbedtls_ssl_handshake_step(), mbedtls_ssl_read() or mbedtls_ssl_write() if early data has been received as part of the handshake sequence they triggered. To read the early data, call mbedtls_ssl_read_early_data()"} );\par
00426         {\cf19 case} -(MBEDTLS_ERR_SSL_CANNOT_WRITE_EARLY_DATA):\par
00427             {\cf19 return}( {\cf22 "SSL - Not possible to write early data"} );\par
00428         {\cf19 case} -(MBEDTLS_ERR_SSL_CACHE_ENTRY_NOT_FOUND):\par
00429             {\cf19 return}( {\cf22 "SSL - Cache entry not found"} );\par
00430         {\cf19 case} -(MBEDTLS_ERR_SSL_ALLOC_FAILED):\par
00431             {\cf19 return}( {\cf22 "SSL - Memory allocation failed"} );\par
00432         {\cf19 case} -(MBEDTLS_ERR_SSL_HW_ACCEL_FAILED):\par
00433             {\cf19 return}( {\cf22 "SSL - Hardware acceleration function returned with error"} );\par
00434         {\cf19 case} -(MBEDTLS_ERR_SSL_HW_ACCEL_FALLTHROUGH):\par
00435             {\cf19 return}( {\cf22 "SSL - Hardware acceleration function skipped / left alone data"} );\par
00436         {\cf19 case} -(MBEDTLS_ERR_SSL_BAD_PROTOCOL_VERSION):\par
00437             {\cf19 return}( {\cf22 "SSL - Handshake protocol not within min/max boundaries"} );\par
00438         {\cf19 case} -(MBEDTLS_ERR_SSL_HANDSHAKE_FAILURE):\par
00439             {\cf19 return}( {\cf22 "SSL - The handshake negotiation failed"} );\par
00440         {\cf19 case} -(MBEDTLS_ERR_SSL_SESSION_TICKET_EXPIRED):\par
00441             {\cf19 return}( {\cf22 "SSL - Session ticket has expired"} );\par
00442         {\cf19 case} -(MBEDTLS_ERR_SSL_PK_TYPE_MISMATCH):\par
00443             {\cf19 return}( {\cf22 "SSL - Public key type mismatch (eg, asked for RSA key exchange and presented EC key)"} );\par
00444         {\cf19 case} -(MBEDTLS_ERR_SSL_UNKNOWN_IDENTITY):\par
00445             {\cf19 return}( {\cf22 "SSL - Unknown identity received (eg, PSK identity)"} );\par
00446         {\cf19 case} -(MBEDTLS_ERR_SSL_INTERNAL_ERROR):\par
00447             {\cf19 return}( {\cf22 "SSL - Internal error (eg, unexpected failure in lower-level module)"} );\par
00448         {\cf19 case} -(MBEDTLS_ERR_SSL_COUNTER_WRAPPING):\par
00449             {\cf19 return}( {\cf22 "SSL - A counter would wrap (eg, too many messages exchanged)"} );\par
00450         {\cf19 case} -(MBEDTLS_ERR_SSL_WAITING_SERVER_HELLO_RENEGO):\par
00451             {\cf19 return}( {\cf22 "SSL - Unexpected message at ServerHello in renegotiation"} );\par
00452         {\cf19 case} -(MBEDTLS_ERR_SSL_HELLO_VERIFY_REQUIRED):\par
00453             {\cf19 return}( {\cf22 "SSL - DTLS client must retry for hello verification"} );\par
00454         {\cf19 case} -(MBEDTLS_ERR_SSL_BUFFER_TOO_SMALL):\par
00455             {\cf19 return}( {\cf22 "SSL - A buffer is too small to receive or write a message"} );\par
00456         {\cf19 case} -(MBEDTLS_ERR_SSL_WANT_READ):\par
00457             {\cf19 return}( {\cf22 "SSL - No data of requested type currently available on underlying transport"} );\par
00458         {\cf19 case} -(MBEDTLS_ERR_SSL_WANT_WRITE):\par
00459             {\cf19 return}( {\cf22 "SSL - Connection requires a write call"} );\par
00460         {\cf19 case} -(MBEDTLS_ERR_SSL_TIMEOUT):\par
00461             {\cf19 return}( {\cf22 "SSL - The operation timed out"} );\par
00462         {\cf19 case} -(MBEDTLS_ERR_SSL_CLIENT_RECONNECT):\par
00463             {\cf19 return}( {\cf22 "SSL - The client initiated a reconnect from the same port"} );\par
00464         {\cf19 case} -(MBEDTLS_ERR_SSL_UNEXPECTED_RECORD):\par
00465             {\cf19 return}( {\cf22 "SSL - Record header looks valid but is not expected"} );\par
00466         {\cf19 case} -(MBEDTLS_ERR_SSL_NON_FATAL):\par
00467             {\cf19 return}( {\cf22 "SSL - The alert message received indicates a non-fatal error"} );\par
00468         {\cf19 case} -(MBEDTLS_ERR_SSL_ILLEGAL_PARAMETER):\par
00469             {\cf19 return}( {\cf22 "SSL - A field in a message was incorrect or inconsistent with other fields"} );\par
00470         {\cf19 case} -(MBEDTLS_ERR_SSL_CONTINUE_PROCESSING):\par
00471             {\cf19 return}( {\cf22 "SSL - Internal-only message signaling that further message-processing should be done"} );\par
00472         {\cf19 case} -(MBEDTLS_ERR_SSL_ASYNC_IN_PROGRESS):\par
00473             {\cf19 return}( {\cf22 "SSL - The asynchronous operation is not completed yet"} );\par
00474         {\cf19 case} -(MBEDTLS_ERR_SSL_EARLY_MESSAGE):\par
00475             {\cf19 return}( {\cf22 "SSL - Internal-only message signaling that a message arrived early"} );\par
00476         {\cf19 case} -(MBEDTLS_ERR_SSL_UNEXPECTED_CID):\par
00477             {\cf19 return}( {\cf22 "SSL - An encrypted DTLS-frame with an unexpected CID was received"} );\par
00478         {\cf19 case} -(MBEDTLS_ERR_SSL_VERSION_MISMATCH):\par
00479             {\cf19 return}( {\cf22 "SSL - An operation failed due to an unexpected version or configuration"} );\par
00480         {\cf19 case} -(MBEDTLS_ERR_SSL_BAD_CONFIG):\par
00481             {\cf19 return}( {\cf22 "SSL - Invalid value in SSL config"} );\par
00482         {\cf19 case} -(MBEDTLS_ERR_SSL_CERTIFICATE_VERIFICATION_WITHOUT_HOSTNAME):\par
00483             {\cf19 return}( {\cf22 "SSL - Attempt to verify a certificate without an expected hostname. This is usually insecure.  In TLS clients, when a client authenticates a server through its certificate, the client normally checks three things: - the certificate chain must be valid; - the chain must start from a trusted CA; - the certificate must cover the server name that is expected by the client.  Omitting any of these checks is generally insecure, and can allow a malicious server to impersonate a legitimate server.  The third check may be safely skipped in some unusual scenarios, such as networks where eavesdropping is a risk but not active attacks, or a private PKI where the client equally trusts all servers that are accredited by the root CA.  You should call mbedtls_ssl_set_hostname() with the expected server name before starting a TLS handshake on a client (unless the client is set up to only use PSK-based authentication, which does not rely on the host name). If you have determined that server name verification is not required for security in your scenario, call mbedtls_ssl_set_hostname() with \\\\p NULL as the server name.  This error is raised if all of the following conditions are met:  - A TLS client is configured with the authentication mode #MBEDTLS_SSL_VERIFY_REQUIRED (default). - Certificate authentication is enabled. - The client does not call mbedtls_ssl_set_hostname(). - The configuration option #MBEDTLS_SSL_CLI_ALLOW_WEAK_CERTIFICATE_VERIFICATION_WITHOUT_HOSTNAME is not enabled"} );\par
00484 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_TLS_C */}{\cf21 }\par
00485 \par
00486 {\cf21 #if defined(MBEDTLS_X509_USE_C) || defined(MBEDTLS_X509_CREATE_C)}\par
00487         {\cf19 case} -(MBEDTLS_ERR_X509_FEATURE_UNAVAILABLE):\par
00488             {\cf19 return}( {\cf22 "X509 - Unavailable feature, e.g. RSA hashing/encryption combination"} );\par
00489         {\cf19 case} -(MBEDTLS_ERR_X509_UNKNOWN_OID):\par
00490             {\cf19 return}( {\cf22 "X509 - Requested OID is unknown"} );\par
00491         {\cf19 case} -(MBEDTLS_ERR_X509_INVALID_FORMAT):\par
00492             {\cf19 return}( {\cf22 "X509 - The CRT/CRL/CSR format is invalid, e.g. different type expected"} );\par
00493         {\cf19 case} -(MBEDTLS_ERR_X509_INVALID_VERSION):\par
00494             {\cf19 return}( {\cf22 "X509 - The CRT/CRL/CSR version element is invalid"} );\par
00495         {\cf19 case} -(MBEDTLS_ERR_X509_INVALID_SERIAL):\par
00496             {\cf19 return}( {\cf22 "X509 - The serial tag or value is invalid"} );\par
00497         {\cf19 case} -(MBEDTLS_ERR_X509_INVALID_ALG):\par
00498             {\cf19 return}( {\cf22 "X509 - The algorithm tag or value is invalid"} );\par
00499         {\cf19 case} -(MBEDTLS_ERR_X509_INVALID_NAME):\par
00500             {\cf19 return}( {\cf22 "X509 - The name tag or value is invalid"} );\par
00501         {\cf19 case} -(MBEDTLS_ERR_X509_INVALID_DATE):\par
00502             {\cf19 return}( {\cf22 "X509 - The date tag or value is invalid"} );\par
00503         {\cf19 case} -(MBEDTLS_ERR_X509_INVALID_SIGNATURE):\par
00504             {\cf19 return}( {\cf22 "X509 - The signature tag or value invalid"} );\par
00505         {\cf19 case} -(MBEDTLS_ERR_X509_INVALID_EXTENSIONS):\par
00506             {\cf19 return}( {\cf22 "X509 - The extension tag or value is invalid"} );\par
00507         {\cf19 case} -(MBEDTLS_ERR_X509_UNKNOWN_VERSION):\par
00508             {\cf19 return}( {\cf22 "X509 - CRT/CRL/CSR has an unsupported version number"} );\par
00509         {\cf19 case} -(MBEDTLS_ERR_X509_UNKNOWN_SIG_ALG):\par
00510             {\cf19 return}( {\cf22 "X509 - Signature algorithm (oid) is unsupported"} );\par
00511         {\cf19 case} -(MBEDTLS_ERR_X509_SIG_MISMATCH):\par
00512             {\cf19 return}( {\cf22 "X509 - Signature algorithms do not match. (see \\\\c ::mbedtls_x509_crt sig_oid)"} );\par
00513         {\cf19 case} -(MBEDTLS_ERR_X509_CERT_VERIFY_FAILED):\par
00514             {\cf19 return}( {\cf22 "X509 - Certificate verification failed, e.g. CRL, CA or signature check failed"} );\par
00515         {\cf19 case} -(MBEDTLS_ERR_X509_CERT_UNKNOWN_FORMAT):\par
00516             {\cf19 return}( {\cf22 "X509 - Format not recognized as DER or PEM"} );\par
00517         {\cf19 case} -(MBEDTLS_ERR_X509_BAD_INPUT_DATA):\par
00518             {\cf19 return}( {\cf22 "X509 - Input invalid"} );\par
00519         {\cf19 case} -(MBEDTLS_ERR_X509_ALLOC_FAILED):\par
00520             {\cf19 return}( {\cf22 "X509 - Allocation of memory failed"} );\par
00521         {\cf19 case} -(MBEDTLS_ERR_X509_FILE_IO_ERROR):\par
00522             {\cf19 return}( {\cf22 "X509 - Read/write of file failed"} );\par
00523         {\cf19 case} -(MBEDTLS_ERR_X509_BUFFER_TOO_SMALL):\par
00524             {\cf19 return}( {\cf22 "X509 - Destination buffer is too small"} );\par
00525         {\cf19 case} -(MBEDTLS_ERR_X509_FATAL_ERROR):\par
00526             {\cf19 return}( {\cf22 "X509 - A fatal error occurred, eg the chain is too long or the vrfy callback failed"} );\par
00527 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_USE_C || MBEDTLS_X509_CREATE_C */}{\cf21 }\par
00528         {\cf20 /* End Auto-Generated Code. */}\par
00529 \par
00530         {\cf19 default}:\par
00531             {\cf19 break};\par
00532     \}\par
00533 \par
00534     {\cf19 return} NULL;\par
00535 \}\par
00536 \par
00537 {\cf17 const} {\cf18 char} *mbedtls_low_level_strerr({\cf18 int} error_code)\par
00538 \{\par
00539     {\cf18 int} low_level_error_code;\par
00540 \par
00541     {\cf19 if} (error_code < 0) \{\par
00542         error_code = -error_code;\par
00543     \}\par
00544 \par
00545     {\cf20 /* Extract the low-level part from the error code. */}\par
00546     low_level_error_code = error_code & ~0xFF80;\par
00547 \par
00548     {\cf19 switch} (low_level_error_code) \{\par
00549     {\cf20 /* Begin Auto-Generated Code. */}\par
00550 {\cf21     #if defined(MBEDTLS_AES_C)}\par
00551         {\cf19 case} -(MBEDTLS_ERR_AES_INVALID_KEY_LENGTH):\par
00552             return( {\cf22 "AES - Invalid key length"} );\par
00553         {\cf19 case} -(MBEDTLS_ERR_AES_INVALID_INPUT_LENGTH):\par
00554             {\cf19 return}( {\cf22 "AES - Invalid data input length"} );\par
00555         {\cf19 case} -(MBEDTLS_ERR_AES_BAD_INPUT_DATA):\par
00556             {\cf19 return}( {\cf22 "AES - Invalid input data"} );\par
00557 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_C */}{\cf21 }\par
00558 \par
00559 {\cf21 #if defined(MBEDTLS_ARIA_C)}\par
00560         {\cf19 case} -(MBEDTLS_ERR_ARIA_BAD_INPUT_DATA):\par
00561             {\cf19 return}( {\cf22 "ARIA - Bad input data"} );\par
00562         {\cf19 case} -(MBEDTLS_ERR_ARIA_INVALID_INPUT_LENGTH):\par
00563             {\cf19 return}( {\cf22 "ARIA - Invalid data input length"} );\par
00564 {\cf21 #endif }{\cf20 /* MBEDTLS_ARIA_C */}{\cf21 }\par
00565 \par
00566 {\cf21 #if defined(MBEDTLS_ASN1_PARSE_C)}\par
00567         {\cf19 case} -(MBEDTLS_ERR_ASN1_OUT_OF_DATA):\par
00568             {\cf19 return}( {\cf22 "ASN1 - Out of data when parsing an ASN1 data structure"} );\par
00569         {\cf19 case} -(MBEDTLS_ERR_ASN1_UNEXPECTED_TAG):\par
00570             {\cf19 return}( {\cf22 "ASN1 - ASN1 tag was of an unexpected value"} );\par
00571         {\cf19 case} -(MBEDTLS_ERR_ASN1_INVALID_LENGTH):\par
00572             {\cf19 return}( {\cf22 "ASN1 - Error when trying to determine the length or invalid length"} );\par
00573         {\cf19 case} -(MBEDTLS_ERR_ASN1_LENGTH_MISMATCH):\par
00574             {\cf19 return}( {\cf22 "ASN1 - Actual length differs from expected length"} );\par
00575         {\cf19 case} -(MBEDTLS_ERR_ASN1_INVALID_DATA):\par
00576             {\cf19 return}( {\cf22 "ASN1 - Data is invalid"} );\par
00577         {\cf19 case} -(MBEDTLS_ERR_ASN1_ALLOC_FAILED):\par
00578             {\cf19 return}( {\cf22 "ASN1 - Memory allocation failed"} );\par
00579         {\cf19 case} -(MBEDTLS_ERR_ASN1_BUF_TOO_SMALL):\par
00580             {\cf19 return}( {\cf22 "ASN1 - Buffer too small when writing ASN.1 data structure"} );\par
00581 {\cf21 #endif }{\cf20 /* MBEDTLS_ASN1_PARSE_C */}{\cf21 }\par
00582 \par
00583 {\cf21 #if defined(MBEDTLS_BASE64_C)}\par
00584         {\cf19 case} -(MBEDTLS_ERR_BASE64_BUFFER_TOO_SMALL):\par
00585             {\cf19 return}( {\cf22 "BASE64 - Output buffer too small"} );\par
00586         {\cf19 case} -(MBEDTLS_ERR_BASE64_INVALID_CHARACTER):\par
00587             {\cf19 return}( {\cf22 "BASE64 - Invalid character in input"} );\par
00588 {\cf21 #endif }{\cf20 /* MBEDTLS_BASE64_C */}{\cf21 }\par
00589 \par
00590 {\cf21 #if defined(MBEDTLS_BIGNUM_C)}\par
00591         {\cf19 case} -(MBEDTLS_ERR_MPI_FILE_IO_ERROR):\par
00592             {\cf19 return}( {\cf22 "BIGNUM - An error occurred while reading from or writing to a file"} );\par
00593         {\cf19 case} -(MBEDTLS_ERR_MPI_BAD_INPUT_DATA):\par
00594             {\cf19 return}( {\cf22 "BIGNUM - Bad input parameters to function"} );\par
00595         {\cf19 case} -(MBEDTLS_ERR_MPI_INVALID_CHARACTER):\par
00596             {\cf19 return}( {\cf22 "BIGNUM - There is an invalid character in the digit string"} );\par
00597         {\cf19 case} -(MBEDTLS_ERR_MPI_BUFFER_TOO_SMALL):\par
00598             {\cf19 return}( {\cf22 "BIGNUM - The buffer is too small to write to"} );\par
00599         {\cf19 case} -(MBEDTLS_ERR_MPI_NEGATIVE_VALUE):\par
00600             {\cf19 return}( {\cf22 "BIGNUM - The input arguments are negative or result in illegal output"} );\par
00601         {\cf19 case} -(MBEDTLS_ERR_MPI_DIVISION_BY_ZERO):\par
00602             {\cf19 return}( {\cf22 "BIGNUM - The input argument for division is zero, which is not allowed"} );\par
00603         {\cf19 case} -(MBEDTLS_ERR_MPI_NOT_ACCEPTABLE):\par
00604             {\cf19 return}( {\cf22 "BIGNUM - The input arguments are not acceptable"} );\par
00605         {\cf19 case} -(MBEDTLS_ERR_MPI_ALLOC_FAILED):\par
00606             {\cf19 return}( {\cf22 "BIGNUM - Memory allocation failed"} );\par
00607 {\cf21 #endif }{\cf20 /* MBEDTLS_BIGNUM_C */}{\cf21 }\par
00608 \par
00609 {\cf21 #if defined(MBEDTLS_CAMELLIA_C)}\par
00610         {\cf19 case} -(MBEDTLS_ERR_CAMELLIA_BAD_INPUT_DATA):\par
00611             {\cf19 return}( {\cf22 "CAMELLIA - Bad input data"} );\par
00612         {\cf19 case} -(MBEDTLS_ERR_CAMELLIA_INVALID_INPUT_LENGTH):\par
00613             {\cf19 return}( {\cf22 "CAMELLIA - Invalid data input length"} );\par
00614 {\cf21 #endif }{\cf20 /* MBEDTLS_CAMELLIA_C */}{\cf21 }\par
00615 \par
00616 {\cf21 #if defined(MBEDTLS_CCM_C)}\par
00617         {\cf19 case} -(MBEDTLS_ERR_CCM_BAD_INPUT):\par
00618             {\cf19 return}( {\cf22 "CCM - Bad input parameters to the function"} );\par
00619         {\cf19 case} -(MBEDTLS_ERR_CCM_AUTH_FAILED):\par
00620             {\cf19 return}( {\cf22 "CCM - Authenticated decryption failed"} );\par
00621 {\cf21 #endif }{\cf20 /* MBEDTLS_CCM_C */}{\cf21 }\par
00622 \par
00623 {\cf21 #if defined(MBEDTLS_CHACHA20_C)}\par
00624         {\cf19 case} -(MBEDTLS_ERR_CHACHA20_BAD_INPUT_DATA):\par
00625             {\cf19 return}( {\cf22 "CHACHA20 - Invalid input parameter(s)"} );\par
00626 {\cf21 #endif }{\cf20 /* MBEDTLS_CHACHA20_C */}{\cf21 }\par
00627 \par
00628 {\cf21 #if defined(MBEDTLS_CHACHAPOLY_C)}\par
00629         {\cf19 case} -(MBEDTLS_ERR_CHACHAPOLY_BAD_STATE):\par
00630             {\cf19 return}( {\cf22 "CHACHAPOLY - The requested operation is not permitted in the current state"} );\par
00631         {\cf19 case} -(MBEDTLS_ERR_CHACHAPOLY_AUTH_FAILED):\par
00632             {\cf19 return}( {\cf22 "CHACHAPOLY - Authenticated decryption failed: data was not authentic"} );\par
00633 {\cf21 #endif }{\cf20 /* MBEDTLS_CHACHAPOLY_C */}{\cf21 }\par
00634 \par
00635 {\cf21 #if defined(MBEDTLS_CTR_DRBG_C)}\par
00636         {\cf19 case} -(MBEDTLS_ERR_CTR_DRBG_ENTROPY_SOURCE_FAILED):\par
00637             {\cf19 return}( {\cf22 "CTR_DRBG - The entropy source failed"} );\par
00638         {\cf19 case} -(MBEDTLS_ERR_CTR_DRBG_REQUEST_TOO_BIG):\par
00639             {\cf19 return}( {\cf22 "CTR_DRBG - The requested random buffer length is too big"} );\par
00640         {\cf19 case} -(MBEDTLS_ERR_CTR_DRBG_INPUT_TOO_BIG):\par
00641             {\cf19 return}( {\cf22 "CTR_DRBG - The input (entropy + additional data) is too large"} );\par
00642         {\cf19 case} -(MBEDTLS_ERR_CTR_DRBG_FILE_IO_ERROR):\par
00643             {\cf19 return}( {\cf22 "CTR_DRBG - Read or write error in file"} );\par
00644 {\cf21 #endif }{\cf20 /* MBEDTLS_CTR_DRBG_C */}{\cf21 }\par
00645 \par
00646 {\cf21 #if defined(MBEDTLS_DES_C)}\par
00647         {\cf19 case} -(MBEDTLS_ERR_DES_INVALID_INPUT_LENGTH):\par
00648             {\cf19 return}( {\cf22 "DES - The data input has an invalid length"} );\par
00649 {\cf21 #endif }{\cf20 /* MBEDTLS_DES_C */}{\cf21 }\par
00650 \par
00651 {\cf21 #if defined(MBEDTLS_ENTROPY_C)}\par
00652         {\cf19 case} -(MBEDTLS_ERR_ENTROPY_SOURCE_FAILED):\par
00653             {\cf19 return}( {\cf22 "ENTROPY - Critical entropy source failure"} );\par
00654         {\cf19 case} -(MBEDTLS_ERR_ENTROPY_MAX_SOURCES):\par
00655             {\cf19 return}( {\cf22 "ENTROPY - No more sources can be added"} );\par
00656         {\cf19 case} -(MBEDTLS_ERR_ENTROPY_NO_SOURCES_DEFINED):\par
00657             {\cf19 return}( {\cf22 "ENTROPY - No sources have been added to poll"} );\par
00658         {\cf19 case} -(MBEDTLS_ERR_ENTROPY_NO_STRONG_SOURCE):\par
00659             {\cf19 return}( {\cf22 "ENTROPY - No strong sources have been added to poll"} );\par
00660         {\cf19 case} -(MBEDTLS_ERR_ENTROPY_FILE_IO_ERROR):\par
00661             {\cf19 return}( {\cf22 "ENTROPY - Read/write error in file"} );\par
00662 {\cf21 #endif }{\cf20 /* MBEDTLS_ENTROPY_C */}{\cf21 }\par
00663 \par
00664 {\cf21 #if defined(MBEDTLS_ERROR_C)}\par
00665         {\cf19 case} -(MBEDTLS_ERR_ERROR_GENERIC_ERROR):\par
00666             {\cf19 return}( {\cf22 "ERROR - Generic error"} );\par
00667         {\cf19 case} -(MBEDTLS_ERR_ERROR_CORRUPTION_DETECTED):\par
00668             {\cf19 return}( {\cf22 "ERROR - This is a bug in the library"} );\par
00669 {\cf21 #endif }{\cf20 /* MBEDTLS_ERROR_C */}{\cf21 }\par
00670 \par
00671 {\cf21 #if defined(MBEDTLS_PLATFORM_C)}\par
00672         {\cf19 case} -(MBEDTLS_ERR_PLATFORM_HW_ACCEL_FAILED):\par
00673             {\cf19 return}( {\cf22 "PLATFORM - Hardware accelerator failed"} );\par
00674         {\cf19 case} -(MBEDTLS_ERR_PLATFORM_FEATURE_UNSUPPORTED):\par
00675             {\cf19 return}( {\cf22 "PLATFORM - The requested feature is not supported by the platform"} );\par
00676 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_C */}{\cf21 }\par
00677 \par
00678 {\cf21 #if defined(MBEDTLS_GCM_C)}\par
00679         {\cf19 case} -(MBEDTLS_ERR_GCM_AUTH_FAILED):\par
00680             {\cf19 return}( {\cf22 "GCM - Authenticated decryption failed"} );\par
00681         {\cf19 case} -(MBEDTLS_ERR_GCM_BAD_INPUT):\par
00682             {\cf19 return}( {\cf22 "GCM - Bad input parameters to function"} );\par
00683         {\cf19 case} -(MBEDTLS_ERR_GCM_BUFFER_TOO_SMALL):\par
00684             {\cf19 return}( {\cf22 "GCM - An output buffer is too small"} );\par
00685 {\cf21 #endif }{\cf20 /* MBEDTLS_GCM_C */}{\cf21 }\par
00686 \par
00687 {\cf21 #if defined(MBEDTLS_HKDF_C)}\par
00688         {\cf19 case} -(MBEDTLS_ERR_HKDF_BAD_INPUT_DATA):\par
00689             {\cf19 return}( {\cf22 "HKDF - Bad input parameters to function"} );\par
00690 {\cf21 #endif }{\cf20 /* MBEDTLS_HKDF_C */}{\cf21 }\par
00691 \par
00692 {\cf21 #if defined(MBEDTLS_HMAC_DRBG_C)}\par
00693         {\cf19 case} -(MBEDTLS_ERR_HMAC_DRBG_REQUEST_TOO_BIG):\par
00694             {\cf19 return}( {\cf22 "HMAC_DRBG - Too many random requested in single call"} );\par
00695         {\cf19 case} -(MBEDTLS_ERR_HMAC_DRBG_INPUT_TOO_BIG):\par
00696             {\cf19 return}( {\cf22 "HMAC_DRBG - Input too large (Entropy + additional)"} );\par
00697         {\cf19 case} -(MBEDTLS_ERR_HMAC_DRBG_FILE_IO_ERROR):\par
00698             {\cf19 return}( {\cf22 "HMAC_DRBG - Read/write error in file"} );\par
00699         {\cf19 case} -(MBEDTLS_ERR_HMAC_DRBG_ENTROPY_SOURCE_FAILED):\par
00700             {\cf19 return}( {\cf22 "HMAC_DRBG - The entropy source failed"} );\par
00701 {\cf21 #endif }{\cf20 /* MBEDTLS_HMAC_DRBG_C */}{\cf21 }\par
00702 \par
00703 {\cf21 #if defined(MBEDTLS_LMS_C)}\par
00704         {\cf19 case} -(MBEDTLS_ERR_LMS_BAD_INPUT_DATA):\par
00705             {\cf19 return}( {\cf22 "LMS - Bad data has been input to an LMS function"} );\par
00706         {\cf19 case} -(MBEDTLS_ERR_LMS_OUT_OF_PRIVATE_KEYS):\par
00707             {\cf19 return}( {\cf22 "LMS - Specified LMS key has utilised all of its private keys"} );\par
00708         {\cf19 case} -(MBEDTLS_ERR_LMS_VERIFY_FAILED):\par
00709             {\cf19 return}( {\cf22 "LMS - LMS signature verification failed"} );\par
00710         {\cf19 case} -(MBEDTLS_ERR_LMS_ALLOC_FAILED):\par
00711             {\cf19 return}( {\cf22 "LMS - LMS failed to allocate space for a private key"} );\par
00712         {\cf19 case} -(MBEDTLS_ERR_LMS_BUFFER_TOO_SMALL):\par
00713             {\cf19 return}( {\cf22 "LMS - Input/output buffer is too small to contain requited data"} );\par
00714 {\cf21 #endif }{\cf20 /* MBEDTLS_LMS_C */}{\cf21 }\par
00715 \par
00716 {\cf21 #if defined(MBEDTLS_NET_C)}\par
00717         {\cf19 case} -(MBEDTLS_ERR_NET_SOCKET_FAILED):\par
00718             {\cf19 return}( {\cf22 "NET - Failed to open a socket"} );\par
00719         {\cf19 case} -(MBEDTLS_ERR_NET_CONNECT_FAILED):\par
00720             {\cf19 return}( {\cf22 "NET - The connection to the given server / port failed"} );\par
00721         {\cf19 case} -(MBEDTLS_ERR_NET_BIND_FAILED):\par
00722             {\cf19 return}( {\cf22 "NET - Binding of the socket failed"} );\par
00723         {\cf19 case} -(MBEDTLS_ERR_NET_LISTEN_FAILED):\par
00724             {\cf19 return}( {\cf22 "NET - Could not listen on the socket"} );\par
00725         {\cf19 case} -(MBEDTLS_ERR_NET_ACCEPT_FAILED):\par
00726             {\cf19 return}( {\cf22 "NET - Could not accept the incoming connection"} );\par
00727         {\cf19 case} -(MBEDTLS_ERR_NET_RECV_FAILED):\par
00728             {\cf19 return}( {\cf22 "NET - Reading information from the socket failed"} );\par
00729         {\cf19 case} -(MBEDTLS_ERR_NET_SEND_FAILED):\par
00730             {\cf19 return}( {\cf22 "NET - Sending information through the socket failed"} );\par
00731         {\cf19 case} -(MBEDTLS_ERR_NET_CONN_RESET):\par
00732             {\cf19 return}( {\cf22 "NET - Connection was reset by peer"} );\par
00733         {\cf19 case} -(MBEDTLS_ERR_NET_UNKNOWN_HOST):\par
00734             {\cf19 return}( {\cf22 "NET - Failed to get an IP address for the given hostname"} );\par
00735         {\cf19 case} -(MBEDTLS_ERR_NET_BUFFER_TOO_SMALL):\par
00736             {\cf19 return}( {\cf22 "NET - Buffer is too small to hold the data"} );\par
00737         {\cf19 case} -(MBEDTLS_ERR_NET_INVALID_CONTEXT):\par
00738             {\cf19 return}( {\cf22 "NET - The context is invalid, eg because it was free()ed"} );\par
00739         {\cf19 case} -(MBEDTLS_ERR_NET_POLL_FAILED):\par
00740             {\cf19 return}( {\cf22 "NET - Polling the net context failed"} );\par
00741         {\cf19 case} -(MBEDTLS_ERR_NET_BAD_INPUT_DATA):\par
00742             {\cf19 return}( {\cf22 "NET - Input invalid"} );\par
00743 {\cf21 #endif }{\cf20 /* MBEDTLS_NET_C */}{\cf21 }\par
00744 \par
00745 {\cf21 #if defined(MBEDTLS_OID_C)}\par
00746         {\cf19 case} -(MBEDTLS_ERR_OID_NOT_FOUND):\par
00747             {\cf19 return}( {\cf22 "OID - OID is not found"} );\par
00748         {\cf19 case} -(MBEDTLS_ERR_OID_BUF_TOO_SMALL):\par
00749             {\cf19 return}( {\cf22 "OID - output buffer is too small"} );\par
00750 {\cf21 #endif }{\cf20 /* MBEDTLS_OID_C */}{\cf21 }\par
00751 \par
00752 {\cf21 #if defined(MBEDTLS_POLY1305_C)}\par
00753         {\cf19 case} -(MBEDTLS_ERR_POLY1305_BAD_INPUT_DATA):\par
00754             {\cf19 return}( {\cf22 "POLY1305 - Invalid input parameter(s)"} );\par
00755 {\cf21 #endif }{\cf20 /* MBEDTLS_POLY1305_C */}{\cf21 }\par
00756 \par
00757 {\cf21 #if defined(MBEDTLS_SHA1_C)}\par
00758         {\cf19 case} -(MBEDTLS_ERR_SHA1_BAD_INPUT_DATA):\par
00759             {\cf19 return}( {\cf22 "SHA1 - SHA-1 input data was malformed"} );\par
00760 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA1_C */}{\cf21 }\par
00761 \par
00762 {\cf21 #if defined(MBEDTLS_SHA256_C)}\par
00763         {\cf19 case} -(MBEDTLS_ERR_SHA256_BAD_INPUT_DATA):\par
00764             {\cf19 return}( {\cf22 "SHA256 - SHA-256 input data was malformed"} );\par
00765 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA256_C */}{\cf21 }\par
00766 \par
00767 {\cf21 #if defined(MBEDTLS_SHA3_C)}\par
00768         {\cf19 case} -(MBEDTLS_ERR_SHA3_BAD_INPUT_DATA):\par
00769             {\cf19 return}( {\cf22 "SHA3 - SHA-3 input data was malformed"} );\par
00770 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA3_C */}{\cf21 }\par
00771 \par
00772 {\cf21 #if defined(MBEDTLS_SHA512_C)}\par
00773         {\cf19 case} -(MBEDTLS_ERR_SHA512_BAD_INPUT_DATA):\par
00774             {\cf19 return}( {\cf22 "SHA512 - SHA-512 input data was malformed"} );\par
00775 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA512_C */}{\cf21 }\par
00776 \par
00777 {\cf21 #if defined(MBEDTLS_THREADING_C)}\par
00778         {\cf19 case} -(MBEDTLS_ERR_THREADING_BAD_INPUT_DATA):\par
00779             {\cf19 return}( {\cf22 "THREADING - Bad input parameters to function"} );\par
00780         {\cf19 case} -(MBEDTLS_ERR_THREADING_MUTEX_ERROR):\par
00781             {\cf19 return}( {\cf22 "THREADING - Locking / unlocking / free failed with error code"} );\par
00782 {\cf21 #endif }{\cf20 /* MBEDTLS_THREADING_C */}{\cf21 }\par
00783         {\cf20 /* End Auto-Generated Code. */}\par
00784 \par
00785         {\cf19 default}:\par
00786             {\cf19 break};\par
00787     \}\par
00788 \par
00789     {\cf19 return} NULL;\par
00790 \}\par
00791 \par
00792 {\cf18 void} mbedtls_strerror({\cf18 int} ret, {\cf18 char} *buf, {\cf18 size_t} buflen)\par
00793 \{\par
00794     {\cf18 size_t} len;\par
00795     {\cf18 int} use_ret;\par
00796     {\cf17 const} {\cf18 char} *high_level_error_description = NULL;\par
00797     {\cf17 const} {\cf18 char} *low_level_error_description = NULL;\par
00798 \par
00799     {\cf19 if} (buflen == 0) \{\par
00800         {\cf19 return};\par
00801     \}\par
00802 \par
00803     memset(buf, 0x00, buflen);\par
00804 \par
00805     {\cf19 if} (ret < 0) \{\par
00806         ret = -ret;\par
00807     \}\par
00808 \par
00809     {\cf19 if} (ret & 0xFF80) \{\par
00810         use_ret = ret & 0xFF80;\par
00811 \par
00812         {\cf20 // Translate high level error code.}\par
00813         high_level_error_description = mbedtls_high_level_strerr(ret);\par
00814 \par
00815         {\cf19 if} (high_level_error_description == NULL) \{\par
00816             mbedtls_snprintf(buf, buflen, {\cf22 "UNKNOWN ERROR CODE (%04X)"}, ({\cf18 unsigned} {\cf18 int}) use_ret);\par
00817         \} {\cf19 else} \{\par
00818             mbedtls_snprintf(buf, buflen, {\cf22 "%s"}, high_level_error_description);\par
00819         \}\par
00820 \par
00821 {\cf21 #if defined(MBEDTLS_SSL_TLS_C)}\par
00822         {\cf20 // Early return in case of a fatal error - do not try to translate low}\par
00823         {\cf20 // level code.}\par
00824         {\cf19 if} (use_ret == -(MBEDTLS_ERR_SSL_FATAL_ALERT_MESSAGE)) \{\par
00825             {\cf19 return};\par
00826         \}\par
00827 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_TLS_C */}{\cf21 }\par
00828     \}\par
00829 \par
00830     use_ret = ret & ~0xFF80;\par
00831 \par
00832     {\cf19 if} (use_ret == 0) \{\par
00833         {\cf19 return};\par
00834     \}\par
00835 \par
00836     {\cf20 // If high level code is present, make a concatenation between both}\par
00837     {\cf20 // error strings.}\par
00838     {\cf20 //}\par
00839     len = strlen(buf);\par
00840 \par
00841     {\cf19 if} (len > 0) \{\par
00842         {\cf19 if} (buflen - len < 5) \{\par
00843             {\cf19 return};\par
00844         \}\par
00845 \par
00846         mbedtls_snprintf(buf + len, buflen - len, {\cf22 " : "});\par
00847 \par
00848         buf += len + 3;\par
00849         buflen -= len + 3;\par
00850     \}\par
00851 \par
00852     {\cf20 // Translate low level error code.}\par
00853     low_level_error_description = mbedtls_low_level_strerr(ret);\par
00854 \par
00855     {\cf19 if} (low_level_error_description == NULL) \{\par
00856         mbedtls_snprintf(buf, buflen, {\cf22 "UNKNOWN ERROR CODE (%04X)"}, ({\cf18 unsigned} {\cf18 int}) use_ret);\par
00857     \} {\cf19 else} \{\par
00858         mbedtls_snprintf(buf, buflen, {\cf22 "%s"}, low_level_error_description);\par
00859     \}\par
00860 \}\par
00861 \par
00862 {\cf21 #else }{\cf20 /* MBEDTLS_ERROR_C */}{\cf21 }\par
00863 \par
00864 {\cf20 /*}\par
00865 {\cf20  * Provide a dummy implementation when MBEDTLS_ERROR_C is not defined}\par
00866 {\cf20  */}\par
00867 {\cf18 void} mbedtls_strerror({\cf18 int} ret, {\cf18 char} *buf, {\cf18 size_t} buflen)\par
00868 \{\par
00869     ((void) ret);\par
00870 \par
00871     {\cf19 if} (buflen > 0) \{\par
00872         buf[0] = {\cf23 '\\0'};\par
00873     \}\par
00874 \}\par
00875 \par
00876 {\cf21 #endif }{\cf20 /* MBEDTLS_ERROR_C */}{\cf21 }\par
00877 \par
00878 {\cf21 #endif }{\cf20 /* MBEDTLS_ERROR_C || MBEDTLS_ERROR_STRERROR_DUMMY */}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/psa_crypto_driver_wrappers_no_static.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/psa_crypto_driver_wrappers_no_static.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/psa_crypto_driver_wrappers_no_static.c}
{\bkmkstart AAAAAAACTQ}
{\bkmkend AAAAAAACTQ}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "common.h"}\par
{\f2 #include "psa_crypto_aead.h"}\par
{\f2 #include "psa_crypto_cipher.h"}\par
{\f2 #include "psa_crypto_core.h"}\par
{\f2 #include "psa_crypto_driver_wrappers_no_static.h"}\par
{\f2 #include "psa_crypto_hash.h"}\par
{\f2 #include "psa_crypto_mac.h"}\par
{\f2 #include "psa_crypto_pake.h"}\par
{\f2 #include "psa_crypto_rsa.h"}\par
{\f2 #include "mbedtls/platform.h"}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
psa_crypto_driver_wrappers_no_static.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/psa_crypto_driver_wrappers_no_static.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/psa_crypto_driver_wrappers_no_static.c}
{\bkmkstart AAAAAAAAAJ}
{\bkmkend AAAAAAAAAJ}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf20 /*}\par
00002 {\cf20  *  Functions to delegate cryptographic operations to an available}\par
00003 {\cf20  *  and appropriate accelerator.}\par
00004 {\cf20  *  Warning: This file is now auto-generated.}\par
00005 {\cf20  */}\par
00006 {\cf20 /*  Copyright The Mbed TLS Contributors}\par
00007 {\cf20  *  SPDX-License-Identifier: Apache-2.0 OR GPL-2.0-or-later}\par
00008 {\cf20  */}\par
00009 \par
00010 \par
00011 {\cf20 /* BEGIN-common headers */}\par
00012 {\cf21 #include "common.h"}\par
00013 {\cf21 #include "psa_crypto_aead.h"}\par
00014 {\cf21 #include "psa_crypto_cipher.h"}\par
00015 {\cf21 #include "psa_crypto_core.h"}\par
00016 {\cf21 #include "psa_crypto_driver_wrappers_no_static.h"}\par
00017 {\cf21 #include "psa_crypto_hash.h"}\par
00018 {\cf21 #include "psa_crypto_mac.h"}\par
00019 {\cf21 #include "psa_crypto_pake.h"}\par
00020 {\cf21 #include "psa_crypto_rsa.h"}\par
00021 \par
00022 {\cf21 #include "mbedtls/platform.h"}\par
00023 {\cf20 /* END-common headers */}\par
00024 \par
00025 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_C)}\par
00026 \par
00027 {\cf20 /* BEGIN-driver headers */}\par
00028 {\cf20 /* Headers for mbedtls_test opaque driver */}\par
00029 {\cf21 #if defined(PSA_CRYPTO_DRIVER_TEST)}\par
00030 {\cf21 #include "test/drivers/test_driver.h"}\par
00031 \par
00032 {\cf21 #endif}\par
00033 {\cf20 /* Headers for mbedtls_test transparent driver */}\par
00034 {\cf21 #if defined(PSA_CRYPTO_DRIVER_TEST)}\par
00035 {\cf21 #include "test/drivers/test_driver.h"}\par
00036 \par
00037 {\cf21 #endif}\par
00038 {\cf20 /* Headers for p256 transparent driver */}\par
00039 {\cf21 #if defined(MBEDTLS_PSA_P256M_DRIVER_ENABLED)}\par
00040 {\cf21 #include "../3rdparty/p256-m/p256-m_driver_entrypoints.h"}\par
00041 \par
00042 {\cf21 #endif}\par
00043 \par
00044 {\cf20 /* END-driver headers */}\par
00045 \par
00046 {\cf20 /* Auto-generated values depending on which drivers are registered.}\par
00047 {\cf20  * ID 0 is reserved for unallocated operations.}\par
00048 {\cf20  * ID 1 is reserved for the Mbed TLS software driver. */}\par
00049 {\cf20 /* BEGIN-driver id definition */}\par
00050 {\cf21 #define PSA_CRYPTO_MBED_TLS_DRIVER_ID (1)}\par
00051 {\cf21 #define MBEDTLS_TEST_OPAQUE_DRIVER_ID (2)}\par
00052 {\cf21 #define MBEDTLS_TEST_TRANSPARENT_DRIVER_ID (3)}\par
00053 {\cf21 #define P256_TRANSPARENT_DRIVER_ID (4)}\par
00054 \par
00055 {\cf20 /* END-driver id */}\par
00056 \par
00057 {\cf20 /* BEGIN-Common Macro definitions */}\par
00058 \par
00059 {\cf20 /* END-Common Macro definitions */}\par
00060 \par
00061 {\cf20 /* Support the 'old' SE interface when asked to */}\par
00062 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_SE_C)}\par
00063 {\cf20 /* PSA_CRYPTO_DRIVER_PRESENT is defined when either a new-style or old-style}\par
00064 {\cf20  * SE driver is present, to avoid unused argument errors at compile time. */}\par
00065 {\cf21 #ifndef PSA_CRYPTO_DRIVER_PRESENT}\par
00066 {\cf21 #define PSA_CRYPTO_DRIVER_PRESENT}\par
00067 {\cf21 #endif}\par
00068 {\cf21 #include "psa_crypto_se.h"}\par
00069 {\cf21 #endif}\par
00070 \par
00086 psa_status_t psa_driver_wrapper_get_key_buffer_size(\par
00087     {\cf17 const} psa_key_attributes_t *attributes,\par
00088     {\cf18 size_t} *key_buffer_size )\par
00089 \{\par
00090     psa_key_location_t location = PSA_KEY_LIFETIME_GET_LOCATION( psa_get_key_lifetime(attributes) );\par
00091     psa_key_type_t key_type = psa_get_key_type(attributes);\par
00092     {\cf18 size_t} key_bits = psa_get_key_bits(attributes);\par
00093 \par
00094     *key_buffer_size = 0;\par
00095     {\cf19 switch}( location )\par
00096     \{\par
00097 {\cf21 #if defined(PSA_CRYPTO_DRIVER_TEST)}\par
00098         {\cf19 case} PSA_CRYPTO_TEST_DRIVER_LOCATION:\par
00099 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_BUILTIN_KEYS)}\par
00100             {\cf20 /* Emulate property 'builtin_key_size' */}\par
00101             {\cf19 if}( psa_key_id_is_builtin(\par
00102                     MBEDTLS_SVC_KEY_ID_GET_KEY_ID(\par
00103                         psa_get_key_id( attributes ) ) ) )\par
00104             \{\par
00105                 *key_buffer_size = {\cf17 sizeof}( psa_drv_slot_number_t );\par
00106                 {\cf19 return}( PSA_SUCCESS );\par
00107             \}\par
00108 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_BUILTIN_KEYS */}{\cf21 }\par
00109             *key_buffer_size = mbedtls_test_opaque_size_function( key_type,\par
00110                                                                   key_bits );\par
00111             {\cf19 return}( ( *key_buffer_size != 0 ) ?\par
00112                     PSA_SUCCESS : PSA_ERROR_NOT_SUPPORTED );\par
00113 {\cf21 #endif }{\cf20 /* PSA_CRYPTO_DRIVER_TEST */}{\cf21 }\par
00114 \par
00115         {\cf19 default}:\par
00116             (void)key_type;\par
00117             (void)key_bits;\par
00118             {\cf19 return}( PSA_ERROR_INVALID_ARGUMENT );\par
00119     \}\par
00120 \}\par
00121 \par
00122 psa_status_t psa_driver_wrapper_export_public_key(\par
00123     {\cf17 const} psa_key_attributes_t *attributes,\par
00124     {\cf17 const} uint8_t *key_buffer, {\cf18 size_t} key_buffer_size,\par
00125     uint8_t *data, {\cf18 size_t} data_size, {\cf18 size_t} *data_length )\par
00126 \par
00127 \{\par
00128 \par
00129     psa_status_t status = PSA_ERROR_INVALID_ARGUMENT;\par
00130     psa_key_location_t location = PSA_KEY_LIFETIME_GET_LOCATION(\par
00131                                       psa_get_key_lifetime( attributes ) );\par
00132 \par
00133     {\cf20 /* Try dynamically-registered SE interface first */}\par
00134 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_SE_C)}\par
00135     {\cf17 const} psa_drv_se_t *drv;\par
00136     psa_drv_se_context_t *drv_context;\par
00137 \par
00138     {\cf19 if}( psa_get_se_driver( psa_get_key_lifetime(attributes), &drv, &drv_context ) )\par
00139     \{\par
00140         {\cf19 if}( ( drv->key_management == NULL ) ||\par
00141             ( drv->key_management->p_export_public == NULL ) )\par
00142         \{\par
00143             {\cf19 return}( PSA_ERROR_NOT_SUPPORTED );\par
00144         \}\par
00145 \par
00146         {\cf19 return}( drv->key_management->p_export_public(\par
00147                     drv_context,\par
00148                     *( (psa_key_slot_number_t *)key_buffer ),\par
00149                     data, data_size, data_length ) );\par
00150     \}\par
00151 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_SE_C */}{\cf21 }\par
00152 \par
00153     {\cf19 switch}( location )\par
00154     \{\par
00155         {\cf19 case} PSA_KEY_LOCATION_LOCAL_STORAGE:\par
00156             {\cf20 /* Key is stored in the slot in export representation, so}\par
00157 {\cf20              * cycle through all known transparent accelerators */}\par
00158 {\cf21 #if defined(PSA_CRYPTO_ACCELERATOR_DRIVER_PRESENT)}\par
00159 \par
00160 {\cf21 #if (defined(PSA_CRYPTO_DRIVER_TEST) )}\par
00161             status = mbedtls_test_transparent_export_public_key\par
00162                 (attributes,\par
00163                                 key_buffer,\par
00164                                 key_buffer_size,\par
00165                                 data,\par
00166                                 data_size,\par
00167                                 data_length\par
00168             );\par
00169 \par
00170             {\cf19 if}( status != PSA_ERROR_NOT_SUPPORTED )\par
00171                 {\cf19 return}( status );\par
00172 {\cf21 #endif}\par
00173 \par
00174 {\cf21 #if (defined(MBEDTLS_PSA_P256M_DRIVER_ENABLED) )}\par
00175             status = p256_transparent_export_public_key\par
00176                 (attributes,\par
00177                                 key_buffer,\par
00178                                 key_buffer_size,\par
00179                                 data,\par
00180                                 data_size,\par
00181                                 data_length\par
00182             );\par
00183 \par
00184             {\cf19 if}( status != PSA_ERROR_NOT_SUPPORTED )\par
00185                 {\cf19 return}( status );\par
00186 {\cf21 #endif}\par
00187 \par
00188 \par
00189 {\cf21 #endif }{\cf20 /* PSA_CRYPTO_ACCELERATOR_DRIVER_PRESENT */}{\cf21 }\par
00190             {\cf20 /* Fell through, meaning no accelerator supports this operation */}\par
00191             {\cf19 return}( psa_export_public_key_internal( attributes,\par
00192                                                     key_buffer,\par
00193                                                     key_buffer_size,\par
00194                                                     data,\par
00195                                                     data_size,\par
00196                                                     data_length ) );\par
00197 \par
00198         {\cf20 /* Add cases for opaque driver here */}\par
00199 {\cf21 #if defined(PSA_CRYPTO_ACCELERATOR_DRIVER_PRESENT)}\par
00200 \par
00201 {\cf21 #if (defined(PSA_CRYPTO_DRIVER_TEST) )}\par
00202         {\cf19 case} 0x7fffff:\par
00203             {\cf19 return}( mbedtls_test_opaque_export_public_key\par
00204             (attributes,\par
00205                             key_buffer,\par
00206                             key_buffer_size,\par
00207                             data,\par
00208                             data_size,\par
00209                             data_length\par
00210         ));\par
00211 {\cf21 #endif}\par
00212 \par
00213 \par
00214 {\cf21 #endif }{\cf20 /* PSA_CRYPTO_ACCELERATOR_DRIVER_PRESENT */}{\cf21 }\par
00215         {\cf19 default}:\par
00216             {\cf20 /* Key is declared with a lifetime not known to us */}\par
00217             {\cf19 return}( status );\par
00218     \}\par
00219 \par
00220 \}\par
00221 \par
00222 psa_status_t psa_driver_wrapper_get_builtin_key(\par
00223     psa_drv_slot_number_t slot_number,\par
00224     psa_key_attributes_t *attributes,\par
00225     uint8_t *key_buffer, {\cf18 size_t} key_buffer_size, {\cf18 size_t} *key_buffer_length )\par
00226 \{\par
00227 \par
00228     psa_key_location_t location = PSA_KEY_LIFETIME_GET_LOCATION( psa_get_key_lifetime(attributes) );\par
00229     {\cf19 switch}( location )\par
00230     \{\par
00231 {\cf21 #if defined(PSA_CRYPTO_ACCELERATOR_DRIVER_PRESENT)}\par
00232 \par
00233 {\cf21 #if (defined(PSA_CRYPTO_DRIVER_TEST) )}\par
00234         {\cf19 case} 0x7fffff:\par
00235             {\cf19 return}( mbedtls_test_opaque_get_builtin_key\par
00236             (slot_number,\par
00237                             attributes,\par
00238                             key_buffer,\par
00239                             key_buffer_size,\par
00240                             key_buffer_length\par
00241         ));\par
00242 {\cf21 #endif}\par
00243 \par
00244 \par
00245 {\cf21 #endif }{\cf20 /* PSA_CRYPTO_ACCELERATOR_DRIVER_PRESENT */}{\cf21 }\par
00246         {\cf19 default}:\par
00247             (void) slot_number;\par
00248             (void) key_buffer;\par
00249             (void) key_buffer_size;\par
00250             (void) key_buffer_length;\par
00251             {\cf19 return}( PSA_ERROR_DOES_NOT_EXIST );\par
00252     \}\par
00253 \par
00254 \}\par
00255 \par
00256 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_C */}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/ssl_debug_helpers_generated.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/ssl_debug_helpers_generated.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/ssl_debug_helpers_generated.c}
{\bkmkstart AAAAAAACTR}
{\bkmkend AAAAAAACTR}
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Automatically generated helper functions for debugging. }}\par
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "ssl_misc.h"}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Descripci\'F3n detallada\par
\pard\plain 
{
\pard\plain \s17\sa60\sb30\widctlpar\qj \fs22\cgrid {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Automatically generated helper functions for debugging. \par
}{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
\par
}{
Definici\'F3n en el archivo {\b ssl_debug_helpers_generated.c}.}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
ssl_debug_helpers_generated.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/ssl_debug_helpers_generated.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/ssl_debug_helpers_generated.c}
{\bkmkstart AAAAAAAAAK}
{\bkmkend AAAAAAAAAK}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf20 /* Automatically generated by generate_ssl_debug_helpers.py. DO NOT EDIT. */}\par
00002 \par
00008 {\cf20 /*}\par
00009 {\cf20  *  Copyright The Mbed TLS Contributors}\par
00010 {\cf20  *  SPDX-License-Identifier: Apache-2.0 OR GPL-2.0-or-later}\par
00011 {\cf20  *}\par
00012 {\cf20  */}\par
00013 \par
00014 {\cf21 #include "ssl_misc.h"}\par
00015 \par
00016 {\cf21 #if defined(MBEDTLS_DEBUG_C)}\par
00017 \par
00018 {\cf21 #include "ssl_debug_helpers.h"}\par
00019 \par
00020 \par
00021 {\cf17 const} {\cf18 char} *mbedtls_ssl_named_group_to_str( uint16_t in )\par
00022 \{\par
00023     {\cf19 switch}( in )\par
00024     \{\par
00025     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_SECP192K1:\par
00026         {\cf19 return} {\cf22 "secp192k1"};\par
00027     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_SECP192R1:\par
00028         {\cf19 return} {\cf22 "secp192r1"};\par
00029     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_SECP224K1:\par
00030         {\cf19 return} {\cf22 "secp224k1"};\par
00031     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_SECP224R1:\par
00032         {\cf19 return} {\cf22 "secp224r1"};\par
00033     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_SECP256K1:\par
00034         {\cf19 return} {\cf22 "secp256k1"};\par
00035     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_SECP256R1:\par
00036         {\cf19 return} {\cf22 "secp256r1"};\par
00037     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_SECP384R1:\par
00038         {\cf19 return} {\cf22 "secp384r1"};\par
00039     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_SECP521R1:\par
00040         {\cf19 return} {\cf22 "secp521r1"};\par
00041     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_BP256R1:\par
00042         {\cf19 return} {\cf22 "bp256r1"};\par
00043     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_BP384R1:\par
00044         {\cf19 return} {\cf22 "bp384r1"};\par
00045     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_BP512R1:\par
00046         {\cf19 return} {\cf22 "bp512r1"};\par
00047     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_X25519:\par
00048         {\cf19 return} {\cf22 "x25519"};\par
00049     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_X448:\par
00050         {\cf19 return} {\cf22 "x448"};\par
00051     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_FFDHE2048:\par
00052         {\cf19 return} {\cf22 "ffdhe2048"};\par
00053     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_FFDHE3072:\par
00054         {\cf19 return} {\cf22 "ffdhe3072"};\par
00055     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_FFDHE4096:\par
00056         {\cf19 return} {\cf22 "ffdhe4096"};\par
00057     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_FFDHE6144:\par
00058         {\cf19 return} {\cf22 "ffdhe6144"};\par
00059     {\cf19 case} MBEDTLS_SSL_IANA_TLS_GROUP_FFDHE8192:\par
00060         {\cf19 return} {\cf22 "ffdhe8192"};\par
00061     \};\par
00062 \par
00063     {\cf19 return} {\cf22 "UNKNOWN"};\par
00064 \}\par
00065 {\cf17 const} {\cf18 char} *mbedtls_ssl_sig_alg_to_str( uint16_t in )\par
00066 \{\par
00067     {\cf19 switch}( in )\par
00068     \{\par
00069     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PKCS1_SHA256:\par
00070         {\cf19 return} {\cf22 "rsa_pkcs1_sha256"};\par
00071     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PKCS1_SHA384:\par
00072         {\cf19 return} {\cf22 "rsa_pkcs1_sha384"};\par
00073     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PKCS1_SHA512:\par
00074         {\cf19 return} {\cf22 "rsa_pkcs1_sha512"};\par
00075     {\cf19 case} MBEDTLS_TLS1_3_SIG_ECDSA_SECP256R1_SHA256:\par
00076         {\cf19 return} {\cf22 "ecdsa_secp256r1_sha256"};\par
00077     {\cf19 case} MBEDTLS_TLS1_3_SIG_ECDSA_SECP384R1_SHA384:\par
00078         {\cf19 return} {\cf22 "ecdsa_secp384r1_sha384"};\par
00079     {\cf19 case} MBEDTLS_TLS1_3_SIG_ECDSA_SECP521R1_SHA512:\par
00080         {\cf19 return} {\cf22 "ecdsa_secp521r1_sha512"};\par
00081     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PSS_RSAE_SHA256:\par
00082         {\cf19 return} {\cf22 "rsa_pss_rsae_sha256"};\par
00083     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PSS_RSAE_SHA384:\par
00084         {\cf19 return} {\cf22 "rsa_pss_rsae_sha384"};\par
00085     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PSS_RSAE_SHA512:\par
00086         {\cf19 return} {\cf22 "rsa_pss_rsae_sha512"};\par
00087     {\cf19 case} MBEDTLS_TLS1_3_SIG_ED25519:\par
00088         {\cf19 return} {\cf22 "ed25519"};\par
00089     {\cf19 case} MBEDTLS_TLS1_3_SIG_ED448:\par
00090         {\cf19 return} {\cf22 "ed448"};\par
00091     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PSS_PSS_SHA256:\par
00092         {\cf19 return} {\cf22 "rsa_pss_pss_sha256"};\par
00093     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PSS_PSS_SHA384:\par
00094         {\cf19 return} {\cf22 "rsa_pss_pss_sha384"};\par
00095     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PSS_PSS_SHA512:\par
00096         {\cf19 return} {\cf22 "rsa_pss_pss_sha512"};\par
00097     {\cf19 case} MBEDTLS_TLS1_3_SIG_RSA_PKCS1_SHA1:\par
00098         {\cf19 return} {\cf22 "rsa_pkcs1_sha1"};\par
00099     {\cf19 case} MBEDTLS_TLS1_3_SIG_ECDSA_SHA1:\par
00100         {\cf19 return} {\cf22 "ecdsa_sha1"};\par
00101     {\cf19 case} MBEDTLS_TLS1_3_SIG_NONE:\par
00102         {\cf19 return} {\cf22 "none"};\par
00103     \};\par
00104 \par
00105     {\cf19 return} {\cf22 "UNKNOWN"};\par
00106 \}\par
00107 {\cf17 const} {\cf18 char} *mbedtls_ssl_states_str( mbedtls_ssl_states in )\par
00108 \{\par
00109     {\cf19 switch} (in) \{\par
00110         {\cf19 case} MBEDTLS_SSL_HELLO_REQUEST:\par
00111             {\cf19 return} {\cf22 "MBEDTLS_SSL_HELLO_REQUEST"};\par
00112         {\cf19 case} MBEDTLS_SSL_CLIENT_HELLO:\par
00113             {\cf19 return} {\cf22 "MBEDTLS_SSL_CLIENT_HELLO"};\par
00114         {\cf19 case} MBEDTLS_SSL_SERVER_HELLO:\par
00115             {\cf19 return} {\cf22 "MBEDTLS_SSL_SERVER_HELLO"};\par
00116         {\cf19 case} MBEDTLS_SSL_SERVER_CERTIFICATE:\par
00117             {\cf19 return} {\cf22 "MBEDTLS_SSL_SERVER_CERTIFICATE"};\par
00118         {\cf19 case} MBEDTLS_SSL_SERVER_KEY_EXCHANGE:\par
00119             {\cf19 return} {\cf22 "MBEDTLS_SSL_SERVER_KEY_EXCHANGE"};\par
00120         {\cf19 case} MBEDTLS_SSL_CERTIFICATE_REQUEST:\par
00121             {\cf19 return} {\cf22 "MBEDTLS_SSL_CERTIFICATE_REQUEST"};\par
00122         {\cf19 case} MBEDTLS_SSL_SERVER_HELLO_DONE:\par
00123             {\cf19 return} {\cf22 "MBEDTLS_SSL_SERVER_HELLO_DONE"};\par
00124         {\cf19 case} MBEDTLS_SSL_CLIENT_CERTIFICATE:\par
00125             {\cf19 return} {\cf22 "MBEDTLS_SSL_CLIENT_CERTIFICATE"};\par
00126         {\cf19 case} MBEDTLS_SSL_CLIENT_KEY_EXCHANGE:\par
00127             {\cf19 return} {\cf22 "MBEDTLS_SSL_CLIENT_KEY_EXCHANGE"};\par
00128         {\cf19 case} MBEDTLS_SSL_CERTIFICATE_VERIFY:\par
00129             {\cf19 return} {\cf22 "MBEDTLS_SSL_CERTIFICATE_VERIFY"};\par
00130         {\cf19 case} MBEDTLS_SSL_CLIENT_CHANGE_CIPHER_SPEC:\par
00131             {\cf19 return} {\cf22 "MBEDTLS_SSL_CLIENT_CHANGE_CIPHER_SPEC"};\par
00132         {\cf19 case} MBEDTLS_SSL_CLIENT_FINISHED:\par
00133             {\cf19 return} {\cf22 "MBEDTLS_SSL_CLIENT_FINISHED"};\par
00134         {\cf19 case} MBEDTLS_SSL_SERVER_CHANGE_CIPHER_SPEC:\par
00135             {\cf19 return} {\cf22 "MBEDTLS_SSL_SERVER_CHANGE_CIPHER_SPEC"};\par
00136         {\cf19 case} MBEDTLS_SSL_SERVER_FINISHED:\par
00137             {\cf19 return} {\cf22 "MBEDTLS_SSL_SERVER_FINISHED"};\par
00138         {\cf19 case} MBEDTLS_SSL_FLUSH_BUFFERS:\par
00139             {\cf19 return} {\cf22 "MBEDTLS_SSL_FLUSH_BUFFERS"};\par
00140         {\cf19 case} MBEDTLS_SSL_HANDSHAKE_WRAPUP:\par
00141             {\cf19 return} {\cf22 "MBEDTLS_SSL_HANDSHAKE_WRAPUP"};\par
00142         {\cf19 case} MBEDTLS_SSL_NEW_SESSION_TICKET:\par
00143             {\cf19 return} {\cf22 "MBEDTLS_SSL_NEW_SESSION_TICKET"};\par
00144         {\cf19 case} MBEDTLS_SSL_SERVER_HELLO_VERIFY_REQUEST_SENT:\par
00145             {\cf19 return} {\cf22 "MBEDTLS_SSL_SERVER_HELLO_VERIFY_REQUEST_SENT"};\par
00146         {\cf19 case} MBEDTLS_SSL_HELLO_RETRY_REQUEST:\par
00147             {\cf19 return} {\cf22 "MBEDTLS_SSL_HELLO_RETRY_REQUEST"};\par
00148         {\cf19 case} MBEDTLS_SSL_ENCRYPTED_EXTENSIONS:\par
00149             {\cf19 return} {\cf22 "MBEDTLS_SSL_ENCRYPTED_EXTENSIONS"};\par
00150         {\cf19 case} MBEDTLS_SSL_END_OF_EARLY_DATA:\par
00151             {\cf19 return} {\cf22 "MBEDTLS_SSL_END_OF_EARLY_DATA"};\par
00152         {\cf19 case} MBEDTLS_SSL_CLIENT_CERTIFICATE_VERIFY:\par
00153             {\cf19 return} {\cf22 "MBEDTLS_SSL_CLIENT_CERTIFICATE_VERIFY"};\par
00154         {\cf19 case} MBEDTLS_SSL_CLIENT_CCS_AFTER_SERVER_FINISHED:\par
00155             {\cf19 return} {\cf22 "MBEDTLS_SSL_CLIENT_CCS_AFTER_SERVER_FINISHED"};\par
00156         {\cf19 case} MBEDTLS_SSL_CLIENT_CCS_BEFORE_2ND_CLIENT_HELLO:\par
00157             {\cf19 return} {\cf22 "MBEDTLS_SSL_CLIENT_CCS_BEFORE_2ND_CLIENT_HELLO"};\par
00158         {\cf19 case} MBEDTLS_SSL_SERVER_CCS_AFTER_SERVER_HELLO:\par
00159             {\cf19 return} {\cf22 "MBEDTLS_SSL_SERVER_CCS_AFTER_SERVER_HELLO"};\par
00160         {\cf19 case} MBEDTLS_SSL_CLIENT_CCS_AFTER_CLIENT_HELLO:\par
00161             {\cf19 return} {\cf22 "MBEDTLS_SSL_CLIENT_CCS_AFTER_CLIENT_HELLO"};\par
00162         {\cf19 case} MBEDTLS_SSL_SERVER_CCS_AFTER_HELLO_RETRY_REQUEST:\par
00163             {\cf19 return} {\cf22 "MBEDTLS_SSL_SERVER_CCS_AFTER_HELLO_RETRY_REQUEST"};\par
00164         {\cf19 case} MBEDTLS_SSL_HANDSHAKE_OVER:\par
00165             {\cf19 return} {\cf22 "MBEDTLS_SSL_HANDSHAKE_OVER"};\par
00166         {\cf19 case} MBEDTLS_SSL_TLS1_3_NEW_SESSION_TICKET:\par
00167             {\cf19 return} {\cf22 "MBEDTLS_SSL_TLS1_3_NEW_SESSION_TICKET"};\par
00168         {\cf19 case} MBEDTLS_SSL_TLS1_3_NEW_SESSION_TICKET_FLUSH:\par
00169             {\cf19 return} {\cf22 "MBEDTLS_SSL_TLS1_3_NEW_SESSION_TICKET_FLUSH"};\par
00170         {\cf19 default}:\par
00171             {\cf19 return} {\cf22 "UNKNOWN_VALUE"};\par
00172     \}\par
00173 \}\par
00174 \par
00175 {\cf21 #if defined(MBEDTLS_SSL_EARLY_DATA) && defined(MBEDTLS_SSL_CLI_C)}\par
00176 {\cf17 const} {\cf18 char} *mbedtls_ssl_early_data_status_str( mbedtls_ssl_early_data_status in )\par
00177 \{\par
00178     {\cf19 switch} (in) \{\par
00179         {\cf19 case} MBEDTLS_SSL_EARLY_DATA_STATUS_NOT_INDICATED:\par
00180             {\cf19 return} {\cf22 "MBEDTLS_SSL_EARLY_DATA_STATUS_NOT_INDICATED"};\par
00181         {\cf19 case} MBEDTLS_SSL_EARLY_DATA_STATUS_ACCEPTED:\par
00182             {\cf19 return} {\cf22 "MBEDTLS_SSL_EARLY_DATA_STATUS_ACCEPTED"};\par
00183         {\cf19 case} MBEDTLS_SSL_EARLY_DATA_STATUS_REJECTED:\par
00184             {\cf19 return} {\cf22 "MBEDTLS_SSL_EARLY_DATA_STATUS_REJECTED"};\par
00185         {\cf19 default}:\par
00186             {\cf19 return} {\cf22 "UNKNOWN_VALUE"};\par
00187     \}\par
00188 \}\par
00189 \par
00190 {\cf21 #endif }{\cf20 /* defined(MBEDTLS_SSL_EARLY_DATA) && defined(MBEDTLS_SSL_CLI_C) */}{\cf21 }\par
00191 {\cf17 const} {\cf18 char} *mbedtls_ssl_protocol_version_str( mbedtls_ssl_protocol_version in )\par
00192 \{\par
00193     {\cf19 switch} (in) \{\par
00194         {\cf19 case} MBEDTLS_SSL_VERSION_UNKNOWN:\par
00195             {\cf19 return} {\cf22 "MBEDTLS_SSL_VERSION_UNKNOWN"};\par
00196         {\cf19 case} MBEDTLS_SSL_VERSION_TLS1_2:\par
00197             {\cf19 return} {\cf22 "MBEDTLS_SSL_VERSION_TLS1_2"};\par
00198         {\cf19 case} MBEDTLS_SSL_VERSION_TLS1_3:\par
00199             {\cf19 return} {\cf22 "MBEDTLS_SSL_VERSION_TLS1_3"};\par
00200         {\cf19 default}:\par
00201             {\cf19 return} {\cf22 "UNKNOWN_VALUE"};\par
00202     \}\par
00203 \}\par
00204 \par
00205 {\cf17 const} {\cf18 char} *mbedtls_tls_prf_types_str( mbedtls_tls_prf_types in )\par
00206 \{\par
00207     {\cf19 switch} (in) \{\par
00208         {\cf19 case} MBEDTLS_SSL_TLS_PRF_NONE:\par
00209             {\cf19 return} {\cf22 "MBEDTLS_SSL_TLS_PRF_NONE"};\par
00210         {\cf19 case} MBEDTLS_SSL_TLS_PRF_SHA384:\par
00211             {\cf19 return} {\cf22 "MBEDTLS_SSL_TLS_PRF_SHA384"};\par
00212         {\cf19 case} MBEDTLS_SSL_TLS_PRF_SHA256:\par
00213             {\cf19 return} {\cf22 "MBEDTLS_SSL_TLS_PRF_SHA256"};\par
00214         {\cf19 case} MBEDTLS_SSL_HKDF_EXPAND_SHA384:\par
00215             {\cf19 return} {\cf22 "MBEDTLS_SSL_HKDF_EXPAND_SHA384"};\par
00216         {\cf19 case} MBEDTLS_SSL_HKDF_EXPAND_SHA256:\par
00217             {\cf19 return} {\cf22 "MBEDTLS_SSL_HKDF_EXPAND_SHA256"};\par
00218         {\cf19 default}:\par
00219             {\cf19 return} {\cf22 "UNKNOWN_VALUE"};\par
00220     \}\par
00221 \}\par
00222 \par
00223 {\cf17 const} {\cf18 char} *mbedtls_ssl_key_export_type_str( mbedtls_ssl_key_export_type in )\par
00224 \{\par
00225     {\cf19 switch} (in) \{\par
00226         {\cf19 case} MBEDTLS_SSL_KEY_EXPORT_TLS12_MASTER_SECRET:\par
00227             {\cf19 return} {\cf22 "MBEDTLS_SSL_KEY_EXPORT_TLS12_MASTER_SECRET"};\par
00228 {\cf21 #if defined(MBEDTLS_SSL_PROTO_TLS1_3)}\par
00229         {\cf19 case} MBEDTLS_SSL_KEY_EXPORT_TLS1_3_CLIENT_EARLY_SECRET:\par
00230             {\cf19 return} {\cf22 "MBEDTLS_SSL_KEY_EXPORT_TLS1_3_CLIENT_EARLY_SECRET"};\par
00231         {\cf19 case} MBEDTLS_SSL_KEY_EXPORT_TLS1_3_EARLY_EXPORTER_SECRET:\par
00232             {\cf19 return} {\cf22 "MBEDTLS_SSL_KEY_EXPORT_TLS1_3_EARLY_EXPORTER_SECRET"};\par
00233         {\cf19 case} MBEDTLS_SSL_KEY_EXPORT_TLS1_3_CLIENT_HANDSHAKE_TRAFFIC_SECRET:\par
00234             {\cf19 return} {\cf22 "MBEDTLS_SSL_KEY_EXPORT_TLS1_3_CLIENT_HANDSHAKE_TRAFFIC_SECRET"};\par
00235         {\cf19 case} MBEDTLS_SSL_KEY_EXPORT_TLS1_3_SERVER_HANDSHAKE_TRAFFIC_SECRET:\par
00236             {\cf19 return} {\cf22 "MBEDTLS_SSL_KEY_EXPORT_TLS1_3_SERVER_HANDSHAKE_TRAFFIC_SECRET"};\par
00237         {\cf19 case} MBEDTLS_SSL_KEY_EXPORT_TLS1_3_CLIENT_APPLICATION_TRAFFIC_SECRET:\par
00238             {\cf19 return} {\cf22 "MBEDTLS_SSL_KEY_EXPORT_TLS1_3_CLIENT_APPLICATION_TRAFFIC_SECRET"};\par
00239         {\cf19 case} MBEDTLS_SSL_KEY_EXPORT_TLS1_3_SERVER_APPLICATION_TRAFFIC_SECRET:\par
00240             {\cf19 return} {\cf22 "MBEDTLS_SSL_KEY_EXPORT_TLS1_3_SERVER_APPLICATION_TRAFFIC_SECRET"};\par
00241 {\cf21 #endif}\par
00242         {\cf19 default}:\par
00243             {\cf19 return} {\cf22 "UNKNOWN_VALUE"};\par
00244     \}\par
00245 \}\par
00246 \par
00247 \par
00248 \par
00249 {\cf21 #endif }{\cf20 /* MBEDTLS_DEBUG_C */}{\cf21 }\par
00250 {\cf20 /* End of automatically generated file. */}\par
00251 \par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/version_features.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/version_features.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/version_features.c}
{\bkmkstart AAAAAAACTS}
{\bkmkend AAAAAAACTS}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include "common.h"}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
version_features.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/version_features.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/build/esp-idf/mbedtls/mbedtls/library/version_features.c}
{\bkmkstart AAAAAAAAAL}
{\bkmkend AAAAAAAAAL}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 {\cf20 /*}\par
00002 {\cf20  *  Version feature information}\par
00003 {\cf20  *}\par
00004 {\cf20  *  Copyright The Mbed TLS Contributors}\par
00005 {\cf20  *  SPDX-License-Identifier: Apache-2.0 OR GPL-2.0-or-later}\par
00006 {\cf20  */}\par
00007 \par
00008 {\cf21 #include "common.h"}\par
00009 \par
00010 {\cf21 #if defined(MBEDTLS_VERSION_C)}\par
00011 \par
00012 {\cf21 #include "mbedtls/version.h"}\par
00013 \par
00014 {\cf21 #include <string.h>}\par
00015 \par
00016 {\cf17 static} {\cf17 const} {\cf18 char} * {\cf17 const} features[] = \{\par
00017 {\cf21 #if defined(MBEDTLS_VERSION_FEATURES)}\par
00018 {\cf21     #if defined(MBEDTLS_HAVE_ASM)}\par
00019     {\cf22 "HAVE_ASM"}, {\cf20 //no-check-names}\par
00020 {\cf21 #endif }{\cf20 /* MBEDTLS_HAVE_ASM */}{\cf21 }\par
00021 {\cf21 #if defined(MBEDTLS_NO_UDBL_DIVISION)}\par
00022     {\cf22 "NO_UDBL_DIVISION"}, {\cf20 //no-check-names}\par
00023 {\cf21 #endif }{\cf20 /* MBEDTLS_NO_UDBL_DIVISION */}{\cf21 }\par
00024 {\cf21 #if defined(MBEDTLS_NO_64BIT_MULTIPLICATION)}\par
00025     {\cf22 "NO_64BIT_MULTIPLICATION"}, {\cf20 //no-check-names}\par
00026 {\cf21 #endif }{\cf20 /* MBEDTLS_NO_64BIT_MULTIPLICATION */}{\cf21 }\par
00027 {\cf21 #if defined(MBEDTLS_HAVE_SSE2)}\par
00028     {\cf22 "HAVE_SSE2"}, {\cf20 //no-check-names}\par
00029 {\cf21 #endif }{\cf20 /* MBEDTLS_HAVE_SSE2 */}{\cf21 }\par
00030 {\cf21 #if defined(MBEDTLS_HAVE_TIME)}\par
00031     {\cf22 "HAVE_TIME"}, {\cf20 //no-check-names}\par
00032 {\cf21 #endif }{\cf20 /* MBEDTLS_HAVE_TIME */}{\cf21 }\par
00033 {\cf21 #if defined(MBEDTLS_HAVE_TIME_DATE)}\par
00034     {\cf22 "HAVE_TIME_DATE"}, {\cf20 //no-check-names}\par
00035 {\cf21 #endif }{\cf20 /* MBEDTLS_HAVE_TIME_DATE */}{\cf21 }\par
00036 {\cf21 #if defined(MBEDTLS_PLATFORM_MEMORY)}\par
00037     {\cf22 "PLATFORM_MEMORY"}, {\cf20 //no-check-names}\par
00038 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_MEMORY */}{\cf21 }\par
00039 {\cf21 #if defined(MBEDTLS_PLATFORM_NO_STD_FUNCTIONS)}\par
00040     {\cf22 "PLATFORM_NO_STD_FUNCTIONS"}, {\cf20 //no-check-names}\par
00041 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_NO_STD_FUNCTIONS */}{\cf21 }\par
00042 {\cf21 #if defined(MBEDTLS_PLATFORM_SETBUF_ALT)}\par
00043     {\cf22 "PLATFORM_SETBUF_ALT"}, {\cf20 //no-check-names}\par
00044 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_SETBUF_ALT */}{\cf21 }\par
00045 {\cf21 #if defined(MBEDTLS_PLATFORM_EXIT_ALT)}\par
00046     {\cf22 "PLATFORM_EXIT_ALT"}, {\cf20 //no-check-names}\par
00047 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_EXIT_ALT */}{\cf21 }\par
00048 {\cf21 #if defined(MBEDTLS_PLATFORM_TIME_ALT)}\par
00049     {\cf22 "PLATFORM_TIME_ALT"}, {\cf20 //no-check-names}\par
00050 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_TIME_ALT */}{\cf21 }\par
00051 {\cf21 #if defined(MBEDTLS_PLATFORM_FPRINTF_ALT)}\par
00052     {\cf22 "PLATFORM_FPRINTF_ALT"}, {\cf20 //no-check-names}\par
00053 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_FPRINTF_ALT */}{\cf21 }\par
00054 {\cf21 #if defined(MBEDTLS_PLATFORM_PRINTF_ALT)}\par
00055     {\cf22 "PLATFORM_PRINTF_ALT"}, {\cf20 //no-check-names}\par
00056 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_PRINTF_ALT */}{\cf21 }\par
00057 {\cf21 #if defined(MBEDTLS_PLATFORM_SNPRINTF_ALT)}\par
00058     {\cf22 "PLATFORM_SNPRINTF_ALT"}, {\cf20 //no-check-names}\par
00059 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_SNPRINTF_ALT */}{\cf21 }\par
00060 {\cf21 #if defined(MBEDTLS_PLATFORM_VSNPRINTF_ALT)}\par
00061     {\cf22 "PLATFORM_VSNPRINTF_ALT"}, {\cf20 //no-check-names}\par
00062 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_VSNPRINTF_ALT */}{\cf21 }\par
00063 {\cf21 #if defined(MBEDTLS_PLATFORM_NV_SEED_ALT)}\par
00064     {\cf22 "PLATFORM_NV_SEED_ALT"}, {\cf20 //no-check-names}\par
00065 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_NV_SEED_ALT */}{\cf21 }\par
00066 {\cf21 #if defined(MBEDTLS_PLATFORM_SETUP_TEARDOWN_ALT)}\par
00067     {\cf22 "PLATFORM_SETUP_TEARDOWN_ALT"}, {\cf20 //no-check-names}\par
00068 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_SETUP_TEARDOWN_ALT */}{\cf21 }\par
00069 {\cf21 #if defined(MBEDTLS_PLATFORM_MS_TIME_ALT)}\par
00070     {\cf22 "PLATFORM_MS_TIME_ALT"}, {\cf20 //no-check-names}\par
00071 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_MS_TIME_ALT */}{\cf21 }\par
00072 {\cf21 #if defined(MBEDTLS_PLATFORM_GMTIME_R_ALT)}\par
00073     {\cf22 "PLATFORM_GMTIME_R_ALT"}, {\cf20 //no-check-names}\par
00074 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_GMTIME_R_ALT */}{\cf21 }\par
00075 {\cf21 #if defined(MBEDTLS_PLATFORM_ZEROIZE_ALT)}\par
00076     {\cf22 "PLATFORM_ZEROIZE_ALT"}, {\cf20 //no-check-names}\par
00077 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_ZEROIZE_ALT */}{\cf21 }\par
00078 {\cf21 #if defined(MBEDTLS_DEPRECATED_WARNING)}\par
00079     {\cf22 "DEPRECATED_WARNING"}, {\cf20 //no-check-names}\par
00080 {\cf21 #endif }{\cf20 /* MBEDTLS_DEPRECATED_WARNING */}{\cf21 }\par
00081 {\cf21 #if defined(MBEDTLS_DEPRECATED_REMOVED)}\par
00082     {\cf22 "DEPRECATED_REMOVED"}, {\cf20 //no-check-names}\par
00083 {\cf21 #endif }{\cf20 /* MBEDTLS_DEPRECATED_REMOVED */}{\cf21 }\par
00084 {\cf21 #if defined(MBEDTLS_TIMING_ALT)}\par
00085     {\cf22 "TIMING_ALT"}, {\cf20 //no-check-names}\par
00086 {\cf21 #endif }{\cf20 /* MBEDTLS_TIMING_ALT */}{\cf21 }\par
00087 {\cf21 #if defined(MBEDTLS_AES_ALT)}\par
00088     {\cf22 "AES_ALT"}, {\cf20 //no-check-names}\par
00089 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_ALT */}{\cf21 }\par
00090 {\cf21 #if defined(MBEDTLS_ARIA_ALT)}\par
00091     {\cf22 "ARIA_ALT"}, {\cf20 //no-check-names}\par
00092 {\cf21 #endif }{\cf20 /* MBEDTLS_ARIA_ALT */}{\cf21 }\par
00093 {\cf21 #if defined(MBEDTLS_CAMELLIA_ALT)}\par
00094     {\cf22 "CAMELLIA_ALT"}, {\cf20 //no-check-names}\par
00095 {\cf21 #endif }{\cf20 /* MBEDTLS_CAMELLIA_ALT */}{\cf21 }\par
00096 {\cf21 #if defined(MBEDTLS_CCM_ALT)}\par
00097     {\cf22 "CCM_ALT"}, {\cf20 //no-check-names}\par
00098 {\cf21 #endif }{\cf20 /* MBEDTLS_CCM_ALT */}{\cf21 }\par
00099 {\cf21 #if defined(MBEDTLS_CHACHA20_ALT)}\par
00100     {\cf22 "CHACHA20_ALT"}, {\cf20 //no-check-names}\par
00101 {\cf21 #endif }{\cf20 /* MBEDTLS_CHACHA20_ALT */}{\cf21 }\par
00102 {\cf21 #if defined(MBEDTLS_CHACHAPOLY_ALT)}\par
00103     {\cf22 "CHACHAPOLY_ALT"}, {\cf20 //no-check-names}\par
00104 {\cf21 #endif }{\cf20 /* MBEDTLS_CHACHAPOLY_ALT */}{\cf21 }\par
00105 {\cf21 #if defined(MBEDTLS_CMAC_ALT)}\par
00106     {\cf22 "CMAC_ALT"}, {\cf20 //no-check-names}\par
00107 {\cf21 #endif }{\cf20 /* MBEDTLS_CMAC_ALT */}{\cf21 }\par
00108 {\cf21 #if defined(MBEDTLS_DES_ALT)}\par
00109     {\cf22 "DES_ALT"}, {\cf20 //no-check-names}\par
00110 {\cf21 #endif }{\cf20 /* MBEDTLS_DES_ALT */}{\cf21 }\par
00111 {\cf21 #if defined(MBEDTLS_DHM_ALT)}\par
00112     {\cf22 "DHM_ALT"}, {\cf20 //no-check-names}\par
00113 {\cf21 #endif }{\cf20 /* MBEDTLS_DHM_ALT */}{\cf21 }\par
00114 {\cf21 #if defined(MBEDTLS_ECJPAKE_ALT)}\par
00115     {\cf22 "ECJPAKE_ALT"}, {\cf20 //no-check-names}\par
00116 {\cf21 #endif }{\cf20 /* MBEDTLS_ECJPAKE_ALT */}{\cf21 }\par
00117 {\cf21 #if defined(MBEDTLS_GCM_ALT)}\par
00118     {\cf22 "GCM_ALT"}, {\cf20 //no-check-names}\par
00119 {\cf21 #endif }{\cf20 /* MBEDTLS_GCM_ALT */}{\cf21 }\par
00120 {\cf21 #if defined(MBEDTLS_NIST_KW_ALT)}\par
00121     {\cf22 "NIST_KW_ALT"}, {\cf20 //no-check-names}\par
00122 {\cf21 #endif }{\cf20 /* MBEDTLS_NIST_KW_ALT */}{\cf21 }\par
00123 {\cf21 #if defined(MBEDTLS_MD5_ALT)}\par
00124     {\cf22 "MD5_ALT"}, {\cf20 //no-check-names}\par
00125 {\cf21 #endif }{\cf20 /* MBEDTLS_MD5_ALT */}{\cf21 }\par
00126 {\cf21 #if defined(MBEDTLS_POLY1305_ALT)}\par
00127     {\cf22 "POLY1305_ALT"}, {\cf20 //no-check-names}\par
00128 {\cf21 #endif }{\cf20 /* MBEDTLS_POLY1305_ALT */}{\cf21 }\par
00129 {\cf21 #if defined(MBEDTLS_RIPEMD160_ALT)}\par
00130     {\cf22 "RIPEMD160_ALT"}, {\cf20 //no-check-names}\par
00131 {\cf21 #endif }{\cf20 /* MBEDTLS_RIPEMD160_ALT */}{\cf21 }\par
00132 {\cf21 #if defined(MBEDTLS_RSA_ALT)}\par
00133     {\cf22 "RSA_ALT"}, {\cf20 //no-check-names}\par
00134 {\cf21 #endif }{\cf20 /* MBEDTLS_RSA_ALT */}{\cf21 }\par
00135 {\cf21 #if defined(MBEDTLS_SHA1_ALT)}\par
00136     {\cf22 "SHA1_ALT"}, {\cf20 //no-check-names}\par
00137 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA1_ALT */}{\cf21 }\par
00138 {\cf21 #if defined(MBEDTLS_SHA256_ALT)}\par
00139     {\cf22 "SHA256_ALT"}, {\cf20 //no-check-names}\par
00140 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA256_ALT */}{\cf21 }\par
00141 {\cf21 #if defined(MBEDTLS_SHA512_ALT)}\par
00142     {\cf22 "SHA512_ALT"}, {\cf20 //no-check-names}\par
00143 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA512_ALT */}{\cf21 }\par
00144 {\cf21 #if defined(MBEDTLS_ECP_ALT)}\par
00145     {\cf22 "ECP_ALT"}, {\cf20 //no-check-names}\par
00146 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_ALT */}{\cf21 }\par
00147 {\cf21 #if defined(MBEDTLS_MD5_PROCESS_ALT)}\par
00148     {\cf22 "MD5_PROCESS_ALT"}, {\cf20 //no-check-names}\par
00149 {\cf21 #endif }{\cf20 /* MBEDTLS_MD5_PROCESS_ALT */}{\cf21 }\par
00150 {\cf21 #if defined(MBEDTLS_RIPEMD160_PROCESS_ALT)}\par
00151     {\cf22 "RIPEMD160_PROCESS_ALT"}, {\cf20 //no-check-names}\par
00152 {\cf21 #endif }{\cf20 /* MBEDTLS_RIPEMD160_PROCESS_ALT */}{\cf21 }\par
00153 {\cf21 #if defined(MBEDTLS_SHA1_PROCESS_ALT)}\par
00154     {\cf22 "SHA1_PROCESS_ALT"}, {\cf20 //no-check-names}\par
00155 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA1_PROCESS_ALT */}{\cf21 }\par
00156 {\cf21 #if defined(MBEDTLS_SHA256_PROCESS_ALT)}\par
00157     {\cf22 "SHA256_PROCESS_ALT"}, {\cf20 //no-check-names}\par
00158 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA256_PROCESS_ALT */}{\cf21 }\par
00159 {\cf21 #if defined(MBEDTLS_SHA512_PROCESS_ALT)}\par
00160     {\cf22 "SHA512_PROCESS_ALT"}, {\cf20 //no-check-names}\par
00161 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA512_PROCESS_ALT */}{\cf21 }\par
00162 {\cf21 #if defined(MBEDTLS_DES_SETKEY_ALT)}\par
00163     {\cf22 "DES_SETKEY_ALT"}, {\cf20 //no-check-names}\par
00164 {\cf21 #endif }{\cf20 /* MBEDTLS_DES_SETKEY_ALT */}{\cf21 }\par
00165 {\cf21 #if defined(MBEDTLS_DES_CRYPT_ECB_ALT)}\par
00166     {\cf22 "DES_CRYPT_ECB_ALT"}, {\cf20 //no-check-names}\par
00167 {\cf21 #endif }{\cf20 /* MBEDTLS_DES_CRYPT_ECB_ALT */}{\cf21 }\par
00168 {\cf21 #if defined(MBEDTLS_DES3_CRYPT_ECB_ALT)}\par
00169     {\cf22 "DES3_CRYPT_ECB_ALT"}, {\cf20 //no-check-names}\par
00170 {\cf21 #endif }{\cf20 /* MBEDTLS_DES3_CRYPT_ECB_ALT */}{\cf21 }\par
00171 {\cf21 #if defined(MBEDTLS_AES_SETKEY_ENC_ALT)}\par
00172     {\cf22 "AES_SETKEY_ENC_ALT"}, {\cf20 //no-check-names}\par
00173 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_SETKEY_ENC_ALT */}{\cf21 }\par
00174 {\cf21 #if defined(MBEDTLS_AES_SETKEY_DEC_ALT)}\par
00175     {\cf22 "AES_SETKEY_DEC_ALT"}, {\cf20 //no-check-names}\par
00176 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_SETKEY_DEC_ALT */}{\cf21 }\par
00177 {\cf21 #if defined(MBEDTLS_AES_ENCRYPT_ALT)}\par
00178     {\cf22 "AES_ENCRYPT_ALT"}, {\cf20 //no-check-names}\par
00179 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_ENCRYPT_ALT */}{\cf21 }\par
00180 {\cf21 #if defined(MBEDTLS_AES_DECRYPT_ALT)}\par
00181     {\cf22 "AES_DECRYPT_ALT"}, {\cf20 //no-check-names}\par
00182 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_DECRYPT_ALT */}{\cf21 }\par
00183 {\cf21 #if defined(MBEDTLS_ECDH_GEN_PUBLIC_ALT)}\par
00184     {\cf22 "ECDH_GEN_PUBLIC_ALT"}, {\cf20 //no-check-names}\par
00185 {\cf21 #endif }{\cf20 /* MBEDTLS_ECDH_GEN_PUBLIC_ALT */}{\cf21 }\par
00186 {\cf21 #if defined(MBEDTLS_ECDH_COMPUTE_SHARED_ALT)}\par
00187     {\cf22 "ECDH_COMPUTE_SHARED_ALT"}, {\cf20 //no-check-names}\par
00188 {\cf21 #endif }{\cf20 /* MBEDTLS_ECDH_COMPUTE_SHARED_ALT */}{\cf21 }\par
00189 {\cf21 #if defined(MBEDTLS_ECDSA_VERIFY_ALT)}\par
00190     {\cf22 "ECDSA_VERIFY_ALT"}, {\cf20 //no-check-names}\par
00191 {\cf21 #endif }{\cf20 /* MBEDTLS_ECDSA_VERIFY_ALT */}{\cf21 }\par
00192 {\cf21 #if defined(MBEDTLS_ECDSA_SIGN_ALT)}\par
00193     {\cf22 "ECDSA_SIGN_ALT"}, {\cf20 //no-check-names}\par
00194 {\cf21 #endif }{\cf20 /* MBEDTLS_ECDSA_SIGN_ALT */}{\cf21 }\par
00195 {\cf21 #if defined(MBEDTLS_ECDSA_GENKEY_ALT)}\par
00196     {\cf22 "ECDSA_GENKEY_ALT"}, {\cf20 //no-check-names}\par
00197 {\cf21 #endif }{\cf20 /* MBEDTLS_ECDSA_GENKEY_ALT */}{\cf21 }\par
00198 {\cf21 #if defined(MBEDTLS_ECP_INTERNAL_ALT)}\par
00199     {\cf22 "ECP_INTERNAL_ALT"}, {\cf20 //no-check-names}\par
00200 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_INTERNAL_ALT */}{\cf21 }\par
00201 {\cf21 #if defined(MBEDTLS_ECP_NO_FALLBACK)}\par
00202     {\cf22 "ECP_NO_FALLBACK"}, {\cf20 //no-check-names}\par
00203 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_NO_FALLBACK */}{\cf21 }\par
00204 {\cf21 #if defined(MBEDTLS_ECP_RANDOMIZE_JAC_ALT)}\par
00205     {\cf22 "ECP_RANDOMIZE_JAC_ALT"}, {\cf20 //no-check-names}\par
00206 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_RANDOMIZE_JAC_ALT */}{\cf21 }\par
00207 {\cf21 #if defined(MBEDTLS_ECP_ADD_MIXED_ALT)}\par
00208     {\cf22 "ECP_ADD_MIXED_ALT"}, {\cf20 //no-check-names}\par
00209 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_ADD_MIXED_ALT */}{\cf21 }\par
00210 {\cf21 #if defined(MBEDTLS_ECP_DOUBLE_JAC_ALT)}\par
00211     {\cf22 "ECP_DOUBLE_JAC_ALT"}, {\cf20 //no-check-names}\par
00212 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DOUBLE_JAC_ALT */}{\cf21 }\par
00213 {\cf21 #if defined(MBEDTLS_ECP_NORMALIZE_JAC_MANY_ALT)}\par
00214     {\cf22 "ECP_NORMALIZE_JAC_MANY_ALT"}, {\cf20 //no-check-names}\par
00215 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_NORMALIZE_JAC_MANY_ALT */}{\cf21 }\par
00216 {\cf21 #if defined(MBEDTLS_ECP_NORMALIZE_JAC_ALT)}\par
00217     {\cf22 "ECP_NORMALIZE_JAC_ALT"}, {\cf20 //no-check-names}\par
00218 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_NORMALIZE_JAC_ALT */}{\cf21 }\par
00219 {\cf21 #if defined(MBEDTLS_ECP_DOUBLE_ADD_MXZ_ALT)}\par
00220     {\cf22 "ECP_DOUBLE_ADD_MXZ_ALT"}, {\cf20 //no-check-names}\par
00221 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DOUBLE_ADD_MXZ_ALT */}{\cf21 }\par
00222 {\cf21 #if defined(MBEDTLS_ECP_RANDOMIZE_MXZ_ALT)}\par
00223     {\cf22 "ECP_RANDOMIZE_MXZ_ALT"}, {\cf20 //no-check-names}\par
00224 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_RANDOMIZE_MXZ_ALT */}{\cf21 }\par
00225 {\cf21 #if defined(MBEDTLS_ECP_NORMALIZE_MXZ_ALT)}\par
00226     {\cf22 "ECP_NORMALIZE_MXZ_ALT"}, {\cf20 //no-check-names}\par
00227 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_NORMALIZE_MXZ_ALT */}{\cf21 }\par
00228 {\cf21 #if defined(MBEDTLS_ENTROPY_HARDWARE_ALT)}\par
00229     {\cf22 "ENTROPY_HARDWARE_ALT"}, {\cf20 //no-check-names}\par
00230 {\cf21 #endif }{\cf20 /* MBEDTLS_ENTROPY_HARDWARE_ALT */}{\cf21 }\par
00231 {\cf21 #if defined(MBEDTLS_AES_ROM_TABLES)}\par
00232     {\cf22 "AES_ROM_TABLES"}, {\cf20 //no-check-names}\par
00233 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_ROM_TABLES */}{\cf21 }\par
00234 {\cf21 #if defined(MBEDTLS_AES_FEWER_TABLES)}\par
00235     {\cf22 "AES_FEWER_TABLES"}, {\cf20 //no-check-names}\par
00236 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_FEWER_TABLES */}{\cf21 }\par
00237 {\cf21 #if defined(MBEDTLS_AES_ONLY_128_BIT_KEY_LENGTH)}\par
00238     {\cf22 "AES_ONLY_128_BIT_KEY_LENGTH"}, {\cf20 //no-check-names}\par
00239 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_ONLY_128_BIT_KEY_LENGTH */}{\cf21 }\par
00240 {\cf21 #if defined(MBEDTLS_AES_USE_HARDWARE_ONLY)}\par
00241     {\cf22 "AES_USE_HARDWARE_ONLY"}, {\cf20 //no-check-names}\par
00242 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_USE_HARDWARE_ONLY */}{\cf21 }\par
00243 {\cf21 #if defined(MBEDTLS_CAMELLIA_SMALL_MEMORY)}\par
00244     {\cf22 "CAMELLIA_SMALL_MEMORY"}, {\cf20 //no-check-names}\par
00245 {\cf21 #endif }{\cf20 /* MBEDTLS_CAMELLIA_SMALL_MEMORY */}{\cf21 }\par
00246 {\cf21 #if defined(MBEDTLS_CHECK_RETURN_WARNING)}\par
00247     {\cf22 "CHECK_RETURN_WARNING"}, {\cf20 //no-check-names}\par
00248 {\cf21 #endif }{\cf20 /* MBEDTLS_CHECK_RETURN_WARNING */}{\cf21 }\par
00249 {\cf21 #if defined(MBEDTLS_CIPHER_MODE_CBC)}\par
00250     {\cf22 "CIPHER_MODE_CBC"}, {\cf20 //no-check-names}\par
00251 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_MODE_CBC */}{\cf21 }\par
00252 {\cf21 #if defined(MBEDTLS_CIPHER_MODE_CFB)}\par
00253     {\cf22 "CIPHER_MODE_CFB"}, {\cf20 //no-check-names}\par
00254 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_MODE_CFB */}{\cf21 }\par
00255 {\cf21 #if defined(MBEDTLS_CIPHER_MODE_CTR)}\par
00256     {\cf22 "CIPHER_MODE_CTR"}, {\cf20 //no-check-names}\par
00257 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_MODE_CTR */}{\cf21 }\par
00258 {\cf21 #if defined(MBEDTLS_CIPHER_MODE_OFB)}\par
00259     {\cf22 "CIPHER_MODE_OFB"}, {\cf20 //no-check-names}\par
00260 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_MODE_OFB */}{\cf21 }\par
00261 {\cf21 #if defined(MBEDTLS_CIPHER_MODE_XTS)}\par
00262     {\cf22 "CIPHER_MODE_XTS"}, {\cf20 //no-check-names}\par
00263 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_MODE_XTS */}{\cf21 }\par
00264 {\cf21 #if defined(MBEDTLS_CIPHER_NULL_CIPHER)}\par
00265     {\cf22 "CIPHER_NULL_CIPHER"}, {\cf20 //no-check-names}\par
00266 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_NULL_CIPHER */}{\cf21 }\par
00267 {\cf21 #if defined(MBEDTLS_CIPHER_PADDING_PKCS7)}\par
00268     {\cf22 "CIPHER_PADDING_PKCS7"}, {\cf20 //no-check-names}\par
00269 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_PADDING_PKCS7 */}{\cf21 }\par
00270 {\cf21 #if defined(MBEDTLS_CIPHER_PADDING_ONE_AND_ZEROS)}\par
00271     {\cf22 "CIPHER_PADDING_ONE_AND_ZEROS"}, {\cf20 //no-check-names}\par
00272 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_PADDING_ONE_AND_ZEROS */}{\cf21 }\par
00273 {\cf21 #if defined(MBEDTLS_CIPHER_PADDING_ZEROS_AND_LEN)}\par
00274     {\cf22 "CIPHER_PADDING_ZEROS_AND_LEN"}, {\cf20 //no-check-names}\par
00275 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_PADDING_ZEROS_AND_LEN */}{\cf21 }\par
00276 {\cf21 #if defined(MBEDTLS_CIPHER_PADDING_ZEROS)}\par
00277     {\cf22 "CIPHER_PADDING_ZEROS"}, {\cf20 //no-check-names}\par
00278 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_PADDING_ZEROS */}{\cf21 }\par
00279 {\cf21 #if defined(MBEDTLS_CTR_DRBG_USE_128_BIT_KEY)}\par
00280     {\cf22 "CTR_DRBG_USE_128_BIT_KEY"}, {\cf20 //no-check-names}\par
00281 {\cf21 #endif }{\cf20 /* MBEDTLS_CTR_DRBG_USE_128_BIT_KEY */}{\cf21 }\par
00282 {\cf21 #if defined(MBEDTLS_ECDH_VARIANT_EVEREST_ENABLED)}\par
00283     {\cf22 "ECDH_VARIANT_EVEREST_ENABLED"}, {\cf20 //no-check-names}\par
00284 {\cf21 #endif }{\cf20 /* MBEDTLS_ECDH_VARIANT_EVEREST_ENABLED */}{\cf21 }\par
00285 {\cf21 #if defined(MBEDTLS_ECP_DP_SECP192R1_ENABLED)}\par
00286     {\cf22 "ECP_DP_SECP192R1_ENABLED"}, {\cf20 //no-check-names}\par
00287 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_SECP192R1_ENABLED */}{\cf21 }\par
00288 {\cf21 #if defined(MBEDTLS_ECP_DP_SECP224R1_ENABLED)}\par
00289     {\cf22 "ECP_DP_SECP224R1_ENABLED"}, {\cf20 //no-check-names}\par
00290 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_SECP224R1_ENABLED */}{\cf21 }\par
00291 {\cf21 #if defined(MBEDTLS_ECP_DP_SECP256R1_ENABLED)}\par
00292     {\cf22 "ECP_DP_SECP256R1_ENABLED"}, {\cf20 //no-check-names}\par
00293 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_SECP256R1_ENABLED */}{\cf21 }\par
00294 {\cf21 #if defined(MBEDTLS_ECP_DP_SECP384R1_ENABLED)}\par
00295     {\cf22 "ECP_DP_SECP384R1_ENABLED"}, {\cf20 //no-check-names}\par
00296 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_SECP384R1_ENABLED */}{\cf21 }\par
00297 {\cf21 #if defined(MBEDTLS_ECP_DP_SECP521R1_ENABLED)}\par
00298     {\cf22 "ECP_DP_SECP521R1_ENABLED"}, {\cf20 //no-check-names}\par
00299 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_SECP521R1_ENABLED */}{\cf21 }\par
00300 {\cf21 #if defined(MBEDTLS_ECP_DP_SECP192K1_ENABLED)}\par
00301     {\cf22 "ECP_DP_SECP192K1_ENABLED"}, {\cf20 //no-check-names}\par
00302 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_SECP192K1_ENABLED */}{\cf21 }\par
00303 {\cf21 #if defined(MBEDTLS_ECP_DP_SECP224K1_ENABLED)}\par
00304     {\cf22 "ECP_DP_SECP224K1_ENABLED"}, {\cf20 //no-check-names}\par
00305 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_SECP224K1_ENABLED */}{\cf21 }\par
00306 {\cf21 #if defined(MBEDTLS_ECP_DP_SECP256K1_ENABLED)}\par
00307     {\cf22 "ECP_DP_SECP256K1_ENABLED"}, {\cf20 //no-check-names}\par
00308 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_SECP256K1_ENABLED */}{\cf21 }\par
00309 {\cf21 #if defined(MBEDTLS_ECP_DP_BP256R1_ENABLED)}\par
00310     {\cf22 "ECP_DP_BP256R1_ENABLED"}, {\cf20 //no-check-names}\par
00311 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_BP256R1_ENABLED */}{\cf21 }\par
00312 {\cf21 #if defined(MBEDTLS_ECP_DP_BP384R1_ENABLED)}\par
00313     {\cf22 "ECP_DP_BP384R1_ENABLED"}, {\cf20 //no-check-names}\par
00314 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_BP384R1_ENABLED */}{\cf21 }\par
00315 {\cf21 #if defined(MBEDTLS_ECP_DP_BP512R1_ENABLED)}\par
00316     {\cf22 "ECP_DP_BP512R1_ENABLED"}, {\cf20 //no-check-names}\par
00317 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_BP512R1_ENABLED */}{\cf21 }\par
00318 {\cf21 #if defined(MBEDTLS_ECP_DP_CURVE25519_ENABLED)}\par
00319     {\cf22 "ECP_DP_CURVE25519_ENABLED"}, {\cf20 //no-check-names}\par
00320 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_CURVE25519_ENABLED */}{\cf21 }\par
00321 {\cf21 #if defined(MBEDTLS_ECP_DP_CURVE448_ENABLED)}\par
00322     {\cf22 "ECP_DP_CURVE448_ENABLED"}, {\cf20 //no-check-names}\par
00323 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_DP_CURVE448_ENABLED */}{\cf21 }\par
00324 {\cf21 #if defined(MBEDTLS_ECP_NIST_OPTIM)}\par
00325     {\cf22 "ECP_NIST_OPTIM"}, {\cf20 //no-check-names}\par
00326 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_NIST_OPTIM */}{\cf21 }\par
00327 {\cf21 #if defined(MBEDTLS_ECP_RESTARTABLE)}\par
00328     {\cf22 "ECP_RESTARTABLE"}, {\cf20 //no-check-names}\par
00329 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_RESTARTABLE */}{\cf21 }\par
00330 {\cf21 #if defined(MBEDTLS_ECP_WITH_MPI_UINT)}\par
00331     {\cf22 "ECP_WITH_MPI_UINT"}, {\cf20 //no-check-names}\par
00332 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_WITH_MPI_UINT */}{\cf21 }\par
00333 {\cf21 #if defined(MBEDTLS_ECDSA_DETERMINISTIC)}\par
00334     {\cf22 "ECDSA_DETERMINISTIC"}, {\cf20 //no-check-names}\par
00335 {\cf21 #endif }{\cf20 /* MBEDTLS_ECDSA_DETERMINISTIC */}{\cf21 }\par
00336 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_PSK_ENABLED)}\par
00337     {\cf22 "KEY_EXCHANGE_PSK_ENABLED"}, {\cf20 //no-check-names}\par
00338 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_PSK_ENABLED */}{\cf21 }\par
00339 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_DHE_PSK_ENABLED)}\par
00340     {\cf22 "KEY_EXCHANGE_DHE_PSK_ENABLED"}, {\cf20 //no-check-names}\par
00341 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_DHE_PSK_ENABLED */}{\cf21 }\par
00342 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_ECDHE_PSK_ENABLED)}\par
00343     {\cf22 "KEY_EXCHANGE_ECDHE_PSK_ENABLED"}, {\cf20 //no-check-names}\par
00344 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_ECDHE_PSK_ENABLED */}{\cf21 }\par
00345 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_RSA_PSK_ENABLED)}\par
00346     {\cf22 "KEY_EXCHANGE_RSA_PSK_ENABLED"}, {\cf20 //no-check-names}\par
00347 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_RSA_PSK_ENABLED */}{\cf21 }\par
00348 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_RSA_ENABLED)}\par
00349     {\cf22 "KEY_EXCHANGE_RSA_ENABLED"}, {\cf20 //no-check-names}\par
00350 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_RSA_ENABLED */}{\cf21 }\par
00351 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_DHE_RSA_ENABLED)}\par
00352     {\cf22 "KEY_EXCHANGE_DHE_RSA_ENABLED"}, {\cf20 //no-check-names}\par
00353 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_DHE_RSA_ENABLED */}{\cf21 }\par
00354 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_ECDHE_RSA_ENABLED)}\par
00355     {\cf22 "KEY_EXCHANGE_ECDHE_RSA_ENABLED"}, {\cf20 //no-check-names}\par
00356 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_ECDHE_RSA_ENABLED */}{\cf21 }\par
00357 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA_ENABLED)}\par
00358     {\cf22 "KEY_EXCHANGE_ECDHE_ECDSA_ENABLED"}, {\cf20 //no-check-names}\par
00359 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA_ENABLED */}{\cf21 }\par
00360 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA_ENABLED)}\par
00361     {\cf22 "KEY_EXCHANGE_ECDH_ECDSA_ENABLED"}, {\cf20 //no-check-names}\par
00362 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA_ENABLED */}{\cf21 }\par
00363 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_ECDH_RSA_ENABLED)}\par
00364     {\cf22 "KEY_EXCHANGE_ECDH_RSA_ENABLED"}, {\cf20 //no-check-names}\par
00365 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_ECDH_RSA_ENABLED */}{\cf21 }\par
00366 {\cf21 #if defined(MBEDTLS_KEY_EXCHANGE_ECJPAKE_ENABLED)}\par
00367     {\cf22 "KEY_EXCHANGE_ECJPAKE_ENABLED"}, {\cf20 //no-check-names}\par
00368 {\cf21 #endif }{\cf20 /* MBEDTLS_KEY_EXCHANGE_ECJPAKE_ENABLED */}{\cf21 }\par
00369 {\cf21 #if defined(MBEDTLS_PK_PARSE_EC_EXTENDED)}\par
00370     {\cf22 "PK_PARSE_EC_EXTENDED"}, {\cf20 //no-check-names}\par
00371 {\cf21 #endif }{\cf20 /* MBEDTLS_PK_PARSE_EC_EXTENDED */}{\cf21 }\par
00372 {\cf21 #if defined(MBEDTLS_PK_PARSE_EC_COMPRESSED)}\par
00373     {\cf22 "PK_PARSE_EC_COMPRESSED"}, {\cf20 //no-check-names}\par
00374 {\cf21 #endif }{\cf20 /* MBEDTLS_PK_PARSE_EC_COMPRESSED */}{\cf21 }\par
00375 {\cf21 #if defined(MBEDTLS_ERROR_STRERROR_DUMMY)}\par
00376     {\cf22 "ERROR_STRERROR_DUMMY"}, {\cf20 //no-check-names}\par
00377 {\cf21 #endif }{\cf20 /* MBEDTLS_ERROR_STRERROR_DUMMY */}{\cf21 }\par
00378 {\cf21 #if defined(MBEDTLS_GENPRIME)}\par
00379     {\cf22 "GENPRIME"}, {\cf20 //no-check-names}\par
00380 {\cf21 #endif }{\cf20 /* MBEDTLS_GENPRIME */}{\cf21 }\par
00381 {\cf21 #if defined(MBEDTLS_FS_IO)}\par
00382     {\cf22 "FS_IO"}, {\cf20 //no-check-names}\par
00383 {\cf21 #endif }{\cf20 /* MBEDTLS_FS_IO */}{\cf21 }\par
00384 {\cf21 #if defined(MBEDTLS_NO_DEFAULT_ENTROPY_SOURCES)}\par
00385     {\cf22 "NO_DEFAULT_ENTROPY_SOURCES"}, {\cf20 //no-check-names}\par
00386 {\cf21 #endif }{\cf20 /* MBEDTLS_NO_DEFAULT_ENTROPY_SOURCES */}{\cf21 }\par
00387 {\cf21 #if defined(MBEDTLS_NO_PLATFORM_ENTROPY)}\par
00388     {\cf22 "NO_PLATFORM_ENTROPY"}, {\cf20 //no-check-names}\par
00389 {\cf21 #endif }{\cf20 /* MBEDTLS_NO_PLATFORM_ENTROPY */}{\cf21 }\par
00390 {\cf21 #if defined(MBEDTLS_ENTROPY_FORCE_SHA256)}\par
00391     {\cf22 "ENTROPY_FORCE_SHA256"}, {\cf20 //no-check-names}\par
00392 {\cf21 #endif }{\cf20 /* MBEDTLS_ENTROPY_FORCE_SHA256 */}{\cf21 }\par
00393 {\cf21 #if defined(MBEDTLS_ENTROPY_NV_SEED)}\par
00394     {\cf22 "ENTROPY_NV_SEED"}, {\cf20 //no-check-names}\par
00395 {\cf21 #endif }{\cf20 /* MBEDTLS_ENTROPY_NV_SEED */}{\cf21 }\par
00396 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_KEY_ID_ENCODES_OWNER)}\par
00397     {\cf22 "PSA_CRYPTO_KEY_ID_ENCODES_OWNER"}, {\cf20 //no-check-names}\par
00398 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_KEY_ID_ENCODES_OWNER */}{\cf21 }\par
00399 {\cf21 #if defined(MBEDTLS_MEMORY_DEBUG)}\par
00400     {\cf22 "MEMORY_DEBUG"}, {\cf20 //no-check-names}\par
00401 {\cf21 #endif }{\cf20 /* MBEDTLS_MEMORY_DEBUG */}{\cf21 }\par
00402 {\cf21 #if defined(MBEDTLS_MEMORY_BACKTRACE)}\par
00403     {\cf22 "MEMORY_BACKTRACE"}, {\cf20 //no-check-names}\par
00404 {\cf21 #endif }{\cf20 /* MBEDTLS_MEMORY_BACKTRACE */}{\cf21 }\par
00405 {\cf21 #if defined(MBEDTLS_PK_RSA_ALT_SUPPORT)}\par
00406     {\cf22 "PK_RSA_ALT_SUPPORT"}, {\cf20 //no-check-names}\par
00407 {\cf21 #endif }{\cf20 /* MBEDTLS_PK_RSA_ALT_SUPPORT */}{\cf21 }\par
00408 {\cf21 #if defined(MBEDTLS_PKCS1_V15)}\par
00409     {\cf22 "PKCS1_V15"}, {\cf20 //no-check-names}\par
00410 {\cf21 #endif }{\cf20 /* MBEDTLS_PKCS1_V15 */}{\cf21 }\par
00411 {\cf21 #if defined(MBEDTLS_PKCS1_V21)}\par
00412     {\cf22 "PKCS1_V21"}, {\cf20 //no-check-names}\par
00413 {\cf21 #endif }{\cf20 /* MBEDTLS_PKCS1_V21 */}{\cf21 }\par
00414 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_BUILTIN_KEYS)}\par
00415     {\cf22 "PSA_CRYPTO_BUILTIN_KEYS"}, {\cf20 //no-check-names}\par
00416 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_BUILTIN_KEYS */}{\cf21 }\par
00417 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_CLIENT)}\par
00418     {\cf22 "PSA_CRYPTO_CLIENT"}, {\cf20 //no-check-names}\par
00419 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_CLIENT */}{\cf21 }\par
00420 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_EXTERNAL_RNG)}\par
00421     {\cf22 "PSA_CRYPTO_EXTERNAL_RNG"}, {\cf20 //no-check-names}\par
00422 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_EXTERNAL_RNG */}{\cf21 }\par
00423 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_SPM)}\par
00424     {\cf22 "PSA_CRYPTO_SPM"}, {\cf20 //no-check-names}\par
00425 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_SPM */}{\cf21 }\par
00426 {\cf21 #if defined(MBEDTLS_PSA_KEY_STORE_DYNAMIC)}\par
00427     {\cf22 "PSA_KEY_STORE_DYNAMIC"}, {\cf20 //no-check-names}\par
00428 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_KEY_STORE_DYNAMIC */}{\cf21 }\par
00429 {\cf21 #if defined(MBEDTLS_PSA_P256M_DRIVER_ENABLED)}\par
00430     {\cf22 "PSA_P256M_DRIVER_ENABLED"}, {\cf20 //no-check-names}\par
00431 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_P256M_DRIVER_ENABLED */}{\cf21 }\par
00432 {\cf21 #if defined(MBEDTLS_PSA_INJECT_ENTROPY)}\par
00433     {\cf22 "PSA_INJECT_ENTROPY"}, {\cf20 //no-check-names}\par
00434 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_INJECT_ENTROPY */}{\cf21 }\par
00435 {\cf21 #if defined(MBEDTLS_PSA_ASSUME_EXCLUSIVE_BUFFERS)}\par
00436     {\cf22 "PSA_ASSUME_EXCLUSIVE_BUFFERS"}, {\cf20 //no-check-names}\par
00437 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_ASSUME_EXCLUSIVE_BUFFERS */}{\cf21 }\par
00438 {\cf21 #if defined(MBEDTLS_RSA_NO_CRT)}\par
00439     {\cf22 "RSA_NO_CRT"}, {\cf20 //no-check-names}\par
00440 {\cf21 #endif }{\cf20 /* MBEDTLS_RSA_NO_CRT */}{\cf21 }\par
00441 {\cf21 #if defined(MBEDTLS_SELF_TEST)}\par
00442     {\cf22 "SELF_TEST"}, {\cf20 //no-check-names}\par
00443 {\cf21 #endif }{\cf20 /* MBEDTLS_SELF_TEST */}{\cf21 }\par
00444 {\cf21 #if defined(MBEDTLS_SHA256_SMALLER)}\par
00445     {\cf22 "SHA256_SMALLER"}, {\cf20 //no-check-names}\par
00446 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA256_SMALLER */}{\cf21 }\par
00447 {\cf21 #if defined(MBEDTLS_SHA512_SMALLER)}\par
00448     {\cf22 "SHA512_SMALLER"}, {\cf20 //no-check-names}\par
00449 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA512_SMALLER */}{\cf21 }\par
00450 {\cf21 #if defined(MBEDTLS_SSL_ALL_ALERT_MESSAGES)}\par
00451     {\cf22 "SSL_ALL_ALERT_MESSAGES"}, {\cf20 //no-check-names}\par
00452 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_ALL_ALERT_MESSAGES */}{\cf21 }\par
00453 {\cf21 #if defined(MBEDTLS_SSL_DTLS_CONNECTION_ID)}\par
00454     {\cf22 "SSL_DTLS_CONNECTION_ID"}, {\cf20 //no-check-names}\par
00455 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_DTLS_CONNECTION_ID */}{\cf21 }\par
00456 {\cf21 #if defined(MBEDTLS_SSL_DTLS_CONNECTION_ID_COMPAT)}\par
00457     {\cf22 "SSL_DTLS_CONNECTION_ID_COMPAT"}, {\cf20 //no-check-names}\par
00458 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_DTLS_CONNECTION_ID_COMPAT */}{\cf21 }\par
00459 {\cf21 #if defined(MBEDTLS_SSL_ASYNC_PRIVATE)}\par
00460     {\cf22 "SSL_ASYNC_PRIVATE"}, {\cf20 //no-check-names}\par
00461 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_ASYNC_PRIVATE */}{\cf21 }\par
00462 {\cf21 #if defined(MBEDTLS_SSL_CLI_ALLOW_WEAK_CERTIFICATE_VERIFICATION_WITHOUT_HOSTNAME)}\par
00463     {\cf22 "SSL_CLI_ALLOW_WEAK_CERTIFICATE_VERIFICATION_WITHOUT_HOSTNAME"}, {\cf20 //no-check-names}\par
00464 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_CLI_ALLOW_WEAK_CERTIFICATE_VERIFICATION_WITHOUT_HOSTNAME */}{\cf21 }\par
00465 {\cf21 #if defined(MBEDTLS_SSL_CONTEXT_SERIALIZATION)}\par
00466     {\cf22 "SSL_CONTEXT_SERIALIZATION"}, {\cf20 //no-check-names}\par
00467 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_CONTEXT_SERIALIZATION */}{\cf21 }\par
00468 {\cf21 #if defined(MBEDTLS_SSL_DEBUG_ALL)}\par
00469     {\cf22 "SSL_DEBUG_ALL"}, {\cf20 //no-check-names}\par
00470 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_DEBUG_ALL */}{\cf21 }\par
00471 {\cf21 #if defined(MBEDTLS_SSL_ENCRYPT_THEN_MAC)}\par
00472     {\cf22 "SSL_ENCRYPT_THEN_MAC"}, {\cf20 //no-check-names}\par
00473 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_ENCRYPT_THEN_MAC */}{\cf21 }\par
00474 {\cf21 #if defined(MBEDTLS_SSL_EXTENDED_MASTER_SECRET)}\par
00475     {\cf22 "SSL_EXTENDED_MASTER_SECRET"}, {\cf20 //no-check-names}\par
00476 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_EXTENDED_MASTER_SECRET */}{\cf21 }\par
00477 {\cf21 #if defined(MBEDTLS_SSL_KEEP_PEER_CERTIFICATE)}\par
00478     {\cf22 "SSL_KEEP_PEER_CERTIFICATE"}, {\cf20 //no-check-names}\par
00479 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_KEEP_PEER_CERTIFICATE */}{\cf21 }\par
00480 {\cf21 #if defined(MBEDTLS_SSL_RENEGOTIATION)}\par
00481     {\cf22 "SSL_RENEGOTIATION"}, {\cf20 //no-check-names}\par
00482 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_RENEGOTIATION */}{\cf21 }\par
00483 {\cf21 #if defined(MBEDTLS_SSL_MAX_FRAGMENT_LENGTH)}\par
00484     {\cf22 "SSL_MAX_FRAGMENT_LENGTH"}, {\cf20 //no-check-names}\par
00485 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_MAX_FRAGMENT_LENGTH */}{\cf21 }\par
00486 {\cf21 #if defined(MBEDTLS_SSL_RECORD_SIZE_LIMIT)}\par
00487     {\cf22 "SSL_RECORD_SIZE_LIMIT"}, {\cf20 //no-check-names}\par
00488 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_RECORD_SIZE_LIMIT */}{\cf21 }\par
00489 {\cf21 #if defined(MBEDTLS_SSL_PROTO_TLS1_2)}\par
00490     {\cf22 "SSL_PROTO_TLS1_2"}, {\cf20 //no-check-names}\par
00491 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_PROTO_TLS1_2 */}{\cf21 }\par
00492 {\cf21 #if defined(MBEDTLS_SSL_PROTO_TLS1_3)}\par
00493     {\cf22 "SSL_PROTO_TLS1_3"}, {\cf20 //no-check-names}\par
00494 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_PROTO_TLS1_3 */}{\cf21 }\par
00495 {\cf21 #if defined(MBEDTLS_SSL_TLS1_3_COMPATIBILITY_MODE)}\par
00496     {\cf22 "SSL_TLS1_3_COMPATIBILITY_MODE"}, {\cf20 //no-check-names}\par
00497 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_TLS1_3_COMPATIBILITY_MODE */}{\cf21 }\par
00498 {\cf21 #if defined(MBEDTLS_SSL_TLS1_3_KEY_EXCHANGE_MODE_PSK_ENABLED)}\par
00499     {\cf22 "SSL_TLS1_3_KEY_EXCHANGE_MODE_PSK_ENABLED"}, {\cf20 //no-check-names}\par
00500 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_TLS1_3_KEY_EXCHANGE_MODE_PSK_ENABLED */}{\cf21 }\par
00501 {\cf21 #if defined(MBEDTLS_SSL_TLS1_3_KEY_EXCHANGE_MODE_EPHEMERAL_ENABLED)}\par
00502     {\cf22 "SSL_TLS1_3_KEY_EXCHANGE_MODE_EPHEMERAL_ENABLED"}, {\cf20 //no-check-names}\par
00503 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_TLS1_3_KEY_EXCHANGE_MODE_EPHEMERAL_ENABLED */}{\cf21 }\par
00504 {\cf21 #if defined(MBEDTLS_SSL_TLS1_3_KEY_EXCHANGE_MODE_PSK_EPHEMERAL_ENABLED)}\par
00505     {\cf22 "SSL_TLS1_3_KEY_EXCHANGE_MODE_PSK_EPHEMERAL_ENABLED"}, {\cf20 //no-check-names}\par
00506 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_TLS1_3_KEY_EXCHANGE_MODE_PSK_EPHEMERAL_ENABLED */}{\cf21 }\par
00507 {\cf21 #if defined(MBEDTLS_SSL_EARLY_DATA)}\par
00508     {\cf22 "SSL_EARLY_DATA"}, {\cf20 //no-check-names}\par
00509 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_EARLY_DATA */}{\cf21 }\par
00510 {\cf21 #if defined(MBEDTLS_SSL_PROTO_DTLS)}\par
00511     {\cf22 "SSL_PROTO_DTLS"}, {\cf20 //no-check-names}\par
00512 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_PROTO_DTLS */}{\cf21 }\par
00513 {\cf21 #if defined(MBEDTLS_SSL_ALPN)}\par
00514     {\cf22 "SSL_ALPN"}, {\cf20 //no-check-names}\par
00515 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_ALPN */}{\cf21 }\par
00516 {\cf21 #if defined(MBEDTLS_SSL_DTLS_ANTI_REPLAY)}\par
00517     {\cf22 "SSL_DTLS_ANTI_REPLAY"}, {\cf20 //no-check-names}\par
00518 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_DTLS_ANTI_REPLAY */}{\cf21 }\par
00519 {\cf21 #if defined(MBEDTLS_SSL_DTLS_HELLO_VERIFY)}\par
00520     {\cf22 "SSL_DTLS_HELLO_VERIFY"}, {\cf20 //no-check-names}\par
00521 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_DTLS_HELLO_VERIFY */}{\cf21 }\par
00522 {\cf21 #if defined(MBEDTLS_SSL_DTLS_SRTP)}\par
00523     {\cf22 "SSL_DTLS_SRTP"}, {\cf20 //no-check-names}\par
00524 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_DTLS_SRTP */}{\cf21 }\par
00525 {\cf21 #if defined(MBEDTLS_SSL_DTLS_CLIENT_PORT_REUSE)}\par
00526     {\cf22 "SSL_DTLS_CLIENT_PORT_REUSE"}, {\cf20 //no-check-names}\par
00527 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_DTLS_CLIENT_PORT_REUSE */}{\cf21 }\par
00528 {\cf21 #if defined(MBEDTLS_SSL_SESSION_TICKETS)}\par
00529     {\cf22 "SSL_SESSION_TICKETS"}, {\cf20 //no-check-names}\par
00530 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_SESSION_TICKETS */}{\cf21 }\par
00531 {\cf21 #if defined(MBEDTLS_SSL_SERVER_NAME_INDICATION)}\par
00532     {\cf22 "SSL_SERVER_NAME_INDICATION"}, {\cf20 //no-check-names}\par
00533 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_SERVER_NAME_INDICATION */}{\cf21 }\par
00534 {\cf21 #if defined(MBEDTLS_SSL_VARIABLE_BUFFER_LENGTH)}\par
00535     {\cf22 "SSL_VARIABLE_BUFFER_LENGTH"}, {\cf20 //no-check-names}\par
00536 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_VARIABLE_BUFFER_LENGTH */}{\cf21 }\par
00537 {\cf21 #if defined(MBEDTLS_TEST_CONSTANT_FLOW_MEMSAN)}\par
00538     {\cf22 "TEST_CONSTANT_FLOW_MEMSAN"}, {\cf20 //no-check-names}\par
00539 {\cf21 #endif }{\cf20 /* MBEDTLS_TEST_CONSTANT_FLOW_MEMSAN */}{\cf21 }\par
00540 {\cf21 #if defined(MBEDTLS_TEST_CONSTANT_FLOW_VALGRIND)}\par
00541     {\cf22 "TEST_CONSTANT_FLOW_VALGRIND"}, {\cf20 //no-check-names}\par
00542 {\cf21 #endif }{\cf20 /* MBEDTLS_TEST_CONSTANT_FLOW_VALGRIND */}{\cf21 }\par
00543 {\cf21 #if defined(MBEDTLS_TEST_HOOKS)}\par
00544     {\cf22 "TEST_HOOKS"}, {\cf20 //no-check-names}\par
00545 {\cf21 #endif }{\cf20 /* MBEDTLS_TEST_HOOKS */}{\cf21 }\par
00546 {\cf21 #if defined(MBEDTLS_THREADING_ALT)}\par
00547     {\cf22 "THREADING_ALT"}, {\cf20 //no-check-names}\par
00548 {\cf21 #endif }{\cf20 /* MBEDTLS_THREADING_ALT */}{\cf21 }\par
00549 {\cf21 #if defined(MBEDTLS_THREADING_PTHREAD)}\par
00550     {\cf22 "THREADING_PTHREAD"}, {\cf20 //no-check-names}\par
00551 {\cf21 #endif }{\cf20 /* MBEDTLS_THREADING_PTHREAD */}{\cf21 }\par
00552 {\cf21 #if defined(MBEDTLS_USE_PSA_CRYPTO)}\par
00553     {\cf22 "USE_PSA_CRYPTO"}, {\cf20 //no-check-names}\par
00554 {\cf21 #endif }{\cf20 /* MBEDTLS_USE_PSA_CRYPTO */}{\cf21 }\par
00555 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_CONFIG)}\par
00556     {\cf22 "PSA_CRYPTO_CONFIG"}, {\cf20 //no-check-names}\par
00557 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_CONFIG */}{\cf21 }\par
00558 {\cf21 #if defined(MBEDTLS_VERSION_FEATURES)}\par
00559     {\cf22 "VERSION_FEATURES"}, {\cf20 //no-check-names}\par
00560 {\cf21 #endif }{\cf20 /* MBEDTLS_VERSION_FEATURES */}{\cf21 }\par
00561 {\cf21 #if defined(MBEDTLS_X509_TRUSTED_CERTIFICATE_CALLBACK)}\par
00562     {\cf22 "X509_TRUSTED_CERTIFICATE_CALLBACK"}, {\cf20 //no-check-names}\par
00563 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_TRUSTED_CERTIFICATE_CALLBACK */}{\cf21 }\par
00564 {\cf21 #if defined(MBEDTLS_X509_REMOVE_INFO)}\par
00565     {\cf22 "X509_REMOVE_INFO"}, {\cf20 //no-check-names}\par
00566 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_REMOVE_INFO */}{\cf21 }\par
00567 {\cf21 #if defined(MBEDTLS_X509_RSASSA_PSS_SUPPORT)}\par
00568     {\cf22 "X509_RSASSA_PSS_SUPPORT"}, {\cf20 //no-check-names}\par
00569 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_RSASSA_PSS_SUPPORT */}{\cf21 }\par
00570 {\cf21 #if defined(MBEDTLS_AESNI_C)}\par
00571     {\cf22 "AESNI_C"}, {\cf20 //no-check-names}\par
00572 {\cf21 #endif }{\cf20 /* MBEDTLS_AESNI_C */}{\cf21 }\par
00573 {\cf21 #if defined(MBEDTLS_AESCE_C)}\par
00574     {\cf22 "AESCE_C"}, {\cf20 //no-check-names}\par
00575 {\cf21 #endif }{\cf20 /* MBEDTLS_AESCE_C */}{\cf21 }\par
00576 {\cf21 #if defined(MBEDTLS_AES_C)}\par
00577     {\cf22 "AES_C"}, {\cf20 //no-check-names}\par
00578 {\cf21 #endif }{\cf20 /* MBEDTLS_AES_C */}{\cf21 }\par
00579 {\cf21 #if defined(MBEDTLS_ASN1_PARSE_C)}\par
00580     {\cf22 "ASN1_PARSE_C"}, {\cf20 //no-check-names}\par
00581 {\cf21 #endif }{\cf20 /* MBEDTLS_ASN1_PARSE_C */}{\cf21 }\par
00582 {\cf21 #if defined(MBEDTLS_ASN1_WRITE_C)}\par
00583     {\cf22 "ASN1_WRITE_C"}, {\cf20 //no-check-names}\par
00584 {\cf21 #endif }{\cf20 /* MBEDTLS_ASN1_WRITE_C */}{\cf21 }\par
00585 {\cf21 #if defined(MBEDTLS_BASE64_C)}\par
00586     {\cf22 "BASE64_C"}, {\cf20 //no-check-names}\par
00587 {\cf21 #endif }{\cf20 /* MBEDTLS_BASE64_C */}{\cf21 }\par
00588 {\cf21 #if defined(MBEDTLS_BLOCK_CIPHER_NO_DECRYPT)}\par
00589     {\cf22 "BLOCK_CIPHER_NO_DECRYPT"}, {\cf20 //no-check-names}\par
00590 {\cf21 #endif }{\cf20 /* MBEDTLS_BLOCK_CIPHER_NO_DECRYPT */}{\cf21 }\par
00591 {\cf21 #if defined(MBEDTLS_BIGNUM_C)}\par
00592     {\cf22 "BIGNUM_C"}, {\cf20 //no-check-names}\par
00593 {\cf21 #endif }{\cf20 /* MBEDTLS_BIGNUM_C */}{\cf21 }\par
00594 {\cf21 #if defined(MBEDTLS_CAMELLIA_C)}\par
00595     {\cf22 "CAMELLIA_C"}, {\cf20 //no-check-names}\par
00596 {\cf21 #endif }{\cf20 /* MBEDTLS_CAMELLIA_C */}{\cf21 }\par
00597 {\cf21 #if defined(MBEDTLS_ARIA_C)}\par
00598     {\cf22 "ARIA_C"}, {\cf20 //no-check-names}\par
00599 {\cf21 #endif }{\cf20 /* MBEDTLS_ARIA_C */}{\cf21 }\par
00600 {\cf21 #if defined(MBEDTLS_CCM_C)}\par
00601     {\cf22 "CCM_C"}, {\cf20 //no-check-names}\par
00602 {\cf21 #endif }{\cf20 /* MBEDTLS_CCM_C */}{\cf21 }\par
00603 {\cf21 #if defined(MBEDTLS_CHACHA20_C)}\par
00604     {\cf22 "CHACHA20_C"}, {\cf20 //no-check-names}\par
00605 {\cf21 #endif }{\cf20 /* MBEDTLS_CHACHA20_C */}{\cf21 }\par
00606 {\cf21 #if defined(MBEDTLS_CHACHAPOLY_C)}\par
00607     {\cf22 "CHACHAPOLY_C"}, {\cf20 //no-check-names}\par
00608 {\cf21 #endif }{\cf20 /* MBEDTLS_CHACHAPOLY_C */}{\cf21 }\par
00609 {\cf21 #if defined(MBEDTLS_CIPHER_C)}\par
00610     {\cf22 "CIPHER_C"}, {\cf20 //no-check-names}\par
00611 {\cf21 #endif }{\cf20 /* MBEDTLS_CIPHER_C */}{\cf21 }\par
00612 {\cf21 #if defined(MBEDTLS_CMAC_C)}\par
00613     {\cf22 "CMAC_C"}, {\cf20 //no-check-names}\par
00614 {\cf21 #endif }{\cf20 /* MBEDTLS_CMAC_C */}{\cf21 }\par
00615 {\cf21 #if defined(MBEDTLS_CTR_DRBG_C)}\par
00616     {\cf22 "CTR_DRBG_C"}, {\cf20 //no-check-names}\par
00617 {\cf21 #endif }{\cf20 /* MBEDTLS_CTR_DRBG_C */}{\cf21 }\par
00618 {\cf21 #if defined(MBEDTLS_DEBUG_C)}\par
00619     {\cf22 "DEBUG_C"}, {\cf20 //no-check-names}\par
00620 {\cf21 #endif }{\cf20 /* MBEDTLS_DEBUG_C */}{\cf21 }\par
00621 {\cf21 #if defined(MBEDTLS_DES_C)}\par
00622     {\cf22 "DES_C"}, {\cf20 //no-check-names}\par
00623 {\cf21 #endif }{\cf20 /* MBEDTLS_DES_C */}{\cf21 }\par
00624 {\cf21 #if defined(MBEDTLS_DHM_C)}\par
00625     {\cf22 "DHM_C"}, {\cf20 //no-check-names}\par
00626 {\cf21 #endif }{\cf20 /* MBEDTLS_DHM_C */}{\cf21 }\par
00627 {\cf21 #if defined(MBEDTLS_ECDH_C)}\par
00628     {\cf22 "ECDH_C"}, {\cf20 //no-check-names}\par
00629 {\cf21 #endif }{\cf20 /* MBEDTLS_ECDH_C */}{\cf21 }\par
00630 {\cf21 #if defined(MBEDTLS_ECDSA_C)}\par
00631     {\cf22 "ECDSA_C"}, {\cf20 //no-check-names}\par
00632 {\cf21 #endif }{\cf20 /* MBEDTLS_ECDSA_C */}{\cf21 }\par
00633 {\cf21 #if defined(MBEDTLS_ECJPAKE_C)}\par
00634     {\cf22 "ECJPAKE_C"}, {\cf20 //no-check-names}\par
00635 {\cf21 #endif }{\cf20 /* MBEDTLS_ECJPAKE_C */}{\cf21 }\par
00636 {\cf21 #if defined(MBEDTLS_ECP_C)}\par
00637     {\cf22 "ECP_C"}, {\cf20 //no-check-names}\par
00638 {\cf21 #endif }{\cf20 /* MBEDTLS_ECP_C */}{\cf21 }\par
00639 {\cf21 #if defined(MBEDTLS_ENTROPY_C)}\par
00640     {\cf22 "ENTROPY_C"}, {\cf20 //no-check-names}\par
00641 {\cf21 #endif }{\cf20 /* MBEDTLS_ENTROPY_C */}{\cf21 }\par
00642 {\cf21 #if defined(MBEDTLS_ERROR_C)}\par
00643     {\cf22 "ERROR_C"}, {\cf20 //no-check-names}\par
00644 {\cf21 #endif }{\cf20 /* MBEDTLS_ERROR_C */}{\cf21 }\par
00645 {\cf21 #if defined(MBEDTLS_GCM_C)}\par
00646     {\cf22 "GCM_C"}, {\cf20 //no-check-names}\par
00647 {\cf21 #endif }{\cf20 /* MBEDTLS_GCM_C */}{\cf21 }\par
00648 {\cf21 #if defined(MBEDTLS_GCM_LARGE_TABLE)}\par
00649     {\cf22 "GCM_LARGE_TABLE"}, {\cf20 //no-check-names}\par
00650 {\cf21 #endif }{\cf20 /* MBEDTLS_GCM_LARGE_TABLE */}{\cf21 }\par
00651 {\cf21 #if defined(MBEDTLS_HKDF_C)}\par
00652     {\cf22 "HKDF_C"}, {\cf20 //no-check-names}\par
00653 {\cf21 #endif }{\cf20 /* MBEDTLS_HKDF_C */}{\cf21 }\par
00654 {\cf21 #if defined(MBEDTLS_HMAC_DRBG_C)}\par
00655     {\cf22 "HMAC_DRBG_C"}, {\cf20 //no-check-names}\par
00656 {\cf21 #endif }{\cf20 /* MBEDTLS_HMAC_DRBG_C */}{\cf21 }\par
00657 {\cf21 #if defined(MBEDTLS_LMS_C)}\par
00658     {\cf22 "LMS_C"}, {\cf20 //no-check-names}\par
00659 {\cf21 #endif }{\cf20 /* MBEDTLS_LMS_C */}{\cf21 }\par
00660 {\cf21 #if defined(MBEDTLS_LMS_PRIVATE)}\par
00661     {\cf22 "LMS_PRIVATE"}, {\cf20 //no-check-names}\par
00662 {\cf21 #endif }{\cf20 /* MBEDTLS_LMS_PRIVATE */}{\cf21 }\par
00663 {\cf21 #if defined(MBEDTLS_NIST_KW_C)}\par
00664     {\cf22 "NIST_KW_C"}, {\cf20 //no-check-names}\par
00665 {\cf21 #endif }{\cf20 /* MBEDTLS_NIST_KW_C */}{\cf21 }\par
00666 {\cf21 #if defined(MBEDTLS_MD_C)}\par
00667     {\cf22 "MD_C"}, {\cf20 //no-check-names}\par
00668 {\cf21 #endif }{\cf20 /* MBEDTLS_MD_C */}{\cf21 }\par
00669 {\cf21 #if defined(MBEDTLS_MD5_C)}\par
00670     {\cf22 "MD5_C"}, {\cf20 //no-check-names}\par
00671 {\cf21 #endif }{\cf20 /* MBEDTLS_MD5_C */}{\cf21 }\par
00672 {\cf21 #if defined(MBEDTLS_MEMORY_BUFFER_ALLOC_C)}\par
00673     {\cf22 "MEMORY_BUFFER_ALLOC_C"}, {\cf20 //no-check-names}\par
00674 {\cf21 #endif }{\cf20 /* MBEDTLS_MEMORY_BUFFER_ALLOC_C */}{\cf21 }\par
00675 {\cf21 #if defined(MBEDTLS_NET_C)}\par
00676     {\cf22 "NET_C"}, {\cf20 //no-check-names}\par
00677 {\cf21 #endif }{\cf20 /* MBEDTLS_NET_C */}{\cf21 }\par
00678 {\cf21 #if defined(MBEDTLS_OID_C)}\par
00679     {\cf22 "OID_C"}, {\cf20 //no-check-names}\par
00680 {\cf21 #endif }{\cf20 /* MBEDTLS_OID_C */}{\cf21 }\par
00681 {\cf21 #if defined(MBEDTLS_PADLOCK_C)}\par
00682     {\cf22 "PADLOCK_C"}, {\cf20 //no-check-names}\par
00683 {\cf21 #endif }{\cf20 /* MBEDTLS_PADLOCK_C */}{\cf21 }\par
00684 {\cf21 #if defined(MBEDTLS_PEM_PARSE_C)}\par
00685     {\cf22 "PEM_PARSE_C"}, {\cf20 //no-check-names}\par
00686 {\cf21 #endif }{\cf20 /* MBEDTLS_PEM_PARSE_C */}{\cf21 }\par
00687 {\cf21 #if defined(MBEDTLS_PEM_WRITE_C)}\par
00688     {\cf22 "PEM_WRITE_C"}, {\cf20 //no-check-names}\par
00689 {\cf21 #endif }{\cf20 /* MBEDTLS_PEM_WRITE_C */}{\cf21 }\par
00690 {\cf21 #if defined(MBEDTLS_PK_C)}\par
00691     {\cf22 "PK_C"}, {\cf20 //no-check-names}\par
00692 {\cf21 #endif }{\cf20 /* MBEDTLS_PK_C */}{\cf21 }\par
00693 {\cf21 #if defined(MBEDTLS_PK_PARSE_C)}\par
00694     {\cf22 "PK_PARSE_C"}, {\cf20 //no-check-names}\par
00695 {\cf21 #endif }{\cf20 /* MBEDTLS_PK_PARSE_C */}{\cf21 }\par
00696 {\cf21 #if defined(MBEDTLS_PK_WRITE_C)}\par
00697     {\cf22 "PK_WRITE_C"}, {\cf20 //no-check-names}\par
00698 {\cf21 #endif }{\cf20 /* MBEDTLS_PK_WRITE_C */}{\cf21 }\par
00699 {\cf21 #if defined(MBEDTLS_PKCS5_C)}\par
00700     {\cf22 "PKCS5_C"}, {\cf20 //no-check-names}\par
00701 {\cf21 #endif }{\cf20 /* MBEDTLS_PKCS5_C */}{\cf21 }\par
00702 {\cf21 #if defined(MBEDTLS_PKCS7_C)}\par
00703     {\cf22 "PKCS7_C"}, {\cf20 //no-check-names}\par
00704 {\cf21 #endif }{\cf20 /* MBEDTLS_PKCS7_C */}{\cf21 }\par
00705 {\cf21 #if defined(MBEDTLS_PKCS12_C)}\par
00706     {\cf22 "PKCS12_C"}, {\cf20 //no-check-names}\par
00707 {\cf21 #endif }{\cf20 /* MBEDTLS_PKCS12_C */}{\cf21 }\par
00708 {\cf21 #if defined(MBEDTLS_PLATFORM_C)}\par
00709     {\cf22 "PLATFORM_C"}, {\cf20 //no-check-names}\par
00710 {\cf21 #endif }{\cf20 /* MBEDTLS_PLATFORM_C */}{\cf21 }\par
00711 {\cf21 #if defined(MBEDTLS_POLY1305_C)}\par
00712     {\cf22 "POLY1305_C"}, {\cf20 //no-check-names}\par
00713 {\cf21 #endif }{\cf20 /* MBEDTLS_POLY1305_C */}{\cf21 }\par
00714 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_C)}\par
00715     {\cf22 "PSA_CRYPTO_C"}, {\cf20 //no-check-names}\par
00716 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_C */}{\cf21 }\par
00717 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_SE_C)}\par
00718     {\cf22 "PSA_CRYPTO_SE_C"}, {\cf20 //no-check-names}\par
00719 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_SE_C */}{\cf21 }\par
00720 {\cf21 #if defined(MBEDTLS_PSA_CRYPTO_STORAGE_C)}\par
00721     {\cf22 "PSA_CRYPTO_STORAGE_C"}, {\cf20 //no-check-names}\par
00722 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_CRYPTO_STORAGE_C */}{\cf21 }\par
00723 {\cf21 #if defined(MBEDTLS_PSA_ITS_FILE_C)}\par
00724     {\cf22 "PSA_ITS_FILE_C"}, {\cf20 //no-check-names}\par
00725 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_ITS_FILE_C */}{\cf21 }\par
00726 {\cf21 #if defined(MBEDTLS_PSA_STATIC_KEY_SLOTS)}\par
00727     {\cf22 "PSA_STATIC_KEY_SLOTS"}, {\cf20 //no-check-names}\par
00728 {\cf21 #endif }{\cf20 /* MBEDTLS_PSA_STATIC_KEY_SLOTS */}{\cf21 }\par
00729 {\cf21 #if defined(MBEDTLS_RIPEMD160_C)}\par
00730     {\cf22 "RIPEMD160_C"}, {\cf20 //no-check-names}\par
00731 {\cf21 #endif }{\cf20 /* MBEDTLS_RIPEMD160_C */}{\cf21 }\par
00732 {\cf21 #if defined(MBEDTLS_RSA_C)}\par
00733     {\cf22 "RSA_C"}, {\cf20 //no-check-names}\par
00734 {\cf21 #endif }{\cf20 /* MBEDTLS_RSA_C */}{\cf21 }\par
00735 {\cf21 #if defined(MBEDTLS_SHA1_C)}\par
00736     {\cf22 "SHA1_C"}, {\cf20 //no-check-names}\par
00737 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA1_C */}{\cf21 }\par
00738 {\cf21 #if defined(MBEDTLS_SHA224_C)}\par
00739     {\cf22 "SHA224_C"}, {\cf20 //no-check-names}\par
00740 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA224_C */}{\cf21 }\par
00741 {\cf21 #if defined(MBEDTLS_SHA256_C)}\par
00742     {\cf22 "SHA256_C"}, {\cf20 //no-check-names}\par
00743 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA256_C */}{\cf21 }\par
00744 {\cf21 #if defined(MBEDTLS_SHA256_USE_ARMV8_A_CRYPTO_IF_PRESENT)}\par
00745     {\cf22 "SHA256_USE_ARMV8_A_CRYPTO_IF_PRESENT"}, {\cf20 //no-check-names}\par
00746 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA256_USE_ARMV8_A_CRYPTO_IF_PRESENT */}{\cf21 }\par
00747 {\cf21 #if defined(MBEDTLS_SHA256_USE_A64_CRYPTO_IF_PRESENT)}\par
00748     {\cf22 "SHA256_USE_A64_CRYPTO_IF_PRESENT"}, {\cf20 //no-check-names}\par
00749 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA256_USE_A64_CRYPTO_IF_PRESENT */}{\cf21 }\par
00750 {\cf21 #if defined(MBEDTLS_SHA256_USE_ARMV8_A_CRYPTO_ONLY)}\par
00751     {\cf22 "SHA256_USE_ARMV8_A_CRYPTO_ONLY"}, {\cf20 //no-check-names}\par
00752 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA256_USE_ARMV8_A_CRYPTO_ONLY */}{\cf21 }\par
00753 {\cf21 #if defined(MBEDTLS_SHA256_USE_A64_CRYPTO_ONLY)}\par
00754     {\cf22 "SHA256_USE_A64_CRYPTO_ONLY"}, {\cf20 //no-check-names}\par
00755 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA256_USE_A64_CRYPTO_ONLY */}{\cf21 }\par
00756 {\cf21 #if defined(MBEDTLS_SHA384_C)}\par
00757     {\cf22 "SHA384_C"}, {\cf20 //no-check-names}\par
00758 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA384_C */}{\cf21 }\par
00759 {\cf21 #if defined(MBEDTLS_SHA512_C)}\par
00760     {\cf22 "SHA512_C"}, {\cf20 //no-check-names}\par
00761 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA512_C */}{\cf21 }\par
00762 {\cf21 #if defined(MBEDTLS_SHA3_C)}\par
00763     {\cf22 "SHA3_C"}, {\cf20 //no-check-names}\par
00764 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA3_C */}{\cf21 }\par
00765 {\cf21 #if defined(MBEDTLS_SHA512_USE_A64_CRYPTO_IF_PRESENT)}\par
00766     {\cf22 "SHA512_USE_A64_CRYPTO_IF_PRESENT"}, {\cf20 //no-check-names}\par
00767 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA512_USE_A64_CRYPTO_IF_PRESENT */}{\cf21 }\par
00768 {\cf21 #if defined(MBEDTLS_SHA512_USE_A64_CRYPTO_ONLY)}\par
00769     {\cf22 "SHA512_USE_A64_CRYPTO_ONLY"}, {\cf20 //no-check-names}\par
00770 {\cf21 #endif }{\cf20 /* MBEDTLS_SHA512_USE_A64_CRYPTO_ONLY */}{\cf21 }\par
00771 {\cf21 #if defined(MBEDTLS_SSL_CACHE_C)}\par
00772     {\cf22 "SSL_CACHE_C"}, {\cf20 //no-check-names}\par
00773 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_CACHE_C */}{\cf21 }\par
00774 {\cf21 #if defined(MBEDTLS_SSL_COOKIE_C)}\par
00775     {\cf22 "SSL_COOKIE_C"}, {\cf20 //no-check-names}\par
00776 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_COOKIE_C */}{\cf21 }\par
00777 {\cf21 #if defined(MBEDTLS_SSL_TICKET_C)}\par
00778     {\cf22 "SSL_TICKET_C"}, {\cf20 //no-check-names}\par
00779 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_TICKET_C */}{\cf21 }\par
00780 {\cf21 #if defined(MBEDTLS_SSL_CLI_C)}\par
00781     {\cf22 "SSL_CLI_C"}, {\cf20 //no-check-names}\par
00782 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_CLI_C */}{\cf21 }\par
00783 {\cf21 #if defined(MBEDTLS_SSL_SRV_C)}\par
00784     {\cf22 "SSL_SRV_C"}, {\cf20 //no-check-names}\par
00785 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_SRV_C */}{\cf21 }\par
00786 {\cf21 #if defined(MBEDTLS_SSL_TLS_C)}\par
00787     {\cf22 "SSL_TLS_C"}, {\cf20 //no-check-names}\par
00788 {\cf21 #endif }{\cf20 /* MBEDTLS_SSL_TLS_C */}{\cf21 }\par
00789 {\cf21 #if defined(MBEDTLS_THREADING_C)}\par
00790     {\cf22 "THREADING_C"}, {\cf20 //no-check-names}\par
00791 {\cf21 #endif }{\cf20 /* MBEDTLS_THREADING_C */}{\cf21 }\par
00792 {\cf21 #if defined(MBEDTLS_TIMING_C)}\par
00793     {\cf22 "TIMING_C"}, {\cf20 //no-check-names}\par
00794 {\cf21 #endif }{\cf20 /* MBEDTLS_TIMING_C */}{\cf21 }\par
00795 {\cf21 #if defined(MBEDTLS_VERSION_C)}\par
00796     {\cf22 "VERSION_C"}, {\cf20 //no-check-names}\par
00797 {\cf21 #endif }{\cf20 /* MBEDTLS_VERSION_C */}{\cf21 }\par
00798 {\cf21 #if defined(MBEDTLS_X509_USE_C)}\par
00799     {\cf22 "X509_USE_C"}, {\cf20 //no-check-names}\par
00800 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_USE_C */}{\cf21 }\par
00801 {\cf21 #if defined(MBEDTLS_X509_CRT_PARSE_C)}\par
00802     {\cf22 "X509_CRT_PARSE_C"}, {\cf20 //no-check-names}\par
00803 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_CRT_PARSE_C */}{\cf21 }\par
00804 {\cf21 #if defined(MBEDTLS_X509_CRL_PARSE_C)}\par
00805     {\cf22 "X509_CRL_PARSE_C"}, {\cf20 //no-check-names}\par
00806 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_CRL_PARSE_C */}{\cf21 }\par
00807 {\cf21 #if defined(MBEDTLS_X509_CSR_PARSE_C)}\par
00808     {\cf22 "X509_CSR_PARSE_C"}, {\cf20 //no-check-names}\par
00809 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_CSR_PARSE_C */}{\cf21 }\par
00810 {\cf21 #if defined(MBEDTLS_X509_CREATE_C)}\par
00811     {\cf22 "X509_CREATE_C"}, {\cf20 //no-check-names}\par
00812 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_CREATE_C */}{\cf21 }\par
00813 {\cf21 #if defined(MBEDTLS_X509_CRT_WRITE_C)}\par
00814     {\cf22 "X509_CRT_WRITE_C"}, {\cf20 //no-check-names}\par
00815 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_CRT_WRITE_C */}{\cf21 }\par
00816 {\cf21 #if defined(MBEDTLS_X509_CSR_WRITE_C)}\par
00817     {\cf22 "X509_CSR_WRITE_C"}, {\cf20 //no-check-names}\par
00818 {\cf21 #endif }{\cf20 /* MBEDTLS_X509_CSR_WRITE_C */}{\cf21 }\par
00819 {\cf21 #endif }{\cf20 /* MBEDTLS_VERSION_FEATURES */}{\cf21 }\par
00820     NULL\par
00821 \};\par
00822 \par
00823 {\cf18 int} mbedtls_version_check_feature({\cf17 const} {\cf18 char} *feature)\par
00824 \{\par
00825     {\cf17 const} {\cf18 char} * {\cf17 const} *idx = features;\par
00826 \par
00827     {\cf19 if} (*idx == NULL) \{\par
00828         {\cf19 return} -2;\par
00829     \}\par
00830 \par
00831     {\cf19 if} (feature == NULL) \{\par
00832         {\cf19 return} -1;\par
00833     \}\par
00834 \par
00835     {\cf19 if} (strncmp(feature, {\cf22 "MBEDTLS_"}, 8)) \{\par
00836         {\cf19 return} -1;\par
00837     \}\par
00838 \par
00839     feature += 8;\par
00840 \par
00841     {\cf19 while} (*idx != NULL) \{\par
00842         {\cf19 if} (!strcmp(*idx, feature)) \{\par
00843             {\cf19 return} 0;\par
00844         \}\par
00845         idx++;\par
00846     \}\par
00847     {\cf19 return} -1;\par
00848 \}\par
00849 \par
00850 {\cf21 #endif }{\cf20 /* MBEDTLS_VERSION_C */}{\cf21 }\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/main/guia2_ej1.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/main/guia2_ej1.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/main/guia2_ej1.c}
{\bkmkstart AAAAAAACTT}
{\bkmkend AAAAAAACTT}
{
\pard\plain \s18\widctlpar\fs22\cgrid {\f2 #include <stdio.h>}\par
{\f2 #include <stdint.h>}\par
{\f2 #include <stdbool.h>}\par
{\f2 #include "freertos/FreeRTOS.h"}\par
{\f2 #include "freertos/task.h"}\par
{\f2 #include "led.h"}\par
{\f2 #include "hc_sr04.h"}\par
{\f2 #include "gpio_mcu.h"}\par
{\f2 #include "switch.h"}\par
{\f2 #include "lcditse0803.h"}\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
defines\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
#define {\b CONFIG_DELAY_PERIOD}\~ 1000\par
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Funciones\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
void {\b app_main} (void)\par
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid {\i {\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Funci\'F3n principal de la aplicaci\'F3n. }{
}\par
}\par}
}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Variables\par
\pard\plain 

{
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
TaskHandle_t {\b led1_task_handle} = NULL\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
TaskHandle_t {\b led2_task_handle} = NULL\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
TaskHandle_t {\b led3_task_handle} = NULL\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b act_med} = false\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
bool {\b hold} = false\par
\pard\plain \s120\fi-360\li360\widctlpar\jclisttab\tx360{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\ls1\adjustright \fs20\cgrid 
uint16_t {\b medida} = 0\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAACTU}
{\bkmkend AAAAAAACTU}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de \'ABdefine\'BB\par
\pard\plain 
{\xe \v CONFIG_DELAY_PERIOD\:guia2_ej1.c}
{\xe \v guia2_ej1.c\:CONFIG_DELAY_PERIOD}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
#define CONFIG_DELAY_PERIOD\~ 1000}}
\par
{\bkmkstart AAAAAAACTV}
{\bkmkend AAAAAAACTV}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 50} del archivo {\b guia2_ej1.c}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAACTW}
{\bkmkend AAAAAAACTW}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de funciones\par
\pard\plain 
{\xe \v app_main\:guia2_ej1.c}
{\xe \v guia2_ej1.c\:app_main}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
void app_main (void )}}
\par
{\bkmkstart AAAAAAACTX}
{\bkmkend AAAAAAACTX}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Funci\'F3n principal de la aplicaci\'F3n. }}\par
{\s17\sa60\sb30\widctlpar\qj \fs22\cgrid 
Inicializa los perif\'E9ricos (LEDs, switches, HC-SR04, display) \par
 y crea las cuatro tareas FreeRTOS: Teclas, Medir, LEDs y Display. \par
}{
Definici\'F3n en la l\'EDnea {\b 179} del archivo {\b guia2_ej1.c}.}\par
}
{\pard\widctlpar\brdrb\brdrs\brdrw5\brsp20 \adjustright \par}
{\bkmkstart AAAAAAACTY}
{\bkmkend AAAAAAACTY}
\pard\plain \s3\sb240\sa60\keepn\widctlpar\adjustright \b\f1\cgrid 
Documentaci\'F3n de variables\par
\pard\plain 
{\xe \v act_med\:guia2_ej1.c}
{\xe \v guia2_ej1.c\:act_med}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool act_med = false}}
\par
{\bkmkstart AAAAAAACTZ}
{\bkmkend AAAAAAACTZ}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 55} del archivo {\b guia2_ej1.c}.}\par
}
{\xe \v hold\:guia2_ej1.c}
{\xe \v guia2_ej1.c\:hold}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
bool hold = false}}
\par
{\bkmkstart AAAAAAACUA}
{\bkmkend AAAAAAACUA}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 56} del archivo {\b guia2_ej1.c}.}\par
}
{\xe \v led1_task_handle\:guia2_ej1.c}
{\xe \v guia2_ej1.c\:led1_task_handle}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
TaskHandle_t led1_task_handle = NULL}}
\par
{\bkmkstart AAAAAAACUB}
{\bkmkend AAAAAAACUB}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 52} del archivo {\b guia2_ej1.c}.}\par
}
{\xe \v led2_task_handle\:guia2_ej1.c}
{\xe \v guia2_ej1.c\:led2_task_handle}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
TaskHandle_t led2_task_handle = NULL}}
\par
{\bkmkstart AAAAAAACUC}
{\bkmkend AAAAAAACUC}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 53} del archivo {\b guia2_ej1.c}.}\par
}
{\xe \v led3_task_handle\:guia2_ej1.c}
{\xe \v guia2_ej1.c\:led3_task_handle}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
TaskHandle_t led3_task_handle = NULL}}
\par
{\bkmkstart AAAAAAACUD}
{\bkmkend AAAAAAACUD}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 54} del archivo {\b guia2_ej1.c}.}\par
}
{\xe \v medida\:guia2_ej1.c}
{\xe \v guia2_ej1.c\:medida}
\pard\plain \s4\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs20\cgrid {
{\b 
uint16_t medida = 0}}
\par
{\bkmkstart AAAAAAACUE}
{\bkmkend AAAAAAACUE}
{
\pard\plain \s61\li360\sa60\sb30\qj\widctlpar\qj\adjustright \fs20\cgrid 
\par
{
Definici\'F3n en la l\'EDnea {\b 57} del archivo {\b guia2_ej1.c}.}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
guia2_ej1.c\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/main/guia2_ej1.c}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/main/guia2_ej1.c}
{\bkmkstart AAAAAAAAAM}
{\bkmkend AAAAAAAAAM}
Ir a la documentaci\'F3n de este archivo.\par
{
\par
\pard\plain \s40\li0\widctlpar\adjustright \shading1000\cbpat8 \f2\fs16\cgrid 00001 \par
00037 \par
00038 {\cf20 /*==================[inclusions]=============================================*/}\par
00039 {\cf21 #include <stdio.h>}\par
00040 {\cf21 #include <stdint.h>}\par
00041 {\cf21 #include <stdbool.h>}\par
00042 {\cf21 #include "freertos/FreeRTOS.h"}\par
00043 {\cf21 #include "freertos/task.h"}\par
00044 {\cf21 #include "led.h"}\par
00045 {\cf21 #include "hc_sr04.h"}\par
00046 {\cf21 #include "gpio_mcu.h"}\par
00047 {\cf21 #include "switch.h"}\par
00048 {\cf21 #include "lcditse0803.h"}\par
00049 {\cf20 /*==================[macros and definitions]=================================*/}\par
00050 {\cf21 #define CONFIG_DELAY_PERIOD 1000}\par
00051 {\cf20 /*==================[internal data definition]===============================*/}\par
00052 TaskHandle_t led1_task_handle = NULL;\par
00053 TaskHandle_t led2_task_handle = NULL;\par
00054 TaskHandle_t led3_task_handle = NULL;\par
00055 {\cf18 bool} act_med = {\cf17 false};\par
00056 {\cf18 bool} hold = {\cf17 false};\par
00057 uint16_t medida = 0;\par
00058 {\cf20 /*==================[internal functions declaration]=========================*/}\par
00067 {\cf17 static} {\cf18 void} Teclas({\cf18 void} *pvParameters)\par
00068 \{\par
00069     uint8_t teclas;\par
00070     {\cf19 while} (1)\par
00071     \{\par
00072         teclas = SwitchesRead();\par
00073         {\cf19 switch} (teclas)\par
00074         \{\par
00075         {\cf19 case} SWITCH_1:\par
00076             act_med = !act_med;\par
00077             {\cf19 break};\par
00078 \par
00079         {\cf19 case} SWITCH_2:\par
00080             hold = !hold;\par
00081             {\cf19 break};\par
00082         \}\par
00083         vTaskDelay(CONFIG_DELAY_PERIOD / portTICK_PERIOD_MS);\par
00084     \}\par
00085 \}\par
00093 {\cf17 static} {\cf18 void} Medir({\cf18 void} *pvParameters)\par
00094 \{\par
00095     {\cf19 while} (1)\par
00096     \{\par
00097         {\cf19 if} (act_med)\par
00098         \{\par
00099             medida = HcSr04ReadDistanceInCentimeters();\par
00100         \}\par
00101         vTaskDelay(CONFIG_DELAY_PERIOD / portTICK_PERIOD_MS);\par
00102     \}\par
00103 \}\par
00114 {\cf17 static} {\cf18 void} LEDs({\cf18 void} *pvParameters)\par
00115 \{\par
00116     {\cf19 while} (1)\par
00117     \{\par
00118         {\cf19 if} (act_med)\par
00119         \{\par
00120             {\cf19 if} (medida < 10)\par
00121                 LedsOffAll();\par
00122             {\cf19 else} {\cf19 if} (medida < 20)\par
00123             \{\par
00124                 LedOn(LED_1);\par
00125                 LedOff(LED_2);\par
00126                 LedOff(LED_3);\par
00127             \}\par
00128             {\cf19 else} {\cf19 if} (medida < 30)\par
00129             \{\par
00130                 LedOn(LED_1);\par
00131                 LedOn(LED_2);\par
00132                 LedOff(LED_3);\par
00133             \}\par
00134             {\cf19 else}\par
00135             \{\par
00136                 LedOn(LED_1);\par
00137                 LedOn(LED_2);\par
00138                 LedOn(LED_3);\par
00139             \}\par
00140         \}\par
00141         {\cf19 else}\par
00142         \{\par
00143             LedsOffAll();\par
00144         \}\par
00145         vTaskDelay(CONFIG_DELAY_PERIOD / portTICK_PERIOD_MS);\par
00146     \}\par
00147 \}\par
00156 {\cf17 static} {\cf18 void} Display({\cf18 void} *pvParameters)\par
00157 \{\par
00158     {\cf19 while} (1)\par
00159     \{\par
00160         {\cf19 if} (act_med)\par
00161         \{\par
00162             {\cf19 if} (!hold)\par
00163                 LcdItsE0803Write(medida);\par
00164         \}\par
00165         {\cf19 else}\par
00166         \{\par
00167             LcdItsE0803Off();\par
00168         \}\par
00169         vTaskDelay(CONFIG_DELAY_PERIOD / portTICK_PERIOD_MS);\par
00170     \}\par
00171 \}\par
00172 {\cf20 /*==================[external functions definition]==========================*/}\par
00179 {\cf18 void} app_main({\cf18 void})\par
00180 \{\par
00181     LedsInit();\par
00182     SwitchesInit();\par
00183     HcSr04Init(GPIO_3, GPIO_2);\par
00184     LcdItsE0803Init();\par
00185     xTaskCreate(Teclas, {\cf22 "Teclas"}, 512, NULL, 5, NULL);\par
00186     xTaskCreate(Medir, {\cf22 "Medir"}, 512, NULL, 5, NULL);\par
00187     xTaskCreate(LEDs, {\cf22 "LEDs"}, 512, NULL, 5, NULL);\par
00188     xTaskCreate(Display, {\cf22 "Display"}, 512, NULL, 5, NULL);\par
00189 \}\par
}
\par \pard\plain 

\pard\plain \sect\sbkpage
\s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
\pard\plain \s2\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs28\kerning28\cgrid 
Referencia del archivo C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/README.md\par \pard\plain 
{\tc\tcl2 \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/README.md}
{\xe \v C:/Repositorios/delaRosa_2C_2025/firmware/projects/guia2_ej1/README.md}
{\bkmkstart AAAAAAACUF}
{\bkmkend AAAAAAACUF}

\pard\plain \sect\sbkpage
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid 
\s1\sb240\sa60\keepn\widctlpar\adjustright \b\f1\fs36\kerning36\cgrid \'CDndice\par 
\pard\plain 
{\tc \v \'CDndice}
{\field\fldedit {\*\fldinst INDEX \\c2 \\*MERGEFORMAT}{\fldrslt INDEX}}
}
