{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510153332469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II 64-Bit " "Running Quartus II 64-Bit Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510153332470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 16:02:11 2017 " "Processing started: Wed Nov 08 16:02:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510153332470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1510153332470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb -t c:/altera/13.0sp1/quartus/common/tcl/internal/eco_flow_prepare.tcl ZustandsdiagrammLAufzeiten ZustandsdiagrammLAufzeiten " "Command: quartus_cdb -t c:/altera/13.0sp1/quartus/common/tcl/internal/eco_flow_prepare.tcl ZustandsdiagrammLAufzeiten ZustandsdiagrammLAufzeiten" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1510153332470 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "ZustandsdiagrammLAufzeiten ZustandsdiagrammLAufzeiten " "Quartus(args): ZustandsdiagrammLAufzeiten ZustandsdiagrammLAufzeiten" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Compiler Database Interface" 0 -1 1510153332470 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/13.0sp1/quartus/common/tcl/internal/eco_flow_prepare.tcl " "Evaluation of Tcl script c:/altera/13.0sp1/quartus/common/tcl/internal/eco_flow_prepare.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Compiler Database Interface" 0 -1 1510153334232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Compiler Database Interface was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510153334233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 16:02:14 2017 " "Processing ended: Wed Nov 08 16:02:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510153334233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510153334233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510153334233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1510153334233 ""}
{ "Info" "IFLOW_ERROR_COUNT" "ECO Fitting 0 s 0 s " "Quartus II ECO Fitting was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1510153334862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Compiler Database Interface" 0 -1 1510153335598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510153335603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 16:02:14 2017 " "Processing started: Wed Nov 08 16:02:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510153335603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510153335603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off ZustandsdiagrammLAufzeiten -c ZustandsdiagrammLAufzeiten --eco " "Command: quartus_fit --read_settings_files=on --write_settings_files=off ZustandsdiagrammLAufzeiten -c ZustandsdiagrammLAufzeiten --eco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510153335604 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510153335725 ""}
{ "Info" "0" "" "Project  = ZustandsdiagrammLAufzeiten" {  } {  } 0 0 "Project  = ZustandsdiagrammLAufzeiten" 0 0 "Fitter" 0 0 1510153335726 ""}
{ "Info" "0" "" "Revision = ZustandsdiagrammLAufzeiten" {  } {  } 0 0 "Revision = ZustandsdiagrammLAufzeiten" 0 0 "Fitter" 0 0 1510153335726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1510153336157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510153336215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510153336215 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510153336274 ""}
{ "Info" "IFITCC_FITCC_ECO_COMPILATION_ON" "" "ECO Fitter applying ECOs to previous post-fitting netlists" {  } {  } 0 171062 "ECO Fitter applying ECOs to previous post-fitting netlists" 0 0 "Fitter" 0 -1 1510153336374 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-Driven Compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-Driven Compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1510153336379 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510153337184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510153337184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510153337184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510153337185 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510153337185 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510153337185 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510153337185 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_ECO_MODIFIED_ATOM_E" "Pad to Core Delay Chain Processing clk " "Cannot modify ECO modified node \"clk\" with Pad to Core Delay Chain Processing" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 126041 "Cannot modify ECO modified node \"%2!s!\" with %1!s!" 0 0 "Fitter" 0 -1 1510153337215 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_ECO_MODIFIED_ATOM_E" "Pad to Core Delay Chain Processing clk " "Cannot modify ECO modified node \"clk\" with Pad to Core Delay Chain Processing" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 126041 "Cannot modify ECO modified node \"%2!s!\" with %1!s!" 0 0 "Fitter" 0 -1 1510153337216 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_ECO_MODIFIED_ATOM_E" "Pad to Core Delay Chain Processing reset " "Cannot modify ECO modified node \"reset\" with Pad to Core Delay Chain Processing" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 126041 "Cannot modify ECO modified node \"%2!s!\" with %1!s!" 0 0 "Fitter" 0 -1 1510153337216 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_ECO_MODIFIED_ATOM_E" "Pad to Core Delay Chain Processing reset " "Cannot modify ECO modified node \"reset\" with Pad to Core Delay Chain Processing" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 126041 "Cannot modify ECO modified node \"%2!s!\" with %1!s!" 0 0 "Fitter" 0 -1 1510153337216 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "clk~clkctrl 0 clk " "Clock Control Block clk~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block clk. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1510153337324 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "reset~clkctrl 0 reset " "Clock Control Block reset~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block reset. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1510153337324 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "clk~clkctrl Global Clock CLKCTRL_G3 " "Promoted clk~clkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510153337347 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510153337347 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "reset~clkctrl Global Clock CLKCTRL_G1 " "Promoted reset~clkctrl to use location or clock signal Global Clock CLKCTRL_G1" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510153337347 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510153337347 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510153337373 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510153337373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510153337474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510153337474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510153337475 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510153337475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510153337475 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510153337475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510153337476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1510153337476 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510153337476 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_ECO_MODIFIED_ATOM_E" "Pad to Core Delay Chain Processing clk " "Cannot modify ECO modified node \"clk\" with Pad to Core Delay Chain Processing" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 126041 "Cannot modify ECO modified node \"%2!s!\" with %1!s!" 0 0 "Fitter" 0 -1 1510153337479 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_ECO_MODIFIED_ATOM_E" "Pad to Core Delay Chain Processing clk " "Cannot modify ECO modified node \"clk\" with Pad to Core Delay Chain Processing" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 126041 "Cannot modify ECO modified node \"%2!s!\" with %1!s!" 0 0 "Fitter" 0 -1 1510153337479 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_ECO_MODIFIED_ATOM_E" "Pad to Core Delay Chain Processing reset " "Cannot modify ECO modified node \"reset\" with Pad to Core Delay Chain Processing" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 126041 "Cannot modify ECO modified node \"%2!s!\" with %1!s!" 0 0 "Fitter" 0 -1 1510153337484 ""}
{ "Warning" "WAMM_AMM_ATOM_MOD_ECO_MODIFIED_ATOM_E" "Pad to Core Delay Chain Processing reset " "Cannot modify ECO modified node \"reset\" with Pad to Core Delay Chain Processing" {  } { { "zustandsdiagrammlaufzeiten.vhd" "" { Text "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/zustandsdiagrammlaufzeiten.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 126041 "Cannot modify ECO modified node \"%2!s!\" with %1!s!" 0 0 "Fitter" 0 -1 1510153337484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510153338546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510153338666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510153338696 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510153338728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510153338729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510153338734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "88.89 " "Router is attempting to preserve 88.89 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1510153339488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y39 X47_Y51 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } { { "loc" "" { Generic "E:/FPGA Praktikum/1_Versuch/Faltungscodierer_Diagramm/Laufzeiten/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} 36 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1510153339510 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510153339510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510153339721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1510153339723 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1510153339723 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510153339723 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1510153339733 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510153339737 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510153340141 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510153340143 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y0 0 " "Pin \"y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510153340144 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y1 0 " "Pin \"y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510153340144 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1510153340144 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510153340545 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510153340675 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1510153340789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1094 " "Peak virtual memory: 1094 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510153341522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 16:02:21 2017 " "Processing ended: Wed Nov 08 16:02:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510153341522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510153341522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510153341522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510153341522 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510153342718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510153342724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 16:02:22 2017 " "Processing started: Wed Nov 08 16:02:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510153342724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510153342724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ZustandsdiagrammLAufzeiten -c ZustandsdiagrammLAufzeiten " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ZustandsdiagrammLAufzeiten -c ZustandsdiagrammLAufzeiten" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510153342725 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510153345012 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510153345171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510153346811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 16:02:26 2017 " "Processing ended: Wed Nov 08 16:02:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510153346811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510153346811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510153346811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510153346811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510153348280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II 64-Bit " "Running Quartus II 64-Bit Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510153348280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 16:02:27 2017 " "Processing started: Wed Nov 08 16:02:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510153348280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1510153348280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb -t c:/altera/13.0sp1/quartus/common/tcl/internal/eco_flow_finalize.tcl ZustandsdiagrammLAufzeiten ZustandsdiagrammLAufzeiten 0 " "Command: quartus_cdb -t c:/altera/13.0sp1/quartus/common/tcl/internal/eco_flow_finalize.tcl ZustandsdiagrammLAufzeiten ZustandsdiagrammLAufzeiten 0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1510153348280 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "ZustandsdiagrammLAufzeiten ZustandsdiagrammLAufzeiten 0 " "Quartus(args): ZustandsdiagrammLAufzeiten ZustandsdiagrammLAufzeiten 0" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Compiler Database Interface" 0 -1 1510153348280 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/13.0sp1/quartus/common/tcl/internal/eco_flow_finalize.tcl " "Evaluation of Tcl script c:/altera/13.0sp1/quartus/common/tcl/internal/eco_flow_finalize.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Compiler Database Interface" 0 -1 1510153350680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Compiler Database Interface was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510153350680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 16:02:30 2017 " "Processing ended: Wed Nov 08 16:02:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510153350680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510153350680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510153350680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1510153350680 ""}
{ "Info" "IFLOW_ERROR_COUNT" "ECO Fitting 0 s 11 s " "Quartus II ECO Fitting was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1510153351274 ""}
{ "Info" "IFLOW_ERROR_COUNT" "ECO Fitting 0 s 11 s " "Quartus II ECO Fitting was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1510153351274 ""}
