#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 21 15:28:25 2024
# Process ID: 14108
# Current directory: C:/Users/Ali/Pictures/Xilinx/new/pong_game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13468 C:\Users\Ali\Pictures\Xilinx\new\pong_game\project_1.xpr
# Log file: C:/Users/Ali/Pictures/Xilinx/new/pong_game/vivado.log
# Journal file: C:/Users/Ali/Pictures/Xilinx/new/pong_game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.xpr
open_bd_design {C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
add_files -norecurse C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/input_controller/input_controller.srcs/sources_1/new/input_controller.vhd
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/score_7seg.vhd C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/clk_div.vhd C:/Users/Ali/Pictures/Xilinx/new/pong_game/mine_made/7seg/project_1.srcs/sources_1/new/7seg.vhd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference score_7seg score_7seg_0
create_bd_cell -type module -reference input_controller input_controller_0
create_bd_cell -type module -reference input_controller input_controller_1
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins score_7seg_0/clk]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins score_7seg_0/reset]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins input_controller_0/clk]
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins input_controller_1/clk]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_0/btn_up]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_1/reset]
set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins input_controller_0/paddle_pos]
set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_1]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins input_controller_1/paddle_pos]
set_property -dict [list CONFIG.C_ALL_INPUTS {0} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_2]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins score_7seg_0/score]
startgroup
make_bd_pins_external  [get_bd_pins score_7seg_0/seg]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_2/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_rtl_0_0_1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_0/reset]
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_0/reset]
connect_bd_net [get_bd_ports reset_rtl_0_0] [get_bd_pins input_controller_1/reset]
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_2]
connect_bd_net [get_bd_pins score_7seg_0/score] [get_bd_pins axi_gpio_2/gpio_io_o]
set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins input_controller_0/paddle_pos]
set_property -dict [list CONFIG.C_GPIO_WIDTH {9} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_1]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_i] [get_bd_pins input_controller_1/paddle_pos]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_2/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins score_7seg_0/seg]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells score_7seg_0]
make_bd_intf_pins_external  [get_bd_cells score_7seg_0]
endgroup
set_property name seg [get_bd_ports seg_0]
set_property name an [get_bd_ports an_0]
startgroup
make_bd_pins_external  [get_bd_pins input_controller_0/btn_up]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins input_controller_0/btn_down]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins input_controller_1/btn_up]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins input_controller_1/btn_down]
endgroup
set_property name btn_up [get_bd_ports btn_up_0]
set_property name btn_right [get_bd_ports btn_down_0]
set_property name btn_left [get_bd_ports btn_up_1]
set_property name btn_down [get_bd_ports btn_down_1]
regenerate_bd_layout
set_property location {1821 394} [get_bd_ports uart_tx]
set_property location {1850 223} [get_bd_ports uart_tx]
set_property location {1821 385} [get_bd_ports uart_tx]
regenerate_bd_layout
set_property location {1879 422} [get_bd_ports uart_tx]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk -hwspec C:/Users/Ali/Pictures/Xilinx/new/pong_game/project_1.sdk/design_1_wrapper.hdf
