<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='525' ll='527' type='void llvm::SIMachineFunctionInfo::setHasSpilledSGPRs(bool Spill = true)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='913' u='c' c='_ZNK4llvm11SIInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterCl4379038'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1020' u='c' c='_ZNK4llvm11SIInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterCl8592773'/>
