
/home/taka/RISCV/mmRISC/simulation/modelsim/riscv-arch-test/riscv-arch-test/work/rv32i_m/M/remu-01.elf:     file format elf32-littleriscv


Disassembly of section .text.init:

90000000 <rvtest_entry_point>:

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN
90000000:	feedc0b7          	lui	ra,0xfeedc
90000004:	ead08093          	addi	ra,ra,-339 # feedbead <_end+0x6eed61a9>
90000008:	ff76e137          	lui	sp,0xff76e
9000000c:	f5610113          	addi	sp,sp,-170 # ff76df56 <_end+0x6f768252>
90000010:	7fbb71b7          	lui	gp,0x7fbb7
90000014:	fab18193          	addi	gp,gp,-85 # 7fbb6fab <offset+0x7fbb6c9f>
90000018:	bfddb237          	lui	tp,0xbfddb
9000001c:	7d520213          	addi	tp,tp,2005 # bfddb7d5 <_end+0x2fdd5ad1>
90000020:	00000297          	auipc	t0,0x0
90000024:	0d828293          	addi	t0,t0,216 # 900000f8 <rvtest_code_begin>
90000028:	00005317          	auipc	t1,0x5
9000002c:	fd830313          	addi	t1,t1,-40 # 90005000 <rvtest_data_begin>
90000030:	b7fbb3b7          	lui	t2,0xb7fbb
90000034:	6fa38393          	addi	t2,t2,1786 # b7fbb6fa <_end+0x27fb59f6>
90000038:	5bfde437          	lui	s0,0x5bfde
9000003c:	b7d40413          	addi	s0,s0,-1155 # 5bfddb7d <offset+0x5bfdd871>
90000040:	adfef4b7          	lui	s1,0xadfef
90000044:	dbe48493          	addi	s1,s1,-578 # adfeedbe <_end+0x1dfe90ba>
90000048:	56ff7537          	lui	a0,0x56ff7
9000004c:	6df50513          	addi	a0,a0,1759 # 56ff76df <offset+0x56ff73d3>
90000050:	ab7fc5b7          	lui	a1,0xab7fc
90000054:	b6f58593          	addi	a1,a1,-1169 # ab7fbb6f <_end+0x1b7f5e6b>
90000058:	d5bfe637          	lui	a2,0xd5bfe
9000005c:	db760613          	addi	a2,a2,-585 # d5bfddb7 <_end+0x45bf80b3>
90000060:	eadff6b7          	lui	a3,0xeadff
90000064:	edb68693          	addi	a3,a3,-293 # eadfeedb <_end+0x5adf91d7>
90000068:	f56ff737          	lui	a4,0xf56ff
9000006c:	76d70713          	addi	a4,a4,1901 # f56ff76d <_end+0x656f9a69>
90000070:	fab807b7          	lui	a5,0xfab80
90000074:	bb678793          	addi	a5,a5,-1098 # fab7fbb6 <_end+0x6ab79eb2>
90000078:	7d5c0837          	lui	a6,0x7d5c0
9000007c:	ddb80813          	addi	a6,a6,-549 # 7d5bfddb <offset+0x7d5bfacf>
90000080:	beae08b7          	lui	a7,0xbeae0
90000084:	eed88893          	addi	a7,a7,-275 # beadfeed <_end+0x2eada1e9>
90000088:	df570937          	lui	s2,0xdf570
9000008c:	f7690913          	addi	s2,s2,-138 # df56ff76 <_end+0x4f56a272>
90000090:	6fab89b7          	lui	s3,0x6fab8
90000094:	fbb98993          	addi	s3,s3,-69 # 6fab7fbb <offset+0x6fab7caf>
90000098:	b7d5ca37          	lui	s4,0xb7d5c
9000009c:	fdda0a13          	addi	s4,s4,-35 # b7d5bfdd <_end+0x27d562d9>
900000a0:	dbeaeab7          	lui	s5,0xdbeae
900000a4:	feea8a93          	addi	s5,s5,-18 # dbeadfee <_end+0x4bea82ea>
900000a8:	6df57b37          	lui	s6,0x6df57
900000ac:	ff7b0b13          	addi	s6,s6,-9 # 6df56ff7 <offset+0x6df56ceb>
900000b0:	b6fabbb7          	lui	s7,0xb6fab
900000b4:	7fbb8b93          	addi	s7,s7,2043 # b6fab7fb <_end+0x26fa5af7>
900000b8:	db7d6c37          	lui	s8,0xdb7d6
900000bc:	bfdc0c13          	addi	s8,s8,-1027 # db7d5bfd <_end+0x4b7cfef9>
900000c0:	edbebcb7          	lui	s9,0xedbeb
900000c4:	dfec8c93          	addi	s9,s9,-514 # edbeadfe <_end+0x5dbe50fa>
900000c8:	76df5d37          	lui	s10,0x76df5
900000cc:	6ffd0d13          	addi	s10,s10,1791 # 76df56ff <offset+0x76df53f3>
900000d0:	bb6fbdb7          	lui	s11,0xbb6fb
900000d4:	b7fd8d93          	addi	s11,s11,-1153 # bb6fab7f <_end+0x2b6f4e7b>
900000d8:	ddb7de37          	lui	t3,0xddb7d
900000dc:	5bfe0e13          	addi	t3,t3,1471 # ddb7d5bf <_end+0x4db778bb>
900000e0:	eedbfeb7          	lui	t4,0xeedbf
900000e4:	adfe8e93          	addi	t4,t4,-1313 # eedbeadf <_end+0x5edb8ddb>
900000e8:	f76dff37          	lui	t5,0xf76df
900000ec:	56ff0f13          	addi	t5,t5,1391 # f76df56f <_end+0x676d986b>
900000f0:	fbb70fb7          	lui	t6,0xfbb70
900000f4:	ab7f8f93          	addi	t6,t6,-1353 # fbb6fab7 <_end+0x6bb69db3>

900000f8 <rvtest_code_begin>:

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*M.*);def TEST_CASE_1=True;",remu)

RVTEST_SIGBASE( x19,signature_x19_1)
900000f8:	00005997          	auipc	s3,0x5
900000fc:	f1898993          	addi	s3,s3,-232 # 90005010 <begin_signature>

90000100 <inst_0>:

inst_0:
// rs1 == rd != rs2, rs1==x7, rs2==x21, rd==x7, rs1_val > 0 and rs2_val > 0, rs1_val != rs2_val and rs1_val > 0 and rs2_val > 0, rs1_val == 4294443007, rs2_val == 3221225471
// opcode: remu ; op1:x7; op2:x21; dest:x7; op1val:0xfff7ffff;  op2val:0xbfffffff
TEST_RR_OP(remu, x7, x7, x21, 0x3ff80000, 0xfff7ffff, 0xbfffffff, x19, 0, x23)
90000100:	fff803b7          	lui	t2,0xfff80
90000104:	fff38393          	addi	t2,t2,-1 # fff7ffff <_end+0x6ff7a2fb>
90000108:	c0000ab7          	lui	s5,0xc0000
9000010c:	fffa8a93          	addi	s5,s5,-1 # bfffffff <_end+0x2fffa2fb>
90000110:	0353f3b3          	remu	t2,t2,s5
90000114:	0079a023          	sw	t2,0(s3)

90000118 <inst_1>:

inst_1:
// rs1 == rs2 != rd, rs1==x9, rs2==x9, rd==x30, rs1_val == rs2_val and rs1_val > 0 and rs2_val > 0, rs1_val == 8388608, rs2_val == 8388608
// opcode: remu ; op1:x9; op2:x9; dest:x30; op1val:0x800000;  op2val:0x800000
TEST_RR_OP(remu, x30, x9, x9, 0x0, 0x800000, 0x800000, x19, 4, x23)
90000118:	008004b7          	lui	s1,0x800
9000011c:	008004b7          	lui	s1,0x800
90000120:	0294ff33          	remu	t5,s1,s1
90000124:	01e9a223          	sw	t5,4(s3)

90000128 <inst_2>:

inst_2:
// rs2 == rd != rs1, rs1==x26, rs2==x6, rd==x6, rs2_val == 0, rs1_val == 4294966271
// opcode: remu ; op1:x26; op2:x6; dest:x6; op1val:0xfffffbff;  op2val:0x0
TEST_RR_OP(remu, x6, x26, x6, 0xfffffbff, 0xfffffbff, 0x0, x19, 8, x23)
90000128:	bff00d13          	li	s10,-1025
9000012c:	00000313          	li	t1,0
90000130:	026d7333          	remu	t1,s10,t1
90000134:	0069a423          	sw	t1,8(s3)

90000138 <inst_3>:

inst_3:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==x17, rs2==x2, rd==x25, rs2_val == (2**(xlen)-1), rs1_val == 1024
// opcode: remu ; op1:x17; op2:x2; dest:x25; op1val:0x400;  op2val:0xffffffff
TEST_RR_OP(remu, x25, x17, x2, 0x400, 0x400, 0xffffffff, x19, 12, x23)
90000138:	40000893          	li	a7,1024
9000013c:	fff00113          	li	sp,-1
90000140:	0228fcb3          	remu	s9,a7,sp
90000144:	0199a623          	sw	s9,12(s3)

90000148 <inst_4>:

inst_4:
// rs1 == rs2 == rd, rs1==x16, rs2==x16, rd==x16, rs2_val == 1, rs1_val == 2863311530, rs1_val==2863311530 and rs2_val==1
// opcode: remu ; op1:x16; op2:x16; dest:x16; op1val:0xaaaaaaaa;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x16, x16, x16, 0x0, 0xaaaaaaaa, 0xaaaaaaaa, x19, 16, x23)
90000148:	aaaab837          	lui	a6,0xaaaab
9000014c:	aaa80813          	addi	a6,a6,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000150:	aaaab837          	lui	a6,0xaaaab
90000154:	aaa80813          	addi	a6,a6,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000158:	03087833          	remu	a6,a6,a6
9000015c:	0109a823          	sw	a6,16(s3)

90000160 <inst_5>:

inst_5:
// rs1==x2, rs2==x1, rd==x5, rs1_val == 0, rs1_val==0 and rs2_val==1717986918
// opcode: remu ; op1:x2; op2:x1; dest:x5; op1val:0x0;  op2val:0x66666666
TEST_RR_OP(remu, x5, x2, x1, 0x0, 0x0, 0x66666666, x19, 20, x23)
90000160:	00000113          	li	sp,0
90000164:	666660b7          	lui	ra,0x66666
90000168:	66608093          	addi	ra,ra,1638 # 66666666 <offset+0x6666635a>
9000016c:	021172b3          	remu	t0,sp,ra
90000170:	0059aa23          	sw	t0,20(s3)

90000174 <inst_6>:

inst_6:
// rs1==x1, rs2==x26, rd==x15, rs1_val == (2**(xlen)-1), rs2_val == 4294967291
// opcode: remu ; op1:x1; op2:x26; dest:x15; op1val:0xffffffff;  op2val:0xfffffffb
TEST_RR_OP(remu, x15, x1, x26, 0x4, 0xffffffff, 0xfffffffb, x19, 24, x23)
90000174:	fff00093          	li	ra,-1
90000178:	ffb00d13          	li	s10,-5
9000017c:	03a0f7b3          	remu	a5,ra,s10
90000180:	00f9ac23          	sw	a5,24(s3)

90000184 <inst_7>:

inst_7:
// rs1==x29, rs2==x15, rd==x0, rs1_val == 1, rs2_val == 4294934527
// opcode: remu ; op1:x29; op2:x15; dest:x0; op1val:0x1;  op2val:0xffff7fff
TEST_RR_OP(remu, x0, x29, x15, 0, 0x1, 0xffff7fff, x19, 28, x23)
90000184:	00100e93          	li	t4,1
90000188:	ffff87b7          	lui	a5,0xffff8
9000018c:	fff78793          	addi	a5,a5,-1 # ffff7fff <_end+0x6fff22fb>
90000190:	02fef033          	remu	zero,t4,a5
90000194:	0009ae23          	sw	zero,28(s3)

90000198 <inst_8>:

inst_8:
// rs1==x15, rs2==x31, rd==x28, rs2_val == 2, rs1_val == 4096
// opcode: remu ; op1:x15; op2:x31; dest:x28; op1val:0x1000;  op2val:0x2
TEST_RR_OP(remu, x28, x15, x31, 0x0, 0x1000, 0x2, x19, 32, x23)
90000198:	000017b7          	lui	a5,0x1
9000019c:	00200f93          	li	t6,2
900001a0:	03f7fe33          	remu	t3,a5,t6
900001a4:	03c9a023          	sw	t3,32(s3)

900001a8 <inst_9>:

inst_9:
// rs1==x3, rs2==x7, rd==x21, rs2_val == 4, rs1_val == 536870912
// opcode: remu ; op1:x3; op2:x7; dest:x21; op1val:0x20000000;  op2val:0x4
TEST_RR_OP(remu, x21, x3, x7, 0x0, 0x20000000, 0x4, x19, 36, x23)
900001a8:	200001b7          	lui	gp,0x20000
900001ac:	00400393          	li	t2,4
900001b0:	0271fab3          	remu	s5,gp,t2
900001b4:	0359a223          	sw	s5,36(s3)

900001b8 <inst_10>:

inst_10:
// rs1==x5, rs2==x11, rd==x20, rs2_val == 8, 
// opcode: remu ; op1:x5; op2:x11; dest:x20; op1val:0xd;  op2val:0x8
TEST_RR_OP(remu, x20, x5, x11, 0x5, 0xd, 0x8, x19, 40, x23)
900001b8:	00d00293          	li	t0,13
900001bc:	00800593          	li	a1,8
900001c0:	02b2fa33          	remu	s4,t0,a1
900001c4:	0349a423          	sw	s4,40(s3)

900001c8 <inst_11>:

inst_11:
// rs1==x30, rs2==x8, rd==x31, rs2_val == 16, 
// opcode: remu ; op1:x30; op2:x8; dest:x31; op1val:0x6;  op2val:0x10
TEST_RR_OP(remu, x31, x30, x8, 0x6, 0x6, 0x10, x19, 44, x23)
900001c8:	00600f13          	li	t5,6
900001cc:	01000413          	li	s0,16
900001d0:	028f7fb3          	remu	t6,t5,s0
900001d4:	03f9a623          	sw	t6,44(s3)

900001d8 <inst_12>:

inst_12:
// rs1==x12, rs2==x5, rd==x9, rs2_val == 32, 
// opcode: remu ; op1:x12; op2:x5; dest:x9; op1val:0xf;  op2val:0x20
TEST_RR_OP(remu, x9, x12, x5, 0xf, 0xf, 0x20, x19, 48, x23)
900001d8:	00f00613          	li	a2,15
900001dc:	02000293          	li	t0,32
900001e0:	025674b3          	remu	s1,a2,t0
900001e4:	0299a823          	sw	s1,48(s3)

900001e8 <inst_13>:

inst_13:
// rs1==x31, rs2==x4, rd==x11, rs2_val == 64, rs1_val == 4286578687
// opcode: remu ; op1:x31; op2:x4; dest:x11; op1val:0xff7fffff;  op2val:0x40
TEST_RR_OP(remu, x11, x31, x4, 0x3f, 0xff7fffff, 0x40, x19, 52, x23)
900001e8:	ff800fb7          	lui	t6,0xff800
900001ec:	ffff8f93          	addi	t6,t6,-1 # ff7fffff <_end+0x6f7fa2fb>
900001f0:	04000213          	li	tp,64
900001f4:	024ff5b3          	remu	a1,t6,tp
900001f8:	02b9aa23          	sw	a1,52(s3)

900001fc <inst_14>:

inst_14:
// rs1==x27, rs2==x10, rd==x14, rs2_val == 128, rs1_val == 64
// opcode: remu ; op1:x27; op2:x10; dest:x14; op1val:0x40;  op2val:0x80
TEST_RR_OP(remu, x14, x27, x10, 0x40, 0x40, 0x80, x19, 56, x23)
900001fc:	04000d93          	li	s11,64
90000200:	08000513          	li	a0,128
90000204:	02adf733          	remu	a4,s11,a0
90000208:	02e9ac23          	sw	a4,56(s3)

9000020c <inst_15>:

inst_15:
// rs1==x25, rs2==x14, rd==x13, rs2_val == 256, rs1_val == 256
// opcode: remu ; op1:x25; op2:x14; dest:x13; op1val:0x100;  op2val:0x100
TEST_RR_OP(remu, x13, x25, x14, 0x0, 0x100, 0x100, x19, 60, x23)
9000020c:	10000c93          	li	s9,256
90000210:	10000713          	li	a4,256
90000214:	02ecf6b3          	remu	a3,s9,a4
90000218:	02d9ae23          	sw	a3,60(s3)

9000021c <inst_16>:

inst_16:
// rs1==x18, rs2==x0, rd==x22, rs2_val == 512, 
// opcode: remu ; op1:x18; op2:x0; dest:x22; op1val:0xa;  op2val:0x0
TEST_RR_OP(remu, x22, x18, x0, 0xa, 0xa, 0x0, x19, 64, x23)
9000021c:	00a00913          	li	s2,10
90000220:	00000013          	nop
90000224:	02097b33          	remu	s6,s2,zero
90000228:	0569a023          	sw	s6,64(s3)
RVTEST_SIGBASE( x5,signature_x5_0)
9000022c:	00005297          	auipc	t0,0x5
90000230:	e2828293          	addi	t0,t0,-472 # 90005054 <signature_x5_0>

90000234 <inst_17>:

inst_17:
// rs1==x22, rs2==x12, rd==x3, rs2_val == 1024, 
// opcode: remu ; op1:x22; op2:x12; dest:x3; op1val:0xb503;  op2val:0x400
TEST_RR_OP(remu, x3, x22, x12, 0x103, 0xb503, 0x400, x5, 0, x7)
90000234:	0000bb37          	lui	s6,0xb
90000238:	503b0b13          	addi	s6,s6,1283 # b503 <offset+0xb1f7>
9000023c:	40000613          	li	a2,1024
90000240:	02cb71b3          	remu	gp,s6,a2
90000244:	0032a023          	sw	gp,0(t0)

90000248 <inst_18>:

inst_18:
// rs1==x19, rs2==x3, rd==x24, rs2_val == 2048, rs1_val == 4294967291
// opcode: remu ; op1:x19; op2:x3; dest:x24; op1val:0xfffffffb;  op2val:0x800
TEST_RR_OP(remu, x24, x19, x3, 0x7fb, 0xfffffffb, 0x800, x5, 4, x7)
90000248:	ffb00993          	li	s3,-5
9000024c:	000011b7          	lui	gp,0x1
90000250:	80018193          	addi	gp,gp,-2048 # 800 <offset+0x4f4>
90000254:	0239fc33          	remu	s8,s3,gp
90000258:	0182a223          	sw	s8,4(t0)

9000025c <inst_19>:

inst_19:
// rs1==x0, rs2==x17, rd==x19, rs2_val == 4096, rs1_val == 4294901759
// opcode: remu ; op1:x0; op2:x17; dest:x19; op1val:0x0;  op2val:0x1000
TEST_RR_OP(remu, x19, x0, x17, 0x0, 0x0, 0x1000, x5, 8, x7)
9000025c:	00000013          	nop
90000260:	000018b7          	lui	a7,0x1
90000264:	031079b3          	remu	s3,zero,a7
90000268:	0132a423          	sw	s3,8(t0)

9000026c <inst_20>:

inst_20:
// rs1==x11, rs2==x28, rd==x23, rs2_val == 8192, 
// opcode: remu ; op1:x11; op2:x28; dest:x23; op1val:0x1000;  op2val:0x2000
TEST_RR_OP(remu, x23, x11, x28, 0x1000, 0x1000, 0x2000, x5, 12, x7)
9000026c:	000015b7          	lui	a1,0x1
90000270:	00002e37          	lui	t3,0x2
90000274:	03c5fbb3          	remu	s7,a1,t3
90000278:	0172a623          	sw	s7,12(t0)

9000027c <inst_21>:

inst_21:
// rs1==x20, rs2==x27, rd==x18, rs2_val == 16384, rs1_val == 262144
// opcode: remu ; op1:x20; op2:x27; dest:x18; op1val:0x40000;  op2val:0x4000
TEST_RR_OP(remu, x18, x20, x27, 0x0, 0x40000, 0x4000, x5, 16, x7)
9000027c:	00040a37          	lui	s4,0x40
90000280:	00004db7          	lui	s11,0x4
90000284:	03ba7933          	remu	s2,s4,s11
90000288:	0122a823          	sw	s2,16(t0)

9000028c <inst_22>:

inst_22:
// rs1==x14, rs2==x13, rd==x1, rs2_val == 32768, rs1_val == 2048
// opcode: remu ; op1:x14; op2:x13; dest:x1; op1val:0x800;  op2val:0x8000
TEST_RR_OP(remu, x1, x14, x13, 0x800, 0x800, 0x8000, x5, 20, x7)
9000028c:	00001737          	lui	a4,0x1
90000290:	80070713          	addi	a4,a4,-2048 # 800 <offset+0x4f4>
90000294:	000086b7          	lui	a3,0x8
90000298:	02d770b3          	remu	ra,a4,a3
9000029c:	0012aa23          	sw	ra,20(t0)

900002a0 <inst_23>:

inst_23:
// rs1==x6, rs2==x30, rd==x26, rs2_val == 65536, rs1_val == 268435456
// opcode: remu ; op1:x6; op2:x30; dest:x26; op1val:0x10000000;  op2val:0x10000
TEST_RR_OP(remu, x26, x6, x30, 0x0, 0x10000000, 0x10000, x5, 24, x7)
900002a0:	10000337          	lui	t1,0x10000
900002a4:	00010f37          	lui	t5,0x10
900002a8:	03e37d33          	remu	s10,t1,t5
900002ac:	01a2ac23          	sw	s10,24(t0)

900002b0 <inst_24>:

inst_24:
// rs1==x23, rs2==x20, rd==x12, rs2_val == 131072, rs1_val == 4
// opcode: remu ; op1:x23; op2:x20; dest:x12; op1val:0x4;  op2val:0x20000
TEST_RR_OP(remu, x12, x23, x20, 0x4, 0x4, 0x20000, x5, 28, x7)
900002b0:	00400b93          	li	s7,4
900002b4:	00020a37          	lui	s4,0x20
900002b8:	034bf633          	remu	a2,s7,s4
900002bc:	00c2ae23          	sw	a2,28(t0)

900002c0 <inst_25>:

inst_25:
// rs1==x13, rs2==x29, rd==x2, rs2_val == 262144, rs1_val == 2097152
// opcode: remu ; op1:x13; op2:x29; dest:x2; op1val:0x200000;  op2val:0x40000
TEST_RR_OP(remu, x2, x13, x29, 0x0, 0x200000, 0x40000, x5, 32, x7)
900002c0:	002006b7          	lui	a3,0x200
900002c4:	00040eb7          	lui	t4,0x40
900002c8:	03d6f133          	remu	sp,a3,t4
900002cc:	0222a023          	sw	sp,32(t0)

900002d0 <inst_26>:

inst_26:
// rs1==x28, rs2==x25, rd==x8, rs2_val == 524288, 
// opcode: remu ; op1:x28; op2:x25; dest:x8; op1val:0x40;  op2val:0x80000
TEST_RR_OP(remu, x8, x28, x25, 0x40, 0x40, 0x80000, x5, 36, x7)
900002d0:	04000e13          	li	t3,64
900002d4:	00080cb7          	lui	s9,0x80
900002d8:	039e7433          	remu	s0,t3,s9
900002dc:	0282a223          	sw	s0,36(t0)

900002e0 <inst_27>:

inst_27:
// rs1==x24, rs2==x23, rd==x17, rs2_val == 1048576, 
// opcode: remu ; op1:x24; op2:x23; dest:x17; op1val:0x0;  op2val:0x100000
TEST_RR_OP(remu, x17, x24, x23, 0x0, 0x0, 0x100000, x5, 40, x7)
900002e0:	00000c13          	li	s8,0
900002e4:	00100bb7          	lui	s7,0x100
900002e8:	037c78b3          	remu	a7,s8,s7
900002ec:	0312a423          	sw	a7,40(t0)

900002f0 <inst_28>:

inst_28:
// rs1==x10, rs2==x18, rd==x29, rs2_val == 2097152, 
// opcode: remu ; op1:x10; op2:x18; dest:x29; op1val:0x55555554;  op2val:0x200000
TEST_RR_OP(remu, x29, x10, x18, 0x155554, 0x55555554, 0x200000, x5, 44, x7)
900002f0:	55555537          	lui	a0,0x55555
900002f4:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
900002f8:	00200937          	lui	s2,0x200
900002fc:	03257eb3          	remu	t4,a0,s2
90000300:	03d2a623          	sw	t4,44(t0)

90000304 <inst_29>:

inst_29:
// rs1==x21, rs2==x24, rd==x27, rs2_val == 4194304, rs1_val == 4294967294
// opcode: remu ; op1:x21; op2:x24; dest:x27; op1val:0xfffffffe;  op2val:0x400000
TEST_RR_OP(remu, x27, x21, x24, 0x3ffffe, 0xfffffffe, 0x400000, x5, 48, x7)
90000304:	ffe00a93          	li	s5,-2
90000308:	00400c37          	lui	s8,0x400
9000030c:	038afdb3          	remu	s11,s5,s8
90000310:	03b2a823          	sw	s11,48(t0)

90000314 <inst_30>:

inst_30:
// rs1==x4, rs2==x19, rd==x10, rs2_val == 16777216, rs1_val == 32
// opcode: remu ; op1:x4; op2:x19; dest:x10; op1val:0x20;  op2val:0x1000000
TEST_RR_OP(remu, x10, x4, x19, 0x20, 0x20, 0x1000000, x5, 52, x7)
90000314:	02000213          	li	tp,32
90000318:	010009b7          	lui	s3,0x1000
9000031c:	03327533          	remu	a0,tp,s3
90000320:	02a2aa23          	sw	a0,52(t0)

90000324 <inst_31>:

inst_31:
// rs1==x8, rs2==x22, rd==x4, rs2_val == 33554432, 
// opcode: remu ; op1:x8; op2:x22; dest:x4; op1val:0x0;  op2val:0x2000000
TEST_RR_OP(remu, x4, x8, x22, 0x0, 0x0, 0x2000000, x5, 56, x7)
90000324:	00000413          	li	s0,0
90000328:	02000b37          	lui	s6,0x2000
9000032c:	03647233          	remu	tp,s0,s6
90000330:	0242ac23          	sw	tp,56(t0)

90000334 <inst_32>:

inst_32:
// rs2_val == 67108864, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x4000000
TEST_RR_OP(remu, x12, x10, x11, 0x2aaaaaa, 0xaaaaaaaa, 0x4000000, x5, 60, x7)
90000334:	aaaab537          	lui	a0,0xaaaab
90000338:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
9000033c:	040005b7          	lui	a1,0x4000
90000340:	02b57633          	remu	a2,a0,a1
90000344:	02c2ae23          	sw	a2,60(t0)

90000348 <inst_33>:

inst_33:
// rs2_val == 134217728, rs1_val == 4294934527
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff7fff;  op2val:0x8000000
TEST_RR_OP(remu, x12, x10, x11, 0x7ff7fff, 0xffff7fff, 0x8000000, x5, 64, x7)
90000348:	ffff8537          	lui	a0,0xffff8
9000034c:	fff50513          	addi	a0,a0,-1 # ffff7fff <_end+0x6fff22fb>
90000350:	080005b7          	lui	a1,0x8000
90000354:	02b57633          	remu	a2,a0,a1
90000358:	04c2a023          	sw	a2,64(t0)

9000035c <inst_34>:

inst_34:
// rs2_val == 268435456, rs1_val == 4261412863
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfdffffff;  op2val:0x10000000
TEST_RR_OP(remu, x12, x10, x11, 0xdffffff, 0xfdffffff, 0x10000000, x5, 68, x7)
9000035c:	fe000537          	lui	a0,0xfe000
90000360:	fff50513          	addi	a0,a0,-1 # fdffffff <_end+0x6dffa2fb>
90000364:	100005b7          	lui	a1,0x10000
90000368:	02b57633          	remu	a2,a0,a1
9000036c:	04c2a223          	sw	a2,68(t0)

90000370 <inst_35>:

inst_35:
// rs2_val == 536870912, rs1_val == 4160749567
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xf7ffffff;  op2val:0x20000000
TEST_RR_OP(remu, x12, x10, x11, 0x17ffffff, 0xf7ffffff, 0x20000000, x5, 72, x7)
90000370:	f8000537          	lui	a0,0xf8000
90000374:	fff50513          	addi	a0,a0,-1 # f7ffffff <_end+0x67ffa2fb>
90000378:	200005b7          	lui	a1,0x20000
9000037c:	02b57633          	remu	a2,a0,a1
90000380:	04c2a423          	sw	a2,72(t0)

90000384 <inst_36>:

inst_36:
// rs2_val == 1073741824, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x40000000
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x40000000, x5, 76, x7)
90000384:	00000513          	li	a0,0
90000388:	400005b7          	lui	a1,0x40000
9000038c:	02b57633          	remu	a2,a0,a1
90000390:	04c2a623          	sw	a2,76(t0)

90000394 <inst_37>:

inst_37:
// rs2_val == 2147483648, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb;  op2val:0x80000000
TEST_RR_OP(remu, x12, x10, x11, 0xb, 0xb, 0x80000000, x5, 80, x7)
90000394:	00b00513          	li	a0,11
90000398:	800005b7          	lui	a1,0x80000
9000039c:	02b57633          	remu	a2,a0,a1
900003a0:	04c2a823          	sw	a2,80(t0)

900003a4 <inst_38>:

inst_38:
// rs2_val == 4294967294, rs1_val == 524288
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x80000;  op2val:0xfffffffe
TEST_RR_OP(remu, x12, x10, x11, 0x80000, 0x80000, 0xfffffffe, x5, 84, x7)
900003a4:	00080537          	lui	a0,0x80
900003a8:	ffe00593          	li	a1,-2
900003ac:	02b57633          	remu	a2,a0,a1
900003b0:	04c2aa23          	sw	a2,84(t0)

900003b4 <inst_39>:

inst_39:
// rs2_val == 4294967293, rs1_val == 4294967231
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffffffbf;  op2val:0xfffffffd
TEST_RR_OP(remu, x12, x10, x11, 0xffffffbf, 0xffffffbf, 0xfffffffd, x5, 88, x7)
900003b4:	fbf00513          	li	a0,-65
900003b8:	ffd00593          	li	a1,-3
900003bc:	02b57633          	remu	a2,a0,a1
900003c0:	04c2ac23          	sw	a2,88(t0)

900003c4 <inst_40>:

inst_40:
// rs2_val == 4294967287, rs1_val == 4290772991
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffbfffff;  op2val:0xfffffff7
TEST_RR_OP(remu, x12, x10, x11, 0xffbfffff, 0xffbfffff, 0xfffffff7, x5, 92, x7)
900003c4:	ffc00537          	lui	a0,0xffc00
900003c8:	fff50513          	addi	a0,a0,-1 # ffbfffff <_end+0x6fbfa2fb>
900003cc:	ff700593          	li	a1,-9
900003d0:	02b57633          	remu	a2,a0,a1
900003d4:	04c2ae23          	sw	a2,92(t0)

900003d8 <inst_41>:

inst_41:
// rs2_val == 4294967279, rs1_val == 4026531839
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xefffffff;  op2val:0xffffffef
TEST_RR_OP(remu, x12, x10, x11, 0xefffffff, 0xefffffff, 0xffffffef, x5, 96, x7)
900003d8:	f0000537          	lui	a0,0xf0000
900003dc:	fff50513          	addi	a0,a0,-1 # efffffff <_end+0x5fffa2fb>
900003e0:	fef00593          	li	a1,-17
900003e4:	02b57633          	remu	a2,a0,a1
900003e8:	06c2a023          	sw	a2,96(t0)

900003ec <inst_42>:

inst_42:
// rs2_val == 4294967263, rs1_val == 2147483647
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x7fffffff;  op2val:0xffffffdf
TEST_RR_OP(remu, x12, x10, x11, 0x7fffffff, 0x7fffffff, 0xffffffdf, x5, 100, x7)
900003ec:	80000537          	lui	a0,0x80000
900003f0:	fff50513          	addi	a0,a0,-1 # 7fffffff <_end+0xefffa2fb>
900003f4:	fdf00593          	li	a1,-33
900003f8:	02b57633          	remu	a2,a0,a1
900003fc:	06c2a223          	sw	a2,100(t0)

90000400 <inst_43>:

inst_43:
// rs2_val == 4294967231, rs1_val == 2
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xffffffbf
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0xffffffbf, x5, 104, x7)
90000400:	00200513          	li	a0,2
90000404:	fbf00593          	li	a1,-65
90000408:	02b57633          	remu	a2,a0,a1
9000040c:	06c2a423          	sw	a2,104(t0)

90000410 <inst_44>:

inst_44:
// rs2_val == 4294967167, rs1_val == 1048576
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x100000;  op2val:0xffffff7f
TEST_RR_OP(remu, x12, x10, x11, 0x100000, 0x100000, 0xffffff7f, x5, 108, x7)
90000410:	00100537          	lui	a0,0x100
90000414:	f7f00593          	li	a1,-129
90000418:	02b57633          	remu	a2,a0,a1
9000041c:	06c2a623          	sw	a2,108(t0)

90000420 <inst_45>:

inst_45:
// rs2_val == 4294967039, rs1_val == 4292870143
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffdfffff;  op2val:0xfffffeff
TEST_RR_OP(remu, x12, x10, x11, 0xffdfffff, 0xffdfffff, 0xfffffeff, x5, 112, x7)
90000420:	ffe00537          	lui	a0,0xffe00
90000424:	fff50513          	addi	a0,a0,-1 # ffdfffff <_end+0x6fdfa2fb>
90000428:	eff00593          	li	a1,-257
9000042c:	02b57633          	remu	a2,a0,a1
90000430:	06c2a823          	sw	a2,112(t0)

90000434 <inst_46>:

inst_46:
// rs2_val == 4294966783, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xfffffdff
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0xfffffdff, x5, 116, x7)
90000434:	0000b537          	lui	a0,0xb
90000438:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
9000043c:	dff00593          	li	a1,-513
90000440:	02b57633          	remu	a2,a0,a1
90000444:	06c2aa23          	sw	a2,116(t0)

90000448 <inst_47>:

inst_47:
// rs2_val == 4294966271, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xefffffff;  op2val:0xfffffbff
TEST_RR_OP(remu, x12, x10, x11, 0xefffffff, 0xefffffff, 0xfffffbff, x5, 120, x7)
90000448:	f0000537          	lui	a0,0xf0000
9000044c:	fff50513          	addi	a0,a0,-1 # efffffff <_end+0x5fffa2fb>
90000450:	bff00593          	li	a1,-1025
90000454:	02b57633          	remu	a2,a0,a1
90000458:	06c2ac23          	sw	a2,120(t0)

9000045c <inst_48>:

inst_48:
// rs2_val == 4294965247, rs1_val == 3221225471
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xbfffffff;  op2val:0xfffff7ff
TEST_RR_OP(remu, x12, x10, x11, 0xbfffffff, 0xbfffffff, 0xfffff7ff, x5, 124, x7)
9000045c:	c0000537          	lui	a0,0xc0000
90000460:	fff50513          	addi	a0,a0,-1 # bfffffff <_end+0x2fffa2fb>
90000464:	fffff5b7          	lui	a1,0xfffff
90000468:	7ff58593          	addi	a1,a1,2047 # fffff7ff <_end+0x6fff9afb>
9000046c:	02b57633          	remu	a2,a0,a1
90000470:	06c2ae23          	sw	a2,124(t0)

90000474 <inst_49>:

inst_49:
// rs2_val == 4294963199, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x400;  op2val:0xffffefff
TEST_RR_OP(remu, x12, x10, x11, 0x400, 0x400, 0xffffefff, x5, 128, x7)
90000474:	40000513          	li	a0,1024
90000478:	fffff5b7          	lui	a1,0xfffff
9000047c:	fff58593          	addi	a1,a1,-1 # ffffefff <_end+0x6fff92fb>
90000480:	02b57633          	remu	a2,a0,a1
90000484:	08c2a023          	sw	a2,128(t0)

90000488 <inst_50>:

inst_50:
// rs2_val == 4294959103, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xffffdfff
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0xffffdfff, x5, 132, x7)
90000488:	33333537          	lui	a0,0x33333
9000048c:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
90000490:	ffffe5b7          	lui	a1,0xffffe
90000494:	fff58593          	addi	a1,a1,-1 # ffffdfff <_end+0x6fff82fb>
90000498:	02b57633          	remu	a2,a0,a1
9000049c:	08c2a223          	sw	a2,132(t0)

900004a0 <inst_51>:

inst_51:
// rs2_val == 4294950911, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xffffbfff
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0xffffbfff, x5, 136, x7)
900004a0:	00400513          	li	a0,4
900004a4:	ffffc5b7          	lui	a1,0xffffc
900004a8:	fff58593          	addi	a1,a1,-1 # ffffbfff <_end+0x6fff62fb>
900004ac:	02b57633          	remu	a2,a0,a1
900004b0:	08c2a423          	sw	a2,136(t0)

900004b4 <inst_52>:

inst_52:
// rs2_val == 4294901759, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xfffeffff
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0xfffeffff, x5, 140, x7)
900004b4:	00500513          	li	a0,5
900004b8:	ffff05b7          	lui	a1,0xffff0
900004bc:	fff58593          	addi	a1,a1,-1 # fffeffff <_end+0x6ffea2fb>
900004c0:	02b57633          	remu	a2,a0,a1
900004c4:	08c2a623          	sw	a2,140(t0)

900004c8 <inst_53>:

inst_53:
// rs2_val == 4294836223, rs1_val == 8192
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2000;  op2val:0xfffdffff
TEST_RR_OP(remu, x12, x10, x11, 0x2000, 0x2000, 0xfffdffff, x5, 144, x7)
900004c8:	00002537          	lui	a0,0x2
900004cc:	fffe05b7          	lui	a1,0xfffe0
900004d0:	fff58593          	addi	a1,a1,-1 # fffdffff <_end+0x6ffda2fb>
900004d4:	02b57633          	remu	a2,a0,a1
900004d8:	08c2a823          	sw	a2,144(t0)

900004dc <inst_54>:

inst_54:
// rs2_val == 4294705151, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xfffbffff
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0xfffbffff, x5, 148, x7)
900004dc:	0000b537          	lui	a0,0xb
900004e0:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900004e4:	fffc05b7          	lui	a1,0xfffc0
900004e8:	fff58593          	addi	a1,a1,-1 # fffbffff <_end+0x6ffba2fb>
900004ec:	02b57633          	remu	a2,a0,a1
900004f0:	08c2aa23          	sw	a2,148(t0)

900004f4 <inst_55>:

inst_55:
// rs2_val == 4294443007, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xfff7ffff
TEST_RR_OP(remu, x12, x10, x11, 0x66666666, 0x66666666, 0xfff7ffff, x5, 152, x7)
900004f4:	66666537          	lui	a0,0x66666
900004f8:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900004fc:	fff805b7          	lui	a1,0xfff80
90000500:	fff58593          	addi	a1,a1,-1 # fff7ffff <_end+0x6ff7a2fb>
90000504:	02b57633          	remu	a2,a0,a1
90000508:	08c2ac23          	sw	a2,152(t0)

9000050c <inst_56>:

inst_56:
// rs2_val == 4293918719, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x40000;  op2val:0xffefffff
TEST_RR_OP(remu, x12, x10, x11, 0x40000, 0x40000, 0xffefffff, x5, 156, x7)
9000050c:	00040537          	lui	a0,0x40
90000510:	fff005b7          	lui	a1,0xfff00
90000514:	fff58593          	addi	a1,a1,-1 # ffefffff <_end+0x6fefa2fb>
90000518:	02b57633          	remu	a2,a0,a1
9000051c:	08c2ae23          	sw	a2,156(t0)

90000520 <inst_57>:

inst_57:
// rs2_val == 4292870143, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x12;  op2val:0xffdfffff
TEST_RR_OP(remu, x12, x10, x11, 0x12, 0x12, 0xffdfffff, x5, 160, x7)
90000520:	01200513          	li	a0,18
90000524:	ffe005b7          	lui	a1,0xffe00
90000528:	fff58593          	addi	a1,a1,-1 # ffdfffff <_end+0x6fdfa2fb>
9000052c:	02b57633          	remu	a2,a0,a1
90000530:	0ac2a023          	sw	a2,160(t0)

90000534 <inst_58>:

inst_58:
// rs2_val == 4290772991, rs1_val == 4293918719
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffefffff;  op2val:0xffbfffff
TEST_RR_OP(remu, x12, x10, x11, 0x300000, 0xffefffff, 0xffbfffff, x5, 164, x7)
90000534:	fff00537          	lui	a0,0xfff00
90000538:	fff50513          	addi	a0,a0,-1 # ffefffff <_end+0x6fefa2fb>
9000053c:	ffc005b7          	lui	a1,0xffc00
90000540:	fff58593          	addi	a1,a1,-1 # ffbfffff <_end+0x6fbfa2fb>
90000544:	02b57633          	remu	a2,a0,a1
90000548:	0ac2a223          	sw	a2,164(t0)

9000054c <inst_59>:

inst_59:
// rs2_val == 4286578687, rs1_val == 8
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x8;  op2val:0xff7fffff
TEST_RR_OP(remu, x12, x10, x11, 0x8, 0x8, 0xff7fffff, x5, 168, x7)
9000054c:	00800513          	li	a0,8
90000550:	ff8005b7          	lui	a1,0xff800
90000554:	fff58593          	addi	a1,a1,-1 # ff7fffff <_end+0x6f7fa2fb>
90000558:	02b57633          	remu	a2,a0,a1
9000055c:	0ac2a423          	sw	a2,168(t0)

90000560 <inst_60>:

inst_60:
// rs2_val == 4278190079, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000000;  op2val:0xfeffffff
TEST_RR_OP(remu, x12, x10, x11, 0x10000000, 0x10000000, 0xfeffffff, x5, 172, x7)
90000560:	10000537          	lui	a0,0x10000
90000564:	ff0005b7          	lui	a1,0xff000
90000568:	fff58593          	addi	a1,a1,-1 # feffffff <_end+0x6effa2fb>
9000056c:	02b57633          	remu	a2,a0,a1
90000570:	0ac2a623          	sw	a2,172(t0)

90000574 <inst_61>:

inst_61:
// rs2_val == 4261412863, rs1_val == 2147483648
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x80000000;  op2val:0xfdffffff
TEST_RR_OP(remu, x12, x10, x11, 0x80000000, 0x80000000, 0xfdffffff, x5, 176, x7)
90000574:	80000537          	lui	a0,0x80000
90000578:	fe0005b7          	lui	a1,0xfe000
9000057c:	fff58593          	addi	a1,a1,-1 # fdffffff <_end+0x6dffa2fb>
90000580:	02b57633          	remu	a2,a0,a1
90000584:	0ac2a823          	sw	a2,176(t0)

90000588 <inst_62>:

inst_62:
// rs2_val == 4227858431, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xfbffffff
TEST_RR_OP(remu, x12, x10, x11, 0x66666665, 0x66666665, 0xfbffffff, x5, 180, x7)
90000588:	66666537          	lui	a0,0x66666
9000058c:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90000590:	fc0005b7          	lui	a1,0xfc000
90000594:	fff58593          	addi	a1,a1,-1 # fbffffff <_end+0x6bffa2fb>
90000598:	02b57633          	remu	a2,a0,a1
9000059c:	0ac2aa23          	sw	a2,180(t0)

900005a0 <inst_63>:

inst_63:
// rs2_val == 4160749567, rs1_val == 67108864
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4000000;  op2val:0xf7ffffff
TEST_RR_OP(remu, x12, x10, x11, 0x4000000, 0x4000000, 0xf7ffffff, x5, 184, x7)
900005a0:	04000537          	lui	a0,0x4000
900005a4:	f80005b7          	lui	a1,0xf8000
900005a8:	fff58593          	addi	a1,a1,-1 # f7ffffff <_end+0x67ffa2fb>
900005ac:	02b57633          	remu	a2,a0,a1
900005b0:	0ac2ac23          	sw	a2,184(t0)

900005b4 <inst_64>:

inst_64:
// rs2_val == 4026531839, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x80000;  op2val:0xefffffff
TEST_RR_OP(remu, x12, x10, x11, 0x80000, 0x80000, 0xefffffff, x5, 188, x7)
900005b4:	00080537          	lui	a0,0x80
900005b8:	f00005b7          	lui	a1,0xf0000
900005bc:	fff58593          	addi	a1,a1,-1 # efffffff <_end+0x5fffa2fb>
900005c0:	02b57633          	remu	a2,a0,a1
900005c4:	0ac2ae23          	sw	a2,188(t0)

900005c8 <inst_65>:

inst_65:
// rs2_val == 3758096383, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0xdfffffff
TEST_RR_OP(remu, x12, x10, x11, 0xaaaaaaab, 0xaaaaaaab, 0xdfffffff, x5, 192, x7)
900005c8:	aaaab537          	lui	a0,0xaaaab
900005cc:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
900005d0:	e00005b7          	lui	a1,0xe0000
900005d4:	fff58593          	addi	a1,a1,-1 # dfffffff <_end+0x4fffa2fb>
900005d8:	02b57633          	remu	a2,a0,a1
900005dc:	0cc2a023          	sw	a2,192(t0)

900005e0 <inst_66>:

inst_66:
// rs2_val == 2147483647, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x12;  op2val:0x7fffffff
TEST_RR_OP(remu, x12, x10, x11, 0x12, 0x12, 0x7fffffff, x5, 196, x7)
900005e0:	01200513          	li	a0,18
900005e4:	800005b7          	lui	a1,0x80000
900005e8:	fff58593          	addi	a1,a1,-1 # 7fffffff <_end+0xefffa2fb>
900005ec:	02b57633          	remu	a2,a0,a1
900005f0:	0cc2a223          	sw	a2,196(t0)

900005f4 <inst_67>:

inst_67:
// rs2_val == 1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x80000;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x80000, 0x80000, 0x55555555, x5, 200, x7)
900005f4:	00080537          	lui	a0,0x80
900005f8:	555555b7          	lui	a1,0x55555
900005fc:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90000600:	02b57633          	remu	a2,a0,a1
90000604:	0cc2a423          	sw	a2,200(t0)

90000608 <inst_68>:

inst_68:
// rs2_val == 2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x100000;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x100000, 0x100000, 0xaaaaaaaa, x5, 204, x7)
90000608:	00100537          	lui	a0,0x100
9000060c:	aaaab5b7          	lui	a1,0xaaaab
90000610:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000614:	02b57633          	remu	a2,a0,a1
90000618:	0cc2a623          	sw	a2,204(t0)

9000061c <inst_69>:

inst_69:
// rs1_val == 16, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10;  op2val:0x20000000
TEST_RR_OP(remu, x12, x10, x11, 0x10, 0x10, 0x20000000, x5, 208, x7)
9000061c:	01000513          	li	a0,16
90000620:	200005b7          	lui	a1,0x20000
90000624:	02b57633          	remu	a2,a0,a1
90000628:	0cc2a823          	sw	a2,208(t0)

9000062c <inst_70>:

inst_70:
// rs1_val == 128, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x80;  op2val:0xffffffff
TEST_RR_OP(remu, x12, x10, x11, 0x80, 0x80, 0xffffffff, x5, 212, x7)
9000062c:	08000513          	li	a0,128
90000630:	fff00593          	li	a1,-1
90000634:	02b57633          	remu	a2,a0,a1
90000638:	0cc2aa23          	sw	a2,212(t0)

9000063c <inst_71>:

inst_71:
// rs1_val == 512, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x200;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x200, 0x4, x5, 216, x7)
9000063c:	20000513          	li	a0,512
90000640:	00400593          	li	a1,4
90000644:	02b57633          	remu	a2,a0,a1
90000648:	0cc2ac23          	sw	a2,216(t0)

9000064c <inst_72>:

inst_72:
// rs1_val == 16384, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4000;  op2val:0xffffdfff
TEST_RR_OP(remu, x12, x10, x11, 0x4000, 0x4000, 0xffffdfff, x5, 220, x7)
9000064c:	00004537          	lui	a0,0x4
90000650:	ffffe5b7          	lui	a1,0xffffe
90000654:	fff58593          	addi	a1,a1,-1 # ffffdfff <_end+0x6fff82fb>
90000658:	02b57633          	remu	a2,a0,a1
9000065c:	0cc2ae23          	sw	a2,220(t0)

90000660 <inst_73>:

inst_73:
// rs1_val == 32768, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x8000;  op2val:0xdfffffff
TEST_RR_OP(remu, x12, x10, x11, 0x8000, 0x8000, 0xdfffffff, x5, 224, x7)
90000660:	00008537          	lui	a0,0x8
90000664:	e00005b7          	lui	a1,0xe0000
90000668:	fff58593          	addi	a1,a1,-1 # dfffffff <_end+0x4fffa2fb>
9000066c:	02b57633          	remu	a2,a0,a1
90000670:	0ec2a023          	sw	a2,224(t0)

90000674 <inst_74>:

inst_74:
// rs1_val == 65536, rs1_val==65536 and rs2_val==858993460
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x33333334, x5, 228, x7)
90000674:	00010537          	lui	a0,0x10
90000678:	333335b7          	lui	a1,0x33333
9000067c:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90000680:	02b57633          	remu	a2,a0,a1
90000684:	0ec2a223          	sw	a2,228(t0)

90000688 <inst_75>:

inst_75:
// rs1_val == 131072, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x20000;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x20000, 0x10000, x5, 232, x7)
90000688:	00020537          	lui	a0,0x20
9000068c:	000105b7          	lui	a1,0x10
90000690:	02b57633          	remu	a2,a0,a1
90000694:	0ec2a423          	sw	a2,232(t0)

90000698 <inst_76>:

inst_76:
// rs1_val == 4194304, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x400000;  op2val:0xe
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x400000, 0xe, x5, 236, x7)
90000698:	00400537          	lui	a0,0x400
9000069c:	00e00593          	li	a1,14
900006a0:	02b57633          	remu	a2,a0,a1
900006a4:	0ec2a623          	sw	a2,236(t0)

900006a8 <inst_77>:

inst_77:
// rs1_val == 16777216, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1000000;  op2val:0xf
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1000000, 0xf, x5, 240, x7)
900006a8:	01000537          	lui	a0,0x1000
900006ac:	00f00593          	li	a1,15
900006b0:	02b57633          	remu	a2,a0,a1
900006b4:	0ec2a823          	sw	a2,240(t0)

900006b8 <inst_78>:

inst_78:
// rs1_val == 33554432, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2000000;  op2val:0xffffefff
TEST_RR_OP(remu, x12, x10, x11, 0x2000000, 0x2000000, 0xffffefff, x5, 244, x7)
900006b8:	02000537          	lui	a0,0x2000
900006bc:	fffff5b7          	lui	a1,0xfffff
900006c0:	fff58593          	addi	a1,a1,-1 # ffffefff <_end+0x6fff92fb>
900006c4:	02b57633          	remu	a2,a0,a1
900006c8:	0ec2aa23          	sw	a2,244(t0)

900006cc <inst_79>:

inst_79:
// rs1_val == 134217728, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x8000000;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x8000000, 0x4, x5, 248, x7)
900006cc:	08000537          	lui	a0,0x8000
900006d0:	00400593          	li	a1,4
900006d4:	02b57633          	remu	a2,a0,a1
900006d8:	0ec2ac23          	sw	a2,248(t0)

900006dc <inst_80>:

inst_80:
// rs1_val == 1073741824, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x40000000;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x40000000, 0x4, x5, 252, x7)
900006dc:	40000537          	lui	a0,0x40000
900006e0:	00400593          	li	a1,4
900006e4:	02b57633          	remu	a2,a0,a1
900006e8:	0ec2ae23          	sw	a2,252(t0)

900006ec <inst_81>:

inst_81:
// rs1_val == 4294967293, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffffffd;  op2val:0xfffffbff
TEST_RR_OP(remu, x12, x10, x11, 0x3fe, 0xfffffffd, 0xfffffbff, x5, 256, x7)
900006ec:	ffd00513          	li	a0,-3
900006f0:	bff00593          	li	a1,-1025
900006f4:	02b57633          	remu	a2,a0,a1
900006f8:	10c2a023          	sw	a2,256(t0)

900006fc <inst_82>:

inst_82:
// rs1_val == 4294967287, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffffff7;  op2val:0xdfffffff
TEST_RR_OP(remu, x12, x10, x11, 0x1ffffff8, 0xfffffff7, 0xdfffffff, x5, 260, x7)
900006fc:	ff700513          	li	a0,-9
90000700:	e00005b7          	lui	a1,0xe0000
90000704:	fff58593          	addi	a1,a1,-1 # dfffffff <_end+0x4fffa2fb>
90000708:	02b57633          	remu	a2,a0,a1
9000070c:	10c2a223          	sw	a2,260(t0)

90000710 <inst_83>:

inst_83:
// rs1_val == 4294967279, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffffffef;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x55555545, 0xffffffef, 0x55555555, x5, 264, x7)
90000710:	fef00513          	li	a0,-17
90000714:	555555b7          	lui	a1,0x55555
90000718:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
9000071c:	02b57633          	remu	a2,a0,a1
90000720:	10c2a423          	sw	a2,264(t0)

90000724 <inst_84>:

inst_84:
// rs1_val == 4294967263, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffffffdf;  op2val:0xffdfffff
TEST_RR_OP(remu, x12, x10, x11, 0x1fffe0, 0xffffffdf, 0xffdfffff, x5, 268, x7)
90000724:	fdf00513          	li	a0,-33
90000728:	ffe005b7          	lui	a1,0xffe00
9000072c:	fff58593          	addi	a1,a1,-1 # ffdfffff <_end+0x6fdfa2fb>
90000730:	02b57633          	remu	a2,a0,a1
90000734:	10c2a623          	sw	a2,268(t0)

90000738 <inst_85>:

inst_85:
// rs1_val == 4294967167, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffffff7f;  op2val:0x1000000
TEST_RR_OP(remu, x12, x10, x11, 0xffff7f, 0xffffff7f, 0x1000000, x5, 272, x7)
90000738:	f7f00513          	li	a0,-129
9000073c:	010005b7          	lui	a1,0x1000
90000740:	02b57633          	remu	a2,a0,a1
90000744:	10c2a823          	sw	a2,272(t0)

90000748 <inst_86>:

inst_86:
// rs1_val == 4294967039, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffffeff;  op2val:0x4000000
TEST_RR_OP(remu, x12, x10, x11, 0x3fffeff, 0xfffffeff, 0x4000000, x5, 276, x7)
90000748:	eff00513          	li	a0,-257
9000074c:	040005b7          	lui	a1,0x4000
90000750:	02b57633          	remu	a2,a0,a1
90000754:	10c2aa23          	sw	a2,276(t0)

90000758 <inst_87>:

inst_87:
// rs1_val == 4294966783, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffffdff;  op2val:0xfeffffff
TEST_RR_OP(remu, x12, x10, x11, 0xfffe00, 0xfffffdff, 0xfeffffff, x5, 280, x7)
90000758:	dff00513          	li	a0,-513
9000075c:	ff0005b7          	lui	a1,0xff000
90000760:	fff58593          	addi	a1,a1,-1 # feffffff <_end+0x6effa2fb>
90000764:	02b57633          	remu	a2,a0,a1
90000768:	10c2ac23          	sw	a2,280(t0)

9000076c <inst_88>:

inst_88:
// rs1_val == 4294965247, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffff7ff;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xfffff7ff, 0x6, x5, 284, x7)
9000076c:	fffff537          	lui	a0,0xfffff
90000770:	7ff50513          	addi	a0,a0,2047 # fffff7ff <_end+0x6fff9afb>
90000774:	00600593          	li	a1,6
90000778:	02b57633          	remu	a2,a0,a1
9000077c:	10c2ae23          	sw	a2,284(t0)

90000780 <inst_89>:

inst_89:
// rs1_val == 4294963199, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffffefff;  op2val:0xfffdffff
TEST_RR_OP(remu, x12, x10, x11, 0x1f000, 0xffffefff, 0xfffdffff, x5, 288, x7)
90000780:	fffff537          	lui	a0,0xfffff
90000784:	fff50513          	addi	a0,a0,-1 # ffffefff <_end+0x6fff92fb>
90000788:	fffe05b7          	lui	a1,0xfffe0
9000078c:	fff58593          	addi	a1,a1,-1 # fffdffff <_end+0x6ffda2fb>
90000790:	02b57633          	remu	a2,a0,a1
90000794:	12c2a023          	sw	a2,288(t0)

90000798 <inst_90>:

inst_90:
// rs1_val == 4294959103, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffffdfff;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x33331331, 0xffffdfff, 0x66666667, x5, 292, x7)
90000798:	ffffe537          	lui	a0,0xffffe
9000079c:	fff50513          	addi	a0,a0,-1 # ffffdfff <_end+0x6fff82fb>
900007a0:	666665b7          	lui	a1,0x66666
900007a4:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
900007a8:	02b57633          	remu	a2,a0,a1
900007ac:	12c2a223          	sw	a2,292(t0)

900007b0 <inst_91>:

inst_91:
// rs1_val == 4294950911, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffffbfff;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x3332f335, 0xffffbfff, 0x66666665, x5, 296, x7)
900007b0:	ffffc537          	lui	a0,0xffffc
900007b4:	fff50513          	addi	a0,a0,-1 # ffffbfff <_end+0x6fff62fb>
900007b8:	666665b7          	lui	a1,0x66666
900007bc:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
900007c0:	02b57633          	remu	a2,a0,a1
900007c4:	12c2a423          	sw	a2,296(t0)

900007c8 <inst_92>:

inst_92:
// rs1_val == 4294836223, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffdffff;  op2val:0x4000000
TEST_RR_OP(remu, x12, x10, x11, 0x3fdffff, 0xfffdffff, 0x4000000, x5, 300, x7)
900007c8:	fffe0537          	lui	a0,0xfffe0
900007cc:	fff50513          	addi	a0,a0,-1 # fffdffff <_end+0x6ffda2fb>
900007d0:	040005b7          	lui	a1,0x4000
900007d4:	02b57633          	remu	a2,a0,a1
900007d8:	12c2a623          	sw	a2,300(t0)

900007dc <inst_93>:

inst_93:
// rs1_val == 4294705151, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffbffff;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x55515556, 0xfffbffff, 0xaaaaaaa9, x5, 304, x7)
900007dc:	fffc0537          	lui	a0,0xfffc0
900007e0:	fff50513          	addi	a0,a0,-1 # fffbffff <_end+0x6ffba2fb>
900007e4:	aaaab5b7          	lui	a1,0xaaaab
900007e8:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900007ec:	02b57633          	remu	a2,a0,a1
900007f0:	12c2a823          	sw	a2,304(t0)

900007f4 <inst_94>:

inst_94:
// rs1_val == 4278190079, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfeffffff;  op2val:0x80000000
TEST_RR_OP(remu, x12, x10, x11, 0x7effffff, 0xfeffffff, 0x80000000, x5, 308, x7)
900007f4:	ff000537          	lui	a0,0xff000
900007f8:	fff50513          	addi	a0,a0,-1 # feffffff <_end+0x6effa2fb>
900007fc:	800005b7          	lui	a1,0x80000
90000800:	02b57633          	remu	a2,a0,a1
90000804:	12c2aa23          	sw	a2,308(t0)

90000808 <inst_95>:

inst_95:
// rs1_val == 4227858431, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfbffffff;  op2val:0xa
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xfbffffff, 0xa, x5, 312, x7)
90000808:	fc000537          	lui	a0,0xfc000
9000080c:	fff50513          	addi	a0,a0,-1 # fbffffff <_end+0x6bffa2fb>
90000810:	00a00593          	li	a1,10
90000814:	02b57633          	remu	a2,a0,a1
90000818:	12c2ac23          	sw	a2,312(t0)

9000081c <inst_96>:

inst_96:
// rs1_val == 3758096383, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xdfffffff;  op2val:0x200
TEST_RR_OP(remu, x12, x10, x11, 0x1ff, 0xdfffffff, 0x200, x5, 316, x7)
9000081c:	e0000537          	lui	a0,0xe0000
90000820:	fff50513          	addi	a0,a0,-1 # dfffffff <_end+0x4fffa2fb>
90000824:	20000593          	li	a1,512
90000828:	02b57633          	remu	a2,a0,a1
9000082c:	12c2ae23          	sw	a2,316(t0)

90000830 <inst_97>:

inst_97:
// rs1_val == 1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x200000
TEST_RR_OP(remu, x12, x10, x11, 0x155555, 0x55555555, 0x200000, x5, 320, x7)
90000830:	55555537          	lui	a0,0x55555
90000834:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000838:	002005b7          	lui	a1,0x200
9000083c:	02b57633          	remu	a2,a0,a1
90000840:	14c2a023          	sw	a2,320(t0)

90000844 <inst_98>:

inst_98:
// rs1_val==3 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x3, 0x3, x5, 324, x7)
90000844:	00300513          	li	a0,3
90000848:	00300593          	li	a1,3
9000084c:	02b57633          	remu	a2,a0,a1
90000850:	14c2a223          	sw	a2,324(t0)

90000854 <inst_99>:

inst_99:
// rs1_val==3 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x55555555, x5, 328, x7)
90000854:	00300513          	li	a0,3
90000858:	555555b7          	lui	a1,0x55555
9000085c:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90000860:	02b57633          	remu	a2,a0,a1
90000864:	14c2a423          	sw	a2,328(t0)

90000868 <inst_100>:

inst_100:
// rs1_val==3 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0xaaaaaaaa, x5, 332, x7)
90000868:	00300513          	li	a0,3
9000086c:	aaaab5b7          	lui	a1,0xaaaab
90000870:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000874:	02b57633          	remu	a2,a0,a1
90000878:	14c2a623          	sw	a2,332(t0)

9000087c <inst_101>:

inst_101:
// rs1_val==3 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x5, x5, 336, x7)
9000087c:	00300513          	li	a0,3
90000880:	00500593          	li	a1,5
90000884:	02b57633          	remu	a2,a0,a1
90000888:	14c2a823          	sw	a2,336(t0)

9000088c <inst_102>:

inst_102:
// rs1_val==3 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x33333333, x5, 340, x7)
9000088c:	00300513          	li	a0,3
90000890:	333335b7          	lui	a1,0x33333
90000894:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90000898:	02b57633          	remu	a2,a0,a1
9000089c:	14c2aa23          	sw	a2,340(t0)

900008a0 <inst_103>:

inst_103:
// rs1_val==3 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x66666666, x5, 344, x7)
900008a0:	00300513          	li	a0,3
900008a4:	666665b7          	lui	a1,0x66666
900008a8:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
900008ac:	02b57633          	remu	a2,a0,a1
900008b0:	14c2ac23          	sw	a2,344(t0)

900008b4 <inst_104>:

inst_104:
// rs1_val==3 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0xb504, x5, 348, x7)
900008b4:	00300513          	li	a0,3
900008b8:	0000b5b7          	lui	a1,0xb
900008bc:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
900008c0:	02b57633          	remu	a2,a0,a1
900008c4:	14c2ae23          	sw	a2,348(t0)

900008c8 <inst_105>:

inst_105:
// rs1_val==3 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x0, x5, 352, x7)
900008c8:	00300513          	li	a0,3
900008cc:	00000593          	li	a1,0
900008d0:	02b57633          	remu	a2,a0,a1
900008d4:	16c2a023          	sw	a2,352(t0)

900008d8 <inst_106>:

inst_106:
// rs1_val==3 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0xffff, x5, 356, x7)
900008d8:	00300513          	li	a0,3
900008dc:	000105b7          	lui	a1,0x10
900008e0:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
900008e4:	02b57633          	remu	a2,a0,a1
900008e8:	16c2a223          	sw	a2,356(t0)

900008ec <inst_107>:

inst_107:
// rs1_val==3 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x3, 0x2, x5, 360, x7)
900008ec:	00300513          	li	a0,3
900008f0:	00200593          	li	a1,2
900008f4:	02b57633          	remu	a2,a0,a1
900008f8:	16c2a423          	sw	a2,360(t0)

900008fc <inst_108>:

inst_108:
// rs1_val==3 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x55555554, x5, 364, x7)
900008fc:	00300513          	li	a0,3
90000900:	555555b7          	lui	a1,0x55555
90000904:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90000908:	02b57633          	remu	a2,a0,a1
9000090c:	16c2a623          	sw	a2,364(t0)

90000910 <inst_109>:

inst_109:
// rs1_val==3 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0xaaaaaaa9, x5, 368, x7)
90000910:	00300513          	li	a0,3
90000914:	aaaab5b7          	lui	a1,0xaaaab
90000918:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
9000091c:	02b57633          	remu	a2,a0,a1
90000920:	16c2a823          	sw	a2,368(t0)

90000924 <inst_110>:

inst_110:
// rs1_val==3 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x4, x5, 372, x7)
90000924:	00300513          	li	a0,3
90000928:	00400593          	li	a1,4
9000092c:	02b57633          	remu	a2,a0,a1
90000930:	16c2aa23          	sw	a2,372(t0)

90000934 <inst_111>:

inst_111:
// rs1_val==3 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x33333332, x5, 376, x7)
90000934:	00300513          	li	a0,3
90000938:	333335b7          	lui	a1,0x33333
9000093c:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90000940:	02b57633          	remu	a2,a0,a1
90000944:	16c2ac23          	sw	a2,376(t0)

90000948 <inst_112>:

inst_112:
// rs1_val==3 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x66666665, x5, 380, x7)
90000948:	00300513          	li	a0,3
9000094c:	666665b7          	lui	a1,0x66666
90000950:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90000954:	02b57633          	remu	a2,a0,a1
90000958:	16c2ae23          	sw	a2,380(t0)

9000095c <inst_113>:

inst_113:
// rs1_val==3 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0xb503, x5, 384, x7)
9000095c:	00300513          	li	a0,3
90000960:	0000b5b7          	lui	a1,0xb
90000964:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90000968:	02b57633          	remu	a2,a0,a1
9000096c:	18c2a023          	sw	a2,384(t0)

90000970 <inst_114>:

inst_114:
// rs1_val==3 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0xfffe, x5, 388, x7)
90000970:	00300513          	li	a0,3
90000974:	000105b7          	lui	a1,0x10
90000978:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
9000097c:	02b57633          	remu	a2,a0,a1
90000980:	18c2a223          	sw	a2,388(t0)

90000984 <inst_115>:

inst_115:
// rs1_val==3 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x55555556, x5, 392, x7)
90000984:	00300513          	li	a0,3
90000988:	555555b7          	lui	a1,0x55555
9000098c:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90000990:	02b57633          	remu	a2,a0,a1
90000994:	18c2a423          	sw	a2,392(t0)

90000998 <inst_116>:

inst_116:
// rs1_val==3 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0xaaaaaaab, x5, 396, x7)
90000998:	00300513          	li	a0,3
9000099c:	aaaab5b7          	lui	a1,0xaaaab
900009a0:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
900009a4:	02b57633          	remu	a2,a0,a1
900009a8:	18c2a623          	sw	a2,396(t0)

900009ac <inst_117>:

inst_117:
// rs1_val==3 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x6, x5, 400, x7)
900009ac:	00300513          	li	a0,3
900009b0:	00600593          	li	a1,6
900009b4:	02b57633          	remu	a2,a0,a1
900009b8:	18c2a823          	sw	a2,400(t0)

900009bc <inst_118>:

inst_118:
// rs1_val==3 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x33333334, x5, 404, x7)
900009bc:	00300513          	li	a0,3
900009c0:	333335b7          	lui	a1,0x33333
900009c4:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
900009c8:	02b57633          	remu	a2,a0,a1
900009cc:	18c2aa23          	sw	a2,404(t0)

900009d0 <inst_119>:

inst_119:
// rs1_val==3 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x66666667, x5, 408, x7)
900009d0:	00300513          	li	a0,3
900009d4:	666665b7          	lui	a1,0x66666
900009d8:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
900009dc:	02b57633          	remu	a2,a0,a1
900009e0:	18c2ac23          	sw	a2,408(t0)

900009e4 <inst_120>:

inst_120:
// rs1_val==3 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0xb505, x5, 412, x7)
900009e4:	00300513          	li	a0,3
900009e8:	0000b5b7          	lui	a1,0xb
900009ec:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
900009f0:	02b57633          	remu	a2,a0,a1
900009f4:	18c2ae23          	sw	a2,412(t0)

900009f8 <inst_121>:

inst_121:
// rs1_val==3 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x3, 0x1, x5, 416, x7)
900009f8:	00300513          	li	a0,3
900009fc:	00100593          	li	a1,1
90000a00:	02b57633          	remu	a2,a0,a1
90000a04:	1ac2a023          	sw	a2,416(t0)

90000a08 <inst_122>:

inst_122:
// rs1_val==3 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x3;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x3, 0x10000, x5, 420, x7)
90000a08:	00300513          	li	a0,3
90000a0c:	000105b7          	lui	a1,0x10
90000a10:	02b57633          	remu	a2,a0,a1
90000a14:	1ac2a223          	sw	a2,420(t0)

90000a18 <inst_123>:

inst_123:
// rs1_val==1431655765 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x55555555, 0x3, x5, 424, x7)
90000a18:	55555537          	lui	a0,0x55555
90000a1c:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000a20:	00300593          	li	a1,3
90000a24:	02b57633          	remu	a2,a0,a1
90000a28:	1ac2a423          	sw	a2,424(t0)

90000a2c <inst_124>:

inst_124:
// rs1_val==1431655765 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555555, 0x55555555, x5, 428, x7)
90000a2c:	55555537          	lui	a0,0x55555
90000a30:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000a34:	555555b7          	lui	a1,0x55555
90000a38:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90000a3c:	02b57633          	remu	a2,a0,a1
90000a40:	1ac2a623          	sw	a2,428(t0)

90000a44 <inst_125>:

inst_125:
// rs1_val==1431655765 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x55555555, 0x55555555, 0xaaaaaaaa, x5, 432, x7)
90000a44:	55555537          	lui	a0,0x55555
90000a48:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000a4c:	aaaab5b7          	lui	a1,0xaaaab
90000a50:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000a54:	02b57633          	remu	a2,a0,a1
90000a58:	1ac2a823          	sw	a2,432(t0)

90000a5c <inst_126>:

inst_126:
// rs1_val==1431655765 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555555, 0x5, x5, 436, x7)
90000a5c:	55555537          	lui	a0,0x55555
90000a60:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000a64:	00500593          	li	a1,5
90000a68:	02b57633          	remu	a2,a0,a1
90000a6c:	1ac2aa23          	sw	a2,436(t0)

90000a70 <inst_127>:

inst_127:
// rs1_val==1431655765 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x22222222, 0x55555555, 0x33333333, x5, 440, x7)
90000a70:	55555537          	lui	a0,0x55555
90000a74:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000a78:	333335b7          	lui	a1,0x33333
90000a7c:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90000a80:	02b57633          	remu	a2,a0,a1
90000a84:	1ac2ac23          	sw	a2,440(t0)

90000a88 <inst_128>:

inst_128:
// rs1_val==1431655765 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x55555555, 0x55555555, 0x66666666, x5, 444, x7)
90000a88:	55555537          	lui	a0,0x55555
90000a8c:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000a90:	666665b7          	lui	a1,0x66666
90000a94:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90000a98:	02b57633          	remu	a2,a0,a1
90000a9c:	1ac2ae23          	sw	a2,444(t0)

90000aa0 <inst_129>:

inst_129:
// rs1_val==1431655765 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x6c9d, 0x55555555, 0xb504, x5, 448, x7)
90000aa0:	55555537          	lui	a0,0x55555
90000aa4:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000aa8:	0000b5b7          	lui	a1,0xb
90000aac:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90000ab0:	02b57633          	remu	a2,a0,a1
90000ab4:	1cc2a023          	sw	a2,448(t0)

90000ab8 <inst_130>:

inst_130:
// rs1_val==1431655765 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x55555555, 0x55555555, 0x0, x5, 452, x7)
90000ab8:	55555537          	lui	a0,0x55555
90000abc:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000ac0:	00000593          	li	a1,0
90000ac4:	02b57633          	remu	a2,a0,a1
90000ac8:	1cc2a223          	sw	a2,452(t0)

90000acc <inst_131>:

inst_131:
// rs1_val==1431655765 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xaaaa, 0x55555555, 0xffff, x5, 456, x7)
90000acc:	55555537          	lui	a0,0x55555
90000ad0:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000ad4:	000105b7          	lui	a1,0x10
90000ad8:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90000adc:	02b57633          	remu	a2,a0,a1
90000ae0:	1cc2a423          	sw	a2,456(t0)

90000ae4 <inst_132>:

inst_132:
// rs1_val==1431655765 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x55555555, 0x2, x5, 460, x7)
90000ae4:	55555537          	lui	a0,0x55555
90000ae8:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000aec:	00200593          	li	a1,2
90000af0:	02b57633          	remu	a2,a0,a1
90000af4:	1cc2a623          	sw	a2,460(t0)

90000af8 <inst_133>:

inst_133:
// rs1_val==1431655765 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x55555555, 0x55555554, x5, 464, x7)
90000af8:	55555537          	lui	a0,0x55555
90000afc:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000b00:	555555b7          	lui	a1,0x55555
90000b04:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90000b08:	02b57633          	remu	a2,a0,a1
90000b0c:	1cc2a823          	sw	a2,464(t0)

90000b10 <inst_134>:

inst_134:
// rs1_val==1431655765 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x55555555, 0x55555555, 0xaaaaaaa9, x5, 468, x7)
90000b10:	55555537          	lui	a0,0x55555
90000b14:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000b18:	aaaab5b7          	lui	a1,0xaaaab
90000b1c:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90000b20:	02b57633          	remu	a2,a0,a1
90000b24:	1cc2aa23          	sw	a2,468(t0)

90000b28 <inst_135>:

inst_135:
// rs1_val==1431655765 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x55555555, 0x4, x5, 472, x7)
90000b28:	55555537          	lui	a0,0x55555
90000b2c:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000b30:	00400593          	li	a1,4
90000b34:	02b57633          	remu	a2,a0,a1
90000b38:	1cc2ac23          	sw	a2,472(t0)

90000b3c <inst_136>:

inst_136:
// rs1_val==1431655765 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x22222223, 0x55555555, 0x33333332, x5, 476, x7)
90000b3c:	55555537          	lui	a0,0x55555
90000b40:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000b44:	333335b7          	lui	a1,0x33333
90000b48:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90000b4c:	02b57633          	remu	a2,a0,a1
90000b50:	1cc2ae23          	sw	a2,476(t0)

90000b54 <inst_137>:

inst_137:
// rs1_val==1431655765 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x55555555, 0x55555555, 0x66666665, x5, 480, x7)
90000b54:	55555537          	lui	a0,0x55555
90000b58:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000b5c:	666665b7          	lui	a1,0x66666
90000b60:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90000b64:	02b57633          	remu	a2,a0,a1
90000b68:	1ec2a023          	sw	a2,480(t0)

90000b6c <inst_138>:

inst_138:
// rs1_val==1431655765 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x3048, 0x55555555, 0xb503, x5, 484, x7)
90000b6c:	55555537          	lui	a0,0x55555
90000b70:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000b74:	0000b5b7          	lui	a1,0xb
90000b78:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90000b7c:	02b57633          	remu	a2,a0,a1
90000b80:	1ec2a223          	sw	a2,484(t0)

90000b84 <inst_139>:

inst_139:
// rs1_val==1431655765 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x55555555, 0xfffe, x5, 488, x7)
90000b84:	55555537          	lui	a0,0x55555
90000b88:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000b8c:	000105b7          	lui	a1,0x10
90000b90:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90000b94:	02b57633          	remu	a2,a0,a1
90000b98:	1ec2a423          	sw	a2,488(t0)

90000b9c <inst_140>:

inst_140:
// rs1_val==1431655765 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x55555555, 0x55555555, 0x55555556, x5, 492, x7)
90000b9c:	55555537          	lui	a0,0x55555
90000ba0:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000ba4:	555555b7          	lui	a1,0x55555
90000ba8:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90000bac:	02b57633          	remu	a2,a0,a1
90000bb0:	1ec2a623          	sw	a2,492(t0)

90000bb4 <inst_141>:

inst_141:
// rs1_val==1431655765 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x55555555, 0x55555555, 0xaaaaaaab, x5, 496, x7)
90000bb4:	55555537          	lui	a0,0x55555
90000bb8:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000bbc:	aaaab5b7          	lui	a1,0xaaaab
90000bc0:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90000bc4:	02b57633          	remu	a2,a0,a1
90000bc8:	1ec2a823          	sw	a2,496(t0)

90000bcc <inst_142>:

inst_142:
// rs1_val==1431655765 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x55555555, 0x6, x5, 500, x7)
90000bcc:	55555537          	lui	a0,0x55555
90000bd0:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000bd4:	00600593          	li	a1,6
90000bd8:	02b57633          	remu	a2,a0,a1
90000bdc:	1ec2aa23          	sw	a2,500(t0)

90000be0 <inst_143>:

inst_143:
// rs1_val==1431655765 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x22222221, 0x55555555, 0x33333334, x5, 504, x7)
90000be0:	55555537          	lui	a0,0x55555
90000be4:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000be8:	333335b7          	lui	a1,0x33333
90000bec:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90000bf0:	02b57633          	remu	a2,a0,a1
90000bf4:	1ec2ac23          	sw	a2,504(t0)

90000bf8 <inst_144>:

inst_144:
// rs1_val==1431655765 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x55555555, 0x55555555, 0x66666667, x5, 508, x7)
90000bf8:	55555537          	lui	a0,0x55555
90000bfc:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000c00:	666665b7          	lui	a1,0x66666
90000c04:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90000c08:	02b57633          	remu	a2,a0,a1
90000c0c:	1ec2ae23          	sw	a2,508(t0)

90000c10 <inst_145>:

inst_145:
// rs1_val==1431655765 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0xa8f4, 0x55555555, 0xb505, x5, 512, x7)
90000c10:	55555537          	lui	a0,0x55555
90000c14:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000c18:	0000b5b7          	lui	a1,0xb
90000c1c:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90000c20:	02b57633          	remu	a2,a0,a1
90000c24:	20c2a023          	sw	a2,512(t0)

90000c28 <inst_146>:

inst_146:
// rs1_val==1431655765 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555555, 0x1, x5, 516, x7)
90000c28:	55555537          	lui	a0,0x55555
90000c2c:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000c30:	00100593          	li	a1,1
90000c34:	02b57633          	remu	a2,a0,a1
90000c38:	20c2a223          	sw	a2,516(t0)

90000c3c <inst_147>:

inst_147:
// rs1_val==1431655765 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555555;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x5555, 0x55555555, 0x10000, x5, 520, x7)
90000c3c:	55555537          	lui	a0,0x55555
90000c40:	55550513          	addi	a0,a0,1365 # 55555555 <offset+0x55555249>
90000c44:	000105b7          	lui	a1,0x10
90000c48:	02b57633          	remu	a2,a0,a1
90000c4c:	20c2a423          	sw	a2,520(t0)

90000c50 <inst_148>:

inst_148:
// rs1_val==2863311530 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xaaaaaaaa, 0x3, x5, 524, x7)
90000c50:	aaaab537          	lui	a0,0xaaaab
90000c54:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000c58:	00300593          	li	a1,3
90000c5c:	02b57633          	remu	a2,a0,a1
90000c60:	20c2a623          	sw	a2,524(t0)

90000c64 <inst_149>:

inst_149:
// rs1_val==2863311530 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaaa, 0x55555555, x5, 528, x7)
90000c64:	aaaab537          	lui	a0,0xaaaab
90000c68:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000c6c:	555555b7          	lui	a1,0x55555
90000c70:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90000c74:	02b57633          	remu	a2,a0,a1
90000c78:	20c2a823          	sw	a2,528(t0)

90000c7c <inst_150>:

inst_150:
// rs1_val==2863311530 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaaa, 0xaaaaaaaa, x5, 532, x7)
90000c7c:	aaaab537          	lui	a0,0xaaaab
90000c80:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000c84:	aaaab5b7          	lui	a1,0xaaaab
90000c88:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000c8c:	02b57633          	remu	a2,a0,a1
90000c90:	20c2aa23          	sw	a2,532(t0)

90000c94 <inst_151>:

inst_151:
// rs1_val==2863311530 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaaa, 0x5, x5, 536, x7)
90000c94:	aaaab537          	lui	a0,0xaaaab
90000c98:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000c9c:	00500593          	li	a1,5
90000ca0:	02b57633          	remu	a2,a0,a1
90000ca4:	20c2ac23          	sw	a2,536(t0)

90000ca8 <inst_152>:

inst_152:
// rs1_val==2863311530 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x11111111, 0xaaaaaaaa, 0x33333333, x5, 540, x7)
90000ca8:	aaaab537          	lui	a0,0xaaaab
90000cac:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000cb0:	333335b7          	lui	a1,0x33333
90000cb4:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90000cb8:	02b57633          	remu	a2,a0,a1
90000cbc:	20c2ae23          	sw	a2,540(t0)

90000cc0 <inst_153>:

inst_153:
// rs1_val==2863311530 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x44444444, 0xaaaaaaaa, 0x66666666, x5, 544, x7)
90000cc0:	aaaab537          	lui	a0,0xaaaab
90000cc4:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000cc8:	666665b7          	lui	a1,0x66666
90000ccc:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90000cd0:	02b57633          	remu	a2,a0,a1
90000cd4:	22c2a023          	sw	a2,544(t0)

90000cd8 <inst_154>:

inst_154:
// rs1_val==2863311530 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x2436, 0xaaaaaaaa, 0xb504, x5, 548, x7)
90000cd8:	aaaab537          	lui	a0,0xaaaab
90000cdc:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000ce0:	0000b5b7          	lui	a1,0xb
90000ce4:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90000ce8:	02b57633          	remu	a2,a0,a1
90000cec:	22c2a223          	sw	a2,548(t0)

90000cf0 <inst_155>:

inst_155:
// rs1_val==2863311530 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0xaaaaaaaa, 0xaaaaaaaa, 0x0, x5, 552, x7)
90000cf0:	aaaab537          	lui	a0,0xaaaab
90000cf4:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000cf8:	00000593          	li	a1,0
90000cfc:	02b57633          	remu	a2,a0,a1
90000d00:	22c2a423          	sw	a2,552(t0)

90000d04 <inst_156>:

inst_156:
// rs1_val==2863311530 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x5555, 0xaaaaaaaa, 0xffff, x5, 556, x7)
90000d04:	aaaab537          	lui	a0,0xaaaab
90000d08:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000d0c:	000105b7          	lui	a1,0x10
90000d10:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90000d14:	02b57633          	remu	a2,a0,a1
90000d18:	22c2a623          	sw	a2,556(t0)

90000d1c <inst_157>:

inst_157:
// rs1_val==2863311530 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaaa, 0x2, x5, 560, x7)
90000d1c:	aaaab537          	lui	a0,0xaaaab
90000d20:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000d24:	00200593          	li	a1,2
90000d28:	02b57633          	remu	a2,a0,a1
90000d2c:	22c2a823          	sw	a2,560(t0)

90000d30 <inst_158>:

inst_158:
// rs1_val==2863311530 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xaaaaaaaa, 0x55555554, x5, 564, x7)
90000d30:	aaaab537          	lui	a0,0xaaaab
90000d34:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000d38:	555555b7          	lui	a1,0x55555
90000d3c:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90000d40:	02b57633          	remu	a2,a0,a1
90000d44:	22c2aa23          	sw	a2,564(t0)

90000d48 <inst_159>:

inst_159:
// rs1_val==2863311530 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaaa, 0xaaaaaaa9, x5, 568, x7)
90000d48:	aaaab537          	lui	a0,0xaaaab
90000d4c:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000d50:	aaaab5b7          	lui	a1,0xaaaab
90000d54:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90000d58:	02b57633          	remu	a2,a0,a1
90000d5c:	22c2ac23          	sw	a2,568(t0)

90000d60 <inst_160>:

inst_160:
// rs1_val==2863311530 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xaaaaaaaa, 0x4, x5, 572, x7)
90000d60:	aaaab537          	lui	a0,0xaaaab
90000d64:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000d68:	00400593          	li	a1,4
90000d6c:	02b57633          	remu	a2,a0,a1
90000d70:	22c2ae23          	sw	a2,572(t0)

90000d74 <inst_161>:

inst_161:
// rs1_val==2863311530 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x11111114, 0xaaaaaaaa, 0x33333332, x5, 576, x7)
90000d74:	aaaab537          	lui	a0,0xaaaab
90000d78:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000d7c:	333335b7          	lui	a1,0x33333
90000d80:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90000d84:	02b57633          	remu	a2,a0,a1
90000d88:	24c2a023          	sw	a2,576(t0)

90000d8c <inst_162>:

inst_162:
// rs1_val==2863311530 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x44444445, 0xaaaaaaaa, 0x66666665, x5, 580, x7)
90000d8c:	aaaab537          	lui	a0,0xaaaab
90000d90:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000d94:	666665b7          	lui	a1,0x66666
90000d98:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90000d9c:	02b57633          	remu	a2,a0,a1
90000da0:	24c2a223          	sw	a2,580(t0)

90000da4 <inst_163>:

inst_163:
// rs1_val==2863311530 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x6090, 0xaaaaaaaa, 0xb503, x5, 584, x7)
90000da4:	aaaab537          	lui	a0,0xaaaab
90000da8:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000dac:	0000b5b7          	lui	a1,0xb
90000db0:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90000db4:	02b57633          	remu	a2,a0,a1
90000db8:	24c2a423          	sw	a2,584(t0)

90000dbc <inst_164>:

inst_164:
// rs1_val==2863311530 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xaaaaaaaa, 0xfffe, x5, 588, x7)
90000dbc:	aaaab537          	lui	a0,0xaaaab
90000dc0:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000dc4:	000105b7          	lui	a1,0x10
90000dc8:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90000dcc:	02b57633          	remu	a2,a0,a1
90000dd0:	24c2a623          	sw	a2,588(t0)

90000dd4 <inst_165>:

inst_165:
// rs1_val==2863311530 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0xaaaaaaaa, 0x55555556, x5, 592, x7)
90000dd4:	aaaab537          	lui	a0,0xaaaab
90000dd8:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000ddc:	555555b7          	lui	a1,0x55555
90000de0:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90000de4:	02b57633          	remu	a2,a0,a1
90000de8:	24c2a823          	sw	a2,592(t0)

90000dec <inst_166>:

inst_166:
// rs1_val==2863311530 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0xaaaaaaaa, 0xaaaaaaaa, 0xaaaaaaab, x5, 596, x7)
90000dec:	aaaab537          	lui	a0,0xaaaab
90000df0:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000df4:	aaaab5b7          	lui	a1,0xaaaab
90000df8:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90000dfc:	02b57633          	remu	a2,a0,a1
90000e00:	24c2aa23          	sw	a2,596(t0)

90000e04 <inst_167>:

inst_167:
// rs1_val==2863311530 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xaaaaaaaa, 0x6, x5, 600, x7)
90000e04:	aaaab537          	lui	a0,0xaaaab
90000e08:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000e0c:	00600593          	li	a1,6
90000e10:	02b57633          	remu	a2,a0,a1
90000e14:	24c2ac23          	sw	a2,600(t0)

90000e18 <inst_168>:

inst_168:
// rs1_val==2863311530 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x1111110e, 0xaaaaaaaa, 0x33333334, x5, 604, x7)
90000e18:	aaaab537          	lui	a0,0xaaaab
90000e1c:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000e20:	333335b7          	lui	a1,0x33333
90000e24:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90000e28:	02b57633          	remu	a2,a0,a1
90000e2c:	24c2ae23          	sw	a2,604(t0)

90000e30 <inst_169>:

inst_169:
// rs1_val==2863311530 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x44444443, 0xaaaaaaaa, 0x66666667, x5, 608, x7)
90000e30:	aaaab537          	lui	a0,0xaaaab
90000e34:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000e38:	666665b7          	lui	a1,0x66666
90000e3c:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90000e40:	02b57633          	remu	a2,a0,a1
90000e44:	26c2a023          	sw	a2,608(t0)

90000e48 <inst_170>:

inst_170:
// rs1_val==2863311530 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x9ce3, 0xaaaaaaaa, 0xb505, x5, 612, x7)
90000e48:	aaaab537          	lui	a0,0xaaaab
90000e4c:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000e50:	0000b5b7          	lui	a1,0xb
90000e54:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90000e58:	02b57633          	remu	a2,a0,a1
90000e5c:	26c2a223          	sw	a2,612(t0)

90000e60 <inst_171>:

inst_171:
// rs1_val==2863311530 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0xaaaa, 0xaaaaaaaa, 0x10000, x5, 616, x7)
90000e60:	aaaab537          	lui	a0,0xaaaab
90000e64:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000e68:	000105b7          	lui	a1,0x10
90000e6c:	02b57633          	remu	a2,a0,a1
90000e70:	26c2a423          	sw	a2,616(t0)

90000e74 <inst_172>:

inst_172:
// rs1_val==5 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x5, 0x3, x5, 620, x7)
90000e74:	00500513          	li	a0,5
90000e78:	00300593          	li	a1,3
90000e7c:	02b57633          	remu	a2,a0,a1
90000e80:	26c2a623          	sw	a2,620(t0)

90000e84 <inst_173>:

inst_173:
// rs1_val==5 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x55555555, x5, 624, x7)
90000e84:	00500513          	li	a0,5
90000e88:	555555b7          	lui	a1,0x55555
90000e8c:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90000e90:	02b57633          	remu	a2,a0,a1
90000e94:	26c2a823          	sw	a2,624(t0)

90000e98 <inst_174>:

inst_174:
// rs1_val==5 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0xaaaaaaaa, x5, 628, x7)
90000e98:	00500513          	li	a0,5
90000e9c:	aaaab5b7          	lui	a1,0xaaaab
90000ea0:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90000ea4:	02b57633          	remu	a2,a0,a1
90000ea8:	26c2aa23          	sw	a2,628(t0)

90000eac <inst_175>:

inst_175:
// rs1_val==5 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x5, 0x5, x5, 632, x7)
90000eac:	00500513          	li	a0,5
90000eb0:	00500593          	li	a1,5
90000eb4:	02b57633          	remu	a2,a0,a1
90000eb8:	26c2ac23          	sw	a2,632(t0)

90000ebc <inst_176>:

inst_176:
// rs1_val==5 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x33333333, x5, 636, x7)
90000ebc:	00500513          	li	a0,5
90000ec0:	333335b7          	lui	a1,0x33333
90000ec4:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90000ec8:	02b57633          	remu	a2,a0,a1
90000ecc:	26c2ae23          	sw	a2,636(t0)

90000ed0 <inst_177>:

inst_177:
// rs1_val==5 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x66666666, x5, 640, x7)
90000ed0:	00500513          	li	a0,5
90000ed4:	666665b7          	lui	a1,0x66666
90000ed8:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90000edc:	02b57633          	remu	a2,a0,a1
90000ee0:	28c2a023          	sw	a2,640(t0)

90000ee4 <inst_178>:

inst_178:
// rs1_val==5 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0xb504, x5, 644, x7)
90000ee4:	00500513          	li	a0,5
90000ee8:	0000b5b7          	lui	a1,0xb
90000eec:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90000ef0:	02b57633          	remu	a2,a0,a1
90000ef4:	28c2a223          	sw	a2,644(t0)

90000ef8 <inst_179>:

inst_179:
// rs1_val==5 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x0, x5, 648, x7)
90000ef8:	00500513          	li	a0,5
90000efc:	00000593          	li	a1,0
90000f00:	02b57633          	remu	a2,a0,a1
90000f04:	28c2a423          	sw	a2,648(t0)

90000f08 <inst_180>:

inst_180:
// rs1_val==5 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0xffff, x5, 652, x7)
90000f08:	00500513          	li	a0,5
90000f0c:	000105b7          	lui	a1,0x10
90000f10:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90000f14:	02b57633          	remu	a2,a0,a1
90000f18:	28c2a623          	sw	a2,652(t0)

90000f1c <inst_181>:

inst_181:
// rs1_val==5 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x5, 0x2, x5, 656, x7)
90000f1c:	00500513          	li	a0,5
90000f20:	00200593          	li	a1,2
90000f24:	02b57633          	remu	a2,a0,a1
90000f28:	28c2a823          	sw	a2,656(t0)

90000f2c <inst_182>:

inst_182:
// rs1_val==5 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x55555554, x5, 660, x7)
90000f2c:	00500513          	li	a0,5
90000f30:	555555b7          	lui	a1,0x55555
90000f34:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90000f38:	02b57633          	remu	a2,a0,a1
90000f3c:	28c2aa23          	sw	a2,660(t0)

90000f40 <inst_183>:

inst_183:
// rs1_val==5 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0xaaaaaaa9, x5, 664, x7)
90000f40:	00500513          	li	a0,5
90000f44:	aaaab5b7          	lui	a1,0xaaaab
90000f48:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90000f4c:	02b57633          	remu	a2,a0,a1
90000f50:	28c2ac23          	sw	a2,664(t0)

90000f54 <inst_184>:

inst_184:
// rs1_val==5 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x5, 0x4, x5, 668, x7)
90000f54:	00500513          	li	a0,5
90000f58:	00400593          	li	a1,4
90000f5c:	02b57633          	remu	a2,a0,a1
90000f60:	28c2ae23          	sw	a2,668(t0)

90000f64 <inst_185>:

inst_185:
// rs1_val==5 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x33333332, x5, 672, x7)
90000f64:	00500513          	li	a0,5
90000f68:	333335b7          	lui	a1,0x33333
90000f6c:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90000f70:	02b57633          	remu	a2,a0,a1
90000f74:	2ac2a023          	sw	a2,672(t0)

90000f78 <inst_186>:

inst_186:
// rs1_val==5 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x66666665, x5, 676, x7)
90000f78:	00500513          	li	a0,5
90000f7c:	666665b7          	lui	a1,0x66666
90000f80:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90000f84:	02b57633          	remu	a2,a0,a1
90000f88:	2ac2a223          	sw	a2,676(t0)

90000f8c <inst_187>:

inst_187:
// rs1_val==5 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0xb503, x5, 680, x7)
90000f8c:	00500513          	li	a0,5
90000f90:	0000b5b7          	lui	a1,0xb
90000f94:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90000f98:	02b57633          	remu	a2,a0,a1
90000f9c:	2ac2a423          	sw	a2,680(t0)

90000fa0 <inst_188>:

inst_188:
// rs1_val==5 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0xfffe, x5, 684, x7)
90000fa0:	00500513          	li	a0,5
90000fa4:	000105b7          	lui	a1,0x10
90000fa8:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90000fac:	02b57633          	remu	a2,a0,a1
90000fb0:	2ac2a623          	sw	a2,684(t0)

90000fb4 <inst_189>:

inst_189:
// rs1_val==5 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x55555556, x5, 688, x7)
90000fb4:	00500513          	li	a0,5
90000fb8:	555555b7          	lui	a1,0x55555
90000fbc:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90000fc0:	02b57633          	remu	a2,a0,a1
90000fc4:	2ac2a823          	sw	a2,688(t0)

90000fc8 <inst_190>:

inst_190:
// rs1_val==5 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0xaaaaaaab, x5, 692, x7)
90000fc8:	00500513          	li	a0,5
90000fcc:	aaaab5b7          	lui	a1,0xaaaab
90000fd0:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90000fd4:	02b57633          	remu	a2,a0,a1
90000fd8:	2ac2aa23          	sw	a2,692(t0)

90000fdc <inst_191>:

inst_191:
// rs1_val==5 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x6, x5, 696, x7)
90000fdc:	00500513          	li	a0,5
90000fe0:	00600593          	li	a1,6
90000fe4:	02b57633          	remu	a2,a0,a1
90000fe8:	2ac2ac23          	sw	a2,696(t0)

90000fec <inst_192>:

inst_192:
// rs1_val==5 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x33333334, x5, 700, x7)
90000fec:	00500513          	li	a0,5
90000ff0:	333335b7          	lui	a1,0x33333
90000ff4:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90000ff8:	02b57633          	remu	a2,a0,a1
90000ffc:	2ac2ae23          	sw	a2,700(t0)

90001000 <inst_193>:

inst_193:
// rs1_val==5 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x66666667, x5, 704, x7)
90001000:	00500513          	li	a0,5
90001004:	666665b7          	lui	a1,0x66666
90001008:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
9000100c:	02b57633          	remu	a2,a0,a1
90001010:	2cc2a023          	sw	a2,704(t0)

90001014 <inst_194>:

inst_194:
// rs1_val==5 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0xb505, x5, 708, x7)
90001014:	00500513          	li	a0,5
90001018:	0000b5b7          	lui	a1,0xb
9000101c:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90001020:	02b57633          	remu	a2,a0,a1
90001024:	2cc2a223          	sw	a2,708(t0)

90001028 <inst_195>:

inst_195:
// rs1_val==5 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x5, 0x1, x5, 712, x7)
90001028:	00500513          	li	a0,5
9000102c:	00100593          	li	a1,1
90001030:	02b57633          	remu	a2,a0,a1
90001034:	2cc2a423          	sw	a2,712(t0)

90001038 <inst_196>:

inst_196:
// rs1_val==5 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x5;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x5, 0x10000, x5, 716, x7)
90001038:	00500513          	li	a0,5
9000103c:	000105b7          	lui	a1,0x10
90001040:	02b57633          	remu	a2,a0,a1
90001044:	2cc2a623          	sw	a2,716(t0)

90001048 <inst_197>:

inst_197:
// rs1_val==858993459 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333333, 0x3, x5, 720, x7)
90001048:	33333537          	lui	a0,0x33333
9000104c:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001050:	00300593          	li	a1,3
90001054:	02b57633          	remu	a2,a0,a1
90001058:	2cc2a823          	sw	a2,720(t0)

9000105c <inst_198>:

inst_198:
// rs1_val==858993459 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0x55555555, x5, 724, x7)
9000105c:	33333537          	lui	a0,0x33333
90001060:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001064:	555555b7          	lui	a1,0x55555
90001068:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
9000106c:	02b57633          	remu	a2,a0,a1
90001070:	2cc2aa23          	sw	a2,724(t0)

90001074 <inst_199>:

inst_199:
// rs1_val==858993459 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0xaaaaaaaa, x5, 728, x7)
90001074:	33333537          	lui	a0,0x33333
90001078:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
9000107c:	aaaab5b7          	lui	a1,0xaaaab
90001080:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90001084:	02b57633          	remu	a2,a0,a1
90001088:	2cc2ac23          	sw	a2,728(t0)

9000108c <inst_200>:

inst_200:
// rs1_val==858993459 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x33333333, 0x5, x5, 732, x7)
9000108c:	33333537          	lui	a0,0x33333
90001090:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001094:	00500593          	li	a1,5
90001098:	02b57633          	remu	a2,a0,a1
9000109c:	2cc2ae23          	sw	a2,732(t0)

900010a0 <inst_201>:

inst_201:
// rs1_val==858993459 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333333, 0x33333333, x5, 736, x7)
900010a0:	33333537          	lui	a0,0x33333
900010a4:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
900010a8:	333335b7          	lui	a1,0x33333
900010ac:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
900010b0:	02b57633          	remu	a2,a0,a1
900010b4:	2ec2a023          	sw	a2,736(t0)

900010b8 <inst_202>:

inst_202:
// rs1_val==858993459 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0x66666666, x5, 740, x7)
900010b8:	33333537          	lui	a0,0x33333
900010bc:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
900010c0:	666665b7          	lui	a1,0x66666
900010c4:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
900010c8:	02b57633          	remu	a2,a0,a1
900010cc:	2ec2a223          	sw	a2,740(t0)

900010d0 <inst_203>:

inst_203:
// rs1_val==858993459 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x8993, 0x33333333, 0xb504, x5, 744, x7)
900010d0:	33333537          	lui	a0,0x33333
900010d4:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
900010d8:	0000b5b7          	lui	a1,0xb
900010dc:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
900010e0:	02b57633          	remu	a2,a0,a1
900010e4:	2ec2a423          	sw	a2,744(t0)

900010e8 <inst_204>:

inst_204:
// rs1_val==858993459 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0x0, x5, 748, x7)
900010e8:	33333537          	lui	a0,0x33333
900010ec:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
900010f0:	00000593          	li	a1,0
900010f4:	02b57633          	remu	a2,a0,a1
900010f8:	2ec2a623          	sw	a2,748(t0)

900010fc <inst_205>:

inst_205:
// rs1_val==858993459 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x6666, 0x33333333, 0xffff, x5, 752, x7)
900010fc:	33333537          	lui	a0,0x33333
90001100:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001104:	000105b7          	lui	a1,0x10
90001108:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
9000110c:	02b57633          	remu	a2,a0,a1
90001110:	2ec2a823          	sw	a2,752(t0)

90001114 <inst_206>:

inst_206:
// rs1_val==858993459 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x33333333, 0x2, x5, 756, x7)
90001114:	33333537          	lui	a0,0x33333
90001118:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
9000111c:	00200593          	li	a1,2
90001120:	02b57633          	remu	a2,a0,a1
90001124:	2ec2aa23          	sw	a2,756(t0)

90001128 <inst_207>:

inst_207:
// rs1_val==858993459 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0x55555554, x5, 760, x7)
90001128:	33333537          	lui	a0,0x33333
9000112c:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001130:	555555b7          	lui	a1,0x55555
90001134:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90001138:	02b57633          	remu	a2,a0,a1
9000113c:	2ec2ac23          	sw	a2,760(t0)

90001140 <inst_208>:

inst_208:
// rs1_val==858993459 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0xaaaaaaa9, x5, 764, x7)
90001140:	33333537          	lui	a0,0x33333
90001144:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001148:	aaaab5b7          	lui	a1,0xaaaab
9000114c:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001150:	02b57633          	remu	a2,a0,a1
90001154:	2ec2ae23          	sw	a2,764(t0)

90001158 <inst_209>:

inst_209:
// rs1_val==858993459 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x33333333, 0x4, x5, 768, x7)
90001158:	33333537          	lui	a0,0x33333
9000115c:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001160:	00400593          	li	a1,4
90001164:	02b57633          	remu	a2,a0,a1
90001168:	30c2a023          	sw	a2,768(t0)

9000116c <inst_210>:

inst_210:
// rs1_val==858993459 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x33333333, 0x33333332, x5, 772, x7)
9000116c:	33333537          	lui	a0,0x33333
90001170:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001174:	333335b7          	lui	a1,0x33333
90001178:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
9000117c:	02b57633          	remu	a2,a0,a1
90001180:	30c2a223          	sw	a2,772(t0)

90001184 <inst_211>:

inst_211:
// rs1_val==858993459 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0x66666665, x5, 776, x7)
90001184:	33333537          	lui	a0,0x33333
90001188:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
9000118c:	666665b7          	lui	a1,0x66666
90001190:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90001194:	02b57633          	remu	a2,a0,a1
90001198:	30c2a423          	sw	a2,776(t0)

9000119c <inst_212>:

inst_212:
// rs1_val==858993459 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x1cf8, 0x33333333, 0xb503, x5, 780, x7)
9000119c:	33333537          	lui	a0,0x33333
900011a0:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
900011a4:	0000b5b7          	lui	a1,0xb
900011a8:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
900011ac:	02b57633          	remu	a2,a0,a1
900011b0:	30c2a623          	sw	a2,780(t0)

900011b4 <inst_213>:

inst_213:
// rs1_val==858993459 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x9999, 0x33333333, 0xfffe, x5, 784, x7)
900011b4:	33333537          	lui	a0,0x33333
900011b8:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
900011bc:	000105b7          	lui	a1,0x10
900011c0:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
900011c4:	02b57633          	remu	a2,a0,a1
900011c8:	30c2a823          	sw	a2,784(t0)

900011cc <inst_214>:

inst_214:
// rs1_val==858993459 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0x55555556, x5, 788, x7)
900011cc:	33333537          	lui	a0,0x33333
900011d0:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
900011d4:	555555b7          	lui	a1,0x55555
900011d8:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
900011dc:	02b57633          	remu	a2,a0,a1
900011e0:	30c2aa23          	sw	a2,788(t0)

900011e4 <inst_215>:

inst_215:
// rs1_val==858993459 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0xaaaaaaab, x5, 792, x7)
900011e4:	33333537          	lui	a0,0x33333
900011e8:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
900011ec:	aaaab5b7          	lui	a1,0xaaaab
900011f0:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
900011f4:	02b57633          	remu	a2,a0,a1
900011f8:	30c2ac23          	sw	a2,792(t0)

900011fc <inst_216>:

inst_216:
// rs1_val==858993459 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x33333333, 0x6, x5, 796, x7)
900011fc:	33333537          	lui	a0,0x33333
90001200:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001204:	00600593          	li	a1,6
90001208:	02b57633          	remu	a2,a0,a1
9000120c:	30c2ae23          	sw	a2,796(t0)

90001210 <inst_217>:

inst_217:
// rs1_val==858993459 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0x33333334, x5, 800, x7)
90001210:	33333537          	lui	a0,0x33333
90001214:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001218:	333335b7          	lui	a1,0x33333
9000121c:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90001220:	02b57633          	remu	a2,a0,a1
90001224:	32c2a023          	sw	a2,800(t0)

90001228 <inst_218>:

inst_218:
// rs1_val==858993459 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x33333333, 0x66666667, x5, 804, x7)
90001228:	33333537          	lui	a0,0x33333
9000122c:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001230:	666665b7          	lui	a1,0x66666
90001234:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90001238:	02b57633          	remu	a2,a0,a1
9000123c:	32c2a223          	sw	a2,804(t0)

90001240 <inst_219>:

inst_219:
// rs1_val==858993459 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x412b, 0x33333333, 0xb505, x5, 808, x7)
90001240:	33333537          	lui	a0,0x33333
90001244:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001248:	0000b5b7          	lui	a1,0xb
9000124c:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90001250:	02b57633          	remu	a2,a0,a1
90001254:	32c2a423          	sw	a2,808(t0)

90001258 <inst_220>:

inst_220:
// rs1_val==858993459 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333333, 0x1, x5, 812, x7)
90001258:	33333537          	lui	a0,0x33333
9000125c:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001260:	00100593          	li	a1,1
90001264:	02b57633          	remu	a2,a0,a1
90001268:	32c2a623          	sw	a2,812(t0)

9000126c <inst_221>:

inst_221:
// rs1_val==858993459 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333333;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x3333, 0x33333333, 0x10000, x5, 816, x7)
9000126c:	33333537          	lui	a0,0x33333
90001270:	33350513          	addi	a0,a0,819 # 33333333 <offset+0x33333027>
90001274:	000105b7          	lui	a1,0x10
90001278:	02b57633          	remu	a2,a0,a1
9000127c:	32c2a823          	sw	a2,816(t0)

90001280 <inst_222>:

inst_222:
// rs1_val==1717986918 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666666, 0x3, x5, 820, x7)
90001280:	66666537          	lui	a0,0x66666
90001284:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001288:	00300593          	li	a1,3
9000128c:	02b57633          	remu	a2,a0,a1
90001290:	32c2aa23          	sw	a2,820(t0)

90001294 <inst_223>:

inst_223:
// rs1_val==1717986918 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x11111111, 0x66666666, 0x55555555, x5, 824, x7)
90001294:	66666537          	lui	a0,0x66666
90001298:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
9000129c:	555555b7          	lui	a1,0x55555
900012a0:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
900012a4:	02b57633          	remu	a2,a0,a1
900012a8:	32c2ac23          	sw	a2,824(t0)

900012ac <inst_224>:

inst_224:
// rs1_val==1717986918 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x66666666, 0x66666666, 0xaaaaaaaa, x5, 828, x7)
900012ac:	66666537          	lui	a0,0x66666
900012b0:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900012b4:	aaaab5b7          	lui	a1,0xaaaab
900012b8:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
900012bc:	02b57633          	remu	a2,a0,a1
900012c0:	32c2ae23          	sw	a2,828(t0)

900012c4 <inst_225>:

inst_225:
// rs1_val==1717986918 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x66666666, 0x5, x5, 832, x7)
900012c4:	66666537          	lui	a0,0x66666
900012c8:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900012cc:	00500593          	li	a1,5
900012d0:	02b57633          	remu	a2,a0,a1
900012d4:	34c2a023          	sw	a2,832(t0)

900012d8 <inst_226>:

inst_226:
// rs1_val==1717986918 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666666, 0x33333333, x5, 836, x7)
900012d8:	66666537          	lui	a0,0x66666
900012dc:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900012e0:	333335b7          	lui	a1,0x33333
900012e4:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
900012e8:	02b57633          	remu	a2,a0,a1
900012ec:	34c2a223          	sw	a2,836(t0)

900012f0 <inst_227>:

inst_227:
// rs1_val==1717986918 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666666, 0x66666666, x5, 840, x7)
900012f0:	66666537          	lui	a0,0x66666
900012f4:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900012f8:	666665b7          	lui	a1,0x66666
900012fc:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90001300:	02b57633          	remu	a2,a0,a1
90001304:	34c2a423          	sw	a2,840(t0)

90001308 <inst_228>:

inst_228:
// rs1_val==1717986918 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x5e22, 0x66666666, 0xb504, x5, 844, x7)
90001308:	66666537          	lui	a0,0x66666
9000130c:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001310:	0000b5b7          	lui	a1,0xb
90001314:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90001318:	02b57633          	remu	a2,a0,a1
9000131c:	34c2a623          	sw	a2,844(t0)

90001320 <inst_229>:

inst_229:
// rs1_val==1717986918 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x66666666, 0x66666666, 0x0, x5, 848, x7)
90001320:	66666537          	lui	a0,0x66666
90001324:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001328:	00000593          	li	a1,0
9000132c:	02b57633          	remu	a2,a0,a1
90001330:	34c2a823          	sw	a2,848(t0)

90001334 <inst_230>:

inst_230:
// rs1_val==1717986918 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xcccc, 0x66666666, 0xffff, x5, 852, x7)
90001334:	66666537          	lui	a0,0x66666
90001338:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
9000133c:	000105b7          	lui	a1,0x10
90001340:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90001344:	02b57633          	remu	a2,a0,a1
90001348:	34c2aa23          	sw	a2,852(t0)

9000134c <inst_231>:

inst_231:
// rs1_val==1717986918 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666666, 0x2, x5, 856, x7)
9000134c:	66666537          	lui	a0,0x66666
90001350:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001354:	00200593          	li	a1,2
90001358:	02b57633          	remu	a2,a0,a1
9000135c:	34c2ac23          	sw	a2,856(t0)

90001360 <inst_232>:

inst_232:
// rs1_val==1717986918 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x11111112, 0x66666666, 0x55555554, x5, 860, x7)
90001360:	66666537          	lui	a0,0x66666
90001364:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001368:	555555b7          	lui	a1,0x55555
9000136c:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90001370:	02b57633          	remu	a2,a0,a1
90001374:	34c2ae23          	sw	a2,860(t0)

90001378 <inst_233>:

inst_233:
// rs1_val==1717986918 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x66666666, 0x66666666, 0xaaaaaaa9, x5, 864, x7)
90001378:	66666537          	lui	a0,0x66666
9000137c:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001380:	aaaab5b7          	lui	a1,0xaaaab
90001384:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001388:	02b57633          	remu	a2,a0,a1
9000138c:	36c2a023          	sw	a2,864(t0)

90001390 <inst_234>:

inst_234:
// rs1_val==1717986918 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x66666666, 0x4, x5, 868, x7)
90001390:	66666537          	lui	a0,0x66666
90001394:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001398:	00400593          	li	a1,4
9000139c:	02b57633          	remu	a2,a0,a1
900013a0:	36c2a223          	sw	a2,868(t0)

900013a4 <inst_235>:

inst_235:
// rs1_val==1717986918 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x66666666, 0x33333332, x5, 872, x7)
900013a4:	66666537          	lui	a0,0x66666
900013a8:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900013ac:	333335b7          	lui	a1,0x33333
900013b0:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
900013b4:	02b57633          	remu	a2,a0,a1
900013b8:	36c2a423          	sw	a2,872(t0)

900013bc <inst_236>:

inst_236:
// rs1_val==1717986918 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x66666666, 0x66666665, x5, 876, x7)
900013bc:	66666537          	lui	a0,0x66666
900013c0:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900013c4:	666665b7          	lui	a1,0x66666
900013c8:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
900013cc:	02b57633          	remu	a2,a0,a1
900013d0:	36c2a623          	sw	a2,876(t0)

900013d4 <inst_237>:

inst_237:
// rs1_val==1717986918 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x39f0, 0x66666666, 0xb503, x5, 880, x7)
900013d4:	66666537          	lui	a0,0x66666
900013d8:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900013dc:	0000b5b7          	lui	a1,0xb
900013e0:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
900013e4:	02b57633          	remu	a2,a0,a1
900013e8:	36c2a823          	sw	a2,880(t0)

900013ec <inst_238>:

inst_238:
// rs1_val==1717986918 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x3334, 0x66666666, 0xfffe, x5, 884, x7)
900013ec:	66666537          	lui	a0,0x66666
900013f0:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900013f4:	000105b7          	lui	a1,0x10
900013f8:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
900013fc:	02b57633          	remu	a2,a0,a1
90001400:	36c2aa23          	sw	a2,884(t0)

90001404 <inst_239>:

inst_239:
// rs1_val==1717986918 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x11111110, 0x66666666, 0x55555556, x5, 888, x7)
90001404:	66666537          	lui	a0,0x66666
90001408:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
9000140c:	555555b7          	lui	a1,0x55555
90001410:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90001414:	02b57633          	remu	a2,a0,a1
90001418:	36c2ac23          	sw	a2,888(t0)

9000141c <inst_240>:

inst_240:
// rs1_val==1717986918 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x66666666, 0x66666666, 0xaaaaaaab, x5, 892, x7)
9000141c:	66666537          	lui	a0,0x66666
90001420:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001424:	aaaab5b7          	lui	a1,0xaaaab
90001428:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
9000142c:	02b57633          	remu	a2,a0,a1
90001430:	36c2ae23          	sw	a2,892(t0)

90001434 <inst_241>:

inst_241:
// rs1_val==1717986918 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666666, 0x6, x5, 896, x7)
90001434:	66666537          	lui	a0,0x66666
90001438:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
9000143c:	00600593          	li	a1,6
90001440:	02b57633          	remu	a2,a0,a1
90001444:	38c2a023          	sw	a2,896(t0)

90001448 <inst_242>:

inst_242:
// rs1_val==1717986918 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x66666666, 0x33333334, x5, 900, x7)
90001448:	66666537          	lui	a0,0x66666
9000144c:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001450:	333335b7          	lui	a1,0x33333
90001454:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90001458:	02b57633          	remu	a2,a0,a1
9000145c:	38c2a223          	sw	a2,900(t0)

90001460 <inst_243>:

inst_243:
// rs1_val==1717986918 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x66666666, 0x66666666, 0x66666667, x5, 904, x7)
90001460:	66666537          	lui	a0,0x66666
90001464:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001468:	666665b7          	lui	a1,0x66666
9000146c:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90001470:	02b57633          	remu	a2,a0,a1
90001474:	38c2a423          	sw	a2,904(t0)

90001478 <inst_244>:

inst_244:
// rs1_val==1717986918 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x8256, 0x66666666, 0xb505, x5, 908, x7)
90001478:	66666537          	lui	a0,0x66666
9000147c:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001480:	0000b5b7          	lui	a1,0xb
90001484:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90001488:	02b57633          	remu	a2,a0,a1
9000148c:	38c2a623          	sw	a2,908(t0)

90001490 <inst_245>:

inst_245:
// rs1_val==1717986918 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666666, 0x1, x5, 912, x7)
90001490:	66666537          	lui	a0,0x66666
90001494:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
90001498:	00100593          	li	a1,1
9000149c:	02b57633          	remu	a2,a0,a1
900014a0:	38c2a823          	sw	a2,912(t0)

900014a4 <inst_246>:

inst_246:
// rs1_val==1717986918 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666666;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x6666, 0x66666666, 0x10000, x5, 916, x7)
900014a4:	66666537          	lui	a0,0x66666
900014a8:	66650513          	addi	a0,a0,1638 # 66666666 <offset+0x6666635a>
900014ac:	000105b7          	lui	a1,0x10
900014b0:	02b57633          	remu	a2,a0,a1
900014b4:	38c2aa23          	sw	a2,916(t0)

900014b8 <inst_247>:

inst_247:
// rs1_val==46340 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xb504, 0x3, x5, 920, x7)
900014b8:	0000b537          	lui	a0,0xb
900014bc:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900014c0:	00300593          	li	a1,3
900014c4:	02b57633          	remu	a2,a0,a1
900014c8:	38c2ac23          	sw	a2,920(t0)

900014cc <inst_248>:

inst_248:
// rs1_val==46340 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x55555555, x5, 924, x7)
900014cc:	0000b537          	lui	a0,0xb
900014d0:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900014d4:	555555b7          	lui	a1,0x55555
900014d8:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
900014dc:	02b57633          	remu	a2,a0,a1
900014e0:	38c2ae23          	sw	a2,924(t0)

900014e4 <inst_249>:

inst_249:
// rs1_val==46340 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0xaaaaaaaa, x5, 928, x7)
900014e4:	0000b537          	lui	a0,0xb
900014e8:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900014ec:	aaaab5b7          	lui	a1,0xaaaab
900014f0:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
900014f4:	02b57633          	remu	a2,a0,a1
900014f8:	3ac2a023          	sw	a2,928(t0)

900014fc <inst_250>:

inst_250:
// rs1_val==46340 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb504, 0x5, x5, 932, x7)
900014fc:	0000b537          	lui	a0,0xb
90001500:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001504:	00500593          	li	a1,5
90001508:	02b57633          	remu	a2,a0,a1
9000150c:	3ac2a223          	sw	a2,932(t0)

90001510 <inst_251>:

inst_251:
// rs1_val==46340 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x33333333, x5, 936, x7)
90001510:	0000b537          	lui	a0,0xb
90001514:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001518:	333335b7          	lui	a1,0x33333
9000151c:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90001520:	02b57633          	remu	a2,a0,a1
90001524:	3ac2a423          	sw	a2,936(t0)

90001528 <inst_252>:

inst_252:
// rs1_val==46340 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x66666666, x5, 940, x7)
90001528:	0000b537          	lui	a0,0xb
9000152c:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001530:	666665b7          	lui	a1,0x66666
90001534:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90001538:	02b57633          	remu	a2,a0,a1
9000153c:	3ac2a623          	sw	a2,940(t0)

90001540 <inst_253>:

inst_253:
// rs1_val==46340 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb504, 0xb504, x5, 944, x7)
90001540:	0000b537          	lui	a0,0xb
90001544:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001548:	0000b5b7          	lui	a1,0xb
9000154c:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90001550:	02b57633          	remu	a2,a0,a1
90001554:	3ac2a823          	sw	a2,944(t0)

90001558 <inst_254>:

inst_254:
// rs1_val==46340 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x0, x5, 948, x7)
90001558:	0000b537          	lui	a0,0xb
9000155c:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001560:	00000593          	li	a1,0
90001564:	02b57633          	remu	a2,a0,a1
90001568:	3ac2aa23          	sw	a2,948(t0)

9000156c <inst_255>:

inst_255:
// rs1_val==46340 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0xffff, x5, 952, x7)
9000156c:	0000b537          	lui	a0,0xb
90001570:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001574:	000105b7          	lui	a1,0x10
90001578:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
9000157c:	02b57633          	remu	a2,a0,a1
90001580:	3ac2ac23          	sw	a2,952(t0)

90001584 <inst_256>:

inst_256:
// rs1_val==46340 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb504, 0x2, x5, 956, x7)
90001584:	0000b537          	lui	a0,0xb
90001588:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
9000158c:	00200593          	li	a1,2
90001590:	02b57633          	remu	a2,a0,a1
90001594:	3ac2ae23          	sw	a2,956(t0)

90001598 <inst_257>:

inst_257:
// rs1_val==46340 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x55555554, x5, 960, x7)
90001598:	0000b537          	lui	a0,0xb
9000159c:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900015a0:	555555b7          	lui	a1,0x55555
900015a4:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
900015a8:	02b57633          	remu	a2,a0,a1
900015ac:	3cc2a023          	sw	a2,960(t0)

900015b0 <inst_258>:

inst_258:
// rs1_val==46340 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0xaaaaaaa9, x5, 964, x7)
900015b0:	0000b537          	lui	a0,0xb
900015b4:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900015b8:	aaaab5b7          	lui	a1,0xaaaab
900015bc:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900015c0:	02b57633          	remu	a2,a0,a1
900015c4:	3cc2a223          	sw	a2,964(t0)

900015c8 <inst_259>:

inst_259:
// rs1_val==46340 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb504, 0x4, x5, 968, x7)
900015c8:	0000b537          	lui	a0,0xb
900015cc:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900015d0:	00400593          	li	a1,4
900015d4:	02b57633          	remu	a2,a0,a1
900015d8:	3cc2a423          	sw	a2,968(t0)

900015dc <inst_260>:

inst_260:
// rs1_val==46340 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x33333332, x5, 972, x7)
900015dc:	0000b537          	lui	a0,0xb
900015e0:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900015e4:	333335b7          	lui	a1,0x33333
900015e8:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
900015ec:	02b57633          	remu	a2,a0,a1
900015f0:	3cc2a623          	sw	a2,972(t0)

900015f4 <inst_261>:

inst_261:
// rs1_val==46340 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x66666665, x5, 976, x7)
900015f4:	0000b537          	lui	a0,0xb
900015f8:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900015fc:	666665b7          	lui	a1,0x66666
90001600:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90001604:	02b57633          	remu	a2,a0,a1
90001608:	3cc2a823          	sw	a2,976(t0)

9000160c <inst_262>:

inst_262:
// rs1_val==46340 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xb504, 0xb503, x5, 980, x7)
9000160c:	0000b537          	lui	a0,0xb
90001610:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001614:	0000b5b7          	lui	a1,0xb
90001618:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
9000161c:	02b57633          	remu	a2,a0,a1
90001620:	3cc2aa23          	sw	a2,980(t0)

90001624 <inst_263>:

inst_263:
// rs1_val==46340 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0xfffe, x5, 984, x7)
90001624:	0000b537          	lui	a0,0xb
90001628:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
9000162c:	000105b7          	lui	a1,0x10
90001630:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90001634:	02b57633          	remu	a2,a0,a1
90001638:	3cc2ac23          	sw	a2,984(t0)

9000163c <inst_264>:

inst_264:
// rs1_val==46340 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x55555556, x5, 988, x7)
9000163c:	0000b537          	lui	a0,0xb
90001640:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001644:	555555b7          	lui	a1,0x55555
90001648:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
9000164c:	02b57633          	remu	a2,a0,a1
90001650:	3cc2ae23          	sw	a2,988(t0)

90001654 <inst_265>:

inst_265:
// rs1_val==46340 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0xaaaaaaab, x5, 992, x7)
90001654:	0000b537          	lui	a0,0xb
90001658:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
9000165c:	aaaab5b7          	lui	a1,0xaaaab
90001660:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90001664:	02b57633          	remu	a2,a0,a1
90001668:	3ec2a023          	sw	a2,992(t0)

9000166c <inst_266>:

inst_266:
// rs1_val==46340 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xb504, 0x6, x5, 996, x7)
9000166c:	0000b537          	lui	a0,0xb
90001670:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001674:	00600593          	li	a1,6
90001678:	02b57633          	remu	a2,a0,a1
9000167c:	3ec2a223          	sw	a2,996(t0)

90001680 <inst_267>:

inst_267:
// rs1_val==46340 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x33333334, x5, 1000, x7)
90001680:	0000b537          	lui	a0,0xb
90001684:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
90001688:	333335b7          	lui	a1,0x33333
9000168c:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90001690:	02b57633          	remu	a2,a0,a1
90001694:	3ec2a423          	sw	a2,1000(t0)

90001698 <inst_268>:

inst_268:
// rs1_val==46340 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x66666667, x5, 1004, x7)
90001698:	0000b537          	lui	a0,0xb
9000169c:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900016a0:	666665b7          	lui	a1,0x66666
900016a4:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
900016a8:	02b57633          	remu	a2,a0,a1
900016ac:	3ec2a623          	sw	a2,1004(t0)

900016b0 <inst_269>:

inst_269:
// rs1_val==46340 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0xb505, x5, 1008, x7)
900016b0:	0000b537          	lui	a0,0xb
900016b4:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900016b8:	0000b5b7          	lui	a1,0xb
900016bc:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
900016c0:	02b57633          	remu	a2,a0,a1
900016c4:	3ec2a823          	sw	a2,1008(t0)

900016c8 <inst_270>:

inst_270:
// rs1_val==46340 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb504, 0x1, x5, 1012, x7)
900016c8:	0000b537          	lui	a0,0xb
900016cc:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900016d0:	00100593          	li	a1,1
900016d4:	02b57633          	remu	a2,a0,a1
900016d8:	3ec2aa23          	sw	a2,1012(t0)

900016dc <inst_271>:

inst_271:
// rs1_val==46340 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb504;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0xb504, 0xb504, 0x10000, x5, 1016, x7)
900016dc:	0000b537          	lui	a0,0xb
900016e0:	50450513          	addi	a0,a0,1284 # b504 <offset+0xb1f8>
900016e4:	000105b7          	lui	a1,0x10
900016e8:	02b57633          	remu	a2,a0,a1
900016ec:	3ec2ac23          	sw	a2,1016(t0)

900016f0 <inst_272>:

inst_272:
// rs1_val==0 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x3, x5, 1020, x7)
900016f0:	00000513          	li	a0,0
900016f4:	00300593          	li	a1,3
900016f8:	02b57633          	remu	a2,a0,a1
900016fc:	3ec2ae23          	sw	a2,1020(t0)

90001700 <inst_273>:

inst_273:
// rs1_val==0 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x55555555, x5, 1024, x7)
90001700:	00000513          	li	a0,0
90001704:	555555b7          	lui	a1,0x55555
90001708:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
9000170c:	02b57633          	remu	a2,a0,a1
90001710:	40c2a023          	sw	a2,1024(t0)

90001714 <inst_274>:

inst_274:
// rs1_val==0 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0xaaaaaaaa, x5, 1028, x7)
90001714:	00000513          	li	a0,0
90001718:	aaaab5b7          	lui	a1,0xaaaab
9000171c:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90001720:	02b57633          	remu	a2,a0,a1
90001724:	40c2a223          	sw	a2,1028(t0)

90001728 <inst_275>:

inst_275:
// rs1_val==0 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x5, x5, 1032, x7)
90001728:	00000513          	li	a0,0
9000172c:	00500593          	li	a1,5
90001730:	02b57633          	remu	a2,a0,a1
90001734:	40c2a423          	sw	a2,1032(t0)

90001738 <inst_276>:

inst_276:
// rs1_val==0 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x33333333, x5, 1036, x7)
90001738:	00000513          	li	a0,0
9000173c:	333335b7          	lui	a1,0x33333
90001740:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90001744:	02b57633          	remu	a2,a0,a1
90001748:	40c2a623          	sw	a2,1036(t0)

9000174c <inst_277>:

inst_277:
// rs1_val==0 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0xb504, x5, 1040, x7)
9000174c:	00000513          	li	a0,0
90001750:	0000b5b7          	lui	a1,0xb
90001754:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90001758:	02b57633          	remu	a2,a0,a1
9000175c:	40c2a823          	sw	a2,1040(t0)

90001760 <inst_278>:

inst_278:
// rs1_val==0 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x0, x5, 1044, x7)
90001760:	00000513          	li	a0,0
90001764:	00000593          	li	a1,0
90001768:	02b57633          	remu	a2,a0,a1
9000176c:	40c2aa23          	sw	a2,1044(t0)

90001770 <inst_279>:

inst_279:
// rs1_val==0 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0xffff, x5, 1048, x7)
90001770:	00000513          	li	a0,0
90001774:	000105b7          	lui	a1,0x10
90001778:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
9000177c:	02b57633          	remu	a2,a0,a1
90001780:	40c2ac23          	sw	a2,1048(t0)

90001784 <inst_280>:

inst_280:
// rs1_val==0 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x2, x5, 1052, x7)
90001784:	00000513          	li	a0,0
90001788:	00200593          	li	a1,2
9000178c:	02b57633          	remu	a2,a0,a1
90001790:	40c2ae23          	sw	a2,1052(t0)

90001794 <inst_281>:

inst_281:
// rs1_val==0 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x55555554, x5, 1056, x7)
90001794:	00000513          	li	a0,0
90001798:	555555b7          	lui	a1,0x55555
9000179c:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
900017a0:	02b57633          	remu	a2,a0,a1
900017a4:	42c2a023          	sw	a2,1056(t0)

900017a8 <inst_282>:

inst_282:
// rs1_val==0 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0xaaaaaaa9, x5, 1060, x7)
900017a8:	00000513          	li	a0,0
900017ac:	aaaab5b7          	lui	a1,0xaaaab
900017b0:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900017b4:	02b57633          	remu	a2,a0,a1
900017b8:	42c2a223          	sw	a2,1060(t0)

900017bc <inst_283>:

inst_283:
// rs1_val==0 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x4, x5, 1064, x7)
900017bc:	00000513          	li	a0,0
900017c0:	00400593          	li	a1,4
900017c4:	02b57633          	remu	a2,a0,a1
900017c8:	42c2a423          	sw	a2,1064(t0)

900017cc <inst_284>:

inst_284:
// rs1_val==0 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x33333332, x5, 1068, x7)
900017cc:	00000513          	li	a0,0
900017d0:	333335b7          	lui	a1,0x33333
900017d4:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
900017d8:	02b57633          	remu	a2,a0,a1
900017dc:	42c2a623          	sw	a2,1068(t0)

900017e0 <inst_285>:

inst_285:
// rs1_val==0 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x66666665, x5, 1072, x7)
900017e0:	00000513          	li	a0,0
900017e4:	666665b7          	lui	a1,0x66666
900017e8:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
900017ec:	02b57633          	remu	a2,a0,a1
900017f0:	42c2a823          	sw	a2,1072(t0)

900017f4 <inst_286>:

inst_286:
// rs1_val==0 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0xb503, x5, 1076, x7)
900017f4:	00000513          	li	a0,0
900017f8:	0000b5b7          	lui	a1,0xb
900017fc:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90001800:	02b57633          	remu	a2,a0,a1
90001804:	42c2aa23          	sw	a2,1076(t0)

90001808 <inst_287>:

inst_287:
// rs1_val==0 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0xfffe, x5, 1080, x7)
90001808:	00000513          	li	a0,0
9000180c:	000105b7          	lui	a1,0x10
90001810:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90001814:	02b57633          	remu	a2,a0,a1
90001818:	42c2ac23          	sw	a2,1080(t0)

9000181c <inst_288>:

inst_288:
// rs1_val==0 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x55555556, x5, 1084, x7)
9000181c:	00000513          	li	a0,0
90001820:	555555b7          	lui	a1,0x55555
90001824:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90001828:	02b57633          	remu	a2,a0,a1
9000182c:	42c2ae23          	sw	a2,1084(t0)

90001830 <inst_289>:

inst_289:
// rs1_val==0 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0xaaaaaaab, x5, 1088, x7)
90001830:	00000513          	li	a0,0
90001834:	aaaab5b7          	lui	a1,0xaaaab
90001838:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
9000183c:	02b57633          	remu	a2,a0,a1
90001840:	44c2a023          	sw	a2,1088(t0)

90001844 <inst_290>:

inst_290:
// rs1_val==0 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x6, x5, 1092, x7)
90001844:	00000513          	li	a0,0
90001848:	00600593          	li	a1,6
9000184c:	02b57633          	remu	a2,a0,a1
90001850:	44c2a223          	sw	a2,1092(t0)

90001854 <inst_291>:

inst_291:
// rs1_val==0 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x33333334, x5, 1096, x7)
90001854:	00000513          	li	a0,0
90001858:	333335b7          	lui	a1,0x33333
9000185c:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90001860:	02b57633          	remu	a2,a0,a1
90001864:	44c2a423          	sw	a2,1096(t0)

90001868 <inst_292>:

inst_292:
// rs1_val==0 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x66666667, x5, 1100, x7)
90001868:	00000513          	li	a0,0
9000186c:	666665b7          	lui	a1,0x66666
90001870:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90001874:	02b57633          	remu	a2,a0,a1
90001878:	44c2a623          	sw	a2,1100(t0)

9000187c <inst_293>:

inst_293:
// rs1_val==0 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0xb505, x5, 1104, x7)
9000187c:	00000513          	li	a0,0
90001880:	0000b5b7          	lui	a1,0xb
90001884:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90001888:	02b57633          	remu	a2,a0,a1
9000188c:	44c2a823          	sw	a2,1104(t0)

90001890 <inst_294>:

inst_294:
// rs1_val==0 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x1, x5, 1108, x7)
90001890:	00000513          	li	a0,0
90001894:	00100593          	li	a1,1
90001898:	02b57633          	remu	a2,a0,a1
9000189c:	44c2aa23          	sw	a2,1108(t0)

900018a0 <inst_295>:

inst_295:
// rs1_val==0 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x0;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x0, 0x10000, x5, 1112, x7)
900018a0:	00000513          	li	a0,0
900018a4:	000105b7          	lui	a1,0x10
900018a8:	02b57633          	remu	a2,a0,a1
900018ac:	44c2ac23          	sw	a2,1112(t0)

900018b0 <inst_296>:

inst_296:
// rs1_val==65535 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xffff, 0x3, x5, 1116, x7)
900018b0:	00010537          	lui	a0,0x10
900018b4:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
900018b8:	00300593          	li	a1,3
900018bc:	02b57633          	remu	a2,a0,a1
900018c0:	44c2ae23          	sw	a2,1116(t0)

900018c4 <inst_297>:

inst_297:
// rs1_val==65535 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x55555555, x5, 1120, x7)
900018c4:	00010537          	lui	a0,0x10
900018c8:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
900018cc:	555555b7          	lui	a1,0x55555
900018d0:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
900018d4:	02b57633          	remu	a2,a0,a1
900018d8:	46c2a023          	sw	a2,1120(t0)

900018dc <inst_298>:

inst_298:
// rs1_val==65535 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0xaaaaaaaa, x5, 1124, x7)
900018dc:	00010537          	lui	a0,0x10
900018e0:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
900018e4:	aaaab5b7          	lui	a1,0xaaaab
900018e8:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
900018ec:	02b57633          	remu	a2,a0,a1
900018f0:	46c2a223          	sw	a2,1124(t0)

900018f4 <inst_299>:

inst_299:
// rs1_val==65535 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xffff, 0x5, x5, 1128, x7)
900018f4:	00010537          	lui	a0,0x10
900018f8:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
900018fc:	00500593          	li	a1,5
90001900:	02b57633          	remu	a2,a0,a1
90001904:	46c2a423          	sw	a2,1128(t0)

90001908 <inst_300>:

inst_300:
// rs1_val==65535 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x33333333, x5, 1132, x7)
90001908:	00010537          	lui	a0,0x10
9000190c:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001910:	333335b7          	lui	a1,0x33333
90001914:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90001918:	02b57633          	remu	a2,a0,a1
9000191c:	46c2a623          	sw	a2,1132(t0)

90001920 <inst_301>:

inst_301:
// rs1_val==65535 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x66666666, x5, 1136, x7)
90001920:	00010537          	lui	a0,0x10
90001924:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001928:	666665b7          	lui	a1,0x66666
9000192c:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90001930:	02b57633          	remu	a2,a0,a1
90001934:	46c2a823          	sw	a2,1136(t0)

90001938 <inst_302>:

inst_302:
// rs1_val==65535 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x4afb, 0xffff, 0xb504, x5, 1140, x7)
90001938:	00010537          	lui	a0,0x10
9000193c:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001940:	0000b5b7          	lui	a1,0xb
90001944:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90001948:	02b57633          	remu	a2,a0,a1
9000194c:	46c2aa23          	sw	a2,1140(t0)

90001950 <inst_303>:

inst_303:
// rs1_val==65535 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x0, x5, 1144, x7)
90001950:	00010537          	lui	a0,0x10
90001954:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001958:	00000593          	li	a1,0
9000195c:	02b57633          	remu	a2,a0,a1
90001960:	46c2ac23          	sw	a2,1144(t0)

90001964 <inst_304>:

inst_304:
// rs1_val==65535 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xffff, 0xffff, x5, 1148, x7)
90001964:	00010537          	lui	a0,0x10
90001968:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
9000196c:	000105b7          	lui	a1,0x10
90001970:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90001974:	02b57633          	remu	a2,a0,a1
90001978:	46c2ae23          	sw	a2,1148(t0)

9000197c <inst_305>:

inst_305:
// rs1_val==65535 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xffff, 0x2, x5, 1152, x7)
9000197c:	00010537          	lui	a0,0x10
90001980:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001984:	00200593          	li	a1,2
90001988:	02b57633          	remu	a2,a0,a1
9000198c:	48c2a023          	sw	a2,1152(t0)

90001990 <inst_306>:

inst_306:
// rs1_val==65535 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x55555554, x5, 1156, x7)
90001990:	00010537          	lui	a0,0x10
90001994:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001998:	555555b7          	lui	a1,0x55555
9000199c:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
900019a0:	02b57633          	remu	a2,a0,a1
900019a4:	48c2a223          	sw	a2,1156(t0)

900019a8 <inst_307>:

inst_307:
// rs1_val==65535 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0xaaaaaaa9, x5, 1160, x7)
900019a8:	00010537          	lui	a0,0x10
900019ac:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
900019b0:	aaaab5b7          	lui	a1,0xaaaab
900019b4:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900019b8:	02b57633          	remu	a2,a0,a1
900019bc:	48c2a423          	sw	a2,1160(t0)

900019c0 <inst_308>:

inst_308:
// rs1_val==65535 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0xffff, 0x4, x5, 1164, x7)
900019c0:	00010537          	lui	a0,0x10
900019c4:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
900019c8:	00400593          	li	a1,4
900019cc:	02b57633          	remu	a2,a0,a1
900019d0:	48c2a623          	sw	a2,1164(t0)

900019d4 <inst_309>:

inst_309:
// rs1_val==65535 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x33333332, x5, 1168, x7)
900019d4:	00010537          	lui	a0,0x10
900019d8:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
900019dc:	333335b7          	lui	a1,0x33333
900019e0:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
900019e4:	02b57633          	remu	a2,a0,a1
900019e8:	48c2a823          	sw	a2,1168(t0)

900019ec <inst_310>:

inst_310:
// rs1_val==65535 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x66666665, x5, 1172, x7)
900019ec:	00010537          	lui	a0,0x10
900019f0:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
900019f4:	666665b7          	lui	a1,0x66666
900019f8:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
900019fc:	02b57633          	remu	a2,a0,a1
90001a00:	48c2aa23          	sw	a2,1172(t0)

90001a04 <inst_311>:

inst_311:
// rs1_val==65535 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x4afc, 0xffff, 0xb503, x5, 1176, x7)
90001a04:	00010537          	lui	a0,0x10
90001a08:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001a0c:	0000b5b7          	lui	a1,0xb
90001a10:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90001a14:	02b57633          	remu	a2,a0,a1
90001a18:	48c2ac23          	sw	a2,1176(t0)

90001a1c <inst_312>:

inst_312:
// rs1_val==65535 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xffff, 0xfffe, x5, 1180, x7)
90001a1c:	00010537          	lui	a0,0x10
90001a20:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001a24:	000105b7          	lui	a1,0x10
90001a28:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90001a2c:	02b57633          	remu	a2,a0,a1
90001a30:	48c2ae23          	sw	a2,1180(t0)

90001a34 <inst_313>:

inst_313:
// rs1_val==65535 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x55555556, x5, 1184, x7)
90001a34:	00010537          	lui	a0,0x10
90001a38:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001a3c:	555555b7          	lui	a1,0x55555
90001a40:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90001a44:	02b57633          	remu	a2,a0,a1
90001a48:	4ac2a023          	sw	a2,1184(t0)

90001a4c <inst_314>:

inst_314:
// rs1_val==65535 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0xaaaaaaab, x5, 1188, x7)
90001a4c:	00010537          	lui	a0,0x10
90001a50:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001a54:	aaaab5b7          	lui	a1,0xaaaab
90001a58:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90001a5c:	02b57633          	remu	a2,a0,a1
90001a60:	4ac2a223          	sw	a2,1188(t0)

90001a64 <inst_315>:

inst_315:
// rs1_val==65535 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0xffff, 0x6, x5, 1192, x7)
90001a64:	00010537          	lui	a0,0x10
90001a68:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001a6c:	00600593          	li	a1,6
90001a70:	02b57633          	remu	a2,a0,a1
90001a74:	4ac2a423          	sw	a2,1192(t0)

90001a78 <inst_316>:

inst_316:
// rs1_val==65535 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x33333334, x5, 1196, x7)
90001a78:	00010537          	lui	a0,0x10
90001a7c:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001a80:	333335b7          	lui	a1,0x33333
90001a84:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90001a88:	02b57633          	remu	a2,a0,a1
90001a8c:	4ac2a623          	sw	a2,1196(t0)

90001a90 <inst_317>:

inst_317:
// rs1_val==65535 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x66666667, x5, 1200, x7)
90001a90:	00010537          	lui	a0,0x10
90001a94:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001a98:	666665b7          	lui	a1,0x66666
90001a9c:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90001aa0:	02b57633          	remu	a2,a0,a1
90001aa4:	4ac2a823          	sw	a2,1200(t0)

90001aa8 <inst_318>:

inst_318:
// rs1_val==65535 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x4afa, 0xffff, 0xb505, x5, 1204, x7)
90001aa8:	00010537          	lui	a0,0x10
90001aac:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001ab0:	0000b5b7          	lui	a1,0xb
90001ab4:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90001ab8:	02b57633          	remu	a2,a0,a1
90001abc:	4ac2aa23          	sw	a2,1204(t0)

90001ac0 <inst_319>:

inst_319:
// rs1_val==65535 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xffff, 0x1, x5, 1208, x7)
90001ac0:	00010537          	lui	a0,0x10
90001ac4:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001ac8:	00100593          	li	a1,1
90001acc:	02b57633          	remu	a2,a0,a1
90001ad0:	4ac2ac23          	sw	a2,1208(t0)

90001ad4 <inst_320>:

inst_320:
// rs1_val==65535 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xffff;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0xffff, 0xffff, 0x10000, x5, 1212, x7)
90001ad4:	00010537          	lui	a0,0x10
90001ad8:	fff50513          	addi	a0,a0,-1 # ffff <offset+0xfcf3>
90001adc:	000105b7          	lui	a1,0x10
90001ae0:	02b57633          	remu	a2,a0,a1
90001ae4:	4ac2ae23          	sw	a2,1212(t0)

90001ae8 <inst_321>:

inst_321:
// rs1_val==2 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x3, x5, 1216, x7)
90001ae8:	00200513          	li	a0,2
90001aec:	00300593          	li	a1,3
90001af0:	02b57633          	remu	a2,a0,a1
90001af4:	4cc2a023          	sw	a2,1216(t0)

90001af8 <inst_322>:

inst_322:
// rs1_val==2 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x55555555, x5, 1220, x7)
90001af8:	00200513          	li	a0,2
90001afc:	555555b7          	lui	a1,0x55555
90001b00:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90001b04:	02b57633          	remu	a2,a0,a1
90001b08:	4cc2a223          	sw	a2,1220(t0)

90001b0c <inst_323>:

inst_323:
// rs1_val==2 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0xaaaaaaaa, x5, 1224, x7)
90001b0c:	00200513          	li	a0,2
90001b10:	aaaab5b7          	lui	a1,0xaaaab
90001b14:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90001b18:	02b57633          	remu	a2,a0,a1
90001b1c:	4cc2a423          	sw	a2,1224(t0)

90001b20 <inst_324>:

inst_324:
// rs1_val==2 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x5, x5, 1228, x7)
90001b20:	00200513          	li	a0,2
90001b24:	00500593          	li	a1,5
90001b28:	02b57633          	remu	a2,a0,a1
90001b2c:	4cc2a623          	sw	a2,1228(t0)

90001b30 <inst_325>:

inst_325:
// rs1_val==2 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x33333333, x5, 1232, x7)
90001b30:	00200513          	li	a0,2
90001b34:	333335b7          	lui	a1,0x33333
90001b38:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90001b3c:	02b57633          	remu	a2,a0,a1
90001b40:	4cc2a823          	sw	a2,1232(t0)

90001b44 <inst_326>:

inst_326:
// rs1_val==2 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x66666666, x5, 1236, x7)
90001b44:	00200513          	li	a0,2
90001b48:	666665b7          	lui	a1,0x66666
90001b4c:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90001b50:	02b57633          	remu	a2,a0,a1
90001b54:	4cc2aa23          	sw	a2,1236(t0)

90001b58 <inst_327>:

inst_327:
// rs1_val==2 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0xb504, x5, 1240, x7)
90001b58:	00200513          	li	a0,2
90001b5c:	0000b5b7          	lui	a1,0xb
90001b60:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90001b64:	02b57633          	remu	a2,a0,a1
90001b68:	4cc2ac23          	sw	a2,1240(t0)

90001b6c <inst_328>:

inst_328:
// rs1_val==2 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x0, x5, 1244, x7)
90001b6c:	00200513          	li	a0,2
90001b70:	00000593          	li	a1,0
90001b74:	02b57633          	remu	a2,a0,a1
90001b78:	4cc2ae23          	sw	a2,1244(t0)

90001b7c <inst_329>:

inst_329:
// rs1_val==2 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0xffff, x5, 1248, x7)
90001b7c:	00200513          	li	a0,2
90001b80:	000105b7          	lui	a1,0x10
90001b84:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90001b88:	02b57633          	remu	a2,a0,a1
90001b8c:	4ec2a023          	sw	a2,1248(t0)

90001b90 <inst_330>:

inst_330:
// rs1_val==2 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x2, 0x2, x5, 1252, x7)
90001b90:	00200513          	li	a0,2
90001b94:	00200593          	li	a1,2
90001b98:	02b57633          	remu	a2,a0,a1
90001b9c:	4ec2a223          	sw	a2,1252(t0)

90001ba0 <inst_331>:

inst_331:
// rs1_val==2 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x55555554, x5, 1256, x7)
90001ba0:	00200513          	li	a0,2
90001ba4:	555555b7          	lui	a1,0x55555
90001ba8:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90001bac:	02b57633          	remu	a2,a0,a1
90001bb0:	4ec2a423          	sw	a2,1256(t0)

90001bb4 <inst_332>:

inst_332:
// rs1_val==2 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0xaaaaaaa9, x5, 1260, x7)
90001bb4:	00200513          	li	a0,2
90001bb8:	aaaab5b7          	lui	a1,0xaaaab
90001bbc:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001bc0:	02b57633          	remu	a2,a0,a1
90001bc4:	4ec2a623          	sw	a2,1260(t0)

90001bc8 <inst_333>:

inst_333:
// rs1_val==2 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x4, x5, 1264, x7)
90001bc8:	00200513          	li	a0,2
90001bcc:	00400593          	li	a1,4
90001bd0:	02b57633          	remu	a2,a0,a1
90001bd4:	4ec2a823          	sw	a2,1264(t0)

90001bd8 <inst_334>:

inst_334:
// rs1_val==2 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x33333332, x5, 1268, x7)
90001bd8:	00200513          	li	a0,2
90001bdc:	333335b7          	lui	a1,0x33333
90001be0:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90001be4:	02b57633          	remu	a2,a0,a1
90001be8:	4ec2aa23          	sw	a2,1268(t0)

90001bec <inst_335>:

inst_335:
// rs1_val==2 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x66666665, x5, 1272, x7)
90001bec:	00200513          	li	a0,2
90001bf0:	666665b7          	lui	a1,0x66666
90001bf4:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90001bf8:	02b57633          	remu	a2,a0,a1
90001bfc:	4ec2ac23          	sw	a2,1272(t0)

90001c00 <inst_336>:

inst_336:
// rs1_val==2 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0xb503, x5, 1276, x7)
90001c00:	00200513          	li	a0,2
90001c04:	0000b5b7          	lui	a1,0xb
90001c08:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90001c0c:	02b57633          	remu	a2,a0,a1
90001c10:	4ec2ae23          	sw	a2,1276(t0)

90001c14 <inst_337>:

inst_337:
// rs1_val==2 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0xfffe, x5, 1280, x7)
90001c14:	00200513          	li	a0,2
90001c18:	000105b7          	lui	a1,0x10
90001c1c:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90001c20:	02b57633          	remu	a2,a0,a1
90001c24:	50c2a023          	sw	a2,1280(t0)

90001c28 <inst_338>:

inst_338:
// rs1_val==2 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x55555556, x5, 1284, x7)
90001c28:	00200513          	li	a0,2
90001c2c:	555555b7          	lui	a1,0x55555
90001c30:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90001c34:	02b57633          	remu	a2,a0,a1
90001c38:	50c2a223          	sw	a2,1284(t0)

90001c3c <inst_339>:

inst_339:
// rs1_val==2 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0xaaaaaaab, x5, 1288, x7)
90001c3c:	00200513          	li	a0,2
90001c40:	aaaab5b7          	lui	a1,0xaaaab
90001c44:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90001c48:	02b57633          	remu	a2,a0,a1
90001c4c:	50c2a423          	sw	a2,1288(t0)

90001c50 <inst_340>:

inst_340:
// rs1_val==2 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x6, x5, 1292, x7)
90001c50:	00200513          	li	a0,2
90001c54:	00600593          	li	a1,6
90001c58:	02b57633          	remu	a2,a0,a1
90001c5c:	50c2a623          	sw	a2,1292(t0)

90001c60 <inst_341>:

inst_341:
// rs1_val==2 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x33333334, x5, 1296, x7)
90001c60:	00200513          	li	a0,2
90001c64:	333335b7          	lui	a1,0x33333
90001c68:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90001c6c:	02b57633          	remu	a2,a0,a1
90001c70:	50c2a823          	sw	a2,1296(t0)

90001c74 <inst_342>:

inst_342:
// rs1_val==2 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x66666667, x5, 1300, x7)
90001c74:	00200513          	li	a0,2
90001c78:	666665b7          	lui	a1,0x66666
90001c7c:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90001c80:	02b57633          	remu	a2,a0,a1
90001c84:	50c2aa23          	sw	a2,1300(t0)

90001c88 <inst_343>:

inst_343:
// rs1_val==2 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0xb505, x5, 1304, x7)
90001c88:	00200513          	li	a0,2
90001c8c:	0000b5b7          	lui	a1,0xb
90001c90:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90001c94:	02b57633          	remu	a2,a0,a1
90001c98:	50c2ac23          	sw	a2,1304(t0)

90001c9c <inst_344>:

inst_344:
// rs1_val==2 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x2, 0x1, x5, 1308, x7)
90001c9c:	00200513          	li	a0,2
90001ca0:	00100593          	li	a1,1
90001ca4:	02b57633          	remu	a2,a0,a1
90001ca8:	50c2ae23          	sw	a2,1308(t0)

90001cac <inst_345>:

inst_345:
// rs1_val==2 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x2;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x2, 0x10000, x5, 1312, x7)
90001cac:	00200513          	li	a0,2
90001cb0:	000105b7          	lui	a1,0x10
90001cb4:	02b57633          	remu	a2,a0,a1
90001cb8:	52c2a023          	sw	a2,1312(t0)

90001cbc <inst_346>:

inst_346:
// rs1_val==1431655764 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555554, 0x3, x5, 1316, x7)
90001cbc:	55555537          	lui	a0,0x55555
90001cc0:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001cc4:	00300593          	li	a1,3
90001cc8:	02b57633          	remu	a2,a0,a1
90001ccc:	52c2a223          	sw	a2,1316(t0)

90001cd0 <inst_347>:

inst_347:
// rs1_val==1431655764 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0x55555554, 0x55555555, x5, 1320, x7)
90001cd0:	55555537          	lui	a0,0x55555
90001cd4:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001cd8:	555555b7          	lui	a1,0x55555
90001cdc:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90001ce0:	02b57633          	remu	a2,a0,a1
90001ce4:	52c2a423          	sw	a2,1320(t0)

90001ce8 <inst_348>:

inst_348:
// rs1_val==1431655764 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0x55555554, 0xaaaaaaaa, x5, 1324, x7)
90001ce8:	55555537          	lui	a0,0x55555
90001cec:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001cf0:	aaaab5b7          	lui	a1,0xaaaab
90001cf4:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90001cf8:	02b57633          	remu	a2,a0,a1
90001cfc:	52c2a623          	sw	a2,1324(t0)

90001d00 <inst_349>:

inst_349:
// rs1_val==1431655764 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x55555554, 0x5, x5, 1328, x7)
90001d00:	55555537          	lui	a0,0x55555
90001d04:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001d08:	00500593          	li	a1,5
90001d0c:	02b57633          	remu	a2,a0,a1
90001d10:	52c2a823          	sw	a2,1328(t0)

90001d14 <inst_350>:

inst_350:
// rs1_val==1431655764 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x22222221, 0x55555554, 0x33333333, x5, 1332, x7)
90001d14:	55555537          	lui	a0,0x55555
90001d18:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001d1c:	333335b7          	lui	a1,0x33333
90001d20:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90001d24:	02b57633          	remu	a2,a0,a1
90001d28:	52c2aa23          	sw	a2,1332(t0)

90001d2c <inst_351>:

inst_351:
// rs1_val==1431655764 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0x55555554, 0x66666666, x5, 1336, x7)
90001d2c:	55555537          	lui	a0,0x55555
90001d30:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001d34:	666665b7          	lui	a1,0x66666
90001d38:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90001d3c:	02b57633          	remu	a2,a0,a1
90001d40:	52c2ac23          	sw	a2,1336(t0)

90001d44 <inst_352>:

inst_352:
// rs1_val==1431655764 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x6c9c, 0x55555554, 0xb504, x5, 1340, x7)
90001d44:	55555537          	lui	a0,0x55555
90001d48:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001d4c:	0000b5b7          	lui	a1,0xb
90001d50:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90001d54:	02b57633          	remu	a2,a0,a1
90001d58:	52c2ae23          	sw	a2,1340(t0)

90001d5c <inst_353>:

inst_353:
// rs1_val==1431655764 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0x55555554, 0x0, x5, 1344, x7)
90001d5c:	55555537          	lui	a0,0x55555
90001d60:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001d64:	00000593          	li	a1,0
90001d68:	02b57633          	remu	a2,a0,a1
90001d6c:	54c2a023          	sw	a2,1344(t0)

90001d70 <inst_354>:

inst_354:
// rs1_val==1431655764 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xaaa9, 0x55555554, 0xffff, x5, 1348, x7)
90001d70:	55555537          	lui	a0,0x55555
90001d74:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001d78:	000105b7          	lui	a1,0x10
90001d7c:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90001d80:	02b57633          	remu	a2,a0,a1
90001d84:	54c2a223          	sw	a2,1348(t0)

90001d88 <inst_355>:

inst_355:
// rs1_val==1431655764 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555554, 0x2, x5, 1352, x7)
90001d88:	55555537          	lui	a0,0x55555
90001d8c:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001d90:	00200593          	li	a1,2
90001d94:	02b57633          	remu	a2,a0,a1
90001d98:	54c2a423          	sw	a2,1352(t0)

90001d9c <inst_356>:

inst_356:
// rs1_val==1431655764 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555554, 0x55555554, x5, 1356, x7)
90001d9c:	55555537          	lui	a0,0x55555
90001da0:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001da4:	555555b7          	lui	a1,0x55555
90001da8:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90001dac:	02b57633          	remu	a2,a0,a1
90001db0:	54c2a623          	sw	a2,1356(t0)

90001db4 <inst_357>:

inst_357:
// rs1_val==1431655764 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0x55555554, 0xaaaaaaa9, x5, 1360, x7)
90001db4:	55555537          	lui	a0,0x55555
90001db8:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001dbc:	aaaab5b7          	lui	a1,0xaaaab
90001dc0:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001dc4:	02b57633          	remu	a2,a0,a1
90001dc8:	54c2a823          	sw	a2,1360(t0)

90001dcc <inst_358>:

inst_358:
// rs1_val==1431655764 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555554, 0x4, x5, 1364, x7)
90001dcc:	55555537          	lui	a0,0x55555
90001dd0:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001dd4:	00400593          	li	a1,4
90001dd8:	02b57633          	remu	a2,a0,a1
90001ddc:	54c2aa23          	sw	a2,1364(t0)

90001de0 <inst_359>:

inst_359:
// rs1_val==1431655764 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x22222222, 0x55555554, 0x33333332, x5, 1368, x7)
90001de0:	55555537          	lui	a0,0x55555
90001de4:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001de8:	333335b7          	lui	a1,0x33333
90001dec:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90001df0:	02b57633          	remu	a2,a0,a1
90001df4:	54c2ac23          	sw	a2,1368(t0)

90001df8 <inst_360>:

inst_360:
// rs1_val==1431655764 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0x55555554, 0x66666665, x5, 1372, x7)
90001df8:	55555537          	lui	a0,0x55555
90001dfc:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001e00:	666665b7          	lui	a1,0x66666
90001e04:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90001e08:	02b57633          	remu	a2,a0,a1
90001e0c:	54c2ae23          	sw	a2,1372(t0)

90001e10 <inst_361>:

inst_361:
// rs1_val==1431655764 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x3047, 0x55555554, 0xb503, x5, 1376, x7)
90001e10:	55555537          	lui	a0,0x55555
90001e14:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001e18:	0000b5b7          	lui	a1,0xb
90001e1c:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90001e20:	02b57633          	remu	a2,a0,a1
90001e24:	56c2a023          	sw	a2,1376(t0)

90001e28 <inst_362>:

inst_362:
// rs1_val==1431655764 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555554, 0xfffe, x5, 1380, x7)
90001e28:	55555537          	lui	a0,0x55555
90001e2c:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001e30:	000105b7          	lui	a1,0x10
90001e34:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90001e38:	02b57633          	remu	a2,a0,a1
90001e3c:	56c2a223          	sw	a2,1380(t0)

90001e40 <inst_363>:

inst_363:
// rs1_val==1431655764 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0x55555554, 0x55555556, x5, 1384, x7)
90001e40:	55555537          	lui	a0,0x55555
90001e44:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001e48:	555555b7          	lui	a1,0x55555
90001e4c:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90001e50:	02b57633          	remu	a2,a0,a1
90001e54:	56c2a423          	sw	a2,1384(t0)

90001e58 <inst_364>:

inst_364:
// rs1_val==1431655764 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0x55555554, 0xaaaaaaab, x5, 1388, x7)
90001e58:	55555537          	lui	a0,0x55555
90001e5c:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001e60:	aaaab5b7          	lui	a1,0xaaaab
90001e64:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90001e68:	02b57633          	remu	a2,a0,a1
90001e6c:	56c2a623          	sw	a2,1388(t0)

90001e70 <inst_365>:

inst_365:
// rs1_val==1431655764 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555554, 0x6, x5, 1392, x7)
90001e70:	55555537          	lui	a0,0x55555
90001e74:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001e78:	00600593          	li	a1,6
90001e7c:	02b57633          	remu	a2,a0,a1
90001e80:	56c2a823          	sw	a2,1392(t0)

90001e84 <inst_366>:

inst_366:
// rs1_val==1431655764 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x22222220, 0x55555554, 0x33333334, x5, 1396, x7)
90001e84:	55555537          	lui	a0,0x55555
90001e88:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001e8c:	333335b7          	lui	a1,0x33333
90001e90:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90001e94:	02b57633          	remu	a2,a0,a1
90001e98:	56c2aa23          	sw	a2,1396(t0)

90001e9c <inst_367>:

inst_367:
// rs1_val==1431655764 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0x55555554, 0x66666667, x5, 1400, x7)
90001e9c:	55555537          	lui	a0,0x55555
90001ea0:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001ea4:	666665b7          	lui	a1,0x66666
90001ea8:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90001eac:	02b57633          	remu	a2,a0,a1
90001eb0:	56c2ac23          	sw	a2,1400(t0)

90001eb4 <inst_368>:

inst_368:
// rs1_val==1431655764 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0xa8f3, 0x55555554, 0xb505, x5, 1404, x7)
90001eb4:	55555537          	lui	a0,0x55555
90001eb8:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001ebc:	0000b5b7          	lui	a1,0xb
90001ec0:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90001ec4:	02b57633          	remu	a2,a0,a1
90001ec8:	56c2ae23          	sw	a2,1404(t0)

90001ecc <inst_369>:

inst_369:
// rs1_val==1431655764 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555554, 0x1, x5, 1408, x7)
90001ecc:	55555537          	lui	a0,0x55555
90001ed0:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001ed4:	00100593          	li	a1,1
90001ed8:	02b57633          	remu	a2,a0,a1
90001edc:	58c2a023          	sw	a2,1408(t0)

90001ee0 <inst_370>:

inst_370:
// rs1_val==1431655764 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555554;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x5554, 0x55555554, 0x10000, x5, 1412, x7)
90001ee0:	55555537          	lui	a0,0x55555
90001ee4:	55450513          	addi	a0,a0,1364 # 55555554 <offset+0x55555248>
90001ee8:	000105b7          	lui	a1,0x10
90001eec:	02b57633          	remu	a2,a0,a1
90001ef0:	58c2a223          	sw	a2,1412(t0)

90001ef4 <inst_371>:

inst_371:
// rs1_val==2863311529 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaa9, 0x3, x5, 1416, x7)
90001ef4:	aaaab537          	lui	a0,0xaaaab
90001ef8:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001efc:	00300593          	li	a1,3
90001f00:	02b57633          	remu	a2,a0,a1
90001f04:	58c2a423          	sw	a2,1416(t0)

90001f08 <inst_372>:

inst_372:
// rs1_val==2863311529 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x55555554, 0xaaaaaaa9, 0x55555555, x5, 1420, x7)
90001f08:	aaaab537          	lui	a0,0xaaaab
90001f0c:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001f10:	555555b7          	lui	a1,0x55555
90001f14:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90001f18:	02b57633          	remu	a2,a0,a1
90001f1c:	58c2a623          	sw	a2,1420(t0)

90001f20 <inst_373>:

inst_373:
// rs1_val==2863311529 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0xaaaaaaa9, 0xaaaaaaa9, 0xaaaaaaaa, x5, 1424, x7)
90001f20:	aaaab537          	lui	a0,0xaaaab
90001f24:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001f28:	aaaab5b7          	lui	a1,0xaaaab
90001f2c:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90001f30:	02b57633          	remu	a2,a0,a1
90001f34:	58c2a823          	sw	a2,1424(t0)

90001f38 <inst_374>:

inst_374:
// rs1_val==2863311529 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0xaaaaaaa9, 0x5, x5, 1428, x7)
90001f38:	aaaab537          	lui	a0,0xaaaab
90001f3c:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001f40:	00500593          	li	a1,5
90001f44:	02b57633          	remu	a2,a0,a1
90001f48:	58c2aa23          	sw	a2,1428(t0)

90001f4c <inst_375>:

inst_375:
// rs1_val==2863311529 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x11111110, 0xaaaaaaa9, 0x33333333, x5, 1432, x7)
90001f4c:	aaaab537          	lui	a0,0xaaaab
90001f50:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001f54:	333335b7          	lui	a1,0x33333
90001f58:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90001f5c:	02b57633          	remu	a2,a0,a1
90001f60:	58c2ac23          	sw	a2,1432(t0)

90001f64 <inst_376>:

inst_376:
// rs1_val==2863311529 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x44444443, 0xaaaaaaa9, 0x66666666, x5, 1436, x7)
90001f64:	aaaab537          	lui	a0,0xaaaab
90001f68:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001f6c:	666665b7          	lui	a1,0x66666
90001f70:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90001f74:	02b57633          	remu	a2,a0,a1
90001f78:	58c2ae23          	sw	a2,1436(t0)

90001f7c <inst_377>:

inst_377:
// rs1_val==2863311529 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x2435, 0xaaaaaaa9, 0xb504, x5, 1440, x7)
90001f7c:	aaaab537          	lui	a0,0xaaaab
90001f80:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001f84:	0000b5b7          	lui	a1,0xb
90001f88:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90001f8c:	02b57633          	remu	a2,a0,a1
90001f90:	5ac2a023          	sw	a2,1440(t0)

90001f94 <inst_378>:

inst_378:
// rs1_val==2863311529 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0xaaaaaaa9, 0xaaaaaaa9, 0x0, x5, 1444, x7)
90001f94:	aaaab537          	lui	a0,0xaaaab
90001f98:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001f9c:	00000593          	li	a1,0
90001fa0:	02b57633          	remu	a2,a0,a1
90001fa4:	5ac2a223          	sw	a2,1444(t0)

90001fa8 <inst_379>:

inst_379:
// rs1_val==2863311529 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x5554, 0xaaaaaaa9, 0xffff, x5, 1448, x7)
90001fa8:	aaaab537          	lui	a0,0xaaaab
90001fac:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001fb0:	000105b7          	lui	a1,0x10
90001fb4:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90001fb8:	02b57633          	remu	a2,a0,a1
90001fbc:	5ac2a423          	sw	a2,1448(t0)

90001fc0 <inst_380>:

inst_380:
// rs1_val==2863311529 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaa9, 0x2, x5, 1452, x7)
90001fc0:	aaaab537          	lui	a0,0xaaaab
90001fc4:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001fc8:	00200593          	li	a1,2
90001fcc:	02b57633          	remu	a2,a0,a1
90001fd0:	5ac2a623          	sw	a2,1452(t0)

90001fd4 <inst_381>:

inst_381:
// rs1_val==2863311529 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaa9, 0x55555554, x5, 1456, x7)
90001fd4:	aaaab537          	lui	a0,0xaaaab
90001fd8:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001fdc:	555555b7          	lui	a1,0x55555
90001fe0:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90001fe4:	02b57633          	remu	a2,a0,a1
90001fe8:	5ac2a823          	sw	a2,1456(t0)

90001fec <inst_382>:

inst_382:
// rs1_val==2863311529 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaa9, 0xaaaaaaa9, x5, 1460, x7)
90001fec:	aaaab537          	lui	a0,0xaaaab
90001ff0:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001ff4:	aaaab5b7          	lui	a1,0xaaaab
90001ff8:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90001ffc:	02b57633          	remu	a2,a0,a1
90002000:	5ac2aa23          	sw	a2,1460(t0)

90002004 <inst_383>:

inst_383:
// rs1_val==2863311529 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaa9, 0x4, x5, 1464, x7)
90002004:	aaaab537          	lui	a0,0xaaaab
90002008:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
9000200c:	00400593          	li	a1,4
90002010:	02b57633          	remu	a2,a0,a1
90002014:	5ac2ac23          	sw	a2,1464(t0)

90002018 <inst_384>:

inst_384:
// rs1_val==2863311529 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x11111113, 0xaaaaaaa9, 0x33333332, x5, 1468, x7)
90002018:	aaaab537          	lui	a0,0xaaaab
9000201c:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002020:	333335b7          	lui	a1,0x33333
90002024:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90002028:	02b57633          	remu	a2,a0,a1
9000202c:	5ac2ae23          	sw	a2,1468(t0)

90002030 <inst_385>:

inst_385:
// rs1_val==2863311529 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x44444444, 0xaaaaaaa9, 0x66666665, x5, 1472, x7)
90002030:	aaaab537          	lui	a0,0xaaaab
90002034:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002038:	666665b7          	lui	a1,0x66666
9000203c:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90002040:	02b57633          	remu	a2,a0,a1
90002044:	5cc2a023          	sw	a2,1472(t0)

90002048 <inst_386>:

inst_386:
// rs1_val==2863311529 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x608f, 0xaaaaaaa9, 0xb503, x5, 1476, x7)
90002048:	aaaab537          	lui	a0,0xaaaab
9000204c:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002050:	0000b5b7          	lui	a1,0xb
90002054:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90002058:	02b57633          	remu	a2,a0,a1
9000205c:	5cc2a223          	sw	a2,1476(t0)

90002060 <inst_387>:

inst_387:
// rs1_val==2863311529 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaa9, 0xfffe, x5, 1480, x7)
90002060:	aaaab537          	lui	a0,0xaaaab
90002064:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002068:	000105b7          	lui	a1,0x10
9000206c:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90002070:	02b57633          	remu	a2,a0,a1
90002074:	5cc2a423          	sw	a2,1480(t0)

90002078 <inst_388>:

inst_388:
// rs1_val==2863311529 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x55555553, 0xaaaaaaa9, 0x55555556, x5, 1484, x7)
90002078:	aaaab537          	lui	a0,0xaaaab
9000207c:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002080:	555555b7          	lui	a1,0x55555
90002084:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90002088:	02b57633          	remu	a2,a0,a1
9000208c:	5cc2a623          	sw	a2,1484(t0)

90002090 <inst_389>:

inst_389:
// rs1_val==2863311529 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0xaaaaaaa9, 0xaaaaaaa9, 0xaaaaaaab, x5, 1488, x7)
90002090:	aaaab537          	lui	a0,0xaaaab
90002094:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002098:	aaaab5b7          	lui	a1,0xaaaab
9000209c:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
900020a0:	02b57633          	remu	a2,a0,a1
900020a4:	5cc2a823          	sw	a2,1488(t0)

900020a8 <inst_390>:

inst_390:
// rs1_val==2863311529 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaa9, 0x6, x5, 1492, x7)
900020a8:	aaaab537          	lui	a0,0xaaaab
900020ac:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900020b0:	00600593          	li	a1,6
900020b4:	02b57633          	remu	a2,a0,a1
900020b8:	5cc2aa23          	sw	a2,1492(t0)

900020bc <inst_391>:

inst_391:
// rs1_val==2863311529 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x1111110d, 0xaaaaaaa9, 0x33333334, x5, 1496, x7)
900020bc:	aaaab537          	lui	a0,0xaaaab
900020c0:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900020c4:	333335b7          	lui	a1,0x33333
900020c8:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
900020cc:	02b57633          	remu	a2,a0,a1
900020d0:	5cc2ac23          	sw	a2,1496(t0)

900020d4 <inst_392>:

inst_392:
// rs1_val==2863311529 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x44444442, 0xaaaaaaa9, 0x66666667, x5, 1500, x7)
900020d4:	aaaab537          	lui	a0,0xaaaab
900020d8:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900020dc:	666665b7          	lui	a1,0x66666
900020e0:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
900020e4:	02b57633          	remu	a2,a0,a1
900020e8:	5cc2ae23          	sw	a2,1500(t0)

900020ec <inst_393>:

inst_393:
// rs1_val==2863311529 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x9ce2, 0xaaaaaaa9, 0xb505, x5, 1504, x7)
900020ec:	aaaab537          	lui	a0,0xaaaab
900020f0:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900020f4:	0000b5b7          	lui	a1,0xb
900020f8:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
900020fc:	02b57633          	remu	a2,a0,a1
90002100:	5ec2a023          	sw	a2,1504(t0)

90002104 <inst_394>:

inst_394:
// rs1_val==2863311529 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaa9, 0x1, x5, 1508, x7)
90002104:	aaaab537          	lui	a0,0xaaaab
90002108:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
9000210c:	00100593          	li	a1,1
90002110:	02b57633          	remu	a2,a0,a1
90002114:	5ec2a223          	sw	a2,1508(t0)

90002118 <inst_395>:

inst_395:
// rs1_val==2863311529 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaa9;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0xaaa9, 0xaaaaaaa9, 0x10000, x5, 1512, x7)
90002118:	aaaab537          	lui	a0,0xaaaab
9000211c:	aa950513          	addi	a0,a0,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002120:	000105b7          	lui	a1,0x10
90002124:	02b57633          	remu	a2,a0,a1
90002128:	5ec2a423          	sw	a2,1512(t0)

9000212c <inst_396>:

inst_396:
// rs1_val==4 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x4, 0x3, x5, 1516, x7)
9000212c:	00400513          	li	a0,4
90002130:	00300593          	li	a1,3
90002134:	02b57633          	remu	a2,a0,a1
90002138:	5ec2a623          	sw	a2,1516(t0)

9000213c <inst_397>:

inst_397:
// rs1_val==4 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x55555555, x5, 1520, x7)
9000213c:	00400513          	li	a0,4
90002140:	555555b7          	lui	a1,0x55555
90002144:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90002148:	02b57633          	remu	a2,a0,a1
9000214c:	5ec2a823          	sw	a2,1520(t0)

90002150 <inst_398>:

inst_398:
// rs1_val==4 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0xaaaaaaaa, x5, 1524, x7)
90002150:	00400513          	li	a0,4
90002154:	aaaab5b7          	lui	a1,0xaaaab
90002158:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
9000215c:	02b57633          	remu	a2,a0,a1
90002160:	5ec2aa23          	sw	a2,1524(t0)

90002164 <inst_399>:

inst_399:
// rs1_val==4 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x5, x5, 1528, x7)
90002164:	00400513          	li	a0,4
90002168:	00500593          	li	a1,5
9000216c:	02b57633          	remu	a2,a0,a1
90002170:	5ec2ac23          	sw	a2,1528(t0)

90002174 <inst_400>:

inst_400:
// rs1_val==4 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x33333333, x5, 1532, x7)
90002174:	00400513          	li	a0,4
90002178:	333335b7          	lui	a1,0x33333
9000217c:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90002180:	02b57633          	remu	a2,a0,a1
90002184:	5ec2ae23          	sw	a2,1532(t0)

90002188 <inst_401>:

inst_401:
// rs1_val==4 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x66666666, x5, 1536, x7)
90002188:	00400513          	li	a0,4
9000218c:	666665b7          	lui	a1,0x66666
90002190:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90002194:	02b57633          	remu	a2,a0,a1
90002198:	60c2a023          	sw	a2,1536(t0)

9000219c <inst_402>:

inst_402:
// rs1_val==4 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0xb504, x5, 1540, x7)
9000219c:	00400513          	li	a0,4
900021a0:	0000b5b7          	lui	a1,0xb
900021a4:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
900021a8:	02b57633          	remu	a2,a0,a1
900021ac:	60c2a223          	sw	a2,1540(t0)

900021b0 <inst_403>:

inst_403:
// rs1_val==4 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x0, x5, 1544, x7)
900021b0:	00400513          	li	a0,4
900021b4:	00000593          	li	a1,0
900021b8:	02b57633          	remu	a2,a0,a1
900021bc:	60c2a423          	sw	a2,1544(t0)

900021c0 <inst_404>:

inst_404:
// rs1_val==4 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0xffff, x5, 1548, x7)
900021c0:	00400513          	li	a0,4
900021c4:	000105b7          	lui	a1,0x10
900021c8:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
900021cc:	02b57633          	remu	a2,a0,a1
900021d0:	60c2a623          	sw	a2,1548(t0)

900021d4 <inst_405>:

inst_405:
// rs1_val==4 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x4, 0x2, x5, 1552, x7)
900021d4:	00400513          	li	a0,4
900021d8:	00200593          	li	a1,2
900021dc:	02b57633          	remu	a2,a0,a1
900021e0:	60c2a823          	sw	a2,1552(t0)

900021e4 <inst_406>:

inst_406:
// rs1_val==4 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x55555554, x5, 1556, x7)
900021e4:	00400513          	li	a0,4
900021e8:	555555b7          	lui	a1,0x55555
900021ec:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
900021f0:	02b57633          	remu	a2,a0,a1
900021f4:	60c2aa23          	sw	a2,1556(t0)

900021f8 <inst_407>:

inst_407:
// rs1_val==4 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0xaaaaaaa9, x5, 1560, x7)
900021f8:	00400513          	li	a0,4
900021fc:	aaaab5b7          	lui	a1,0xaaaab
90002200:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002204:	02b57633          	remu	a2,a0,a1
90002208:	60c2ac23          	sw	a2,1560(t0)

9000220c <inst_408>:

inst_408:
// rs1_val==4 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x4, 0x4, x5, 1564, x7)
9000220c:	00400513          	li	a0,4
90002210:	00400593          	li	a1,4
90002214:	02b57633          	remu	a2,a0,a1
90002218:	60c2ae23          	sw	a2,1564(t0)

9000221c <inst_409>:

inst_409:
// rs1_val==4 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x33333332, x5, 1568, x7)
9000221c:	00400513          	li	a0,4
90002220:	333335b7          	lui	a1,0x33333
90002224:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90002228:	02b57633          	remu	a2,a0,a1
9000222c:	62c2a023          	sw	a2,1568(t0)

90002230 <inst_410>:

inst_410:
// rs1_val==4 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x66666665, x5, 1572, x7)
90002230:	00400513          	li	a0,4
90002234:	666665b7          	lui	a1,0x66666
90002238:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
9000223c:	02b57633          	remu	a2,a0,a1
90002240:	62c2a223          	sw	a2,1572(t0)

90002244 <inst_411>:

inst_411:
// rs1_val==4 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0xb503, x5, 1576, x7)
90002244:	00400513          	li	a0,4
90002248:	0000b5b7          	lui	a1,0xb
9000224c:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90002250:	02b57633          	remu	a2,a0,a1
90002254:	62c2a423          	sw	a2,1576(t0)

90002258 <inst_412>:

inst_412:
// rs1_val==4 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0xfffe, x5, 1580, x7)
90002258:	00400513          	li	a0,4
9000225c:	000105b7          	lui	a1,0x10
90002260:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90002264:	02b57633          	remu	a2,a0,a1
90002268:	62c2a623          	sw	a2,1580(t0)

9000226c <inst_413>:

inst_413:
// rs1_val==4 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x55555556, x5, 1584, x7)
9000226c:	00400513          	li	a0,4
90002270:	555555b7          	lui	a1,0x55555
90002274:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90002278:	02b57633          	remu	a2,a0,a1
9000227c:	62c2a823          	sw	a2,1584(t0)

90002280 <inst_414>:

inst_414:
// rs1_val==4 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0xaaaaaaab, x5, 1588, x7)
90002280:	00400513          	li	a0,4
90002284:	aaaab5b7          	lui	a1,0xaaaab
90002288:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
9000228c:	02b57633          	remu	a2,a0,a1
90002290:	62c2aa23          	sw	a2,1588(t0)

90002294 <inst_415>:

inst_415:
// rs1_val==4 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x6, x5, 1592, x7)
90002294:	00400513          	li	a0,4
90002298:	00600593          	li	a1,6
9000229c:	02b57633          	remu	a2,a0,a1
900022a0:	62c2ac23          	sw	a2,1592(t0)

900022a4 <inst_416>:

inst_416:
// rs1_val==4 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x33333334, x5, 1596, x7)
900022a4:	00400513          	li	a0,4
900022a8:	333335b7          	lui	a1,0x33333
900022ac:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
900022b0:	02b57633          	remu	a2,a0,a1
900022b4:	62c2ae23          	sw	a2,1596(t0)

900022b8 <inst_417>:

inst_417:
// rs1_val==4 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x66666667, x5, 1600, x7)
900022b8:	00400513          	li	a0,4
900022bc:	666665b7          	lui	a1,0x66666
900022c0:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
900022c4:	02b57633          	remu	a2,a0,a1
900022c8:	64c2a023          	sw	a2,1600(t0)

900022cc <inst_418>:

inst_418:
// rs1_val==4 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0xb505, x5, 1604, x7)
900022cc:	00400513          	li	a0,4
900022d0:	0000b5b7          	lui	a1,0xb
900022d4:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
900022d8:	02b57633          	remu	a2,a0,a1
900022dc:	64c2a223          	sw	a2,1604(t0)

900022e0 <inst_419>:

inst_419:
// rs1_val==4 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x4, 0x1, x5, 1608, x7)
900022e0:	00400513          	li	a0,4
900022e4:	00100593          	li	a1,1
900022e8:	02b57633          	remu	a2,a0,a1
900022ec:	64c2a423          	sw	a2,1608(t0)

900022f0 <inst_420>:

inst_420:
// rs1_val==4 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x4;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x4, 0x10000, x5, 1612, x7)
900022f0:	00400513          	li	a0,4
900022f4:	000105b7          	lui	a1,0x10
900022f8:	02b57633          	remu	a2,a0,a1
900022fc:	64c2a623          	sw	a2,1612(t0)

90002300 <inst_421>:

inst_421:
// rs1_val==858993458 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x33333332, 0x3, x5, 1616, x7)
90002300:	33333537          	lui	a0,0x33333
90002304:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002308:	00300593          	li	a1,3
9000230c:	02b57633          	remu	a2,a0,a1
90002310:	64c2a823          	sw	a2,1616(t0)

90002314 <inst_422>:

inst_422:
// rs1_val==858993458 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0x55555555, x5, 1620, x7)
90002314:	33333537          	lui	a0,0x33333
90002318:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
9000231c:	555555b7          	lui	a1,0x55555
90002320:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90002324:	02b57633          	remu	a2,a0,a1
90002328:	64c2aa23          	sw	a2,1620(t0)

9000232c <inst_423>:

inst_423:
// rs1_val==858993458 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0xaaaaaaaa, x5, 1624, x7)
9000232c:	33333537          	lui	a0,0x33333
90002330:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002334:	aaaab5b7          	lui	a1,0xaaaab
90002338:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
9000233c:	02b57633          	remu	a2,a0,a1
90002340:	64c2ac23          	sw	a2,1624(t0)

90002344 <inst_424>:

inst_424:
// rs1_val==858993458 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x33333332, 0x5, x5, 1628, x7)
90002344:	33333537          	lui	a0,0x33333
90002348:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
9000234c:	00500593          	li	a1,5
90002350:	02b57633          	remu	a2,a0,a1
90002354:	64c2ae23          	sw	a2,1628(t0)

90002358 <inst_425>:

inst_425:
// rs1_val==858993458 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0x33333333, x5, 1632, x7)
90002358:	33333537          	lui	a0,0x33333
9000235c:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002360:	333335b7          	lui	a1,0x33333
90002364:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90002368:	02b57633          	remu	a2,a0,a1
9000236c:	66c2a023          	sw	a2,1632(t0)

90002370 <inst_426>:

inst_426:
// rs1_val==858993458 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0x66666666, x5, 1636, x7)
90002370:	33333537          	lui	a0,0x33333
90002374:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002378:	666665b7          	lui	a1,0x66666
9000237c:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90002380:	02b57633          	remu	a2,a0,a1
90002384:	66c2a223          	sw	a2,1636(t0)

90002388 <inst_427>:

inst_427:
// rs1_val==858993458 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x8992, 0x33333332, 0xb504, x5, 1640, x7)
90002388:	33333537          	lui	a0,0x33333
9000238c:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002390:	0000b5b7          	lui	a1,0xb
90002394:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90002398:	02b57633          	remu	a2,a0,a1
9000239c:	66c2a423          	sw	a2,1640(t0)

900023a0 <inst_428>:

inst_428:
// rs1_val==858993458 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0x0, x5, 1644, x7)
900023a0:	33333537          	lui	a0,0x33333
900023a4:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
900023a8:	00000593          	li	a1,0
900023ac:	02b57633          	remu	a2,a0,a1
900023b0:	66c2a623          	sw	a2,1644(t0)

900023b4 <inst_429>:

inst_429:
// rs1_val==858993458 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x6665, 0x33333332, 0xffff, x5, 1648, x7)
900023b4:	33333537          	lui	a0,0x33333
900023b8:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
900023bc:	000105b7          	lui	a1,0x10
900023c0:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
900023c4:	02b57633          	remu	a2,a0,a1
900023c8:	66c2a823          	sw	a2,1648(t0)

900023cc <inst_430>:

inst_430:
// rs1_val==858993458 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333332, 0x2, x5, 1652, x7)
900023cc:	33333537          	lui	a0,0x33333
900023d0:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
900023d4:	00200593          	li	a1,2
900023d8:	02b57633          	remu	a2,a0,a1
900023dc:	66c2aa23          	sw	a2,1652(t0)

900023e0 <inst_431>:

inst_431:
// rs1_val==858993458 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0x55555554, x5, 1656, x7)
900023e0:	33333537          	lui	a0,0x33333
900023e4:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
900023e8:	555555b7          	lui	a1,0x55555
900023ec:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
900023f0:	02b57633          	remu	a2,a0,a1
900023f4:	66c2ac23          	sw	a2,1656(t0)

900023f8 <inst_432>:

inst_432:
// rs1_val==858993458 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0xaaaaaaa9, x5, 1660, x7)
900023f8:	33333537          	lui	a0,0x33333
900023fc:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002400:	aaaab5b7          	lui	a1,0xaaaab
90002404:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002408:	02b57633          	remu	a2,a0,a1
9000240c:	66c2ae23          	sw	a2,1660(t0)

90002410 <inst_433>:

inst_433:
// rs1_val==858993458 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x33333332, 0x4, x5, 1664, x7)
90002410:	33333537          	lui	a0,0x33333
90002414:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002418:	00400593          	li	a1,4
9000241c:	02b57633          	remu	a2,a0,a1
90002420:	68c2a023          	sw	a2,1664(t0)

90002424 <inst_434>:

inst_434:
// rs1_val==858993458 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333332, 0x33333332, x5, 1668, x7)
90002424:	33333537          	lui	a0,0x33333
90002428:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
9000242c:	333335b7          	lui	a1,0x33333
90002430:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90002434:	02b57633          	remu	a2,a0,a1
90002438:	68c2a223          	sw	a2,1668(t0)

9000243c <inst_435>:

inst_435:
// rs1_val==858993458 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0x66666665, x5, 1672, x7)
9000243c:	33333537          	lui	a0,0x33333
90002440:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002444:	666665b7          	lui	a1,0x66666
90002448:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
9000244c:	02b57633          	remu	a2,a0,a1
90002450:	68c2a423          	sw	a2,1672(t0)

90002454 <inst_436>:

inst_436:
// rs1_val==858993458 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x1cf7, 0x33333332, 0xb503, x5, 1676, x7)
90002454:	33333537          	lui	a0,0x33333
90002458:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
9000245c:	0000b5b7          	lui	a1,0xb
90002460:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90002464:	02b57633          	remu	a2,a0,a1
90002468:	68c2a623          	sw	a2,1676(t0)

9000246c <inst_437>:

inst_437:
// rs1_val==858993458 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x9998, 0x33333332, 0xfffe, x5, 1680, x7)
9000246c:	33333537          	lui	a0,0x33333
90002470:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002474:	000105b7          	lui	a1,0x10
90002478:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
9000247c:	02b57633          	remu	a2,a0,a1
90002480:	68c2a823          	sw	a2,1680(t0)

90002484 <inst_438>:

inst_438:
// rs1_val==858993458 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0x55555556, x5, 1684, x7)
90002484:	33333537          	lui	a0,0x33333
90002488:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
9000248c:	555555b7          	lui	a1,0x55555
90002490:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90002494:	02b57633          	remu	a2,a0,a1
90002498:	68c2aa23          	sw	a2,1684(t0)

9000249c <inst_439>:

inst_439:
// rs1_val==858993458 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0xaaaaaaab, x5, 1688, x7)
9000249c:	33333537          	lui	a0,0x33333
900024a0:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
900024a4:	aaaab5b7          	lui	a1,0xaaaab
900024a8:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
900024ac:	02b57633          	remu	a2,a0,a1
900024b0:	68c2ac23          	sw	a2,1688(t0)

900024b4 <inst_440>:

inst_440:
// rs1_val==858993458 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x33333332, 0x6, x5, 1692, x7)
900024b4:	33333537          	lui	a0,0x33333
900024b8:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
900024bc:	00600593          	li	a1,6
900024c0:	02b57633          	remu	a2,a0,a1
900024c4:	68c2ae23          	sw	a2,1692(t0)

900024c8 <inst_441>:

inst_441:
// rs1_val==858993458 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0x33333334, x5, 1696, x7)
900024c8:	33333537          	lui	a0,0x33333
900024cc:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
900024d0:	333335b7          	lui	a1,0x33333
900024d4:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
900024d8:	02b57633          	remu	a2,a0,a1
900024dc:	6ac2a023          	sw	a2,1696(t0)

900024e0 <inst_442>:

inst_442:
// rs1_val==858993458 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x33333332, 0x66666667, x5, 1700, x7)
900024e0:	33333537          	lui	a0,0x33333
900024e4:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
900024e8:	666665b7          	lui	a1,0x66666
900024ec:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
900024f0:	02b57633          	remu	a2,a0,a1
900024f4:	6ac2a223          	sw	a2,1700(t0)

900024f8 <inst_443>:

inst_443:
// rs1_val==858993458 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x412a, 0x33333332, 0xb505, x5, 1704, x7)
900024f8:	33333537          	lui	a0,0x33333
900024fc:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002500:	0000b5b7          	lui	a1,0xb
90002504:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90002508:	02b57633          	remu	a2,a0,a1
9000250c:	6ac2a423          	sw	a2,1704(t0)

90002510 <inst_444>:

inst_444:
// rs1_val==858993458 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333332, 0x1, x5, 1708, x7)
90002510:	33333537          	lui	a0,0x33333
90002514:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
90002518:	00100593          	li	a1,1
9000251c:	02b57633          	remu	a2,a0,a1
90002520:	6ac2a623          	sw	a2,1708(t0)

90002524 <inst_445>:

inst_445:
// rs1_val==858993458 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333332;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x3332, 0x33333332, 0x10000, x5, 1712, x7)
90002524:	33333537          	lui	a0,0x33333
90002528:	33250513          	addi	a0,a0,818 # 33333332 <offset+0x33333026>
9000252c:	000105b7          	lui	a1,0x10
90002530:	02b57633          	remu	a2,a0,a1
90002534:	6ac2a823          	sw	a2,1712(t0)

90002538 <inst_446>:

inst_446:
// rs1_val==1717986917 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x66666665, 0x3, x5, 1716, x7)
90002538:	66666537          	lui	a0,0x66666
9000253c:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002540:	00300593          	li	a1,3
90002544:	02b57633          	remu	a2,a0,a1
90002548:	6ac2aa23          	sw	a2,1716(t0)

9000254c <inst_447>:

inst_447:
// rs1_val==1717986917 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x11111110, 0x66666665, 0x55555555, x5, 1720, x7)
9000254c:	66666537          	lui	a0,0x66666
90002550:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002554:	555555b7          	lui	a1,0x55555
90002558:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
9000255c:	02b57633          	remu	a2,a0,a1
90002560:	6ac2ac23          	sw	a2,1720(t0)

90002564 <inst_448>:

inst_448:
// rs1_val==1717986917 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x66666665, 0x66666665, 0xaaaaaaaa, x5, 1724, x7)
90002564:	66666537          	lui	a0,0x66666
90002568:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
9000256c:	aaaab5b7          	lui	a1,0xaaaab
90002570:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90002574:	02b57633          	remu	a2,a0,a1
90002578:	6ac2ae23          	sw	a2,1724(t0)

9000257c <inst_449>:

inst_449:
// rs1_val==1717986917 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x66666665, 0x5, x5, 1728, x7)
9000257c:	66666537          	lui	a0,0x66666
90002580:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002584:	00500593          	li	a1,5
90002588:	02b57633          	remu	a2,a0,a1
9000258c:	6cc2a023          	sw	a2,1728(t0)

90002590 <inst_450>:

inst_450:
// rs1_val==1717986917 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x33333332, 0x66666665, 0x33333333, x5, 1732, x7)
90002590:	66666537          	lui	a0,0x66666
90002594:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002598:	333335b7          	lui	a1,0x33333
9000259c:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
900025a0:	02b57633          	remu	a2,a0,a1
900025a4:	6cc2a223          	sw	a2,1732(t0)

900025a8 <inst_451>:

inst_451:
// rs1_val==1717986917 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x66666665, 0x66666665, 0x66666666, x5, 1736, x7)
900025a8:	66666537          	lui	a0,0x66666
900025ac:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
900025b0:	666665b7          	lui	a1,0x66666
900025b4:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
900025b8:	02b57633          	remu	a2,a0,a1
900025bc:	6cc2a423          	sw	a2,1736(t0)

900025c0 <inst_452>:

inst_452:
// rs1_val==1717986917 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x5e21, 0x66666665, 0xb504, x5, 1740, x7)
900025c0:	66666537          	lui	a0,0x66666
900025c4:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
900025c8:	0000b5b7          	lui	a1,0xb
900025cc:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
900025d0:	02b57633          	remu	a2,a0,a1
900025d4:	6cc2a623          	sw	a2,1740(t0)

900025d8 <inst_453>:

inst_453:
// rs1_val==1717986917 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x66666665, 0x66666665, 0x0, x5, 1744, x7)
900025d8:	66666537          	lui	a0,0x66666
900025dc:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
900025e0:	00000593          	li	a1,0
900025e4:	02b57633          	remu	a2,a0,a1
900025e8:	6cc2a823          	sw	a2,1744(t0)

900025ec <inst_454>:

inst_454:
// rs1_val==1717986917 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xcccb, 0x66666665, 0xffff, x5, 1748, x7)
900025ec:	66666537          	lui	a0,0x66666
900025f0:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
900025f4:	000105b7          	lui	a1,0x10
900025f8:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
900025fc:	02b57633          	remu	a2,a0,a1
90002600:	6cc2aa23          	sw	a2,1748(t0)

90002604 <inst_455>:

inst_455:
// rs1_val==1717986917 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x66666665, 0x2, x5, 1752, x7)
90002604:	66666537          	lui	a0,0x66666
90002608:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
9000260c:	00200593          	li	a1,2
90002610:	02b57633          	remu	a2,a0,a1
90002614:	6cc2ac23          	sw	a2,1752(t0)

90002618 <inst_456>:

inst_456:
// rs1_val==1717986917 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x11111111, 0x66666665, 0x55555554, x5, 1756, x7)
90002618:	66666537          	lui	a0,0x66666
9000261c:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002620:	555555b7          	lui	a1,0x55555
90002624:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90002628:	02b57633          	remu	a2,a0,a1
9000262c:	6cc2ae23          	sw	a2,1756(t0)

90002630 <inst_457>:

inst_457:
// rs1_val==1717986917 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x66666665, 0x66666665, 0xaaaaaaa9, x5, 1760, x7)
90002630:	66666537          	lui	a0,0x66666
90002634:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002638:	aaaab5b7          	lui	a1,0xaaaab
9000263c:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002640:	02b57633          	remu	a2,a0,a1
90002644:	6ec2a023          	sw	a2,1760(t0)

90002648 <inst_458>:

inst_458:
// rs1_val==1717986917 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x66666665, 0x4, x5, 1764, x7)
90002648:	66666537          	lui	a0,0x66666
9000264c:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002650:	00400593          	li	a1,4
90002654:	02b57633          	remu	a2,a0,a1
90002658:	6ec2a223          	sw	a2,1764(t0)

9000265c <inst_459>:

inst_459:
// rs1_val==1717986917 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x66666665, 0x33333332, x5, 1768, x7)
9000265c:	66666537          	lui	a0,0x66666
90002660:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002664:	333335b7          	lui	a1,0x33333
90002668:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
9000266c:	02b57633          	remu	a2,a0,a1
90002670:	6ec2a423          	sw	a2,1768(t0)

90002674 <inst_460>:

inst_460:
// rs1_val==1717986917 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666665, 0x66666665, x5, 1772, x7)
90002674:	66666537          	lui	a0,0x66666
90002678:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
9000267c:	666665b7          	lui	a1,0x66666
90002680:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90002684:	02b57633          	remu	a2,a0,a1
90002688:	6ec2a623          	sw	a2,1772(t0)

9000268c <inst_461>:

inst_461:
// rs1_val==1717986917 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x39ef, 0x66666665, 0xb503, x5, 1776, x7)
9000268c:	66666537          	lui	a0,0x66666
90002690:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002694:	0000b5b7          	lui	a1,0xb
90002698:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
9000269c:	02b57633          	remu	a2,a0,a1
900026a0:	6ec2a823          	sw	a2,1776(t0)

900026a4 <inst_462>:

inst_462:
// rs1_val==1717986917 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x3333, 0x66666665, 0xfffe, x5, 1780, x7)
900026a4:	66666537          	lui	a0,0x66666
900026a8:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
900026ac:	000105b7          	lui	a1,0x10
900026b0:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
900026b4:	02b57633          	remu	a2,a0,a1
900026b8:	6ec2aa23          	sw	a2,1780(t0)

900026bc <inst_463>:

inst_463:
// rs1_val==1717986917 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x1111110f, 0x66666665, 0x55555556, x5, 1784, x7)
900026bc:	66666537          	lui	a0,0x66666
900026c0:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
900026c4:	555555b7          	lui	a1,0x55555
900026c8:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
900026cc:	02b57633          	remu	a2,a0,a1
900026d0:	6ec2ac23          	sw	a2,1784(t0)

900026d4 <inst_464>:

inst_464:
// rs1_val==1717986917 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x66666665, 0x66666665, 0xaaaaaaab, x5, 1788, x7)
900026d4:	66666537          	lui	a0,0x66666
900026d8:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
900026dc:	aaaab5b7          	lui	a1,0xaaaab
900026e0:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
900026e4:	02b57633          	remu	a2,a0,a1
900026e8:	6ec2ae23          	sw	a2,1788(t0)

900026ec <inst_465>:

inst_465:
// rs1_val==1717986917 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666665, 0x1, x5, 1792, x7)
900026ec:	66666537          	lui	a0,0x66666
900026f0:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
900026f4:	00100593          	li	a1,1
900026f8:	02b57633          	remu	a2,a0,a1
900026fc:	70c2a023          	sw	a2,1792(t0)

90002700 <inst_466>:

inst_466:
// rs1_val==1717986917 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x6665, 0x66666665, 0x10000, x5, 1796, x7)
90002700:	66666537          	lui	a0,0x66666
90002704:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90002708:	000105b7          	lui	a1,0x10
9000270c:	02b57633          	remu	a2,a0,a1
90002710:	70c2a223          	sw	a2,1796(t0)

90002714 <inst_467>:

inst_467:
// rs1_val==46339 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xb503, 0x3, x5, 1800, x7)
90002714:	0000b537          	lui	a0,0xb
90002718:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
9000271c:	00300593          	li	a1,3
90002720:	02b57633          	remu	a2,a0,a1
90002724:	70c2a423          	sw	a2,1800(t0)

90002728 <inst_468>:

inst_468:
// rs1_val==46339 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x55555555, x5, 1804, x7)
90002728:	0000b537          	lui	a0,0xb
9000272c:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002730:	555555b7          	lui	a1,0x55555
90002734:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90002738:	02b57633          	remu	a2,a0,a1
9000273c:	70c2a623          	sw	a2,1804(t0)

90002740 <inst_469>:

inst_469:
// rs1_val==46339 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0xaaaaaaaa, x5, 1808, x7)
90002740:	0000b537          	lui	a0,0xb
90002744:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002748:	aaaab5b7          	lui	a1,0xaaaab
9000274c:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90002750:	02b57633          	remu	a2,a0,a1
90002754:	70c2a823          	sw	a2,1808(t0)

90002758 <inst_470>:

inst_470:
// rs1_val==46339 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0xb503, 0x5, x5, 1812, x7)
90002758:	0000b537          	lui	a0,0xb
9000275c:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002760:	00500593          	li	a1,5
90002764:	02b57633          	remu	a2,a0,a1
90002768:	70c2aa23          	sw	a2,1812(t0)

9000276c <inst_471>:

inst_471:
// rs1_val==46339 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x33333333, x5, 1816, x7)
9000276c:	0000b537          	lui	a0,0xb
90002770:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002774:	333335b7          	lui	a1,0x33333
90002778:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
9000277c:	02b57633          	remu	a2,a0,a1
90002780:	70c2ac23          	sw	a2,1816(t0)

90002784 <inst_472>:

inst_472:
// rs1_val==46339 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x66666666, x5, 1820, x7)
90002784:	0000b537          	lui	a0,0xb
90002788:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
9000278c:	666665b7          	lui	a1,0x66666
90002790:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90002794:	02b57633          	remu	a2,a0,a1
90002798:	70c2ae23          	sw	a2,1820(t0)

9000279c <inst_473>:

inst_473:
// rs1_val==46339 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0xb504, x5, 1824, x7)
9000279c:	0000b537          	lui	a0,0xb
900027a0:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900027a4:	0000b5b7          	lui	a1,0xb
900027a8:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
900027ac:	02b57633          	remu	a2,a0,a1
900027b0:	72c2a023          	sw	a2,1824(t0)

900027b4 <inst_474>:

inst_474:
// rs1_val==46339 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x0, x5, 1828, x7)
900027b4:	0000b537          	lui	a0,0xb
900027b8:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900027bc:	00000593          	li	a1,0
900027c0:	02b57633          	remu	a2,a0,a1
900027c4:	72c2a223          	sw	a2,1828(t0)

900027c8 <inst_475>:

inst_475:
// rs1_val==46339 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0xffff, x5, 1832, x7)
900027c8:	0000b537          	lui	a0,0xb
900027cc:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900027d0:	000105b7          	lui	a1,0x10
900027d4:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
900027d8:	02b57633          	remu	a2,a0,a1
900027dc:	72c2a423          	sw	a2,1832(t0)

900027e0 <inst_476>:

inst_476:
// rs1_val==46339 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xb503, 0x2, x5, 1836, x7)
900027e0:	0000b537          	lui	a0,0xb
900027e4:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900027e8:	00200593          	li	a1,2
900027ec:	02b57633          	remu	a2,a0,a1
900027f0:	72c2a623          	sw	a2,1836(t0)

900027f4 <inst_477>:

inst_477:
// rs1_val==46339 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x55555554, x5, 1840, x7)
900027f4:	0000b537          	lui	a0,0xb
900027f8:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900027fc:	555555b7          	lui	a1,0x55555
90002800:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90002804:	02b57633          	remu	a2,a0,a1
90002808:	72c2a823          	sw	a2,1840(t0)

9000280c <inst_478>:

inst_478:
// rs1_val==46339 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0xaaaaaaa9, x5, 1844, x7)
9000280c:	0000b537          	lui	a0,0xb
90002810:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002814:	aaaab5b7          	lui	a1,0xaaaab
90002818:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
9000281c:	02b57633          	remu	a2,a0,a1
90002820:	72c2aa23          	sw	a2,1844(t0)

90002824 <inst_479>:

inst_479:
// rs1_val==46339 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0xb503, 0x4, x5, 1848, x7)
90002824:	0000b537          	lui	a0,0xb
90002828:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
9000282c:	00400593          	li	a1,4
90002830:	02b57633          	remu	a2,a0,a1
90002834:	72c2ac23          	sw	a2,1848(t0)

90002838 <inst_480>:

inst_480:
// rs1_val==46339 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x33333332, x5, 1852, x7)
90002838:	0000b537          	lui	a0,0xb
9000283c:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002840:	333335b7          	lui	a1,0x33333
90002844:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90002848:	02b57633          	remu	a2,a0,a1
9000284c:	72c2ae23          	sw	a2,1852(t0)

90002850 <inst_481>:

inst_481:
// rs1_val==46339 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x66666665, x5, 1856, x7)
90002850:	0000b537          	lui	a0,0xb
90002854:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002858:	666665b7          	lui	a1,0x66666
9000285c:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90002860:	02b57633          	remu	a2,a0,a1
90002864:	74c2a023          	sw	a2,1856(t0)

90002868 <inst_482>:

inst_482:
// rs1_val==46339 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb503, 0xb503, x5, 1860, x7)
90002868:	0000b537          	lui	a0,0xb
9000286c:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002870:	0000b5b7          	lui	a1,0xb
90002874:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90002878:	02b57633          	remu	a2,a0,a1
9000287c:	74c2a223          	sw	a2,1860(t0)

90002880 <inst_483>:

inst_483:
// rs1_val==46339 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0xfffe, x5, 1864, x7)
90002880:	0000b537          	lui	a0,0xb
90002884:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002888:	000105b7          	lui	a1,0x10
9000288c:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90002890:	02b57633          	remu	a2,a0,a1
90002894:	74c2a423          	sw	a2,1864(t0)

90002898 <inst_484>:

inst_484:
// rs1_val==46339 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x55555556, x5, 1868, x7)
90002898:	0000b537          	lui	a0,0xb
9000289c:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900028a0:	555555b7          	lui	a1,0x55555
900028a4:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
900028a8:	02b57633          	remu	a2,a0,a1
900028ac:	74c2a623          	sw	a2,1868(t0)

900028b0 <inst_485>:

inst_485:
// rs1_val==46339 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0xaaaaaaab, x5, 1872, x7)
900028b0:	0000b537          	lui	a0,0xb
900028b4:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900028b8:	aaaab5b7          	lui	a1,0xaaaab
900028bc:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
900028c0:	02b57633          	remu	a2,a0,a1
900028c4:	74c2a823          	sw	a2,1872(t0)

900028c8 <inst_486>:

inst_486:
// rs1_val==46339 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xb503, 0x6, x5, 1876, x7)
900028c8:	0000b537          	lui	a0,0xb
900028cc:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900028d0:	00600593          	li	a1,6
900028d4:	02b57633          	remu	a2,a0,a1
900028d8:	74c2aa23          	sw	a2,1876(t0)

900028dc <inst_487>:

inst_487:
// rs1_val==46339 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x33333334, x5, 1880, x7)
900028dc:	0000b537          	lui	a0,0xb
900028e0:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900028e4:	333335b7          	lui	a1,0x33333
900028e8:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
900028ec:	02b57633          	remu	a2,a0,a1
900028f0:	74c2ac23          	sw	a2,1880(t0)

900028f4 <inst_488>:

inst_488:
// rs1_val==46339 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x66666667, x5, 1884, x7)
900028f4:	0000b537          	lui	a0,0xb
900028f8:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
900028fc:	666665b7          	lui	a1,0x66666
90002900:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90002904:	02b57633          	remu	a2,a0,a1
90002908:	74c2ae23          	sw	a2,1884(t0)

9000290c <inst_489>:

inst_489:
// rs1_val==46339 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0xb505, x5, 1888, x7)
9000290c:	0000b537          	lui	a0,0xb
90002910:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002914:	0000b5b7          	lui	a1,0xb
90002918:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
9000291c:	02b57633          	remu	a2,a0,a1
90002920:	76c2a023          	sw	a2,1888(t0)

90002924 <inst_490>:

inst_490:
// rs1_val==46339 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb503, 0x1, x5, 1892, x7)
90002924:	0000b537          	lui	a0,0xb
90002928:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
9000292c:	00100593          	li	a1,1
90002930:	02b57633          	remu	a2,a0,a1
90002934:	76c2a223          	sw	a2,1892(t0)

90002938 <inst_491>:

inst_491:
// rs1_val==46339 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb503;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0xb503, 0xb503, 0x10000, x5, 1896, x7)
90002938:	0000b537          	lui	a0,0xb
9000293c:	50350513          	addi	a0,a0,1283 # b503 <offset+0xb1f7>
90002940:	000105b7          	lui	a1,0x10
90002944:	02b57633          	remu	a2,a0,a1
90002948:	76c2a423          	sw	a2,1896(t0)

9000294c <inst_492>:

inst_492:
// rs1_val==65534 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xfffe, 0x3, x5, 1900, x7)
9000294c:	00010537          	lui	a0,0x10
90002950:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002954:	00300593          	li	a1,3
90002958:	02b57633          	remu	a2,a0,a1
9000295c:	76c2a623          	sw	a2,1900(t0)

90002960 <inst_493>:

inst_493:
// rs1_val==65534 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x55555555, x5, 1904, x7)
90002960:	00010537          	lui	a0,0x10
90002964:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002968:	555555b7          	lui	a1,0x55555
9000296c:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90002970:	02b57633          	remu	a2,a0,a1
90002974:	76c2a823          	sw	a2,1904(t0)

90002978 <inst_494>:

inst_494:
// rs1_val==65534 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0xaaaaaaaa, x5, 1908, x7)
90002978:	00010537          	lui	a0,0x10
9000297c:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002980:	aaaab5b7          	lui	a1,0xaaaab
90002984:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90002988:	02b57633          	remu	a2,a0,a1
9000298c:	76c2aa23          	sw	a2,1908(t0)

90002990 <inst_495>:

inst_495:
// rs1_val==65534 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0xfffe, 0x5, x5, 1912, x7)
90002990:	00010537          	lui	a0,0x10
90002994:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002998:	00500593          	li	a1,5
9000299c:	02b57633          	remu	a2,a0,a1
900029a0:	76c2ac23          	sw	a2,1912(t0)

900029a4 <inst_496>:

inst_496:
// rs1_val==65534 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x33333333, x5, 1916, x7)
900029a4:	00010537          	lui	a0,0x10
900029a8:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
900029ac:	333335b7          	lui	a1,0x33333
900029b0:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
900029b4:	02b57633          	remu	a2,a0,a1
900029b8:	76c2ae23          	sw	a2,1916(t0)

900029bc <inst_497>:

inst_497:
// rs1_val==65534 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x66666666, x5, 1920, x7)
900029bc:	00010537          	lui	a0,0x10
900029c0:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
900029c4:	666665b7          	lui	a1,0x66666
900029c8:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
900029cc:	02b57633          	remu	a2,a0,a1
900029d0:	78c2a023          	sw	a2,1920(t0)

900029d4 <inst_498>:

inst_498:
// rs1_val==65534 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x4afa, 0xfffe, 0xb504, x5, 1924, x7)
900029d4:	00010537          	lui	a0,0x10
900029d8:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
900029dc:	0000b5b7          	lui	a1,0xb
900029e0:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
900029e4:	02b57633          	remu	a2,a0,a1
900029e8:	78c2a223          	sw	a2,1924(t0)

900029ec <inst_499>:

inst_499:
// rs1_val==65534 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x0, x5, 1928, x7)
900029ec:	00010537          	lui	a0,0x10
900029f0:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
900029f4:	00000593          	li	a1,0
900029f8:	02b57633          	remu	a2,a0,a1
900029fc:	78c2a423          	sw	a2,1928(t0)

90002a00 <inst_500>:

inst_500:
// rs1_val==65534 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0xffff, x5, 1932, x7)
90002a00:	00010537          	lui	a0,0x10
90002a04:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002a08:	000105b7          	lui	a1,0x10
90002a0c:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90002a10:	02b57633          	remu	a2,a0,a1
90002a14:	78c2a623          	sw	a2,1932(t0)

90002a18 <inst_501>:

inst_501:
// rs1_val==65534 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xfffe, 0x2, x5, 1936, x7)
90002a18:	00010537          	lui	a0,0x10
90002a1c:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002a20:	00200593          	li	a1,2
90002a24:	02b57633          	remu	a2,a0,a1
90002a28:	78c2a823          	sw	a2,1936(t0)

90002a2c <inst_502>:

inst_502:
// rs1_val==65534 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x55555554, x5, 1940, x7)
90002a2c:	00010537          	lui	a0,0x10
90002a30:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002a34:	555555b7          	lui	a1,0x55555
90002a38:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90002a3c:	02b57633          	remu	a2,a0,a1
90002a40:	78c2aa23          	sw	a2,1940(t0)

90002a44 <inst_503>:

inst_503:
// rs1_val==65534 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0xaaaaaaa9, x5, 1944, x7)
90002a44:	00010537          	lui	a0,0x10
90002a48:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002a4c:	aaaab5b7          	lui	a1,0xaaaab
90002a50:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002a54:	02b57633          	remu	a2,a0,a1
90002a58:	78c2ac23          	sw	a2,1944(t0)

90002a5c <inst_504>:

inst_504:
// rs1_val==65534 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xfffe, 0x4, x5, 1948, x7)
90002a5c:	00010537          	lui	a0,0x10
90002a60:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002a64:	00400593          	li	a1,4
90002a68:	02b57633          	remu	a2,a0,a1
90002a6c:	78c2ae23          	sw	a2,1948(t0)

90002a70 <inst_505>:

inst_505:
// rs1_val==65534 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x33333332, x5, 1952, x7)
90002a70:	00010537          	lui	a0,0x10
90002a74:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002a78:	333335b7          	lui	a1,0x33333
90002a7c:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90002a80:	02b57633          	remu	a2,a0,a1
90002a84:	7ac2a023          	sw	a2,1952(t0)

90002a88 <inst_506>:

inst_506:
// rs1_val==65534 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x66666665, x5, 1956, x7)
90002a88:	00010537          	lui	a0,0x10
90002a8c:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002a90:	666665b7          	lui	a1,0x66666
90002a94:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90002a98:	02b57633          	remu	a2,a0,a1
90002a9c:	7ac2a223          	sw	a2,1956(t0)

90002aa0 <inst_507>:

inst_507:
// rs1_val==65534 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x4afb, 0xfffe, 0xb503, x5, 1960, x7)
90002aa0:	00010537          	lui	a0,0x10
90002aa4:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002aa8:	0000b5b7          	lui	a1,0xb
90002aac:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90002ab0:	02b57633          	remu	a2,a0,a1
90002ab4:	7ac2a423          	sw	a2,1960(t0)

90002ab8 <inst_508>:

inst_508:
// rs1_val==65534 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xfffe, 0xfffe, x5, 1964, x7)
90002ab8:	00010537          	lui	a0,0x10
90002abc:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002ac0:	000105b7          	lui	a1,0x10
90002ac4:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90002ac8:	02b57633          	remu	a2,a0,a1
90002acc:	7ac2a623          	sw	a2,1964(t0)

90002ad0 <inst_509>:

inst_509:
// rs1_val==65534 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x55555556, x5, 1968, x7)
90002ad0:	00010537          	lui	a0,0x10
90002ad4:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002ad8:	555555b7          	lui	a1,0x55555
90002adc:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90002ae0:	02b57633          	remu	a2,a0,a1
90002ae4:	7ac2a823          	sw	a2,1968(t0)

90002ae8 <inst_510>:

inst_510:
// rs1_val==65534 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0xaaaaaaab, x5, 1972, x7)
90002ae8:	00010537          	lui	a0,0x10
90002aec:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002af0:	aaaab5b7          	lui	a1,0xaaaab
90002af4:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002af8:	02b57633          	remu	a2,a0,a1
90002afc:	7ac2aa23          	sw	a2,1972(t0)

90002b00 <inst_511>:

inst_511:
// rs1_val==65534 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xfffe, 0x6, x5, 1976, x7)
90002b00:	00010537          	lui	a0,0x10
90002b04:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002b08:	00600593          	li	a1,6
90002b0c:	02b57633          	remu	a2,a0,a1
90002b10:	7ac2ac23          	sw	a2,1976(t0)

90002b14 <inst_512>:

inst_512:
// rs1_val==65534 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x33333334, x5, 1980, x7)
90002b14:	00010537          	lui	a0,0x10
90002b18:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002b1c:	333335b7          	lui	a1,0x33333
90002b20:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90002b24:	02b57633          	remu	a2,a0,a1
90002b28:	7ac2ae23          	sw	a2,1980(t0)

90002b2c <inst_513>:

inst_513:
// rs1_val==65534 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x66666667, x5, 1984, x7)
90002b2c:	00010537          	lui	a0,0x10
90002b30:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002b34:	666665b7          	lui	a1,0x66666
90002b38:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90002b3c:	02b57633          	remu	a2,a0,a1
90002b40:	7cc2a023          	sw	a2,1984(t0)

90002b44 <inst_514>:

inst_514:
// rs1_val==65534 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x4af9, 0xfffe, 0xb505, x5, 1988, x7)
90002b44:	00010537          	lui	a0,0x10
90002b48:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002b4c:	0000b5b7          	lui	a1,0xb
90002b50:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90002b54:	02b57633          	remu	a2,a0,a1
90002b58:	7cc2a223          	sw	a2,1988(t0)

90002b5c <inst_515>:

inst_515:
// rs1_val==65534 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xfffe, 0x1, x5, 1992, x7)
90002b5c:	00010537          	lui	a0,0x10
90002b60:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002b64:	00100593          	li	a1,1
90002b68:	02b57633          	remu	a2,a0,a1
90002b6c:	7cc2a423          	sw	a2,1992(t0)

90002b70 <inst_516>:

inst_516:
// rs1_val==65534 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffe;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0xfffe, 0xfffe, 0x10000, x5, 1996, x7)
90002b70:	00010537          	lui	a0,0x10
90002b74:	ffe50513          	addi	a0,a0,-2 # fffe <offset+0xfcf2>
90002b78:	000105b7          	lui	a1,0x10
90002b7c:	02b57633          	remu	a2,a0,a1
90002b80:	7cc2a623          	sw	a2,1996(t0)

90002b84 <inst_517>:

inst_517:
// rs1_val==1431655766 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x55555556, 0x3, x5, 2000, x7)
90002b84:	55555537          	lui	a0,0x55555
90002b88:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002b8c:	00300593          	li	a1,3
90002b90:	02b57633          	remu	a2,a0,a1
90002b94:	7cc2a823          	sw	a2,2000(t0)

90002b98 <inst_518>:

inst_518:
// rs1_val==1431655766 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x55555556, 0x55555555, x5, 2004, x7)
90002b98:	55555537          	lui	a0,0x55555
90002b9c:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002ba0:	555555b7          	lui	a1,0x55555
90002ba4:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90002ba8:	02b57633          	remu	a2,a0,a1
90002bac:	7cc2aa23          	sw	a2,2004(t0)

90002bb0 <inst_519>:

inst_519:
// rs1_val==1431655766 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x55555556, 0x55555556, 0xaaaaaaaa, x5, 2008, x7)
90002bb0:	55555537          	lui	a0,0x55555
90002bb4:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002bb8:	aaaab5b7          	lui	a1,0xaaaab
90002bbc:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90002bc0:	02b57633          	remu	a2,a0,a1
90002bc4:	7cc2ac23          	sw	a2,2008(t0)

90002bc8 <inst_520>:

inst_520:
// rs1_val==1431655766 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x55555556, 0x5, x5, 2012, x7)
90002bc8:	55555537          	lui	a0,0x55555
90002bcc:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002bd0:	00500593          	li	a1,5
90002bd4:	02b57633          	remu	a2,a0,a1
90002bd8:	7cc2ae23          	sw	a2,2012(t0)

90002bdc <inst_521>:

inst_521:
// rs1_val==1431655766 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x22222223, 0x55555556, 0x33333333, x5, 2016, x7)
90002bdc:	55555537          	lui	a0,0x55555
90002be0:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002be4:	333335b7          	lui	a1,0x33333
90002be8:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90002bec:	02b57633          	remu	a2,a0,a1
90002bf0:	7ec2a023          	sw	a2,2016(t0)

90002bf4 <inst_522>:

inst_522:
// rs1_val==1431655766 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x55555556, 0x55555556, 0x66666666, x5, 2020, x7)
90002bf4:	55555537          	lui	a0,0x55555
90002bf8:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002bfc:	666665b7          	lui	a1,0x66666
90002c00:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90002c04:	02b57633          	remu	a2,a0,a1
90002c08:	7ec2a223          	sw	a2,2020(t0)

90002c0c <inst_523>:

inst_523:
// rs1_val==1431655766 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x6c9e, 0x55555556, 0xb504, x5, 2024, x7)
90002c0c:	55555537          	lui	a0,0x55555
90002c10:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002c14:	0000b5b7          	lui	a1,0xb
90002c18:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90002c1c:	02b57633          	remu	a2,a0,a1
90002c20:	7ec2a423          	sw	a2,2024(t0)

90002c24 <inst_524>:

inst_524:
// rs1_val==1431655766 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x55555556, 0x55555556, 0x0, x5, 2028, x7)
90002c24:	55555537          	lui	a0,0x55555
90002c28:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002c2c:	00000593          	li	a1,0
90002c30:	02b57633          	remu	a2,a0,a1
90002c34:	7ec2a623          	sw	a2,2028(t0)

90002c38 <inst_525>:

inst_525:
// rs1_val==1431655766 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xaaab, 0x55555556, 0xffff, x5, 2032, x7)
90002c38:	55555537          	lui	a0,0x55555
90002c3c:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002c40:	000105b7          	lui	a1,0x10
90002c44:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90002c48:	02b57633          	remu	a2,a0,a1
90002c4c:	7ec2a823          	sw	a2,2032(t0)

90002c50 <inst_526>:

inst_526:
// rs1_val==1431655766 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555556, 0x2, x5, 2036, x7)
90002c50:	55555537          	lui	a0,0x55555
90002c54:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002c58:	00200593          	li	a1,2
90002c5c:	02b57633          	remu	a2,a0,a1
90002c60:	7ec2aa23          	sw	a2,2036(t0)

90002c64 <inst_527>:

inst_527:
// rs1_val==1431655766 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x55555556, 0x55555554, x5, 2040, x7)
90002c64:	55555537          	lui	a0,0x55555
90002c68:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002c6c:	555555b7          	lui	a1,0x55555
90002c70:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90002c74:	02b57633          	remu	a2,a0,a1
90002c78:	7ec2ac23          	sw	a2,2040(t0)

90002c7c <inst_528>:

inst_528:
// rs1_val==1431655766 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x55555556, 0x55555556, 0xaaaaaaa9, x5, 2044, x7)
90002c7c:	55555537          	lui	a0,0x55555
90002c80:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002c84:	aaaab5b7          	lui	a1,0xaaaab
90002c88:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002c8c:	02b57633          	remu	a2,a0,a1
90002c90:	7ec2ae23          	sw	a2,2044(t0)
RVTEST_SIGBASE( x5,signature_x5_1)
90002c94:	00003297          	auipc	t0,0x3
90002c98:	bc028293          	addi	t0,t0,-1088 # 90005854 <signature_x5_1>

90002c9c <inst_529>:

inst_529:
// rs1_val==1431655766 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x55555556, 0x4, x5, 0, x7)
90002c9c:	55555537          	lui	a0,0x55555
90002ca0:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002ca4:	00400593          	li	a1,4
90002ca8:	02b57633          	remu	a2,a0,a1
90002cac:	00c2a023          	sw	a2,0(t0)

90002cb0 <inst_530>:

inst_530:
// rs1_val==1431655766 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x22222224, 0x55555556, 0x33333332, x5, 4, x7)
90002cb0:	55555537          	lui	a0,0x55555
90002cb4:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002cb8:	333335b7          	lui	a1,0x33333
90002cbc:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90002cc0:	02b57633          	remu	a2,a0,a1
90002cc4:	00c2a223          	sw	a2,4(t0)

90002cc8 <inst_531>:

inst_531:
// rs1_val==1431655766 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x55555556, 0x55555556, 0x66666665, x5, 8, x7)
90002cc8:	55555537          	lui	a0,0x55555
90002ccc:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002cd0:	666665b7          	lui	a1,0x66666
90002cd4:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90002cd8:	02b57633          	remu	a2,a0,a1
90002cdc:	00c2a423          	sw	a2,8(t0)

90002ce0 <inst_532>:

inst_532:
// rs1_val==1431655766 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x3049, 0x55555556, 0xb503, x5, 12, x7)
90002ce0:	55555537          	lui	a0,0x55555
90002ce4:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002ce8:	0000b5b7          	lui	a1,0xb
90002cec:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90002cf0:	02b57633          	remu	a2,a0,a1
90002cf4:	00c2a623          	sw	a2,12(t0)

90002cf8 <inst_533>:

inst_533:
// rs1_val==1431655766 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x55555556, 0xfffe, x5, 16, x7)
90002cf8:	55555537          	lui	a0,0x55555
90002cfc:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002d00:	000105b7          	lui	a1,0x10
90002d04:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90002d08:	02b57633          	remu	a2,a0,a1
90002d0c:	00c2a823          	sw	a2,16(t0)

90002d10 <inst_534>:

inst_534:
// rs1_val==1431655766 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555556, 0x55555556, x5, 20, x7)
90002d10:	55555537          	lui	a0,0x55555
90002d14:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002d18:	555555b7          	lui	a1,0x55555
90002d1c:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90002d20:	02b57633          	remu	a2,a0,a1
90002d24:	00c2aa23          	sw	a2,20(t0)

90002d28 <inst_535>:

inst_535:
// rs1_val==1431655766 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x55555556, 0x55555556, 0xaaaaaaab, x5, 24, x7)
90002d28:	55555537          	lui	a0,0x55555
90002d2c:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002d30:	aaaab5b7          	lui	a1,0xaaaab
90002d34:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002d38:	02b57633          	remu	a2,a0,a1
90002d3c:	00c2ac23          	sw	a2,24(t0)

90002d40 <inst_536>:

inst_536:
// rs1_val==1431655766 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x55555556, 0x6, x5, 28, x7)
90002d40:	55555537          	lui	a0,0x55555
90002d44:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002d48:	00600593          	li	a1,6
90002d4c:	02b57633          	remu	a2,a0,a1
90002d50:	00c2ae23          	sw	a2,28(t0)

90002d54 <inst_537>:

inst_537:
// rs1_val==1431655766 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x22222222, 0x55555556, 0x33333334, x5, 32, x7)
90002d54:	55555537          	lui	a0,0x55555
90002d58:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002d5c:	333335b7          	lui	a1,0x33333
90002d60:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90002d64:	02b57633          	remu	a2,a0,a1
90002d68:	02c2a023          	sw	a2,32(t0)

90002d6c <inst_538>:

inst_538:
// rs1_val==1431655766 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x55555556, 0x55555556, 0x66666667, x5, 36, x7)
90002d6c:	55555537          	lui	a0,0x55555
90002d70:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002d74:	666665b7          	lui	a1,0x66666
90002d78:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90002d7c:	02b57633          	remu	a2,a0,a1
90002d80:	02c2a223          	sw	a2,36(t0)

90002d84 <inst_539>:

inst_539:
// rs1_val==1431655766 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0xa8f5, 0x55555556, 0xb505, x5, 40, x7)
90002d84:	55555537          	lui	a0,0x55555
90002d88:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002d8c:	0000b5b7          	lui	a1,0xb
90002d90:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90002d94:	02b57633          	remu	a2,a0,a1
90002d98:	02c2a423          	sw	a2,40(t0)

90002d9c <inst_540>:

inst_540:
// rs1_val==1431655766 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x55555556, 0x1, x5, 44, x7)
90002d9c:	55555537          	lui	a0,0x55555
90002da0:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002da4:	00100593          	li	a1,1
90002da8:	02b57633          	remu	a2,a0,a1
90002dac:	02c2a623          	sw	a2,44(t0)

90002db0 <inst_541>:

inst_541:
// rs1_val==1431655766 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x55555556;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x5556, 0x55555556, 0x10000, x5, 48, x7)
90002db0:	55555537          	lui	a0,0x55555
90002db4:	55650513          	addi	a0,a0,1366 # 55555556 <offset+0x5555524a>
90002db8:	000105b7          	lui	a1,0x10
90002dbc:	02b57633          	remu	a2,a0,a1
90002dc0:	02c2a823          	sw	a2,48(t0)

90002dc4 <inst_542>:

inst_542:
// rs1_val==2863311531 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaab, 0x3, x5, 52, x7)
90002dc4:	aaaab537          	lui	a0,0xaaaab
90002dc8:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002dcc:	00300593          	li	a1,3
90002dd0:	02b57633          	remu	a2,a0,a1
90002dd4:	02c2aa23          	sw	a2,52(t0)

90002dd8 <inst_543>:

inst_543:
// rs1_val==2863311531 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaab, 0x55555555, x5, 56, x7)
90002dd8:	aaaab537          	lui	a0,0xaaaab
90002ddc:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002de0:	555555b7          	lui	a1,0x55555
90002de4:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90002de8:	02b57633          	remu	a2,a0,a1
90002dec:	02c2ac23          	sw	a2,56(t0)

90002df0 <inst_544>:

inst_544:
// rs1_val==2863311531 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaab, 0xaaaaaaaa, x5, 60, x7)
90002df0:	aaaab537          	lui	a0,0xaaaab
90002df4:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002df8:	aaaab5b7          	lui	a1,0xaaaab
90002dfc:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90002e00:	02b57633          	remu	a2,a0,a1
90002e04:	02c2ae23          	sw	a2,60(t0)

90002e08 <inst_545>:

inst_545:
// rs1_val==2863311531 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaab, 0x5, x5, 64, x7)
90002e08:	aaaab537          	lui	a0,0xaaaab
90002e0c:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002e10:	00500593          	li	a1,5
90002e14:	02b57633          	remu	a2,a0,a1
90002e18:	04c2a023          	sw	a2,64(t0)

90002e1c <inst_546>:

inst_546:
// rs1_val==2863311531 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x11111112, 0xaaaaaaab, 0x33333333, x5, 68, x7)
90002e1c:	aaaab537          	lui	a0,0xaaaab
90002e20:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002e24:	333335b7          	lui	a1,0x33333
90002e28:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90002e2c:	02b57633          	remu	a2,a0,a1
90002e30:	04c2a223          	sw	a2,68(t0)

90002e34 <inst_547>:

inst_547:
// rs1_val==2863311531 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x44444445, 0xaaaaaaab, 0x66666666, x5, 72, x7)
90002e34:	aaaab537          	lui	a0,0xaaaab
90002e38:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002e3c:	666665b7          	lui	a1,0x66666
90002e40:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90002e44:	02b57633          	remu	a2,a0,a1
90002e48:	04c2a423          	sw	a2,72(t0)

90002e4c <inst_548>:

inst_548:
// rs1_val==2863311531 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x2437, 0xaaaaaaab, 0xb504, x5, 76, x7)
90002e4c:	aaaab537          	lui	a0,0xaaaab
90002e50:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002e54:	0000b5b7          	lui	a1,0xb
90002e58:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90002e5c:	02b57633          	remu	a2,a0,a1
90002e60:	04c2a623          	sw	a2,76(t0)

90002e64 <inst_549>:

inst_549:
// rs1_val==2863311531 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0xaaaaaaab, 0xaaaaaaab, 0x0, x5, 80, x7)
90002e64:	aaaab537          	lui	a0,0xaaaab
90002e68:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002e6c:	00000593          	li	a1,0
90002e70:	02b57633          	remu	a2,a0,a1
90002e74:	04c2a823          	sw	a2,80(t0)

90002e78 <inst_550>:

inst_550:
// rs1_val==2863311531 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x5556, 0xaaaaaaab, 0xffff, x5, 84, x7)
90002e78:	aaaab537          	lui	a0,0xaaaab
90002e7c:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002e80:	000105b7          	lui	a1,0x10
90002e84:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90002e88:	02b57633          	remu	a2,a0,a1
90002e8c:	04c2aa23          	sw	a2,84(t0)

90002e90 <inst_551>:

inst_551:
// rs1_val==2863311531 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xaaaaaaab, 0x2, x5, 88, x7)
90002e90:	aaaab537          	lui	a0,0xaaaab
90002e94:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002e98:	00200593          	li	a1,2
90002e9c:	02b57633          	remu	a2,a0,a1
90002ea0:	04c2ac23          	sw	a2,88(t0)

90002ea4 <inst_552>:

inst_552:
// rs1_val==2863311531 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0xaaaaaaab, 0x55555554, x5, 92, x7)
90002ea4:	aaaab537          	lui	a0,0xaaaab
90002ea8:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002eac:	555555b7          	lui	a1,0x55555
90002eb0:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90002eb4:	02b57633          	remu	a2,a0,a1
90002eb8:	04c2ae23          	sw	a2,92(t0)

90002ebc <inst_553>:

inst_553:
// rs1_val==2863311531 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xaaaaaaab, 0xaaaaaaa9, x5, 96, x7)
90002ebc:	aaaab537          	lui	a0,0xaaaab
90002ec0:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002ec4:	aaaab5b7          	lui	a1,0xaaaab
90002ec8:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90002ecc:	02b57633          	remu	a2,a0,a1
90002ed0:	06c2a023          	sw	a2,96(t0)

90002ed4 <inst_554>:

inst_554:
// rs1_val==2863311531 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0xaaaaaaab, 0x4, x5, 100, x7)
90002ed4:	aaaab537          	lui	a0,0xaaaab
90002ed8:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002edc:	00400593          	li	a1,4
90002ee0:	02b57633          	remu	a2,a0,a1
90002ee4:	06c2a223          	sw	a2,100(t0)

90002ee8 <inst_555>:

inst_555:
// rs1_val==2863311531 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x11111115, 0xaaaaaaab, 0x33333332, x5, 104, x7)
90002ee8:	aaaab537          	lui	a0,0xaaaab
90002eec:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002ef0:	333335b7          	lui	a1,0x33333
90002ef4:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90002ef8:	02b57633          	remu	a2,a0,a1
90002efc:	06c2a423          	sw	a2,104(t0)

90002f00 <inst_556>:

inst_556:
// rs1_val==2863311531 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x44444446, 0xaaaaaaab, 0x66666665, x5, 108, x7)
90002f00:	aaaab537          	lui	a0,0xaaaab
90002f04:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002f08:	666665b7          	lui	a1,0x66666
90002f0c:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90002f10:	02b57633          	remu	a2,a0,a1
90002f14:	06c2a623          	sw	a2,108(t0)

90002f18 <inst_557>:

inst_557:
// rs1_val==2863311531 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x6091, 0xaaaaaaab, 0xb503, x5, 112, x7)
90002f18:	aaaab537          	lui	a0,0xaaaab
90002f1c:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002f20:	0000b5b7          	lui	a1,0xb
90002f24:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90002f28:	02b57633          	remu	a2,a0,a1
90002f2c:	06c2a823          	sw	a2,112(t0)

90002f30 <inst_558>:

inst_558:
// rs1_val==2863311531 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0xaaaaaaab, 0xfffe, x5, 116, x7)
90002f30:	aaaab537          	lui	a0,0xaaaab
90002f34:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002f38:	000105b7          	lui	a1,0x10
90002f3c:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90002f40:	02b57633          	remu	a2,a0,a1
90002f44:	06c2aa23          	sw	a2,116(t0)

90002f48 <inst_559>:

inst_559:
// rs1_val==2863311531 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x55555555, 0xaaaaaaab, 0x55555556, x5, 120, x7)
90002f48:	aaaab537          	lui	a0,0xaaaab
90002f4c:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002f50:	555555b7          	lui	a1,0x55555
90002f54:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90002f58:	02b57633          	remu	a2,a0,a1
90002f5c:	06c2ac23          	sw	a2,120(t0)

90002f60 <inst_560>:

inst_560:
// rs1_val==2863311531 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaab, 0xaaaaaaab, x5, 124, x7)
90002f60:	aaaab537          	lui	a0,0xaaaab
90002f64:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002f68:	aaaab5b7          	lui	a1,0xaaaab
90002f6c:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002f70:	02b57633          	remu	a2,a0,a1
90002f74:	06c2ae23          	sw	a2,124(t0)

90002f78 <inst_561>:

inst_561:
// rs1_val==2863311531 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0xaaaaaaab, 0x6, x5, 128, x7)
90002f78:	aaaab537          	lui	a0,0xaaaab
90002f7c:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002f80:	00600593          	li	a1,6
90002f84:	02b57633          	remu	a2,a0,a1
90002f88:	08c2a023          	sw	a2,128(t0)

90002f8c <inst_562>:

inst_562:
// rs1_val==2863311531 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x1111110f, 0xaaaaaaab, 0x33333334, x5, 132, x7)
90002f8c:	aaaab537          	lui	a0,0xaaaab
90002f90:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002f94:	333335b7          	lui	a1,0x33333
90002f98:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90002f9c:	02b57633          	remu	a2,a0,a1
90002fa0:	08c2a223          	sw	a2,132(t0)

90002fa4 <inst_563>:

inst_563:
// rs1_val==2863311531 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x44444444, 0xaaaaaaab, 0x66666667, x5, 136, x7)
90002fa4:	aaaab537          	lui	a0,0xaaaab
90002fa8:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002fac:	666665b7          	lui	a1,0x66666
90002fb0:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90002fb4:	02b57633          	remu	a2,a0,a1
90002fb8:	08c2a423          	sw	a2,136(t0)

90002fbc <inst_564>:

inst_564:
// rs1_val==2863311531 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x9ce4, 0xaaaaaaab, 0xb505, x5, 140, x7)
90002fbc:	aaaab537          	lui	a0,0xaaaab
90002fc0:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002fc4:	0000b5b7          	lui	a1,0xb
90002fc8:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90002fcc:	02b57633          	remu	a2,a0,a1
90002fd0:	08c2a623          	sw	a2,140(t0)

90002fd4 <inst_565>:

inst_565:
// rs1_val==2863311531 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaab, 0x1, x5, 144, x7)
90002fd4:	aaaab537          	lui	a0,0xaaaab
90002fd8:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002fdc:	00100593          	li	a1,1
90002fe0:	02b57633          	remu	a2,a0,a1
90002fe4:	08c2a823          	sw	a2,144(t0)

90002fe8 <inst_566>:

inst_566:
// rs1_val==2863311531 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaab;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0xaaab, 0xaaaaaaab, 0x10000, x5, 148, x7)
90002fe8:	aaaab537          	lui	a0,0xaaaab
90002fec:	aab50513          	addi	a0,a0,-1365 # aaaaaaab <_end+0x1aaa4da7>
90002ff0:	000105b7          	lui	a1,0x10
90002ff4:	02b57633          	remu	a2,a0,a1
90002ff8:	08c2aa23          	sw	a2,148(t0)

90002ffc <inst_567>:

inst_567:
// rs1_val==6 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x6, 0x3, x5, 152, x7)
90002ffc:	00600513          	li	a0,6
90003000:	00300593          	li	a1,3
90003004:	02b57633          	remu	a2,a0,a1
90003008:	08c2ac23          	sw	a2,152(t0)

9000300c <inst_568>:

inst_568:
// rs1_val==6 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x55555555, x5, 156, x7)
9000300c:	00600513          	li	a0,6
90003010:	555555b7          	lui	a1,0x55555
90003014:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90003018:	02b57633          	remu	a2,a0,a1
9000301c:	08c2ae23          	sw	a2,156(t0)

90003020 <inst_569>:

inst_569:
// rs1_val==6 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0xaaaaaaaa, x5, 160, x7)
90003020:	00600513          	li	a0,6
90003024:	aaaab5b7          	lui	a1,0xaaaab
90003028:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
9000302c:	02b57633          	remu	a2,a0,a1
90003030:	0ac2a023          	sw	a2,160(t0)

90003034 <inst_570>:

inst_570:
// rs1_val==6 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x6, 0x5, x5, 164, x7)
90003034:	00600513          	li	a0,6
90003038:	00500593          	li	a1,5
9000303c:	02b57633          	remu	a2,a0,a1
90003040:	0ac2a223          	sw	a2,164(t0)

90003044 <inst_571>:

inst_571:
// rs1_val==6 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x33333333, x5, 168, x7)
90003044:	00600513          	li	a0,6
90003048:	333335b7          	lui	a1,0x33333
9000304c:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90003050:	02b57633          	remu	a2,a0,a1
90003054:	0ac2a423          	sw	a2,168(t0)

90003058 <inst_572>:

inst_572:
// rs1_val==6 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x66666666, x5, 172, x7)
90003058:	00600513          	li	a0,6
9000305c:	666665b7          	lui	a1,0x66666
90003060:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90003064:	02b57633          	remu	a2,a0,a1
90003068:	0ac2a623          	sw	a2,172(t0)

9000306c <inst_573>:

inst_573:
// rs1_val==6 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0xb504, x5, 176, x7)
9000306c:	00600513          	li	a0,6
90003070:	0000b5b7          	lui	a1,0xb
90003074:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90003078:	02b57633          	remu	a2,a0,a1
9000307c:	0ac2a823          	sw	a2,176(t0)

90003080 <inst_574>:

inst_574:
// rs1_val==6 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x0, x5, 180, x7)
90003080:	00600513          	li	a0,6
90003084:	00000593          	li	a1,0
90003088:	02b57633          	remu	a2,a0,a1
9000308c:	0ac2aa23          	sw	a2,180(t0)

90003090 <inst_575>:

inst_575:
// rs1_val==6 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0xffff, x5, 184, x7)
90003090:	00600513          	li	a0,6
90003094:	000105b7          	lui	a1,0x10
90003098:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
9000309c:	02b57633          	remu	a2,a0,a1
900030a0:	0ac2ac23          	sw	a2,184(t0)

900030a4 <inst_576>:

inst_576:
// rs1_val==6 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x6, 0x2, x5, 188, x7)
900030a4:	00600513          	li	a0,6
900030a8:	00200593          	li	a1,2
900030ac:	02b57633          	remu	a2,a0,a1
900030b0:	0ac2ae23          	sw	a2,188(t0)

900030b4 <inst_577>:

inst_577:
// rs1_val==6 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x55555554, x5, 192, x7)
900030b4:	00600513          	li	a0,6
900030b8:	555555b7          	lui	a1,0x55555
900030bc:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
900030c0:	02b57633          	remu	a2,a0,a1
900030c4:	0cc2a023          	sw	a2,192(t0)

900030c8 <inst_578>:

inst_578:
// rs1_val==6 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0xaaaaaaa9, x5, 196, x7)
900030c8:	00600513          	li	a0,6
900030cc:	aaaab5b7          	lui	a1,0xaaaab
900030d0:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900030d4:	02b57633          	remu	a2,a0,a1
900030d8:	0cc2a223          	sw	a2,196(t0)

900030dc <inst_579>:

inst_579:
// rs1_val==6 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x6, 0x4, x5, 200, x7)
900030dc:	00600513          	li	a0,6
900030e0:	00400593          	li	a1,4
900030e4:	02b57633          	remu	a2,a0,a1
900030e8:	0cc2a423          	sw	a2,200(t0)

900030ec <inst_580>:

inst_580:
// rs1_val==6 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x33333332, x5, 204, x7)
900030ec:	00600513          	li	a0,6
900030f0:	333335b7          	lui	a1,0x33333
900030f4:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
900030f8:	02b57633          	remu	a2,a0,a1
900030fc:	0cc2a623          	sw	a2,204(t0)

90003100 <inst_581>:

inst_581:
// rs1_val==6 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x66666665, x5, 208, x7)
90003100:	00600513          	li	a0,6
90003104:	666665b7          	lui	a1,0x66666
90003108:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
9000310c:	02b57633          	remu	a2,a0,a1
90003110:	0cc2a823          	sw	a2,208(t0)

90003114 <inst_582>:

inst_582:
// rs1_val==6 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0xb503, x5, 212, x7)
90003114:	00600513          	li	a0,6
90003118:	0000b5b7          	lui	a1,0xb
9000311c:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90003120:	02b57633          	remu	a2,a0,a1
90003124:	0cc2aa23          	sw	a2,212(t0)

90003128 <inst_583>:

inst_583:
// rs1_val==6 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0xfffe, x5, 216, x7)
90003128:	00600513          	li	a0,6
9000312c:	000105b7          	lui	a1,0x10
90003130:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90003134:	02b57633          	remu	a2,a0,a1
90003138:	0cc2ac23          	sw	a2,216(t0)

9000313c <inst_584>:

inst_584:
// rs1_val==6 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x55555556, x5, 220, x7)
9000313c:	00600513          	li	a0,6
90003140:	555555b7          	lui	a1,0x55555
90003144:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90003148:	02b57633          	remu	a2,a0,a1
9000314c:	0cc2ae23          	sw	a2,220(t0)

90003150 <inst_585>:

inst_585:
// rs1_val==6 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0xaaaaaaab, x5, 224, x7)
90003150:	00600513          	li	a0,6
90003154:	aaaab5b7          	lui	a1,0xaaaab
90003158:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
9000315c:	02b57633          	remu	a2,a0,a1
90003160:	0ec2a023          	sw	a2,224(t0)

90003164 <inst_586>:

inst_586:
// rs1_val==6 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x6, 0x6, x5, 228, x7)
90003164:	00600513          	li	a0,6
90003168:	00600593          	li	a1,6
9000316c:	02b57633          	remu	a2,a0,a1
90003170:	0ec2a223          	sw	a2,228(t0)

90003174 <inst_587>:

inst_587:
// rs1_val==6 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x33333334, x5, 232, x7)
90003174:	00600513          	li	a0,6
90003178:	333335b7          	lui	a1,0x33333
9000317c:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90003180:	02b57633          	remu	a2,a0,a1
90003184:	0ec2a423          	sw	a2,232(t0)

90003188 <inst_588>:

inst_588:
// rs1_val==6 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x66666667, x5, 236, x7)
90003188:	00600513          	li	a0,6
9000318c:	666665b7          	lui	a1,0x66666
90003190:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90003194:	02b57633          	remu	a2,a0,a1
90003198:	0ec2a623          	sw	a2,236(t0)

9000319c <inst_589>:

inst_589:
// rs1_val==6 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0xb505, x5, 240, x7)
9000319c:	00600513          	li	a0,6
900031a0:	0000b5b7          	lui	a1,0xb
900031a4:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
900031a8:	02b57633          	remu	a2,a0,a1
900031ac:	0ec2a823          	sw	a2,240(t0)

900031b0 <inst_590>:

inst_590:
// rs1_val==6 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x6, 0x1, x5, 244, x7)
900031b0:	00600513          	li	a0,6
900031b4:	00100593          	li	a1,1
900031b8:	02b57633          	remu	a2,a0,a1
900031bc:	0ec2aa23          	sw	a2,244(t0)

900031c0 <inst_591>:

inst_591:
// rs1_val==6 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x6;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x6, 0x6, 0x10000, x5, 248, x7)
900031c0:	00600513          	li	a0,6
900031c4:	000105b7          	lui	a1,0x10
900031c8:	02b57633          	remu	a2,a0,a1
900031cc:	0ec2ac23          	sw	a2,248(t0)

900031d0 <inst_592>:

inst_592:
// rs1_val==858993460 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x33333334, 0x3, x5, 252, x7)
900031d0:	33333537          	lui	a0,0x33333
900031d4:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900031d8:	00300593          	li	a1,3
900031dc:	02b57633          	remu	a2,a0,a1
900031e0:	0ec2ae23          	sw	a2,252(t0)

900031e4 <inst_593>:

inst_593:
// rs1_val==858993460 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0x55555555, x5, 256, x7)
900031e4:	33333537          	lui	a0,0x33333
900031e8:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900031ec:	555555b7          	lui	a1,0x55555
900031f0:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
900031f4:	02b57633          	remu	a2,a0,a1
900031f8:	10c2a023          	sw	a2,256(t0)

900031fc <inst_594>:

inst_594:
// rs1_val==858993460 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0xaaaaaaaa, x5, 260, x7)
900031fc:	33333537          	lui	a0,0x33333
90003200:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
90003204:	aaaab5b7          	lui	a1,0xaaaab
90003208:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
9000320c:	02b57633          	remu	a2,a0,a1
90003210:	10c2a223          	sw	a2,260(t0)

90003214 <inst_595>:

inst_595:
// rs1_val==858993460 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333334, 0x5, x5, 264, x7)
90003214:	33333537          	lui	a0,0x33333
90003218:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
9000321c:	00500593          	li	a1,5
90003220:	02b57633          	remu	a2,a0,a1
90003224:	10c2a423          	sw	a2,264(t0)

90003228 <inst_596>:

inst_596:
// rs1_val==858993460 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x33333334, 0x33333333, x5, 268, x7)
90003228:	33333537          	lui	a0,0x33333
9000322c:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
90003230:	333335b7          	lui	a1,0x33333
90003234:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90003238:	02b57633          	remu	a2,a0,a1
9000323c:	10c2a623          	sw	a2,268(t0)

90003240 <inst_597>:

inst_597:
// rs1_val==858993460 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0x66666666, x5, 272, x7)
90003240:	33333537          	lui	a0,0x33333
90003244:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
90003248:	666665b7          	lui	a1,0x66666
9000324c:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90003250:	02b57633          	remu	a2,a0,a1
90003254:	10c2a823          	sw	a2,272(t0)

90003258 <inst_598>:

inst_598:
// rs1_val==858993460 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x8994, 0x33333334, 0xb504, x5, 276, x7)
90003258:	33333537          	lui	a0,0x33333
9000325c:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
90003260:	0000b5b7          	lui	a1,0xb
90003264:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90003268:	02b57633          	remu	a2,a0,a1
9000326c:	10c2aa23          	sw	a2,276(t0)

90003270 <inst_599>:

inst_599:
// rs1_val==858993460 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0x0, x5, 280, x7)
90003270:	33333537          	lui	a0,0x33333
90003274:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
90003278:	00000593          	li	a1,0
9000327c:	02b57633          	remu	a2,a0,a1
90003280:	10c2ac23          	sw	a2,280(t0)

90003284 <inst_600>:

inst_600:
// rs1_val==858993460 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x6667, 0x33333334, 0xffff, x5, 284, x7)
90003284:	33333537          	lui	a0,0x33333
90003288:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
9000328c:	000105b7          	lui	a1,0x10
90003290:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90003294:	02b57633          	remu	a2,a0,a1
90003298:	10c2ae23          	sw	a2,284(t0)

9000329c <inst_601>:

inst_601:
// rs1_val==858993460 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333334, 0x2, x5, 288, x7)
9000329c:	33333537          	lui	a0,0x33333
900032a0:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900032a4:	00200593          	li	a1,2
900032a8:	02b57633          	remu	a2,a0,a1
900032ac:	12c2a023          	sw	a2,288(t0)

900032b0 <inst_602>:

inst_602:
// rs1_val==858993460 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0x55555554, x5, 292, x7)
900032b0:	33333537          	lui	a0,0x33333
900032b4:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900032b8:	555555b7          	lui	a1,0x55555
900032bc:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
900032c0:	02b57633          	remu	a2,a0,a1
900032c4:	12c2a223          	sw	a2,292(t0)

900032c8 <inst_603>:

inst_603:
// rs1_val==858993460 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0xaaaaaaa9, x5, 296, x7)
900032c8:	33333537          	lui	a0,0x33333
900032cc:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900032d0:	aaaab5b7          	lui	a1,0xaaaab
900032d4:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
900032d8:	02b57633          	remu	a2,a0,a1
900032dc:	12c2a423          	sw	a2,296(t0)

900032e0 <inst_604>:

inst_604:
// rs1_val==858993460 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333334, 0x4, x5, 300, x7)
900032e0:	33333537          	lui	a0,0x33333
900032e4:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900032e8:	00400593          	li	a1,4
900032ec:	02b57633          	remu	a2,a0,a1
900032f0:	12c2a623          	sw	a2,300(t0)

900032f4 <inst_605>:

inst_605:
// rs1_val==858993460 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x33333334, 0x33333332, x5, 304, x7)
900032f4:	33333537          	lui	a0,0x33333
900032f8:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900032fc:	333335b7          	lui	a1,0x33333
90003300:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90003304:	02b57633          	remu	a2,a0,a1
90003308:	12c2a823          	sw	a2,304(t0)

9000330c <inst_606>:

inst_606:
// rs1_val==858993460 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0x66666665, x5, 308, x7)
9000330c:	33333537          	lui	a0,0x33333
90003310:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
90003314:	666665b7          	lui	a1,0x66666
90003318:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
9000331c:	02b57633          	remu	a2,a0,a1
90003320:	12c2aa23          	sw	a2,308(t0)

90003324 <inst_607>:

inst_607:
// rs1_val==858993460 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x1cf9, 0x33333334, 0xb503, x5, 312, x7)
90003324:	33333537          	lui	a0,0x33333
90003328:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
9000332c:	0000b5b7          	lui	a1,0xb
90003330:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90003334:	02b57633          	remu	a2,a0,a1
90003338:	12c2ac23          	sw	a2,312(t0)

9000333c <inst_608>:

inst_608:
// rs1_val==858993460 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x999a, 0x33333334, 0xfffe, x5, 316, x7)
9000333c:	33333537          	lui	a0,0x33333
90003340:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
90003344:	000105b7          	lui	a1,0x10
90003348:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
9000334c:	02b57633          	remu	a2,a0,a1
90003350:	12c2ae23          	sw	a2,316(t0)

90003354 <inst_609>:

inst_609:
// rs1_val==858993460 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0x55555556, x5, 320, x7)
90003354:	33333537          	lui	a0,0x33333
90003358:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
9000335c:	555555b7          	lui	a1,0x55555
90003360:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90003364:	02b57633          	remu	a2,a0,a1
90003368:	14c2a023          	sw	a2,320(t0)

9000336c <inst_610>:

inst_610:
// rs1_val==858993460 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0xaaaaaaab, x5, 324, x7)
9000336c:	33333537          	lui	a0,0x33333
90003370:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
90003374:	aaaab5b7          	lui	a1,0xaaaab
90003378:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
9000337c:	02b57633          	remu	a2,a0,a1
90003380:	14c2a223          	sw	a2,324(t0)

90003384 <inst_611>:

inst_611:
// rs1_val==858993460 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x33333334, 0x6, x5, 328, x7)
90003384:	33333537          	lui	a0,0x33333
90003388:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
9000338c:	00600593          	li	a1,6
90003390:	02b57633          	remu	a2,a0,a1
90003394:	14c2a423          	sw	a2,328(t0)

90003398 <inst_612>:

inst_612:
// rs1_val==858993460 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333334, 0x33333334, x5, 332, x7)
90003398:	33333537          	lui	a0,0x33333
9000339c:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900033a0:	333335b7          	lui	a1,0x33333
900033a4:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
900033a8:	02b57633          	remu	a2,a0,a1
900033ac:	14c2a623          	sw	a2,332(t0)

900033b0 <inst_613>:

inst_613:
// rs1_val==858993460 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x33333334, 0x33333334, 0x66666667, x5, 336, x7)
900033b0:	33333537          	lui	a0,0x33333
900033b4:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900033b8:	666665b7          	lui	a1,0x66666
900033bc:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
900033c0:	02b57633          	remu	a2,a0,a1
900033c4:	14c2a823          	sw	a2,336(t0)

900033c8 <inst_614>:

inst_614:
// rs1_val==858993460 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x412c, 0x33333334, 0xb505, x5, 340, x7)
900033c8:	33333537          	lui	a0,0x33333
900033cc:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900033d0:	0000b5b7          	lui	a1,0xb
900033d4:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
900033d8:	02b57633          	remu	a2,a0,a1
900033dc:	14c2aa23          	sw	a2,340(t0)

900033e0 <inst_615>:

inst_615:
// rs1_val==858993460 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x33333334, 0x1, x5, 344, x7)
900033e0:	33333537          	lui	a0,0x33333
900033e4:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900033e8:	00100593          	li	a1,1
900033ec:	02b57633          	remu	a2,a0,a1
900033f0:	14c2ac23          	sw	a2,344(t0)

900033f4 <inst_616>:

inst_616:
// rs1_val==858993460 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x33333334;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x3334, 0x33333334, 0x10000, x5, 348, x7)
900033f4:	33333537          	lui	a0,0x33333
900033f8:	33450513          	addi	a0,a0,820 # 33333334 <offset+0x33333028>
900033fc:	000105b7          	lui	a1,0x10
90003400:	02b57633          	remu	a2,a0,a1
90003404:	14c2ae23          	sw	a2,348(t0)

90003408 <inst_617>:

inst_617:
// rs1_val==1717986919 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x66666667, 0x3, x5, 352, x7)
90003408:	66666537          	lui	a0,0x66666
9000340c:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003410:	00300593          	li	a1,3
90003414:	02b57633          	remu	a2,a0,a1
90003418:	16c2a023          	sw	a2,352(t0)

9000341c <inst_618>:

inst_618:
// rs1_val==1717986919 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x11111112, 0x66666667, 0x55555555, x5, 356, x7)
9000341c:	66666537          	lui	a0,0x66666
90003420:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003424:	555555b7          	lui	a1,0x55555
90003428:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
9000342c:	02b57633          	remu	a2,a0,a1
90003430:	16c2a223          	sw	a2,356(t0)

90003434 <inst_619>:

inst_619:
// rs1_val==1717986919 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x66666667, 0x66666667, 0xaaaaaaaa, x5, 360, x7)
90003434:	66666537          	lui	a0,0x66666
90003438:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
9000343c:	aaaab5b7          	lui	a1,0xaaaab
90003440:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90003444:	02b57633          	remu	a2,a0,a1
90003448:	16c2a423          	sw	a2,360(t0)

9000344c <inst_620>:

inst_620:
// rs1_val==1717986919 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x66666667, 0x5, x5, 364, x7)
9000344c:	66666537          	lui	a0,0x66666
90003450:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003454:	00500593          	li	a1,5
90003458:	02b57633          	remu	a2,a0,a1
9000345c:	16c2a623          	sw	a2,364(t0)

90003460 <inst_621>:

inst_621:
// rs1_val==1717986919 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x66666667, 0x33333333, x5, 368, x7)
90003460:	66666537          	lui	a0,0x66666
90003464:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003468:	333335b7          	lui	a1,0x33333
9000346c:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90003470:	02b57633          	remu	a2,a0,a1
90003474:	16c2a823          	sw	a2,368(t0)

90003478 <inst_622>:

inst_622:
// rs1_val==1717986919 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x66666667, 0x66666666, x5, 372, x7)
90003478:	66666537          	lui	a0,0x66666
9000347c:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003480:	666665b7          	lui	a1,0x66666
90003484:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90003488:	02b57633          	remu	a2,a0,a1
9000348c:	16c2aa23          	sw	a2,372(t0)

90003490 <inst_623>:

inst_623:
// rs1_val==1717986919 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x5e23, 0x66666667, 0xb504, x5, 376, x7)
90003490:	66666537          	lui	a0,0x66666
90003494:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003498:	0000b5b7          	lui	a1,0xb
9000349c:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
900034a0:	02b57633          	remu	a2,a0,a1
900034a4:	16c2ac23          	sw	a2,376(t0)

900034a8 <inst_624>:

inst_624:
// rs1_val==1717986919 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x66666667, 0x66666667, 0x0, x5, 380, x7)
900034a8:	66666537          	lui	a0,0x66666
900034ac:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
900034b0:	00000593          	li	a1,0
900034b4:	02b57633          	remu	a2,a0,a1
900034b8:	16c2ae23          	sw	a2,380(t0)

900034bc <inst_625>:

inst_625:
// rs1_val==1717986919 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xcccd, 0x66666667, 0xffff, x5, 384, x7)
900034bc:	66666537          	lui	a0,0x66666
900034c0:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
900034c4:	000105b7          	lui	a1,0x10
900034c8:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
900034cc:	02b57633          	remu	a2,a0,a1
900034d0:	18c2a023          	sw	a2,384(t0)

900034d4 <inst_626>:

inst_626:
// rs1_val==1717986919 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x66666667, 0x2, x5, 388, x7)
900034d4:	66666537          	lui	a0,0x66666
900034d8:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
900034dc:	00200593          	li	a1,2
900034e0:	02b57633          	remu	a2,a0,a1
900034e4:	18c2a223          	sw	a2,388(t0)

900034e8 <inst_627>:

inst_627:
// rs1_val==1717986919 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x11111113, 0x66666667, 0x55555554, x5, 392, x7)
900034e8:	66666537          	lui	a0,0x66666
900034ec:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
900034f0:	555555b7          	lui	a1,0x55555
900034f4:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
900034f8:	02b57633          	remu	a2,a0,a1
900034fc:	18c2a423          	sw	a2,392(t0)

90003500 <inst_628>:

inst_628:
// rs1_val==1717986919 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x66666667, 0x66666667, 0xaaaaaaa9, x5, 396, x7)
90003500:	66666537          	lui	a0,0x66666
90003504:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003508:	aaaab5b7          	lui	a1,0xaaaab
9000350c:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90003510:	02b57633          	remu	a2,a0,a1
90003514:	18c2a623          	sw	a2,396(t0)

90003518 <inst_629>:

inst_629:
// rs1_val==1717986919 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x66666667, 0x4, x5, 400, x7)
90003518:	66666537          	lui	a0,0x66666
9000351c:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003520:	00400593          	li	a1,4
90003524:	02b57633          	remu	a2,a0,a1
90003528:	18c2a823          	sw	a2,400(t0)

9000352c <inst_630>:

inst_630:
// rs1_val==1717986919 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0x66666667, 0x33333332, x5, 404, x7)
9000352c:	66666537          	lui	a0,0x66666
90003530:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003534:	333335b7          	lui	a1,0x33333
90003538:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
9000353c:	02b57633          	remu	a2,a0,a1
90003540:	18c2aa23          	sw	a2,404(t0)

90003544 <inst_631>:

inst_631:
// rs1_val==1717986919 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x66666667, 0x66666665, x5, 408, x7)
90003544:	66666537          	lui	a0,0x66666
90003548:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
9000354c:	666665b7          	lui	a1,0x66666
90003550:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90003554:	02b57633          	remu	a2,a0,a1
90003558:	18c2ac23          	sw	a2,408(t0)

9000355c <inst_632>:

inst_632:
// rs1_val==1717986919 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x39f1, 0x66666667, 0xb503, x5, 412, x7)
9000355c:	66666537          	lui	a0,0x66666
90003560:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003564:	0000b5b7          	lui	a1,0xb
90003568:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
9000356c:	02b57633          	remu	a2,a0,a1
90003570:	18c2ae23          	sw	a2,412(t0)

90003574 <inst_633>:

inst_633:
// rs1_val==1717986919 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x3335, 0x66666667, 0xfffe, x5, 416, x7)
90003574:	66666537          	lui	a0,0x66666
90003578:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
9000357c:	000105b7          	lui	a1,0x10
90003580:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90003584:	02b57633          	remu	a2,a0,a1
90003588:	1ac2a023          	sw	a2,416(t0)

9000358c <inst_634>:

inst_634:
// rs1_val==1717986919 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x11111111, 0x66666667, 0x55555556, x5, 420, x7)
9000358c:	66666537          	lui	a0,0x66666
90003590:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003594:	555555b7          	lui	a1,0x55555
90003598:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
9000359c:	02b57633          	remu	a2,a0,a1
900035a0:	1ac2a223          	sw	a2,420(t0)

900035a4 <inst_635>:

inst_635:
// rs1_val==1717986919 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x66666667, 0x66666667, 0xaaaaaaab, x5, 424, x7)
900035a4:	66666537          	lui	a0,0x66666
900035a8:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
900035ac:	aaaab5b7          	lui	a1,0xaaaab
900035b0:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
900035b4:	02b57633          	remu	a2,a0,a1
900035b8:	1ac2a423          	sw	a2,424(t0)

900035bc <inst_636>:

inst_636:
// rs1_val==1717986919 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x66666667, 0x6, x5, 428, x7)
900035bc:	66666537          	lui	a0,0x66666
900035c0:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
900035c4:	00600593          	li	a1,6
900035c8:	02b57633          	remu	a2,a0,a1
900035cc:	1ac2a623          	sw	a2,428(t0)

900035d0 <inst_637>:

inst_637:
// rs1_val==1717986919 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x33333333, 0x66666667, 0x33333334, x5, 432, x7)
900035d0:	66666537          	lui	a0,0x66666
900035d4:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
900035d8:	333335b7          	lui	a1,0x33333
900035dc:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
900035e0:	02b57633          	remu	a2,a0,a1
900035e4:	1ac2a823          	sw	a2,432(t0)

900035e8 <inst_638>:

inst_638:
// rs1_val==1717986919 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666667, 0x66666667, x5, 436, x7)
900035e8:	66666537          	lui	a0,0x66666
900035ec:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
900035f0:	666665b7          	lui	a1,0x66666
900035f4:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
900035f8:	02b57633          	remu	a2,a0,a1
900035fc:	1ac2aa23          	sw	a2,436(t0)

90003600 <inst_639>:

inst_639:
// rs1_val==1717986919 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x8257, 0x66666667, 0xb505, x5, 440, x7)
90003600:	66666537          	lui	a0,0x66666
90003604:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003608:	0000b5b7          	lui	a1,0xb
9000360c:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90003610:	02b57633          	remu	a2,a0,a1
90003614:	1ac2ac23          	sw	a2,440(t0)

90003618 <inst_640>:

inst_640:
// rs1_val==1717986919 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x66666667, 0x1, x5, 444, x7)
90003618:	66666537          	lui	a0,0x66666
9000361c:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003620:	00100593          	li	a1,1
90003624:	02b57633          	remu	a2,a0,a1
90003628:	1ac2ae23          	sw	a2,444(t0)

9000362c <inst_641>:

inst_641:
// rs1_val==1717986919 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666667;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x6667, 0x66666667, 0x10000, x5, 448, x7)
9000362c:	66666537          	lui	a0,0x66666
90003630:	66750513          	addi	a0,a0,1639 # 66666667 <offset+0x6666635b>
90003634:	000105b7          	lui	a1,0x10
90003638:	02b57633          	remu	a2,a0,a1
9000363c:	1cc2a023          	sw	a2,448(t0)

90003640 <inst_642>:

inst_642:
// rs1_val==46341 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb505, 0x3, x5, 452, x7)
90003640:	0000b537          	lui	a0,0xb
90003644:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003648:	00300593          	li	a1,3
9000364c:	02b57633          	remu	a2,a0,a1
90003650:	1cc2a223          	sw	a2,452(t0)

90003654 <inst_643>:

inst_643:
// rs1_val==46341 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x55555555, x5, 456, x7)
90003654:	0000b537          	lui	a0,0xb
90003658:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
9000365c:	555555b7          	lui	a1,0x55555
90003660:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90003664:	02b57633          	remu	a2,a0,a1
90003668:	1cc2a423          	sw	a2,456(t0)

9000366c <inst_644>:

inst_644:
// rs1_val==46341 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0xaaaaaaaa, x5, 460, x7)
9000366c:	0000b537          	lui	a0,0xb
90003670:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003674:	aaaab5b7          	lui	a1,0xaaaab
90003678:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
9000367c:	02b57633          	remu	a2,a0,a1
90003680:	1cc2a623          	sw	a2,460(t0)

90003684 <inst_645>:

inst_645:
// rs1_val==46341 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xb505, 0x5, x5, 464, x7)
90003684:	0000b537          	lui	a0,0xb
90003688:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
9000368c:	00500593          	li	a1,5
90003690:	02b57633          	remu	a2,a0,a1
90003694:	1cc2a823          	sw	a2,464(t0)

90003698 <inst_646>:

inst_646:
// rs1_val==46341 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x33333333, x5, 468, x7)
90003698:	0000b537          	lui	a0,0xb
9000369c:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900036a0:	333335b7          	lui	a1,0x33333
900036a4:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
900036a8:	02b57633          	remu	a2,a0,a1
900036ac:	1cc2aa23          	sw	a2,468(t0)

900036b0 <inst_647>:

inst_647:
// rs1_val==46341 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x66666666, x5, 472, x7)
900036b0:	0000b537          	lui	a0,0xb
900036b4:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900036b8:	666665b7          	lui	a1,0x66666
900036bc:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
900036c0:	02b57633          	remu	a2,a0,a1
900036c4:	1cc2ac23          	sw	a2,472(t0)

900036c8 <inst_648>:

inst_648:
// rs1_val==46341 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xb505, 0xb504, x5, 476, x7)
900036c8:	0000b537          	lui	a0,0xb
900036cc:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900036d0:	0000b5b7          	lui	a1,0xb
900036d4:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
900036d8:	02b57633          	remu	a2,a0,a1
900036dc:	1cc2ae23          	sw	a2,476(t0)

900036e0 <inst_649>:

inst_649:
// rs1_val==46341 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x0, x5, 480, x7)
900036e0:	0000b537          	lui	a0,0xb
900036e4:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900036e8:	00000593          	li	a1,0
900036ec:	02b57633          	remu	a2,a0,a1
900036f0:	1ec2a023          	sw	a2,480(t0)

900036f4 <inst_650>:

inst_650:
// rs1_val==46341 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0xffff, x5, 484, x7)
900036f4:	0000b537          	lui	a0,0xb
900036f8:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900036fc:	000105b7          	lui	a1,0x10
90003700:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90003704:	02b57633          	remu	a2,a0,a1
90003708:	1ec2a223          	sw	a2,484(t0)

9000370c <inst_651>:

inst_651:
// rs1_val==46341 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xb505, 0x2, x5, 488, x7)
9000370c:	0000b537          	lui	a0,0xb
90003710:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003714:	00200593          	li	a1,2
90003718:	02b57633          	remu	a2,a0,a1
9000371c:	1ec2a423          	sw	a2,488(t0)

90003720 <inst_652>:

inst_652:
// rs1_val==46341 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x55555554, x5, 492, x7)
90003720:	0000b537          	lui	a0,0xb
90003724:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003728:	555555b7          	lui	a1,0x55555
9000372c:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90003730:	02b57633          	remu	a2,a0,a1
90003734:	1ec2a623          	sw	a2,492(t0)

90003738 <inst_653>:

inst_653:
// rs1_val==46341 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0xaaaaaaa9, x5, 496, x7)
90003738:	0000b537          	lui	a0,0xb
9000373c:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003740:	aaaab5b7          	lui	a1,0xaaaab
90003744:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90003748:	02b57633          	remu	a2,a0,a1
9000374c:	1ec2a823          	sw	a2,496(t0)

90003750 <inst_654>:

inst_654:
// rs1_val==46341 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0xb505, 0x4, x5, 500, x7)
90003750:	0000b537          	lui	a0,0xb
90003754:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003758:	00400593          	li	a1,4
9000375c:	02b57633          	remu	a2,a0,a1
90003760:	1ec2aa23          	sw	a2,500(t0)

90003764 <inst_655>:

inst_655:
// rs1_val==46341 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x33333332, x5, 504, x7)
90003764:	0000b537          	lui	a0,0xb
90003768:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
9000376c:	333335b7          	lui	a1,0x33333
90003770:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90003774:	02b57633          	remu	a2,a0,a1
90003778:	1ec2ac23          	sw	a2,504(t0)

9000377c <inst_656>:

inst_656:
// rs1_val==46341 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x66666665, x5, 508, x7)
9000377c:	0000b537          	lui	a0,0xb
90003780:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003784:	666665b7          	lui	a1,0x66666
90003788:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
9000378c:	02b57633          	remu	a2,a0,a1
90003790:	1ec2ae23          	sw	a2,508(t0)

90003794 <inst_657>:

inst_657:
// rs1_val==46341 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0xb505, 0xb503, x5, 512, x7)
90003794:	0000b537          	lui	a0,0xb
90003798:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
9000379c:	0000b5b7          	lui	a1,0xb
900037a0:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
900037a4:	02b57633          	remu	a2,a0,a1
900037a8:	20c2a023          	sw	a2,512(t0)

900037ac <inst_658>:

inst_658:
// rs1_val==46341 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0xfffe, x5, 516, x7)
900037ac:	0000b537          	lui	a0,0xb
900037b0:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900037b4:	000105b7          	lui	a1,0x10
900037b8:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
900037bc:	02b57633          	remu	a2,a0,a1
900037c0:	20c2a223          	sw	a2,516(t0)

900037c4 <inst_659>:

inst_659:
// rs1_val==46341 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x55555556, x5, 520, x7)
900037c4:	0000b537          	lui	a0,0xb
900037c8:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900037cc:	555555b7          	lui	a1,0x55555
900037d0:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
900037d4:	02b57633          	remu	a2,a0,a1
900037d8:	20c2a423          	sw	a2,520(t0)

900037dc <inst_660>:

inst_660:
// rs1_val==46341 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0xaaaaaaab, x5, 524, x7)
900037dc:	0000b537          	lui	a0,0xb
900037e0:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900037e4:	aaaab5b7          	lui	a1,0xaaaab
900037e8:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
900037ec:	02b57633          	remu	a2,a0,a1
900037f0:	20c2a623          	sw	a2,524(t0)

900037f4 <inst_661>:

inst_661:
// rs1_val==46341 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x3, 0xb505, 0x6, x5, 528, x7)
900037f4:	0000b537          	lui	a0,0xb
900037f8:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
900037fc:	00600593          	li	a1,6
90003800:	02b57633          	remu	a2,a0,a1
90003804:	20c2a823          	sw	a2,528(t0)

90003808 <inst_662>:

inst_662:
// rs1_val==46341 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x33333334, x5, 532, x7)
90003808:	0000b537          	lui	a0,0xb
9000380c:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003810:	333335b7          	lui	a1,0x33333
90003814:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90003818:	02b57633          	remu	a2,a0,a1
9000381c:	20c2aa23          	sw	a2,532(t0)

90003820 <inst_663>:

inst_663:
// rs1_val==46341 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x66666667, x5, 536, x7)
90003820:	0000b537          	lui	a0,0xb
90003824:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003828:	666665b7          	lui	a1,0x66666
9000382c:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90003830:	02b57633          	remu	a2,a0,a1
90003834:	20c2ac23          	sw	a2,536(t0)

90003838 <inst_664>:

inst_664:
// rs1_val==46341 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb505, 0xb505, x5, 540, x7)
90003838:	0000b537          	lui	a0,0xb
9000383c:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003840:	0000b5b7          	lui	a1,0xb
90003844:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90003848:	02b57633          	remu	a2,a0,a1
9000384c:	20c2ae23          	sw	a2,540(t0)

90003850 <inst_665>:

inst_665:
// rs1_val==46341 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xb505, 0x1, x5, 544, x7)
90003850:	0000b537          	lui	a0,0xb
90003854:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
90003858:	00100593          	li	a1,1
9000385c:	02b57633          	remu	a2,a0,a1
90003860:	22c2a023          	sw	a2,544(t0)

90003864 <inst_666>:

inst_666:
// rs1_val==46341 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xb505;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0xb505, 0xb505, 0x10000, x5, 548, x7)
90003864:	0000b537          	lui	a0,0xb
90003868:	50550513          	addi	a0,a0,1285 # b505 <offset+0xb1f9>
9000386c:	000105b7          	lui	a1,0x10
90003870:	02b57633          	remu	a2,a0,a1
90003874:	22c2a223          	sw	a2,548(t0)

90003878 <inst_667>:

inst_667:
// rs1_val==1 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x3, x5, 552, x7)
90003878:	00100513          	li	a0,1
9000387c:	00300593          	li	a1,3
90003880:	02b57633          	remu	a2,a0,a1
90003884:	22c2a423          	sw	a2,552(t0)

90003888 <inst_668>:

inst_668:
// rs1_val==1 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x55555555, x5, 556, x7)
90003888:	00100513          	li	a0,1
9000388c:	555555b7          	lui	a1,0x55555
90003890:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90003894:	02b57633          	remu	a2,a0,a1
90003898:	22c2a623          	sw	a2,556(t0)

9000389c <inst_669>:

inst_669:
// rs1_val==1 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0xaaaaaaaa, x5, 560, x7)
9000389c:	00100513          	li	a0,1
900038a0:	aaaab5b7          	lui	a1,0xaaaab
900038a4:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
900038a8:	02b57633          	remu	a2,a0,a1
900038ac:	22c2a823          	sw	a2,560(t0)

900038b0 <inst_670>:

inst_670:
// rs1_val==1 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x5, x5, 564, x7)
900038b0:	00100513          	li	a0,1
900038b4:	00500593          	li	a1,5
900038b8:	02b57633          	remu	a2,a0,a1
900038bc:	22c2aa23          	sw	a2,564(t0)

900038c0 <inst_671>:

inst_671:
// rs1_val==1 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x33333333, x5, 568, x7)
900038c0:	00100513          	li	a0,1
900038c4:	333335b7          	lui	a1,0x33333
900038c8:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
900038cc:	02b57633          	remu	a2,a0,a1
900038d0:	22c2ac23          	sw	a2,568(t0)

900038d4 <inst_672>:

inst_672:
// rs1_val==1 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x66666666, x5, 572, x7)
900038d4:	00100513          	li	a0,1
900038d8:	666665b7          	lui	a1,0x66666
900038dc:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
900038e0:	02b57633          	remu	a2,a0,a1
900038e4:	22c2ae23          	sw	a2,572(t0)

900038e8 <inst_673>:

inst_673:
// rs1_val==1 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0xb504, x5, 576, x7)
900038e8:	00100513          	li	a0,1
900038ec:	0000b5b7          	lui	a1,0xb
900038f0:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
900038f4:	02b57633          	remu	a2,a0,a1
900038f8:	24c2a023          	sw	a2,576(t0)

900038fc <inst_674>:

inst_674:
// rs1_val==1 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x0, x5, 580, x7)
900038fc:	00100513          	li	a0,1
90003900:	00000593          	li	a1,0
90003904:	02b57633          	remu	a2,a0,a1
90003908:	24c2a223          	sw	a2,580(t0)

9000390c <inst_675>:

inst_675:
// rs1_val==1 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0xffff, x5, 584, x7)
9000390c:	00100513          	li	a0,1
90003910:	000105b7          	lui	a1,0x10
90003914:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90003918:	02b57633          	remu	a2,a0,a1
9000391c:	24c2a423          	sw	a2,584(t0)

90003920 <inst_676>:

inst_676:
// rs1_val==1 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x2, x5, 588, x7)
90003920:	00100513          	li	a0,1
90003924:	00200593          	li	a1,2
90003928:	02b57633          	remu	a2,a0,a1
9000392c:	24c2a623          	sw	a2,588(t0)

90003930 <inst_677>:

inst_677:
// rs1_val==1 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x55555554, x5, 592, x7)
90003930:	00100513          	li	a0,1
90003934:	555555b7          	lui	a1,0x55555
90003938:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
9000393c:	02b57633          	remu	a2,a0,a1
90003940:	24c2a823          	sw	a2,592(t0)

90003944 <inst_678>:

inst_678:
// rs1_val==1 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0xaaaaaaa9, x5, 596, x7)
90003944:	00100513          	li	a0,1
90003948:	aaaab5b7          	lui	a1,0xaaaab
9000394c:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90003950:	02b57633          	remu	a2,a0,a1
90003954:	24c2aa23          	sw	a2,596(t0)

90003958 <inst_679>:

inst_679:
// rs1_val==1 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x4, x5, 600, x7)
90003958:	00100513          	li	a0,1
9000395c:	00400593          	li	a1,4
90003960:	02b57633          	remu	a2,a0,a1
90003964:	24c2ac23          	sw	a2,600(t0)

90003968 <inst_680>:

inst_680:
// rs1_val==1 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x33333332, x5, 604, x7)
90003968:	00100513          	li	a0,1
9000396c:	333335b7          	lui	a1,0x33333
90003970:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90003974:	02b57633          	remu	a2,a0,a1
90003978:	24c2ae23          	sw	a2,604(t0)

9000397c <inst_681>:

inst_681:
// rs1_val==1 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x66666665, x5, 608, x7)
9000397c:	00100513          	li	a0,1
90003980:	666665b7          	lui	a1,0x66666
90003984:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90003988:	02b57633          	remu	a2,a0,a1
9000398c:	26c2a023          	sw	a2,608(t0)

90003990 <inst_682>:

inst_682:
// rs1_val==1 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0xb503, x5, 612, x7)
90003990:	00100513          	li	a0,1
90003994:	0000b5b7          	lui	a1,0xb
90003998:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
9000399c:	02b57633          	remu	a2,a0,a1
900039a0:	26c2a223          	sw	a2,612(t0)

900039a4 <inst_683>:

inst_683:
// rs1_val==1 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0xfffe, x5, 616, x7)
900039a4:	00100513          	li	a0,1
900039a8:	000105b7          	lui	a1,0x10
900039ac:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
900039b0:	02b57633          	remu	a2,a0,a1
900039b4:	26c2a423          	sw	a2,616(t0)

900039b8 <inst_684>:

inst_684:
// rs1_val==1 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x55555556, x5, 620, x7)
900039b8:	00100513          	li	a0,1
900039bc:	555555b7          	lui	a1,0x55555
900039c0:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
900039c4:	02b57633          	remu	a2,a0,a1
900039c8:	26c2a623          	sw	a2,620(t0)

900039cc <inst_685>:

inst_685:
// rs1_val==1 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0xaaaaaaab, x5, 624, x7)
900039cc:	00100513          	li	a0,1
900039d0:	aaaab5b7          	lui	a1,0xaaaab
900039d4:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
900039d8:	02b57633          	remu	a2,a0,a1
900039dc:	26c2a823          	sw	a2,624(t0)

900039e0 <inst_686>:

inst_686:
// rs1_val==1 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x6, x5, 628, x7)
900039e0:	00100513          	li	a0,1
900039e4:	00600593          	li	a1,6
900039e8:	02b57633          	remu	a2,a0,a1
900039ec:	26c2aa23          	sw	a2,628(t0)

900039f0 <inst_687>:

inst_687:
// rs1_val==1 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x33333334, x5, 632, x7)
900039f0:	00100513          	li	a0,1
900039f4:	333335b7          	lui	a1,0x33333
900039f8:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
900039fc:	02b57633          	remu	a2,a0,a1
90003a00:	26c2ac23          	sw	a2,632(t0)

90003a04 <inst_688>:

inst_688:
// rs1_val==1 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x66666667, x5, 636, x7)
90003a04:	00100513          	li	a0,1
90003a08:	666665b7          	lui	a1,0x66666
90003a0c:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90003a10:	02b57633          	remu	a2,a0,a1
90003a14:	26c2ae23          	sw	a2,636(t0)

90003a18 <inst_689>:

inst_689:
// rs1_val==1 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0xb505, x5, 640, x7)
90003a18:	00100513          	li	a0,1
90003a1c:	0000b5b7          	lui	a1,0xb
90003a20:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90003a24:	02b57633          	remu	a2,a0,a1
90003a28:	28c2a023          	sw	a2,640(t0)

90003a2c <inst_690>:

inst_690:
// rs1_val==1 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x1, 0x1, x5, 644, x7)
90003a2c:	00100513          	li	a0,1
90003a30:	00100593          	li	a1,1
90003a34:	02b57633          	remu	a2,a0,a1
90003a38:	28c2a223          	sw	a2,644(t0)

90003a3c <inst_691>:

inst_691:
// rs1_val==1 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0x10000, x5, 648, x7)
90003a3c:	00100513          	li	a0,1
90003a40:	000105b7          	lui	a1,0x10
90003a44:	02b57633          	remu	a2,a0,a1
90003a48:	28c2a423          	sw	a2,648(t0)

90003a4c <inst_692>:

inst_692:
// rs1_val==65536 and rs2_val==3, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x3
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x10000, 0x3, x5, 652, x7)
90003a4c:	00010537          	lui	a0,0x10
90003a50:	00300593          	li	a1,3
90003a54:	02b57633          	remu	a2,a0,a1
90003a58:	28c2a623          	sw	a2,652(t0)

90003a5c <inst_693>:

inst_693:
// rs1_val==65536 and rs2_val==1431655765, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x55555555
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x55555555, x5, 656, x7)
90003a5c:	00010537          	lui	a0,0x10
90003a60:	555555b7          	lui	a1,0x55555
90003a64:	55558593          	addi	a1,a1,1365 # 55555555 <offset+0x55555249>
90003a68:	02b57633          	remu	a2,a0,a1
90003a6c:	28c2a823          	sw	a2,656(t0)

90003a70 <inst_694>:

inst_694:
// rs1_val==65536 and rs2_val==2863311530, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0xaaaaaaaa
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0xaaaaaaaa, x5, 660, x7)
90003a70:	00010537          	lui	a0,0x10
90003a74:	aaaab5b7          	lui	a1,0xaaaab
90003a78:	aaa58593          	addi	a1,a1,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90003a7c:	02b57633          	remu	a2,a0,a1
90003a80:	28c2aa23          	sw	a2,660(t0)

90003a84 <inst_695>:

inst_695:
// rs1_val==65536 and rs2_val==5, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x5
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x10000, 0x5, x5, 664, x7)
90003a84:	00010537          	lui	a0,0x10
90003a88:	00500593          	li	a1,5
90003a8c:	02b57633          	remu	a2,a0,a1
90003a90:	28c2ac23          	sw	a2,664(t0)

90003a94 <inst_696>:

inst_696:
// rs1_val==65536 and rs2_val==858993459, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x33333333
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x33333333, x5, 668, x7)
90003a94:	00010537          	lui	a0,0x10
90003a98:	333335b7          	lui	a1,0x33333
90003a9c:	33358593          	addi	a1,a1,819 # 33333333 <offset+0x33333027>
90003aa0:	02b57633          	remu	a2,a0,a1
90003aa4:	28c2ae23          	sw	a2,668(t0)

90003aa8 <inst_697>:

inst_697:
// rs1_val==65536 and rs2_val==1717986918, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x66666666
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x66666666, x5, 672, x7)
90003aa8:	00010537          	lui	a0,0x10
90003aac:	666665b7          	lui	a1,0x66666
90003ab0:	66658593          	addi	a1,a1,1638 # 66666666 <offset+0x6666635a>
90003ab4:	02b57633          	remu	a2,a0,a1
90003ab8:	2ac2a023          	sw	a2,672(t0)

90003abc <inst_698>:

inst_698:
// rs1_val==65536 and rs2_val==46340, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0xb504
TEST_RR_OP(remu, x12, x10, x11, 0x4afc, 0x10000, 0xb504, x5, 676, x7)
90003abc:	00010537          	lui	a0,0x10
90003ac0:	0000b5b7          	lui	a1,0xb
90003ac4:	50458593          	addi	a1,a1,1284 # b504 <offset+0xb1f8>
90003ac8:	02b57633          	remu	a2,a0,a1
90003acc:	2ac2a223          	sw	a2,676(t0)

90003ad0 <inst_699>:

inst_699:
// rs1_val==65536 and rs2_val==0, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x0
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x0, x5, 680, x7)
90003ad0:	00010537          	lui	a0,0x10
90003ad4:	00000593          	li	a1,0
90003ad8:	02b57633          	remu	a2,a0,a1
90003adc:	2ac2a423          	sw	a2,680(t0)

90003ae0 <inst_700>:

inst_700:
// rs1_val==65536 and rs2_val==65535, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0xffff
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x10000, 0xffff, x5, 684, x7)
90003ae0:	00010537          	lui	a0,0x10
90003ae4:	000105b7          	lui	a1,0x10
90003ae8:	fff58593          	addi	a1,a1,-1 # ffff <offset+0xfcf3>
90003aec:	02b57633          	remu	a2,a0,a1
90003af0:	2ac2a623          	sw	a2,684(t0)

90003af4 <inst_701>:

inst_701:
// rs1_val==65536 and rs2_val==2, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x2
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x10000, 0x2, x5, 688, x7)
90003af4:	00010537          	lui	a0,0x10
90003af8:	00200593          	li	a1,2
90003afc:	02b57633          	remu	a2,a0,a1
90003b00:	2ac2a823          	sw	a2,688(t0)

90003b04 <inst_702>:

inst_702:
// rs1_val==65536 and rs2_val==1431655764, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x55555554
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x55555554, x5, 692, x7)
90003b04:	00010537          	lui	a0,0x10
90003b08:	555555b7          	lui	a1,0x55555
90003b0c:	55458593          	addi	a1,a1,1364 # 55555554 <offset+0x55555248>
90003b10:	02b57633          	remu	a2,a0,a1
90003b14:	2ac2aa23          	sw	a2,692(t0)

90003b18 <inst_703>:

inst_703:
// rs1_val==65536 and rs2_val==2863311529, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0xaaaaaaa9
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0xaaaaaaa9, x5, 696, x7)
90003b18:	00010537          	lui	a0,0x10
90003b1c:	aaaab5b7          	lui	a1,0xaaaab
90003b20:	aa958593          	addi	a1,a1,-1367 # aaaaaaa9 <_end+0x1aaa4da5>
90003b24:	02b57633          	remu	a2,a0,a1
90003b28:	2ac2ac23          	sw	a2,696(t0)

90003b2c <inst_704>:

inst_704:
// rs1_val==65536 and rs2_val==4, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x4
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x10000, 0x4, x5, 700, x7)
90003b2c:	00010537          	lui	a0,0x10
90003b30:	00400593          	li	a1,4
90003b34:	02b57633          	remu	a2,a0,a1
90003b38:	2ac2ae23          	sw	a2,700(t0)

90003b3c <inst_705>:

inst_705:
// rs1_val==65536 and rs2_val==858993458, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x33333332
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x33333332, x5, 704, x7)
90003b3c:	00010537          	lui	a0,0x10
90003b40:	333335b7          	lui	a1,0x33333
90003b44:	33258593          	addi	a1,a1,818 # 33333332 <offset+0x33333026>
90003b48:	02b57633          	remu	a2,a0,a1
90003b4c:	2cc2a023          	sw	a2,704(t0)

90003b50 <inst_706>:

inst_706:
// rs1_val==65536 and rs2_val==1717986917, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x66666665
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x66666665, x5, 708, x7)
90003b50:	00010537          	lui	a0,0x10
90003b54:	666665b7          	lui	a1,0x66666
90003b58:	66558593          	addi	a1,a1,1637 # 66666665 <offset+0x66666359>
90003b5c:	02b57633          	remu	a2,a0,a1
90003b60:	2cc2a223          	sw	a2,708(t0)

90003b64 <inst_707>:

inst_707:
// rs1_val==65536 and rs2_val==46339, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0xb503
TEST_RR_OP(remu, x12, x10, x11, 0x4afd, 0x10000, 0xb503, x5, 712, x7)
90003b64:	00010537          	lui	a0,0x10
90003b68:	0000b5b7          	lui	a1,0xb
90003b6c:	50358593          	addi	a1,a1,1283 # b503 <offset+0xb1f7>
90003b70:	02b57633          	remu	a2,a0,a1
90003b74:	2cc2a423          	sw	a2,712(t0)

90003b78 <inst_708>:

inst_708:
// rs1_val==65536 and rs2_val==65534, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0xfffe
TEST_RR_OP(remu, x12, x10, x11, 0x2, 0x10000, 0xfffe, x5, 716, x7)
90003b78:	00010537          	lui	a0,0x10
90003b7c:	000105b7          	lui	a1,0x10
90003b80:	ffe58593          	addi	a1,a1,-2 # fffe <offset+0xfcf2>
90003b84:	02b57633          	remu	a2,a0,a1
90003b88:	2cc2a623          	sw	a2,716(t0)

90003b8c <inst_709>:

inst_709:
// rs1_val==65536 and rs2_val==1431655766, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x55555556
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x55555556, x5, 720, x7)
90003b8c:	00010537          	lui	a0,0x10
90003b90:	555555b7          	lui	a1,0x55555
90003b94:	55658593          	addi	a1,a1,1366 # 55555556 <offset+0x5555524a>
90003b98:	02b57633          	remu	a2,a0,a1
90003b9c:	2cc2a823          	sw	a2,720(t0)

90003ba0 <inst_710>:

inst_710:
// rs1_val==65536 and rs2_val==2863311531, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0xaaaaaaab
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0xaaaaaaab, x5, 724, x7)
90003ba0:	00010537          	lui	a0,0x10
90003ba4:	aaaab5b7          	lui	a1,0xaaaab
90003ba8:	aab58593          	addi	a1,a1,-1365 # aaaaaaab <_end+0x1aaa4da7>
90003bac:	02b57633          	remu	a2,a0,a1
90003bb0:	2cc2aa23          	sw	a2,724(t0)

90003bb4 <inst_711>:

inst_711:
// rs1_val==65536 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x4, 0x10000, 0x6, x5, 728, x7)
90003bb4:	00010537          	lui	a0,0x10
90003bb8:	00600593          	li	a1,6
90003bbc:	02b57633          	remu	a2,a0,a1
90003bc0:	2cc2ac23          	sw	a2,728(t0)

90003bc4 <inst_712>:

inst_712:
// rs1_val==65536 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x10000, 0x10000, 0x66666667, x5, 732, x7)
90003bc4:	00010537          	lui	a0,0x10
90003bc8:	666665b7          	lui	a1,0x66666
90003bcc:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90003bd0:	02b57633          	remu	a2,a0,a1
90003bd4:	2cc2ae23          	sw	a2,732(t0)

90003bd8 <inst_713>:

inst_713:
// rs1_val==65536 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x4afb, 0x10000, 0xb505, x5, 736, x7)
90003bd8:	00010537          	lui	a0,0x10
90003bdc:	0000b5b7          	lui	a1,0xb
90003be0:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90003be4:	02b57633          	remu	a2,a0,a1
90003be8:	2ec2a023          	sw	a2,736(t0)

90003bec <inst_714>:

inst_714:
// rs1_val==65536 and rs2_val==1, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x10000, 0x1, x5, 740, x7)
90003bec:	00010537          	lui	a0,0x10
90003bf0:	00100593          	li	a1,1
90003bf4:	02b57633          	remu	a2,a0,a1
90003bf8:	2ec2a223          	sw	a2,740(t0)

90003bfc <inst_715>:

inst_715:
// rs1_val==65536 and rs2_val==65536, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x10000;  op2val:0x10000
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x10000, 0x10000, x5, 744, x7)
90003bfc:	00010537          	lui	a0,0x10
90003c00:	000105b7          	lui	a1,0x10
90003c04:	02b57633          	remu	a2,a0,a1
90003c08:	2ec2a423          	sw	a2,744(t0)

90003c0c <inst_716>:

inst_716:
// rs1_val==1717986917 and rs2_val==6, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x6
TEST_RR_OP(remu, x12, x10, x11, 0x5, 0x66666665, 0x6, x5, 748, x7)
90003c0c:	66666537          	lui	a0,0x66666
90003c10:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90003c14:	00600593          	li	a1,6
90003c18:	02b57633          	remu	a2,a0,a1
90003c1c:	2ec2a623          	sw	a2,748(t0)

90003c20 <inst_717>:

inst_717:
// rs1_val==1717986917 and rs2_val==858993460, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x33333334
TEST_RR_OP(remu, x12, x10, x11, 0x33333331, 0x66666665, 0x33333334, x5, 752, x7)
90003c20:	66666537          	lui	a0,0x66666
90003c24:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90003c28:	333335b7          	lui	a1,0x33333
90003c2c:	33458593          	addi	a1,a1,820 # 33333334 <offset+0x33333028>
90003c30:	02b57633          	remu	a2,a0,a1
90003c34:	2ec2a823          	sw	a2,752(t0)

90003c38 <inst_718>:

inst_718:
// rs1_val==1717986917 and rs2_val==1717986919, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0x66666667
TEST_RR_OP(remu, x12, x10, x11, 0x66666665, 0x66666665, 0x66666667, x5, 756, x7)
90003c38:	66666537          	lui	a0,0x66666
90003c3c:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90003c40:	666665b7          	lui	a1,0x66666
90003c44:	66758593          	addi	a1,a1,1639 # 66666667 <offset+0x6666635b>
90003c48:	02b57633          	remu	a2,a0,a1
90003c4c:	2ec2aa23          	sw	a2,756(t0)

90003c50 <inst_719>:

inst_719:
// rs1_val==1717986917 and rs2_val==46341, 
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x66666665;  op2val:0xb505
TEST_RR_OP(remu, x12, x10, x11, 0x8255, 0x66666665, 0xb505, x5, 760, x7)
90003c50:	66666537          	lui	a0,0x66666
90003c54:	66550513          	addi	a0,a0,1637 # 66666665 <offset+0x66666359>
90003c58:	0000b5b7          	lui	a1,0xb
90003c5c:	50558593          	addi	a1,a1,1285 # b505 <offset+0xb1f9>
90003c60:	02b57633          	remu	a2,a0,a1
90003c64:	2ec2ac23          	sw	a2,760(t0)

90003c68 <inst_720>:

inst_720:
// rs1_val == rs2_val and rs1_val > 0 and rs2_val > 0, rs1_val == 8388608, rs2_val == 8388608
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x800000;  op2val:0x800000
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0x800000, 0x800000, x5, 764, x7)
90003c68:	00800537          	lui	a0,0x800
90003c6c:	008005b7          	lui	a1,0x800
90003c70:	02b57633          	remu	a2,a0,a1
90003c74:	2ec2ae23          	sw	a2,764(t0)

90003c78 <inst_721>:

inst_721:
// rs2_val == 1, rs1_val == 2863311530, rs1_val==2863311530 and rs2_val==1
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xaaaaaaaa;  op2val:0x1
TEST_RR_OP(remu, x12, x10, x11, 0x0, 0xaaaaaaaa, 0x1, x5, 768, x7)
90003c78:	aaaab537          	lui	a0,0xaaaab
90003c7c:	aaa50513          	addi	a0,a0,-1366 # aaaaaaaa <_end+0x1aaa4da6>
90003c80:	00100593          	li	a1,1
90003c84:	02b57633          	remu	a2,a0,a1
90003c88:	30c2a023          	sw	a2,768(t0)

90003c8c <inst_722>:

inst_722:
// rs1_val == 1, rs2_val == 4294934527
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0x1;  op2val:0xffff7fff
TEST_RR_OP(remu, x12, x10, x11, 0x1, 0x1, 0xffff7fff, x5, 772, x7)
90003c8c:	00100513          	li	a0,1
90003c90:	ffff85b7          	lui	a1,0xffff8
90003c94:	fff58593          	addi	a1,a1,-1 # ffff7fff <_end+0x6fff22fb>
90003c98:	02b57633          	remu	a2,a0,a1
90003c9c:	30c2a223          	sw	a2,772(t0)

90003ca0 <inst_723>:

inst_723:
// rs2_val == 4096, rs1_val == 4294901759
// opcode: remu ; op1:x10; op2:x11; dest:x12; op1val:0xfffeffff;  op2val:0x1000
TEST_RR_OP(remu, x12, x10, x11, 0xfff, 0xfffeffff, 0x1000, x5, 776, x7)
90003ca0:	ffff0537          	lui	a0,0xffff0
90003ca4:	fff50513          	addi	a0,a0,-1 # fffeffff <_end+0x6ffea2fb>
90003ca8:	000015b7          	lui	a1,0x1
90003cac:	02b57633          	remu	a2,a0,a1
90003cb0:	30c2a423          	sw	a2,776(t0)
90003cb4:	00000013          	nop
90003cb8:	00000013          	nop
90003cbc:	00000013          	nop

90003cc0 <rvtest_code_end>:
#endif


RVTEST_CODE_END
RVMODEL_HALT
90003cc0:	00408093          	addi	ra,ra,4
90003cc4:	00100093          	li	ra,1

90003cc8 <write_tohost>:
90003cc8:	00000f17          	auipc	t5,0x0
90003ccc:	321f2c23          	sw	ra,824(t5) # 90004000 <tohost>

90003cd0 <self_loop>:
90003cd0:	0000006f          	j	90003cd0 <self_loop>
	...
