// Seed: 927931607
`resetall
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4
    , id_8,
    input logic id_5,
    output logic id_6,
    output id_7
);
  initial id_0 <= 1;
endmodule
`define pp_8 0
`timescale 1ps / 1ps
