Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul 18 13:14:15 2018
| Host         : HP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   289 |
| Unused register locations in slices containing registers |   639 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           12 |
|      2 |            3 |
|      3 |            5 |
|      4 |           28 |
|      5 |           14 |
|      6 |           10 |
|      7 |           11 |
|      8 |           56 |
|      9 |            5 |
|     10 |            5 |
|     11 |            9 |
|     12 |            7 |
|     13 |           10 |
|     14 |            8 |
|     15 |            3 |
|    16+ |          103 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1432 |          485 |
| No           | No                    | Yes                    |              98 |           28 |
| No           | Yes                   | No                     |             946 |          339 |
| Yes          | No                    | No                     |             995 |          321 |
| Yes          | No                    | Yes                    |              75 |           26 |
| Yes          | Yes                   | No                     |            2071 |          549 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                            Enable Signal                                                            |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/source_i_2_n_0                             |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                    |                1 |              1 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | infra/ipbus/trans/iface/p_0_in                                                                                                                 |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_tx_clk/p_0_in                                                                              |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__1_n_0                                                                |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                    |                1 |              1 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/rmw_write                                                                                                      | infra/ipbus/trans/sm/tx_hdr                                                                                                                    |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss                      |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/CALC_reg[31]                                                                       | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                              |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                              |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/PREAMBLE_reg_1                                                                    | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                              |                1 |              1 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                              |                1 |              1 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | infra/ipbus/trans/sm/err_d                                                                                                                     |                2 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                              |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_reg          |                1 |              2 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                         | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                              |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                         | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                              |                1 |              3 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_i16_out                                                                     |                3 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/address_match                                              | infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_0                                                 |                1 |              3 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/SR[0]                                                                                               |                2 |              3 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wb32_if_inst_true.neo430_wb32_inst/byte_en                    |                                                                                                                                                |                1 |              4 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_tx_bitcnt[3]_i_2_n_0   | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_tx_done0                          |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]_0                                                                        |                1 |              4 |
|  infra/eth/clk_dc                               |                                                                                                                                     | infra/clocks/rsto_eth                                                                                                                          |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/int_data_int[7]_i_2_n_0                                                                                  | infra/ipbus/udp_if/tx_main/int_data_int[7]_i_1_n_0                                                                                             |                1 |              4 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/p_0_in[1]                       | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_i16_out                                                                     |                4 |              4 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable0                                    |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/int_data_int[7]_i_2_n_0                                                                                  |                                                                                                                                                |                2 |              4 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_gen[3]_i_1_n_0                                                              |                1 |              4 |
|  infra/eth/clk_dc                               |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                     |                2 |              4 |
|  infra/clocks/clko_ipb                          | infra/clocks/rctr0                                                                                                                  |                                                                                                                                                |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[126]__0_i_1_n_0                                                                        | infra/ipbus/udp_if/rx_packet_parser/pkt_data[3]__3_i_1_n_0                                                                                     |                1 |              4 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren                            | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/enable0                                    |                1 |              4 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/E[0]                              | infra/eth/phy/U0/core_resets_i/pma_reset_pipe[3]                                                                                               |                3 |              4 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/cmp_i2c_iface/registers/cr_int[7]_i_1_n_0                                                                      |                                                                                                                                                |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_ram_selector/write_i_reg0                                                                                     | infra/clocks/rsto_125                                                                                                                          |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_ram_selector/send_i[3]_i_1_n_0                                                                                | infra/clocks/rsto_125                                                                                                                          |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/tx_transactor/req_resend_i_1_n_0                                                                                            |                2 |              4 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/E[0]                            | infra/eth/phy/U0/core_resets_i/pma_reset_pipe[3]                                                                                               |                3 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_ram_selector/write_i_reg0                                                                                     | infra/clocks/rsto_125                                                                                                                          |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_ram_selector/send_i_reg0                                                                                      | infra/clocks/rsto_125                                                                                                                          |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | uc_if_inst/uc_spi_interface_inst/SerialInIndex[3]_i_1_n_0                                                                           | uc_if_inst/rst125_int                                                                                                                          |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_2_n_0                                                              | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                         |                3 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                 | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                              |                1 |              4 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0                     |                2 |              4 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl[19]_i_1_n_0                 |                                                                                                                                                |                3 |              4 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/spi_state1                  | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/spi_irq1                               |                1 |              4 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_rx_bitcnt[3]_i_2_n_0   | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_rx_busy1                          |                2 |              4 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                         |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/RARP_block/req_end                                                                                               |                                                                                                                                                |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/ARP/set_addr                                                                                                     |                                                                                                                                                |                3 |              5 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/data_o[4]_i_1_n_0                          |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/ARP/load_buf_int                                                                                                 | infra/ipbus/udp_if/ARP/set_addr_int1                                                                                                           |                2 |              5 |
|  infra/eth/clk_dc                               |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_TX_RESET                                                     |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                                                          | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                                                                     |                2 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk       |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/enablealign                  |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/phy/U0/core_resets_i/pma_reset_pipe[3]                                                                                               |                1 |              5 |
|  infra/eth/clk_dc                               |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RX_RESET                                                     |                1 |              5 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/FSM_sequential_state[4]_i_1_n_0  | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/rst_i16_out                                                                     |                5 |              5 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg | infra/clocks/rsto_eth_i_1_n_0                                                                                                       |                                                                                                                                                |                3 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[4]_i_2_n_0                                                                           | infra/ipbus/udp_if/tx_main/udpram_end_addr_int[4]_i_1_n_0                                                                                      |                1 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/counting_reg__0                                                                                          | infra/ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                                                                  |                2 |              5 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_mask1                                                                                       | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                1 |              6 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/ctrl                        |                                                                                                                                                |                2 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/ARP/set_addr_buf1                                                                                                |                                                                                                                                                |                2 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                                                | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                2 |              6 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/FSM_onehot_state[5]_i_1_n_0                                                                                    | infra/clocks/rsto_ipb_ctrl                                                                                                                     |                3 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                          |                2 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx/data_count                                                                             | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/SR[0]                                                                                               |                1 |              6 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/RARP_block/tick                                                                                                  | infra/ipbus/udp_if/RARP_block/req_end                                                                                                          |                2 |              6 |
|  infra/eth/clk_dc                               |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                      |                2 |              6 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/cmp_i2c_iface/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                 |                                                                                                                                                |                3 |              6 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count                                 | infra/eth/phy/U0/core_resets_i/pma_reset_pipe[3]                                                                                               |                2 |              7 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/cmp_i2c_iface/byte_controller/c_state                                                                          |                                                                                                                                                |                4 |              7 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/stretch/lgen[0].scnt[6]_i_2_n_0                                                                                               | infra/stretch/lgen[0].scnt[6]_i_1_n_0                                                                                                          |                2 |              7 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                 |                                                                                                                                                |                4 |              7 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/iface/FSM_onehot_state[6]_i_1_n_0                                                                                 | infra/clocks/rsto_ipb_ctrl                                                                                                                     |                5 |              7 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                     | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_1_n_0                                   |                4 |              7 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count                                 | infra/eth/phy/U0/core_resets_i/pma_reset_pipe[3]                                                                                               |                2 |              7 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sel                                             | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt0_0                                           |                2 |              7 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[22]__0_i_1_n_0                                                                         | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                3 |              7 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/D[0]                                                                                         |                3 |              7 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_out            |                3 |              7 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_rx_reg[7]_i_2_n_0      | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_rx_reg[7]_i_1_n_0                 |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/ping/shift_buf[7]_i_1_n_0                                                                                                   |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/status/status_we0                                                                                                           |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/ARP/p_0_in                                                                                                                  |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/payload/payload_data_sig[7]_i_1_n_0                                                                                         |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/payload/shift_buf1                                                                                                          |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/udp_len_int[15]                                                                                          |                                                                                                                                                |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                 | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                              |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx/pause_opcode_early[7]_i_1_n_0                                                          | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/SR[0]                                                                                               |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                              |                1 |              8 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/ipb_out[ipb_strobe]                                                                                            | infra/ipbus/trans/sm/timer0                                                                                                                    |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/ping/buf_to_load_int[7]_i_1_n_0                                                                                  | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/buf_to_load_int[7]_i_1_n_0                                                                               | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/buf_to_load_int[15]_i_1_n_0                                                                              | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                                                  | infra/ipbus/udp_if/payload/int_data_int[7]_i_1_n_0                                                                                             |                3 |              8 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/words_done0                                                                                                    | infra/ipbus/trans/sm/tx_hdr                                                                                                                    |                2 |              8 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/words_todo[7]_i_1_n_0                                                                                          |                                                                                                                                                |                4 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/cmp_i2c_iface/registers/prer[15]_i_1_n_0                                                                       |                                                                                                                                                |                2 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/cmp_i2c_iface/registers/prer[7]_i_1_n_0                                                                        |                                                                                                                                                |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                                               | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                                                   | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                                                  | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/ip_cksum_int[7]                                                                                          |                                                                                                                                                |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                         | infra/ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                                                                     |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[83]_i_1_n_0                                                                            | infra/ipbus/udp_if/rx_packet_parser/pkt_data[7]_i_1_n_0                                                                                        |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/ping/buf_to_load_int[15]_i_1_n_0                                                                                 | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                                                | infra/clocks/rsto_125                                                                                                                          |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                                                 | infra/clocks/rsto_125                                                                                                                          |                6 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                                                | infra/clocks/rsto_125                                                                                                                          |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_2_n_0                                                                               | infra/ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                                                          |                1 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/cmp_i2c_iface/registers/ctr_int[7]_i_1_n_0                                                                     |                                                                                                                                                |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/special_int[7]_i_2_n_0                                                                                   | infra/ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                                                              |                2 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/src_nxt                          |                                                                                                                                                |                4 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/ip_len_int[15]                                                                                           |                                                                                                                                                |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/ip_cksum_int[15]                                                                                         |                                                                                                                                                |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/ip_len_int[7]                                                                                            |                                                                                                                                                |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/pay_len[7]                                                                                               |                                                                                                                                                |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/udp_len_int[7]                                                                                           |                                                                                                                                                |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_mac_tdata[7]_i_1_n_0                                                            | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                              |                3 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                              | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                              |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/p_32_in                                                                            | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/SS[0]                                                                                         |                2 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/idata                           |                                                                                                                                                |                2 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/cmp_i2c_iface/registers/txr[7]_i_1_n_0                                                                         |                                                                                                                                                |                3 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_rx_baud_cnt[7]_i_1_n_0 |                                                                                                                                                |                5 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/spi_rtx_sreg[7]_i_1_n_0     |                                                                                                                                                |                3 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_tx_baud_cnt[7]_i_1_n_0 |                                                                                                                                                |                3 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_rx_sreg[8]_i_1_n_0     |                                                                                                                                                |                2 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/uart_tx_sreg[7]_i_1_n_0     |                                                                                                                                                |                2 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wb32_if_inst_true.neo430_wb32_inst/wb_rdata                   |                                                                                                                                                |                2 |              8 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wb32_if_inst_true.neo430_wb32_inst/wb_wdata[7]                | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wb32_if_inst_true.neo430_wb32_inst/wb_wdata[7]_i_1_n_0                   |                4 |              8 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                      | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                             |                2 |              8 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                   | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                             |                3 |              8 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/core_gt_common_reset_i/init_wait_count[7]_i_1_n_0                                                                  |                                                                                                                                                |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/PAD                                                                                          |                2 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                |                1 |              8 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/ping/ping_data[7]_i_1_n_0                                                                                                   |                4 |              8 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/iface/waddr03_out                                                                                                 | infra/ipbus/trans/iface/waddr                                                                                                                  |                3 |              9 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/byteswap_int9_out                                                                                        | infra/clocks/rsto_125                                                                                                                          |                2 |              9 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/iface/raddr0                                                                                                      | infra/ipbus/trans/iface/dinit                                                                                                                  |                3 |              9 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wb32_if_inst_true.neo430_wb32_inst/data_o[15]_i_1_n_0                    |                3 |              9 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/rx_ram_mux/rxram_end_addr[12]_i_1_n_0                                                                                       |                2 |              9 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_sync1                                                |                2 |             10 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/glbl_rstn                                                                                                                            |                2 |             10 |
|  infra/clocks/clko_ipb                          | slaves/slave5/ptr                                                                                                                   | infra/clocks/rsto_ipb                                                                                                                          |                4 |             10 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/msk_mask0_in[9]                                                                                 | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                3 |             10 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | uc_if_inst/uc_spi_interface_inst/buf_we                                                                                             | uc_if_inst/uc_trans/addr0                                                                                                                      |                2 |             10 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_byte_sum/clr_sum_buf1                                                                                         | infra/ipbus/udp_if/tx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                                                       |                4 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                   | infra/ipbus/udp_if/rx_packet_parser/reliable_data[11]_i_1_n_0                                                                                  |                3 |             11 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/cmp_i2c_iface/byte_controller/dcnt                                                                             |                                                                                                                                                |                3 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                                             | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                3 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/E[0]                                                                               | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/FIELD_CONTROL_reg[2]_0                                                                        |                3 |             11 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/baud_prsc[2]_i_1_n_0        |                                                                                                                                                |                2 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                                                  |                                                                                                                                                |                5 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                                                 | infra/ipbus/udp_if/rx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                                                       |                3 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | uc_if_inst/rst125_int                                                                                                                          |                3 |             11 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/counter_reg[0]_rep__0                                                                               |                4 |             12 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/eqOp                                                              | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                      |                3 |             12 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/IPADDR/My_IP_addr[31]_i_1_n_0                                                                                               |                4 |             12 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                                                         | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                3 |             12 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_1_n_0                                                   | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/clk_div[0]_i_3_n_0                                                              |                3 |             12 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                     | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                      |                3 |             12 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/addr_int[12]_i_1_n_0                                                                                     |                                                                                                                                                |                4 |             12 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | infra/clocks/rsto_ipb_ctrl                                                                                                                     |                4 |             13 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_sysconfig_inst/data_o[15]_i_1_n_0                                        |                6 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0 |                6 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/ping/addr_int[10]_i_1_n_0                                                                                        |                                                                                                                                                |                4 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/ping/end_addr_i[12]_i_2_n_0                                                                                      | infra/ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                                                                 |                2 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                                                 |                                                                                                                                                |                4 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk       | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                 | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                            |                4 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/internal_ram_shim/p_0_in                                                                                                    |                2 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/internal_ram_shim/end_address_buf[1]                                                                             | infra/clocks/rsto_125                                                                                                                          |                3 |             13 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/internal_ram_shim/end_address_buf[0]                                                                             | infra/clocks/rsto_125                                                                                                                          |                3 |             13 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out           |                2 |             14 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/FRAME_COUNT                                                                       | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                      |                5 |             14 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/SYNC_STATUS_REG0             |                4 |             14 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/ctrl[0]_i_1_n_0             |                                                                                                                                                |                2 |             14 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                                                  | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                3 |             14 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter                                           | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                         |                4 |             14 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/addr                                                                                                           |                                                                                                                                                |                6 |             14 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/rxram_busy_int_i_1_n_0                                                                                   | infra/clocks/rsto_125                                                                                                                          |                2 |             14 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/p_1_out                                                          |                3 |             15 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER0                                                             | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/SS[0]                                                                                         |                4 |             15 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/p_0_out                                                          |                3 |             15 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_usart_inst_true.neo430_usart_inst/data_o[15]_i_1_n_0                     |                5 |             16 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_gpio_inst_true.neo430_gpio_inst/data_o[15]_i_1_n_0                       |                3 |             16 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_muldiv_inst_true.neo430_muldiv_inst/data_o[15]_i_1_n_0                   |                5 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/cnt[15]_i_1_n_0             |                                                                                                                                                |                6 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/thres                       |                                                                                                                                                |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/original_rd_data0       |                                                                                                                                                |                2 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[1]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/iface/rctr01_out                                                                                                  | infra/ipbus/trans/iface/rctr0                                                                                                                  |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[3]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/iface/wctr0                                                                                                       | infra/ipbus/trans/iface/p_0_in                                                                                                                 |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data           | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out           |                3 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/cmp_i2c_iface/bit_controller/cnt[15]_i_1_n_0                                                                   |                                                                                                                                                |                5 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ir_wren                          |                                                                                                                                                |                8 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_o[14]                       |                                                                                                                                                |                5 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_o[27]                       |                                                                                                                                                |                4 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_control_inst/ctrl_o[15]                       |                                                                                                                                                |                6 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/reg_file_reg_0_15_0_0_i_2_n_0   |                                                                                                                                                |                4 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/crc_sr[15]_i_1_n_0              |                                                                                                                                                |                5 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/crc_sr[31]_i_1_n_0              |                                                                                                                                                |                5 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/poly[31]_i_1_n_0                |                                                                                                                                                |                4 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/poly[15]_i_1_n_0                |                                                                                                                                                |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0      |                                                                                                                                                |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[15][15]_i_1_n_0                                                                         | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[4]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                              |                6 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[7]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/resend/resend_pkt_id_int                                                                                         | infra/ipbus/udp_if/resend/resend_pkt_id_int[15]_i_1_n_0                                                                                        |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[14]                                                                                     | infra/clocks/rsto_125                                                                                                                          |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[13]                                                                                     | infra/clocks/rsto_125                                                                                                                          |                2 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[5]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[8]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[2]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[9]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[6]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[11]                                                                                     | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                   | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[0]                                                                                      | infra/clocks/rsto_125                                                                                                                          |                5 |             16 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/next_rd_data            | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxpmarst_seq_i/sync_rst_sync/reset_out            |                5 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_muldiv_inst_true.neo430_muldiv_inst/remainder                 | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_muldiv_inst_true.neo430_muldiv_inst/remainder[15]_i_1_n_0                |                3 |             16 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_crc_inst_true.neo430_crc_inst/data_o[15]_i_1_n_0                         |                6 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[10]                                                                                     | infra/clocks/rsto_125                                                                                                                          |                5 |             16 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_timer_inst_true.neo430_timer_inst/data_o[15]_i_1_n_0                     |                6 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_muldiv_inst_true.neo430_muldiv_inst/quotient                  |                                                                                                                                                |                2 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_gpio_inst_true.neo430_gpio_inst/dout                          |                                                                                                                                                |                4 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_imem_inst/p_1_in                                              |                                                                                                                                                |               16 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_transactor/pkt_id_buf[12]                                                                                     | infra/clocks/rsto_125                                                                                                                          |                4 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_muldiv_inst_true.neo430_muldiv_inst/opa                       |                                                                                                                                                |                7 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_muldiv_inst_true.neo430_muldiv_inst/opb[15]_i_1_n_0           |                                                                                                                                                |                6 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_muldiv_inst_true.neo430_muldiv_inst/product[31]_i_2_n_0       | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_muldiv_inst_true.neo430_muldiv_inst/product[17]                          |                4 |             16 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_muldiv_inst_true.neo430_muldiv_inst/product[31]_i_2_n_0       |                                                                                                                                                |                3 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/addr_filter_top/address_filter_inst/load_wr                                                    |                                                                                                                                                |                4 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/status_buffer/next_pkt_id_int0                                                                                   | infra/clocks/rsto_125                                                                                                                          |                5 |             16 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/stretch/clkdiv/clear                                                                                                                     |                5 |             17 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/FRAME_DECODER/rx_statistics_vector[0]                                                    | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                              |                5 |             17 |
|  infra/eth/phy/U0/core_clocking_i/userclk       | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                    | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/clear                                                      |                5 |             17 |
|  infra/clocks/clko_ipb                          | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/cnt0                            | neo430_test_top_inst/neo430_top_std_logic_inst/neo430_top_inst/neo430_wdt_inst_true.neo430_wdt_inst/wren                                       |                5 |             17 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[126]__0_i_1_n_0                                                                        |                                                                                                                                                |                6 |             18 |
|  infra/eth/clk_dc                               |                                                                                                                                     | infra/eth/phy/U0/core_resets_i/pma_reset_pipe[3]                                                                                               |               13 |             19 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter                                | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out                                             |                5 |             19 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/rx_ram_mux/dia[7]_i_1_n_0                                                                                                   |                5 |             20 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter                                | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                     |                5 |             20 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/reliable_data                                                                                   |                                                                                                                                                |                3 |             22 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                    | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_TX_RESET                                                     |                3 |             22 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                                                  |                                                                                                                                                |                4 |             23 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/toggle                                                                            | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RX_RESET                                                     |                5 |             24 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                     | infra/clocks/clkdiv/clear                                                                                                                      |                7 |             28 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/RARP_block/counter_int[23]_i_1_n_0                                                                                          |                8 |             28 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/RARP_block/tick                                                                                                  | infra/clocks/rsto_125                                                                                                                          |                5 |             28 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/tx_hdr                                                                                                         |                                                                                                                                                |               11 |             29 |
|  infra/eth/phy/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                     |                                                                                                                                                |               13 |             30 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                                                 |                                                                                                                                                |               10 |             31 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/payload/ipbus_hdr_int0                                                                                           | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |                9 |             32 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/iface/hlen0                                                                                                       |                                                                                                                                                |               12 |             32 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/iface/rxf0                                                                                                        |                                                                                                                                                |               10 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                    |               11 |             32 |
|  infra/clocks/clko_ipb                          | slaves/slave1/p_0_out                                                                                                               | infra/clocks/rsto_ipb                                                                                                                          |               15 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/IPADDR/IP_addr_rx_vld                                                                                            | infra/clocks/rsto_125                                                                                                                          |                9 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/IPADDR/IP_addr_rx_int                                                                                            | infra/ipbus/udp_if/IPADDR/IP_addr_rx_int[31]_i_1_n_0                                                                                           |                5 |             32 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/rmw_write                                                                                                      |                                                                                                                                                |               11 |             32 |
|  infra/eth/clk_dc                               | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count                             |                                                                                                                                                |                8 |             32 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                                                         |                                                                                                                                                |               16 |             32 |
|  infra/clocks/clko_ipb                          | infra/ipbus/trans/sm/ack                                                                                                            |                                                                                                                                                |               10 |             32 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/ENABLE_REG_reg_n_0                                                                       | infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/RX_SM/CALC_reg[31]                                                                                  |               12 |             32 |
|  infra/clocks/clko_ipb                          | slaves/slave0/p_0_out                                                                                                               | infra/clocks/rsto_ipb                                                                                                                          |               11 |             34 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_TX_RESET                                                     |               15 |             36 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/phy/U0/pcs_pma_block_i/gig_eth_pcs_pma_basex_gtp_core/gpcs_pma_inst/MGT_RX_RESET                                                     |               11 |             36 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |               25 |             38 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                         | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |               10 |             39 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                         |                                                                                                                                                |               10 |             40 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[83]_i_1_n_0                                                                            |                                                                                                                                                |               10 |             42 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[126]__0_i_1_n_0                                                                        | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |               13 |             60 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/rx_packet_parser/pkt_data[83]_i_1_n_0                                                                            | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |               12 |             68 |
|  infra/eth/clk_dc                               |                                                                                                                                     |                                                                                                                                                |               22 |             76 |
|  infra/eth/phy/U0/core_clocking_i/userclk       |                                                                                                                                     |                                                                                                                                                |               20 |             79 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_reset_out                                                                                              |               36 |             86 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0                                                                                 | infra/ipbus/udp_if/status_buffer/history[127]_i_1_n_0                                                                                          |               22 |            105 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/eth/mac/U0/temac_gbe_v9_0_core/tx_reset_out                                                                                              |               36 |            108 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/tx_main/ipbus_out_valid                                                                                          | infra/clocks/rsto_125                                                                                                                          |               34 |            128 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/ipbus/udp_if/status_buffer/ipbus_in[127]_i_2_n_0                                                                              | infra/ipbus/udp_if/status_buffer/ipbus_in[127]_i_1_n_0                                                                                         |               33 |            128 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      | infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axis_mac_tvalid                                                                 | infra/ipbus/udp_if/rx_reset_block/rx_reset                                                                                                     |               40 |            163 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     | infra/clocks/rsto_125                                                                                                                          |               58 |            166 |
|  infra/clocks/clko_ipb                          |                                                                                                                                     |                                                                                                                                                |               86 |            178 |
|  infra/eth/phy/U0/core_clocking_i/userclk2      |                                                                                                                                     |                                                                                                                                                |              353 |           1099 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


