#########################################################################
#
# register_options.tcl (create simulation fileset properties with default
#                       values for the 'Questa Advanced Simulator')
#
# Script created on 01/06/2014 by Raj Klair (Xilinx, Inc.)
#
# 2014.1 - v1.0 (rev 1)
#  * initial version
#
#########################################################################
package require Vivado 1.2014.1

namespace eval ::tclapp::xilinx::questa {
  namespace export register_options
}


namespace eval ::tclapp::xilinx::questa {
proc register_options { simulator } {
  # Summary: define simulation fileset options
  # Argument Usage:
  # simulator: name of the simulator for which the options needs to be defined
  # Return Value:
  # true (0) if success, false (1) otherwise

  variable options
  if { {} == $simulator } {
    send_msg_id USF-Questa-001 ERROR "Simulator not specified.\n"
  }
  # is simulator registered?
  if { {-1} == [lsearch [get_simulators] $simulator] } {
    send_msg_id USF-Questa-002 ERROR "Simulator '$simulator' is not registered\n"
    return 1
  }

  # common - imported to <ns>::xcs_* - home is defined in <app>.tcl
  if { ! [info exists ::tclapp::xilinx::questa::_xcs_defined] } {
    variable home
    source -notrace [file join $home "common" "utils.tcl"]
  }

  set options {
    {{compile.tcl.pre}             {string} {}                                      {Specify pre-compile step TCL hook}}
    {{compile.vhdl_syntax}         {enum}   {{93} {93} {{93} {87} {2002} {2008}}}   {Specify VHDL syntax}}
    {{compile.use_explicit_decl}   {bool}   {1}                                     {Log all signals}}
    {{compile.load_glbl}           {bool}   {1}                                     {Load GLBL module}}
    {{compile.sccom.cores}         {enum}   {{off} {off} {{off} {4} {8} {12} {16}}} {Specify number of process cores to run in parallel}}
    {{compile.sccom.more_options}  {string} {}                                      {More SCCOM compilation options}}
    {{compile.vlog.more_options}   {string} {}                                      {More VLOG compilation options}}
    {{compile.vcom.more_options}   {string} {}                                      {More VCOM compilation options}}
    {{elaborate.acc}               {enum}   {{acc=npr} {acc=npr} {{acc=npr} {acc} {None}}} {Enable access to simulation objects that might be optimized by default (default:npr)}}
    {{elaborate.link.sysc}         {string} {}                                      {Specify SystemC libraries to bind}}
    {{elaborate.link.c}            {string} {}                                      {Specify C/C++ libraries to bind}}
    {{elaborate.sccom.more_options} {string} {}                                     {More SCCOM elaboration options}}
    {{elaborate.vopt.more_options} {string} {}                                      {More VOPT elaboration options}}
    {{simulate.tcl.post}           {string} {}                                      {Specify post-simulate step TCL hook}}
    {{simulate.runtime}            {string} {1000ns}                                {Specify simulation run time}}
    {{simulate.log_all_signals}    {bool}   {0}                                     {Log all signals}}
    {{simulate.custom_do}          {string} {}                                      {Specify name of the custom do file}}
    {{simulate.custom_udo}         {string} {}                                      {Specify name of the custom user do file}}
    {{simulate.custom_wave_do}     {string} {}                                      {Specify name of the custom wave do file}}
    {{simulate.sdf_delay}          {enum}   {{sdfmax} {sdfmax} {{sdfmin} {sdfmax}}} {Delay type}}
    {{simulate.ieee_warnings}      {bool}   {1}                                     {Suppress IEEE warnings}}
    {{simulate.saif_scope}         {string} {}                                      {Specify design hierarchy instance name for which power estimation is desired}}
    {{simulate.saif}               {string} {}                                      {Specify SAIF file}}
    {{simulate.sc_async_update}    {bool}   {0}                                     {Enable asynchronous request updates for SystemC}}
    {{simulate.vsim.more_options}  {string} {}                                      {More VSIM simulation options}}
  }
  if { [get_param "simulator.enableqisflow"]) } {
    append {{{elaborate.opt_mode}  {enum}   {{access} {access} {{access} {debug}}}  {Select vopt execution mode (default:access)}}}
  }
  # create options
  ::tclapp::xilinx::questa::usf_create_options $simulator $options
  return 0
}
}
