var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/EXP_sub.sv","src":"module EXP_sub #(\n    parameter SIZE_EXP_SUB  = 8\n)(\n    input logic [SIZE_EXP_SUB-1:0]   i_data_a,\n    input logic [SIZE_EXP_SUB-1:0]   i_data_b,\n    output logic [SIZE_EXP_SUB-1:0]  o_sub        \n);\n\nlogic [SIZE_EXP_SUB-1:0] w_data_b;\nassign w_data_b = ~(i_data_b);\n\nCLA_8bit CLA_8BIT_UNIT (\n    .i_carry    (1'b1),\n    .i_data_a   (i_data_a),\n    .i_data_b   (w_data_b),\n    .o_sum      (o_sub),\n    .o_carry    ()\n);\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);