# 2022 Summer Study  
+ ## Making *Testbench Generator* Using *Python* (__Final Project__)
+ ## Verilog Study
+ ## Python Study