
Internal_Temp_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008db0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08008e70  08008e70  00009e70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092b4  080092b4  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080092b4  080092b4  0000a2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092bc  080092bc  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092bc  080092bc  0000a2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092c0  080092c0  0000a2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080092c4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  200001d4  08009498  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ac  08009498  0000b4ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000daad  00000000  00000000  0000b1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021be  00000000  00000000  00018ca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  0001ae68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008e8  00000000  00000000  0001ba10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c9d  00000000  00000000  0001c2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e683  00000000  00000000  00035f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a255b  00000000  00000000  00044618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6b73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a98  00000000  00000000  000e6bb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000ea650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d4 	.word	0x200001d4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08008e54 	.word	0x08008e54

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001d8 	.word	0x200001d8
 8000100:	08008e54 	.word	0x08008e54

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b1 	bl	80015a0 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 fff5 	bl	8001438 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a3 	bl	80015a0 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f899 	bl	80015a0 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f81f 	bl	80014c0 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f815 	bl	80014c0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	@ (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	@ (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f806 	bl	80004e4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			@ (mov r8, r8)

080004e4 <__udivmoddi4>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	4657      	mov	r7, sl
 80004e8:	464e      	mov	r6, r9
 80004ea:	4645      	mov	r5, r8
 80004ec:	46de      	mov	lr, fp
 80004ee:	b5e0      	push	{r5, r6, r7, lr}
 80004f0:	0004      	movs	r4, r0
 80004f2:	000d      	movs	r5, r1
 80004f4:	4692      	mov	sl, r2
 80004f6:	4699      	mov	r9, r3
 80004f8:	b083      	sub	sp, #12
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d830      	bhi.n	8000560 <__udivmoddi4+0x7c>
 80004fe:	d02d      	beq.n	800055c <__udivmoddi4+0x78>
 8000500:	4649      	mov	r1, r9
 8000502:	4650      	mov	r0, sl
 8000504:	f002 f942 	bl	800278c <__clzdi2>
 8000508:	0029      	movs	r1, r5
 800050a:	0006      	movs	r6, r0
 800050c:	0020      	movs	r0, r4
 800050e:	f002 f93d 	bl	800278c <__clzdi2>
 8000512:	1a33      	subs	r3, r6, r0
 8000514:	4698      	mov	r8, r3
 8000516:	3b20      	subs	r3, #32
 8000518:	d434      	bmi.n	8000584 <__udivmoddi4+0xa0>
 800051a:	469b      	mov	fp, r3
 800051c:	4653      	mov	r3, sl
 800051e:	465a      	mov	r2, fp
 8000520:	4093      	lsls	r3, r2
 8000522:	4642      	mov	r2, r8
 8000524:	001f      	movs	r7, r3
 8000526:	4653      	mov	r3, sl
 8000528:	4093      	lsls	r3, r2
 800052a:	001e      	movs	r6, r3
 800052c:	42af      	cmp	r7, r5
 800052e:	d83b      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 8000530:	42af      	cmp	r7, r5
 8000532:	d100      	bne.n	8000536 <__udivmoddi4+0x52>
 8000534:	e079      	b.n	800062a <__udivmoddi4+0x146>
 8000536:	465b      	mov	r3, fp
 8000538:	1ba4      	subs	r4, r4, r6
 800053a:	41bd      	sbcs	r5, r7
 800053c:	2b00      	cmp	r3, #0
 800053e:	da00      	bge.n	8000542 <__udivmoddi4+0x5e>
 8000540:	e076      	b.n	8000630 <__udivmoddi4+0x14c>
 8000542:	2200      	movs	r2, #0
 8000544:	2300      	movs	r3, #0
 8000546:	9200      	str	r2, [sp, #0]
 8000548:	9301      	str	r3, [sp, #4]
 800054a:	2301      	movs	r3, #1
 800054c:	465a      	mov	r2, fp
 800054e:	4093      	lsls	r3, r2
 8000550:	9301      	str	r3, [sp, #4]
 8000552:	2301      	movs	r3, #1
 8000554:	4642      	mov	r2, r8
 8000556:	4093      	lsls	r3, r2
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	e029      	b.n	80005b0 <__udivmoddi4+0xcc>
 800055c:	4282      	cmp	r2, r0
 800055e:	d9cf      	bls.n	8000500 <__udivmoddi4+0x1c>
 8000560:	2200      	movs	r2, #0
 8000562:	2300      	movs	r3, #0
 8000564:	9200      	str	r2, [sp, #0]
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <__udivmoddi4+0x8e>
 800056e:	601c      	str	r4, [r3, #0]
 8000570:	605d      	str	r5, [r3, #4]
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	b003      	add	sp, #12
 8000578:	bcf0      	pop	{r4, r5, r6, r7}
 800057a:	46bb      	mov	fp, r7
 800057c:	46b2      	mov	sl, r6
 800057e:	46a9      	mov	r9, r5
 8000580:	46a0      	mov	r8, r4
 8000582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000584:	4642      	mov	r2, r8
 8000586:	469b      	mov	fp, r3
 8000588:	2320      	movs	r3, #32
 800058a:	1a9b      	subs	r3, r3, r2
 800058c:	4652      	mov	r2, sl
 800058e:	40da      	lsrs	r2, r3
 8000590:	4641      	mov	r1, r8
 8000592:	0013      	movs	r3, r2
 8000594:	464a      	mov	r2, r9
 8000596:	408a      	lsls	r2, r1
 8000598:	0017      	movs	r7, r2
 800059a:	4642      	mov	r2, r8
 800059c:	431f      	orrs	r7, r3
 800059e:	4653      	mov	r3, sl
 80005a0:	4093      	lsls	r3, r2
 80005a2:	001e      	movs	r6, r3
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d9c3      	bls.n	8000530 <__udivmoddi4+0x4c>
 80005a8:	2200      	movs	r2, #0
 80005aa:	2300      	movs	r3, #0
 80005ac:	9200      	str	r2, [sp, #0]
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	4643      	mov	r3, r8
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d0d8      	beq.n	8000568 <__udivmoddi4+0x84>
 80005b6:	07fb      	lsls	r3, r7, #31
 80005b8:	0872      	lsrs	r2, r6, #1
 80005ba:	431a      	orrs	r2, r3
 80005bc:	4646      	mov	r6, r8
 80005be:	087b      	lsrs	r3, r7, #1
 80005c0:	e00e      	b.n	80005e0 <__udivmoddi4+0xfc>
 80005c2:	42ab      	cmp	r3, r5
 80005c4:	d101      	bne.n	80005ca <__udivmoddi4+0xe6>
 80005c6:	42a2      	cmp	r2, r4
 80005c8:	d80c      	bhi.n	80005e4 <__udivmoddi4+0x100>
 80005ca:	1aa4      	subs	r4, r4, r2
 80005cc:	419d      	sbcs	r5, r3
 80005ce:	2001      	movs	r0, #1
 80005d0:	1924      	adds	r4, r4, r4
 80005d2:	416d      	adcs	r5, r5
 80005d4:	2100      	movs	r1, #0
 80005d6:	3e01      	subs	r6, #1
 80005d8:	1824      	adds	r4, r4, r0
 80005da:	414d      	adcs	r5, r1
 80005dc:	2e00      	cmp	r6, #0
 80005de:	d006      	beq.n	80005ee <__udivmoddi4+0x10a>
 80005e0:	42ab      	cmp	r3, r5
 80005e2:	d9ee      	bls.n	80005c2 <__udivmoddi4+0xde>
 80005e4:	3e01      	subs	r6, #1
 80005e6:	1924      	adds	r4, r4, r4
 80005e8:	416d      	adcs	r5, r5
 80005ea:	2e00      	cmp	r6, #0
 80005ec:	d1f8      	bne.n	80005e0 <__udivmoddi4+0xfc>
 80005ee:	9800      	ldr	r0, [sp, #0]
 80005f0:	9901      	ldr	r1, [sp, #4]
 80005f2:	465b      	mov	r3, fp
 80005f4:	1900      	adds	r0, r0, r4
 80005f6:	4169      	adcs	r1, r5
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	db24      	blt.n	8000646 <__udivmoddi4+0x162>
 80005fc:	002b      	movs	r3, r5
 80005fe:	465a      	mov	r2, fp
 8000600:	4644      	mov	r4, r8
 8000602:	40d3      	lsrs	r3, r2
 8000604:	002a      	movs	r2, r5
 8000606:	40e2      	lsrs	r2, r4
 8000608:	001c      	movs	r4, r3
 800060a:	465b      	mov	r3, fp
 800060c:	0015      	movs	r5, r2
 800060e:	2b00      	cmp	r3, #0
 8000610:	db2a      	blt.n	8000668 <__udivmoddi4+0x184>
 8000612:	0026      	movs	r6, r4
 8000614:	409e      	lsls	r6, r3
 8000616:	0033      	movs	r3, r6
 8000618:	0026      	movs	r6, r4
 800061a:	4647      	mov	r7, r8
 800061c:	40be      	lsls	r6, r7
 800061e:	0032      	movs	r2, r6
 8000620:	1a80      	subs	r0, r0, r2
 8000622:	4199      	sbcs	r1, r3
 8000624:	9000      	str	r0, [sp, #0]
 8000626:	9101      	str	r1, [sp, #4]
 8000628:	e79e      	b.n	8000568 <__udivmoddi4+0x84>
 800062a:	42a3      	cmp	r3, r4
 800062c:	d8bc      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 800062e:	e782      	b.n	8000536 <__udivmoddi4+0x52>
 8000630:	4642      	mov	r2, r8
 8000632:	2320      	movs	r3, #32
 8000634:	2100      	movs	r1, #0
 8000636:	1a9b      	subs	r3, r3, r2
 8000638:	2200      	movs	r2, #0
 800063a:	9100      	str	r1, [sp, #0]
 800063c:	9201      	str	r2, [sp, #4]
 800063e:	2201      	movs	r2, #1
 8000640:	40da      	lsrs	r2, r3
 8000642:	9201      	str	r2, [sp, #4]
 8000644:	e785      	b.n	8000552 <__udivmoddi4+0x6e>
 8000646:	4642      	mov	r2, r8
 8000648:	2320      	movs	r3, #32
 800064a:	1a9b      	subs	r3, r3, r2
 800064c:	002a      	movs	r2, r5
 800064e:	4646      	mov	r6, r8
 8000650:	409a      	lsls	r2, r3
 8000652:	0023      	movs	r3, r4
 8000654:	40f3      	lsrs	r3, r6
 8000656:	4644      	mov	r4, r8
 8000658:	4313      	orrs	r3, r2
 800065a:	002a      	movs	r2, r5
 800065c:	40e2      	lsrs	r2, r4
 800065e:	001c      	movs	r4, r3
 8000660:	465b      	mov	r3, fp
 8000662:	0015      	movs	r5, r2
 8000664:	2b00      	cmp	r3, #0
 8000666:	dad4      	bge.n	8000612 <__udivmoddi4+0x12e>
 8000668:	4642      	mov	r2, r8
 800066a:	002f      	movs	r7, r5
 800066c:	2320      	movs	r3, #32
 800066e:	0026      	movs	r6, r4
 8000670:	4097      	lsls	r7, r2
 8000672:	1a9b      	subs	r3, r3, r2
 8000674:	40de      	lsrs	r6, r3
 8000676:	003b      	movs	r3, r7
 8000678:	4333      	orrs	r3, r6
 800067a:	e7cd      	b.n	8000618 <__udivmoddi4+0x134>

0800067c <__aeabi_dadd>:
 800067c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067e:	464f      	mov	r7, r9
 8000680:	4646      	mov	r6, r8
 8000682:	46d6      	mov	lr, sl
 8000684:	b5c0      	push	{r6, r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	9000      	str	r0, [sp, #0]
 800068a:	9101      	str	r1, [sp, #4]
 800068c:	030e      	lsls	r6, r1, #12
 800068e:	004c      	lsls	r4, r1, #1
 8000690:	0fcd      	lsrs	r5, r1, #31
 8000692:	0a71      	lsrs	r1, r6, #9
 8000694:	9e00      	ldr	r6, [sp, #0]
 8000696:	005f      	lsls	r7, r3, #1
 8000698:	0f76      	lsrs	r6, r6, #29
 800069a:	430e      	orrs	r6, r1
 800069c:	9900      	ldr	r1, [sp, #0]
 800069e:	9200      	str	r2, [sp, #0]
 80006a0:	9301      	str	r3, [sp, #4]
 80006a2:	00c9      	lsls	r1, r1, #3
 80006a4:	4689      	mov	r9, r1
 80006a6:	0319      	lsls	r1, r3, #12
 80006a8:	0d7b      	lsrs	r3, r7, #21
 80006aa:	4698      	mov	r8, r3
 80006ac:	9b01      	ldr	r3, [sp, #4]
 80006ae:	0a49      	lsrs	r1, r1, #9
 80006b0:	0fdb      	lsrs	r3, r3, #31
 80006b2:	469c      	mov	ip, r3
 80006b4:	9b00      	ldr	r3, [sp, #0]
 80006b6:	9a00      	ldr	r2, [sp, #0]
 80006b8:	0f5b      	lsrs	r3, r3, #29
 80006ba:	430b      	orrs	r3, r1
 80006bc:	4641      	mov	r1, r8
 80006be:	0d64      	lsrs	r4, r4, #21
 80006c0:	00d2      	lsls	r2, r2, #3
 80006c2:	1a61      	subs	r1, r4, r1
 80006c4:	4565      	cmp	r5, ip
 80006c6:	d100      	bne.n	80006ca <__aeabi_dadd+0x4e>
 80006c8:	e0a6      	b.n	8000818 <__aeabi_dadd+0x19c>
 80006ca:	2900      	cmp	r1, #0
 80006cc:	dd72      	ble.n	80007b4 <__aeabi_dadd+0x138>
 80006ce:	4647      	mov	r7, r8
 80006d0:	2f00      	cmp	r7, #0
 80006d2:	d100      	bne.n	80006d6 <__aeabi_dadd+0x5a>
 80006d4:	e0dd      	b.n	8000892 <__aeabi_dadd+0x216>
 80006d6:	4fcc      	ldr	r7, [pc, #816]	@ (8000a08 <__aeabi_dadd+0x38c>)
 80006d8:	42bc      	cmp	r4, r7
 80006da:	d100      	bne.n	80006de <__aeabi_dadd+0x62>
 80006dc:	e19a      	b.n	8000a14 <__aeabi_dadd+0x398>
 80006de:	2701      	movs	r7, #1
 80006e0:	2938      	cmp	r1, #56	@ 0x38
 80006e2:	dc17      	bgt.n	8000714 <__aeabi_dadd+0x98>
 80006e4:	2780      	movs	r7, #128	@ 0x80
 80006e6:	043f      	lsls	r7, r7, #16
 80006e8:	433b      	orrs	r3, r7
 80006ea:	291f      	cmp	r1, #31
 80006ec:	dd00      	ble.n	80006f0 <__aeabi_dadd+0x74>
 80006ee:	e1dd      	b.n	8000aac <__aeabi_dadd+0x430>
 80006f0:	2720      	movs	r7, #32
 80006f2:	1a78      	subs	r0, r7, r1
 80006f4:	001f      	movs	r7, r3
 80006f6:	4087      	lsls	r7, r0
 80006f8:	46ba      	mov	sl, r7
 80006fa:	0017      	movs	r7, r2
 80006fc:	40cf      	lsrs	r7, r1
 80006fe:	4684      	mov	ip, r0
 8000700:	0038      	movs	r0, r7
 8000702:	4657      	mov	r7, sl
 8000704:	4307      	orrs	r7, r0
 8000706:	4660      	mov	r0, ip
 8000708:	4082      	lsls	r2, r0
 800070a:	40cb      	lsrs	r3, r1
 800070c:	1e50      	subs	r0, r2, #1
 800070e:	4182      	sbcs	r2, r0
 8000710:	1af6      	subs	r6, r6, r3
 8000712:	4317      	orrs	r7, r2
 8000714:	464b      	mov	r3, r9
 8000716:	1bdf      	subs	r7, r3, r7
 8000718:	45b9      	cmp	r9, r7
 800071a:	4180      	sbcs	r0, r0
 800071c:	4240      	negs	r0, r0
 800071e:	1a36      	subs	r6, r6, r0
 8000720:	0233      	lsls	r3, r6, #8
 8000722:	d400      	bmi.n	8000726 <__aeabi_dadd+0xaa>
 8000724:	e0ff      	b.n	8000926 <__aeabi_dadd+0x2aa>
 8000726:	0276      	lsls	r6, r6, #9
 8000728:	0a76      	lsrs	r6, r6, #9
 800072a:	2e00      	cmp	r6, #0
 800072c:	d100      	bne.n	8000730 <__aeabi_dadd+0xb4>
 800072e:	e13c      	b.n	80009aa <__aeabi_dadd+0x32e>
 8000730:	0030      	movs	r0, r6
 8000732:	f002 f80d 	bl	8002750 <__clzsi2>
 8000736:	0003      	movs	r3, r0
 8000738:	3b08      	subs	r3, #8
 800073a:	2120      	movs	r1, #32
 800073c:	0038      	movs	r0, r7
 800073e:	1aca      	subs	r2, r1, r3
 8000740:	40d0      	lsrs	r0, r2
 8000742:	409e      	lsls	r6, r3
 8000744:	0002      	movs	r2, r0
 8000746:	409f      	lsls	r7, r3
 8000748:	4332      	orrs	r2, r6
 800074a:	429c      	cmp	r4, r3
 800074c:	dd00      	ble.n	8000750 <__aeabi_dadd+0xd4>
 800074e:	e1a6      	b.n	8000a9e <__aeabi_dadd+0x422>
 8000750:	1b18      	subs	r0, r3, r4
 8000752:	3001      	adds	r0, #1
 8000754:	1a09      	subs	r1, r1, r0
 8000756:	003e      	movs	r6, r7
 8000758:	408f      	lsls	r7, r1
 800075a:	40c6      	lsrs	r6, r0
 800075c:	1e7b      	subs	r3, r7, #1
 800075e:	419f      	sbcs	r7, r3
 8000760:	0013      	movs	r3, r2
 8000762:	408b      	lsls	r3, r1
 8000764:	4337      	orrs	r7, r6
 8000766:	431f      	orrs	r7, r3
 8000768:	40c2      	lsrs	r2, r0
 800076a:	003b      	movs	r3, r7
 800076c:	0016      	movs	r6, r2
 800076e:	2400      	movs	r4, #0
 8000770:	4313      	orrs	r3, r2
 8000772:	d100      	bne.n	8000776 <__aeabi_dadd+0xfa>
 8000774:	e1df      	b.n	8000b36 <__aeabi_dadd+0x4ba>
 8000776:	077b      	lsls	r3, r7, #29
 8000778:	d100      	bne.n	800077c <__aeabi_dadd+0x100>
 800077a:	e332      	b.n	8000de2 <__aeabi_dadd+0x766>
 800077c:	230f      	movs	r3, #15
 800077e:	003a      	movs	r2, r7
 8000780:	403b      	ands	r3, r7
 8000782:	2b04      	cmp	r3, #4
 8000784:	d004      	beq.n	8000790 <__aeabi_dadd+0x114>
 8000786:	1d3a      	adds	r2, r7, #4
 8000788:	42ba      	cmp	r2, r7
 800078a:	41bf      	sbcs	r7, r7
 800078c:	427f      	negs	r7, r7
 800078e:	19f6      	adds	r6, r6, r7
 8000790:	0233      	lsls	r3, r6, #8
 8000792:	d400      	bmi.n	8000796 <__aeabi_dadd+0x11a>
 8000794:	e323      	b.n	8000dde <__aeabi_dadd+0x762>
 8000796:	4b9c      	ldr	r3, [pc, #624]	@ (8000a08 <__aeabi_dadd+0x38c>)
 8000798:	3401      	adds	r4, #1
 800079a:	429c      	cmp	r4, r3
 800079c:	d100      	bne.n	80007a0 <__aeabi_dadd+0x124>
 800079e:	e0b4      	b.n	800090a <__aeabi_dadd+0x28e>
 80007a0:	4b9a      	ldr	r3, [pc, #616]	@ (8000a0c <__aeabi_dadd+0x390>)
 80007a2:	0564      	lsls	r4, r4, #21
 80007a4:	401e      	ands	r6, r3
 80007a6:	0d64      	lsrs	r4, r4, #21
 80007a8:	0777      	lsls	r7, r6, #29
 80007aa:	08d2      	lsrs	r2, r2, #3
 80007ac:	0276      	lsls	r6, r6, #9
 80007ae:	4317      	orrs	r7, r2
 80007b0:	0b36      	lsrs	r6, r6, #12
 80007b2:	e0ac      	b.n	800090e <__aeabi_dadd+0x292>
 80007b4:	2900      	cmp	r1, #0
 80007b6:	d100      	bne.n	80007ba <__aeabi_dadd+0x13e>
 80007b8:	e07e      	b.n	80008b8 <__aeabi_dadd+0x23c>
 80007ba:	4641      	mov	r1, r8
 80007bc:	1b09      	subs	r1, r1, r4
 80007be:	2c00      	cmp	r4, #0
 80007c0:	d000      	beq.n	80007c4 <__aeabi_dadd+0x148>
 80007c2:	e160      	b.n	8000a86 <__aeabi_dadd+0x40a>
 80007c4:	0034      	movs	r4, r6
 80007c6:	4648      	mov	r0, r9
 80007c8:	4304      	orrs	r4, r0
 80007ca:	d100      	bne.n	80007ce <__aeabi_dadd+0x152>
 80007cc:	e1c9      	b.n	8000b62 <__aeabi_dadd+0x4e6>
 80007ce:	1e4c      	subs	r4, r1, #1
 80007d0:	2901      	cmp	r1, #1
 80007d2:	d100      	bne.n	80007d6 <__aeabi_dadd+0x15a>
 80007d4:	e22e      	b.n	8000c34 <__aeabi_dadd+0x5b8>
 80007d6:	4d8c      	ldr	r5, [pc, #560]	@ (8000a08 <__aeabi_dadd+0x38c>)
 80007d8:	42a9      	cmp	r1, r5
 80007da:	d100      	bne.n	80007de <__aeabi_dadd+0x162>
 80007dc:	e224      	b.n	8000c28 <__aeabi_dadd+0x5ac>
 80007de:	2701      	movs	r7, #1
 80007e0:	2c38      	cmp	r4, #56	@ 0x38
 80007e2:	dc11      	bgt.n	8000808 <__aeabi_dadd+0x18c>
 80007e4:	0021      	movs	r1, r4
 80007e6:	291f      	cmp	r1, #31
 80007e8:	dd00      	ble.n	80007ec <__aeabi_dadd+0x170>
 80007ea:	e20b      	b.n	8000c04 <__aeabi_dadd+0x588>
 80007ec:	2420      	movs	r4, #32
 80007ee:	0037      	movs	r7, r6
 80007f0:	4648      	mov	r0, r9
 80007f2:	1a64      	subs	r4, r4, r1
 80007f4:	40a7      	lsls	r7, r4
 80007f6:	40c8      	lsrs	r0, r1
 80007f8:	4307      	orrs	r7, r0
 80007fa:	4648      	mov	r0, r9
 80007fc:	40a0      	lsls	r0, r4
 80007fe:	40ce      	lsrs	r6, r1
 8000800:	1e44      	subs	r4, r0, #1
 8000802:	41a0      	sbcs	r0, r4
 8000804:	1b9b      	subs	r3, r3, r6
 8000806:	4307      	orrs	r7, r0
 8000808:	1bd7      	subs	r7, r2, r7
 800080a:	42ba      	cmp	r2, r7
 800080c:	4192      	sbcs	r2, r2
 800080e:	4252      	negs	r2, r2
 8000810:	4665      	mov	r5, ip
 8000812:	4644      	mov	r4, r8
 8000814:	1a9e      	subs	r6, r3, r2
 8000816:	e783      	b.n	8000720 <__aeabi_dadd+0xa4>
 8000818:	2900      	cmp	r1, #0
 800081a:	dc00      	bgt.n	800081e <__aeabi_dadd+0x1a2>
 800081c:	e09c      	b.n	8000958 <__aeabi_dadd+0x2dc>
 800081e:	4647      	mov	r7, r8
 8000820:	2f00      	cmp	r7, #0
 8000822:	d167      	bne.n	80008f4 <__aeabi_dadd+0x278>
 8000824:	001f      	movs	r7, r3
 8000826:	4317      	orrs	r7, r2
 8000828:	d100      	bne.n	800082c <__aeabi_dadd+0x1b0>
 800082a:	e0e4      	b.n	80009f6 <__aeabi_dadd+0x37a>
 800082c:	1e48      	subs	r0, r1, #1
 800082e:	2901      	cmp	r1, #1
 8000830:	d100      	bne.n	8000834 <__aeabi_dadd+0x1b8>
 8000832:	e19b      	b.n	8000b6c <__aeabi_dadd+0x4f0>
 8000834:	4f74      	ldr	r7, [pc, #464]	@ (8000a08 <__aeabi_dadd+0x38c>)
 8000836:	42b9      	cmp	r1, r7
 8000838:	d100      	bne.n	800083c <__aeabi_dadd+0x1c0>
 800083a:	e0eb      	b.n	8000a14 <__aeabi_dadd+0x398>
 800083c:	2701      	movs	r7, #1
 800083e:	0001      	movs	r1, r0
 8000840:	2838      	cmp	r0, #56	@ 0x38
 8000842:	dc11      	bgt.n	8000868 <__aeabi_dadd+0x1ec>
 8000844:	291f      	cmp	r1, #31
 8000846:	dd00      	ble.n	800084a <__aeabi_dadd+0x1ce>
 8000848:	e1c7      	b.n	8000bda <__aeabi_dadd+0x55e>
 800084a:	2720      	movs	r7, #32
 800084c:	1a78      	subs	r0, r7, r1
 800084e:	001f      	movs	r7, r3
 8000850:	4684      	mov	ip, r0
 8000852:	4087      	lsls	r7, r0
 8000854:	0010      	movs	r0, r2
 8000856:	40c8      	lsrs	r0, r1
 8000858:	4307      	orrs	r7, r0
 800085a:	4660      	mov	r0, ip
 800085c:	4082      	lsls	r2, r0
 800085e:	40cb      	lsrs	r3, r1
 8000860:	1e50      	subs	r0, r2, #1
 8000862:	4182      	sbcs	r2, r0
 8000864:	18f6      	adds	r6, r6, r3
 8000866:	4317      	orrs	r7, r2
 8000868:	444f      	add	r7, r9
 800086a:	454f      	cmp	r7, r9
 800086c:	4180      	sbcs	r0, r0
 800086e:	4240      	negs	r0, r0
 8000870:	1836      	adds	r6, r6, r0
 8000872:	0233      	lsls	r3, r6, #8
 8000874:	d557      	bpl.n	8000926 <__aeabi_dadd+0x2aa>
 8000876:	4b64      	ldr	r3, [pc, #400]	@ (8000a08 <__aeabi_dadd+0x38c>)
 8000878:	3401      	adds	r4, #1
 800087a:	429c      	cmp	r4, r3
 800087c:	d045      	beq.n	800090a <__aeabi_dadd+0x28e>
 800087e:	2101      	movs	r1, #1
 8000880:	4b62      	ldr	r3, [pc, #392]	@ (8000a0c <__aeabi_dadd+0x390>)
 8000882:	087a      	lsrs	r2, r7, #1
 8000884:	401e      	ands	r6, r3
 8000886:	4039      	ands	r1, r7
 8000888:	430a      	orrs	r2, r1
 800088a:	07f7      	lsls	r7, r6, #31
 800088c:	4317      	orrs	r7, r2
 800088e:	0876      	lsrs	r6, r6, #1
 8000890:	e771      	b.n	8000776 <__aeabi_dadd+0xfa>
 8000892:	001f      	movs	r7, r3
 8000894:	4317      	orrs	r7, r2
 8000896:	d100      	bne.n	800089a <__aeabi_dadd+0x21e>
 8000898:	e0ad      	b.n	80009f6 <__aeabi_dadd+0x37a>
 800089a:	1e4f      	subs	r7, r1, #1
 800089c:	46bc      	mov	ip, r7
 800089e:	2901      	cmp	r1, #1
 80008a0:	d100      	bne.n	80008a4 <__aeabi_dadd+0x228>
 80008a2:	e182      	b.n	8000baa <__aeabi_dadd+0x52e>
 80008a4:	4f58      	ldr	r7, [pc, #352]	@ (8000a08 <__aeabi_dadd+0x38c>)
 80008a6:	42b9      	cmp	r1, r7
 80008a8:	d100      	bne.n	80008ac <__aeabi_dadd+0x230>
 80008aa:	e190      	b.n	8000bce <__aeabi_dadd+0x552>
 80008ac:	4661      	mov	r1, ip
 80008ae:	2701      	movs	r7, #1
 80008b0:	2938      	cmp	r1, #56	@ 0x38
 80008b2:	dd00      	ble.n	80008b6 <__aeabi_dadd+0x23a>
 80008b4:	e72e      	b.n	8000714 <__aeabi_dadd+0x98>
 80008b6:	e718      	b.n	80006ea <__aeabi_dadd+0x6e>
 80008b8:	4f55      	ldr	r7, [pc, #340]	@ (8000a10 <__aeabi_dadd+0x394>)
 80008ba:	1c61      	adds	r1, r4, #1
 80008bc:	4239      	tst	r1, r7
 80008be:	d000      	beq.n	80008c2 <__aeabi_dadd+0x246>
 80008c0:	e0d0      	b.n	8000a64 <__aeabi_dadd+0x3e8>
 80008c2:	0031      	movs	r1, r6
 80008c4:	4648      	mov	r0, r9
 80008c6:	001f      	movs	r7, r3
 80008c8:	4301      	orrs	r1, r0
 80008ca:	4317      	orrs	r7, r2
 80008cc:	2c00      	cmp	r4, #0
 80008ce:	d000      	beq.n	80008d2 <__aeabi_dadd+0x256>
 80008d0:	e13d      	b.n	8000b4e <__aeabi_dadd+0x4d2>
 80008d2:	2900      	cmp	r1, #0
 80008d4:	d100      	bne.n	80008d8 <__aeabi_dadd+0x25c>
 80008d6:	e1bc      	b.n	8000c52 <__aeabi_dadd+0x5d6>
 80008d8:	2f00      	cmp	r7, #0
 80008da:	d000      	beq.n	80008de <__aeabi_dadd+0x262>
 80008dc:	e1bf      	b.n	8000c5e <__aeabi_dadd+0x5e2>
 80008de:	464b      	mov	r3, r9
 80008e0:	2100      	movs	r1, #0
 80008e2:	08d8      	lsrs	r0, r3, #3
 80008e4:	0777      	lsls	r7, r6, #29
 80008e6:	4307      	orrs	r7, r0
 80008e8:	08f0      	lsrs	r0, r6, #3
 80008ea:	0306      	lsls	r6, r0, #12
 80008ec:	054c      	lsls	r4, r1, #21
 80008ee:	0b36      	lsrs	r6, r6, #12
 80008f0:	0d64      	lsrs	r4, r4, #21
 80008f2:	e00c      	b.n	800090e <__aeabi_dadd+0x292>
 80008f4:	4f44      	ldr	r7, [pc, #272]	@ (8000a08 <__aeabi_dadd+0x38c>)
 80008f6:	42bc      	cmp	r4, r7
 80008f8:	d100      	bne.n	80008fc <__aeabi_dadd+0x280>
 80008fa:	e08b      	b.n	8000a14 <__aeabi_dadd+0x398>
 80008fc:	2701      	movs	r7, #1
 80008fe:	2938      	cmp	r1, #56	@ 0x38
 8000900:	dcb2      	bgt.n	8000868 <__aeabi_dadd+0x1ec>
 8000902:	2780      	movs	r7, #128	@ 0x80
 8000904:	043f      	lsls	r7, r7, #16
 8000906:	433b      	orrs	r3, r7
 8000908:	e79c      	b.n	8000844 <__aeabi_dadd+0x1c8>
 800090a:	2600      	movs	r6, #0
 800090c:	2700      	movs	r7, #0
 800090e:	0524      	lsls	r4, r4, #20
 8000910:	4334      	orrs	r4, r6
 8000912:	07ed      	lsls	r5, r5, #31
 8000914:	432c      	orrs	r4, r5
 8000916:	0038      	movs	r0, r7
 8000918:	0021      	movs	r1, r4
 800091a:	b002      	add	sp, #8
 800091c:	bce0      	pop	{r5, r6, r7}
 800091e:	46ba      	mov	sl, r7
 8000920:	46b1      	mov	r9, r6
 8000922:	46a8      	mov	r8, r5
 8000924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000926:	077b      	lsls	r3, r7, #29
 8000928:	d004      	beq.n	8000934 <__aeabi_dadd+0x2b8>
 800092a:	230f      	movs	r3, #15
 800092c:	403b      	ands	r3, r7
 800092e:	2b04      	cmp	r3, #4
 8000930:	d000      	beq.n	8000934 <__aeabi_dadd+0x2b8>
 8000932:	e728      	b.n	8000786 <__aeabi_dadd+0x10a>
 8000934:	08f8      	lsrs	r0, r7, #3
 8000936:	4b34      	ldr	r3, [pc, #208]	@ (8000a08 <__aeabi_dadd+0x38c>)
 8000938:	0777      	lsls	r7, r6, #29
 800093a:	4307      	orrs	r7, r0
 800093c:	08f0      	lsrs	r0, r6, #3
 800093e:	429c      	cmp	r4, r3
 8000940:	d000      	beq.n	8000944 <__aeabi_dadd+0x2c8>
 8000942:	e24a      	b.n	8000dda <__aeabi_dadd+0x75e>
 8000944:	003b      	movs	r3, r7
 8000946:	4303      	orrs	r3, r0
 8000948:	d059      	beq.n	80009fe <__aeabi_dadd+0x382>
 800094a:	2680      	movs	r6, #128	@ 0x80
 800094c:	0336      	lsls	r6, r6, #12
 800094e:	4306      	orrs	r6, r0
 8000950:	0336      	lsls	r6, r6, #12
 8000952:	4c2d      	ldr	r4, [pc, #180]	@ (8000a08 <__aeabi_dadd+0x38c>)
 8000954:	0b36      	lsrs	r6, r6, #12
 8000956:	e7da      	b.n	800090e <__aeabi_dadd+0x292>
 8000958:	2900      	cmp	r1, #0
 800095a:	d061      	beq.n	8000a20 <__aeabi_dadd+0x3a4>
 800095c:	4641      	mov	r1, r8
 800095e:	1b09      	subs	r1, r1, r4
 8000960:	2c00      	cmp	r4, #0
 8000962:	d100      	bne.n	8000966 <__aeabi_dadd+0x2ea>
 8000964:	e0b9      	b.n	8000ada <__aeabi_dadd+0x45e>
 8000966:	4c28      	ldr	r4, [pc, #160]	@ (8000a08 <__aeabi_dadd+0x38c>)
 8000968:	45a0      	cmp	r8, r4
 800096a:	d100      	bne.n	800096e <__aeabi_dadd+0x2f2>
 800096c:	e1a5      	b.n	8000cba <__aeabi_dadd+0x63e>
 800096e:	2701      	movs	r7, #1
 8000970:	2938      	cmp	r1, #56	@ 0x38
 8000972:	dc13      	bgt.n	800099c <__aeabi_dadd+0x320>
 8000974:	2480      	movs	r4, #128	@ 0x80
 8000976:	0424      	lsls	r4, r4, #16
 8000978:	4326      	orrs	r6, r4
 800097a:	291f      	cmp	r1, #31
 800097c:	dd00      	ble.n	8000980 <__aeabi_dadd+0x304>
 800097e:	e1c8      	b.n	8000d12 <__aeabi_dadd+0x696>
 8000980:	2420      	movs	r4, #32
 8000982:	0037      	movs	r7, r6
 8000984:	4648      	mov	r0, r9
 8000986:	1a64      	subs	r4, r4, r1
 8000988:	40a7      	lsls	r7, r4
 800098a:	40c8      	lsrs	r0, r1
 800098c:	4307      	orrs	r7, r0
 800098e:	4648      	mov	r0, r9
 8000990:	40a0      	lsls	r0, r4
 8000992:	40ce      	lsrs	r6, r1
 8000994:	1e44      	subs	r4, r0, #1
 8000996:	41a0      	sbcs	r0, r4
 8000998:	199b      	adds	r3, r3, r6
 800099a:	4307      	orrs	r7, r0
 800099c:	18bf      	adds	r7, r7, r2
 800099e:	4297      	cmp	r7, r2
 80009a0:	4192      	sbcs	r2, r2
 80009a2:	4252      	negs	r2, r2
 80009a4:	4644      	mov	r4, r8
 80009a6:	18d6      	adds	r6, r2, r3
 80009a8:	e763      	b.n	8000872 <__aeabi_dadd+0x1f6>
 80009aa:	0038      	movs	r0, r7
 80009ac:	f001 fed0 	bl	8002750 <__clzsi2>
 80009b0:	0003      	movs	r3, r0
 80009b2:	3318      	adds	r3, #24
 80009b4:	2b1f      	cmp	r3, #31
 80009b6:	dc00      	bgt.n	80009ba <__aeabi_dadd+0x33e>
 80009b8:	e6bf      	b.n	800073a <__aeabi_dadd+0xbe>
 80009ba:	003a      	movs	r2, r7
 80009bc:	3808      	subs	r0, #8
 80009be:	4082      	lsls	r2, r0
 80009c0:	429c      	cmp	r4, r3
 80009c2:	dd00      	ble.n	80009c6 <__aeabi_dadd+0x34a>
 80009c4:	e083      	b.n	8000ace <__aeabi_dadd+0x452>
 80009c6:	1b1b      	subs	r3, r3, r4
 80009c8:	1c58      	adds	r0, r3, #1
 80009ca:	281f      	cmp	r0, #31
 80009cc:	dc00      	bgt.n	80009d0 <__aeabi_dadd+0x354>
 80009ce:	e1b4      	b.n	8000d3a <__aeabi_dadd+0x6be>
 80009d0:	0017      	movs	r7, r2
 80009d2:	3b1f      	subs	r3, #31
 80009d4:	40df      	lsrs	r7, r3
 80009d6:	2820      	cmp	r0, #32
 80009d8:	d005      	beq.n	80009e6 <__aeabi_dadd+0x36a>
 80009da:	2340      	movs	r3, #64	@ 0x40
 80009dc:	1a1b      	subs	r3, r3, r0
 80009de:	409a      	lsls	r2, r3
 80009e0:	1e53      	subs	r3, r2, #1
 80009e2:	419a      	sbcs	r2, r3
 80009e4:	4317      	orrs	r7, r2
 80009e6:	2400      	movs	r4, #0
 80009e8:	2f00      	cmp	r7, #0
 80009ea:	d00a      	beq.n	8000a02 <__aeabi_dadd+0x386>
 80009ec:	077b      	lsls	r3, r7, #29
 80009ee:	d000      	beq.n	80009f2 <__aeabi_dadd+0x376>
 80009f0:	e6c4      	b.n	800077c <__aeabi_dadd+0x100>
 80009f2:	0026      	movs	r6, r4
 80009f4:	e79e      	b.n	8000934 <__aeabi_dadd+0x2b8>
 80009f6:	464b      	mov	r3, r9
 80009f8:	000c      	movs	r4, r1
 80009fa:	08d8      	lsrs	r0, r3, #3
 80009fc:	e79b      	b.n	8000936 <__aeabi_dadd+0x2ba>
 80009fe:	2700      	movs	r7, #0
 8000a00:	4c01      	ldr	r4, [pc, #4]	@ (8000a08 <__aeabi_dadd+0x38c>)
 8000a02:	2600      	movs	r6, #0
 8000a04:	e783      	b.n	800090e <__aeabi_dadd+0x292>
 8000a06:	46c0      	nop			@ (mov r8, r8)
 8000a08:	000007ff 	.word	0x000007ff
 8000a0c:	ff7fffff 	.word	0xff7fffff
 8000a10:	000007fe 	.word	0x000007fe
 8000a14:	464b      	mov	r3, r9
 8000a16:	0777      	lsls	r7, r6, #29
 8000a18:	08d8      	lsrs	r0, r3, #3
 8000a1a:	4307      	orrs	r7, r0
 8000a1c:	08f0      	lsrs	r0, r6, #3
 8000a1e:	e791      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000a20:	4fcd      	ldr	r7, [pc, #820]	@ (8000d58 <__aeabi_dadd+0x6dc>)
 8000a22:	1c61      	adds	r1, r4, #1
 8000a24:	4239      	tst	r1, r7
 8000a26:	d16b      	bne.n	8000b00 <__aeabi_dadd+0x484>
 8000a28:	0031      	movs	r1, r6
 8000a2a:	4648      	mov	r0, r9
 8000a2c:	4301      	orrs	r1, r0
 8000a2e:	2c00      	cmp	r4, #0
 8000a30:	d000      	beq.n	8000a34 <__aeabi_dadd+0x3b8>
 8000a32:	e14b      	b.n	8000ccc <__aeabi_dadd+0x650>
 8000a34:	001f      	movs	r7, r3
 8000a36:	4317      	orrs	r7, r2
 8000a38:	2900      	cmp	r1, #0
 8000a3a:	d100      	bne.n	8000a3e <__aeabi_dadd+0x3c2>
 8000a3c:	e181      	b.n	8000d42 <__aeabi_dadd+0x6c6>
 8000a3e:	2f00      	cmp	r7, #0
 8000a40:	d100      	bne.n	8000a44 <__aeabi_dadd+0x3c8>
 8000a42:	e74c      	b.n	80008de <__aeabi_dadd+0x262>
 8000a44:	444a      	add	r2, r9
 8000a46:	454a      	cmp	r2, r9
 8000a48:	4180      	sbcs	r0, r0
 8000a4a:	18f6      	adds	r6, r6, r3
 8000a4c:	4240      	negs	r0, r0
 8000a4e:	1836      	adds	r6, r6, r0
 8000a50:	0233      	lsls	r3, r6, #8
 8000a52:	d500      	bpl.n	8000a56 <__aeabi_dadd+0x3da>
 8000a54:	e1b0      	b.n	8000db8 <__aeabi_dadd+0x73c>
 8000a56:	0017      	movs	r7, r2
 8000a58:	4691      	mov	r9, r2
 8000a5a:	4337      	orrs	r7, r6
 8000a5c:	d000      	beq.n	8000a60 <__aeabi_dadd+0x3e4>
 8000a5e:	e73e      	b.n	80008de <__aeabi_dadd+0x262>
 8000a60:	2600      	movs	r6, #0
 8000a62:	e754      	b.n	800090e <__aeabi_dadd+0x292>
 8000a64:	4649      	mov	r1, r9
 8000a66:	1a89      	subs	r1, r1, r2
 8000a68:	4688      	mov	r8, r1
 8000a6a:	45c1      	cmp	r9, r8
 8000a6c:	41bf      	sbcs	r7, r7
 8000a6e:	1af1      	subs	r1, r6, r3
 8000a70:	427f      	negs	r7, r7
 8000a72:	1bc9      	subs	r1, r1, r7
 8000a74:	020f      	lsls	r7, r1, #8
 8000a76:	d461      	bmi.n	8000b3c <__aeabi_dadd+0x4c0>
 8000a78:	4647      	mov	r7, r8
 8000a7a:	430f      	orrs	r7, r1
 8000a7c:	d100      	bne.n	8000a80 <__aeabi_dadd+0x404>
 8000a7e:	e0bd      	b.n	8000bfc <__aeabi_dadd+0x580>
 8000a80:	000e      	movs	r6, r1
 8000a82:	4647      	mov	r7, r8
 8000a84:	e651      	b.n	800072a <__aeabi_dadd+0xae>
 8000a86:	4cb5      	ldr	r4, [pc, #724]	@ (8000d5c <__aeabi_dadd+0x6e0>)
 8000a88:	45a0      	cmp	r8, r4
 8000a8a:	d100      	bne.n	8000a8e <__aeabi_dadd+0x412>
 8000a8c:	e100      	b.n	8000c90 <__aeabi_dadd+0x614>
 8000a8e:	2701      	movs	r7, #1
 8000a90:	2938      	cmp	r1, #56	@ 0x38
 8000a92:	dd00      	ble.n	8000a96 <__aeabi_dadd+0x41a>
 8000a94:	e6b8      	b.n	8000808 <__aeabi_dadd+0x18c>
 8000a96:	2480      	movs	r4, #128	@ 0x80
 8000a98:	0424      	lsls	r4, r4, #16
 8000a9a:	4326      	orrs	r6, r4
 8000a9c:	e6a3      	b.n	80007e6 <__aeabi_dadd+0x16a>
 8000a9e:	4eb0      	ldr	r6, [pc, #704]	@ (8000d60 <__aeabi_dadd+0x6e4>)
 8000aa0:	1ae4      	subs	r4, r4, r3
 8000aa2:	4016      	ands	r6, r2
 8000aa4:	077b      	lsls	r3, r7, #29
 8000aa6:	d000      	beq.n	8000aaa <__aeabi_dadd+0x42e>
 8000aa8:	e73f      	b.n	800092a <__aeabi_dadd+0x2ae>
 8000aaa:	e743      	b.n	8000934 <__aeabi_dadd+0x2b8>
 8000aac:	000f      	movs	r7, r1
 8000aae:	0018      	movs	r0, r3
 8000ab0:	3f20      	subs	r7, #32
 8000ab2:	40f8      	lsrs	r0, r7
 8000ab4:	4684      	mov	ip, r0
 8000ab6:	2920      	cmp	r1, #32
 8000ab8:	d003      	beq.n	8000ac2 <__aeabi_dadd+0x446>
 8000aba:	2740      	movs	r7, #64	@ 0x40
 8000abc:	1a79      	subs	r1, r7, r1
 8000abe:	408b      	lsls	r3, r1
 8000ac0:	431a      	orrs	r2, r3
 8000ac2:	1e53      	subs	r3, r2, #1
 8000ac4:	419a      	sbcs	r2, r3
 8000ac6:	4663      	mov	r3, ip
 8000ac8:	0017      	movs	r7, r2
 8000aca:	431f      	orrs	r7, r3
 8000acc:	e622      	b.n	8000714 <__aeabi_dadd+0x98>
 8000ace:	48a4      	ldr	r0, [pc, #656]	@ (8000d60 <__aeabi_dadd+0x6e4>)
 8000ad0:	1ae1      	subs	r1, r4, r3
 8000ad2:	4010      	ands	r0, r2
 8000ad4:	0747      	lsls	r7, r0, #29
 8000ad6:	08c0      	lsrs	r0, r0, #3
 8000ad8:	e707      	b.n	80008ea <__aeabi_dadd+0x26e>
 8000ada:	0034      	movs	r4, r6
 8000adc:	4648      	mov	r0, r9
 8000ade:	4304      	orrs	r4, r0
 8000ae0:	d100      	bne.n	8000ae4 <__aeabi_dadd+0x468>
 8000ae2:	e0fa      	b.n	8000cda <__aeabi_dadd+0x65e>
 8000ae4:	1e4c      	subs	r4, r1, #1
 8000ae6:	2901      	cmp	r1, #1
 8000ae8:	d100      	bne.n	8000aec <__aeabi_dadd+0x470>
 8000aea:	e0d7      	b.n	8000c9c <__aeabi_dadd+0x620>
 8000aec:	4f9b      	ldr	r7, [pc, #620]	@ (8000d5c <__aeabi_dadd+0x6e0>)
 8000aee:	42b9      	cmp	r1, r7
 8000af0:	d100      	bne.n	8000af4 <__aeabi_dadd+0x478>
 8000af2:	e0e2      	b.n	8000cba <__aeabi_dadd+0x63e>
 8000af4:	2701      	movs	r7, #1
 8000af6:	2c38      	cmp	r4, #56	@ 0x38
 8000af8:	dd00      	ble.n	8000afc <__aeabi_dadd+0x480>
 8000afa:	e74f      	b.n	800099c <__aeabi_dadd+0x320>
 8000afc:	0021      	movs	r1, r4
 8000afe:	e73c      	b.n	800097a <__aeabi_dadd+0x2fe>
 8000b00:	4c96      	ldr	r4, [pc, #600]	@ (8000d5c <__aeabi_dadd+0x6e0>)
 8000b02:	42a1      	cmp	r1, r4
 8000b04:	d100      	bne.n	8000b08 <__aeabi_dadd+0x48c>
 8000b06:	e0dd      	b.n	8000cc4 <__aeabi_dadd+0x648>
 8000b08:	444a      	add	r2, r9
 8000b0a:	454a      	cmp	r2, r9
 8000b0c:	4180      	sbcs	r0, r0
 8000b0e:	18f3      	adds	r3, r6, r3
 8000b10:	4240      	negs	r0, r0
 8000b12:	1818      	adds	r0, r3, r0
 8000b14:	07c7      	lsls	r7, r0, #31
 8000b16:	0852      	lsrs	r2, r2, #1
 8000b18:	4317      	orrs	r7, r2
 8000b1a:	0846      	lsrs	r6, r0, #1
 8000b1c:	0752      	lsls	r2, r2, #29
 8000b1e:	d005      	beq.n	8000b2c <__aeabi_dadd+0x4b0>
 8000b20:	220f      	movs	r2, #15
 8000b22:	000c      	movs	r4, r1
 8000b24:	403a      	ands	r2, r7
 8000b26:	2a04      	cmp	r2, #4
 8000b28:	d000      	beq.n	8000b2c <__aeabi_dadd+0x4b0>
 8000b2a:	e62c      	b.n	8000786 <__aeabi_dadd+0x10a>
 8000b2c:	0776      	lsls	r6, r6, #29
 8000b2e:	08ff      	lsrs	r7, r7, #3
 8000b30:	4337      	orrs	r7, r6
 8000b32:	0900      	lsrs	r0, r0, #4
 8000b34:	e6d9      	b.n	80008ea <__aeabi_dadd+0x26e>
 8000b36:	2700      	movs	r7, #0
 8000b38:	2600      	movs	r6, #0
 8000b3a:	e6e8      	b.n	800090e <__aeabi_dadd+0x292>
 8000b3c:	4649      	mov	r1, r9
 8000b3e:	1a57      	subs	r7, r2, r1
 8000b40:	42ba      	cmp	r2, r7
 8000b42:	4192      	sbcs	r2, r2
 8000b44:	1b9e      	subs	r6, r3, r6
 8000b46:	4252      	negs	r2, r2
 8000b48:	4665      	mov	r5, ip
 8000b4a:	1ab6      	subs	r6, r6, r2
 8000b4c:	e5ed      	b.n	800072a <__aeabi_dadd+0xae>
 8000b4e:	2900      	cmp	r1, #0
 8000b50:	d000      	beq.n	8000b54 <__aeabi_dadd+0x4d8>
 8000b52:	e0c6      	b.n	8000ce2 <__aeabi_dadd+0x666>
 8000b54:	2f00      	cmp	r7, #0
 8000b56:	d167      	bne.n	8000c28 <__aeabi_dadd+0x5ac>
 8000b58:	2680      	movs	r6, #128	@ 0x80
 8000b5a:	2500      	movs	r5, #0
 8000b5c:	4c7f      	ldr	r4, [pc, #508]	@ (8000d5c <__aeabi_dadd+0x6e0>)
 8000b5e:	0336      	lsls	r6, r6, #12
 8000b60:	e6d5      	b.n	800090e <__aeabi_dadd+0x292>
 8000b62:	4665      	mov	r5, ip
 8000b64:	000c      	movs	r4, r1
 8000b66:	001e      	movs	r6, r3
 8000b68:	08d0      	lsrs	r0, r2, #3
 8000b6a:	e6e4      	b.n	8000936 <__aeabi_dadd+0x2ba>
 8000b6c:	444a      	add	r2, r9
 8000b6e:	454a      	cmp	r2, r9
 8000b70:	4180      	sbcs	r0, r0
 8000b72:	18f3      	adds	r3, r6, r3
 8000b74:	4240      	negs	r0, r0
 8000b76:	1818      	adds	r0, r3, r0
 8000b78:	0011      	movs	r1, r2
 8000b7a:	0203      	lsls	r3, r0, #8
 8000b7c:	d400      	bmi.n	8000b80 <__aeabi_dadd+0x504>
 8000b7e:	e096      	b.n	8000cae <__aeabi_dadd+0x632>
 8000b80:	4b77      	ldr	r3, [pc, #476]	@ (8000d60 <__aeabi_dadd+0x6e4>)
 8000b82:	0849      	lsrs	r1, r1, #1
 8000b84:	4018      	ands	r0, r3
 8000b86:	07c3      	lsls	r3, r0, #31
 8000b88:	430b      	orrs	r3, r1
 8000b8a:	0844      	lsrs	r4, r0, #1
 8000b8c:	0749      	lsls	r1, r1, #29
 8000b8e:	d100      	bne.n	8000b92 <__aeabi_dadd+0x516>
 8000b90:	e129      	b.n	8000de6 <__aeabi_dadd+0x76a>
 8000b92:	220f      	movs	r2, #15
 8000b94:	401a      	ands	r2, r3
 8000b96:	2a04      	cmp	r2, #4
 8000b98:	d100      	bne.n	8000b9c <__aeabi_dadd+0x520>
 8000b9a:	e0ea      	b.n	8000d72 <__aeabi_dadd+0x6f6>
 8000b9c:	1d1f      	adds	r7, r3, #4
 8000b9e:	429f      	cmp	r7, r3
 8000ba0:	41b6      	sbcs	r6, r6
 8000ba2:	4276      	negs	r6, r6
 8000ba4:	1936      	adds	r6, r6, r4
 8000ba6:	2402      	movs	r4, #2
 8000ba8:	e6c4      	b.n	8000934 <__aeabi_dadd+0x2b8>
 8000baa:	4649      	mov	r1, r9
 8000bac:	1a8f      	subs	r7, r1, r2
 8000bae:	45b9      	cmp	r9, r7
 8000bb0:	4180      	sbcs	r0, r0
 8000bb2:	1af6      	subs	r6, r6, r3
 8000bb4:	4240      	negs	r0, r0
 8000bb6:	1a36      	subs	r6, r6, r0
 8000bb8:	0233      	lsls	r3, r6, #8
 8000bba:	d406      	bmi.n	8000bca <__aeabi_dadd+0x54e>
 8000bbc:	0773      	lsls	r3, r6, #29
 8000bbe:	08ff      	lsrs	r7, r7, #3
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	431f      	orrs	r7, r3
 8000bc4:	08f0      	lsrs	r0, r6, #3
 8000bc6:	e690      	b.n	80008ea <__aeabi_dadd+0x26e>
 8000bc8:	4665      	mov	r5, ip
 8000bca:	2401      	movs	r4, #1
 8000bcc:	e5ab      	b.n	8000726 <__aeabi_dadd+0xaa>
 8000bce:	464b      	mov	r3, r9
 8000bd0:	0777      	lsls	r7, r6, #29
 8000bd2:	08d8      	lsrs	r0, r3, #3
 8000bd4:	4307      	orrs	r7, r0
 8000bd6:	08f0      	lsrs	r0, r6, #3
 8000bd8:	e6b4      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000bda:	000f      	movs	r7, r1
 8000bdc:	0018      	movs	r0, r3
 8000bde:	3f20      	subs	r7, #32
 8000be0:	40f8      	lsrs	r0, r7
 8000be2:	4684      	mov	ip, r0
 8000be4:	2920      	cmp	r1, #32
 8000be6:	d003      	beq.n	8000bf0 <__aeabi_dadd+0x574>
 8000be8:	2740      	movs	r7, #64	@ 0x40
 8000bea:	1a79      	subs	r1, r7, r1
 8000bec:	408b      	lsls	r3, r1
 8000bee:	431a      	orrs	r2, r3
 8000bf0:	1e53      	subs	r3, r2, #1
 8000bf2:	419a      	sbcs	r2, r3
 8000bf4:	4663      	mov	r3, ip
 8000bf6:	0017      	movs	r7, r2
 8000bf8:	431f      	orrs	r7, r3
 8000bfa:	e635      	b.n	8000868 <__aeabi_dadd+0x1ec>
 8000bfc:	2500      	movs	r5, #0
 8000bfe:	2400      	movs	r4, #0
 8000c00:	2600      	movs	r6, #0
 8000c02:	e684      	b.n	800090e <__aeabi_dadd+0x292>
 8000c04:	000c      	movs	r4, r1
 8000c06:	0035      	movs	r5, r6
 8000c08:	3c20      	subs	r4, #32
 8000c0a:	40e5      	lsrs	r5, r4
 8000c0c:	2920      	cmp	r1, #32
 8000c0e:	d005      	beq.n	8000c1c <__aeabi_dadd+0x5a0>
 8000c10:	2440      	movs	r4, #64	@ 0x40
 8000c12:	1a61      	subs	r1, r4, r1
 8000c14:	408e      	lsls	r6, r1
 8000c16:	4649      	mov	r1, r9
 8000c18:	4331      	orrs	r1, r6
 8000c1a:	4689      	mov	r9, r1
 8000c1c:	4648      	mov	r0, r9
 8000c1e:	1e41      	subs	r1, r0, #1
 8000c20:	4188      	sbcs	r0, r1
 8000c22:	0007      	movs	r7, r0
 8000c24:	432f      	orrs	r7, r5
 8000c26:	e5ef      	b.n	8000808 <__aeabi_dadd+0x18c>
 8000c28:	08d2      	lsrs	r2, r2, #3
 8000c2a:	075f      	lsls	r7, r3, #29
 8000c2c:	4665      	mov	r5, ip
 8000c2e:	4317      	orrs	r7, r2
 8000c30:	08d8      	lsrs	r0, r3, #3
 8000c32:	e687      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000c34:	1a17      	subs	r7, r2, r0
 8000c36:	42ba      	cmp	r2, r7
 8000c38:	4192      	sbcs	r2, r2
 8000c3a:	1b9e      	subs	r6, r3, r6
 8000c3c:	4252      	negs	r2, r2
 8000c3e:	1ab6      	subs	r6, r6, r2
 8000c40:	0233      	lsls	r3, r6, #8
 8000c42:	d4c1      	bmi.n	8000bc8 <__aeabi_dadd+0x54c>
 8000c44:	0773      	lsls	r3, r6, #29
 8000c46:	08ff      	lsrs	r7, r7, #3
 8000c48:	4665      	mov	r5, ip
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	431f      	orrs	r7, r3
 8000c4e:	08f0      	lsrs	r0, r6, #3
 8000c50:	e64b      	b.n	80008ea <__aeabi_dadd+0x26e>
 8000c52:	2f00      	cmp	r7, #0
 8000c54:	d07b      	beq.n	8000d4e <__aeabi_dadd+0x6d2>
 8000c56:	4665      	mov	r5, ip
 8000c58:	001e      	movs	r6, r3
 8000c5a:	4691      	mov	r9, r2
 8000c5c:	e63f      	b.n	80008de <__aeabi_dadd+0x262>
 8000c5e:	1a81      	subs	r1, r0, r2
 8000c60:	4688      	mov	r8, r1
 8000c62:	45c1      	cmp	r9, r8
 8000c64:	41a4      	sbcs	r4, r4
 8000c66:	1af1      	subs	r1, r6, r3
 8000c68:	4264      	negs	r4, r4
 8000c6a:	1b09      	subs	r1, r1, r4
 8000c6c:	2480      	movs	r4, #128	@ 0x80
 8000c6e:	0424      	lsls	r4, r4, #16
 8000c70:	4221      	tst	r1, r4
 8000c72:	d077      	beq.n	8000d64 <__aeabi_dadd+0x6e8>
 8000c74:	1a10      	subs	r0, r2, r0
 8000c76:	4282      	cmp	r2, r0
 8000c78:	4192      	sbcs	r2, r2
 8000c7a:	0007      	movs	r7, r0
 8000c7c:	1b9e      	subs	r6, r3, r6
 8000c7e:	4252      	negs	r2, r2
 8000c80:	1ab6      	subs	r6, r6, r2
 8000c82:	4337      	orrs	r7, r6
 8000c84:	d000      	beq.n	8000c88 <__aeabi_dadd+0x60c>
 8000c86:	e0a0      	b.n	8000dca <__aeabi_dadd+0x74e>
 8000c88:	4665      	mov	r5, ip
 8000c8a:	2400      	movs	r4, #0
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e63e      	b.n	800090e <__aeabi_dadd+0x292>
 8000c90:	075f      	lsls	r7, r3, #29
 8000c92:	08d2      	lsrs	r2, r2, #3
 8000c94:	4665      	mov	r5, ip
 8000c96:	4317      	orrs	r7, r2
 8000c98:	08d8      	lsrs	r0, r3, #3
 8000c9a:	e653      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000c9c:	1881      	adds	r1, r0, r2
 8000c9e:	4291      	cmp	r1, r2
 8000ca0:	4192      	sbcs	r2, r2
 8000ca2:	18f0      	adds	r0, r6, r3
 8000ca4:	4252      	negs	r2, r2
 8000ca6:	1880      	adds	r0, r0, r2
 8000ca8:	0203      	lsls	r3, r0, #8
 8000caa:	d500      	bpl.n	8000cae <__aeabi_dadd+0x632>
 8000cac:	e768      	b.n	8000b80 <__aeabi_dadd+0x504>
 8000cae:	0747      	lsls	r7, r0, #29
 8000cb0:	08c9      	lsrs	r1, r1, #3
 8000cb2:	430f      	orrs	r7, r1
 8000cb4:	08c0      	lsrs	r0, r0, #3
 8000cb6:	2101      	movs	r1, #1
 8000cb8:	e617      	b.n	80008ea <__aeabi_dadd+0x26e>
 8000cba:	08d2      	lsrs	r2, r2, #3
 8000cbc:	075f      	lsls	r7, r3, #29
 8000cbe:	4317      	orrs	r7, r2
 8000cc0:	08d8      	lsrs	r0, r3, #3
 8000cc2:	e63f      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000cc4:	000c      	movs	r4, r1
 8000cc6:	2600      	movs	r6, #0
 8000cc8:	2700      	movs	r7, #0
 8000cca:	e620      	b.n	800090e <__aeabi_dadd+0x292>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	d156      	bne.n	8000d7e <__aeabi_dadd+0x702>
 8000cd0:	075f      	lsls	r7, r3, #29
 8000cd2:	08d2      	lsrs	r2, r2, #3
 8000cd4:	4317      	orrs	r7, r2
 8000cd6:	08d8      	lsrs	r0, r3, #3
 8000cd8:	e634      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000cda:	000c      	movs	r4, r1
 8000cdc:	001e      	movs	r6, r3
 8000cde:	08d0      	lsrs	r0, r2, #3
 8000ce0:	e629      	b.n	8000936 <__aeabi_dadd+0x2ba>
 8000ce2:	08c1      	lsrs	r1, r0, #3
 8000ce4:	0770      	lsls	r0, r6, #29
 8000ce6:	4301      	orrs	r1, r0
 8000ce8:	08f0      	lsrs	r0, r6, #3
 8000cea:	2f00      	cmp	r7, #0
 8000cec:	d062      	beq.n	8000db4 <__aeabi_dadd+0x738>
 8000cee:	2480      	movs	r4, #128	@ 0x80
 8000cf0:	0324      	lsls	r4, r4, #12
 8000cf2:	4220      	tst	r0, r4
 8000cf4:	d007      	beq.n	8000d06 <__aeabi_dadd+0x68a>
 8000cf6:	08de      	lsrs	r6, r3, #3
 8000cf8:	4226      	tst	r6, r4
 8000cfa:	d104      	bne.n	8000d06 <__aeabi_dadd+0x68a>
 8000cfc:	4665      	mov	r5, ip
 8000cfe:	0030      	movs	r0, r6
 8000d00:	08d1      	lsrs	r1, r2, #3
 8000d02:	075b      	lsls	r3, r3, #29
 8000d04:	4319      	orrs	r1, r3
 8000d06:	0f4f      	lsrs	r7, r1, #29
 8000d08:	00c9      	lsls	r1, r1, #3
 8000d0a:	08c9      	lsrs	r1, r1, #3
 8000d0c:	077f      	lsls	r7, r7, #29
 8000d0e:	430f      	orrs	r7, r1
 8000d10:	e618      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000d12:	000c      	movs	r4, r1
 8000d14:	0030      	movs	r0, r6
 8000d16:	3c20      	subs	r4, #32
 8000d18:	40e0      	lsrs	r0, r4
 8000d1a:	4684      	mov	ip, r0
 8000d1c:	2920      	cmp	r1, #32
 8000d1e:	d005      	beq.n	8000d2c <__aeabi_dadd+0x6b0>
 8000d20:	2440      	movs	r4, #64	@ 0x40
 8000d22:	1a61      	subs	r1, r4, r1
 8000d24:	408e      	lsls	r6, r1
 8000d26:	4649      	mov	r1, r9
 8000d28:	4331      	orrs	r1, r6
 8000d2a:	4689      	mov	r9, r1
 8000d2c:	4648      	mov	r0, r9
 8000d2e:	1e41      	subs	r1, r0, #1
 8000d30:	4188      	sbcs	r0, r1
 8000d32:	4661      	mov	r1, ip
 8000d34:	0007      	movs	r7, r0
 8000d36:	430f      	orrs	r7, r1
 8000d38:	e630      	b.n	800099c <__aeabi_dadd+0x320>
 8000d3a:	2120      	movs	r1, #32
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	1a09      	subs	r1, r1, r0
 8000d40:	e50e      	b.n	8000760 <__aeabi_dadd+0xe4>
 8000d42:	001e      	movs	r6, r3
 8000d44:	2f00      	cmp	r7, #0
 8000d46:	d000      	beq.n	8000d4a <__aeabi_dadd+0x6ce>
 8000d48:	e522      	b.n	8000790 <__aeabi_dadd+0x114>
 8000d4a:	2400      	movs	r4, #0
 8000d4c:	e758      	b.n	8000c00 <__aeabi_dadd+0x584>
 8000d4e:	2500      	movs	r5, #0
 8000d50:	2400      	movs	r4, #0
 8000d52:	2600      	movs	r6, #0
 8000d54:	e5db      	b.n	800090e <__aeabi_dadd+0x292>
 8000d56:	46c0      	nop			@ (mov r8, r8)
 8000d58:	000007fe 	.word	0x000007fe
 8000d5c:	000007ff 	.word	0x000007ff
 8000d60:	ff7fffff 	.word	0xff7fffff
 8000d64:	4647      	mov	r7, r8
 8000d66:	430f      	orrs	r7, r1
 8000d68:	d100      	bne.n	8000d6c <__aeabi_dadd+0x6f0>
 8000d6a:	e747      	b.n	8000bfc <__aeabi_dadd+0x580>
 8000d6c:	000e      	movs	r6, r1
 8000d6e:	46c1      	mov	r9, r8
 8000d70:	e5b5      	b.n	80008de <__aeabi_dadd+0x262>
 8000d72:	08df      	lsrs	r7, r3, #3
 8000d74:	0764      	lsls	r4, r4, #29
 8000d76:	2102      	movs	r1, #2
 8000d78:	4327      	orrs	r7, r4
 8000d7a:	0900      	lsrs	r0, r0, #4
 8000d7c:	e5b5      	b.n	80008ea <__aeabi_dadd+0x26e>
 8000d7e:	0019      	movs	r1, r3
 8000d80:	08c0      	lsrs	r0, r0, #3
 8000d82:	0777      	lsls	r7, r6, #29
 8000d84:	4307      	orrs	r7, r0
 8000d86:	4311      	orrs	r1, r2
 8000d88:	08f0      	lsrs	r0, r6, #3
 8000d8a:	2900      	cmp	r1, #0
 8000d8c:	d100      	bne.n	8000d90 <__aeabi_dadd+0x714>
 8000d8e:	e5d9      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000d90:	2180      	movs	r1, #128	@ 0x80
 8000d92:	0309      	lsls	r1, r1, #12
 8000d94:	4208      	tst	r0, r1
 8000d96:	d007      	beq.n	8000da8 <__aeabi_dadd+0x72c>
 8000d98:	08dc      	lsrs	r4, r3, #3
 8000d9a:	420c      	tst	r4, r1
 8000d9c:	d104      	bne.n	8000da8 <__aeabi_dadd+0x72c>
 8000d9e:	08d2      	lsrs	r2, r2, #3
 8000da0:	075b      	lsls	r3, r3, #29
 8000da2:	431a      	orrs	r2, r3
 8000da4:	0017      	movs	r7, r2
 8000da6:	0020      	movs	r0, r4
 8000da8:	0f7b      	lsrs	r3, r7, #29
 8000daa:	00ff      	lsls	r7, r7, #3
 8000dac:	08ff      	lsrs	r7, r7, #3
 8000dae:	075b      	lsls	r3, r3, #29
 8000db0:	431f      	orrs	r7, r3
 8000db2:	e5c7      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000db4:	000f      	movs	r7, r1
 8000db6:	e5c5      	b.n	8000944 <__aeabi_dadd+0x2c8>
 8000db8:	4b12      	ldr	r3, [pc, #72]	@ (8000e04 <__aeabi_dadd+0x788>)
 8000dba:	08d2      	lsrs	r2, r2, #3
 8000dbc:	4033      	ands	r3, r6
 8000dbe:	075f      	lsls	r7, r3, #29
 8000dc0:	025b      	lsls	r3, r3, #9
 8000dc2:	2401      	movs	r4, #1
 8000dc4:	4317      	orrs	r7, r2
 8000dc6:	0b1e      	lsrs	r6, r3, #12
 8000dc8:	e5a1      	b.n	800090e <__aeabi_dadd+0x292>
 8000dca:	4226      	tst	r6, r4
 8000dcc:	d012      	beq.n	8000df4 <__aeabi_dadd+0x778>
 8000dce:	4b0d      	ldr	r3, [pc, #52]	@ (8000e04 <__aeabi_dadd+0x788>)
 8000dd0:	4665      	mov	r5, ip
 8000dd2:	0002      	movs	r2, r0
 8000dd4:	2401      	movs	r4, #1
 8000dd6:	401e      	ands	r6, r3
 8000dd8:	e4e6      	b.n	80007a8 <__aeabi_dadd+0x12c>
 8000dda:	0021      	movs	r1, r4
 8000ddc:	e585      	b.n	80008ea <__aeabi_dadd+0x26e>
 8000dde:	0017      	movs	r7, r2
 8000de0:	e5a8      	b.n	8000934 <__aeabi_dadd+0x2b8>
 8000de2:	003a      	movs	r2, r7
 8000de4:	e4d4      	b.n	8000790 <__aeabi_dadd+0x114>
 8000de6:	08db      	lsrs	r3, r3, #3
 8000de8:	0764      	lsls	r4, r4, #29
 8000dea:	431c      	orrs	r4, r3
 8000dec:	0027      	movs	r7, r4
 8000dee:	2102      	movs	r1, #2
 8000df0:	0900      	lsrs	r0, r0, #4
 8000df2:	e57a      	b.n	80008ea <__aeabi_dadd+0x26e>
 8000df4:	08c0      	lsrs	r0, r0, #3
 8000df6:	0777      	lsls	r7, r6, #29
 8000df8:	4307      	orrs	r7, r0
 8000dfa:	4665      	mov	r5, ip
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	08f0      	lsrs	r0, r6, #3
 8000e00:	e573      	b.n	80008ea <__aeabi_dadd+0x26e>
 8000e02:	46c0      	nop			@ (mov r8, r8)
 8000e04:	ff7fffff 	.word	0xff7fffff

08000e08 <__aeabi_ddiv>:
 8000e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e0a:	46de      	mov	lr, fp
 8000e0c:	4645      	mov	r5, r8
 8000e0e:	4657      	mov	r7, sl
 8000e10:	464e      	mov	r6, r9
 8000e12:	b5e0      	push	{r5, r6, r7, lr}
 8000e14:	b087      	sub	sp, #28
 8000e16:	9200      	str	r2, [sp, #0]
 8000e18:	9301      	str	r3, [sp, #4]
 8000e1a:	030b      	lsls	r3, r1, #12
 8000e1c:	0b1b      	lsrs	r3, r3, #12
 8000e1e:	469b      	mov	fp, r3
 8000e20:	0fca      	lsrs	r2, r1, #31
 8000e22:	004b      	lsls	r3, r1, #1
 8000e24:	0004      	movs	r4, r0
 8000e26:	4680      	mov	r8, r0
 8000e28:	0d5b      	lsrs	r3, r3, #21
 8000e2a:	9202      	str	r2, [sp, #8]
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_ddiv+0x28>
 8000e2e:	e098      	b.n	8000f62 <__aeabi_ddiv+0x15a>
 8000e30:	4a7c      	ldr	r2, [pc, #496]	@ (8001024 <__aeabi_ddiv+0x21c>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d037      	beq.n	8000ea6 <__aeabi_ddiv+0x9e>
 8000e36:	4659      	mov	r1, fp
 8000e38:	0f42      	lsrs	r2, r0, #29
 8000e3a:	00c9      	lsls	r1, r1, #3
 8000e3c:	430a      	orrs	r2, r1
 8000e3e:	2180      	movs	r1, #128	@ 0x80
 8000e40:	0409      	lsls	r1, r1, #16
 8000e42:	4311      	orrs	r1, r2
 8000e44:	00c2      	lsls	r2, r0, #3
 8000e46:	4690      	mov	r8, r2
 8000e48:	4a77      	ldr	r2, [pc, #476]	@ (8001028 <__aeabi_ddiv+0x220>)
 8000e4a:	4689      	mov	r9, r1
 8000e4c:	4692      	mov	sl, r2
 8000e4e:	449a      	add	sl, r3
 8000e50:	2300      	movs	r3, #0
 8000e52:	2400      	movs	r4, #0
 8000e54:	9303      	str	r3, [sp, #12]
 8000e56:	9e00      	ldr	r6, [sp, #0]
 8000e58:	9f01      	ldr	r7, [sp, #4]
 8000e5a:	033b      	lsls	r3, r7, #12
 8000e5c:	0b1b      	lsrs	r3, r3, #12
 8000e5e:	469b      	mov	fp, r3
 8000e60:	007b      	lsls	r3, r7, #1
 8000e62:	0030      	movs	r0, r6
 8000e64:	0d5b      	lsrs	r3, r3, #21
 8000e66:	0ffd      	lsrs	r5, r7, #31
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d059      	beq.n	8000f20 <__aeabi_ddiv+0x118>
 8000e6c:	4a6d      	ldr	r2, [pc, #436]	@ (8001024 <__aeabi_ddiv+0x21c>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d048      	beq.n	8000f04 <__aeabi_ddiv+0xfc>
 8000e72:	4659      	mov	r1, fp
 8000e74:	0f72      	lsrs	r2, r6, #29
 8000e76:	00c9      	lsls	r1, r1, #3
 8000e78:	430a      	orrs	r2, r1
 8000e7a:	2180      	movs	r1, #128	@ 0x80
 8000e7c:	0409      	lsls	r1, r1, #16
 8000e7e:	4311      	orrs	r1, r2
 8000e80:	468b      	mov	fp, r1
 8000e82:	4969      	ldr	r1, [pc, #420]	@ (8001028 <__aeabi_ddiv+0x220>)
 8000e84:	00f2      	lsls	r2, r6, #3
 8000e86:	468c      	mov	ip, r1
 8000e88:	4651      	mov	r1, sl
 8000e8a:	4463      	add	r3, ip
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	469a      	mov	sl, r3
 8000e90:	2100      	movs	r1, #0
 8000e92:	9e02      	ldr	r6, [sp, #8]
 8000e94:	406e      	eors	r6, r5
 8000e96:	b2f6      	uxtb	r6, r6
 8000e98:	2c0f      	cmp	r4, #15
 8000e9a:	d900      	bls.n	8000e9e <__aeabi_ddiv+0x96>
 8000e9c:	e0ce      	b.n	800103c <__aeabi_ddiv+0x234>
 8000e9e:	4b63      	ldr	r3, [pc, #396]	@ (800102c <__aeabi_ddiv+0x224>)
 8000ea0:	00a4      	lsls	r4, r4, #2
 8000ea2:	591b      	ldr	r3, [r3, r4]
 8000ea4:	469f      	mov	pc, r3
 8000ea6:	465a      	mov	r2, fp
 8000ea8:	4302      	orrs	r2, r0
 8000eaa:	4691      	mov	r9, r2
 8000eac:	d000      	beq.n	8000eb0 <__aeabi_ddiv+0xa8>
 8000eae:	e090      	b.n	8000fd2 <__aeabi_ddiv+0x1ca>
 8000eb0:	469a      	mov	sl, r3
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	4690      	mov	r8, r2
 8000eb6:	2408      	movs	r4, #8
 8000eb8:	9303      	str	r3, [sp, #12]
 8000eba:	e7cc      	b.n	8000e56 <__aeabi_ddiv+0x4e>
 8000ebc:	46cb      	mov	fp, r9
 8000ebe:	4642      	mov	r2, r8
 8000ec0:	9d02      	ldr	r5, [sp, #8]
 8000ec2:	9903      	ldr	r1, [sp, #12]
 8000ec4:	2902      	cmp	r1, #2
 8000ec6:	d100      	bne.n	8000eca <__aeabi_ddiv+0xc2>
 8000ec8:	e1de      	b.n	8001288 <__aeabi_ddiv+0x480>
 8000eca:	2903      	cmp	r1, #3
 8000ecc:	d100      	bne.n	8000ed0 <__aeabi_ddiv+0xc8>
 8000ece:	e08d      	b.n	8000fec <__aeabi_ddiv+0x1e4>
 8000ed0:	2901      	cmp	r1, #1
 8000ed2:	d000      	beq.n	8000ed6 <__aeabi_ddiv+0xce>
 8000ed4:	e179      	b.n	80011ca <__aeabi_ddiv+0x3c2>
 8000ed6:	002e      	movs	r6, r5
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2300      	movs	r3, #0
 8000edc:	2400      	movs	r4, #0
 8000ede:	4690      	mov	r8, r2
 8000ee0:	051b      	lsls	r3, r3, #20
 8000ee2:	4323      	orrs	r3, r4
 8000ee4:	07f6      	lsls	r6, r6, #31
 8000ee6:	4333      	orrs	r3, r6
 8000ee8:	4640      	mov	r0, r8
 8000eea:	0019      	movs	r1, r3
 8000eec:	b007      	add	sp, #28
 8000eee:	bcf0      	pop	{r4, r5, r6, r7}
 8000ef0:	46bb      	mov	fp, r7
 8000ef2:	46b2      	mov	sl, r6
 8000ef4:	46a9      	mov	r9, r5
 8000ef6:	46a0      	mov	r8, r4
 8000ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000efa:	2200      	movs	r2, #0
 8000efc:	2400      	movs	r4, #0
 8000efe:	4690      	mov	r8, r2
 8000f00:	4b48      	ldr	r3, [pc, #288]	@ (8001024 <__aeabi_ddiv+0x21c>)
 8000f02:	e7ed      	b.n	8000ee0 <__aeabi_ddiv+0xd8>
 8000f04:	465a      	mov	r2, fp
 8000f06:	9b00      	ldr	r3, [sp, #0]
 8000f08:	431a      	orrs	r2, r3
 8000f0a:	4b49      	ldr	r3, [pc, #292]	@ (8001030 <__aeabi_ddiv+0x228>)
 8000f0c:	469c      	mov	ip, r3
 8000f0e:	44e2      	add	sl, ip
 8000f10:	2a00      	cmp	r2, #0
 8000f12:	d159      	bne.n	8000fc8 <__aeabi_ddiv+0x1c0>
 8000f14:	2302      	movs	r3, #2
 8000f16:	431c      	orrs	r4, r3
 8000f18:	2300      	movs	r3, #0
 8000f1a:	2102      	movs	r1, #2
 8000f1c:	469b      	mov	fp, r3
 8000f1e:	e7b8      	b.n	8000e92 <__aeabi_ddiv+0x8a>
 8000f20:	465a      	mov	r2, fp
 8000f22:	9b00      	ldr	r3, [sp, #0]
 8000f24:	431a      	orrs	r2, r3
 8000f26:	d049      	beq.n	8000fbc <__aeabi_ddiv+0x1b4>
 8000f28:	465b      	mov	r3, fp
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d100      	bne.n	8000f30 <__aeabi_ddiv+0x128>
 8000f2e:	e19c      	b.n	800126a <__aeabi_ddiv+0x462>
 8000f30:	4658      	mov	r0, fp
 8000f32:	f001 fc0d 	bl	8002750 <__clzsi2>
 8000f36:	0002      	movs	r2, r0
 8000f38:	0003      	movs	r3, r0
 8000f3a:	3a0b      	subs	r2, #11
 8000f3c:	271d      	movs	r7, #29
 8000f3e:	9e00      	ldr	r6, [sp, #0]
 8000f40:	1aba      	subs	r2, r7, r2
 8000f42:	0019      	movs	r1, r3
 8000f44:	4658      	mov	r0, fp
 8000f46:	40d6      	lsrs	r6, r2
 8000f48:	3908      	subs	r1, #8
 8000f4a:	4088      	lsls	r0, r1
 8000f4c:	0032      	movs	r2, r6
 8000f4e:	4302      	orrs	r2, r0
 8000f50:	4693      	mov	fp, r2
 8000f52:	9a00      	ldr	r2, [sp, #0]
 8000f54:	408a      	lsls	r2, r1
 8000f56:	4937      	ldr	r1, [pc, #220]	@ (8001034 <__aeabi_ddiv+0x22c>)
 8000f58:	4453      	add	r3, sl
 8000f5a:	468a      	mov	sl, r1
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	449a      	add	sl, r3
 8000f60:	e797      	b.n	8000e92 <__aeabi_ddiv+0x8a>
 8000f62:	465b      	mov	r3, fp
 8000f64:	4303      	orrs	r3, r0
 8000f66:	4699      	mov	r9, r3
 8000f68:	d021      	beq.n	8000fae <__aeabi_ddiv+0x1a6>
 8000f6a:	465b      	mov	r3, fp
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d100      	bne.n	8000f72 <__aeabi_ddiv+0x16a>
 8000f70:	e169      	b.n	8001246 <__aeabi_ddiv+0x43e>
 8000f72:	4658      	mov	r0, fp
 8000f74:	f001 fbec 	bl	8002750 <__clzsi2>
 8000f78:	230b      	movs	r3, #11
 8000f7a:	425b      	negs	r3, r3
 8000f7c:	469c      	mov	ip, r3
 8000f7e:	0002      	movs	r2, r0
 8000f80:	4484      	add	ip, r0
 8000f82:	4666      	mov	r6, ip
 8000f84:	231d      	movs	r3, #29
 8000f86:	1b9b      	subs	r3, r3, r6
 8000f88:	0026      	movs	r6, r4
 8000f8a:	0011      	movs	r1, r2
 8000f8c:	4658      	mov	r0, fp
 8000f8e:	40de      	lsrs	r6, r3
 8000f90:	3908      	subs	r1, #8
 8000f92:	4088      	lsls	r0, r1
 8000f94:	0033      	movs	r3, r6
 8000f96:	4303      	orrs	r3, r0
 8000f98:	4699      	mov	r9, r3
 8000f9a:	0023      	movs	r3, r4
 8000f9c:	408b      	lsls	r3, r1
 8000f9e:	4698      	mov	r8, r3
 8000fa0:	4b25      	ldr	r3, [pc, #148]	@ (8001038 <__aeabi_ddiv+0x230>)
 8000fa2:	2400      	movs	r4, #0
 8000fa4:	1a9b      	subs	r3, r3, r2
 8000fa6:	469a      	mov	sl, r3
 8000fa8:	2300      	movs	r3, #0
 8000faa:	9303      	str	r3, [sp, #12]
 8000fac:	e753      	b.n	8000e56 <__aeabi_ddiv+0x4e>
 8000fae:	2300      	movs	r3, #0
 8000fb0:	4698      	mov	r8, r3
 8000fb2:	469a      	mov	sl, r3
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	2404      	movs	r4, #4
 8000fb8:	9303      	str	r3, [sp, #12]
 8000fba:	e74c      	b.n	8000e56 <__aeabi_ddiv+0x4e>
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	431c      	orrs	r4, r3
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	469b      	mov	fp, r3
 8000fc6:	e764      	b.n	8000e92 <__aeabi_ddiv+0x8a>
 8000fc8:	2303      	movs	r3, #3
 8000fca:	0032      	movs	r2, r6
 8000fcc:	2103      	movs	r1, #3
 8000fce:	431c      	orrs	r4, r3
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_ddiv+0x8a>
 8000fd2:	469a      	mov	sl, r3
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	46d9      	mov	r9, fp
 8000fd8:	240c      	movs	r4, #12
 8000fda:	9303      	str	r3, [sp, #12]
 8000fdc:	e73b      	b.n	8000e56 <__aeabi_ddiv+0x4e>
 8000fde:	2300      	movs	r3, #0
 8000fe0:	2480      	movs	r4, #128	@ 0x80
 8000fe2:	4698      	mov	r8, r3
 8000fe4:	2600      	movs	r6, #0
 8000fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8001024 <__aeabi_ddiv+0x21c>)
 8000fe8:	0324      	lsls	r4, r4, #12
 8000fea:	e779      	b.n	8000ee0 <__aeabi_ddiv+0xd8>
 8000fec:	2480      	movs	r4, #128	@ 0x80
 8000fee:	465b      	mov	r3, fp
 8000ff0:	0324      	lsls	r4, r4, #12
 8000ff2:	431c      	orrs	r4, r3
 8000ff4:	0324      	lsls	r4, r4, #12
 8000ff6:	002e      	movs	r6, r5
 8000ff8:	4690      	mov	r8, r2
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	@ (8001024 <__aeabi_ddiv+0x21c>)
 8000ffc:	0b24      	lsrs	r4, r4, #12
 8000ffe:	e76f      	b.n	8000ee0 <__aeabi_ddiv+0xd8>
 8001000:	2480      	movs	r4, #128	@ 0x80
 8001002:	464b      	mov	r3, r9
 8001004:	0324      	lsls	r4, r4, #12
 8001006:	4223      	tst	r3, r4
 8001008:	d002      	beq.n	8001010 <__aeabi_ddiv+0x208>
 800100a:	465b      	mov	r3, fp
 800100c:	4223      	tst	r3, r4
 800100e:	d0f0      	beq.n	8000ff2 <__aeabi_ddiv+0x1ea>
 8001010:	2480      	movs	r4, #128	@ 0x80
 8001012:	464b      	mov	r3, r9
 8001014:	0324      	lsls	r4, r4, #12
 8001016:	431c      	orrs	r4, r3
 8001018:	0324      	lsls	r4, r4, #12
 800101a:	9e02      	ldr	r6, [sp, #8]
 800101c:	4b01      	ldr	r3, [pc, #4]	@ (8001024 <__aeabi_ddiv+0x21c>)
 800101e:	0b24      	lsrs	r4, r4, #12
 8001020:	e75e      	b.n	8000ee0 <__aeabi_ddiv+0xd8>
 8001022:	46c0      	nop			@ (mov r8, r8)
 8001024:	000007ff 	.word	0x000007ff
 8001028:	fffffc01 	.word	0xfffffc01
 800102c:	08008e78 	.word	0x08008e78
 8001030:	fffff801 	.word	0xfffff801
 8001034:	000003f3 	.word	0x000003f3
 8001038:	fffffc0d 	.word	0xfffffc0d
 800103c:	45cb      	cmp	fp, r9
 800103e:	d200      	bcs.n	8001042 <__aeabi_ddiv+0x23a>
 8001040:	e0f8      	b.n	8001234 <__aeabi_ddiv+0x42c>
 8001042:	d100      	bne.n	8001046 <__aeabi_ddiv+0x23e>
 8001044:	e0f3      	b.n	800122e <__aeabi_ddiv+0x426>
 8001046:	2301      	movs	r3, #1
 8001048:	425b      	negs	r3, r3
 800104a:	469c      	mov	ip, r3
 800104c:	4644      	mov	r4, r8
 800104e:	4648      	mov	r0, r9
 8001050:	2500      	movs	r5, #0
 8001052:	44e2      	add	sl, ip
 8001054:	465b      	mov	r3, fp
 8001056:	0e17      	lsrs	r7, r2, #24
 8001058:	021b      	lsls	r3, r3, #8
 800105a:	431f      	orrs	r7, r3
 800105c:	0c19      	lsrs	r1, r3, #16
 800105e:	043b      	lsls	r3, r7, #16
 8001060:	0212      	lsls	r2, r2, #8
 8001062:	9700      	str	r7, [sp, #0]
 8001064:	0c1f      	lsrs	r7, r3, #16
 8001066:	4691      	mov	r9, r2
 8001068:	9102      	str	r1, [sp, #8]
 800106a:	9703      	str	r7, [sp, #12]
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	0002      	movs	r2, r0
 8001072:	437a      	muls	r2, r7
 8001074:	040b      	lsls	r3, r1, #16
 8001076:	0c21      	lsrs	r1, r4, #16
 8001078:	4680      	mov	r8, r0
 800107a:	4319      	orrs	r1, r3
 800107c:	428a      	cmp	r2, r1
 800107e:	d909      	bls.n	8001094 <__aeabi_ddiv+0x28c>
 8001080:	9f00      	ldr	r7, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	46bc      	mov	ip, r7
 8001086:	425b      	negs	r3, r3
 8001088:	4461      	add	r1, ip
 800108a:	469c      	mov	ip, r3
 800108c:	44e0      	add	r8, ip
 800108e:	428f      	cmp	r7, r1
 8001090:	d800      	bhi.n	8001094 <__aeabi_ddiv+0x28c>
 8001092:	e15c      	b.n	800134e <__aeabi_ddiv+0x546>
 8001094:	1a88      	subs	r0, r1, r2
 8001096:	9902      	ldr	r1, [sp, #8]
 8001098:	f7ff f8d6 	bl	8000248 <__aeabi_uidivmod>
 800109c:	9a03      	ldr	r2, [sp, #12]
 800109e:	0424      	lsls	r4, r4, #16
 80010a0:	4342      	muls	r2, r0
 80010a2:	0409      	lsls	r1, r1, #16
 80010a4:	0c24      	lsrs	r4, r4, #16
 80010a6:	0003      	movs	r3, r0
 80010a8:	430c      	orrs	r4, r1
 80010aa:	42a2      	cmp	r2, r4
 80010ac:	d906      	bls.n	80010bc <__aeabi_ddiv+0x2b4>
 80010ae:	9900      	ldr	r1, [sp, #0]
 80010b0:	3b01      	subs	r3, #1
 80010b2:	468c      	mov	ip, r1
 80010b4:	4464      	add	r4, ip
 80010b6:	42a1      	cmp	r1, r4
 80010b8:	d800      	bhi.n	80010bc <__aeabi_ddiv+0x2b4>
 80010ba:	e142      	b.n	8001342 <__aeabi_ddiv+0x53a>
 80010bc:	1aa0      	subs	r0, r4, r2
 80010be:	4642      	mov	r2, r8
 80010c0:	0412      	lsls	r2, r2, #16
 80010c2:	431a      	orrs	r2, r3
 80010c4:	4693      	mov	fp, r2
 80010c6:	464b      	mov	r3, r9
 80010c8:	4659      	mov	r1, fp
 80010ca:	0c1b      	lsrs	r3, r3, #16
 80010cc:	001f      	movs	r7, r3
 80010ce:	9304      	str	r3, [sp, #16]
 80010d0:	040b      	lsls	r3, r1, #16
 80010d2:	4649      	mov	r1, r9
 80010d4:	0409      	lsls	r1, r1, #16
 80010d6:	0c09      	lsrs	r1, r1, #16
 80010d8:	000c      	movs	r4, r1
 80010da:	0c1b      	lsrs	r3, r3, #16
 80010dc:	435c      	muls	r4, r3
 80010de:	0c12      	lsrs	r2, r2, #16
 80010e0:	437b      	muls	r3, r7
 80010e2:	4688      	mov	r8, r1
 80010e4:	4351      	muls	r1, r2
 80010e6:	437a      	muls	r2, r7
 80010e8:	0c27      	lsrs	r7, r4, #16
 80010ea:	46bc      	mov	ip, r7
 80010ec:	185b      	adds	r3, r3, r1
 80010ee:	4463      	add	r3, ip
 80010f0:	4299      	cmp	r1, r3
 80010f2:	d903      	bls.n	80010fc <__aeabi_ddiv+0x2f4>
 80010f4:	2180      	movs	r1, #128	@ 0x80
 80010f6:	0249      	lsls	r1, r1, #9
 80010f8:	468c      	mov	ip, r1
 80010fa:	4462      	add	r2, ip
 80010fc:	0c19      	lsrs	r1, r3, #16
 80010fe:	0424      	lsls	r4, r4, #16
 8001100:	041b      	lsls	r3, r3, #16
 8001102:	0c24      	lsrs	r4, r4, #16
 8001104:	188a      	adds	r2, r1, r2
 8001106:	191c      	adds	r4, r3, r4
 8001108:	4290      	cmp	r0, r2
 800110a:	d302      	bcc.n	8001112 <__aeabi_ddiv+0x30a>
 800110c:	d116      	bne.n	800113c <__aeabi_ddiv+0x334>
 800110e:	42a5      	cmp	r5, r4
 8001110:	d214      	bcs.n	800113c <__aeabi_ddiv+0x334>
 8001112:	465b      	mov	r3, fp
 8001114:	9f00      	ldr	r7, [sp, #0]
 8001116:	3b01      	subs	r3, #1
 8001118:	444d      	add	r5, r9
 800111a:	9305      	str	r3, [sp, #20]
 800111c:	454d      	cmp	r5, r9
 800111e:	419b      	sbcs	r3, r3
 8001120:	46bc      	mov	ip, r7
 8001122:	425b      	negs	r3, r3
 8001124:	4463      	add	r3, ip
 8001126:	18c0      	adds	r0, r0, r3
 8001128:	4287      	cmp	r7, r0
 800112a:	d300      	bcc.n	800112e <__aeabi_ddiv+0x326>
 800112c:	e102      	b.n	8001334 <__aeabi_ddiv+0x52c>
 800112e:	4282      	cmp	r2, r0
 8001130:	d900      	bls.n	8001134 <__aeabi_ddiv+0x32c>
 8001132:	e129      	b.n	8001388 <__aeabi_ddiv+0x580>
 8001134:	d100      	bne.n	8001138 <__aeabi_ddiv+0x330>
 8001136:	e124      	b.n	8001382 <__aeabi_ddiv+0x57a>
 8001138:	9b05      	ldr	r3, [sp, #20]
 800113a:	469b      	mov	fp, r3
 800113c:	1b2c      	subs	r4, r5, r4
 800113e:	42a5      	cmp	r5, r4
 8001140:	41ad      	sbcs	r5, r5
 8001142:	9b00      	ldr	r3, [sp, #0]
 8001144:	1a80      	subs	r0, r0, r2
 8001146:	426d      	negs	r5, r5
 8001148:	1b40      	subs	r0, r0, r5
 800114a:	4283      	cmp	r3, r0
 800114c:	d100      	bne.n	8001150 <__aeabi_ddiv+0x348>
 800114e:	e10f      	b.n	8001370 <__aeabi_ddiv+0x568>
 8001150:	9902      	ldr	r1, [sp, #8]
 8001152:	f7ff f879 	bl	8000248 <__aeabi_uidivmod>
 8001156:	9a03      	ldr	r2, [sp, #12]
 8001158:	040b      	lsls	r3, r1, #16
 800115a:	4342      	muls	r2, r0
 800115c:	0c21      	lsrs	r1, r4, #16
 800115e:	0005      	movs	r5, r0
 8001160:	4319      	orrs	r1, r3
 8001162:	428a      	cmp	r2, r1
 8001164:	d900      	bls.n	8001168 <__aeabi_ddiv+0x360>
 8001166:	e0cb      	b.n	8001300 <__aeabi_ddiv+0x4f8>
 8001168:	1a88      	subs	r0, r1, r2
 800116a:	9902      	ldr	r1, [sp, #8]
 800116c:	f7ff f86c 	bl	8000248 <__aeabi_uidivmod>
 8001170:	9a03      	ldr	r2, [sp, #12]
 8001172:	0424      	lsls	r4, r4, #16
 8001174:	4342      	muls	r2, r0
 8001176:	0409      	lsls	r1, r1, #16
 8001178:	0c24      	lsrs	r4, r4, #16
 800117a:	0003      	movs	r3, r0
 800117c:	430c      	orrs	r4, r1
 800117e:	42a2      	cmp	r2, r4
 8001180:	d900      	bls.n	8001184 <__aeabi_ddiv+0x37c>
 8001182:	e0ca      	b.n	800131a <__aeabi_ddiv+0x512>
 8001184:	4641      	mov	r1, r8
 8001186:	1aa4      	subs	r4, r4, r2
 8001188:	042a      	lsls	r2, r5, #16
 800118a:	431a      	orrs	r2, r3
 800118c:	9f04      	ldr	r7, [sp, #16]
 800118e:	0413      	lsls	r3, r2, #16
 8001190:	0c1b      	lsrs	r3, r3, #16
 8001192:	4359      	muls	r1, r3
 8001194:	4640      	mov	r0, r8
 8001196:	437b      	muls	r3, r7
 8001198:	469c      	mov	ip, r3
 800119a:	0c15      	lsrs	r5, r2, #16
 800119c:	4368      	muls	r0, r5
 800119e:	0c0b      	lsrs	r3, r1, #16
 80011a0:	4484      	add	ip, r0
 80011a2:	4463      	add	r3, ip
 80011a4:	437d      	muls	r5, r7
 80011a6:	4298      	cmp	r0, r3
 80011a8:	d903      	bls.n	80011b2 <__aeabi_ddiv+0x3aa>
 80011aa:	2080      	movs	r0, #128	@ 0x80
 80011ac:	0240      	lsls	r0, r0, #9
 80011ae:	4684      	mov	ip, r0
 80011b0:	4465      	add	r5, ip
 80011b2:	0c18      	lsrs	r0, r3, #16
 80011b4:	0409      	lsls	r1, r1, #16
 80011b6:	041b      	lsls	r3, r3, #16
 80011b8:	0c09      	lsrs	r1, r1, #16
 80011ba:	1940      	adds	r0, r0, r5
 80011bc:	185b      	adds	r3, r3, r1
 80011be:	4284      	cmp	r4, r0
 80011c0:	d327      	bcc.n	8001212 <__aeabi_ddiv+0x40a>
 80011c2:	d023      	beq.n	800120c <__aeabi_ddiv+0x404>
 80011c4:	2301      	movs	r3, #1
 80011c6:	0035      	movs	r5, r6
 80011c8:	431a      	orrs	r2, r3
 80011ca:	4b94      	ldr	r3, [pc, #592]	@ (800141c <__aeabi_ddiv+0x614>)
 80011cc:	4453      	add	r3, sl
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	dd60      	ble.n	8001294 <__aeabi_ddiv+0x48c>
 80011d2:	0751      	lsls	r1, r2, #29
 80011d4:	d000      	beq.n	80011d8 <__aeabi_ddiv+0x3d0>
 80011d6:	e086      	b.n	80012e6 <__aeabi_ddiv+0x4de>
 80011d8:	002e      	movs	r6, r5
 80011da:	08d1      	lsrs	r1, r2, #3
 80011dc:	465a      	mov	r2, fp
 80011de:	01d2      	lsls	r2, r2, #7
 80011e0:	d506      	bpl.n	80011f0 <__aeabi_ddiv+0x3e8>
 80011e2:	465a      	mov	r2, fp
 80011e4:	4b8e      	ldr	r3, [pc, #568]	@ (8001420 <__aeabi_ddiv+0x618>)
 80011e6:	401a      	ands	r2, r3
 80011e8:	2380      	movs	r3, #128	@ 0x80
 80011ea:	4693      	mov	fp, r2
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	4453      	add	r3, sl
 80011f0:	4a8c      	ldr	r2, [pc, #560]	@ (8001424 <__aeabi_ddiv+0x61c>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	dd00      	ble.n	80011f8 <__aeabi_ddiv+0x3f0>
 80011f6:	e680      	b.n	8000efa <__aeabi_ddiv+0xf2>
 80011f8:	465a      	mov	r2, fp
 80011fa:	0752      	lsls	r2, r2, #29
 80011fc:	430a      	orrs	r2, r1
 80011fe:	4690      	mov	r8, r2
 8001200:	465a      	mov	r2, fp
 8001202:	055b      	lsls	r3, r3, #21
 8001204:	0254      	lsls	r4, r2, #9
 8001206:	0b24      	lsrs	r4, r4, #12
 8001208:	0d5b      	lsrs	r3, r3, #21
 800120a:	e669      	b.n	8000ee0 <__aeabi_ddiv+0xd8>
 800120c:	0035      	movs	r5, r6
 800120e:	2b00      	cmp	r3, #0
 8001210:	d0db      	beq.n	80011ca <__aeabi_ddiv+0x3c2>
 8001212:	9d00      	ldr	r5, [sp, #0]
 8001214:	1e51      	subs	r1, r2, #1
 8001216:	46ac      	mov	ip, r5
 8001218:	4464      	add	r4, ip
 800121a:	42ac      	cmp	r4, r5
 800121c:	d200      	bcs.n	8001220 <__aeabi_ddiv+0x418>
 800121e:	e09e      	b.n	800135e <__aeabi_ddiv+0x556>
 8001220:	4284      	cmp	r4, r0
 8001222:	d200      	bcs.n	8001226 <__aeabi_ddiv+0x41e>
 8001224:	e0e1      	b.n	80013ea <__aeabi_ddiv+0x5e2>
 8001226:	d100      	bne.n	800122a <__aeabi_ddiv+0x422>
 8001228:	e0ee      	b.n	8001408 <__aeabi_ddiv+0x600>
 800122a:	000a      	movs	r2, r1
 800122c:	e7ca      	b.n	80011c4 <__aeabi_ddiv+0x3bc>
 800122e:	4542      	cmp	r2, r8
 8001230:	d900      	bls.n	8001234 <__aeabi_ddiv+0x42c>
 8001232:	e708      	b.n	8001046 <__aeabi_ddiv+0x23e>
 8001234:	464b      	mov	r3, r9
 8001236:	07dc      	lsls	r4, r3, #31
 8001238:	0858      	lsrs	r0, r3, #1
 800123a:	4643      	mov	r3, r8
 800123c:	085b      	lsrs	r3, r3, #1
 800123e:	431c      	orrs	r4, r3
 8001240:	4643      	mov	r3, r8
 8001242:	07dd      	lsls	r5, r3, #31
 8001244:	e706      	b.n	8001054 <__aeabi_ddiv+0x24c>
 8001246:	f001 fa83 	bl	8002750 <__clzsi2>
 800124a:	2315      	movs	r3, #21
 800124c:	469c      	mov	ip, r3
 800124e:	4484      	add	ip, r0
 8001250:	0002      	movs	r2, r0
 8001252:	4663      	mov	r3, ip
 8001254:	3220      	adds	r2, #32
 8001256:	2b1c      	cmp	r3, #28
 8001258:	dc00      	bgt.n	800125c <__aeabi_ddiv+0x454>
 800125a:	e692      	b.n	8000f82 <__aeabi_ddiv+0x17a>
 800125c:	0023      	movs	r3, r4
 800125e:	3808      	subs	r0, #8
 8001260:	4083      	lsls	r3, r0
 8001262:	4699      	mov	r9, r3
 8001264:	2300      	movs	r3, #0
 8001266:	4698      	mov	r8, r3
 8001268:	e69a      	b.n	8000fa0 <__aeabi_ddiv+0x198>
 800126a:	f001 fa71 	bl	8002750 <__clzsi2>
 800126e:	0002      	movs	r2, r0
 8001270:	0003      	movs	r3, r0
 8001272:	3215      	adds	r2, #21
 8001274:	3320      	adds	r3, #32
 8001276:	2a1c      	cmp	r2, #28
 8001278:	dc00      	bgt.n	800127c <__aeabi_ddiv+0x474>
 800127a:	e65f      	b.n	8000f3c <__aeabi_ddiv+0x134>
 800127c:	9900      	ldr	r1, [sp, #0]
 800127e:	3808      	subs	r0, #8
 8001280:	4081      	lsls	r1, r0
 8001282:	2200      	movs	r2, #0
 8001284:	468b      	mov	fp, r1
 8001286:	e666      	b.n	8000f56 <__aeabi_ddiv+0x14e>
 8001288:	2200      	movs	r2, #0
 800128a:	002e      	movs	r6, r5
 800128c:	2400      	movs	r4, #0
 800128e:	4690      	mov	r8, r2
 8001290:	4b65      	ldr	r3, [pc, #404]	@ (8001428 <__aeabi_ddiv+0x620>)
 8001292:	e625      	b.n	8000ee0 <__aeabi_ddiv+0xd8>
 8001294:	002e      	movs	r6, r5
 8001296:	2101      	movs	r1, #1
 8001298:	1ac9      	subs	r1, r1, r3
 800129a:	2938      	cmp	r1, #56	@ 0x38
 800129c:	dd00      	ble.n	80012a0 <__aeabi_ddiv+0x498>
 800129e:	e61b      	b.n	8000ed8 <__aeabi_ddiv+0xd0>
 80012a0:	291f      	cmp	r1, #31
 80012a2:	dc7e      	bgt.n	80013a2 <__aeabi_ddiv+0x59a>
 80012a4:	4861      	ldr	r0, [pc, #388]	@ (800142c <__aeabi_ddiv+0x624>)
 80012a6:	0014      	movs	r4, r2
 80012a8:	4450      	add	r0, sl
 80012aa:	465b      	mov	r3, fp
 80012ac:	4082      	lsls	r2, r0
 80012ae:	4083      	lsls	r3, r0
 80012b0:	40cc      	lsrs	r4, r1
 80012b2:	1e50      	subs	r0, r2, #1
 80012b4:	4182      	sbcs	r2, r0
 80012b6:	4323      	orrs	r3, r4
 80012b8:	431a      	orrs	r2, r3
 80012ba:	465b      	mov	r3, fp
 80012bc:	40cb      	lsrs	r3, r1
 80012be:	0751      	lsls	r1, r2, #29
 80012c0:	d009      	beq.n	80012d6 <__aeabi_ddiv+0x4ce>
 80012c2:	210f      	movs	r1, #15
 80012c4:	4011      	ands	r1, r2
 80012c6:	2904      	cmp	r1, #4
 80012c8:	d005      	beq.n	80012d6 <__aeabi_ddiv+0x4ce>
 80012ca:	1d11      	adds	r1, r2, #4
 80012cc:	4291      	cmp	r1, r2
 80012ce:	4192      	sbcs	r2, r2
 80012d0:	4252      	negs	r2, r2
 80012d2:	189b      	adds	r3, r3, r2
 80012d4:	000a      	movs	r2, r1
 80012d6:	0219      	lsls	r1, r3, #8
 80012d8:	d400      	bmi.n	80012dc <__aeabi_ddiv+0x4d4>
 80012da:	e09b      	b.n	8001414 <__aeabi_ddiv+0x60c>
 80012dc:	2200      	movs	r2, #0
 80012de:	2301      	movs	r3, #1
 80012e0:	2400      	movs	r4, #0
 80012e2:	4690      	mov	r8, r2
 80012e4:	e5fc      	b.n	8000ee0 <__aeabi_ddiv+0xd8>
 80012e6:	210f      	movs	r1, #15
 80012e8:	4011      	ands	r1, r2
 80012ea:	2904      	cmp	r1, #4
 80012ec:	d100      	bne.n	80012f0 <__aeabi_ddiv+0x4e8>
 80012ee:	e773      	b.n	80011d8 <__aeabi_ddiv+0x3d0>
 80012f0:	1d11      	adds	r1, r2, #4
 80012f2:	4291      	cmp	r1, r2
 80012f4:	4192      	sbcs	r2, r2
 80012f6:	4252      	negs	r2, r2
 80012f8:	002e      	movs	r6, r5
 80012fa:	08c9      	lsrs	r1, r1, #3
 80012fc:	4493      	add	fp, r2
 80012fe:	e76d      	b.n	80011dc <__aeabi_ddiv+0x3d4>
 8001300:	9b00      	ldr	r3, [sp, #0]
 8001302:	3d01      	subs	r5, #1
 8001304:	469c      	mov	ip, r3
 8001306:	4461      	add	r1, ip
 8001308:	428b      	cmp	r3, r1
 800130a:	d900      	bls.n	800130e <__aeabi_ddiv+0x506>
 800130c:	e72c      	b.n	8001168 <__aeabi_ddiv+0x360>
 800130e:	428a      	cmp	r2, r1
 8001310:	d800      	bhi.n	8001314 <__aeabi_ddiv+0x50c>
 8001312:	e729      	b.n	8001168 <__aeabi_ddiv+0x360>
 8001314:	1e85      	subs	r5, r0, #2
 8001316:	4461      	add	r1, ip
 8001318:	e726      	b.n	8001168 <__aeabi_ddiv+0x360>
 800131a:	9900      	ldr	r1, [sp, #0]
 800131c:	3b01      	subs	r3, #1
 800131e:	468c      	mov	ip, r1
 8001320:	4464      	add	r4, ip
 8001322:	42a1      	cmp	r1, r4
 8001324:	d900      	bls.n	8001328 <__aeabi_ddiv+0x520>
 8001326:	e72d      	b.n	8001184 <__aeabi_ddiv+0x37c>
 8001328:	42a2      	cmp	r2, r4
 800132a:	d800      	bhi.n	800132e <__aeabi_ddiv+0x526>
 800132c:	e72a      	b.n	8001184 <__aeabi_ddiv+0x37c>
 800132e:	1e83      	subs	r3, r0, #2
 8001330:	4464      	add	r4, ip
 8001332:	e727      	b.n	8001184 <__aeabi_ddiv+0x37c>
 8001334:	4287      	cmp	r7, r0
 8001336:	d000      	beq.n	800133a <__aeabi_ddiv+0x532>
 8001338:	e6fe      	b.n	8001138 <__aeabi_ddiv+0x330>
 800133a:	45a9      	cmp	r9, r5
 800133c:	d900      	bls.n	8001340 <__aeabi_ddiv+0x538>
 800133e:	e6fb      	b.n	8001138 <__aeabi_ddiv+0x330>
 8001340:	e6f5      	b.n	800112e <__aeabi_ddiv+0x326>
 8001342:	42a2      	cmp	r2, r4
 8001344:	d800      	bhi.n	8001348 <__aeabi_ddiv+0x540>
 8001346:	e6b9      	b.n	80010bc <__aeabi_ddiv+0x2b4>
 8001348:	1e83      	subs	r3, r0, #2
 800134a:	4464      	add	r4, ip
 800134c:	e6b6      	b.n	80010bc <__aeabi_ddiv+0x2b4>
 800134e:	428a      	cmp	r2, r1
 8001350:	d800      	bhi.n	8001354 <__aeabi_ddiv+0x54c>
 8001352:	e69f      	b.n	8001094 <__aeabi_ddiv+0x28c>
 8001354:	46bc      	mov	ip, r7
 8001356:	1e83      	subs	r3, r0, #2
 8001358:	4698      	mov	r8, r3
 800135a:	4461      	add	r1, ip
 800135c:	e69a      	b.n	8001094 <__aeabi_ddiv+0x28c>
 800135e:	000a      	movs	r2, r1
 8001360:	4284      	cmp	r4, r0
 8001362:	d000      	beq.n	8001366 <__aeabi_ddiv+0x55e>
 8001364:	e72e      	b.n	80011c4 <__aeabi_ddiv+0x3bc>
 8001366:	454b      	cmp	r3, r9
 8001368:	d000      	beq.n	800136c <__aeabi_ddiv+0x564>
 800136a:	e72b      	b.n	80011c4 <__aeabi_ddiv+0x3bc>
 800136c:	0035      	movs	r5, r6
 800136e:	e72c      	b.n	80011ca <__aeabi_ddiv+0x3c2>
 8001370:	4b2a      	ldr	r3, [pc, #168]	@ (800141c <__aeabi_ddiv+0x614>)
 8001372:	4a2f      	ldr	r2, [pc, #188]	@ (8001430 <__aeabi_ddiv+0x628>)
 8001374:	4453      	add	r3, sl
 8001376:	4592      	cmp	sl, r2
 8001378:	db43      	blt.n	8001402 <__aeabi_ddiv+0x5fa>
 800137a:	2201      	movs	r2, #1
 800137c:	2100      	movs	r1, #0
 800137e:	4493      	add	fp, r2
 8001380:	e72c      	b.n	80011dc <__aeabi_ddiv+0x3d4>
 8001382:	42ac      	cmp	r4, r5
 8001384:	d800      	bhi.n	8001388 <__aeabi_ddiv+0x580>
 8001386:	e6d7      	b.n	8001138 <__aeabi_ddiv+0x330>
 8001388:	2302      	movs	r3, #2
 800138a:	425b      	negs	r3, r3
 800138c:	469c      	mov	ip, r3
 800138e:	9900      	ldr	r1, [sp, #0]
 8001390:	444d      	add	r5, r9
 8001392:	454d      	cmp	r5, r9
 8001394:	419b      	sbcs	r3, r3
 8001396:	44e3      	add	fp, ip
 8001398:	468c      	mov	ip, r1
 800139a:	425b      	negs	r3, r3
 800139c:	4463      	add	r3, ip
 800139e:	18c0      	adds	r0, r0, r3
 80013a0:	e6cc      	b.n	800113c <__aeabi_ddiv+0x334>
 80013a2:	201f      	movs	r0, #31
 80013a4:	4240      	negs	r0, r0
 80013a6:	1ac3      	subs	r3, r0, r3
 80013a8:	4658      	mov	r0, fp
 80013aa:	40d8      	lsrs	r0, r3
 80013ac:	2920      	cmp	r1, #32
 80013ae:	d004      	beq.n	80013ba <__aeabi_ddiv+0x5b2>
 80013b0:	4659      	mov	r1, fp
 80013b2:	4b20      	ldr	r3, [pc, #128]	@ (8001434 <__aeabi_ddiv+0x62c>)
 80013b4:	4453      	add	r3, sl
 80013b6:	4099      	lsls	r1, r3
 80013b8:	430a      	orrs	r2, r1
 80013ba:	1e53      	subs	r3, r2, #1
 80013bc:	419a      	sbcs	r2, r3
 80013be:	2307      	movs	r3, #7
 80013c0:	0019      	movs	r1, r3
 80013c2:	4302      	orrs	r2, r0
 80013c4:	2400      	movs	r4, #0
 80013c6:	4011      	ands	r1, r2
 80013c8:	4213      	tst	r3, r2
 80013ca:	d009      	beq.n	80013e0 <__aeabi_ddiv+0x5d8>
 80013cc:	3308      	adds	r3, #8
 80013ce:	4013      	ands	r3, r2
 80013d0:	2b04      	cmp	r3, #4
 80013d2:	d01d      	beq.n	8001410 <__aeabi_ddiv+0x608>
 80013d4:	1d13      	adds	r3, r2, #4
 80013d6:	4293      	cmp	r3, r2
 80013d8:	4189      	sbcs	r1, r1
 80013da:	001a      	movs	r2, r3
 80013dc:	4249      	negs	r1, r1
 80013de:	0749      	lsls	r1, r1, #29
 80013e0:	08d2      	lsrs	r2, r2, #3
 80013e2:	430a      	orrs	r2, r1
 80013e4:	4690      	mov	r8, r2
 80013e6:	2300      	movs	r3, #0
 80013e8:	e57a      	b.n	8000ee0 <__aeabi_ddiv+0xd8>
 80013ea:	4649      	mov	r1, r9
 80013ec:	9f00      	ldr	r7, [sp, #0]
 80013ee:	004d      	lsls	r5, r1, #1
 80013f0:	454d      	cmp	r5, r9
 80013f2:	4189      	sbcs	r1, r1
 80013f4:	46bc      	mov	ip, r7
 80013f6:	4249      	negs	r1, r1
 80013f8:	4461      	add	r1, ip
 80013fa:	46a9      	mov	r9, r5
 80013fc:	3a02      	subs	r2, #2
 80013fe:	1864      	adds	r4, r4, r1
 8001400:	e7ae      	b.n	8001360 <__aeabi_ddiv+0x558>
 8001402:	2201      	movs	r2, #1
 8001404:	4252      	negs	r2, r2
 8001406:	e746      	b.n	8001296 <__aeabi_ddiv+0x48e>
 8001408:	4599      	cmp	r9, r3
 800140a:	d3ee      	bcc.n	80013ea <__aeabi_ddiv+0x5e2>
 800140c:	000a      	movs	r2, r1
 800140e:	e7aa      	b.n	8001366 <__aeabi_ddiv+0x55e>
 8001410:	2100      	movs	r1, #0
 8001412:	e7e5      	b.n	80013e0 <__aeabi_ddiv+0x5d8>
 8001414:	0759      	lsls	r1, r3, #29
 8001416:	025b      	lsls	r3, r3, #9
 8001418:	0b1c      	lsrs	r4, r3, #12
 800141a:	e7e1      	b.n	80013e0 <__aeabi_ddiv+0x5d8>
 800141c:	000003ff 	.word	0x000003ff
 8001420:	feffffff 	.word	0xfeffffff
 8001424:	000007fe 	.word	0x000007fe
 8001428:	000007ff 	.word	0x000007ff
 800142c:	0000041e 	.word	0x0000041e
 8001430:	fffffc02 	.word	0xfffffc02
 8001434:	0000043e 	.word	0x0000043e

08001438 <__eqdf2>:
 8001438:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143a:	4657      	mov	r7, sl
 800143c:	46de      	mov	lr, fp
 800143e:	464e      	mov	r6, r9
 8001440:	4645      	mov	r5, r8
 8001442:	b5e0      	push	{r5, r6, r7, lr}
 8001444:	000d      	movs	r5, r1
 8001446:	0004      	movs	r4, r0
 8001448:	0fe8      	lsrs	r0, r5, #31
 800144a:	4683      	mov	fp, r0
 800144c:	0309      	lsls	r1, r1, #12
 800144e:	0fd8      	lsrs	r0, r3, #31
 8001450:	0b09      	lsrs	r1, r1, #12
 8001452:	4682      	mov	sl, r0
 8001454:	4819      	ldr	r0, [pc, #100]	@ (80014bc <__eqdf2+0x84>)
 8001456:	468c      	mov	ip, r1
 8001458:	031f      	lsls	r7, r3, #12
 800145a:	0069      	lsls	r1, r5, #1
 800145c:	005e      	lsls	r6, r3, #1
 800145e:	0d49      	lsrs	r1, r1, #21
 8001460:	0b3f      	lsrs	r7, r7, #12
 8001462:	0d76      	lsrs	r6, r6, #21
 8001464:	4281      	cmp	r1, r0
 8001466:	d018      	beq.n	800149a <__eqdf2+0x62>
 8001468:	4286      	cmp	r6, r0
 800146a:	d00f      	beq.n	800148c <__eqdf2+0x54>
 800146c:	2001      	movs	r0, #1
 800146e:	42b1      	cmp	r1, r6
 8001470:	d10d      	bne.n	800148e <__eqdf2+0x56>
 8001472:	45bc      	cmp	ip, r7
 8001474:	d10b      	bne.n	800148e <__eqdf2+0x56>
 8001476:	4294      	cmp	r4, r2
 8001478:	d109      	bne.n	800148e <__eqdf2+0x56>
 800147a:	45d3      	cmp	fp, sl
 800147c:	d01c      	beq.n	80014b8 <__eqdf2+0x80>
 800147e:	2900      	cmp	r1, #0
 8001480:	d105      	bne.n	800148e <__eqdf2+0x56>
 8001482:	4660      	mov	r0, ip
 8001484:	4320      	orrs	r0, r4
 8001486:	1e43      	subs	r3, r0, #1
 8001488:	4198      	sbcs	r0, r3
 800148a:	e000      	b.n	800148e <__eqdf2+0x56>
 800148c:	2001      	movs	r0, #1
 800148e:	bcf0      	pop	{r4, r5, r6, r7}
 8001490:	46bb      	mov	fp, r7
 8001492:	46b2      	mov	sl, r6
 8001494:	46a9      	mov	r9, r5
 8001496:	46a0      	mov	r8, r4
 8001498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149a:	2001      	movs	r0, #1
 800149c:	428e      	cmp	r6, r1
 800149e:	d1f6      	bne.n	800148e <__eqdf2+0x56>
 80014a0:	4661      	mov	r1, ip
 80014a2:	4339      	orrs	r1, r7
 80014a4:	000f      	movs	r7, r1
 80014a6:	4317      	orrs	r7, r2
 80014a8:	4327      	orrs	r7, r4
 80014aa:	d1f0      	bne.n	800148e <__eqdf2+0x56>
 80014ac:	465b      	mov	r3, fp
 80014ae:	4652      	mov	r2, sl
 80014b0:	1a98      	subs	r0, r3, r2
 80014b2:	1e43      	subs	r3, r0, #1
 80014b4:	4198      	sbcs	r0, r3
 80014b6:	e7ea      	b.n	800148e <__eqdf2+0x56>
 80014b8:	2000      	movs	r0, #0
 80014ba:	e7e8      	b.n	800148e <__eqdf2+0x56>
 80014bc:	000007ff 	.word	0x000007ff

080014c0 <__gedf2>:
 80014c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014c2:	4657      	mov	r7, sl
 80014c4:	464e      	mov	r6, r9
 80014c6:	4645      	mov	r5, r8
 80014c8:	46de      	mov	lr, fp
 80014ca:	b5e0      	push	{r5, r6, r7, lr}
 80014cc:	000d      	movs	r5, r1
 80014ce:	030e      	lsls	r6, r1, #12
 80014d0:	0049      	lsls	r1, r1, #1
 80014d2:	0d49      	lsrs	r1, r1, #21
 80014d4:	468a      	mov	sl, r1
 80014d6:	0fdf      	lsrs	r7, r3, #31
 80014d8:	0fe9      	lsrs	r1, r5, #31
 80014da:	46bc      	mov	ip, r7
 80014dc:	b083      	sub	sp, #12
 80014de:	4f2f      	ldr	r7, [pc, #188]	@ (800159c <__gedf2+0xdc>)
 80014e0:	0004      	movs	r4, r0
 80014e2:	4680      	mov	r8, r0
 80014e4:	9101      	str	r1, [sp, #4]
 80014e6:	0058      	lsls	r0, r3, #1
 80014e8:	0319      	lsls	r1, r3, #12
 80014ea:	4691      	mov	r9, r2
 80014ec:	0b36      	lsrs	r6, r6, #12
 80014ee:	0b09      	lsrs	r1, r1, #12
 80014f0:	0d40      	lsrs	r0, r0, #21
 80014f2:	45ba      	cmp	sl, r7
 80014f4:	d01d      	beq.n	8001532 <__gedf2+0x72>
 80014f6:	42b8      	cmp	r0, r7
 80014f8:	d00d      	beq.n	8001516 <__gedf2+0x56>
 80014fa:	4657      	mov	r7, sl
 80014fc:	2f00      	cmp	r7, #0
 80014fe:	d12a      	bne.n	8001556 <__gedf2+0x96>
 8001500:	4334      	orrs	r4, r6
 8001502:	2800      	cmp	r0, #0
 8001504:	d124      	bne.n	8001550 <__gedf2+0x90>
 8001506:	430a      	orrs	r2, r1
 8001508:	d036      	beq.n	8001578 <__gedf2+0xb8>
 800150a:	2c00      	cmp	r4, #0
 800150c:	d141      	bne.n	8001592 <__gedf2+0xd2>
 800150e:	4663      	mov	r3, ip
 8001510:	0058      	lsls	r0, r3, #1
 8001512:	3801      	subs	r0, #1
 8001514:	e015      	b.n	8001542 <__gedf2+0x82>
 8001516:	4311      	orrs	r1, r2
 8001518:	d138      	bne.n	800158c <__gedf2+0xcc>
 800151a:	4653      	mov	r3, sl
 800151c:	2b00      	cmp	r3, #0
 800151e:	d101      	bne.n	8001524 <__gedf2+0x64>
 8001520:	4326      	orrs	r6, r4
 8001522:	d0f4      	beq.n	800150e <__gedf2+0x4e>
 8001524:	9b01      	ldr	r3, [sp, #4]
 8001526:	4563      	cmp	r3, ip
 8001528:	d107      	bne.n	800153a <__gedf2+0x7a>
 800152a:	9b01      	ldr	r3, [sp, #4]
 800152c:	0058      	lsls	r0, r3, #1
 800152e:	3801      	subs	r0, #1
 8001530:	e007      	b.n	8001542 <__gedf2+0x82>
 8001532:	4326      	orrs	r6, r4
 8001534:	d12a      	bne.n	800158c <__gedf2+0xcc>
 8001536:	4550      	cmp	r0, sl
 8001538:	d021      	beq.n	800157e <__gedf2+0xbe>
 800153a:	2001      	movs	r0, #1
 800153c:	9b01      	ldr	r3, [sp, #4]
 800153e:	425f      	negs	r7, r3
 8001540:	4338      	orrs	r0, r7
 8001542:	b003      	add	sp, #12
 8001544:	bcf0      	pop	{r4, r5, r6, r7}
 8001546:	46bb      	mov	fp, r7
 8001548:	46b2      	mov	sl, r6
 800154a:	46a9      	mov	r9, r5
 800154c:	46a0      	mov	r8, r4
 800154e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001550:	2c00      	cmp	r4, #0
 8001552:	d0dc      	beq.n	800150e <__gedf2+0x4e>
 8001554:	e7e6      	b.n	8001524 <__gedf2+0x64>
 8001556:	2800      	cmp	r0, #0
 8001558:	d0ef      	beq.n	800153a <__gedf2+0x7a>
 800155a:	9b01      	ldr	r3, [sp, #4]
 800155c:	4563      	cmp	r3, ip
 800155e:	d1ec      	bne.n	800153a <__gedf2+0x7a>
 8001560:	4582      	cmp	sl, r0
 8001562:	dcea      	bgt.n	800153a <__gedf2+0x7a>
 8001564:	dbe1      	blt.n	800152a <__gedf2+0x6a>
 8001566:	428e      	cmp	r6, r1
 8001568:	d8e7      	bhi.n	800153a <__gedf2+0x7a>
 800156a:	d1de      	bne.n	800152a <__gedf2+0x6a>
 800156c:	45c8      	cmp	r8, r9
 800156e:	d8e4      	bhi.n	800153a <__gedf2+0x7a>
 8001570:	2000      	movs	r0, #0
 8001572:	45c8      	cmp	r8, r9
 8001574:	d2e5      	bcs.n	8001542 <__gedf2+0x82>
 8001576:	e7d8      	b.n	800152a <__gedf2+0x6a>
 8001578:	2c00      	cmp	r4, #0
 800157a:	d0e2      	beq.n	8001542 <__gedf2+0x82>
 800157c:	e7dd      	b.n	800153a <__gedf2+0x7a>
 800157e:	4311      	orrs	r1, r2
 8001580:	d104      	bne.n	800158c <__gedf2+0xcc>
 8001582:	9b01      	ldr	r3, [sp, #4]
 8001584:	4563      	cmp	r3, ip
 8001586:	d1d8      	bne.n	800153a <__gedf2+0x7a>
 8001588:	2000      	movs	r0, #0
 800158a:	e7da      	b.n	8001542 <__gedf2+0x82>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7d7      	b.n	8001542 <__gedf2+0x82>
 8001592:	9b01      	ldr	r3, [sp, #4]
 8001594:	4563      	cmp	r3, ip
 8001596:	d0e6      	beq.n	8001566 <__gedf2+0xa6>
 8001598:	e7cf      	b.n	800153a <__gedf2+0x7a>
 800159a:	46c0      	nop			@ (mov r8, r8)
 800159c:	000007ff 	.word	0x000007ff

080015a0 <__ledf2>:
 80015a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a2:	4657      	mov	r7, sl
 80015a4:	464e      	mov	r6, r9
 80015a6:	4645      	mov	r5, r8
 80015a8:	46de      	mov	lr, fp
 80015aa:	b5e0      	push	{r5, r6, r7, lr}
 80015ac:	000d      	movs	r5, r1
 80015ae:	030e      	lsls	r6, r1, #12
 80015b0:	0049      	lsls	r1, r1, #1
 80015b2:	0d49      	lsrs	r1, r1, #21
 80015b4:	468a      	mov	sl, r1
 80015b6:	0fdf      	lsrs	r7, r3, #31
 80015b8:	0fe9      	lsrs	r1, r5, #31
 80015ba:	46bc      	mov	ip, r7
 80015bc:	b083      	sub	sp, #12
 80015be:	4f2e      	ldr	r7, [pc, #184]	@ (8001678 <__ledf2+0xd8>)
 80015c0:	0004      	movs	r4, r0
 80015c2:	4680      	mov	r8, r0
 80015c4:	9101      	str	r1, [sp, #4]
 80015c6:	0058      	lsls	r0, r3, #1
 80015c8:	0319      	lsls	r1, r3, #12
 80015ca:	4691      	mov	r9, r2
 80015cc:	0b36      	lsrs	r6, r6, #12
 80015ce:	0b09      	lsrs	r1, r1, #12
 80015d0:	0d40      	lsrs	r0, r0, #21
 80015d2:	45ba      	cmp	sl, r7
 80015d4:	d01e      	beq.n	8001614 <__ledf2+0x74>
 80015d6:	42b8      	cmp	r0, r7
 80015d8:	d00d      	beq.n	80015f6 <__ledf2+0x56>
 80015da:	4657      	mov	r7, sl
 80015dc:	2f00      	cmp	r7, #0
 80015de:	d127      	bne.n	8001630 <__ledf2+0x90>
 80015e0:	4334      	orrs	r4, r6
 80015e2:	2800      	cmp	r0, #0
 80015e4:	d133      	bne.n	800164e <__ledf2+0xae>
 80015e6:	430a      	orrs	r2, r1
 80015e8:	d034      	beq.n	8001654 <__ledf2+0xb4>
 80015ea:	2c00      	cmp	r4, #0
 80015ec:	d140      	bne.n	8001670 <__ledf2+0xd0>
 80015ee:	4663      	mov	r3, ip
 80015f0:	0058      	lsls	r0, r3, #1
 80015f2:	3801      	subs	r0, #1
 80015f4:	e015      	b.n	8001622 <__ledf2+0x82>
 80015f6:	4311      	orrs	r1, r2
 80015f8:	d112      	bne.n	8001620 <__ledf2+0x80>
 80015fa:	4653      	mov	r3, sl
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <__ledf2+0x64>
 8001600:	4326      	orrs	r6, r4
 8001602:	d0f4      	beq.n	80015ee <__ledf2+0x4e>
 8001604:	9b01      	ldr	r3, [sp, #4]
 8001606:	4563      	cmp	r3, ip
 8001608:	d01d      	beq.n	8001646 <__ledf2+0xa6>
 800160a:	2001      	movs	r0, #1
 800160c:	9b01      	ldr	r3, [sp, #4]
 800160e:	425f      	negs	r7, r3
 8001610:	4338      	orrs	r0, r7
 8001612:	e006      	b.n	8001622 <__ledf2+0x82>
 8001614:	4326      	orrs	r6, r4
 8001616:	d103      	bne.n	8001620 <__ledf2+0x80>
 8001618:	4550      	cmp	r0, sl
 800161a:	d1f6      	bne.n	800160a <__ledf2+0x6a>
 800161c:	4311      	orrs	r1, r2
 800161e:	d01c      	beq.n	800165a <__ledf2+0xba>
 8001620:	2002      	movs	r0, #2
 8001622:	b003      	add	sp, #12
 8001624:	bcf0      	pop	{r4, r5, r6, r7}
 8001626:	46bb      	mov	fp, r7
 8001628:	46b2      	mov	sl, r6
 800162a:	46a9      	mov	r9, r5
 800162c:	46a0      	mov	r8, r4
 800162e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001630:	2800      	cmp	r0, #0
 8001632:	d0ea      	beq.n	800160a <__ledf2+0x6a>
 8001634:	9b01      	ldr	r3, [sp, #4]
 8001636:	4563      	cmp	r3, ip
 8001638:	d1e7      	bne.n	800160a <__ledf2+0x6a>
 800163a:	4582      	cmp	sl, r0
 800163c:	dce5      	bgt.n	800160a <__ledf2+0x6a>
 800163e:	db02      	blt.n	8001646 <__ledf2+0xa6>
 8001640:	428e      	cmp	r6, r1
 8001642:	d8e2      	bhi.n	800160a <__ledf2+0x6a>
 8001644:	d00e      	beq.n	8001664 <__ledf2+0xc4>
 8001646:	9b01      	ldr	r3, [sp, #4]
 8001648:	0058      	lsls	r0, r3, #1
 800164a:	3801      	subs	r0, #1
 800164c:	e7e9      	b.n	8001622 <__ledf2+0x82>
 800164e:	2c00      	cmp	r4, #0
 8001650:	d0cd      	beq.n	80015ee <__ledf2+0x4e>
 8001652:	e7d7      	b.n	8001604 <__ledf2+0x64>
 8001654:	2c00      	cmp	r4, #0
 8001656:	d0e4      	beq.n	8001622 <__ledf2+0x82>
 8001658:	e7d7      	b.n	800160a <__ledf2+0x6a>
 800165a:	9b01      	ldr	r3, [sp, #4]
 800165c:	2000      	movs	r0, #0
 800165e:	4563      	cmp	r3, ip
 8001660:	d0df      	beq.n	8001622 <__ledf2+0x82>
 8001662:	e7d2      	b.n	800160a <__ledf2+0x6a>
 8001664:	45c8      	cmp	r8, r9
 8001666:	d8d0      	bhi.n	800160a <__ledf2+0x6a>
 8001668:	2000      	movs	r0, #0
 800166a:	45c8      	cmp	r8, r9
 800166c:	d2d9      	bcs.n	8001622 <__ledf2+0x82>
 800166e:	e7ea      	b.n	8001646 <__ledf2+0xa6>
 8001670:	9b01      	ldr	r3, [sp, #4]
 8001672:	4563      	cmp	r3, ip
 8001674:	d0e4      	beq.n	8001640 <__ledf2+0xa0>
 8001676:	e7c8      	b.n	800160a <__ledf2+0x6a>
 8001678:	000007ff 	.word	0x000007ff

0800167c <__aeabi_dmul>:
 800167c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800167e:	4657      	mov	r7, sl
 8001680:	464e      	mov	r6, r9
 8001682:	46de      	mov	lr, fp
 8001684:	4645      	mov	r5, r8
 8001686:	b5e0      	push	{r5, r6, r7, lr}
 8001688:	001f      	movs	r7, r3
 800168a:	030b      	lsls	r3, r1, #12
 800168c:	0b1b      	lsrs	r3, r3, #12
 800168e:	0016      	movs	r6, r2
 8001690:	469a      	mov	sl, r3
 8001692:	0fca      	lsrs	r2, r1, #31
 8001694:	004b      	lsls	r3, r1, #1
 8001696:	0004      	movs	r4, r0
 8001698:	4691      	mov	r9, r2
 800169a:	b085      	sub	sp, #20
 800169c:	0d5b      	lsrs	r3, r3, #21
 800169e:	d100      	bne.n	80016a2 <__aeabi_dmul+0x26>
 80016a0:	e1cf      	b.n	8001a42 <__aeabi_dmul+0x3c6>
 80016a2:	4acd      	ldr	r2, [pc, #820]	@ (80019d8 <__aeabi_dmul+0x35c>)
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d055      	beq.n	8001754 <__aeabi_dmul+0xd8>
 80016a8:	4651      	mov	r1, sl
 80016aa:	0f42      	lsrs	r2, r0, #29
 80016ac:	00c9      	lsls	r1, r1, #3
 80016ae:	430a      	orrs	r2, r1
 80016b0:	2180      	movs	r1, #128	@ 0x80
 80016b2:	0409      	lsls	r1, r1, #16
 80016b4:	4311      	orrs	r1, r2
 80016b6:	00c2      	lsls	r2, r0, #3
 80016b8:	4690      	mov	r8, r2
 80016ba:	4ac8      	ldr	r2, [pc, #800]	@ (80019dc <__aeabi_dmul+0x360>)
 80016bc:	468a      	mov	sl, r1
 80016be:	4693      	mov	fp, r2
 80016c0:	449b      	add	fp, r3
 80016c2:	2300      	movs	r3, #0
 80016c4:	2500      	movs	r5, #0
 80016c6:	9302      	str	r3, [sp, #8]
 80016c8:	033c      	lsls	r4, r7, #12
 80016ca:	007b      	lsls	r3, r7, #1
 80016cc:	0ffa      	lsrs	r2, r7, #31
 80016ce:	9601      	str	r6, [sp, #4]
 80016d0:	0b24      	lsrs	r4, r4, #12
 80016d2:	0d5b      	lsrs	r3, r3, #21
 80016d4:	9200      	str	r2, [sp, #0]
 80016d6:	d100      	bne.n	80016da <__aeabi_dmul+0x5e>
 80016d8:	e188      	b.n	80019ec <__aeabi_dmul+0x370>
 80016da:	4abf      	ldr	r2, [pc, #764]	@ (80019d8 <__aeabi_dmul+0x35c>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d100      	bne.n	80016e2 <__aeabi_dmul+0x66>
 80016e0:	e092      	b.n	8001808 <__aeabi_dmul+0x18c>
 80016e2:	4abe      	ldr	r2, [pc, #760]	@ (80019dc <__aeabi_dmul+0x360>)
 80016e4:	4694      	mov	ip, r2
 80016e6:	4463      	add	r3, ip
 80016e8:	449b      	add	fp, r3
 80016ea:	2d0a      	cmp	r5, #10
 80016ec:	dc42      	bgt.n	8001774 <__aeabi_dmul+0xf8>
 80016ee:	00e4      	lsls	r4, r4, #3
 80016f0:	0f73      	lsrs	r3, r6, #29
 80016f2:	4323      	orrs	r3, r4
 80016f4:	2480      	movs	r4, #128	@ 0x80
 80016f6:	4649      	mov	r1, r9
 80016f8:	0424      	lsls	r4, r4, #16
 80016fa:	431c      	orrs	r4, r3
 80016fc:	00f3      	lsls	r3, r6, #3
 80016fe:	9301      	str	r3, [sp, #4]
 8001700:	9b00      	ldr	r3, [sp, #0]
 8001702:	2000      	movs	r0, #0
 8001704:	4059      	eors	r1, r3
 8001706:	b2cb      	uxtb	r3, r1
 8001708:	9303      	str	r3, [sp, #12]
 800170a:	2d02      	cmp	r5, #2
 800170c:	dc00      	bgt.n	8001710 <__aeabi_dmul+0x94>
 800170e:	e094      	b.n	800183a <__aeabi_dmul+0x1be>
 8001710:	2301      	movs	r3, #1
 8001712:	40ab      	lsls	r3, r5
 8001714:	001d      	movs	r5, r3
 8001716:	23a6      	movs	r3, #166	@ 0xa6
 8001718:	002a      	movs	r2, r5
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	401a      	ands	r2, r3
 800171e:	421d      	tst	r5, r3
 8001720:	d000      	beq.n	8001724 <__aeabi_dmul+0xa8>
 8001722:	e229      	b.n	8001b78 <__aeabi_dmul+0x4fc>
 8001724:	2390      	movs	r3, #144	@ 0x90
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	421d      	tst	r5, r3
 800172a:	d100      	bne.n	800172e <__aeabi_dmul+0xb2>
 800172c:	e24d      	b.n	8001bca <__aeabi_dmul+0x54e>
 800172e:	2300      	movs	r3, #0
 8001730:	2480      	movs	r4, #128	@ 0x80
 8001732:	4699      	mov	r9, r3
 8001734:	0324      	lsls	r4, r4, #12
 8001736:	4ba8      	ldr	r3, [pc, #672]	@ (80019d8 <__aeabi_dmul+0x35c>)
 8001738:	0010      	movs	r0, r2
 800173a:	464a      	mov	r2, r9
 800173c:	051b      	lsls	r3, r3, #20
 800173e:	4323      	orrs	r3, r4
 8001740:	07d2      	lsls	r2, r2, #31
 8001742:	4313      	orrs	r3, r2
 8001744:	0019      	movs	r1, r3
 8001746:	b005      	add	sp, #20
 8001748:	bcf0      	pop	{r4, r5, r6, r7}
 800174a:	46bb      	mov	fp, r7
 800174c:	46b2      	mov	sl, r6
 800174e:	46a9      	mov	r9, r5
 8001750:	46a0      	mov	r8, r4
 8001752:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001754:	4652      	mov	r2, sl
 8001756:	4302      	orrs	r2, r0
 8001758:	4690      	mov	r8, r2
 800175a:	d000      	beq.n	800175e <__aeabi_dmul+0xe2>
 800175c:	e1ac      	b.n	8001ab8 <__aeabi_dmul+0x43c>
 800175e:	469b      	mov	fp, r3
 8001760:	2302      	movs	r3, #2
 8001762:	4692      	mov	sl, r2
 8001764:	2508      	movs	r5, #8
 8001766:	9302      	str	r3, [sp, #8]
 8001768:	e7ae      	b.n	80016c8 <__aeabi_dmul+0x4c>
 800176a:	9b00      	ldr	r3, [sp, #0]
 800176c:	46a2      	mov	sl, r4
 800176e:	4699      	mov	r9, r3
 8001770:	9b01      	ldr	r3, [sp, #4]
 8001772:	4698      	mov	r8, r3
 8001774:	9b02      	ldr	r3, [sp, #8]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d100      	bne.n	800177c <__aeabi_dmul+0x100>
 800177a:	e1ca      	b.n	8001b12 <__aeabi_dmul+0x496>
 800177c:	2b03      	cmp	r3, #3
 800177e:	d100      	bne.n	8001782 <__aeabi_dmul+0x106>
 8001780:	e192      	b.n	8001aa8 <__aeabi_dmul+0x42c>
 8001782:	2b01      	cmp	r3, #1
 8001784:	d110      	bne.n	80017a8 <__aeabi_dmul+0x12c>
 8001786:	2300      	movs	r3, #0
 8001788:	2400      	movs	r4, #0
 800178a:	2200      	movs	r2, #0
 800178c:	e7d4      	b.n	8001738 <__aeabi_dmul+0xbc>
 800178e:	2201      	movs	r2, #1
 8001790:	087b      	lsrs	r3, r7, #1
 8001792:	403a      	ands	r2, r7
 8001794:	4313      	orrs	r3, r2
 8001796:	4652      	mov	r2, sl
 8001798:	07d2      	lsls	r2, r2, #31
 800179a:	4313      	orrs	r3, r2
 800179c:	4698      	mov	r8, r3
 800179e:	4653      	mov	r3, sl
 80017a0:	085b      	lsrs	r3, r3, #1
 80017a2:	469a      	mov	sl, r3
 80017a4:	9b03      	ldr	r3, [sp, #12]
 80017a6:	4699      	mov	r9, r3
 80017a8:	465b      	mov	r3, fp
 80017aa:	1c58      	adds	r0, r3, #1
 80017ac:	2380      	movs	r3, #128	@ 0x80
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	445b      	add	r3, fp
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	dc00      	bgt.n	80017b8 <__aeabi_dmul+0x13c>
 80017b6:	e1b1      	b.n	8001b1c <__aeabi_dmul+0x4a0>
 80017b8:	4642      	mov	r2, r8
 80017ba:	0752      	lsls	r2, r2, #29
 80017bc:	d00b      	beq.n	80017d6 <__aeabi_dmul+0x15a>
 80017be:	220f      	movs	r2, #15
 80017c0:	4641      	mov	r1, r8
 80017c2:	400a      	ands	r2, r1
 80017c4:	2a04      	cmp	r2, #4
 80017c6:	d006      	beq.n	80017d6 <__aeabi_dmul+0x15a>
 80017c8:	4642      	mov	r2, r8
 80017ca:	1d11      	adds	r1, r2, #4
 80017cc:	4541      	cmp	r1, r8
 80017ce:	4192      	sbcs	r2, r2
 80017d0:	4688      	mov	r8, r1
 80017d2:	4252      	negs	r2, r2
 80017d4:	4492      	add	sl, r2
 80017d6:	4652      	mov	r2, sl
 80017d8:	01d2      	lsls	r2, r2, #7
 80017da:	d506      	bpl.n	80017ea <__aeabi_dmul+0x16e>
 80017dc:	4652      	mov	r2, sl
 80017de:	4b80      	ldr	r3, [pc, #512]	@ (80019e0 <__aeabi_dmul+0x364>)
 80017e0:	401a      	ands	r2, r3
 80017e2:	2380      	movs	r3, #128	@ 0x80
 80017e4:	4692      	mov	sl, r2
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	18c3      	adds	r3, r0, r3
 80017ea:	4a7e      	ldr	r2, [pc, #504]	@ (80019e4 <__aeabi_dmul+0x368>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	dd00      	ble.n	80017f2 <__aeabi_dmul+0x176>
 80017f0:	e18f      	b.n	8001b12 <__aeabi_dmul+0x496>
 80017f2:	4642      	mov	r2, r8
 80017f4:	08d1      	lsrs	r1, r2, #3
 80017f6:	4652      	mov	r2, sl
 80017f8:	0752      	lsls	r2, r2, #29
 80017fa:	430a      	orrs	r2, r1
 80017fc:	4651      	mov	r1, sl
 80017fe:	055b      	lsls	r3, r3, #21
 8001800:	024c      	lsls	r4, r1, #9
 8001802:	0b24      	lsrs	r4, r4, #12
 8001804:	0d5b      	lsrs	r3, r3, #21
 8001806:	e797      	b.n	8001738 <__aeabi_dmul+0xbc>
 8001808:	4b73      	ldr	r3, [pc, #460]	@ (80019d8 <__aeabi_dmul+0x35c>)
 800180a:	4326      	orrs	r6, r4
 800180c:	469c      	mov	ip, r3
 800180e:	44e3      	add	fp, ip
 8001810:	2e00      	cmp	r6, #0
 8001812:	d100      	bne.n	8001816 <__aeabi_dmul+0x19a>
 8001814:	e16f      	b.n	8001af6 <__aeabi_dmul+0x47a>
 8001816:	2303      	movs	r3, #3
 8001818:	4649      	mov	r1, r9
 800181a:	431d      	orrs	r5, r3
 800181c:	9b00      	ldr	r3, [sp, #0]
 800181e:	4059      	eors	r1, r3
 8001820:	b2cb      	uxtb	r3, r1
 8001822:	9303      	str	r3, [sp, #12]
 8001824:	2d0a      	cmp	r5, #10
 8001826:	dd00      	ble.n	800182a <__aeabi_dmul+0x1ae>
 8001828:	e133      	b.n	8001a92 <__aeabi_dmul+0x416>
 800182a:	2301      	movs	r3, #1
 800182c:	40ab      	lsls	r3, r5
 800182e:	001d      	movs	r5, r3
 8001830:	2303      	movs	r3, #3
 8001832:	9302      	str	r3, [sp, #8]
 8001834:	2288      	movs	r2, #136	@ 0x88
 8001836:	422a      	tst	r2, r5
 8001838:	d197      	bne.n	800176a <__aeabi_dmul+0xee>
 800183a:	4642      	mov	r2, r8
 800183c:	4643      	mov	r3, r8
 800183e:	0412      	lsls	r2, r2, #16
 8001840:	0c12      	lsrs	r2, r2, #16
 8001842:	0016      	movs	r6, r2
 8001844:	9801      	ldr	r0, [sp, #4]
 8001846:	0c1d      	lsrs	r5, r3, #16
 8001848:	0c03      	lsrs	r3, r0, #16
 800184a:	0400      	lsls	r0, r0, #16
 800184c:	0c00      	lsrs	r0, r0, #16
 800184e:	4346      	muls	r6, r0
 8001850:	46b4      	mov	ip, r6
 8001852:	001e      	movs	r6, r3
 8001854:	436e      	muls	r6, r5
 8001856:	9600      	str	r6, [sp, #0]
 8001858:	0016      	movs	r6, r2
 800185a:	0007      	movs	r7, r0
 800185c:	435e      	muls	r6, r3
 800185e:	4661      	mov	r1, ip
 8001860:	46b0      	mov	r8, r6
 8001862:	436f      	muls	r7, r5
 8001864:	0c0e      	lsrs	r6, r1, #16
 8001866:	44b8      	add	r8, r7
 8001868:	4446      	add	r6, r8
 800186a:	42b7      	cmp	r7, r6
 800186c:	d905      	bls.n	800187a <__aeabi_dmul+0x1fe>
 800186e:	2180      	movs	r1, #128	@ 0x80
 8001870:	0249      	lsls	r1, r1, #9
 8001872:	4688      	mov	r8, r1
 8001874:	9f00      	ldr	r7, [sp, #0]
 8001876:	4447      	add	r7, r8
 8001878:	9700      	str	r7, [sp, #0]
 800187a:	4661      	mov	r1, ip
 800187c:	0409      	lsls	r1, r1, #16
 800187e:	0c09      	lsrs	r1, r1, #16
 8001880:	0c37      	lsrs	r7, r6, #16
 8001882:	0436      	lsls	r6, r6, #16
 8001884:	468c      	mov	ip, r1
 8001886:	0031      	movs	r1, r6
 8001888:	4461      	add	r1, ip
 800188a:	9101      	str	r1, [sp, #4]
 800188c:	0011      	movs	r1, r2
 800188e:	0c26      	lsrs	r6, r4, #16
 8001890:	0424      	lsls	r4, r4, #16
 8001892:	0c24      	lsrs	r4, r4, #16
 8001894:	4361      	muls	r1, r4
 8001896:	468c      	mov	ip, r1
 8001898:	0021      	movs	r1, r4
 800189a:	4369      	muls	r1, r5
 800189c:	4689      	mov	r9, r1
 800189e:	4661      	mov	r1, ip
 80018a0:	0c09      	lsrs	r1, r1, #16
 80018a2:	4688      	mov	r8, r1
 80018a4:	4372      	muls	r2, r6
 80018a6:	444a      	add	r2, r9
 80018a8:	4442      	add	r2, r8
 80018aa:	4375      	muls	r5, r6
 80018ac:	4591      	cmp	r9, r2
 80018ae:	d903      	bls.n	80018b8 <__aeabi_dmul+0x23c>
 80018b0:	2180      	movs	r1, #128	@ 0x80
 80018b2:	0249      	lsls	r1, r1, #9
 80018b4:	4688      	mov	r8, r1
 80018b6:	4445      	add	r5, r8
 80018b8:	0c11      	lsrs	r1, r2, #16
 80018ba:	4688      	mov	r8, r1
 80018bc:	4661      	mov	r1, ip
 80018be:	0409      	lsls	r1, r1, #16
 80018c0:	0c09      	lsrs	r1, r1, #16
 80018c2:	468c      	mov	ip, r1
 80018c4:	0412      	lsls	r2, r2, #16
 80018c6:	4462      	add	r2, ip
 80018c8:	18b9      	adds	r1, r7, r2
 80018ca:	9102      	str	r1, [sp, #8]
 80018cc:	4651      	mov	r1, sl
 80018ce:	0c09      	lsrs	r1, r1, #16
 80018d0:	468c      	mov	ip, r1
 80018d2:	4651      	mov	r1, sl
 80018d4:	040f      	lsls	r7, r1, #16
 80018d6:	0c3f      	lsrs	r7, r7, #16
 80018d8:	0039      	movs	r1, r7
 80018da:	4341      	muls	r1, r0
 80018dc:	4445      	add	r5, r8
 80018de:	4688      	mov	r8, r1
 80018e0:	4661      	mov	r1, ip
 80018e2:	4341      	muls	r1, r0
 80018e4:	468a      	mov	sl, r1
 80018e6:	4641      	mov	r1, r8
 80018e8:	4660      	mov	r0, ip
 80018ea:	0c09      	lsrs	r1, r1, #16
 80018ec:	4689      	mov	r9, r1
 80018ee:	4358      	muls	r0, r3
 80018f0:	437b      	muls	r3, r7
 80018f2:	4453      	add	r3, sl
 80018f4:	444b      	add	r3, r9
 80018f6:	459a      	cmp	sl, r3
 80018f8:	d903      	bls.n	8001902 <__aeabi_dmul+0x286>
 80018fa:	2180      	movs	r1, #128	@ 0x80
 80018fc:	0249      	lsls	r1, r1, #9
 80018fe:	4689      	mov	r9, r1
 8001900:	4448      	add	r0, r9
 8001902:	0c19      	lsrs	r1, r3, #16
 8001904:	4689      	mov	r9, r1
 8001906:	4641      	mov	r1, r8
 8001908:	0409      	lsls	r1, r1, #16
 800190a:	0c09      	lsrs	r1, r1, #16
 800190c:	4688      	mov	r8, r1
 800190e:	0039      	movs	r1, r7
 8001910:	4361      	muls	r1, r4
 8001912:	041b      	lsls	r3, r3, #16
 8001914:	4443      	add	r3, r8
 8001916:	4688      	mov	r8, r1
 8001918:	4661      	mov	r1, ip
 800191a:	434c      	muls	r4, r1
 800191c:	4371      	muls	r1, r6
 800191e:	468c      	mov	ip, r1
 8001920:	4641      	mov	r1, r8
 8001922:	4377      	muls	r7, r6
 8001924:	0c0e      	lsrs	r6, r1, #16
 8001926:	193f      	adds	r7, r7, r4
 8001928:	19f6      	adds	r6, r6, r7
 800192a:	4448      	add	r0, r9
 800192c:	42b4      	cmp	r4, r6
 800192e:	d903      	bls.n	8001938 <__aeabi_dmul+0x2bc>
 8001930:	2180      	movs	r1, #128	@ 0x80
 8001932:	0249      	lsls	r1, r1, #9
 8001934:	4689      	mov	r9, r1
 8001936:	44cc      	add	ip, r9
 8001938:	9902      	ldr	r1, [sp, #8]
 800193a:	9f00      	ldr	r7, [sp, #0]
 800193c:	4689      	mov	r9, r1
 800193e:	0431      	lsls	r1, r6, #16
 8001940:	444f      	add	r7, r9
 8001942:	4689      	mov	r9, r1
 8001944:	4641      	mov	r1, r8
 8001946:	4297      	cmp	r7, r2
 8001948:	4192      	sbcs	r2, r2
 800194a:	040c      	lsls	r4, r1, #16
 800194c:	0c24      	lsrs	r4, r4, #16
 800194e:	444c      	add	r4, r9
 8001950:	18ff      	adds	r7, r7, r3
 8001952:	4252      	negs	r2, r2
 8001954:	1964      	adds	r4, r4, r5
 8001956:	18a1      	adds	r1, r4, r2
 8001958:	429f      	cmp	r7, r3
 800195a:	419b      	sbcs	r3, r3
 800195c:	4688      	mov	r8, r1
 800195e:	4682      	mov	sl, r0
 8001960:	425b      	negs	r3, r3
 8001962:	4699      	mov	r9, r3
 8001964:	4590      	cmp	r8, r2
 8001966:	4192      	sbcs	r2, r2
 8001968:	42ac      	cmp	r4, r5
 800196a:	41a4      	sbcs	r4, r4
 800196c:	44c2      	add	sl, r8
 800196e:	44d1      	add	r9, sl
 8001970:	4252      	negs	r2, r2
 8001972:	4264      	negs	r4, r4
 8001974:	4314      	orrs	r4, r2
 8001976:	4599      	cmp	r9, r3
 8001978:	419b      	sbcs	r3, r3
 800197a:	4582      	cmp	sl, r0
 800197c:	4192      	sbcs	r2, r2
 800197e:	425b      	negs	r3, r3
 8001980:	4252      	negs	r2, r2
 8001982:	4313      	orrs	r3, r2
 8001984:	464a      	mov	r2, r9
 8001986:	0c36      	lsrs	r6, r6, #16
 8001988:	19a4      	adds	r4, r4, r6
 800198a:	18e3      	adds	r3, r4, r3
 800198c:	4463      	add	r3, ip
 800198e:	025b      	lsls	r3, r3, #9
 8001990:	0dd2      	lsrs	r2, r2, #23
 8001992:	431a      	orrs	r2, r3
 8001994:	9901      	ldr	r1, [sp, #4]
 8001996:	4692      	mov	sl, r2
 8001998:	027a      	lsls	r2, r7, #9
 800199a:	430a      	orrs	r2, r1
 800199c:	1e50      	subs	r0, r2, #1
 800199e:	4182      	sbcs	r2, r0
 80019a0:	0dff      	lsrs	r7, r7, #23
 80019a2:	4317      	orrs	r7, r2
 80019a4:	464a      	mov	r2, r9
 80019a6:	0252      	lsls	r2, r2, #9
 80019a8:	4317      	orrs	r7, r2
 80019aa:	46b8      	mov	r8, r7
 80019ac:	01db      	lsls	r3, r3, #7
 80019ae:	d500      	bpl.n	80019b2 <__aeabi_dmul+0x336>
 80019b0:	e6ed      	b.n	800178e <__aeabi_dmul+0x112>
 80019b2:	4b0d      	ldr	r3, [pc, #52]	@ (80019e8 <__aeabi_dmul+0x36c>)
 80019b4:	9a03      	ldr	r2, [sp, #12]
 80019b6:	445b      	add	r3, fp
 80019b8:	4691      	mov	r9, r2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	dc00      	bgt.n	80019c0 <__aeabi_dmul+0x344>
 80019be:	e0ac      	b.n	8001b1a <__aeabi_dmul+0x49e>
 80019c0:	003a      	movs	r2, r7
 80019c2:	0752      	lsls	r2, r2, #29
 80019c4:	d100      	bne.n	80019c8 <__aeabi_dmul+0x34c>
 80019c6:	e710      	b.n	80017ea <__aeabi_dmul+0x16e>
 80019c8:	220f      	movs	r2, #15
 80019ca:	4658      	mov	r0, fp
 80019cc:	403a      	ands	r2, r7
 80019ce:	2a04      	cmp	r2, #4
 80019d0:	d000      	beq.n	80019d4 <__aeabi_dmul+0x358>
 80019d2:	e6f9      	b.n	80017c8 <__aeabi_dmul+0x14c>
 80019d4:	e709      	b.n	80017ea <__aeabi_dmul+0x16e>
 80019d6:	46c0      	nop			@ (mov r8, r8)
 80019d8:	000007ff 	.word	0x000007ff
 80019dc:	fffffc01 	.word	0xfffffc01
 80019e0:	feffffff 	.word	0xfeffffff
 80019e4:	000007fe 	.word	0x000007fe
 80019e8:	000003ff 	.word	0x000003ff
 80019ec:	0022      	movs	r2, r4
 80019ee:	4332      	orrs	r2, r6
 80019f0:	d06f      	beq.n	8001ad2 <__aeabi_dmul+0x456>
 80019f2:	2c00      	cmp	r4, #0
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dmul+0x37c>
 80019f6:	e0c2      	b.n	8001b7e <__aeabi_dmul+0x502>
 80019f8:	0020      	movs	r0, r4
 80019fa:	f000 fea9 	bl	8002750 <__clzsi2>
 80019fe:	0002      	movs	r2, r0
 8001a00:	0003      	movs	r3, r0
 8001a02:	3a0b      	subs	r2, #11
 8001a04:	201d      	movs	r0, #29
 8001a06:	1a82      	subs	r2, r0, r2
 8001a08:	0030      	movs	r0, r6
 8001a0a:	0019      	movs	r1, r3
 8001a0c:	40d0      	lsrs	r0, r2
 8001a0e:	3908      	subs	r1, #8
 8001a10:	408c      	lsls	r4, r1
 8001a12:	0002      	movs	r2, r0
 8001a14:	4322      	orrs	r2, r4
 8001a16:	0034      	movs	r4, r6
 8001a18:	408c      	lsls	r4, r1
 8001a1a:	4659      	mov	r1, fp
 8001a1c:	1acb      	subs	r3, r1, r3
 8001a1e:	4986      	ldr	r1, [pc, #536]	@ (8001c38 <__aeabi_dmul+0x5bc>)
 8001a20:	468b      	mov	fp, r1
 8001a22:	449b      	add	fp, r3
 8001a24:	2d0a      	cmp	r5, #10
 8001a26:	dd00      	ble.n	8001a2a <__aeabi_dmul+0x3ae>
 8001a28:	e6a4      	b.n	8001774 <__aeabi_dmul+0xf8>
 8001a2a:	4649      	mov	r1, r9
 8001a2c:	9b00      	ldr	r3, [sp, #0]
 8001a2e:	9401      	str	r4, [sp, #4]
 8001a30:	4059      	eors	r1, r3
 8001a32:	b2cb      	uxtb	r3, r1
 8001a34:	0014      	movs	r4, r2
 8001a36:	2000      	movs	r0, #0
 8001a38:	9303      	str	r3, [sp, #12]
 8001a3a:	2d02      	cmp	r5, #2
 8001a3c:	dd00      	ble.n	8001a40 <__aeabi_dmul+0x3c4>
 8001a3e:	e667      	b.n	8001710 <__aeabi_dmul+0x94>
 8001a40:	e6fb      	b.n	800183a <__aeabi_dmul+0x1be>
 8001a42:	4653      	mov	r3, sl
 8001a44:	4303      	orrs	r3, r0
 8001a46:	4698      	mov	r8, r3
 8001a48:	d03c      	beq.n	8001ac4 <__aeabi_dmul+0x448>
 8001a4a:	4653      	mov	r3, sl
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d100      	bne.n	8001a52 <__aeabi_dmul+0x3d6>
 8001a50:	e0a3      	b.n	8001b9a <__aeabi_dmul+0x51e>
 8001a52:	4650      	mov	r0, sl
 8001a54:	f000 fe7c 	bl	8002750 <__clzsi2>
 8001a58:	230b      	movs	r3, #11
 8001a5a:	425b      	negs	r3, r3
 8001a5c:	469c      	mov	ip, r3
 8001a5e:	0002      	movs	r2, r0
 8001a60:	4484      	add	ip, r0
 8001a62:	0011      	movs	r1, r2
 8001a64:	4650      	mov	r0, sl
 8001a66:	3908      	subs	r1, #8
 8001a68:	4088      	lsls	r0, r1
 8001a6a:	231d      	movs	r3, #29
 8001a6c:	4680      	mov	r8, r0
 8001a6e:	4660      	mov	r0, ip
 8001a70:	1a1b      	subs	r3, r3, r0
 8001a72:	0020      	movs	r0, r4
 8001a74:	40d8      	lsrs	r0, r3
 8001a76:	0003      	movs	r3, r0
 8001a78:	4640      	mov	r0, r8
 8001a7a:	4303      	orrs	r3, r0
 8001a7c:	469a      	mov	sl, r3
 8001a7e:	0023      	movs	r3, r4
 8001a80:	408b      	lsls	r3, r1
 8001a82:	4698      	mov	r8, r3
 8001a84:	4b6c      	ldr	r3, [pc, #432]	@ (8001c38 <__aeabi_dmul+0x5bc>)
 8001a86:	2500      	movs	r5, #0
 8001a88:	1a9b      	subs	r3, r3, r2
 8001a8a:	469b      	mov	fp, r3
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	9302      	str	r3, [sp, #8]
 8001a90:	e61a      	b.n	80016c8 <__aeabi_dmul+0x4c>
 8001a92:	2d0f      	cmp	r5, #15
 8001a94:	d000      	beq.n	8001a98 <__aeabi_dmul+0x41c>
 8001a96:	e0c9      	b.n	8001c2c <__aeabi_dmul+0x5b0>
 8001a98:	2380      	movs	r3, #128	@ 0x80
 8001a9a:	4652      	mov	r2, sl
 8001a9c:	031b      	lsls	r3, r3, #12
 8001a9e:	421a      	tst	r2, r3
 8001aa0:	d002      	beq.n	8001aa8 <__aeabi_dmul+0x42c>
 8001aa2:	421c      	tst	r4, r3
 8001aa4:	d100      	bne.n	8001aa8 <__aeabi_dmul+0x42c>
 8001aa6:	e092      	b.n	8001bce <__aeabi_dmul+0x552>
 8001aa8:	2480      	movs	r4, #128	@ 0x80
 8001aaa:	4653      	mov	r3, sl
 8001aac:	0324      	lsls	r4, r4, #12
 8001aae:	431c      	orrs	r4, r3
 8001ab0:	0324      	lsls	r4, r4, #12
 8001ab2:	4642      	mov	r2, r8
 8001ab4:	0b24      	lsrs	r4, r4, #12
 8001ab6:	e63e      	b.n	8001736 <__aeabi_dmul+0xba>
 8001ab8:	469b      	mov	fp, r3
 8001aba:	2303      	movs	r3, #3
 8001abc:	4680      	mov	r8, r0
 8001abe:	250c      	movs	r5, #12
 8001ac0:	9302      	str	r3, [sp, #8]
 8001ac2:	e601      	b.n	80016c8 <__aeabi_dmul+0x4c>
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	469a      	mov	sl, r3
 8001ac8:	469b      	mov	fp, r3
 8001aca:	3301      	adds	r3, #1
 8001acc:	2504      	movs	r5, #4
 8001ace:	9302      	str	r3, [sp, #8]
 8001ad0:	e5fa      	b.n	80016c8 <__aeabi_dmul+0x4c>
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	430d      	orrs	r5, r1
 8001ad6:	2d0a      	cmp	r5, #10
 8001ad8:	dd00      	ble.n	8001adc <__aeabi_dmul+0x460>
 8001ada:	e64b      	b.n	8001774 <__aeabi_dmul+0xf8>
 8001adc:	4649      	mov	r1, r9
 8001ade:	9800      	ldr	r0, [sp, #0]
 8001ae0:	4041      	eors	r1, r0
 8001ae2:	b2c9      	uxtb	r1, r1
 8001ae4:	9103      	str	r1, [sp, #12]
 8001ae6:	2d02      	cmp	r5, #2
 8001ae8:	dc00      	bgt.n	8001aec <__aeabi_dmul+0x470>
 8001aea:	e096      	b.n	8001c1a <__aeabi_dmul+0x59e>
 8001aec:	2300      	movs	r3, #0
 8001aee:	2400      	movs	r4, #0
 8001af0:	2001      	movs	r0, #1
 8001af2:	9301      	str	r3, [sp, #4]
 8001af4:	e60c      	b.n	8001710 <__aeabi_dmul+0x94>
 8001af6:	4649      	mov	r1, r9
 8001af8:	2302      	movs	r3, #2
 8001afa:	9a00      	ldr	r2, [sp, #0]
 8001afc:	432b      	orrs	r3, r5
 8001afe:	4051      	eors	r1, r2
 8001b00:	b2ca      	uxtb	r2, r1
 8001b02:	9203      	str	r2, [sp, #12]
 8001b04:	2b0a      	cmp	r3, #10
 8001b06:	dd00      	ble.n	8001b0a <__aeabi_dmul+0x48e>
 8001b08:	e634      	b.n	8001774 <__aeabi_dmul+0xf8>
 8001b0a:	2d00      	cmp	r5, #0
 8001b0c:	d157      	bne.n	8001bbe <__aeabi_dmul+0x542>
 8001b0e:	9b03      	ldr	r3, [sp, #12]
 8001b10:	4699      	mov	r9, r3
 8001b12:	2400      	movs	r4, #0
 8001b14:	2200      	movs	r2, #0
 8001b16:	4b49      	ldr	r3, [pc, #292]	@ (8001c3c <__aeabi_dmul+0x5c0>)
 8001b18:	e60e      	b.n	8001738 <__aeabi_dmul+0xbc>
 8001b1a:	4658      	mov	r0, fp
 8001b1c:	2101      	movs	r1, #1
 8001b1e:	1ac9      	subs	r1, r1, r3
 8001b20:	2938      	cmp	r1, #56	@ 0x38
 8001b22:	dd00      	ble.n	8001b26 <__aeabi_dmul+0x4aa>
 8001b24:	e62f      	b.n	8001786 <__aeabi_dmul+0x10a>
 8001b26:	291f      	cmp	r1, #31
 8001b28:	dd56      	ble.n	8001bd8 <__aeabi_dmul+0x55c>
 8001b2a:	221f      	movs	r2, #31
 8001b2c:	4654      	mov	r4, sl
 8001b2e:	4252      	negs	r2, r2
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	40dc      	lsrs	r4, r3
 8001b34:	2920      	cmp	r1, #32
 8001b36:	d007      	beq.n	8001b48 <__aeabi_dmul+0x4cc>
 8001b38:	4b41      	ldr	r3, [pc, #260]	@ (8001c40 <__aeabi_dmul+0x5c4>)
 8001b3a:	4642      	mov	r2, r8
 8001b3c:	469c      	mov	ip, r3
 8001b3e:	4653      	mov	r3, sl
 8001b40:	4460      	add	r0, ip
 8001b42:	4083      	lsls	r3, r0
 8001b44:	431a      	orrs	r2, r3
 8001b46:	4690      	mov	r8, r2
 8001b48:	4642      	mov	r2, r8
 8001b4a:	2107      	movs	r1, #7
 8001b4c:	1e53      	subs	r3, r2, #1
 8001b4e:	419a      	sbcs	r2, r3
 8001b50:	000b      	movs	r3, r1
 8001b52:	4322      	orrs	r2, r4
 8001b54:	4013      	ands	r3, r2
 8001b56:	2400      	movs	r4, #0
 8001b58:	4211      	tst	r1, r2
 8001b5a:	d009      	beq.n	8001b70 <__aeabi_dmul+0x4f4>
 8001b5c:	230f      	movs	r3, #15
 8001b5e:	4013      	ands	r3, r2
 8001b60:	2b04      	cmp	r3, #4
 8001b62:	d05d      	beq.n	8001c20 <__aeabi_dmul+0x5a4>
 8001b64:	1d11      	adds	r1, r2, #4
 8001b66:	4291      	cmp	r1, r2
 8001b68:	419b      	sbcs	r3, r3
 8001b6a:	000a      	movs	r2, r1
 8001b6c:	425b      	negs	r3, r3
 8001b6e:	075b      	lsls	r3, r3, #29
 8001b70:	08d2      	lsrs	r2, r2, #3
 8001b72:	431a      	orrs	r2, r3
 8001b74:	2300      	movs	r3, #0
 8001b76:	e5df      	b.n	8001738 <__aeabi_dmul+0xbc>
 8001b78:	9b03      	ldr	r3, [sp, #12]
 8001b7a:	4699      	mov	r9, r3
 8001b7c:	e5fa      	b.n	8001774 <__aeabi_dmul+0xf8>
 8001b7e:	9801      	ldr	r0, [sp, #4]
 8001b80:	f000 fde6 	bl	8002750 <__clzsi2>
 8001b84:	0002      	movs	r2, r0
 8001b86:	0003      	movs	r3, r0
 8001b88:	3215      	adds	r2, #21
 8001b8a:	3320      	adds	r3, #32
 8001b8c:	2a1c      	cmp	r2, #28
 8001b8e:	dc00      	bgt.n	8001b92 <__aeabi_dmul+0x516>
 8001b90:	e738      	b.n	8001a04 <__aeabi_dmul+0x388>
 8001b92:	9a01      	ldr	r2, [sp, #4]
 8001b94:	3808      	subs	r0, #8
 8001b96:	4082      	lsls	r2, r0
 8001b98:	e73f      	b.n	8001a1a <__aeabi_dmul+0x39e>
 8001b9a:	f000 fdd9 	bl	8002750 <__clzsi2>
 8001b9e:	2315      	movs	r3, #21
 8001ba0:	469c      	mov	ip, r3
 8001ba2:	4484      	add	ip, r0
 8001ba4:	0002      	movs	r2, r0
 8001ba6:	4663      	mov	r3, ip
 8001ba8:	3220      	adds	r2, #32
 8001baa:	2b1c      	cmp	r3, #28
 8001bac:	dc00      	bgt.n	8001bb0 <__aeabi_dmul+0x534>
 8001bae:	e758      	b.n	8001a62 <__aeabi_dmul+0x3e6>
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	4698      	mov	r8, r3
 8001bb4:	0023      	movs	r3, r4
 8001bb6:	3808      	subs	r0, #8
 8001bb8:	4083      	lsls	r3, r0
 8001bba:	469a      	mov	sl, r3
 8001bbc:	e762      	b.n	8001a84 <__aeabi_dmul+0x408>
 8001bbe:	001d      	movs	r5, r3
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	2400      	movs	r4, #0
 8001bc4:	2002      	movs	r0, #2
 8001bc6:	9301      	str	r3, [sp, #4]
 8001bc8:	e5a2      	b.n	8001710 <__aeabi_dmul+0x94>
 8001bca:	9002      	str	r0, [sp, #8]
 8001bcc:	e632      	b.n	8001834 <__aeabi_dmul+0x1b8>
 8001bce:	431c      	orrs	r4, r3
 8001bd0:	9b00      	ldr	r3, [sp, #0]
 8001bd2:	9a01      	ldr	r2, [sp, #4]
 8001bd4:	4699      	mov	r9, r3
 8001bd6:	e5ae      	b.n	8001736 <__aeabi_dmul+0xba>
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c44 <__aeabi_dmul+0x5c8>)
 8001bda:	4652      	mov	r2, sl
 8001bdc:	18c3      	adds	r3, r0, r3
 8001bde:	4640      	mov	r0, r8
 8001be0:	409a      	lsls	r2, r3
 8001be2:	40c8      	lsrs	r0, r1
 8001be4:	4302      	orrs	r2, r0
 8001be6:	4640      	mov	r0, r8
 8001be8:	4098      	lsls	r0, r3
 8001bea:	0003      	movs	r3, r0
 8001bec:	1e58      	subs	r0, r3, #1
 8001bee:	4183      	sbcs	r3, r0
 8001bf0:	4654      	mov	r4, sl
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	40cc      	lsrs	r4, r1
 8001bf6:	0753      	lsls	r3, r2, #29
 8001bf8:	d009      	beq.n	8001c0e <__aeabi_dmul+0x592>
 8001bfa:	230f      	movs	r3, #15
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	2b04      	cmp	r3, #4
 8001c00:	d005      	beq.n	8001c0e <__aeabi_dmul+0x592>
 8001c02:	1d13      	adds	r3, r2, #4
 8001c04:	4293      	cmp	r3, r2
 8001c06:	4192      	sbcs	r2, r2
 8001c08:	4252      	negs	r2, r2
 8001c0a:	18a4      	adds	r4, r4, r2
 8001c0c:	001a      	movs	r2, r3
 8001c0e:	0223      	lsls	r3, r4, #8
 8001c10:	d508      	bpl.n	8001c24 <__aeabi_dmul+0x5a8>
 8001c12:	2301      	movs	r3, #1
 8001c14:	2400      	movs	r4, #0
 8001c16:	2200      	movs	r2, #0
 8001c18:	e58e      	b.n	8001738 <__aeabi_dmul+0xbc>
 8001c1a:	4689      	mov	r9, r1
 8001c1c:	2400      	movs	r4, #0
 8001c1e:	e58b      	b.n	8001738 <__aeabi_dmul+0xbc>
 8001c20:	2300      	movs	r3, #0
 8001c22:	e7a5      	b.n	8001b70 <__aeabi_dmul+0x4f4>
 8001c24:	0763      	lsls	r3, r4, #29
 8001c26:	0264      	lsls	r4, r4, #9
 8001c28:	0b24      	lsrs	r4, r4, #12
 8001c2a:	e7a1      	b.n	8001b70 <__aeabi_dmul+0x4f4>
 8001c2c:	9b00      	ldr	r3, [sp, #0]
 8001c2e:	46a2      	mov	sl, r4
 8001c30:	4699      	mov	r9, r3
 8001c32:	9b01      	ldr	r3, [sp, #4]
 8001c34:	4698      	mov	r8, r3
 8001c36:	e737      	b.n	8001aa8 <__aeabi_dmul+0x42c>
 8001c38:	fffffc0d 	.word	0xfffffc0d
 8001c3c:	000007ff 	.word	0x000007ff
 8001c40:	0000043e 	.word	0x0000043e
 8001c44:	0000041e 	.word	0x0000041e

08001c48 <__aeabi_dsub>:
 8001c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c4a:	4657      	mov	r7, sl
 8001c4c:	464e      	mov	r6, r9
 8001c4e:	4645      	mov	r5, r8
 8001c50:	46de      	mov	lr, fp
 8001c52:	b5e0      	push	{r5, r6, r7, lr}
 8001c54:	b083      	sub	sp, #12
 8001c56:	9000      	str	r0, [sp, #0]
 8001c58:	9101      	str	r1, [sp, #4]
 8001c5a:	030c      	lsls	r4, r1, #12
 8001c5c:	004d      	lsls	r5, r1, #1
 8001c5e:	0fce      	lsrs	r6, r1, #31
 8001c60:	0a61      	lsrs	r1, r4, #9
 8001c62:	9c00      	ldr	r4, [sp, #0]
 8001c64:	005f      	lsls	r7, r3, #1
 8001c66:	0f64      	lsrs	r4, r4, #29
 8001c68:	430c      	orrs	r4, r1
 8001c6a:	9900      	ldr	r1, [sp, #0]
 8001c6c:	9200      	str	r2, [sp, #0]
 8001c6e:	9301      	str	r3, [sp, #4]
 8001c70:	00c8      	lsls	r0, r1, #3
 8001c72:	0319      	lsls	r1, r3, #12
 8001c74:	0d7b      	lsrs	r3, r7, #21
 8001c76:	4699      	mov	r9, r3
 8001c78:	9b01      	ldr	r3, [sp, #4]
 8001c7a:	4fcc      	ldr	r7, [pc, #816]	@ (8001fac <__aeabi_dsub+0x364>)
 8001c7c:	0fdb      	lsrs	r3, r3, #31
 8001c7e:	469c      	mov	ip, r3
 8001c80:	0a4b      	lsrs	r3, r1, #9
 8001c82:	9900      	ldr	r1, [sp, #0]
 8001c84:	4680      	mov	r8, r0
 8001c86:	0f49      	lsrs	r1, r1, #29
 8001c88:	4319      	orrs	r1, r3
 8001c8a:	9b00      	ldr	r3, [sp, #0]
 8001c8c:	468b      	mov	fp, r1
 8001c8e:	00da      	lsls	r2, r3, #3
 8001c90:	4692      	mov	sl, r2
 8001c92:	0d6d      	lsrs	r5, r5, #21
 8001c94:	45b9      	cmp	r9, r7
 8001c96:	d100      	bne.n	8001c9a <__aeabi_dsub+0x52>
 8001c98:	e0bf      	b.n	8001e1a <__aeabi_dsub+0x1d2>
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	4661      	mov	r1, ip
 8001c9e:	4059      	eors	r1, r3
 8001ca0:	464b      	mov	r3, r9
 8001ca2:	468c      	mov	ip, r1
 8001ca4:	1aeb      	subs	r3, r5, r3
 8001ca6:	428e      	cmp	r6, r1
 8001ca8:	d075      	beq.n	8001d96 <__aeabi_dsub+0x14e>
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	dc00      	bgt.n	8001cb0 <__aeabi_dsub+0x68>
 8001cae:	e2a3      	b.n	80021f8 <__aeabi_dsub+0x5b0>
 8001cb0:	4649      	mov	r1, r9
 8001cb2:	2900      	cmp	r1, #0
 8001cb4:	d100      	bne.n	8001cb8 <__aeabi_dsub+0x70>
 8001cb6:	e0ce      	b.n	8001e56 <__aeabi_dsub+0x20e>
 8001cb8:	42bd      	cmp	r5, r7
 8001cba:	d100      	bne.n	8001cbe <__aeabi_dsub+0x76>
 8001cbc:	e200      	b.n	80020c0 <__aeabi_dsub+0x478>
 8001cbe:	2701      	movs	r7, #1
 8001cc0:	2b38      	cmp	r3, #56	@ 0x38
 8001cc2:	dc19      	bgt.n	8001cf8 <__aeabi_dsub+0xb0>
 8001cc4:	2780      	movs	r7, #128	@ 0x80
 8001cc6:	4659      	mov	r1, fp
 8001cc8:	043f      	lsls	r7, r7, #16
 8001cca:	4339      	orrs	r1, r7
 8001ccc:	468b      	mov	fp, r1
 8001cce:	2b1f      	cmp	r3, #31
 8001cd0:	dd00      	ble.n	8001cd4 <__aeabi_dsub+0x8c>
 8001cd2:	e1fa      	b.n	80020ca <__aeabi_dsub+0x482>
 8001cd4:	2720      	movs	r7, #32
 8001cd6:	1af9      	subs	r1, r7, r3
 8001cd8:	468c      	mov	ip, r1
 8001cda:	4659      	mov	r1, fp
 8001cdc:	4667      	mov	r7, ip
 8001cde:	40b9      	lsls	r1, r7
 8001ce0:	000f      	movs	r7, r1
 8001ce2:	0011      	movs	r1, r2
 8001ce4:	40d9      	lsrs	r1, r3
 8001ce6:	430f      	orrs	r7, r1
 8001ce8:	4661      	mov	r1, ip
 8001cea:	408a      	lsls	r2, r1
 8001cec:	1e51      	subs	r1, r2, #1
 8001cee:	418a      	sbcs	r2, r1
 8001cf0:	4659      	mov	r1, fp
 8001cf2:	40d9      	lsrs	r1, r3
 8001cf4:	4317      	orrs	r7, r2
 8001cf6:	1a64      	subs	r4, r4, r1
 8001cf8:	1bc7      	subs	r7, r0, r7
 8001cfa:	42b8      	cmp	r0, r7
 8001cfc:	4180      	sbcs	r0, r0
 8001cfe:	4240      	negs	r0, r0
 8001d00:	1a24      	subs	r4, r4, r0
 8001d02:	0223      	lsls	r3, r4, #8
 8001d04:	d400      	bmi.n	8001d08 <__aeabi_dsub+0xc0>
 8001d06:	e140      	b.n	8001f8a <__aeabi_dsub+0x342>
 8001d08:	0264      	lsls	r4, r4, #9
 8001d0a:	0a64      	lsrs	r4, r4, #9
 8001d0c:	2c00      	cmp	r4, #0
 8001d0e:	d100      	bne.n	8001d12 <__aeabi_dsub+0xca>
 8001d10:	e154      	b.n	8001fbc <__aeabi_dsub+0x374>
 8001d12:	0020      	movs	r0, r4
 8001d14:	f000 fd1c 	bl	8002750 <__clzsi2>
 8001d18:	0003      	movs	r3, r0
 8001d1a:	3b08      	subs	r3, #8
 8001d1c:	2120      	movs	r1, #32
 8001d1e:	0038      	movs	r0, r7
 8001d20:	1aca      	subs	r2, r1, r3
 8001d22:	40d0      	lsrs	r0, r2
 8001d24:	409c      	lsls	r4, r3
 8001d26:	0002      	movs	r2, r0
 8001d28:	409f      	lsls	r7, r3
 8001d2a:	4322      	orrs	r2, r4
 8001d2c:	429d      	cmp	r5, r3
 8001d2e:	dd00      	ble.n	8001d32 <__aeabi_dsub+0xea>
 8001d30:	e1a6      	b.n	8002080 <__aeabi_dsub+0x438>
 8001d32:	1b58      	subs	r0, r3, r5
 8001d34:	3001      	adds	r0, #1
 8001d36:	1a09      	subs	r1, r1, r0
 8001d38:	003c      	movs	r4, r7
 8001d3a:	408f      	lsls	r7, r1
 8001d3c:	40c4      	lsrs	r4, r0
 8001d3e:	1e7b      	subs	r3, r7, #1
 8001d40:	419f      	sbcs	r7, r3
 8001d42:	0013      	movs	r3, r2
 8001d44:	408b      	lsls	r3, r1
 8001d46:	4327      	orrs	r7, r4
 8001d48:	431f      	orrs	r7, r3
 8001d4a:	40c2      	lsrs	r2, r0
 8001d4c:	003b      	movs	r3, r7
 8001d4e:	0014      	movs	r4, r2
 8001d50:	2500      	movs	r5, #0
 8001d52:	4313      	orrs	r3, r2
 8001d54:	d100      	bne.n	8001d58 <__aeabi_dsub+0x110>
 8001d56:	e1f7      	b.n	8002148 <__aeabi_dsub+0x500>
 8001d58:	077b      	lsls	r3, r7, #29
 8001d5a:	d100      	bne.n	8001d5e <__aeabi_dsub+0x116>
 8001d5c:	e377      	b.n	800244e <__aeabi_dsub+0x806>
 8001d5e:	230f      	movs	r3, #15
 8001d60:	0038      	movs	r0, r7
 8001d62:	403b      	ands	r3, r7
 8001d64:	2b04      	cmp	r3, #4
 8001d66:	d004      	beq.n	8001d72 <__aeabi_dsub+0x12a>
 8001d68:	1d38      	adds	r0, r7, #4
 8001d6a:	42b8      	cmp	r0, r7
 8001d6c:	41bf      	sbcs	r7, r7
 8001d6e:	427f      	negs	r7, r7
 8001d70:	19e4      	adds	r4, r4, r7
 8001d72:	0223      	lsls	r3, r4, #8
 8001d74:	d400      	bmi.n	8001d78 <__aeabi_dsub+0x130>
 8001d76:	e368      	b.n	800244a <__aeabi_dsub+0x802>
 8001d78:	4b8c      	ldr	r3, [pc, #560]	@ (8001fac <__aeabi_dsub+0x364>)
 8001d7a:	3501      	adds	r5, #1
 8001d7c:	429d      	cmp	r5, r3
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x13a>
 8001d80:	e0f4      	b.n	8001f6c <__aeabi_dsub+0x324>
 8001d82:	4b8b      	ldr	r3, [pc, #556]	@ (8001fb0 <__aeabi_dsub+0x368>)
 8001d84:	056d      	lsls	r5, r5, #21
 8001d86:	401c      	ands	r4, r3
 8001d88:	0d6d      	lsrs	r5, r5, #21
 8001d8a:	0767      	lsls	r7, r4, #29
 8001d8c:	08c0      	lsrs	r0, r0, #3
 8001d8e:	0264      	lsls	r4, r4, #9
 8001d90:	4307      	orrs	r7, r0
 8001d92:	0b24      	lsrs	r4, r4, #12
 8001d94:	e0ec      	b.n	8001f70 <__aeabi_dsub+0x328>
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	dc00      	bgt.n	8001d9c <__aeabi_dsub+0x154>
 8001d9a:	e329      	b.n	80023f0 <__aeabi_dsub+0x7a8>
 8001d9c:	4649      	mov	r1, r9
 8001d9e:	2900      	cmp	r1, #0
 8001da0:	d000      	beq.n	8001da4 <__aeabi_dsub+0x15c>
 8001da2:	e0d6      	b.n	8001f52 <__aeabi_dsub+0x30a>
 8001da4:	4659      	mov	r1, fp
 8001da6:	4311      	orrs	r1, r2
 8001da8:	d100      	bne.n	8001dac <__aeabi_dsub+0x164>
 8001daa:	e12e      	b.n	800200a <__aeabi_dsub+0x3c2>
 8001dac:	1e59      	subs	r1, r3, #1
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d100      	bne.n	8001db4 <__aeabi_dsub+0x16c>
 8001db2:	e1e6      	b.n	8002182 <__aeabi_dsub+0x53a>
 8001db4:	42bb      	cmp	r3, r7
 8001db6:	d100      	bne.n	8001dba <__aeabi_dsub+0x172>
 8001db8:	e182      	b.n	80020c0 <__aeabi_dsub+0x478>
 8001dba:	2701      	movs	r7, #1
 8001dbc:	000b      	movs	r3, r1
 8001dbe:	2938      	cmp	r1, #56	@ 0x38
 8001dc0:	dc14      	bgt.n	8001dec <__aeabi_dsub+0x1a4>
 8001dc2:	2b1f      	cmp	r3, #31
 8001dc4:	dd00      	ble.n	8001dc8 <__aeabi_dsub+0x180>
 8001dc6:	e23c      	b.n	8002242 <__aeabi_dsub+0x5fa>
 8001dc8:	2720      	movs	r7, #32
 8001dca:	1af9      	subs	r1, r7, r3
 8001dcc:	468c      	mov	ip, r1
 8001dce:	4659      	mov	r1, fp
 8001dd0:	4667      	mov	r7, ip
 8001dd2:	40b9      	lsls	r1, r7
 8001dd4:	000f      	movs	r7, r1
 8001dd6:	0011      	movs	r1, r2
 8001dd8:	40d9      	lsrs	r1, r3
 8001dda:	430f      	orrs	r7, r1
 8001ddc:	4661      	mov	r1, ip
 8001dde:	408a      	lsls	r2, r1
 8001de0:	1e51      	subs	r1, r2, #1
 8001de2:	418a      	sbcs	r2, r1
 8001de4:	4659      	mov	r1, fp
 8001de6:	40d9      	lsrs	r1, r3
 8001de8:	4317      	orrs	r7, r2
 8001dea:	1864      	adds	r4, r4, r1
 8001dec:	183f      	adds	r7, r7, r0
 8001dee:	4287      	cmp	r7, r0
 8001df0:	4180      	sbcs	r0, r0
 8001df2:	4240      	negs	r0, r0
 8001df4:	1824      	adds	r4, r4, r0
 8001df6:	0223      	lsls	r3, r4, #8
 8001df8:	d400      	bmi.n	8001dfc <__aeabi_dsub+0x1b4>
 8001dfa:	e0c6      	b.n	8001f8a <__aeabi_dsub+0x342>
 8001dfc:	4b6b      	ldr	r3, [pc, #428]	@ (8001fac <__aeabi_dsub+0x364>)
 8001dfe:	3501      	adds	r5, #1
 8001e00:	429d      	cmp	r5, r3
 8001e02:	d100      	bne.n	8001e06 <__aeabi_dsub+0x1be>
 8001e04:	e0b2      	b.n	8001f6c <__aeabi_dsub+0x324>
 8001e06:	2101      	movs	r1, #1
 8001e08:	4b69      	ldr	r3, [pc, #420]	@ (8001fb0 <__aeabi_dsub+0x368>)
 8001e0a:	087a      	lsrs	r2, r7, #1
 8001e0c:	401c      	ands	r4, r3
 8001e0e:	4039      	ands	r1, r7
 8001e10:	430a      	orrs	r2, r1
 8001e12:	07e7      	lsls	r7, r4, #31
 8001e14:	4317      	orrs	r7, r2
 8001e16:	0864      	lsrs	r4, r4, #1
 8001e18:	e79e      	b.n	8001d58 <__aeabi_dsub+0x110>
 8001e1a:	4b66      	ldr	r3, [pc, #408]	@ (8001fb4 <__aeabi_dsub+0x36c>)
 8001e1c:	4311      	orrs	r1, r2
 8001e1e:	468a      	mov	sl, r1
 8001e20:	18eb      	adds	r3, r5, r3
 8001e22:	2900      	cmp	r1, #0
 8001e24:	d028      	beq.n	8001e78 <__aeabi_dsub+0x230>
 8001e26:	4566      	cmp	r6, ip
 8001e28:	d02c      	beq.n	8001e84 <__aeabi_dsub+0x23c>
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d05b      	beq.n	8001ee6 <__aeabi_dsub+0x29e>
 8001e2e:	2d00      	cmp	r5, #0
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x1ec>
 8001e32:	e12c      	b.n	800208e <__aeabi_dsub+0x446>
 8001e34:	465b      	mov	r3, fp
 8001e36:	4666      	mov	r6, ip
 8001e38:	075f      	lsls	r7, r3, #29
 8001e3a:	08d2      	lsrs	r2, r2, #3
 8001e3c:	4317      	orrs	r7, r2
 8001e3e:	08dd      	lsrs	r5, r3, #3
 8001e40:	003b      	movs	r3, r7
 8001e42:	432b      	orrs	r3, r5
 8001e44:	d100      	bne.n	8001e48 <__aeabi_dsub+0x200>
 8001e46:	e0e2      	b.n	800200e <__aeabi_dsub+0x3c6>
 8001e48:	2480      	movs	r4, #128	@ 0x80
 8001e4a:	0324      	lsls	r4, r4, #12
 8001e4c:	432c      	orrs	r4, r5
 8001e4e:	0324      	lsls	r4, r4, #12
 8001e50:	4d56      	ldr	r5, [pc, #344]	@ (8001fac <__aeabi_dsub+0x364>)
 8001e52:	0b24      	lsrs	r4, r4, #12
 8001e54:	e08c      	b.n	8001f70 <__aeabi_dsub+0x328>
 8001e56:	4659      	mov	r1, fp
 8001e58:	4311      	orrs	r1, r2
 8001e5a:	d100      	bne.n	8001e5e <__aeabi_dsub+0x216>
 8001e5c:	e0d5      	b.n	800200a <__aeabi_dsub+0x3c2>
 8001e5e:	1e59      	subs	r1, r3, #1
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d100      	bne.n	8001e66 <__aeabi_dsub+0x21e>
 8001e64:	e1b9      	b.n	80021da <__aeabi_dsub+0x592>
 8001e66:	42bb      	cmp	r3, r7
 8001e68:	d100      	bne.n	8001e6c <__aeabi_dsub+0x224>
 8001e6a:	e1b1      	b.n	80021d0 <__aeabi_dsub+0x588>
 8001e6c:	2701      	movs	r7, #1
 8001e6e:	000b      	movs	r3, r1
 8001e70:	2938      	cmp	r1, #56	@ 0x38
 8001e72:	dd00      	ble.n	8001e76 <__aeabi_dsub+0x22e>
 8001e74:	e740      	b.n	8001cf8 <__aeabi_dsub+0xb0>
 8001e76:	e72a      	b.n	8001cce <__aeabi_dsub+0x86>
 8001e78:	4661      	mov	r1, ip
 8001e7a:	2701      	movs	r7, #1
 8001e7c:	4079      	eors	r1, r7
 8001e7e:	468c      	mov	ip, r1
 8001e80:	4566      	cmp	r6, ip
 8001e82:	d1d2      	bne.n	8001e2a <__aeabi_dsub+0x1e2>
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d100      	bne.n	8001e8a <__aeabi_dsub+0x242>
 8001e88:	e0c5      	b.n	8002016 <__aeabi_dsub+0x3ce>
 8001e8a:	2d00      	cmp	r5, #0
 8001e8c:	d000      	beq.n	8001e90 <__aeabi_dsub+0x248>
 8001e8e:	e155      	b.n	800213c <__aeabi_dsub+0x4f4>
 8001e90:	464b      	mov	r3, r9
 8001e92:	0025      	movs	r5, r4
 8001e94:	4305      	orrs	r5, r0
 8001e96:	d100      	bne.n	8001e9a <__aeabi_dsub+0x252>
 8001e98:	e212      	b.n	80022c0 <__aeabi_dsub+0x678>
 8001e9a:	1e59      	subs	r1, r3, #1
 8001e9c:	468c      	mov	ip, r1
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x25c>
 8001ea2:	e249      	b.n	8002338 <__aeabi_dsub+0x6f0>
 8001ea4:	4d41      	ldr	r5, [pc, #260]	@ (8001fac <__aeabi_dsub+0x364>)
 8001ea6:	42ab      	cmp	r3, r5
 8001ea8:	d100      	bne.n	8001eac <__aeabi_dsub+0x264>
 8001eaa:	e28f      	b.n	80023cc <__aeabi_dsub+0x784>
 8001eac:	2701      	movs	r7, #1
 8001eae:	2938      	cmp	r1, #56	@ 0x38
 8001eb0:	dc11      	bgt.n	8001ed6 <__aeabi_dsub+0x28e>
 8001eb2:	4663      	mov	r3, ip
 8001eb4:	2b1f      	cmp	r3, #31
 8001eb6:	dd00      	ble.n	8001eba <__aeabi_dsub+0x272>
 8001eb8:	e25b      	b.n	8002372 <__aeabi_dsub+0x72a>
 8001eba:	4661      	mov	r1, ip
 8001ebc:	2320      	movs	r3, #32
 8001ebe:	0027      	movs	r7, r4
 8001ec0:	1a5b      	subs	r3, r3, r1
 8001ec2:	0005      	movs	r5, r0
 8001ec4:	4098      	lsls	r0, r3
 8001ec6:	409f      	lsls	r7, r3
 8001ec8:	40cd      	lsrs	r5, r1
 8001eca:	1e43      	subs	r3, r0, #1
 8001ecc:	4198      	sbcs	r0, r3
 8001ece:	40cc      	lsrs	r4, r1
 8001ed0:	432f      	orrs	r7, r5
 8001ed2:	4307      	orrs	r7, r0
 8001ed4:	44a3      	add	fp, r4
 8001ed6:	18bf      	adds	r7, r7, r2
 8001ed8:	4297      	cmp	r7, r2
 8001eda:	4192      	sbcs	r2, r2
 8001edc:	4252      	negs	r2, r2
 8001ede:	445a      	add	r2, fp
 8001ee0:	0014      	movs	r4, r2
 8001ee2:	464d      	mov	r5, r9
 8001ee4:	e787      	b.n	8001df6 <__aeabi_dsub+0x1ae>
 8001ee6:	4f34      	ldr	r7, [pc, #208]	@ (8001fb8 <__aeabi_dsub+0x370>)
 8001ee8:	1c6b      	adds	r3, r5, #1
 8001eea:	423b      	tst	r3, r7
 8001eec:	d000      	beq.n	8001ef0 <__aeabi_dsub+0x2a8>
 8001eee:	e0b6      	b.n	800205e <__aeabi_dsub+0x416>
 8001ef0:	4659      	mov	r1, fp
 8001ef2:	0023      	movs	r3, r4
 8001ef4:	4311      	orrs	r1, r2
 8001ef6:	000f      	movs	r7, r1
 8001ef8:	4303      	orrs	r3, r0
 8001efa:	2d00      	cmp	r5, #0
 8001efc:	d000      	beq.n	8001f00 <__aeabi_dsub+0x2b8>
 8001efe:	e126      	b.n	800214e <__aeabi_dsub+0x506>
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d100      	bne.n	8001f06 <__aeabi_dsub+0x2be>
 8001f04:	e1c0      	b.n	8002288 <__aeabi_dsub+0x640>
 8001f06:	2900      	cmp	r1, #0
 8001f08:	d100      	bne.n	8001f0c <__aeabi_dsub+0x2c4>
 8001f0a:	e0a1      	b.n	8002050 <__aeabi_dsub+0x408>
 8001f0c:	1a83      	subs	r3, r0, r2
 8001f0e:	4698      	mov	r8, r3
 8001f10:	465b      	mov	r3, fp
 8001f12:	4540      	cmp	r0, r8
 8001f14:	41ad      	sbcs	r5, r5
 8001f16:	1ae3      	subs	r3, r4, r3
 8001f18:	426d      	negs	r5, r5
 8001f1a:	1b5b      	subs	r3, r3, r5
 8001f1c:	2580      	movs	r5, #128	@ 0x80
 8001f1e:	042d      	lsls	r5, r5, #16
 8001f20:	422b      	tst	r3, r5
 8001f22:	d100      	bne.n	8001f26 <__aeabi_dsub+0x2de>
 8001f24:	e14b      	b.n	80021be <__aeabi_dsub+0x576>
 8001f26:	465b      	mov	r3, fp
 8001f28:	1a10      	subs	r0, r2, r0
 8001f2a:	4282      	cmp	r2, r0
 8001f2c:	4192      	sbcs	r2, r2
 8001f2e:	1b1c      	subs	r4, r3, r4
 8001f30:	0007      	movs	r7, r0
 8001f32:	2601      	movs	r6, #1
 8001f34:	4663      	mov	r3, ip
 8001f36:	4252      	negs	r2, r2
 8001f38:	1aa4      	subs	r4, r4, r2
 8001f3a:	4327      	orrs	r7, r4
 8001f3c:	401e      	ands	r6, r3
 8001f3e:	2f00      	cmp	r7, #0
 8001f40:	d100      	bne.n	8001f44 <__aeabi_dsub+0x2fc>
 8001f42:	e142      	b.n	80021ca <__aeabi_dsub+0x582>
 8001f44:	422c      	tst	r4, r5
 8001f46:	d100      	bne.n	8001f4a <__aeabi_dsub+0x302>
 8001f48:	e26d      	b.n	8002426 <__aeabi_dsub+0x7de>
 8001f4a:	4b19      	ldr	r3, [pc, #100]	@ (8001fb0 <__aeabi_dsub+0x368>)
 8001f4c:	2501      	movs	r5, #1
 8001f4e:	401c      	ands	r4, r3
 8001f50:	e71b      	b.n	8001d8a <__aeabi_dsub+0x142>
 8001f52:	42bd      	cmp	r5, r7
 8001f54:	d100      	bne.n	8001f58 <__aeabi_dsub+0x310>
 8001f56:	e13b      	b.n	80021d0 <__aeabi_dsub+0x588>
 8001f58:	2701      	movs	r7, #1
 8001f5a:	2b38      	cmp	r3, #56	@ 0x38
 8001f5c:	dd00      	ble.n	8001f60 <__aeabi_dsub+0x318>
 8001f5e:	e745      	b.n	8001dec <__aeabi_dsub+0x1a4>
 8001f60:	2780      	movs	r7, #128	@ 0x80
 8001f62:	4659      	mov	r1, fp
 8001f64:	043f      	lsls	r7, r7, #16
 8001f66:	4339      	orrs	r1, r7
 8001f68:	468b      	mov	fp, r1
 8001f6a:	e72a      	b.n	8001dc2 <__aeabi_dsub+0x17a>
 8001f6c:	2400      	movs	r4, #0
 8001f6e:	2700      	movs	r7, #0
 8001f70:	052d      	lsls	r5, r5, #20
 8001f72:	4325      	orrs	r5, r4
 8001f74:	07f6      	lsls	r6, r6, #31
 8001f76:	4335      	orrs	r5, r6
 8001f78:	0038      	movs	r0, r7
 8001f7a:	0029      	movs	r1, r5
 8001f7c:	b003      	add	sp, #12
 8001f7e:	bcf0      	pop	{r4, r5, r6, r7}
 8001f80:	46bb      	mov	fp, r7
 8001f82:	46b2      	mov	sl, r6
 8001f84:	46a9      	mov	r9, r5
 8001f86:	46a0      	mov	r8, r4
 8001f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f8a:	077b      	lsls	r3, r7, #29
 8001f8c:	d004      	beq.n	8001f98 <__aeabi_dsub+0x350>
 8001f8e:	230f      	movs	r3, #15
 8001f90:	403b      	ands	r3, r7
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	d000      	beq.n	8001f98 <__aeabi_dsub+0x350>
 8001f96:	e6e7      	b.n	8001d68 <__aeabi_dsub+0x120>
 8001f98:	002b      	movs	r3, r5
 8001f9a:	08f8      	lsrs	r0, r7, #3
 8001f9c:	4a03      	ldr	r2, [pc, #12]	@ (8001fac <__aeabi_dsub+0x364>)
 8001f9e:	0767      	lsls	r7, r4, #29
 8001fa0:	4307      	orrs	r7, r0
 8001fa2:	08e5      	lsrs	r5, r4, #3
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d100      	bne.n	8001faa <__aeabi_dsub+0x362>
 8001fa8:	e74a      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 8001faa:	e0a5      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 8001fac:	000007ff 	.word	0x000007ff
 8001fb0:	ff7fffff 	.word	0xff7fffff
 8001fb4:	fffff801 	.word	0xfffff801
 8001fb8:	000007fe 	.word	0x000007fe
 8001fbc:	0038      	movs	r0, r7
 8001fbe:	f000 fbc7 	bl	8002750 <__clzsi2>
 8001fc2:	0003      	movs	r3, r0
 8001fc4:	3318      	adds	r3, #24
 8001fc6:	2b1f      	cmp	r3, #31
 8001fc8:	dc00      	bgt.n	8001fcc <__aeabi_dsub+0x384>
 8001fca:	e6a7      	b.n	8001d1c <__aeabi_dsub+0xd4>
 8001fcc:	003a      	movs	r2, r7
 8001fce:	3808      	subs	r0, #8
 8001fd0:	4082      	lsls	r2, r0
 8001fd2:	429d      	cmp	r5, r3
 8001fd4:	dd00      	ble.n	8001fd8 <__aeabi_dsub+0x390>
 8001fd6:	e08a      	b.n	80020ee <__aeabi_dsub+0x4a6>
 8001fd8:	1b5b      	subs	r3, r3, r5
 8001fda:	1c58      	adds	r0, r3, #1
 8001fdc:	281f      	cmp	r0, #31
 8001fde:	dc00      	bgt.n	8001fe2 <__aeabi_dsub+0x39a>
 8001fe0:	e1d8      	b.n	8002394 <__aeabi_dsub+0x74c>
 8001fe2:	0017      	movs	r7, r2
 8001fe4:	3b1f      	subs	r3, #31
 8001fe6:	40df      	lsrs	r7, r3
 8001fe8:	2820      	cmp	r0, #32
 8001fea:	d005      	beq.n	8001ff8 <__aeabi_dsub+0x3b0>
 8001fec:	2340      	movs	r3, #64	@ 0x40
 8001fee:	1a1b      	subs	r3, r3, r0
 8001ff0:	409a      	lsls	r2, r3
 8001ff2:	1e53      	subs	r3, r2, #1
 8001ff4:	419a      	sbcs	r2, r3
 8001ff6:	4317      	orrs	r7, r2
 8001ff8:	2500      	movs	r5, #0
 8001ffa:	2f00      	cmp	r7, #0
 8001ffc:	d100      	bne.n	8002000 <__aeabi_dsub+0x3b8>
 8001ffe:	e0e5      	b.n	80021cc <__aeabi_dsub+0x584>
 8002000:	077b      	lsls	r3, r7, #29
 8002002:	d000      	beq.n	8002006 <__aeabi_dsub+0x3be>
 8002004:	e6ab      	b.n	8001d5e <__aeabi_dsub+0x116>
 8002006:	002c      	movs	r4, r5
 8002008:	e7c6      	b.n	8001f98 <__aeabi_dsub+0x350>
 800200a:	08c0      	lsrs	r0, r0, #3
 800200c:	e7c6      	b.n	8001f9c <__aeabi_dsub+0x354>
 800200e:	2700      	movs	r7, #0
 8002010:	2400      	movs	r4, #0
 8002012:	4dd1      	ldr	r5, [pc, #836]	@ (8002358 <__aeabi_dsub+0x710>)
 8002014:	e7ac      	b.n	8001f70 <__aeabi_dsub+0x328>
 8002016:	4fd1      	ldr	r7, [pc, #836]	@ (800235c <__aeabi_dsub+0x714>)
 8002018:	1c6b      	adds	r3, r5, #1
 800201a:	423b      	tst	r3, r7
 800201c:	d171      	bne.n	8002102 <__aeabi_dsub+0x4ba>
 800201e:	0023      	movs	r3, r4
 8002020:	4303      	orrs	r3, r0
 8002022:	2d00      	cmp	r5, #0
 8002024:	d000      	beq.n	8002028 <__aeabi_dsub+0x3e0>
 8002026:	e14e      	b.n	80022c6 <__aeabi_dsub+0x67e>
 8002028:	4657      	mov	r7, sl
 800202a:	2b00      	cmp	r3, #0
 800202c:	d100      	bne.n	8002030 <__aeabi_dsub+0x3e8>
 800202e:	e1b5      	b.n	800239c <__aeabi_dsub+0x754>
 8002030:	2f00      	cmp	r7, #0
 8002032:	d00d      	beq.n	8002050 <__aeabi_dsub+0x408>
 8002034:	1883      	adds	r3, r0, r2
 8002036:	4283      	cmp	r3, r0
 8002038:	4180      	sbcs	r0, r0
 800203a:	445c      	add	r4, fp
 800203c:	4240      	negs	r0, r0
 800203e:	1824      	adds	r4, r4, r0
 8002040:	0222      	lsls	r2, r4, #8
 8002042:	d500      	bpl.n	8002046 <__aeabi_dsub+0x3fe>
 8002044:	e1c8      	b.n	80023d8 <__aeabi_dsub+0x790>
 8002046:	001f      	movs	r7, r3
 8002048:	4698      	mov	r8, r3
 800204a:	4327      	orrs	r7, r4
 800204c:	d100      	bne.n	8002050 <__aeabi_dsub+0x408>
 800204e:	e0bc      	b.n	80021ca <__aeabi_dsub+0x582>
 8002050:	4643      	mov	r3, r8
 8002052:	0767      	lsls	r7, r4, #29
 8002054:	08db      	lsrs	r3, r3, #3
 8002056:	431f      	orrs	r7, r3
 8002058:	08e5      	lsrs	r5, r4, #3
 800205a:	2300      	movs	r3, #0
 800205c:	e04c      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 800205e:	1a83      	subs	r3, r0, r2
 8002060:	4698      	mov	r8, r3
 8002062:	465b      	mov	r3, fp
 8002064:	4540      	cmp	r0, r8
 8002066:	41bf      	sbcs	r7, r7
 8002068:	1ae3      	subs	r3, r4, r3
 800206a:	427f      	negs	r7, r7
 800206c:	1bdb      	subs	r3, r3, r7
 800206e:	021f      	lsls	r7, r3, #8
 8002070:	d47c      	bmi.n	800216c <__aeabi_dsub+0x524>
 8002072:	4647      	mov	r7, r8
 8002074:	431f      	orrs	r7, r3
 8002076:	d100      	bne.n	800207a <__aeabi_dsub+0x432>
 8002078:	e0a6      	b.n	80021c8 <__aeabi_dsub+0x580>
 800207a:	001c      	movs	r4, r3
 800207c:	4647      	mov	r7, r8
 800207e:	e645      	b.n	8001d0c <__aeabi_dsub+0xc4>
 8002080:	4cb7      	ldr	r4, [pc, #732]	@ (8002360 <__aeabi_dsub+0x718>)
 8002082:	1aed      	subs	r5, r5, r3
 8002084:	4014      	ands	r4, r2
 8002086:	077b      	lsls	r3, r7, #29
 8002088:	d000      	beq.n	800208c <__aeabi_dsub+0x444>
 800208a:	e780      	b.n	8001f8e <__aeabi_dsub+0x346>
 800208c:	e784      	b.n	8001f98 <__aeabi_dsub+0x350>
 800208e:	464b      	mov	r3, r9
 8002090:	0025      	movs	r5, r4
 8002092:	4305      	orrs	r5, r0
 8002094:	d066      	beq.n	8002164 <__aeabi_dsub+0x51c>
 8002096:	1e5f      	subs	r7, r3, #1
 8002098:	2b01      	cmp	r3, #1
 800209a:	d100      	bne.n	800209e <__aeabi_dsub+0x456>
 800209c:	e0fc      	b.n	8002298 <__aeabi_dsub+0x650>
 800209e:	4dae      	ldr	r5, [pc, #696]	@ (8002358 <__aeabi_dsub+0x710>)
 80020a0:	42ab      	cmp	r3, r5
 80020a2:	d100      	bne.n	80020a6 <__aeabi_dsub+0x45e>
 80020a4:	e15e      	b.n	8002364 <__aeabi_dsub+0x71c>
 80020a6:	4666      	mov	r6, ip
 80020a8:	2f38      	cmp	r7, #56	@ 0x38
 80020aa:	dc00      	bgt.n	80020ae <__aeabi_dsub+0x466>
 80020ac:	e0b4      	b.n	8002218 <__aeabi_dsub+0x5d0>
 80020ae:	2001      	movs	r0, #1
 80020b0:	1a17      	subs	r7, r2, r0
 80020b2:	42ba      	cmp	r2, r7
 80020b4:	4192      	sbcs	r2, r2
 80020b6:	465b      	mov	r3, fp
 80020b8:	4252      	negs	r2, r2
 80020ba:	464d      	mov	r5, r9
 80020bc:	1a9c      	subs	r4, r3, r2
 80020be:	e620      	b.n	8001d02 <__aeabi_dsub+0xba>
 80020c0:	0767      	lsls	r7, r4, #29
 80020c2:	08c0      	lsrs	r0, r0, #3
 80020c4:	4307      	orrs	r7, r0
 80020c6:	08e5      	lsrs	r5, r4, #3
 80020c8:	e6ba      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 80020ca:	001f      	movs	r7, r3
 80020cc:	4659      	mov	r1, fp
 80020ce:	3f20      	subs	r7, #32
 80020d0:	40f9      	lsrs	r1, r7
 80020d2:	000f      	movs	r7, r1
 80020d4:	2b20      	cmp	r3, #32
 80020d6:	d005      	beq.n	80020e4 <__aeabi_dsub+0x49c>
 80020d8:	2140      	movs	r1, #64	@ 0x40
 80020da:	1acb      	subs	r3, r1, r3
 80020dc:	4659      	mov	r1, fp
 80020de:	4099      	lsls	r1, r3
 80020e0:	430a      	orrs	r2, r1
 80020e2:	4692      	mov	sl, r2
 80020e4:	4653      	mov	r3, sl
 80020e6:	1e5a      	subs	r2, r3, #1
 80020e8:	4193      	sbcs	r3, r2
 80020ea:	431f      	orrs	r7, r3
 80020ec:	e604      	b.n	8001cf8 <__aeabi_dsub+0xb0>
 80020ee:	1aeb      	subs	r3, r5, r3
 80020f0:	4d9b      	ldr	r5, [pc, #620]	@ (8002360 <__aeabi_dsub+0x718>)
 80020f2:	4015      	ands	r5, r2
 80020f4:	076f      	lsls	r7, r5, #29
 80020f6:	08ed      	lsrs	r5, r5, #3
 80020f8:	032c      	lsls	r4, r5, #12
 80020fa:	055d      	lsls	r5, r3, #21
 80020fc:	0b24      	lsrs	r4, r4, #12
 80020fe:	0d6d      	lsrs	r5, r5, #21
 8002100:	e736      	b.n	8001f70 <__aeabi_dsub+0x328>
 8002102:	4d95      	ldr	r5, [pc, #596]	@ (8002358 <__aeabi_dsub+0x710>)
 8002104:	42ab      	cmp	r3, r5
 8002106:	d100      	bne.n	800210a <__aeabi_dsub+0x4c2>
 8002108:	e0d6      	b.n	80022b8 <__aeabi_dsub+0x670>
 800210a:	1882      	adds	r2, r0, r2
 800210c:	0021      	movs	r1, r4
 800210e:	4282      	cmp	r2, r0
 8002110:	4180      	sbcs	r0, r0
 8002112:	4459      	add	r1, fp
 8002114:	4240      	negs	r0, r0
 8002116:	1808      	adds	r0, r1, r0
 8002118:	07c7      	lsls	r7, r0, #31
 800211a:	0852      	lsrs	r2, r2, #1
 800211c:	4317      	orrs	r7, r2
 800211e:	0844      	lsrs	r4, r0, #1
 8002120:	0752      	lsls	r2, r2, #29
 8002122:	d400      	bmi.n	8002126 <__aeabi_dsub+0x4de>
 8002124:	e185      	b.n	8002432 <__aeabi_dsub+0x7ea>
 8002126:	220f      	movs	r2, #15
 8002128:	001d      	movs	r5, r3
 800212a:	403a      	ands	r2, r7
 800212c:	2a04      	cmp	r2, #4
 800212e:	d000      	beq.n	8002132 <__aeabi_dsub+0x4ea>
 8002130:	e61a      	b.n	8001d68 <__aeabi_dsub+0x120>
 8002132:	08ff      	lsrs	r7, r7, #3
 8002134:	0764      	lsls	r4, r4, #29
 8002136:	4327      	orrs	r7, r4
 8002138:	0905      	lsrs	r5, r0, #4
 800213a:	e7dd      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 800213c:	465b      	mov	r3, fp
 800213e:	08d2      	lsrs	r2, r2, #3
 8002140:	075f      	lsls	r7, r3, #29
 8002142:	4317      	orrs	r7, r2
 8002144:	08dd      	lsrs	r5, r3, #3
 8002146:	e67b      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 8002148:	2700      	movs	r7, #0
 800214a:	2400      	movs	r4, #0
 800214c:	e710      	b.n	8001f70 <__aeabi_dsub+0x328>
 800214e:	2b00      	cmp	r3, #0
 8002150:	d000      	beq.n	8002154 <__aeabi_dsub+0x50c>
 8002152:	e0d6      	b.n	8002302 <__aeabi_dsub+0x6ba>
 8002154:	2900      	cmp	r1, #0
 8002156:	d000      	beq.n	800215a <__aeabi_dsub+0x512>
 8002158:	e12f      	b.n	80023ba <__aeabi_dsub+0x772>
 800215a:	2480      	movs	r4, #128	@ 0x80
 800215c:	2600      	movs	r6, #0
 800215e:	4d7e      	ldr	r5, [pc, #504]	@ (8002358 <__aeabi_dsub+0x710>)
 8002160:	0324      	lsls	r4, r4, #12
 8002162:	e705      	b.n	8001f70 <__aeabi_dsub+0x328>
 8002164:	4666      	mov	r6, ip
 8002166:	465c      	mov	r4, fp
 8002168:	08d0      	lsrs	r0, r2, #3
 800216a:	e717      	b.n	8001f9c <__aeabi_dsub+0x354>
 800216c:	465b      	mov	r3, fp
 800216e:	1a17      	subs	r7, r2, r0
 8002170:	42ba      	cmp	r2, r7
 8002172:	4192      	sbcs	r2, r2
 8002174:	1b1c      	subs	r4, r3, r4
 8002176:	2601      	movs	r6, #1
 8002178:	4663      	mov	r3, ip
 800217a:	4252      	negs	r2, r2
 800217c:	1aa4      	subs	r4, r4, r2
 800217e:	401e      	ands	r6, r3
 8002180:	e5c4      	b.n	8001d0c <__aeabi_dsub+0xc4>
 8002182:	1883      	adds	r3, r0, r2
 8002184:	4283      	cmp	r3, r0
 8002186:	4180      	sbcs	r0, r0
 8002188:	445c      	add	r4, fp
 800218a:	4240      	negs	r0, r0
 800218c:	1825      	adds	r5, r4, r0
 800218e:	022a      	lsls	r2, r5, #8
 8002190:	d400      	bmi.n	8002194 <__aeabi_dsub+0x54c>
 8002192:	e0da      	b.n	800234a <__aeabi_dsub+0x702>
 8002194:	4a72      	ldr	r2, [pc, #456]	@ (8002360 <__aeabi_dsub+0x718>)
 8002196:	085b      	lsrs	r3, r3, #1
 8002198:	4015      	ands	r5, r2
 800219a:	07ea      	lsls	r2, r5, #31
 800219c:	431a      	orrs	r2, r3
 800219e:	0869      	lsrs	r1, r5, #1
 80021a0:	075b      	lsls	r3, r3, #29
 80021a2:	d400      	bmi.n	80021a6 <__aeabi_dsub+0x55e>
 80021a4:	e14a      	b.n	800243c <__aeabi_dsub+0x7f4>
 80021a6:	230f      	movs	r3, #15
 80021a8:	4013      	ands	r3, r2
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	d100      	bne.n	80021b0 <__aeabi_dsub+0x568>
 80021ae:	e0fc      	b.n	80023aa <__aeabi_dsub+0x762>
 80021b0:	1d17      	adds	r7, r2, #4
 80021b2:	4297      	cmp	r7, r2
 80021b4:	41a4      	sbcs	r4, r4
 80021b6:	4264      	negs	r4, r4
 80021b8:	2502      	movs	r5, #2
 80021ba:	1864      	adds	r4, r4, r1
 80021bc:	e6ec      	b.n	8001f98 <__aeabi_dsub+0x350>
 80021be:	4647      	mov	r7, r8
 80021c0:	001c      	movs	r4, r3
 80021c2:	431f      	orrs	r7, r3
 80021c4:	d000      	beq.n	80021c8 <__aeabi_dsub+0x580>
 80021c6:	e743      	b.n	8002050 <__aeabi_dsub+0x408>
 80021c8:	2600      	movs	r6, #0
 80021ca:	2500      	movs	r5, #0
 80021cc:	2400      	movs	r4, #0
 80021ce:	e6cf      	b.n	8001f70 <__aeabi_dsub+0x328>
 80021d0:	08c0      	lsrs	r0, r0, #3
 80021d2:	0767      	lsls	r7, r4, #29
 80021d4:	4307      	orrs	r7, r0
 80021d6:	08e5      	lsrs	r5, r4, #3
 80021d8:	e632      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 80021da:	1a87      	subs	r7, r0, r2
 80021dc:	465b      	mov	r3, fp
 80021de:	42b8      	cmp	r0, r7
 80021e0:	4180      	sbcs	r0, r0
 80021e2:	1ae4      	subs	r4, r4, r3
 80021e4:	4240      	negs	r0, r0
 80021e6:	1a24      	subs	r4, r4, r0
 80021e8:	0223      	lsls	r3, r4, #8
 80021ea:	d428      	bmi.n	800223e <__aeabi_dsub+0x5f6>
 80021ec:	0763      	lsls	r3, r4, #29
 80021ee:	08ff      	lsrs	r7, r7, #3
 80021f0:	431f      	orrs	r7, r3
 80021f2:	08e5      	lsrs	r5, r4, #3
 80021f4:	2301      	movs	r3, #1
 80021f6:	e77f      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d100      	bne.n	80021fe <__aeabi_dsub+0x5b6>
 80021fc:	e673      	b.n	8001ee6 <__aeabi_dsub+0x29e>
 80021fe:	464b      	mov	r3, r9
 8002200:	1b5f      	subs	r7, r3, r5
 8002202:	003b      	movs	r3, r7
 8002204:	2d00      	cmp	r5, #0
 8002206:	d100      	bne.n	800220a <__aeabi_dsub+0x5c2>
 8002208:	e742      	b.n	8002090 <__aeabi_dsub+0x448>
 800220a:	2f38      	cmp	r7, #56	@ 0x38
 800220c:	dd00      	ble.n	8002210 <__aeabi_dsub+0x5c8>
 800220e:	e0ec      	b.n	80023ea <__aeabi_dsub+0x7a2>
 8002210:	2380      	movs	r3, #128	@ 0x80
 8002212:	000e      	movs	r6, r1
 8002214:	041b      	lsls	r3, r3, #16
 8002216:	431c      	orrs	r4, r3
 8002218:	2f1f      	cmp	r7, #31
 800221a:	dc25      	bgt.n	8002268 <__aeabi_dsub+0x620>
 800221c:	2520      	movs	r5, #32
 800221e:	0023      	movs	r3, r4
 8002220:	1bed      	subs	r5, r5, r7
 8002222:	0001      	movs	r1, r0
 8002224:	40a8      	lsls	r0, r5
 8002226:	40ab      	lsls	r3, r5
 8002228:	40f9      	lsrs	r1, r7
 800222a:	1e45      	subs	r5, r0, #1
 800222c:	41a8      	sbcs	r0, r5
 800222e:	430b      	orrs	r3, r1
 8002230:	40fc      	lsrs	r4, r7
 8002232:	4318      	orrs	r0, r3
 8002234:	465b      	mov	r3, fp
 8002236:	1b1b      	subs	r3, r3, r4
 8002238:	469b      	mov	fp, r3
 800223a:	e739      	b.n	80020b0 <__aeabi_dsub+0x468>
 800223c:	4666      	mov	r6, ip
 800223e:	2501      	movs	r5, #1
 8002240:	e562      	b.n	8001d08 <__aeabi_dsub+0xc0>
 8002242:	001f      	movs	r7, r3
 8002244:	4659      	mov	r1, fp
 8002246:	3f20      	subs	r7, #32
 8002248:	40f9      	lsrs	r1, r7
 800224a:	468c      	mov	ip, r1
 800224c:	2b20      	cmp	r3, #32
 800224e:	d005      	beq.n	800225c <__aeabi_dsub+0x614>
 8002250:	2740      	movs	r7, #64	@ 0x40
 8002252:	4659      	mov	r1, fp
 8002254:	1afb      	subs	r3, r7, r3
 8002256:	4099      	lsls	r1, r3
 8002258:	430a      	orrs	r2, r1
 800225a:	4692      	mov	sl, r2
 800225c:	4657      	mov	r7, sl
 800225e:	1e7b      	subs	r3, r7, #1
 8002260:	419f      	sbcs	r7, r3
 8002262:	4663      	mov	r3, ip
 8002264:	431f      	orrs	r7, r3
 8002266:	e5c1      	b.n	8001dec <__aeabi_dsub+0x1a4>
 8002268:	003b      	movs	r3, r7
 800226a:	0025      	movs	r5, r4
 800226c:	3b20      	subs	r3, #32
 800226e:	40dd      	lsrs	r5, r3
 8002270:	2f20      	cmp	r7, #32
 8002272:	d004      	beq.n	800227e <__aeabi_dsub+0x636>
 8002274:	2340      	movs	r3, #64	@ 0x40
 8002276:	1bdb      	subs	r3, r3, r7
 8002278:	409c      	lsls	r4, r3
 800227a:	4320      	orrs	r0, r4
 800227c:	4680      	mov	r8, r0
 800227e:	4640      	mov	r0, r8
 8002280:	1e43      	subs	r3, r0, #1
 8002282:	4198      	sbcs	r0, r3
 8002284:	4328      	orrs	r0, r5
 8002286:	e713      	b.n	80020b0 <__aeabi_dsub+0x468>
 8002288:	2900      	cmp	r1, #0
 800228a:	d09d      	beq.n	80021c8 <__aeabi_dsub+0x580>
 800228c:	2601      	movs	r6, #1
 800228e:	4663      	mov	r3, ip
 8002290:	465c      	mov	r4, fp
 8002292:	4690      	mov	r8, r2
 8002294:	401e      	ands	r6, r3
 8002296:	e6db      	b.n	8002050 <__aeabi_dsub+0x408>
 8002298:	1a17      	subs	r7, r2, r0
 800229a:	465b      	mov	r3, fp
 800229c:	42ba      	cmp	r2, r7
 800229e:	4192      	sbcs	r2, r2
 80022a0:	1b1c      	subs	r4, r3, r4
 80022a2:	4252      	negs	r2, r2
 80022a4:	1aa4      	subs	r4, r4, r2
 80022a6:	0223      	lsls	r3, r4, #8
 80022a8:	d4c8      	bmi.n	800223c <__aeabi_dsub+0x5f4>
 80022aa:	0763      	lsls	r3, r4, #29
 80022ac:	08ff      	lsrs	r7, r7, #3
 80022ae:	431f      	orrs	r7, r3
 80022b0:	4666      	mov	r6, ip
 80022b2:	2301      	movs	r3, #1
 80022b4:	08e5      	lsrs	r5, r4, #3
 80022b6:	e71f      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 80022b8:	001d      	movs	r5, r3
 80022ba:	2400      	movs	r4, #0
 80022bc:	2700      	movs	r7, #0
 80022be:	e657      	b.n	8001f70 <__aeabi_dsub+0x328>
 80022c0:	465c      	mov	r4, fp
 80022c2:	08d0      	lsrs	r0, r2, #3
 80022c4:	e66a      	b.n	8001f9c <__aeabi_dsub+0x354>
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d100      	bne.n	80022cc <__aeabi_dsub+0x684>
 80022ca:	e737      	b.n	800213c <__aeabi_dsub+0x4f4>
 80022cc:	4653      	mov	r3, sl
 80022ce:	08c0      	lsrs	r0, r0, #3
 80022d0:	0767      	lsls	r7, r4, #29
 80022d2:	4307      	orrs	r7, r0
 80022d4:	08e5      	lsrs	r5, r4, #3
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d100      	bne.n	80022dc <__aeabi_dsub+0x694>
 80022da:	e5b1      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 80022dc:	2380      	movs	r3, #128	@ 0x80
 80022de:	031b      	lsls	r3, r3, #12
 80022e0:	421d      	tst	r5, r3
 80022e2:	d008      	beq.n	80022f6 <__aeabi_dsub+0x6ae>
 80022e4:	4659      	mov	r1, fp
 80022e6:	08c8      	lsrs	r0, r1, #3
 80022e8:	4218      	tst	r0, r3
 80022ea:	d104      	bne.n	80022f6 <__aeabi_dsub+0x6ae>
 80022ec:	08d2      	lsrs	r2, r2, #3
 80022ee:	0749      	lsls	r1, r1, #29
 80022f0:	430a      	orrs	r2, r1
 80022f2:	0017      	movs	r7, r2
 80022f4:	0005      	movs	r5, r0
 80022f6:	0f7b      	lsrs	r3, r7, #29
 80022f8:	00ff      	lsls	r7, r7, #3
 80022fa:	08ff      	lsrs	r7, r7, #3
 80022fc:	075b      	lsls	r3, r3, #29
 80022fe:	431f      	orrs	r7, r3
 8002300:	e59e      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 8002302:	08c0      	lsrs	r0, r0, #3
 8002304:	0763      	lsls	r3, r4, #29
 8002306:	4318      	orrs	r0, r3
 8002308:	08e5      	lsrs	r5, r4, #3
 800230a:	2900      	cmp	r1, #0
 800230c:	d053      	beq.n	80023b6 <__aeabi_dsub+0x76e>
 800230e:	2380      	movs	r3, #128	@ 0x80
 8002310:	031b      	lsls	r3, r3, #12
 8002312:	421d      	tst	r5, r3
 8002314:	d00a      	beq.n	800232c <__aeabi_dsub+0x6e4>
 8002316:	4659      	mov	r1, fp
 8002318:	08cc      	lsrs	r4, r1, #3
 800231a:	421c      	tst	r4, r3
 800231c:	d106      	bne.n	800232c <__aeabi_dsub+0x6e4>
 800231e:	2601      	movs	r6, #1
 8002320:	4663      	mov	r3, ip
 8002322:	0025      	movs	r5, r4
 8002324:	08d0      	lsrs	r0, r2, #3
 8002326:	0749      	lsls	r1, r1, #29
 8002328:	4308      	orrs	r0, r1
 800232a:	401e      	ands	r6, r3
 800232c:	0f47      	lsrs	r7, r0, #29
 800232e:	00c0      	lsls	r0, r0, #3
 8002330:	08c0      	lsrs	r0, r0, #3
 8002332:	077f      	lsls	r7, r7, #29
 8002334:	4307      	orrs	r7, r0
 8002336:	e583      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 8002338:	1883      	adds	r3, r0, r2
 800233a:	4293      	cmp	r3, r2
 800233c:	4192      	sbcs	r2, r2
 800233e:	445c      	add	r4, fp
 8002340:	4252      	negs	r2, r2
 8002342:	18a5      	adds	r5, r4, r2
 8002344:	022a      	lsls	r2, r5, #8
 8002346:	d500      	bpl.n	800234a <__aeabi_dsub+0x702>
 8002348:	e724      	b.n	8002194 <__aeabi_dsub+0x54c>
 800234a:	076f      	lsls	r7, r5, #29
 800234c:	08db      	lsrs	r3, r3, #3
 800234e:	431f      	orrs	r7, r3
 8002350:	08ed      	lsrs	r5, r5, #3
 8002352:	2301      	movs	r3, #1
 8002354:	e6d0      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 8002356:	46c0      	nop			@ (mov r8, r8)
 8002358:	000007ff 	.word	0x000007ff
 800235c:	000007fe 	.word	0x000007fe
 8002360:	ff7fffff 	.word	0xff7fffff
 8002364:	465b      	mov	r3, fp
 8002366:	08d2      	lsrs	r2, r2, #3
 8002368:	075f      	lsls	r7, r3, #29
 800236a:	4666      	mov	r6, ip
 800236c:	4317      	orrs	r7, r2
 800236e:	08dd      	lsrs	r5, r3, #3
 8002370:	e566      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 8002372:	0025      	movs	r5, r4
 8002374:	3b20      	subs	r3, #32
 8002376:	40dd      	lsrs	r5, r3
 8002378:	4663      	mov	r3, ip
 800237a:	2b20      	cmp	r3, #32
 800237c:	d005      	beq.n	800238a <__aeabi_dsub+0x742>
 800237e:	2340      	movs	r3, #64	@ 0x40
 8002380:	4661      	mov	r1, ip
 8002382:	1a5b      	subs	r3, r3, r1
 8002384:	409c      	lsls	r4, r3
 8002386:	4320      	orrs	r0, r4
 8002388:	4680      	mov	r8, r0
 800238a:	4647      	mov	r7, r8
 800238c:	1e7b      	subs	r3, r7, #1
 800238e:	419f      	sbcs	r7, r3
 8002390:	432f      	orrs	r7, r5
 8002392:	e5a0      	b.n	8001ed6 <__aeabi_dsub+0x28e>
 8002394:	2120      	movs	r1, #32
 8002396:	2700      	movs	r7, #0
 8002398:	1a09      	subs	r1, r1, r0
 800239a:	e4d2      	b.n	8001d42 <__aeabi_dsub+0xfa>
 800239c:	2f00      	cmp	r7, #0
 800239e:	d100      	bne.n	80023a2 <__aeabi_dsub+0x75a>
 80023a0:	e713      	b.n	80021ca <__aeabi_dsub+0x582>
 80023a2:	465c      	mov	r4, fp
 80023a4:	0017      	movs	r7, r2
 80023a6:	2500      	movs	r5, #0
 80023a8:	e5f6      	b.n	8001f98 <__aeabi_dsub+0x350>
 80023aa:	08d7      	lsrs	r7, r2, #3
 80023ac:	0749      	lsls	r1, r1, #29
 80023ae:	2302      	movs	r3, #2
 80023b0:	430f      	orrs	r7, r1
 80023b2:	092d      	lsrs	r5, r5, #4
 80023b4:	e6a0      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 80023b6:	0007      	movs	r7, r0
 80023b8:	e542      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 80023ba:	465b      	mov	r3, fp
 80023bc:	2601      	movs	r6, #1
 80023be:	075f      	lsls	r7, r3, #29
 80023c0:	08dd      	lsrs	r5, r3, #3
 80023c2:	4663      	mov	r3, ip
 80023c4:	08d2      	lsrs	r2, r2, #3
 80023c6:	4317      	orrs	r7, r2
 80023c8:	401e      	ands	r6, r3
 80023ca:	e539      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 80023cc:	465b      	mov	r3, fp
 80023ce:	08d2      	lsrs	r2, r2, #3
 80023d0:	075f      	lsls	r7, r3, #29
 80023d2:	4317      	orrs	r7, r2
 80023d4:	08dd      	lsrs	r5, r3, #3
 80023d6:	e533      	b.n	8001e40 <__aeabi_dsub+0x1f8>
 80023d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002454 <__aeabi_dsub+0x80c>)
 80023da:	08db      	lsrs	r3, r3, #3
 80023dc:	4022      	ands	r2, r4
 80023de:	0757      	lsls	r7, r2, #29
 80023e0:	0252      	lsls	r2, r2, #9
 80023e2:	2501      	movs	r5, #1
 80023e4:	431f      	orrs	r7, r3
 80023e6:	0b14      	lsrs	r4, r2, #12
 80023e8:	e5c2      	b.n	8001f70 <__aeabi_dsub+0x328>
 80023ea:	000e      	movs	r6, r1
 80023ec:	2001      	movs	r0, #1
 80023ee:	e65f      	b.n	80020b0 <__aeabi_dsub+0x468>
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00d      	beq.n	8002410 <__aeabi_dsub+0x7c8>
 80023f4:	464b      	mov	r3, r9
 80023f6:	1b5b      	subs	r3, r3, r5
 80023f8:	469c      	mov	ip, r3
 80023fa:	2d00      	cmp	r5, #0
 80023fc:	d100      	bne.n	8002400 <__aeabi_dsub+0x7b8>
 80023fe:	e548      	b.n	8001e92 <__aeabi_dsub+0x24a>
 8002400:	2701      	movs	r7, #1
 8002402:	2b38      	cmp	r3, #56	@ 0x38
 8002404:	dd00      	ble.n	8002408 <__aeabi_dsub+0x7c0>
 8002406:	e566      	b.n	8001ed6 <__aeabi_dsub+0x28e>
 8002408:	2380      	movs	r3, #128	@ 0x80
 800240a:	041b      	lsls	r3, r3, #16
 800240c:	431c      	orrs	r4, r3
 800240e:	e550      	b.n	8001eb2 <__aeabi_dsub+0x26a>
 8002410:	1c6b      	adds	r3, r5, #1
 8002412:	4d11      	ldr	r5, [pc, #68]	@ (8002458 <__aeabi_dsub+0x810>)
 8002414:	422b      	tst	r3, r5
 8002416:	d000      	beq.n	800241a <__aeabi_dsub+0x7d2>
 8002418:	e673      	b.n	8002102 <__aeabi_dsub+0x4ba>
 800241a:	4659      	mov	r1, fp
 800241c:	0023      	movs	r3, r4
 800241e:	4311      	orrs	r1, r2
 8002420:	468a      	mov	sl, r1
 8002422:	4303      	orrs	r3, r0
 8002424:	e600      	b.n	8002028 <__aeabi_dsub+0x3e0>
 8002426:	0767      	lsls	r7, r4, #29
 8002428:	08c0      	lsrs	r0, r0, #3
 800242a:	2300      	movs	r3, #0
 800242c:	4307      	orrs	r7, r0
 800242e:	08e5      	lsrs	r5, r4, #3
 8002430:	e662      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 8002432:	0764      	lsls	r4, r4, #29
 8002434:	08ff      	lsrs	r7, r7, #3
 8002436:	4327      	orrs	r7, r4
 8002438:	0905      	lsrs	r5, r0, #4
 800243a:	e65d      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 800243c:	08d2      	lsrs	r2, r2, #3
 800243e:	0749      	lsls	r1, r1, #29
 8002440:	4311      	orrs	r1, r2
 8002442:	000f      	movs	r7, r1
 8002444:	2302      	movs	r3, #2
 8002446:	092d      	lsrs	r5, r5, #4
 8002448:	e656      	b.n	80020f8 <__aeabi_dsub+0x4b0>
 800244a:	0007      	movs	r7, r0
 800244c:	e5a4      	b.n	8001f98 <__aeabi_dsub+0x350>
 800244e:	0038      	movs	r0, r7
 8002450:	e48f      	b.n	8001d72 <__aeabi_dsub+0x12a>
 8002452:	46c0      	nop			@ (mov r8, r8)
 8002454:	ff7fffff 	.word	0xff7fffff
 8002458:	000007fe 	.word	0x000007fe

0800245c <__aeabi_dcmpun>:
 800245c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800245e:	46c6      	mov	lr, r8
 8002460:	031e      	lsls	r6, r3, #12
 8002462:	0b36      	lsrs	r6, r6, #12
 8002464:	46b0      	mov	r8, r6
 8002466:	4e0d      	ldr	r6, [pc, #52]	@ (800249c <__aeabi_dcmpun+0x40>)
 8002468:	030c      	lsls	r4, r1, #12
 800246a:	004d      	lsls	r5, r1, #1
 800246c:	005f      	lsls	r7, r3, #1
 800246e:	b500      	push	{lr}
 8002470:	0b24      	lsrs	r4, r4, #12
 8002472:	0d6d      	lsrs	r5, r5, #21
 8002474:	0d7f      	lsrs	r7, r7, #21
 8002476:	42b5      	cmp	r5, r6
 8002478:	d00b      	beq.n	8002492 <__aeabi_dcmpun+0x36>
 800247a:	4908      	ldr	r1, [pc, #32]	@ (800249c <__aeabi_dcmpun+0x40>)
 800247c:	2000      	movs	r0, #0
 800247e:	428f      	cmp	r7, r1
 8002480:	d104      	bne.n	800248c <__aeabi_dcmpun+0x30>
 8002482:	4646      	mov	r6, r8
 8002484:	4316      	orrs	r6, r2
 8002486:	0030      	movs	r0, r6
 8002488:	1e43      	subs	r3, r0, #1
 800248a:	4198      	sbcs	r0, r3
 800248c:	bc80      	pop	{r7}
 800248e:	46b8      	mov	r8, r7
 8002490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002492:	4304      	orrs	r4, r0
 8002494:	2001      	movs	r0, #1
 8002496:	2c00      	cmp	r4, #0
 8002498:	d1f8      	bne.n	800248c <__aeabi_dcmpun+0x30>
 800249a:	e7ee      	b.n	800247a <__aeabi_dcmpun+0x1e>
 800249c:	000007ff 	.word	0x000007ff

080024a0 <__aeabi_d2iz>:
 80024a0:	000b      	movs	r3, r1
 80024a2:	0002      	movs	r2, r0
 80024a4:	b570      	push	{r4, r5, r6, lr}
 80024a6:	4d16      	ldr	r5, [pc, #88]	@ (8002500 <__aeabi_d2iz+0x60>)
 80024a8:	030c      	lsls	r4, r1, #12
 80024aa:	b082      	sub	sp, #8
 80024ac:	0049      	lsls	r1, r1, #1
 80024ae:	2000      	movs	r0, #0
 80024b0:	9200      	str	r2, [sp, #0]
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	0b24      	lsrs	r4, r4, #12
 80024b6:	0d49      	lsrs	r1, r1, #21
 80024b8:	0fde      	lsrs	r6, r3, #31
 80024ba:	42a9      	cmp	r1, r5
 80024bc:	dd04      	ble.n	80024c8 <__aeabi_d2iz+0x28>
 80024be:	4811      	ldr	r0, [pc, #68]	@ (8002504 <__aeabi_d2iz+0x64>)
 80024c0:	4281      	cmp	r1, r0
 80024c2:	dd03      	ble.n	80024cc <__aeabi_d2iz+0x2c>
 80024c4:	4b10      	ldr	r3, [pc, #64]	@ (8002508 <__aeabi_d2iz+0x68>)
 80024c6:	18f0      	adds	r0, r6, r3
 80024c8:	b002      	add	sp, #8
 80024ca:	bd70      	pop	{r4, r5, r6, pc}
 80024cc:	2080      	movs	r0, #128	@ 0x80
 80024ce:	0340      	lsls	r0, r0, #13
 80024d0:	4320      	orrs	r0, r4
 80024d2:	4c0e      	ldr	r4, [pc, #56]	@ (800250c <__aeabi_d2iz+0x6c>)
 80024d4:	1a64      	subs	r4, r4, r1
 80024d6:	2c1f      	cmp	r4, #31
 80024d8:	dd08      	ble.n	80024ec <__aeabi_d2iz+0x4c>
 80024da:	4b0d      	ldr	r3, [pc, #52]	@ (8002510 <__aeabi_d2iz+0x70>)
 80024dc:	1a5b      	subs	r3, r3, r1
 80024de:	40d8      	lsrs	r0, r3
 80024e0:	0003      	movs	r3, r0
 80024e2:	4258      	negs	r0, r3
 80024e4:	2e00      	cmp	r6, #0
 80024e6:	d1ef      	bne.n	80024c8 <__aeabi_d2iz+0x28>
 80024e8:	0018      	movs	r0, r3
 80024ea:	e7ed      	b.n	80024c8 <__aeabi_d2iz+0x28>
 80024ec:	4b09      	ldr	r3, [pc, #36]	@ (8002514 <__aeabi_d2iz+0x74>)
 80024ee:	9a00      	ldr	r2, [sp, #0]
 80024f0:	469c      	mov	ip, r3
 80024f2:	0003      	movs	r3, r0
 80024f4:	4461      	add	r1, ip
 80024f6:	408b      	lsls	r3, r1
 80024f8:	40e2      	lsrs	r2, r4
 80024fa:	4313      	orrs	r3, r2
 80024fc:	e7f1      	b.n	80024e2 <__aeabi_d2iz+0x42>
 80024fe:	46c0      	nop			@ (mov r8, r8)
 8002500:	000003fe 	.word	0x000003fe
 8002504:	0000041d 	.word	0x0000041d
 8002508:	7fffffff 	.word	0x7fffffff
 800250c:	00000433 	.word	0x00000433
 8002510:	00000413 	.word	0x00000413
 8002514:	fffffbed 	.word	0xfffffbed

08002518 <__aeabi_i2d>:
 8002518:	b570      	push	{r4, r5, r6, lr}
 800251a:	2800      	cmp	r0, #0
 800251c:	d016      	beq.n	800254c <__aeabi_i2d+0x34>
 800251e:	17c3      	asrs	r3, r0, #31
 8002520:	18c5      	adds	r5, r0, r3
 8002522:	405d      	eors	r5, r3
 8002524:	0fc4      	lsrs	r4, r0, #31
 8002526:	0028      	movs	r0, r5
 8002528:	f000 f912 	bl	8002750 <__clzsi2>
 800252c:	4b10      	ldr	r3, [pc, #64]	@ (8002570 <__aeabi_i2d+0x58>)
 800252e:	1a1b      	subs	r3, r3, r0
 8002530:	055b      	lsls	r3, r3, #21
 8002532:	0d5b      	lsrs	r3, r3, #21
 8002534:	280a      	cmp	r0, #10
 8002536:	dc14      	bgt.n	8002562 <__aeabi_i2d+0x4a>
 8002538:	0002      	movs	r2, r0
 800253a:	002e      	movs	r6, r5
 800253c:	3215      	adds	r2, #21
 800253e:	4096      	lsls	r6, r2
 8002540:	220b      	movs	r2, #11
 8002542:	1a12      	subs	r2, r2, r0
 8002544:	40d5      	lsrs	r5, r2
 8002546:	032d      	lsls	r5, r5, #12
 8002548:	0b2d      	lsrs	r5, r5, #12
 800254a:	e003      	b.n	8002554 <__aeabi_i2d+0x3c>
 800254c:	2400      	movs	r4, #0
 800254e:	2300      	movs	r3, #0
 8002550:	2500      	movs	r5, #0
 8002552:	2600      	movs	r6, #0
 8002554:	051b      	lsls	r3, r3, #20
 8002556:	432b      	orrs	r3, r5
 8002558:	07e4      	lsls	r4, r4, #31
 800255a:	4323      	orrs	r3, r4
 800255c:	0030      	movs	r0, r6
 800255e:	0019      	movs	r1, r3
 8002560:	bd70      	pop	{r4, r5, r6, pc}
 8002562:	380b      	subs	r0, #11
 8002564:	4085      	lsls	r5, r0
 8002566:	032d      	lsls	r5, r5, #12
 8002568:	2600      	movs	r6, #0
 800256a:	0b2d      	lsrs	r5, r5, #12
 800256c:	e7f2      	b.n	8002554 <__aeabi_i2d+0x3c>
 800256e:	46c0      	nop			@ (mov r8, r8)
 8002570:	0000041e 	.word	0x0000041e

08002574 <__aeabi_ui2d>:
 8002574:	b510      	push	{r4, lr}
 8002576:	1e04      	subs	r4, r0, #0
 8002578:	d010      	beq.n	800259c <__aeabi_ui2d+0x28>
 800257a:	f000 f8e9 	bl	8002750 <__clzsi2>
 800257e:	4b0e      	ldr	r3, [pc, #56]	@ (80025b8 <__aeabi_ui2d+0x44>)
 8002580:	1a1b      	subs	r3, r3, r0
 8002582:	055b      	lsls	r3, r3, #21
 8002584:	0d5b      	lsrs	r3, r3, #21
 8002586:	280a      	cmp	r0, #10
 8002588:	dc0f      	bgt.n	80025aa <__aeabi_ui2d+0x36>
 800258a:	220b      	movs	r2, #11
 800258c:	0021      	movs	r1, r4
 800258e:	1a12      	subs	r2, r2, r0
 8002590:	40d1      	lsrs	r1, r2
 8002592:	3015      	adds	r0, #21
 8002594:	030a      	lsls	r2, r1, #12
 8002596:	4084      	lsls	r4, r0
 8002598:	0b12      	lsrs	r2, r2, #12
 800259a:	e001      	b.n	80025a0 <__aeabi_ui2d+0x2c>
 800259c:	2300      	movs	r3, #0
 800259e:	2200      	movs	r2, #0
 80025a0:	051b      	lsls	r3, r3, #20
 80025a2:	4313      	orrs	r3, r2
 80025a4:	0020      	movs	r0, r4
 80025a6:	0019      	movs	r1, r3
 80025a8:	bd10      	pop	{r4, pc}
 80025aa:	0022      	movs	r2, r4
 80025ac:	380b      	subs	r0, #11
 80025ae:	4082      	lsls	r2, r0
 80025b0:	0312      	lsls	r2, r2, #12
 80025b2:	2400      	movs	r4, #0
 80025b4:	0b12      	lsrs	r2, r2, #12
 80025b6:	e7f3      	b.n	80025a0 <__aeabi_ui2d+0x2c>
 80025b8:	0000041e 	.word	0x0000041e

080025bc <__aeabi_f2d>:
 80025bc:	b570      	push	{r4, r5, r6, lr}
 80025be:	0242      	lsls	r2, r0, #9
 80025c0:	0043      	lsls	r3, r0, #1
 80025c2:	0fc4      	lsrs	r4, r0, #31
 80025c4:	20fe      	movs	r0, #254	@ 0xfe
 80025c6:	0e1b      	lsrs	r3, r3, #24
 80025c8:	1c59      	adds	r1, r3, #1
 80025ca:	0a55      	lsrs	r5, r2, #9
 80025cc:	4208      	tst	r0, r1
 80025ce:	d00c      	beq.n	80025ea <__aeabi_f2d+0x2e>
 80025d0:	21e0      	movs	r1, #224	@ 0xe0
 80025d2:	0089      	lsls	r1, r1, #2
 80025d4:	468c      	mov	ip, r1
 80025d6:	076d      	lsls	r5, r5, #29
 80025d8:	0b12      	lsrs	r2, r2, #12
 80025da:	4463      	add	r3, ip
 80025dc:	051b      	lsls	r3, r3, #20
 80025de:	4313      	orrs	r3, r2
 80025e0:	07e4      	lsls	r4, r4, #31
 80025e2:	4323      	orrs	r3, r4
 80025e4:	0028      	movs	r0, r5
 80025e6:	0019      	movs	r1, r3
 80025e8:	bd70      	pop	{r4, r5, r6, pc}
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d114      	bne.n	8002618 <__aeabi_f2d+0x5c>
 80025ee:	2d00      	cmp	r5, #0
 80025f0:	d01b      	beq.n	800262a <__aeabi_f2d+0x6e>
 80025f2:	0028      	movs	r0, r5
 80025f4:	f000 f8ac 	bl	8002750 <__clzsi2>
 80025f8:	280a      	cmp	r0, #10
 80025fa:	dc1c      	bgt.n	8002636 <__aeabi_f2d+0x7a>
 80025fc:	230b      	movs	r3, #11
 80025fe:	002a      	movs	r2, r5
 8002600:	1a1b      	subs	r3, r3, r0
 8002602:	40da      	lsrs	r2, r3
 8002604:	0003      	movs	r3, r0
 8002606:	3315      	adds	r3, #21
 8002608:	409d      	lsls	r5, r3
 800260a:	4b0e      	ldr	r3, [pc, #56]	@ (8002644 <__aeabi_f2d+0x88>)
 800260c:	0312      	lsls	r2, r2, #12
 800260e:	1a1b      	subs	r3, r3, r0
 8002610:	055b      	lsls	r3, r3, #21
 8002612:	0b12      	lsrs	r2, r2, #12
 8002614:	0d5b      	lsrs	r3, r3, #21
 8002616:	e7e1      	b.n	80025dc <__aeabi_f2d+0x20>
 8002618:	2d00      	cmp	r5, #0
 800261a:	d009      	beq.n	8002630 <__aeabi_f2d+0x74>
 800261c:	0b13      	lsrs	r3, r2, #12
 800261e:	2280      	movs	r2, #128	@ 0x80
 8002620:	0312      	lsls	r2, r2, #12
 8002622:	431a      	orrs	r2, r3
 8002624:	076d      	lsls	r5, r5, #29
 8002626:	4b08      	ldr	r3, [pc, #32]	@ (8002648 <__aeabi_f2d+0x8c>)
 8002628:	e7d8      	b.n	80025dc <__aeabi_f2d+0x20>
 800262a:	2300      	movs	r3, #0
 800262c:	2200      	movs	r2, #0
 800262e:	e7d5      	b.n	80025dc <__aeabi_f2d+0x20>
 8002630:	2200      	movs	r2, #0
 8002632:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <__aeabi_f2d+0x8c>)
 8002634:	e7d2      	b.n	80025dc <__aeabi_f2d+0x20>
 8002636:	0003      	movs	r3, r0
 8002638:	002a      	movs	r2, r5
 800263a:	3b0b      	subs	r3, #11
 800263c:	409a      	lsls	r2, r3
 800263e:	2500      	movs	r5, #0
 8002640:	e7e3      	b.n	800260a <__aeabi_f2d+0x4e>
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	00000389 	.word	0x00000389
 8002648:	000007ff 	.word	0x000007ff

0800264c <__aeabi_d2f>:
 800264c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800264e:	004b      	lsls	r3, r1, #1
 8002650:	030f      	lsls	r7, r1, #12
 8002652:	0d5b      	lsrs	r3, r3, #21
 8002654:	4c3a      	ldr	r4, [pc, #232]	@ (8002740 <__aeabi_d2f+0xf4>)
 8002656:	0f45      	lsrs	r5, r0, #29
 8002658:	b083      	sub	sp, #12
 800265a:	0a7f      	lsrs	r7, r7, #9
 800265c:	1c5e      	adds	r6, r3, #1
 800265e:	432f      	orrs	r7, r5
 8002660:	9000      	str	r0, [sp, #0]
 8002662:	9101      	str	r1, [sp, #4]
 8002664:	0fca      	lsrs	r2, r1, #31
 8002666:	00c5      	lsls	r5, r0, #3
 8002668:	4226      	tst	r6, r4
 800266a:	d00b      	beq.n	8002684 <__aeabi_d2f+0x38>
 800266c:	4935      	ldr	r1, [pc, #212]	@ (8002744 <__aeabi_d2f+0xf8>)
 800266e:	185c      	adds	r4, r3, r1
 8002670:	2cfe      	cmp	r4, #254	@ 0xfe
 8002672:	dd13      	ble.n	800269c <__aeabi_d2f+0x50>
 8002674:	20ff      	movs	r0, #255	@ 0xff
 8002676:	2300      	movs	r3, #0
 8002678:	05c0      	lsls	r0, r0, #23
 800267a:	4318      	orrs	r0, r3
 800267c:	07d2      	lsls	r2, r2, #31
 800267e:	4310      	orrs	r0, r2
 8002680:	b003      	add	sp, #12
 8002682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002684:	433d      	orrs	r5, r7
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <__aeabi_d2f+0x42>
 800268a:	2000      	movs	r0, #0
 800268c:	e7f4      	b.n	8002678 <__aeabi_d2f+0x2c>
 800268e:	2d00      	cmp	r5, #0
 8002690:	d0f0      	beq.n	8002674 <__aeabi_d2f+0x28>
 8002692:	2380      	movs	r3, #128	@ 0x80
 8002694:	03db      	lsls	r3, r3, #15
 8002696:	20ff      	movs	r0, #255	@ 0xff
 8002698:	433b      	orrs	r3, r7
 800269a:	e7ed      	b.n	8002678 <__aeabi_d2f+0x2c>
 800269c:	2c00      	cmp	r4, #0
 800269e:	dd0c      	ble.n	80026ba <__aeabi_d2f+0x6e>
 80026a0:	9b00      	ldr	r3, [sp, #0]
 80026a2:	00ff      	lsls	r7, r7, #3
 80026a4:	019b      	lsls	r3, r3, #6
 80026a6:	1e58      	subs	r0, r3, #1
 80026a8:	4183      	sbcs	r3, r0
 80026aa:	0f69      	lsrs	r1, r5, #29
 80026ac:	433b      	orrs	r3, r7
 80026ae:	430b      	orrs	r3, r1
 80026b0:	0759      	lsls	r1, r3, #29
 80026b2:	d127      	bne.n	8002704 <__aeabi_d2f+0xb8>
 80026b4:	08db      	lsrs	r3, r3, #3
 80026b6:	b2e0      	uxtb	r0, r4
 80026b8:	e7de      	b.n	8002678 <__aeabi_d2f+0x2c>
 80026ba:	0021      	movs	r1, r4
 80026bc:	3117      	adds	r1, #23
 80026be:	db31      	blt.n	8002724 <__aeabi_d2f+0xd8>
 80026c0:	2180      	movs	r1, #128	@ 0x80
 80026c2:	201e      	movs	r0, #30
 80026c4:	0409      	lsls	r1, r1, #16
 80026c6:	4339      	orrs	r1, r7
 80026c8:	1b00      	subs	r0, r0, r4
 80026ca:	281f      	cmp	r0, #31
 80026cc:	dd2d      	ble.n	800272a <__aeabi_d2f+0xde>
 80026ce:	2602      	movs	r6, #2
 80026d0:	4276      	negs	r6, r6
 80026d2:	1b34      	subs	r4, r6, r4
 80026d4:	000e      	movs	r6, r1
 80026d6:	40e6      	lsrs	r6, r4
 80026d8:	0034      	movs	r4, r6
 80026da:	2820      	cmp	r0, #32
 80026dc:	d004      	beq.n	80026e8 <__aeabi_d2f+0x9c>
 80026de:	481a      	ldr	r0, [pc, #104]	@ (8002748 <__aeabi_d2f+0xfc>)
 80026e0:	4684      	mov	ip, r0
 80026e2:	4463      	add	r3, ip
 80026e4:	4099      	lsls	r1, r3
 80026e6:	430d      	orrs	r5, r1
 80026e8:	002b      	movs	r3, r5
 80026ea:	1e59      	subs	r1, r3, #1
 80026ec:	418b      	sbcs	r3, r1
 80026ee:	4323      	orrs	r3, r4
 80026f0:	0759      	lsls	r1, r3, #29
 80026f2:	d003      	beq.n	80026fc <__aeabi_d2f+0xb0>
 80026f4:	210f      	movs	r1, #15
 80026f6:	4019      	ands	r1, r3
 80026f8:	2904      	cmp	r1, #4
 80026fa:	d10b      	bne.n	8002714 <__aeabi_d2f+0xc8>
 80026fc:	019b      	lsls	r3, r3, #6
 80026fe:	2000      	movs	r0, #0
 8002700:	0a5b      	lsrs	r3, r3, #9
 8002702:	e7b9      	b.n	8002678 <__aeabi_d2f+0x2c>
 8002704:	210f      	movs	r1, #15
 8002706:	4019      	ands	r1, r3
 8002708:	2904      	cmp	r1, #4
 800270a:	d104      	bne.n	8002716 <__aeabi_d2f+0xca>
 800270c:	019b      	lsls	r3, r3, #6
 800270e:	0a5b      	lsrs	r3, r3, #9
 8002710:	b2e0      	uxtb	r0, r4
 8002712:	e7b1      	b.n	8002678 <__aeabi_d2f+0x2c>
 8002714:	2400      	movs	r4, #0
 8002716:	3304      	adds	r3, #4
 8002718:	0159      	lsls	r1, r3, #5
 800271a:	d5f7      	bpl.n	800270c <__aeabi_d2f+0xc0>
 800271c:	3401      	adds	r4, #1
 800271e:	2300      	movs	r3, #0
 8002720:	b2e0      	uxtb	r0, r4
 8002722:	e7a9      	b.n	8002678 <__aeabi_d2f+0x2c>
 8002724:	2000      	movs	r0, #0
 8002726:	2300      	movs	r3, #0
 8002728:	e7a6      	b.n	8002678 <__aeabi_d2f+0x2c>
 800272a:	4c08      	ldr	r4, [pc, #32]	@ (800274c <__aeabi_d2f+0x100>)
 800272c:	191c      	adds	r4, r3, r4
 800272e:	002b      	movs	r3, r5
 8002730:	40a5      	lsls	r5, r4
 8002732:	40c3      	lsrs	r3, r0
 8002734:	40a1      	lsls	r1, r4
 8002736:	1e68      	subs	r0, r5, #1
 8002738:	4185      	sbcs	r5, r0
 800273a:	4329      	orrs	r1, r5
 800273c:	430b      	orrs	r3, r1
 800273e:	e7d7      	b.n	80026f0 <__aeabi_d2f+0xa4>
 8002740:	000007fe 	.word	0x000007fe
 8002744:	fffffc80 	.word	0xfffffc80
 8002748:	fffffca2 	.word	0xfffffca2
 800274c:	fffffc82 	.word	0xfffffc82

08002750 <__clzsi2>:
 8002750:	211c      	movs	r1, #28
 8002752:	2301      	movs	r3, #1
 8002754:	041b      	lsls	r3, r3, #16
 8002756:	4298      	cmp	r0, r3
 8002758:	d301      	bcc.n	800275e <__clzsi2+0xe>
 800275a:	0c00      	lsrs	r0, r0, #16
 800275c:	3910      	subs	r1, #16
 800275e:	0a1b      	lsrs	r3, r3, #8
 8002760:	4298      	cmp	r0, r3
 8002762:	d301      	bcc.n	8002768 <__clzsi2+0x18>
 8002764:	0a00      	lsrs	r0, r0, #8
 8002766:	3908      	subs	r1, #8
 8002768:	091b      	lsrs	r3, r3, #4
 800276a:	4298      	cmp	r0, r3
 800276c:	d301      	bcc.n	8002772 <__clzsi2+0x22>
 800276e:	0900      	lsrs	r0, r0, #4
 8002770:	3904      	subs	r1, #4
 8002772:	a202      	add	r2, pc, #8	@ (adr r2, 800277c <__clzsi2+0x2c>)
 8002774:	5c10      	ldrb	r0, [r2, r0]
 8002776:	1840      	adds	r0, r0, r1
 8002778:	4770      	bx	lr
 800277a:	46c0      	nop			@ (mov r8, r8)
 800277c:	02020304 	.word	0x02020304
 8002780:	01010101 	.word	0x01010101
	...

0800278c <__clzdi2>:
 800278c:	b510      	push	{r4, lr}
 800278e:	2900      	cmp	r1, #0
 8002790:	d103      	bne.n	800279a <__clzdi2+0xe>
 8002792:	f7ff ffdd 	bl	8002750 <__clzsi2>
 8002796:	3020      	adds	r0, #32
 8002798:	e002      	b.n	80027a0 <__clzdi2+0x14>
 800279a:	0008      	movs	r0, r1
 800279c:	f7ff ffd8 	bl	8002750 <__clzsi2>
 80027a0:	bd10      	pop	{r4, pc}
 80027a2:	46c0      	nop			@ (mov r8, r8)

080027a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80027a8:	f000 fb9c 	bl	8002ee4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80027ac:	f000 f880 	bl	80028b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80027b0:	f000 f996 	bl	8002ae0 <MX_GPIO_Init>
  MX_ADC1_Init();
 80027b4:	f000 f8da 	bl	800296c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80027b8:	f000 f944 	bl	8002a44 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1); //calibration
 80027bc:	4b2e      	ldr	r3, [pc, #184]	@ (8002878 <main+0xd4>)
 80027be:	0018      	movs	r0, r3
 80027c0:	f001 fb58 	bl	8003e74 <HAL_ADCEx_Calibration_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GetTick()-last_time>=1000){ //delay 1000 ms -> 1s
 80027c4:	f000 fc0a 	bl	8002fdc <HAL_GetTick>
 80027c8:	0002      	movs	r2, r0
 80027ca:	4b2c      	ldr	r3, [pc, #176]	@ (800287c <main+0xd8>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	1ad2      	subs	r2, r2, r3
 80027d0:	23fa      	movs	r3, #250	@ 0xfa
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d3f5      	bcc.n	80027c4 <main+0x20>
		  last_time=HAL_GetTick();
 80027d8:	f000 fc00 	bl	8002fdc <HAL_GetTick>
 80027dc:	0002      	movs	r2, r0
 80027de:	4b27      	ldr	r3, [pc, #156]	@ (800287c <main+0xd8>)
 80027e0:	601a      	str	r2, [r3, #0]

		  HAL_ADC_Start(&hadc1);
 80027e2:	4b25      	ldr	r3, [pc, #148]	@ (8002878 <main+0xd4>)
 80027e4:	0018      	movs	r0, r3
 80027e6:	f000 ff03 	bl	80035f0 <HAL_ADC_Start>
		 HAL_ADC_PollForConversion(&hadc1, 100);
 80027ea:	4b23      	ldr	r3, [pc, #140]	@ (8002878 <main+0xd4>)
 80027ec:	2164      	movs	r1, #100	@ 0x64
 80027ee:	0018      	movs	r0, r3
 80027f0:	f000 ff4c 	bl	800368c <HAL_ADC_PollForConversion>
		 adc_val=HAL_ADC_GetValue(&hadc1);
 80027f4:	4b20      	ldr	r3, [pc, #128]	@ (8002878 <main+0xd4>)
 80027f6:	0018      	movs	r0, r3
 80027f8:	f000 ffdc 	bl	80037b4 <HAL_ADC_GetValue>
 80027fc:	0002      	movs	r2, r0
 80027fe:	4b20      	ldr	r3, [pc, #128]	@ (8002880 <main+0xdc>)
 8002800:	601a      	str	r2, [r3, #0]
		 temp_value=((0.76-(3.3/4095)*adc_val)/0.0025)+30;
 8002802:	4b1f      	ldr	r3, [pc, #124]	@ (8002880 <main+0xdc>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	0018      	movs	r0, r3
 8002808:	f7ff feb4 	bl	8002574 <__aeabi_ui2d>
 800280c:	4a1d      	ldr	r2, [pc, #116]	@ (8002884 <main+0xe0>)
 800280e:	4b1e      	ldr	r3, [pc, #120]	@ (8002888 <main+0xe4>)
 8002810:	f7fe ff34 	bl	800167c <__aeabi_dmul>
 8002814:	0002      	movs	r2, r0
 8002816:	000b      	movs	r3, r1
 8002818:	481c      	ldr	r0, [pc, #112]	@ (800288c <main+0xe8>)
 800281a:	491d      	ldr	r1, [pc, #116]	@ (8002890 <main+0xec>)
 800281c:	f7ff fa14 	bl	8001c48 <__aeabi_dsub>
 8002820:	0002      	movs	r2, r0
 8002822:	000b      	movs	r3, r1
 8002824:	0010      	movs	r0, r2
 8002826:	0019      	movs	r1, r3
 8002828:	4a1a      	ldr	r2, [pc, #104]	@ (8002894 <main+0xf0>)
 800282a:	4b1b      	ldr	r3, [pc, #108]	@ (8002898 <main+0xf4>)
 800282c:	f7fe faec 	bl	8000e08 <__aeabi_ddiv>
 8002830:	0002      	movs	r2, r0
 8002832:	000b      	movs	r3, r1
 8002834:	0010      	movs	r0, r2
 8002836:	0019      	movs	r1, r3
 8002838:	2200      	movs	r2, #0
 800283a:	4b18      	ldr	r3, [pc, #96]	@ (800289c <main+0xf8>)
 800283c:	f7fd ff1e 	bl	800067c <__aeabi_dadd>
 8002840:	0002      	movs	r2, r0
 8002842:	000b      	movs	r3, r1
 8002844:	0010      	movs	r0, r2
 8002846:	0019      	movs	r1, r3
 8002848:	f7ff ff00 	bl	800264c <__aeabi_d2f>
 800284c:	1c02      	adds	r2, r0, #0
 800284e:	4b14      	ldr	r3, [pc, #80]	@ (80028a0 <main+0xfc>)
 8002850:	601a      	str	r2, [r3, #0]
		 sprintf(data,"%.2f\r\n",temp_value);
 8002852:	4b13      	ldr	r3, [pc, #76]	@ (80028a0 <main+0xfc>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	1c18      	adds	r0, r3, #0
 8002858:	f7ff feb0 	bl	80025bc <__aeabi_f2d>
 800285c:	0002      	movs	r2, r0
 800285e:	000b      	movs	r3, r1
 8002860:	4910      	ldr	r1, [pc, #64]	@ (80028a4 <main+0x100>)
 8002862:	4811      	ldr	r0, [pc, #68]	@ (80028a8 <main+0x104>)
 8002864:	f004 f92a 	bl	8006abc <siprintf>
		 HAL_UART_Transmit(&huart2,(uint8_t *)data,sizeof(data)/sizeof(data[0]),100);
 8002868:	490f      	ldr	r1, [pc, #60]	@ (80028a8 <main+0x104>)
 800286a:	4810      	ldr	r0, [pc, #64]	@ (80028ac <main+0x108>)
 800286c:	2364      	movs	r3, #100	@ 0x64
 800286e:	2264      	movs	r2, #100	@ 0x64
 8002870:	f002 fd50 	bl	8005314 <HAL_UART_Transmit>
	  if(HAL_GetTick()-last_time>=1000){ //delay 1000 ms -> 1s
 8002874:	e7a6      	b.n	80027c4 <main+0x20>
 8002876:	46c0      	nop			@ (mov r8, r8)
 8002878:	200001f0 	.word	0x200001f0
 800287c:	200002f0 	.word	0x200002f0
 8002880:	200002ec 	.word	0x200002ec
 8002884:	e734d9b4 	.word	0xe734d9b4
 8002888:	3f4a680c 	.word	0x3f4a680c
 800288c:	851eb852 	.word	0x851eb852
 8002890:	3fe851eb 	.word	0x3fe851eb
 8002894:	47ae147b 	.word	0x47ae147b
 8002898:	3f647ae1 	.word	0x3f647ae1
 800289c:	403e0000 	.word	0x403e0000
 80028a0:	200002e8 	.word	0x200002e8
 80028a4:	08008e70 	.word	0x08008e70
 80028a8:	200002f4 	.word	0x200002f4
 80028ac:	20000254 	.word	0x20000254

080028b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028b0:	b590      	push	{r4, r7, lr}
 80028b2:	b093      	sub	sp, #76	@ 0x4c
 80028b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028b6:	2410      	movs	r4, #16
 80028b8:	193b      	adds	r3, r7, r4
 80028ba:	0018      	movs	r0, r3
 80028bc:	2338      	movs	r3, #56	@ 0x38
 80028be:	001a      	movs	r2, r3
 80028c0:	2100      	movs	r1, #0
 80028c2:	f004 f969 	bl	8006b98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028c6:	003b      	movs	r3, r7
 80028c8:	0018      	movs	r0, r3
 80028ca:	2310      	movs	r3, #16
 80028cc:	001a      	movs	r2, r3
 80028ce:	2100      	movs	r1, #0
 80028d0:	f004 f962 	bl	8006b98 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028d4:	2380      	movs	r3, #128	@ 0x80
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	0018      	movs	r0, r3
 80028da:	f001 fdfd 	bl	80044d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028de:	193b      	adds	r3, r7, r4
 80028e0:	2202      	movs	r2, #2
 80028e2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028e4:	193b      	adds	r3, r7, r4
 80028e6:	2280      	movs	r2, #128	@ 0x80
 80028e8:	0052      	lsls	r2, r2, #1
 80028ea:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80028ec:	0021      	movs	r1, r4
 80028ee:	187b      	adds	r3, r7, r1
 80028f0:	2200      	movs	r2, #0
 80028f2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028f4:	187b      	adds	r3, r7, r1
 80028f6:	2240      	movs	r2, #64	@ 0x40
 80028f8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028fa:	187b      	adds	r3, r7, r1
 80028fc:	2202      	movs	r2, #2
 80028fe:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002900:	187b      	adds	r3, r7, r1
 8002902:	2202      	movs	r2, #2
 8002904:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002906:	187b      	adds	r3, r7, r1
 8002908:	2200      	movs	r2, #0
 800290a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800290c:	187b      	adds	r3, r7, r1
 800290e:	2208      	movs	r2, #8
 8002910:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002912:	187b      	adds	r3, r7, r1
 8002914:	2280      	movs	r2, #128	@ 0x80
 8002916:	0292      	lsls	r2, r2, #10
 8002918:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800291a:	187b      	adds	r3, r7, r1
 800291c:	2280      	movs	r2, #128	@ 0x80
 800291e:	0492      	lsls	r2, r2, #18
 8002920:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002922:	187b      	adds	r3, r7, r1
 8002924:	2280      	movs	r2, #128	@ 0x80
 8002926:	0592      	lsls	r2, r2, #22
 8002928:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800292a:	187b      	adds	r3, r7, r1
 800292c:	0018      	movs	r0, r3
 800292e:	f001 fe1f 	bl	8004570 <HAL_RCC_OscConfig>
 8002932:	1e03      	subs	r3, r0, #0
 8002934:	d001      	beq.n	800293a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002936:	f000 f923 	bl	8002b80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800293a:	003b      	movs	r3, r7
 800293c:	2207      	movs	r2, #7
 800293e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002940:	003b      	movs	r3, r7
 8002942:	2202      	movs	r2, #2
 8002944:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002946:	003b      	movs	r3, r7
 8002948:	2200      	movs	r2, #0
 800294a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800294c:	003b      	movs	r3, r7
 800294e:	2200      	movs	r2, #0
 8002950:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002952:	003b      	movs	r3, r7
 8002954:	2102      	movs	r1, #2
 8002956:	0018      	movs	r0, r3
 8002958:	f002 f924 	bl	8004ba4 <HAL_RCC_ClockConfig>
 800295c:	1e03      	subs	r3, r0, #0
 800295e:	d001      	beq.n	8002964 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002960:	f000 f90e 	bl	8002b80 <Error_Handler>
  }
}
 8002964:	46c0      	nop			@ (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	b013      	add	sp, #76	@ 0x4c
 800296a:	bd90      	pop	{r4, r7, pc}

0800296c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002972:	1d3b      	adds	r3, r7, #4
 8002974:	0018      	movs	r0, r3
 8002976:	230c      	movs	r3, #12
 8002978:	001a      	movs	r2, r3
 800297a:	2100      	movs	r1, #0
 800297c:	f004 f90c 	bl	8006b98 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002980:	4b2d      	ldr	r3, [pc, #180]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 8002982:	4a2e      	ldr	r2, [pc, #184]	@ (8002a3c <MX_ADC1_Init+0xd0>)
 8002984:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002986:	4b2c      	ldr	r3, [pc, #176]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 8002988:	2280      	movs	r2, #128	@ 0x80
 800298a:	05d2      	lsls	r2, r2, #23
 800298c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800298e:	4b2a      	ldr	r3, [pc, #168]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 8002990:	2200      	movs	r2, #0
 8002992:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002994:	4b28      	ldr	r3, [pc, #160]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 8002996:	2200      	movs	r2, #0
 8002998:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800299a:	4b27      	ldr	r3, [pc, #156]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 800299c:	2200      	movs	r2, #0
 800299e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80029a0:	4b25      	ldr	r3, [pc, #148]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029a2:	2204      	movs	r2, #4
 80029a4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80029a6:	4b24      	ldr	r3, [pc, #144]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80029ac:	4b22      	ldr	r3, [pc, #136]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80029b2:	4b21      	ldr	r3, [pc, #132]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80029b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029ba:	2201      	movs	r2, #1
 80029bc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80029be:	4b1e      	ldr	r3, [pc, #120]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029c0:	2220      	movs	r2, #32
 80029c2:	2100      	movs	r1, #0
 80029c4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80029c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80029cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80029d2:	4b19      	ldr	r3, [pc, #100]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029d4:	222c      	movs	r2, #44	@ 0x2c
 80029d6:	2100      	movs	r1, #0
 80029d8:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80029da:	4b17      	ldr	r3, [pc, #92]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029dc:	2200      	movs	r2, #0
 80029de:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80029e0:	4b15      	ldr	r3, [pc, #84]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029e2:	2207      	movs	r2, #7
 80029e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80029e6:	4b14      	ldr	r3, [pc, #80]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80029ec:	4b12      	ldr	r3, [pc, #72]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029ee:	223c      	movs	r2, #60	@ 0x3c
 80029f0:	2100      	movs	r1, #0
 80029f2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80029f4:	4b10      	ldr	r3, [pc, #64]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80029fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 80029fc:	0018      	movs	r0, r3
 80029fe:	f000 fc4f 	bl	80032a0 <HAL_ADC_Init>
 8002a02:	1e03      	subs	r3, r0, #0
 8002a04:	d001      	beq.n	8002a0a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8002a06:	f000 f8bb 	bl	8002b80 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002a0a:	1d3b      	adds	r3, r7, #4
 8002a0c:	4a0c      	ldr	r2, [pc, #48]	@ (8002a40 <MX_ADC1_Init+0xd4>)
 8002a0e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002a10:	1d3b      	adds	r3, r7, #4
 8002a12:	2200      	movs	r2, #0
 8002a14:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002a16:	1d3b      	adds	r3, r7, #4
 8002a18:	2200      	movs	r2, #0
 8002a1a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a1c:	1d3a      	adds	r2, r7, #4
 8002a1e:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <MX_ADC1_Init+0xcc>)
 8002a20:	0011      	movs	r1, r2
 8002a22:	0018      	movs	r0, r3
 8002a24:	f000 fed2 	bl	80037cc <HAL_ADC_ConfigChannel>
 8002a28:	1e03      	subs	r3, r0, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8002a2c:	f000 f8a8 	bl	8002b80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002a30:	46c0      	nop			@ (mov r8, r8)
 8002a32:	46bd      	mov	sp, r7
 8002a34:	b004      	add	sp, #16
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	200001f0 	.word	0x200001f0
 8002a3c:	40012400 	.word	0x40012400
 8002a40:	b0001000 	.word	0xb0001000

08002a44 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a48:	4b23      	ldr	r3, [pc, #140]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a4a:	4a24      	ldr	r2, [pc, #144]	@ (8002adc <MX_USART2_UART_Init+0x98>)
 8002a4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a4e:	4b22      	ldr	r3, [pc, #136]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a50:	22e1      	movs	r2, #225	@ 0xe1
 8002a52:	0252      	lsls	r2, r2, #9
 8002a54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a56:	4b20      	ldr	r3, [pc, #128]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a62:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a68:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a6a:	220c      	movs	r2, #12
 8002a6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a74:	4b18      	ldr	r3, [pc, #96]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a7a:	4b17      	ldr	r3, [pc, #92]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a80:	4b15      	ldr	r3, [pc, #84]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a86:	4b14      	ldr	r3, [pc, #80]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a8c:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f002 fbea 	bl	8005268 <HAL_UART_Init>
 8002a94:	1e03      	subs	r3, r0, #0
 8002a96:	d001      	beq.n	8002a9c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002a98:	f000 f872 	bl	8002b80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f003 fa07 	bl	8005eb4 <HAL_UARTEx_SetTxFifoThreshold>
 8002aa6:	1e03      	subs	r3, r0, #0
 8002aa8:	d001      	beq.n	8002aae <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002aaa:	f000 f869 	bl	8002b80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002aae:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	f003 fa3e 	bl	8005f34 <HAL_UARTEx_SetRxFifoThreshold>
 8002ab8:	1e03      	subs	r3, r0, #0
 8002aba:	d001      	beq.n	8002ac0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002abc:	f000 f860 	bl	8002b80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002ac0:	4b05      	ldr	r3, [pc, #20]	@ (8002ad8 <MX_USART2_UART_Init+0x94>)
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f003 f9bc 	bl	8005e40 <HAL_UARTEx_DisableFifoMode>
 8002ac8:	1e03      	subs	r3, r0, #0
 8002aca:	d001      	beq.n	8002ad0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002acc:	f000 f858 	bl	8002b80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ad0:	46c0      	nop			@ (mov r8, r8)
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	46c0      	nop			@ (mov r8, r8)
 8002ad8:	20000254 	.word	0x20000254
 8002adc:	40004400 	.word	0x40004400

08002ae0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ae0:	b590      	push	{r4, r7, lr}
 8002ae2:	b089      	sub	sp, #36	@ 0x24
 8002ae4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae6:	240c      	movs	r4, #12
 8002ae8:	193b      	adds	r3, r7, r4
 8002aea:	0018      	movs	r0, r3
 8002aec:	2314      	movs	r3, #20
 8002aee:	001a      	movs	r2, r3
 8002af0:	2100      	movs	r1, #0
 8002af2:	f004 f851 	bl	8006b98 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002af6:	4b21      	ldr	r3, [pc, #132]	@ (8002b7c <MX_GPIO_Init+0x9c>)
 8002af8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002afa:	4b20      	ldr	r3, [pc, #128]	@ (8002b7c <MX_GPIO_Init+0x9c>)
 8002afc:	2104      	movs	r1, #4
 8002afe:	430a      	orrs	r2, r1
 8002b00:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b02:	4b1e      	ldr	r3, [pc, #120]	@ (8002b7c <MX_GPIO_Init+0x9c>)
 8002b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b06:	2204      	movs	r2, #4
 8002b08:	4013      	ands	r3, r2
 8002b0a:	60bb      	str	r3, [r7, #8]
 8002b0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8002b7c <MX_GPIO_Init+0x9c>)
 8002b10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b12:	4b1a      	ldr	r3, [pc, #104]	@ (8002b7c <MX_GPIO_Init+0x9c>)
 8002b14:	2120      	movs	r1, #32
 8002b16:	430a      	orrs	r2, r1
 8002b18:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b1a:	4b18      	ldr	r3, [pc, #96]	@ (8002b7c <MX_GPIO_Init+0x9c>)
 8002b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b1e:	2220      	movs	r2, #32
 8002b20:	4013      	ands	r3, r2
 8002b22:	607b      	str	r3, [r7, #4]
 8002b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b26:	4b15      	ldr	r3, [pc, #84]	@ (8002b7c <MX_GPIO_Init+0x9c>)
 8002b28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b2a:	4b14      	ldr	r3, [pc, #80]	@ (8002b7c <MX_GPIO_Init+0x9c>)
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b32:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <MX_GPIO_Init+0x9c>)
 8002b34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b36:	2201      	movs	r2, #1
 8002b38:	4013      	ands	r3, r2
 8002b3a:	603b      	str	r3, [r7, #0]
 8002b3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8002b3e:	23a0      	movs	r3, #160	@ 0xa0
 8002b40:	05db      	lsls	r3, r3, #23
 8002b42:	2200      	movs	r2, #0
 8002b44:	2120      	movs	r1, #32
 8002b46:	0018      	movs	r0, r3
 8002b48:	f001 fca8 	bl	800449c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b4c:	0021      	movs	r1, r4
 8002b4e:	187b      	adds	r3, r7, r1
 8002b50:	2220      	movs	r2, #32
 8002b52:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b54:	187b      	adds	r3, r7, r1
 8002b56:	2201      	movs	r2, #1
 8002b58:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5a:	187b      	adds	r3, r7, r1
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b60:	187b      	adds	r3, r7, r1
 8002b62:	2200      	movs	r2, #0
 8002b64:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b66:	187a      	adds	r2, r7, r1
 8002b68:	23a0      	movs	r3, #160	@ 0xa0
 8002b6a:	05db      	lsls	r3, r3, #23
 8002b6c:	0011      	movs	r1, r2
 8002b6e:	0018      	movs	r0, r3
 8002b70:	f001 fb30 	bl	80041d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b74:	46c0      	nop			@ (mov r8, r8)
 8002b76:	46bd      	mov	sp, r7
 8002b78:	b009      	add	sp, #36	@ 0x24
 8002b7a:	bd90      	pop	{r4, r7, pc}
 8002b7c:	40021000 	.word	0x40021000

08002b80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b84:	b672      	cpsid	i
}
 8002b86:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b88:	46c0      	nop			@ (mov r8, r8)
 8002b8a:	e7fd      	b.n	8002b88 <Error_Handler+0x8>

08002b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b92:	4b0f      	ldr	r3, [pc, #60]	@ (8002bd0 <HAL_MspInit+0x44>)
 8002b94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002b96:	4b0e      	ldr	r3, [pc, #56]	@ (8002bd0 <HAL_MspInit+0x44>)
 8002b98:	2101      	movs	r1, #1
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002bd0 <HAL_MspInit+0x44>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	607b      	str	r3, [r7, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002baa:	4b09      	ldr	r3, [pc, #36]	@ (8002bd0 <HAL_MspInit+0x44>)
 8002bac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002bae:	4b08      	ldr	r3, [pc, #32]	@ (8002bd0 <HAL_MspInit+0x44>)
 8002bb0:	2180      	movs	r1, #128	@ 0x80
 8002bb2:	0549      	lsls	r1, r1, #21
 8002bb4:	430a      	orrs	r2, r1
 8002bb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002bb8:	4b05      	ldr	r3, [pc, #20]	@ (8002bd0 <HAL_MspInit+0x44>)
 8002bba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002bbc:	2380      	movs	r3, #128	@ 0x80
 8002bbe:	055b      	lsls	r3, r3, #21
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	603b      	str	r3, [r7, #0]
 8002bc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bc6:	46c0      	nop			@ (mov r8, r8)
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	b002      	add	sp, #8
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	46c0      	nop			@ (mov r8, r8)
 8002bd0:	40021000 	.word	0x40021000

08002bd4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a0a      	ldr	r2, [pc, #40]	@ (8002c0c <HAL_ADC_MspInit+0x38>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d10d      	bne.n	8002c02 <HAL_ADC_MspInit+0x2e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002be6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c10 <HAL_ADC_MspInit+0x3c>)
 8002be8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bea:	4b09      	ldr	r3, [pc, #36]	@ (8002c10 <HAL_ADC_MspInit+0x3c>)
 8002bec:	2180      	movs	r1, #128	@ 0x80
 8002bee:	0349      	lsls	r1, r1, #13
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002bf4:	4b06      	ldr	r3, [pc, #24]	@ (8002c10 <HAL_ADC_MspInit+0x3c>)
 8002bf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bf8:	2380      	movs	r3, #128	@ 0x80
 8002bfa:	035b      	lsls	r3, r3, #13
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	60fb      	str	r3, [r7, #12]
 8002c00:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002c02:	46c0      	nop			@ (mov r8, r8)
 8002c04:	46bd      	mov	sp, r7
 8002c06:	b004      	add	sp, #16
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	46c0      	nop			@ (mov r8, r8)
 8002c0c:	40012400 	.word	0x40012400
 8002c10:	40021000 	.word	0x40021000

08002c14 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c14:	b590      	push	{r4, r7, lr}
 8002c16:	b097      	sub	sp, #92	@ 0x5c
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1c:	2344      	movs	r3, #68	@ 0x44
 8002c1e:	18fb      	adds	r3, r7, r3
 8002c20:	0018      	movs	r0, r3
 8002c22:	2314      	movs	r3, #20
 8002c24:	001a      	movs	r2, r3
 8002c26:	2100      	movs	r1, #0
 8002c28:	f003 ffb6 	bl	8006b98 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c2c:	2410      	movs	r4, #16
 8002c2e:	193b      	adds	r3, r7, r4
 8002c30:	0018      	movs	r0, r3
 8002c32:	2334      	movs	r3, #52	@ 0x34
 8002c34:	001a      	movs	r2, r3
 8002c36:	2100      	movs	r1, #0
 8002c38:	f003 ffae 	bl	8006b98 <memset>
  if(huart->Instance==USART2)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a22      	ldr	r2, [pc, #136]	@ (8002ccc <HAL_UART_MspInit+0xb8>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d13e      	bne.n	8002cc4 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c46:	193b      	adds	r3, r7, r4
 8002c48:	2202      	movs	r2, #2
 8002c4a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c4c:	193b      	adds	r3, r7, r4
 8002c4e:	2200      	movs	r2, #0
 8002c50:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c52:	193b      	adds	r3, r7, r4
 8002c54:	0018      	movs	r0, r3
 8002c56:	f002 f94f 	bl	8004ef8 <HAL_RCCEx_PeriphCLKConfig>
 8002c5a:	1e03      	subs	r3, r0, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002c5e:	f7ff ff8f 	bl	8002b80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c62:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd0 <HAL_UART_MspInit+0xbc>)
 8002c64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c66:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd0 <HAL_UART_MspInit+0xbc>)
 8002c68:	2180      	movs	r1, #128	@ 0x80
 8002c6a:	0289      	lsls	r1, r1, #10
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c70:	4b17      	ldr	r3, [pc, #92]	@ (8002cd0 <HAL_UART_MspInit+0xbc>)
 8002c72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c74:	2380      	movs	r3, #128	@ 0x80
 8002c76:	029b      	lsls	r3, r3, #10
 8002c78:	4013      	ands	r3, r2
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c7e:	4b14      	ldr	r3, [pc, #80]	@ (8002cd0 <HAL_UART_MspInit+0xbc>)
 8002c80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c82:	4b13      	ldr	r3, [pc, #76]	@ (8002cd0 <HAL_UART_MspInit+0xbc>)
 8002c84:	2101      	movs	r1, #1
 8002c86:	430a      	orrs	r2, r1
 8002c88:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c8a:	4b11      	ldr	r3, [pc, #68]	@ (8002cd0 <HAL_UART_MspInit+0xbc>)
 8002c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c8e:	2201      	movs	r2, #1
 8002c90:	4013      	ands	r3, r2
 8002c92:	60bb      	str	r3, [r7, #8]
 8002c94:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c96:	2144      	movs	r1, #68	@ 0x44
 8002c98:	187b      	adds	r3, r7, r1
 8002c9a:	220c      	movs	r2, #12
 8002c9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c9e:	187b      	adds	r3, r7, r1
 8002ca0:	2202      	movs	r2, #2
 8002ca2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca4:	187b      	adds	r3, r7, r1
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002caa:	187b      	adds	r3, r7, r1
 8002cac:	2200      	movs	r2, #0
 8002cae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002cb0:	187b      	adds	r3, r7, r1
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb6:	187a      	adds	r2, r7, r1
 8002cb8:	23a0      	movs	r3, #160	@ 0xa0
 8002cba:	05db      	lsls	r3, r3, #23
 8002cbc:	0011      	movs	r1, r2
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f001 fa88 	bl	80041d4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002cc4:	46c0      	nop			@ (mov r8, r8)
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	b017      	add	sp, #92	@ 0x5c
 8002cca:	bd90      	pop	{r4, r7, pc}
 8002ccc:	40004400 	.word	0x40004400
 8002cd0:	40021000 	.word	0x40021000

08002cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cd8:	46c0      	nop			@ (mov r8, r8)
 8002cda:	e7fd      	b.n	8002cd8 <NMI_Handler+0x4>

08002cdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ce0:	46c0      	nop			@ (mov r8, r8)
 8002ce2:	e7fd      	b.n	8002ce0 <HardFault_Handler+0x4>

08002ce4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002ce8:	46c0      	nop			@ (mov r8, r8)
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}

08002cee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cf2:	46c0      	nop			@ (mov r8, r8)
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cfc:	f000 f95c 	bl	8002fb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d00:	46c0      	nop			@ (mov r8, r8)
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	af00      	add	r7, sp, #0
  return 1;
 8002d0a:	2301      	movs	r3, #1
}
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <_kill>:

int _kill(int pid, int sig)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b082      	sub	sp, #8
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
 8002d1a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d1c:	f003 ff96 	bl	8006c4c <__errno>
 8002d20:	0003      	movs	r3, r0
 8002d22:	2216      	movs	r2, #22
 8002d24:	601a      	str	r2, [r3, #0]
  return -1;
 8002d26:	2301      	movs	r3, #1
 8002d28:	425b      	negs	r3, r3
}
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	b002      	add	sp, #8
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <_exit>:

void _exit (int status)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b082      	sub	sp, #8
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	425a      	negs	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	0011      	movs	r1, r2
 8002d42:	0018      	movs	r0, r3
 8002d44:	f7ff ffe5 	bl	8002d12 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d48:	46c0      	nop			@ (mov r8, r8)
 8002d4a:	e7fd      	b.n	8002d48 <_exit+0x16>

08002d4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d58:	2300      	movs	r3, #0
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	e00a      	b.n	8002d74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d5e:	e000      	b.n	8002d62 <_read+0x16>
 8002d60:	bf00      	nop
 8002d62:	0001      	movs	r1, r0
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	1c5a      	adds	r2, r3, #1
 8002d68:	60ba      	str	r2, [r7, #8]
 8002d6a:	b2ca      	uxtb	r2, r1
 8002d6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	3301      	adds	r3, #1
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	697a      	ldr	r2, [r7, #20]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	dbf0      	blt.n	8002d5e <_read+0x12>
  }

  return len;
 8002d7c:	687b      	ldr	r3, [r7, #4]
}
 8002d7e:	0018      	movs	r0, r3
 8002d80:	46bd      	mov	sp, r7
 8002d82:	b006      	add	sp, #24
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b086      	sub	sp, #24
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	60f8      	str	r0, [r7, #12]
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d92:	2300      	movs	r3, #0
 8002d94:	617b      	str	r3, [r7, #20]
 8002d96:	e009      	b.n	8002dac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	1c5a      	adds	r2, r3, #1
 8002d9c:	60ba      	str	r2, [r7, #8]
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	0018      	movs	r0, r3
 8002da2:	e000      	b.n	8002da6 <_write+0x20>
 8002da4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	3301      	adds	r3, #1
 8002daa:	617b      	str	r3, [r7, #20]
 8002dac:	697a      	ldr	r2, [r7, #20]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	dbf1      	blt.n	8002d98 <_write+0x12>
  }
  return len;
 8002db4:	687b      	ldr	r3, [r7, #4]
}
 8002db6:	0018      	movs	r0, r3
 8002db8:	46bd      	mov	sp, r7
 8002dba:	b006      	add	sp, #24
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <_close>:

int _close(int file)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	425b      	negs	r3, r3
}
 8002dca:	0018      	movs	r0, r3
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b002      	add	sp, #8
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b082      	sub	sp, #8
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	2280      	movs	r2, #128	@ 0x80
 8002de0:	0192      	lsls	r2, r2, #6
 8002de2:	605a      	str	r2, [r3, #4]
  return 0;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	0018      	movs	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b002      	add	sp, #8
 8002dec:	bd80      	pop	{r7, pc}

08002dee <_isatty>:

int _isatty(int file)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b082      	sub	sp, #8
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002df6:	2301      	movs	r3, #1
}
 8002df8:	0018      	movs	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	b002      	add	sp, #8
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	0018      	movs	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	b004      	add	sp, #16
 8002e14:	bd80      	pop	{r7, pc}
	...

08002e18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e20:	4a14      	ldr	r2, [pc, #80]	@ (8002e74 <_sbrk+0x5c>)
 8002e22:	4b15      	ldr	r3, [pc, #84]	@ (8002e78 <_sbrk+0x60>)
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e2c:	4b13      	ldr	r3, [pc, #76]	@ (8002e7c <_sbrk+0x64>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d102      	bne.n	8002e3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e34:	4b11      	ldr	r3, [pc, #68]	@ (8002e7c <_sbrk+0x64>)
 8002e36:	4a12      	ldr	r2, [pc, #72]	@ (8002e80 <_sbrk+0x68>)
 8002e38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e3a:	4b10      	ldr	r3, [pc, #64]	@ (8002e7c <_sbrk+0x64>)
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	18d3      	adds	r3, r2, r3
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d207      	bcs.n	8002e58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e48:	f003 ff00 	bl	8006c4c <__errno>
 8002e4c:	0003      	movs	r3, r0
 8002e4e:	220c      	movs	r2, #12
 8002e50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e52:	2301      	movs	r3, #1
 8002e54:	425b      	negs	r3, r3
 8002e56:	e009      	b.n	8002e6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e58:	4b08      	ldr	r3, [pc, #32]	@ (8002e7c <_sbrk+0x64>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e5e:	4b07      	ldr	r3, [pc, #28]	@ (8002e7c <_sbrk+0x64>)
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	18d2      	adds	r2, r2, r3
 8002e66:	4b05      	ldr	r3, [pc, #20]	@ (8002e7c <_sbrk+0x64>)
 8002e68:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
}
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b006      	add	sp, #24
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	20009000 	.word	0x20009000
 8002e78:	00000400 	.word	0x00000400
 8002e7c:	20000358 	.word	0x20000358
 8002e80:	200004b0 	.word	0x200004b0

08002e84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e88:	46c0      	nop			@ (mov r8, r8)
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e90:	480d      	ldr	r0, [pc, #52]	@ (8002ec8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e92:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e94:	f7ff fff6 	bl	8002e84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e98:	480c      	ldr	r0, [pc, #48]	@ (8002ecc <LoopForever+0x6>)
  ldr r1, =_edata
 8002e9a:	490d      	ldr	r1, [pc, #52]	@ (8002ed0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ed4 <LoopForever+0xe>)
  movs r3, #0
 8002e9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ea0:	e002      	b.n	8002ea8 <LoopCopyDataInit>

08002ea2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ea2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ea4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ea6:	3304      	adds	r3, #4

08002ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ea8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eac:	d3f9      	bcc.n	8002ea2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eae:	4a0a      	ldr	r2, [pc, #40]	@ (8002ed8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002eb0:	4c0a      	ldr	r4, [pc, #40]	@ (8002edc <LoopForever+0x16>)
  movs r3, #0
 8002eb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002eb4:	e001      	b.n	8002eba <LoopFillZerobss>

08002eb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002eb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002eb8:	3204      	adds	r2, #4

08002eba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002eba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ebc:	d3fb      	bcc.n	8002eb6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002ebe:	f003 fecb 	bl	8006c58 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002ec2:	f7ff fc6f 	bl	80027a4 <main>

08002ec6 <LoopForever>:

LoopForever:
  b LoopForever
 8002ec6:	e7fe      	b.n	8002ec6 <LoopForever>
  ldr   r0, =_estack
 8002ec8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8002ecc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ed0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002ed4:	080092c4 	.word	0x080092c4
  ldr r2, =_sbss
 8002ed8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002edc:	200004ac 	.word	0x200004ac

08002ee0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ee0:	e7fe      	b.n	8002ee0 <ADC1_COMP_IRQHandler>
	...

08002ee4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002eea:	1dfb      	adds	r3, r7, #7
 8002eec:	2200      	movs	r2, #0
 8002eee:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8002f20 <HAL_Init+0x3c>)
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8002f20 <HAL_Init+0x3c>)
 8002ef6:	2180      	movs	r1, #128	@ 0x80
 8002ef8:	0049      	lsls	r1, r1, #1
 8002efa:	430a      	orrs	r2, r1
 8002efc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002efe:	2000      	movs	r0, #0
 8002f00:	f000 f810 	bl	8002f24 <HAL_InitTick>
 8002f04:	1e03      	subs	r3, r0, #0
 8002f06:	d003      	beq.n	8002f10 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002f08:	1dfb      	adds	r3, r7, #7
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	701a      	strb	r2, [r3, #0]
 8002f0e:	e001      	b.n	8002f14 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002f10:	f7ff fe3c 	bl	8002b8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f14:	1dfb      	adds	r3, r7, #7
 8002f16:	781b      	ldrb	r3, [r3, #0]
}
 8002f18:	0018      	movs	r0, r3
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	b002      	add	sp, #8
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40022000 	.word	0x40022000

08002f24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f24:	b590      	push	{r4, r7, lr}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f2c:	230f      	movs	r3, #15
 8002f2e:	18fb      	adds	r3, r7, r3
 8002f30:	2200      	movs	r2, #0
 8002f32:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002f34:	4b1d      	ldr	r3, [pc, #116]	@ (8002fac <HAL_InitTick+0x88>)
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d02b      	beq.n	8002f94 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002f3c:	4b1c      	ldr	r3, [pc, #112]	@ (8002fb0 <HAL_InitTick+0x8c>)
 8002f3e:	681c      	ldr	r4, [r3, #0]
 8002f40:	4b1a      	ldr	r3, [pc, #104]	@ (8002fac <HAL_InitTick+0x88>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	0019      	movs	r1, r3
 8002f46:	23fa      	movs	r3, #250	@ 0xfa
 8002f48:	0098      	lsls	r0, r3, #2
 8002f4a:	f7fd f8f7 	bl	800013c <__udivsi3>
 8002f4e:	0003      	movs	r3, r0
 8002f50:	0019      	movs	r1, r3
 8002f52:	0020      	movs	r0, r4
 8002f54:	f7fd f8f2 	bl	800013c <__udivsi3>
 8002f58:	0003      	movs	r3, r0
 8002f5a:	0018      	movs	r0, r3
 8002f5c:	f001 f92d 	bl	80041ba <HAL_SYSTICK_Config>
 8002f60:	1e03      	subs	r3, r0, #0
 8002f62:	d112      	bne.n	8002f8a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b03      	cmp	r3, #3
 8002f68:	d80a      	bhi.n	8002f80 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	425b      	negs	r3, r3
 8002f70:	2200      	movs	r2, #0
 8002f72:	0018      	movs	r0, r3
 8002f74:	f001 f90c 	bl	8004190 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f78:	4b0e      	ldr	r3, [pc, #56]	@ (8002fb4 <HAL_InitTick+0x90>)
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	e00d      	b.n	8002f9c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002f80:	230f      	movs	r3, #15
 8002f82:	18fb      	adds	r3, r7, r3
 8002f84:	2201      	movs	r2, #1
 8002f86:	701a      	strb	r2, [r3, #0]
 8002f88:	e008      	b.n	8002f9c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002f8a:	230f      	movs	r3, #15
 8002f8c:	18fb      	adds	r3, r7, r3
 8002f8e:	2201      	movs	r2, #1
 8002f90:	701a      	strb	r2, [r3, #0]
 8002f92:	e003      	b.n	8002f9c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f94:	230f      	movs	r3, #15
 8002f96:	18fb      	adds	r3, r7, r3
 8002f98:	2201      	movs	r2, #1
 8002f9a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002f9c:	230f      	movs	r3, #15
 8002f9e:	18fb      	adds	r3, r7, r3
 8002fa0:	781b      	ldrb	r3, [r3, #0]
}
 8002fa2:	0018      	movs	r0, r3
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	b005      	add	sp, #20
 8002fa8:	bd90      	pop	{r4, r7, pc}
 8002faa:	46c0      	nop			@ (mov r8, r8)
 8002fac:	20000008 	.word	0x20000008
 8002fb0:	20000000 	.word	0x20000000
 8002fb4:	20000004 	.word	0x20000004

08002fb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002fbc:	4b05      	ldr	r3, [pc, #20]	@ (8002fd4 <HAL_IncTick+0x1c>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	001a      	movs	r2, r3
 8002fc2:	4b05      	ldr	r3, [pc, #20]	@ (8002fd8 <HAL_IncTick+0x20>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	18d2      	adds	r2, r2, r3
 8002fc8:	4b03      	ldr	r3, [pc, #12]	@ (8002fd8 <HAL_IncTick+0x20>)
 8002fca:	601a      	str	r2, [r3, #0]
}
 8002fcc:	46c0      	nop			@ (mov r8, r8)
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	46c0      	nop			@ (mov r8, r8)
 8002fd4:	20000008 	.word	0x20000008
 8002fd8:	2000035c 	.word	0x2000035c

08002fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  return uwTick;
 8002fe0:	4b02      	ldr	r3, [pc, #8]	@ (8002fec <HAL_GetTick+0x10>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
}
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	46c0      	nop			@ (mov r8, r8)
 8002fec:	2000035c 	.word	0x2000035c

08002ff0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a05      	ldr	r2, [pc, #20]	@ (8003014 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003000:	401a      	ands	r2, r3
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	431a      	orrs	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	601a      	str	r2, [r3, #0]
}
 800300a:	46c0      	nop			@ (mov r8, r8)
 800300c:	46bd      	mov	sp, r7
 800300e:	b002      	add	sp, #8
 8003010:	bd80      	pop	{r7, pc}
 8003012:	46c0      	nop			@ (mov r8, r8)
 8003014:	fe3fffff 	.word	0xfe3fffff

08003018 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	23e0      	movs	r3, #224	@ 0xe0
 8003026:	045b      	lsls	r3, r3, #17
 8003028:	4013      	ands	r3, r2
}
 800302a:	0018      	movs	r0, r3
 800302c:	46bd      	mov	sp, r7
 800302e:	b002      	add	sp, #8
 8003030:	bd80      	pop	{r7, pc}

08003032 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b084      	sub	sp, #16
 8003036:	af00      	add	r7, sp, #0
 8003038:	60f8      	str	r0, [r7, #12]
 800303a:	60b9      	str	r1, [r7, #8]
 800303c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	2104      	movs	r1, #4
 8003046:	400a      	ands	r2, r1
 8003048:	2107      	movs	r1, #7
 800304a:	4091      	lsls	r1, r2
 800304c:	000a      	movs	r2, r1
 800304e:	43d2      	mvns	r2, r2
 8003050:	401a      	ands	r2, r3
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2104      	movs	r1, #4
 8003056:	400b      	ands	r3, r1
 8003058:	6879      	ldr	r1, [r7, #4]
 800305a:	4099      	lsls	r1, r3
 800305c:	000b      	movs	r3, r1
 800305e:	431a      	orrs	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003064:	46c0      	nop			@ (mov r8, r8)
 8003066:	46bd      	mov	sp, r7
 8003068:	b004      	add	sp, #16
 800306a:	bd80      	pop	{r7, pc}

0800306c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	683a      	ldr	r2, [r7, #0]
 800307c:	2104      	movs	r1, #4
 800307e:	400a      	ands	r2, r1
 8003080:	2107      	movs	r1, #7
 8003082:	4091      	lsls	r1, r2
 8003084:	000a      	movs	r2, r1
 8003086:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	2104      	movs	r1, #4
 800308c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800308e:	40da      	lsrs	r2, r3
 8003090:	0013      	movs	r3, r2
}
 8003092:	0018      	movs	r0, r3
 8003094:	46bd      	mov	sp, r7
 8003096:	b002      	add	sp, #8
 8003098:	bd80      	pop	{r7, pc}

0800309a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b082      	sub	sp, #8
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	68da      	ldr	r2, [r3, #12]
 80030a6:	23c0      	movs	r3, #192	@ 0xc0
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	4013      	ands	r3, r2
 80030ac:	d101      	bne.n	80030b2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80030ae:	2301      	movs	r3, #1
 80030b0:	e000      	b.n	80030b4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	0018      	movs	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	b002      	add	sp, #8
 80030ba:	bd80      	pop	{r7, pc}

080030bc <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	211f      	movs	r1, #31
 80030d0:	400a      	ands	r2, r1
 80030d2:	210f      	movs	r1, #15
 80030d4:	4091      	lsls	r1, r2
 80030d6:	000a      	movs	r2, r1
 80030d8:	43d2      	mvns	r2, r2
 80030da:	401a      	ands	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	0e9b      	lsrs	r3, r3, #26
 80030e0:	210f      	movs	r1, #15
 80030e2:	4019      	ands	r1, r3
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	201f      	movs	r0, #31
 80030e8:	4003      	ands	r3, r0
 80030ea:	4099      	lsls	r1, r3
 80030ec:	000b      	movs	r3, r1
 80030ee:	431a      	orrs	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80030f4:	46c0      	nop			@ (mov r8, r8)
 80030f6:	46bd      	mov	sp, r7
 80030f8:	b004      	add	sp, #16
 80030fa:	bd80      	pop	{r7, pc}

080030fc <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	035b      	lsls	r3, r3, #13
 800310e:	0b5b      	lsrs	r3, r3, #13
 8003110:	431a      	orrs	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003116:	46c0      	nop			@ (mov r8, r8)
 8003118:	46bd      	mov	sp, r7
 800311a:	b002      	add	sp, #8
 800311c:	bd80      	pop	{r7, pc}

0800311e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b082      	sub	sp, #8
 8003122:	af00      	add	r7, sp, #0
 8003124:	6078      	str	r0, [r7, #4]
 8003126:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800312c:	683a      	ldr	r2, [r7, #0]
 800312e:	0352      	lsls	r2, r2, #13
 8003130:	0b52      	lsrs	r2, r2, #13
 8003132:	43d2      	mvns	r2, r2
 8003134:	401a      	ands	r2, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800313a:	46c0      	nop			@ (mov r8, r8)
 800313c:	46bd      	mov	sp, r7
 800313e:	b002      	add	sp, #8
 8003140:	bd80      	pop	{r7, pc}
	...

08003144 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	68ba      	ldr	r2, [r7, #8]
 8003156:	0212      	lsls	r2, r2, #8
 8003158:	43d2      	mvns	r2, r2
 800315a:	401a      	ands	r2, r3
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	021b      	lsls	r3, r3, #8
 8003160:	6879      	ldr	r1, [r7, #4]
 8003162:	400b      	ands	r3, r1
 8003164:	4904      	ldr	r1, [pc, #16]	@ (8003178 <LL_ADC_SetChannelSamplingTime+0x34>)
 8003166:	400b      	ands	r3, r1
 8003168:	431a      	orrs	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	46bd      	mov	sp, r7
 8003172:	b004      	add	sp, #16
 8003174:	bd80      	pop	{r7, pc}
 8003176:	46c0      	nop			@ (mov r8, r8)
 8003178:	07ffff00 	.word	0x07ffff00

0800317c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	4a05      	ldr	r2, [pc, #20]	@ (80031a0 <LL_ADC_EnableInternalRegulator+0x24>)
 800318a:	4013      	ands	r3, r2
 800318c:	2280      	movs	r2, #128	@ 0x80
 800318e:	0552      	lsls	r2, r2, #21
 8003190:	431a      	orrs	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003196:	46c0      	nop			@ (mov r8, r8)
 8003198:	46bd      	mov	sp, r7
 800319a:	b002      	add	sp, #8
 800319c:	bd80      	pop	{r7, pc}
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	6fffffe8 	.word	0x6fffffe8

080031a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	2380      	movs	r3, #128	@ 0x80
 80031b2:	055b      	lsls	r3, r3, #21
 80031b4:	401a      	ands	r2, r3
 80031b6:	2380      	movs	r3, #128	@ 0x80
 80031b8:	055b      	lsls	r3, r3, #21
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d101      	bne.n	80031c2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80031be:	2301      	movs	r3, #1
 80031c0:	e000      	b.n	80031c4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	0018      	movs	r0, r3
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b002      	add	sp, #8
 80031ca:	bd80      	pop	{r7, pc}

080031cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	4a04      	ldr	r2, [pc, #16]	@ (80031ec <LL_ADC_Enable+0x20>)
 80031da:	4013      	ands	r3, r2
 80031dc:	2201      	movs	r2, #1
 80031de:	431a      	orrs	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80031e4:	46c0      	nop			@ (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b002      	add	sp, #8
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	7fffffe8 	.word	0x7fffffe8

080031f0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	4a04      	ldr	r2, [pc, #16]	@ (8003210 <LL_ADC_Disable+0x20>)
 80031fe:	4013      	ands	r3, r2
 8003200:	2202      	movs	r2, #2
 8003202:	431a      	orrs	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003208:	46c0      	nop			@ (mov r8, r8)
 800320a:	46bd      	mov	sp, r7
 800320c:	b002      	add	sp, #8
 800320e:	bd80      	pop	{r7, pc}
 8003210:	7fffffe8 	.word	0x7fffffe8

08003214 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	2201      	movs	r2, #1
 8003222:	4013      	ands	r3, r2
 8003224:	2b01      	cmp	r3, #1
 8003226:	d101      	bne.n	800322c <LL_ADC_IsEnabled+0x18>
 8003228:	2301      	movs	r3, #1
 800322a:	e000      	b.n	800322e <LL_ADC_IsEnabled+0x1a>
 800322c:	2300      	movs	r3, #0
}
 800322e:	0018      	movs	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	b002      	add	sp, #8
 8003234:	bd80      	pop	{r7, pc}

08003236 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	2202      	movs	r2, #2
 8003244:	4013      	ands	r3, r2
 8003246:	2b02      	cmp	r3, #2
 8003248:	d101      	bne.n	800324e <LL_ADC_IsDisableOngoing+0x18>
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <LL_ADC_IsDisableOngoing+0x1a>
 800324e:	2300      	movs	r3, #0
}
 8003250:	0018      	movs	r0, r3
 8003252:	46bd      	mov	sp, r7
 8003254:	b002      	add	sp, #8
 8003256:	bd80      	pop	{r7, pc}

08003258 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	4a04      	ldr	r2, [pc, #16]	@ (8003278 <LL_ADC_REG_StartConversion+0x20>)
 8003266:	4013      	ands	r3, r2
 8003268:	2204      	movs	r2, #4
 800326a:	431a      	orrs	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003270:	46c0      	nop			@ (mov r8, r8)
 8003272:	46bd      	mov	sp, r7
 8003274:	b002      	add	sp, #8
 8003276:	bd80      	pop	{r7, pc}
 8003278:	7fffffe8 	.word	0x7fffffe8

0800327c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	2204      	movs	r2, #4
 800328a:	4013      	ands	r3, r2
 800328c:	2b04      	cmp	r3, #4
 800328e:	d101      	bne.n	8003294 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003290:	2301      	movs	r3, #1
 8003292:	e000      	b.n	8003296 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003294:	2300      	movs	r3, #0
}
 8003296:	0018      	movs	r0, r3
 8003298:	46bd      	mov	sp, r7
 800329a:	b002      	add	sp, #8
 800329c:	bd80      	pop	{r7, pc}
	...

080032a0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b088      	sub	sp, #32
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032a8:	231f      	movs	r3, #31
 80032aa:	18fb      	adds	r3, r7, r3
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 80032b0:	2300      	movs	r3, #0
 80032b2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 80032b4:	2300      	movs	r3, #0
 80032b6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80032b8:	2300      	movs	r3, #0
 80032ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e17f      	b.n	80035c6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d10a      	bne.n	80032e4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	0018      	movs	r0, r3
 80032d2:	f7ff fc7f 	bl	8002bd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2254      	movs	r2, #84	@ 0x54
 80032e0:	2100      	movs	r1, #0
 80032e2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	0018      	movs	r0, r3
 80032ea:	f7ff ff5b 	bl	80031a4 <LL_ADC_IsInternalRegulatorEnabled>
 80032ee:	1e03      	subs	r3, r0, #0
 80032f0:	d115      	bne.n	800331e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	0018      	movs	r0, r3
 80032f8:	f7ff ff40 	bl	800317c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032fc:	4bb4      	ldr	r3, [pc, #720]	@ (80035d0 <HAL_ADC_Init+0x330>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	49b4      	ldr	r1, [pc, #720]	@ (80035d4 <HAL_ADC_Init+0x334>)
 8003302:	0018      	movs	r0, r3
 8003304:	f7fc ff1a 	bl	800013c <__udivsi3>
 8003308:	0003      	movs	r3, r0
 800330a:	3301      	adds	r3, #1
 800330c:	005b      	lsls	r3, r3, #1
 800330e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003310:	e002      	b.n	8003318 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	3b01      	subs	r3, #1
 8003316:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1f9      	bne.n	8003312 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	0018      	movs	r0, r3
 8003324:	f7ff ff3e 	bl	80031a4 <LL_ADC_IsInternalRegulatorEnabled>
 8003328:	1e03      	subs	r3, r0, #0
 800332a:	d10f      	bne.n	800334c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003330:	2210      	movs	r2, #16
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800333c:	2201      	movs	r2, #1
 800333e:	431a      	orrs	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003344:	231f      	movs	r3, #31
 8003346:	18fb      	adds	r3, r7, r3
 8003348:	2201      	movs	r2, #1
 800334a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	0018      	movs	r0, r3
 8003352:	f7ff ff93 	bl	800327c <LL_ADC_REG_IsConversionOngoing>
 8003356:	0003      	movs	r3, r0
 8003358:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800335e:	2210      	movs	r2, #16
 8003360:	4013      	ands	r3, r2
 8003362:	d000      	beq.n	8003366 <HAL_ADC_Init+0xc6>
 8003364:	e122      	b.n	80035ac <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d000      	beq.n	800336e <HAL_ADC_Init+0xce>
 800336c:	e11e      	b.n	80035ac <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003372:	4a99      	ldr	r2, [pc, #612]	@ (80035d8 <HAL_ADC_Init+0x338>)
 8003374:	4013      	ands	r3, r2
 8003376:	2202      	movs	r2, #2
 8003378:	431a      	orrs	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	0018      	movs	r0, r3
 8003384:	f7ff ff46 	bl	8003214 <LL_ADC_IsEnabled>
 8003388:	1e03      	subs	r3, r0, #0
 800338a:	d000      	beq.n	800338e <HAL_ADC_Init+0xee>
 800338c:	e0ad      	b.n	80034ea <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	7e1b      	ldrb	r3, [r3, #24]
 8003396:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003398:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	7e5b      	ldrb	r3, [r3, #25]
 800339e:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80033a0:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	7e9b      	ldrb	r3, [r3, #26]
 80033a6:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80033a8:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d002      	beq.n	80033b8 <HAL_ADC_Init+0x118>
 80033b2:	2380      	movs	r3, #128	@ 0x80
 80033b4:	015b      	lsls	r3, r3, #5
 80033b6:	e000      	b.n	80033ba <HAL_ADC_Init+0x11a>
 80033b8:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80033ba:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80033c0:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	da04      	bge.n	80033d4 <HAL_ADC_Init+0x134>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	691b      	ldr	r3, [r3, #16]
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	085b      	lsrs	r3, r3, #1
 80033d2:	e001      	b.n	80033d8 <HAL_ADC_Init+0x138>
 80033d4:	2380      	movs	r3, #128	@ 0x80
 80033d6:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80033d8:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	212c      	movs	r1, #44	@ 0x2c
 80033de:	5c5b      	ldrb	r3, [r3, r1]
 80033e0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80033e2:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2220      	movs	r2, #32
 80033ee:	5c9b      	ldrb	r3, [r3, r2]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d115      	bne.n	8003420 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	7e9b      	ldrb	r3, [r3, #26]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d105      	bne.n	8003408 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	2280      	movs	r2, #128	@ 0x80
 8003400:	0252      	lsls	r2, r2, #9
 8003402:	4313      	orrs	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
 8003406:	e00b      	b.n	8003420 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340c:	2220      	movs	r2, #32
 800340e:	431a      	orrs	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003418:	2201      	movs	r2, #1
 800341a:	431a      	orrs	r2, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	2b00      	cmp	r3, #0
 8003426:	d00a      	beq.n	800343e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800342c:	23e0      	movs	r3, #224	@ 0xe0
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003436:	4313      	orrs	r3, r2
 8003438:	69ba      	ldr	r2, [r7, #24]
 800343a:	4313      	orrs	r3, r2
 800343c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	4a65      	ldr	r2, [pc, #404]	@ (80035dc <HAL_ADC_Init+0x33c>)
 8003446:	4013      	ands	r3, r2
 8003448:	0019      	movs	r1, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	69ba      	ldr	r2, [r7, #24]
 8003450:	430a      	orrs	r2, r1
 8003452:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	0f9b      	lsrs	r3, r3, #30
 800345a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003460:	4313      	orrs	r3, r2
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	4313      	orrs	r3, r2
 8003466:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	223c      	movs	r2, #60	@ 0x3c
 800346c:	5c9b      	ldrb	r3, [r3, r2]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d111      	bne.n	8003496 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	0f9b      	lsrs	r3, r3, #30
 8003478:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800347e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8003484:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800348a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	4313      	orrs	r3, r2
 8003490:	2201      	movs	r2, #1
 8003492:	4313      	orrs	r3, r2
 8003494:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	691b      	ldr	r3, [r3, #16]
 800349c:	4a50      	ldr	r2, [pc, #320]	@ (80035e0 <HAL_ADC_Init+0x340>)
 800349e:	4013      	ands	r3, r2
 80034a0:	0019      	movs	r1, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	697a      	ldr	r2, [r7, #20]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685a      	ldr	r2, [r3, #4]
 80034b0:	23c0      	movs	r3, #192	@ 0xc0
 80034b2:	061b      	lsls	r3, r3, #24
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d018      	beq.n	80034ea <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80034bc:	2380      	movs	r3, #128	@ 0x80
 80034be:	05db      	lsls	r3, r3, #23
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d012      	beq.n	80034ea <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80034c8:	2380      	movs	r3, #128	@ 0x80
 80034ca:	061b      	lsls	r3, r3, #24
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d00c      	beq.n	80034ea <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80034d0:	4b44      	ldr	r3, [pc, #272]	@ (80035e4 <HAL_ADC_Init+0x344>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a44      	ldr	r2, [pc, #272]	@ (80035e8 <HAL_ADC_Init+0x348>)
 80034d6:	4013      	ands	r3, r2
 80034d8:	0019      	movs	r1, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	23f0      	movs	r3, #240	@ 0xf0
 80034e0:	039b      	lsls	r3, r3, #14
 80034e2:	401a      	ands	r2, r3
 80034e4:	4b3f      	ldr	r3, [pc, #252]	@ (80035e4 <HAL_ADC_Init+0x344>)
 80034e6:	430a      	orrs	r2, r1
 80034e8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6818      	ldr	r0, [r3, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034f2:	001a      	movs	r2, r3
 80034f4:	2100      	movs	r1, #0
 80034f6:	f7ff fd9c 	bl	8003032 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6818      	ldr	r0, [r3, #0]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003502:	493a      	ldr	r1, [pc, #232]	@ (80035ec <HAL_ADC_Init+0x34c>)
 8003504:	001a      	movs	r2, r3
 8003506:	f7ff fd94 	bl	8003032 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d109      	bne.n	8003526 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2110      	movs	r1, #16
 800351e:	4249      	negs	r1, r1
 8003520:	430a      	orrs	r2, r1
 8003522:	629a      	str	r2, [r3, #40]	@ 0x28
 8003524:	e018      	b.n	8003558 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691a      	ldr	r2, [r3, #16]
 800352a:	2380      	movs	r3, #128	@ 0x80
 800352c:	039b      	lsls	r3, r3, #14
 800352e:	429a      	cmp	r2, r3
 8003530:	d112      	bne.n	8003558 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	3b01      	subs	r3, #1
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	221c      	movs	r2, #28
 8003542:	4013      	ands	r3, r2
 8003544:	2210      	movs	r2, #16
 8003546:	4252      	negs	r2, r2
 8003548:	409a      	lsls	r2, r3
 800354a:	0011      	movs	r1, r2
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	430a      	orrs	r2, r1
 8003556:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2100      	movs	r1, #0
 800355e:	0018      	movs	r0, r3
 8003560:	f7ff fd84 	bl	800306c <LL_ADC_GetSamplingTimeCommonChannels>
 8003564:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800356a:	429a      	cmp	r2, r3
 800356c:	d10b      	bne.n	8003586 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003578:	2203      	movs	r2, #3
 800357a:	4393      	bics	r3, r2
 800357c:	2201      	movs	r2, #1
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003584:	e01c      	b.n	80035c0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358a:	2212      	movs	r2, #18
 800358c:	4393      	bics	r3, r2
 800358e:	2210      	movs	r2, #16
 8003590:	431a      	orrs	r2, r3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800359a:	2201      	movs	r2, #1
 800359c:	431a      	orrs	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80035a2:	231f      	movs	r3, #31
 80035a4:	18fb      	adds	r3, r7, r3
 80035a6:	2201      	movs	r2, #1
 80035a8:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80035aa:	e009      	b.n	80035c0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b0:	2210      	movs	r2, #16
 80035b2:	431a      	orrs	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80035b8:	231f      	movs	r3, #31
 80035ba:	18fb      	adds	r3, r7, r3
 80035bc:	2201      	movs	r2, #1
 80035be:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80035c0:	231f      	movs	r3, #31
 80035c2:	18fb      	adds	r3, r7, r3
 80035c4:	781b      	ldrb	r3, [r3, #0]
}
 80035c6:	0018      	movs	r0, r3
 80035c8:	46bd      	mov	sp, r7
 80035ca:	b008      	add	sp, #32
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	46c0      	nop			@ (mov r8, r8)
 80035d0:	20000000 	.word	0x20000000
 80035d4:	00030d40 	.word	0x00030d40
 80035d8:	fffffefd 	.word	0xfffffefd
 80035dc:	ffde0201 	.word	0xffde0201
 80035e0:	1ffffc02 	.word	0x1ffffc02
 80035e4:	40012708 	.word	0x40012708
 80035e8:	ffc3ffff 	.word	0xffc3ffff
 80035ec:	07ffff04 	.word	0x07ffff04

080035f0 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80035f0:	b5b0      	push	{r4, r5, r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	0018      	movs	r0, r3
 80035fe:	f7ff fe3d 	bl	800327c <LL_ADC_REG_IsConversionOngoing>
 8003602:	1e03      	subs	r3, r0, #0
 8003604:	d135      	bne.n	8003672 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2254      	movs	r2, #84	@ 0x54
 800360a:	5c9b      	ldrb	r3, [r3, r2]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_ADC_Start+0x24>
 8003610:	2302      	movs	r3, #2
 8003612:	e035      	b.n	8003680 <HAL_ADC_Start+0x90>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2254      	movs	r2, #84	@ 0x54
 8003618:	2101      	movs	r1, #1
 800361a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800361c:	250f      	movs	r5, #15
 800361e:	197c      	adds	r4, r7, r5
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	0018      	movs	r0, r3
 8003624:	f000 faaa 	bl	8003b7c <ADC_Enable>
 8003628:	0003      	movs	r3, r0
 800362a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800362c:	197b      	adds	r3, r7, r5
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d119      	bne.n	8003668 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003638:	4a13      	ldr	r2, [pc, #76]	@ (8003688 <HAL_ADC_Start+0x98>)
 800363a:	4013      	ands	r3, r2
 800363c:	2280      	movs	r2, #128	@ 0x80
 800363e:	0052      	lsls	r2, r2, #1
 8003640:	431a      	orrs	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	221c      	movs	r2, #28
 8003652:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2254      	movs	r2, #84	@ 0x54
 8003658:	2100      	movs	r1, #0
 800365a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	0018      	movs	r0, r3
 8003662:	f7ff fdf9 	bl	8003258 <LL_ADC_REG_StartConversion>
 8003666:	e008      	b.n	800367a <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2254      	movs	r2, #84	@ 0x54
 800366c:	2100      	movs	r1, #0
 800366e:	5499      	strb	r1, [r3, r2]
 8003670:	e003      	b.n	800367a <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003672:	230f      	movs	r3, #15
 8003674:	18fb      	adds	r3, r7, r3
 8003676:	2202      	movs	r2, #2
 8003678:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800367a:	230f      	movs	r3, #15
 800367c:	18fb      	adds	r3, r7, r3
 800367e:	781b      	ldrb	r3, [r3, #0]
}
 8003680:	0018      	movs	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	b004      	add	sp, #16
 8003686:	bdb0      	pop	{r4, r5, r7, pc}
 8003688:	fffff0fe 	.word	0xfffff0fe

0800368c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	2b08      	cmp	r3, #8
 800369c:	d102      	bne.n	80036a4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800369e:	2308      	movs	r3, #8
 80036a0:	60fb      	str	r3, [r7, #12]
 80036a2:	e00f      	b.n	80036c4 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	2201      	movs	r2, #1
 80036ac:	4013      	ands	r3, r2
 80036ae:	d007      	beq.n	80036c0 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b4:	2220      	movs	r2, #32
 80036b6:	431a      	orrs	r2, r3
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e072      	b.n	80037a6 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80036c0:	2304      	movs	r3, #4
 80036c2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80036c4:	f7ff fc8a 	bl	8002fdc <HAL_GetTick>
 80036c8:	0003      	movs	r3, r0
 80036ca:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80036cc:	e01f      	b.n	800370e <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	3301      	adds	r3, #1
 80036d2:	d01c      	beq.n	800370e <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80036d4:	f7ff fc82 	bl	8002fdc <HAL_GetTick>
 80036d8:	0002      	movs	r2, r0
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d302      	bcc.n	80036ea <HAL_ADC_PollForConversion+0x5e>
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d111      	bne.n	800370e <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	4013      	ands	r3, r2
 80036f4:	d10b      	bne.n	800370e <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036fa:	2204      	movs	r2, #4
 80036fc:	431a      	orrs	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2254      	movs	r2, #84	@ 0x54
 8003706:	2100      	movs	r1, #0
 8003708:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e04b      	b.n	80037a6 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68fa      	ldr	r2, [r7, #12]
 8003716:	4013      	ands	r3, r2
 8003718:	d0d9      	beq.n	80036ce <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371e:	2280      	movs	r2, #128	@ 0x80
 8003720:	0092      	lsls	r2, r2, #2
 8003722:	431a      	orrs	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	0018      	movs	r0, r3
 800372e:	f7ff fcb4 	bl	800309a <LL_ADC_REG_IsTriggerSourceSWStart>
 8003732:	1e03      	subs	r3, r0, #0
 8003734:	d02e      	beq.n	8003794 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	7e9b      	ldrb	r3, [r3, #26]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d12a      	bne.n	8003794 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2208      	movs	r2, #8
 8003746:	4013      	ands	r3, r2
 8003748:	2b08      	cmp	r3, #8
 800374a:	d123      	bne.n	8003794 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	0018      	movs	r0, r3
 8003752:	f7ff fd93 	bl	800327c <LL_ADC_REG_IsConversionOngoing>
 8003756:	1e03      	subs	r3, r0, #0
 8003758:	d110      	bne.n	800377c <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	210c      	movs	r1, #12
 8003766:	438a      	bics	r2, r1
 8003768:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376e:	4a10      	ldr	r2, [pc, #64]	@ (80037b0 <HAL_ADC_PollForConversion+0x124>)
 8003770:	4013      	ands	r3, r2
 8003772:	2201      	movs	r2, #1
 8003774:	431a      	orrs	r2, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	659a      	str	r2, [r3, #88]	@ 0x58
 800377a:	e00b      	b.n	8003794 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003780:	2220      	movs	r2, #32
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800378c:	2201      	movs	r2, #1
 800378e:	431a      	orrs	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	7e1b      	ldrb	r3, [r3, #24]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d103      	bne.n	80037a4 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	220c      	movs	r2, #12
 80037a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	0018      	movs	r0, r3
 80037a8:	46bd      	mov	sp, r7
 80037aa:	b004      	add	sp, #16
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	46c0      	nop			@ (mov r8, r8)
 80037b0:	fffffefe 	.word	0xfffffefe

080037b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80037c2:	0018      	movs	r0, r3
 80037c4:	46bd      	mov	sp, r7
 80037c6:	b002      	add	sp, #8
 80037c8:	bd80      	pop	{r7, pc}
	...

080037cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b086      	sub	sp, #24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037d6:	2317      	movs	r3, #23
 80037d8:	18fb      	adds	r3, r7, r3
 80037da:	2200      	movs	r2, #0
 80037dc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80037de:	2300      	movs	r3, #0
 80037e0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2254      	movs	r2, #84	@ 0x54
 80037e6:	5c9b      	ldrb	r3, [r3, r2]
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d101      	bne.n	80037f0 <HAL_ADC_ConfigChannel+0x24>
 80037ec:	2302      	movs	r3, #2
 80037ee:	e1c0      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x3a6>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2254      	movs	r2, #84	@ 0x54
 80037f4:	2101      	movs	r1, #1
 80037f6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	0018      	movs	r0, r3
 80037fe:	f7ff fd3d 	bl	800327c <LL_ADC_REG_IsConversionOngoing>
 8003802:	1e03      	subs	r3, r0, #0
 8003804:	d000      	beq.n	8003808 <HAL_ADC_ConfigChannel+0x3c>
 8003806:	e1a3      	b.n	8003b50 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	2b02      	cmp	r3, #2
 800380e:	d100      	bne.n	8003812 <HAL_ADC_ConfigChannel+0x46>
 8003810:	e143      	b.n	8003a9a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	691a      	ldr	r2, [r3, #16]
 8003816:	2380      	movs	r3, #128	@ 0x80
 8003818:	061b      	lsls	r3, r3, #24
 800381a:	429a      	cmp	r2, r3
 800381c:	d004      	beq.n	8003828 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003822:	4ac1      	ldr	r2, [pc, #772]	@ (8003b28 <HAL_ADC_ConfigChannel+0x35c>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d108      	bne.n	800383a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	0019      	movs	r1, r3
 8003832:	0010      	movs	r0, r2
 8003834:	f7ff fc62 	bl	80030fc <LL_ADC_REG_SetSequencerChAdd>
 8003838:	e0c9      	b.n	80039ce <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	211f      	movs	r1, #31
 8003844:	400b      	ands	r3, r1
 8003846:	210f      	movs	r1, #15
 8003848:	4099      	lsls	r1, r3
 800384a:	000b      	movs	r3, r1
 800384c:	43db      	mvns	r3, r3
 800384e:	4013      	ands	r3, r2
 8003850:	0019      	movs	r1, r3
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	035b      	lsls	r3, r3, #13
 8003858:	0b5b      	lsrs	r3, r3, #13
 800385a:	d105      	bne.n	8003868 <HAL_ADC_ConfigChannel+0x9c>
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	0e9b      	lsrs	r3, r3, #26
 8003862:	221f      	movs	r2, #31
 8003864:	4013      	ands	r3, r2
 8003866:	e098      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2201      	movs	r2, #1
 800386e:	4013      	ands	r3, r2
 8003870:	d000      	beq.n	8003874 <HAL_ADC_ConfigChannel+0xa8>
 8003872:	e091      	b.n	8003998 <HAL_ADC_ConfigChannel+0x1cc>
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2202      	movs	r2, #2
 800387a:	4013      	ands	r3, r2
 800387c:	d000      	beq.n	8003880 <HAL_ADC_ConfigChannel+0xb4>
 800387e:	e089      	b.n	8003994 <HAL_ADC_ConfigChannel+0x1c8>
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2204      	movs	r2, #4
 8003886:	4013      	ands	r3, r2
 8003888:	d000      	beq.n	800388c <HAL_ADC_ConfigChannel+0xc0>
 800388a:	e081      	b.n	8003990 <HAL_ADC_ConfigChannel+0x1c4>
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2208      	movs	r2, #8
 8003892:	4013      	ands	r3, r2
 8003894:	d000      	beq.n	8003898 <HAL_ADC_ConfigChannel+0xcc>
 8003896:	e079      	b.n	800398c <HAL_ADC_ConfigChannel+0x1c0>
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2210      	movs	r2, #16
 800389e:	4013      	ands	r3, r2
 80038a0:	d000      	beq.n	80038a4 <HAL_ADC_ConfigChannel+0xd8>
 80038a2:	e071      	b.n	8003988 <HAL_ADC_ConfigChannel+0x1bc>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2220      	movs	r2, #32
 80038aa:	4013      	ands	r3, r2
 80038ac:	d000      	beq.n	80038b0 <HAL_ADC_ConfigChannel+0xe4>
 80038ae:	e069      	b.n	8003984 <HAL_ADC_ConfigChannel+0x1b8>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2240      	movs	r2, #64	@ 0x40
 80038b6:	4013      	ands	r3, r2
 80038b8:	d000      	beq.n	80038bc <HAL_ADC_ConfigChannel+0xf0>
 80038ba:	e061      	b.n	8003980 <HAL_ADC_ConfigChannel+0x1b4>
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2280      	movs	r2, #128	@ 0x80
 80038c2:	4013      	ands	r3, r2
 80038c4:	d000      	beq.n	80038c8 <HAL_ADC_ConfigChannel+0xfc>
 80038c6:	e059      	b.n	800397c <HAL_ADC_ConfigChannel+0x1b0>
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	2380      	movs	r3, #128	@ 0x80
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	4013      	ands	r3, r2
 80038d2:	d151      	bne.n	8003978 <HAL_ADC_ConfigChannel+0x1ac>
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	2380      	movs	r3, #128	@ 0x80
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4013      	ands	r3, r2
 80038de:	d149      	bne.n	8003974 <HAL_ADC_ConfigChannel+0x1a8>
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	2380      	movs	r3, #128	@ 0x80
 80038e6:	00db      	lsls	r3, r3, #3
 80038e8:	4013      	ands	r3, r2
 80038ea:	d141      	bne.n	8003970 <HAL_ADC_ConfigChannel+0x1a4>
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	2380      	movs	r3, #128	@ 0x80
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	4013      	ands	r3, r2
 80038f6:	d139      	bne.n	800396c <HAL_ADC_ConfigChannel+0x1a0>
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	2380      	movs	r3, #128	@ 0x80
 80038fe:	015b      	lsls	r3, r3, #5
 8003900:	4013      	ands	r3, r2
 8003902:	d131      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x19c>
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	2380      	movs	r3, #128	@ 0x80
 800390a:	019b      	lsls	r3, r3, #6
 800390c:	4013      	ands	r3, r2
 800390e:	d129      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x198>
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	2380      	movs	r3, #128	@ 0x80
 8003916:	01db      	lsls	r3, r3, #7
 8003918:	4013      	ands	r3, r2
 800391a:	d121      	bne.n	8003960 <HAL_ADC_ConfigChannel+0x194>
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	2380      	movs	r3, #128	@ 0x80
 8003922:	021b      	lsls	r3, r3, #8
 8003924:	4013      	ands	r3, r2
 8003926:	d119      	bne.n	800395c <HAL_ADC_ConfigChannel+0x190>
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	2380      	movs	r3, #128	@ 0x80
 800392e:	025b      	lsls	r3, r3, #9
 8003930:	4013      	ands	r3, r2
 8003932:	d111      	bne.n	8003958 <HAL_ADC_ConfigChannel+0x18c>
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	2380      	movs	r3, #128	@ 0x80
 800393a:	029b      	lsls	r3, r3, #10
 800393c:	4013      	ands	r3, r2
 800393e:	d109      	bne.n	8003954 <HAL_ADC_ConfigChannel+0x188>
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	2380      	movs	r3, #128	@ 0x80
 8003946:	02db      	lsls	r3, r3, #11
 8003948:	4013      	ands	r3, r2
 800394a:	d001      	beq.n	8003950 <HAL_ADC_ConfigChannel+0x184>
 800394c:	2312      	movs	r3, #18
 800394e:	e024      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003950:	2300      	movs	r3, #0
 8003952:	e022      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003954:	2311      	movs	r3, #17
 8003956:	e020      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003958:	2310      	movs	r3, #16
 800395a:	e01e      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 800395c:	230f      	movs	r3, #15
 800395e:	e01c      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003960:	230e      	movs	r3, #14
 8003962:	e01a      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003964:	230d      	movs	r3, #13
 8003966:	e018      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003968:	230c      	movs	r3, #12
 800396a:	e016      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 800396c:	230b      	movs	r3, #11
 800396e:	e014      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003970:	230a      	movs	r3, #10
 8003972:	e012      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003974:	2309      	movs	r3, #9
 8003976:	e010      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003978:	2308      	movs	r3, #8
 800397a:	e00e      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 800397c:	2307      	movs	r3, #7
 800397e:	e00c      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003980:	2306      	movs	r3, #6
 8003982:	e00a      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003984:	2305      	movs	r3, #5
 8003986:	e008      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003988:	2304      	movs	r3, #4
 800398a:	e006      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 800398c:	2303      	movs	r3, #3
 800398e:	e004      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003990:	2302      	movs	r3, #2
 8003992:	e002      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <HAL_ADC_ConfigChannel+0x1ce>
 8003998:	2300      	movs	r3, #0
 800399a:	683a      	ldr	r2, [r7, #0]
 800399c:	6852      	ldr	r2, [r2, #4]
 800399e:	201f      	movs	r0, #31
 80039a0:	4002      	ands	r2, r0
 80039a2:	4093      	lsls	r3, r2
 80039a4:	000a      	movs	r2, r1
 80039a6:	431a      	orrs	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	089b      	lsrs	r3, r3, #2
 80039b2:	1c5a      	adds	r2, r3, #1
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	69db      	ldr	r3, [r3, #28]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d808      	bhi.n	80039ce <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6818      	ldr	r0, [r3, #0]
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	6859      	ldr	r1, [r3, #4]
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	001a      	movs	r2, r3
 80039ca:	f7ff fb77 	bl	80030bc <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6818      	ldr	r0, [r3, #0]
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	6819      	ldr	r1, [r3, #0]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	001a      	movs	r2, r3
 80039dc:	f7ff fbb2 	bl	8003144 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	db00      	blt.n	80039ea <HAL_ADC_ConfigChannel+0x21e>
 80039e8:	e0bc      	b.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039ea:	4b50      	ldr	r3, [pc, #320]	@ (8003b2c <HAL_ADC_ConfigChannel+0x360>)
 80039ec:	0018      	movs	r0, r3
 80039ee:	f7ff fb13 	bl	8003018 <LL_ADC_GetCommonPathInternalCh>
 80039f2:	0003      	movs	r3, r0
 80039f4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a4d      	ldr	r2, [pc, #308]	@ (8003b30 <HAL_ADC_ConfigChannel+0x364>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d122      	bne.n	8003a46 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	2380      	movs	r3, #128	@ 0x80
 8003a04:	041b      	lsls	r3, r3, #16
 8003a06:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003a08:	d11d      	bne.n	8003a46 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	2280      	movs	r2, #128	@ 0x80
 8003a0e:	0412      	lsls	r2, r2, #16
 8003a10:	4313      	orrs	r3, r2
 8003a12:	4a46      	ldr	r2, [pc, #280]	@ (8003b2c <HAL_ADC_ConfigChannel+0x360>)
 8003a14:	0019      	movs	r1, r3
 8003a16:	0010      	movs	r0, r2
 8003a18:	f7ff faea 	bl	8002ff0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a1c:	4b45      	ldr	r3, [pc, #276]	@ (8003b34 <HAL_ADC_ConfigChannel+0x368>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4945      	ldr	r1, [pc, #276]	@ (8003b38 <HAL_ADC_ConfigChannel+0x36c>)
 8003a22:	0018      	movs	r0, r3
 8003a24:	f7fc fb8a 	bl	800013c <__udivsi3>
 8003a28:	0003      	movs	r3, r0
 8003a2a:	1c5a      	adds	r2, r3, #1
 8003a2c:	0013      	movs	r3, r2
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	189b      	adds	r3, r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a36:	e002      	b.n	8003a3e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1f9      	bne.n	8003a38 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003a44:	e08e      	b.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a3c      	ldr	r2, [pc, #240]	@ (8003b3c <HAL_ADC_ConfigChannel+0x370>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d10e      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	2380      	movs	r3, #128	@ 0x80
 8003a54:	045b      	lsls	r3, r3, #17
 8003a56:	4013      	ands	r3, r2
 8003a58:	d109      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	2280      	movs	r2, #128	@ 0x80
 8003a5e:	0452      	lsls	r2, r2, #17
 8003a60:	4313      	orrs	r3, r2
 8003a62:	4a32      	ldr	r2, [pc, #200]	@ (8003b2c <HAL_ADC_ConfigChannel+0x360>)
 8003a64:	0019      	movs	r1, r3
 8003a66:	0010      	movs	r0, r2
 8003a68:	f7ff fac2 	bl	8002ff0 <LL_ADC_SetCommonPathInternalCh>
 8003a6c:	e07a      	b.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a33      	ldr	r2, [pc, #204]	@ (8003b40 <HAL_ADC_ConfigChannel+0x374>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d000      	beq.n	8003a7a <HAL_ADC_ConfigChannel+0x2ae>
 8003a78:	e074      	b.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	2380      	movs	r3, #128	@ 0x80
 8003a7e:	03db      	lsls	r3, r3, #15
 8003a80:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003a82:	d000      	beq.n	8003a86 <HAL_ADC_ConfigChannel+0x2ba>
 8003a84:	e06e      	b.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	2280      	movs	r2, #128	@ 0x80
 8003a8a:	03d2      	lsls	r2, r2, #15
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	4a27      	ldr	r2, [pc, #156]	@ (8003b2c <HAL_ADC_ConfigChannel+0x360>)
 8003a90:	0019      	movs	r1, r3
 8003a92:	0010      	movs	r0, r2
 8003a94:	f7ff faac 	bl	8002ff0 <LL_ADC_SetCommonPathInternalCh>
 8003a98:	e064      	b.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	691a      	ldr	r2, [r3, #16]
 8003a9e:	2380      	movs	r3, #128	@ 0x80
 8003aa0:	061b      	lsls	r3, r3, #24
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d004      	beq.n	8003ab0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003aaa:	4a1f      	ldr	r2, [pc, #124]	@ (8003b28 <HAL_ADC_ConfigChannel+0x35c>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d107      	bne.n	8003ac0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	0019      	movs	r1, r3
 8003aba:	0010      	movs	r0, r2
 8003abc:	f7ff fb2f 	bl	800311e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	da4d      	bge.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ac8:	4b18      	ldr	r3, [pc, #96]	@ (8003b2c <HAL_ADC_ConfigChannel+0x360>)
 8003aca:	0018      	movs	r0, r3
 8003acc:	f7ff faa4 	bl	8003018 <LL_ADC_GetCommonPathInternalCh>
 8003ad0:	0003      	movs	r3, r0
 8003ad2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a15      	ldr	r2, [pc, #84]	@ (8003b30 <HAL_ADC_ConfigChannel+0x364>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d108      	bne.n	8003af0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	4a18      	ldr	r2, [pc, #96]	@ (8003b44 <HAL_ADC_ConfigChannel+0x378>)
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	4a11      	ldr	r2, [pc, #68]	@ (8003b2c <HAL_ADC_ConfigChannel+0x360>)
 8003ae6:	0019      	movs	r1, r3
 8003ae8:	0010      	movs	r0, r2
 8003aea:	f7ff fa81 	bl	8002ff0 <LL_ADC_SetCommonPathInternalCh>
 8003aee:	e039      	b.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a11      	ldr	r2, [pc, #68]	@ (8003b3c <HAL_ADC_ConfigChannel+0x370>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d108      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	4a12      	ldr	r2, [pc, #72]	@ (8003b48 <HAL_ADC_ConfigChannel+0x37c>)
 8003afe:	4013      	ands	r3, r2
 8003b00:	4a0a      	ldr	r2, [pc, #40]	@ (8003b2c <HAL_ADC_ConfigChannel+0x360>)
 8003b02:	0019      	movs	r1, r3
 8003b04:	0010      	movs	r0, r2
 8003b06:	f7ff fa73 	bl	8002ff0 <LL_ADC_SetCommonPathInternalCh>
 8003b0a:	e02b      	b.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a0b      	ldr	r2, [pc, #44]	@ (8003b40 <HAL_ADC_ConfigChannel+0x374>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d126      	bne.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	4a0c      	ldr	r2, [pc, #48]	@ (8003b4c <HAL_ADC_ConfigChannel+0x380>)
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	4a03      	ldr	r2, [pc, #12]	@ (8003b2c <HAL_ADC_ConfigChannel+0x360>)
 8003b1e:	0019      	movs	r1, r3
 8003b20:	0010      	movs	r0, r2
 8003b22:	f7ff fa65 	bl	8002ff0 <LL_ADC_SetCommonPathInternalCh>
 8003b26:	e01d      	b.n	8003b64 <HAL_ADC_ConfigChannel+0x398>
 8003b28:	80000004 	.word	0x80000004
 8003b2c:	40012708 	.word	0x40012708
 8003b30:	b0001000 	.word	0xb0001000
 8003b34:	20000000 	.word	0x20000000
 8003b38:	00030d40 	.word	0x00030d40
 8003b3c:	b8004000 	.word	0xb8004000
 8003b40:	b4002000 	.word	0xb4002000
 8003b44:	ff7fffff 	.word	0xff7fffff
 8003b48:	feffffff 	.word	0xfeffffff
 8003b4c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b54:	2220      	movs	r2, #32
 8003b56:	431a      	orrs	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003b5c:	2317      	movs	r3, #23
 8003b5e:	18fb      	adds	r3, r7, r3
 8003b60:	2201      	movs	r2, #1
 8003b62:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2254      	movs	r2, #84	@ 0x54
 8003b68:	2100      	movs	r1, #0
 8003b6a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003b6c:	2317      	movs	r3, #23
 8003b6e:	18fb      	adds	r3, r7, r3
 8003b70:	781b      	ldrb	r3, [r3, #0]
}
 8003b72:	0018      	movs	r0, r3
 8003b74:	46bd      	mov	sp, r7
 8003b76:	b006      	add	sp, #24
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	46c0      	nop			@ (mov r8, r8)

08003b7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003b84:	2300      	movs	r3, #0
 8003b86:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	0018      	movs	r0, r3
 8003b8e:	f7ff fb41 	bl	8003214 <LL_ADC_IsEnabled>
 8003b92:	1e03      	subs	r3, r0, #0
 8003b94:	d000      	beq.n	8003b98 <ADC_Enable+0x1c>
 8003b96:	e069      	b.n	8003c6c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	4a36      	ldr	r2, [pc, #216]	@ (8003c78 <ADC_Enable+0xfc>)
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	d00d      	beq.n	8003bc0 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba8:	2210      	movs	r2, #16
 8003baa:	431a      	orrs	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e056      	b.n	8003c6e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	0018      	movs	r0, r3
 8003bc6:	f7ff fb01 	bl	80031cc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8003bca:	4b2c      	ldr	r3, [pc, #176]	@ (8003c7c <ADC_Enable+0x100>)
 8003bcc:	0018      	movs	r0, r3
 8003bce:	f7ff fa23 	bl	8003018 <LL_ADC_GetCommonPathInternalCh>
 8003bd2:	0002      	movs	r2, r0
 8003bd4:	2380      	movs	r3, #128	@ 0x80
 8003bd6:	041b      	lsls	r3, r3, #16
 8003bd8:	4013      	ands	r3, r2
 8003bda:	d00f      	beq.n	8003bfc <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bdc:	4b28      	ldr	r3, [pc, #160]	@ (8003c80 <ADC_Enable+0x104>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4928      	ldr	r1, [pc, #160]	@ (8003c84 <ADC_Enable+0x108>)
 8003be2:	0018      	movs	r0, r3
 8003be4:	f7fc faaa 	bl	800013c <__udivsi3>
 8003be8:	0003      	movs	r3, r0
 8003bea:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8003bec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003bee:	e002      	b.n	8003bf6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1f9      	bne.n	8003bf0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	7e5b      	ldrb	r3, [r3, #25]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d033      	beq.n	8003c6c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003c04:	f7ff f9ea 	bl	8002fdc <HAL_GetTick>
 8003c08:	0003      	movs	r3, r0
 8003c0a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c0c:	e027      	b.n	8003c5e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	0018      	movs	r0, r3
 8003c14:	f7ff fafe 	bl	8003214 <LL_ADC_IsEnabled>
 8003c18:	1e03      	subs	r3, r0, #0
 8003c1a:	d104      	bne.n	8003c26 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	0018      	movs	r0, r3
 8003c22:	f7ff fad3 	bl	80031cc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c26:	f7ff f9d9 	bl	8002fdc <HAL_GetTick>
 8003c2a:	0002      	movs	r2, r0
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d914      	bls.n	8003c5e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d00d      	beq.n	8003c5e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c46:	2210      	movs	r2, #16
 8003c48:	431a      	orrs	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c52:	2201      	movs	r2, #1
 8003c54:	431a      	orrs	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e007      	b.n	8003c6e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2201      	movs	r2, #1
 8003c66:	4013      	ands	r3, r2
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d1d0      	bne.n	8003c0e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	0018      	movs	r0, r3
 8003c70:	46bd      	mov	sp, r7
 8003c72:	b004      	add	sp, #16
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	46c0      	nop			@ (mov r8, r8)
 8003c78:	80000017 	.word	0x80000017
 8003c7c:	40012708 	.word	0x40012708
 8003c80:	20000000 	.word	0x20000000
 8003c84:	00030d40 	.word	0x00030d40

08003c88 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	0018      	movs	r0, r3
 8003c96:	f7ff face 	bl	8003236 <LL_ADC_IsDisableOngoing>
 8003c9a:	0003      	movs	r3, r0
 8003c9c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f7ff fab6 	bl	8003214 <LL_ADC_IsEnabled>
 8003ca8:	1e03      	subs	r3, r0, #0
 8003caa:	d046      	beq.n	8003d3a <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d143      	bne.n	8003d3a <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	2205      	movs	r2, #5
 8003cba:	4013      	ands	r3, r2
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d10d      	bne.n	8003cdc <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	f7ff fa93 	bl	80031f0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2203      	movs	r2, #3
 8003cd0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003cd2:	f7ff f983 	bl	8002fdc <HAL_GetTick>
 8003cd6:	0003      	movs	r3, r0
 8003cd8:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003cda:	e028      	b.n	8003d2e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ce0:	2210      	movs	r2, #16
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cec:	2201      	movs	r2, #1
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e021      	b.n	8003d3c <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003cf8:	f7ff f970 	bl	8002fdc <HAL_GetTick>
 8003cfc:	0002      	movs	r2, r0
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d913      	bls.n	8003d2e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	4013      	ands	r3, r2
 8003d10:	d00d      	beq.n	8003d2e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d16:	2210      	movs	r2, #16
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d22:	2201      	movs	r2, #1
 8003d24:	431a      	orrs	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e006      	b.n	8003d3c <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	2201      	movs	r2, #1
 8003d36:	4013      	ands	r3, r2
 8003d38:	d1de      	bne.n	8003cf8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	b004      	add	sp, #16
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <LL_ADC_GetCommonClock>:
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	23f0      	movs	r3, #240	@ 0xf0
 8003d52:	039b      	lsls	r3, r3, #14
 8003d54:	4013      	ands	r3, r2
}
 8003d56:	0018      	movs	r0, r3
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	b002      	add	sp, #8
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <LL_ADC_GetClock>:
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b082      	sub	sp, #8
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	0f9b      	lsrs	r3, r3, #30
 8003d6c:	079b      	lsls	r3, r3, #30
}
 8003d6e:	0018      	movs	r0, r3
 8003d70:	46bd      	mov	sp, r7
 8003d72:	b002      	add	sp, #8
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <LL_ADC_SetCalibrationFactor>:
{
 8003d76:	b580      	push	{r7, lr}
 8003d78:	b082      	sub	sp, #8
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
 8003d7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	22b4      	movs	r2, #180	@ 0xb4
 8003d84:	589b      	ldr	r3, [r3, r2]
 8003d86:	227f      	movs	r2, #127	@ 0x7f
 8003d88:	4393      	bics	r3, r2
 8003d8a:	001a      	movs	r2, r3
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	431a      	orrs	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	21b4      	movs	r1, #180	@ 0xb4
 8003d94:	505a      	str	r2, [r3, r1]
}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	b002      	add	sp, #8
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <LL_ADC_GetCalibrationFactor>:
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b082      	sub	sp, #8
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	22b4      	movs	r2, #180	@ 0xb4
 8003daa:	589b      	ldr	r3, [r3, r2]
 8003dac:	227f      	movs	r2, #127	@ 0x7f
 8003dae:	4013      	ands	r3, r2
}
 8003db0:	0018      	movs	r0, r3
 8003db2:	46bd      	mov	sp, r7
 8003db4:	b002      	add	sp, #8
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <LL_ADC_Enable>:
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	4a04      	ldr	r2, [pc, #16]	@ (8003dd8 <LL_ADC_Enable+0x20>)
 8003dc6:	4013      	ands	r3, r2
 8003dc8:	2201      	movs	r2, #1
 8003dca:	431a      	orrs	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	609a      	str	r2, [r3, #8]
}
 8003dd0:	46c0      	nop			@ (mov r8, r8)
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	b002      	add	sp, #8
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	7fffffe8 	.word	0x7fffffe8

08003ddc <LL_ADC_Disable>:
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b082      	sub	sp, #8
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	4a04      	ldr	r2, [pc, #16]	@ (8003dfc <LL_ADC_Disable+0x20>)
 8003dea:	4013      	ands	r3, r2
 8003dec:	2202      	movs	r2, #2
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	609a      	str	r2, [r3, #8]
}
 8003df4:	46c0      	nop			@ (mov r8, r8)
 8003df6:	46bd      	mov	sp, r7
 8003df8:	b002      	add	sp, #8
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	7fffffe8 	.word	0x7fffffe8

08003e00 <LL_ADC_IsEnabled>:
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	4013      	ands	r3, r2
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d101      	bne.n	8003e18 <LL_ADC_IsEnabled+0x18>
 8003e14:	2301      	movs	r3, #1
 8003e16:	e000      	b.n	8003e1a <LL_ADC_IsEnabled+0x1a>
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	b002      	add	sp, #8
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <LL_ADC_StartCalibration>:
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	4a05      	ldr	r2, [pc, #20]	@ (8003e48 <LL_ADC_StartCalibration+0x24>)
 8003e32:	4013      	ands	r3, r2
 8003e34:	2280      	movs	r2, #128	@ 0x80
 8003e36:	0612      	lsls	r2, r2, #24
 8003e38:	431a      	orrs	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	609a      	str	r2, [r3, #8]
}
 8003e3e:	46c0      	nop			@ (mov r8, r8)
 8003e40:	46bd      	mov	sp, r7
 8003e42:	b002      	add	sp, #8
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	46c0      	nop			@ (mov r8, r8)
 8003e48:	7fffffe8 	.word	0x7fffffe8

08003e4c <LL_ADC_IsCalibrationOnGoing>:
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	0fdb      	lsrs	r3, r3, #31
 8003e5a:	07da      	lsls	r2, r3, #31
 8003e5c:	2380      	movs	r3, #128	@ 0x80
 8003e5e:	061b      	lsls	r3, r3, #24
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d101      	bne.n	8003e68 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003e64:	2301      	movs	r3, #1
 8003e66:	e000      	b.n	8003e6a <LL_ADC_IsCalibrationOnGoing+0x1e>
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	b002      	add	sp, #8
 8003e70:	bd80      	pop	{r7, pc}
	...

08003e74 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003e74:	b590      	push	{r4, r7, lr}
 8003e76:	b08b      	sub	sp, #44	@ 0x2c
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8003e80:	2300      	movs	r3, #0
 8003e82:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2254      	movs	r2, #84	@ 0x54
 8003e88:	5c9b      	ldrb	r3, [r3, r2]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d101      	bne.n	8003e92 <HAL_ADCEx_Calibration_Start+0x1e>
 8003e8e:	2302      	movs	r3, #2
 8003e90:	e0dd      	b.n	800404e <HAL_ADCEx_Calibration_Start+0x1da>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2254      	movs	r2, #84	@ 0x54
 8003e96:	2101      	movs	r1, #1
 8003e98:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003e9a:	231f      	movs	r3, #31
 8003e9c:	18fc      	adds	r4, r7, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	0018      	movs	r0, r3
 8003ea2:	f7ff fef1 	bl	8003c88 <ADC_Disable>
 8003ea6:	0003      	movs	r3, r0
 8003ea8:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	0018      	movs	r0, r3
 8003eb0:	f7ff ffa6 	bl	8003e00 <LL_ADC_IsEnabled>
 8003eb4:	1e03      	subs	r3, r0, #0
 8003eb6:	d000      	beq.n	8003eba <HAL_ADCEx_Calibration_Start+0x46>
 8003eb8:	e0bc      	b.n	8004034 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ebe:	4a66      	ldr	r2, [pc, #408]	@ (8004058 <HAL_ADCEx_Calibration_Start+0x1e4>)
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	431a      	orrs	r2, r3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	4a62      	ldr	r2, [pc, #392]	@ (800405c <HAL_ADCEx_Calibration_Start+0x1e8>)
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	68da      	ldr	r2, [r3, #12]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	495f      	ldr	r1, [pc, #380]	@ (8004060 <HAL_ADCEx_Calibration_Start+0x1ec>)
 8003ee2:	400a      	ands	r2, r1
 8003ee4:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003eea:	e02d      	b.n	8003f48 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	0018      	movs	r0, r3
 8003ef2:	f7ff ff97 	bl	8003e24 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ef6:	e014      	b.n	8003f22 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	3301      	adds	r3, #1
 8003efc:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	4a58      	ldr	r2, [pc, #352]	@ (8004064 <HAL_ADCEx_Calibration_Start+0x1f0>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d90d      	bls.n	8003f22 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f0a:	2212      	movs	r2, #18
 8003f0c:	4393      	bics	r3, r2
 8003f0e:	2210      	movs	r2, #16
 8003f10:	431a      	orrs	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2254      	movs	r2, #84	@ 0x54
 8003f1a:	2100      	movs	r1, #0
 8003f1c:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e095      	b.n	800404e <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	0018      	movs	r0, r3
 8003f28:	f7ff ff90 	bl	8003e4c <LL_ADC_IsCalibrationOnGoing>
 8003f2c:	1e03      	subs	r3, r0, #0
 8003f2e:	d1e3      	bne.n	8003ef8 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	0018      	movs	r0, r3
 8003f36:	f7ff ff32 	bl	8003d9e <LL_ADC_GetCalibrationFactor>
 8003f3a:	0002      	movs	r2, r0
 8003f3c:	6a3b      	ldr	r3, [r7, #32]
 8003f3e:	189b      	adds	r3, r3, r2
 8003f40:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8003f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f44:	3301      	adds	r3, #1
 8003f46:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4a:	2b07      	cmp	r3, #7
 8003f4c:	d9ce      	bls.n	8003eec <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8003f4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f50:	6a38      	ldr	r0, [r7, #32]
 8003f52:	f7fc f8f3 	bl	800013c <__udivsi3>
 8003f56:	0003      	movs	r3, r0
 8003f58:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f7ff ff2a 	bl	8003db8 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	0018      	movs	r0, r3
 8003f6a:	f7ff fef8 	bl	8003d5e <LL_ADC_GetClock>
 8003f6e:	1e03      	subs	r3, r0, #0
 8003f70:	d11b      	bne.n	8003faa <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003f72:	4b3d      	ldr	r3, [pc, #244]	@ (8004068 <HAL_ADCEx_Calibration_Start+0x1f4>)
 8003f74:	0018      	movs	r0, r3
 8003f76:	f7ff fee5 	bl	8003d44 <LL_ADC_GetCommonClock>
 8003f7a:	0003      	movs	r3, r0
 8003f7c:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	23e0      	movs	r3, #224	@ 0xe0
 8003f82:	035b      	lsls	r3, r3, #13
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d310      	bcc.n	8003faa <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	0c9b      	lsrs	r3, r3, #18
 8003f8c:	3b03      	subs	r3, #3
 8003f8e:	2201      	movs	r2, #1
 8003f90:	409a      	lsls	r2, r3
 8003f92:	0013      	movs	r3, r2
 8003f94:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	085b      	lsrs	r3, r3, #1
 8003f9a:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8003f9c:	e002      	b.n	8003fa4 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f9      	bne.n	8003f9e <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6a3a      	ldr	r2, [r7, #32]
 8003fb0:	0011      	movs	r1, r2
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	f7ff fedf 	bl	8003d76 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f7ff ff0d 	bl	8003ddc <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003fc2:	f7ff f80b 	bl	8002fdc <HAL_GetTick>
 8003fc6:	0003      	movs	r3, r0
 8003fc8:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003fca:	e01b      	b.n	8004004 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003fcc:	f7ff f806 	bl	8002fdc <HAL_GetTick>
 8003fd0:	0002      	movs	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d914      	bls.n	8004004 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	0018      	movs	r0, r3
 8003fe0:	f7ff ff0e 	bl	8003e00 <LL_ADC_IsEnabled>
 8003fe4:	1e03      	subs	r3, r0, #0
 8003fe6:	d00d      	beq.n	8004004 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fec:	2210      	movs	r2, #16
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e024      	b.n	800404e <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	0018      	movs	r0, r3
 800400a:	f7ff fef9 	bl	8003e00 <LL_ADC_IsEnabled>
 800400e:	1e03      	subs	r3, r0, #0
 8004010:	d1dc      	bne.n	8003fcc <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	68d9      	ldr	r1, [r3, #12]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	430a      	orrs	r2, r1
 8004020:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004026:	2203      	movs	r2, #3
 8004028:	4393      	bics	r3, r2
 800402a:	2201      	movs	r2, #1
 800402c:	431a      	orrs	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	659a      	str	r2, [r3, #88]	@ 0x58
 8004032:	e005      	b.n	8004040 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004038:	2210      	movs	r2, #16
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2254      	movs	r2, #84	@ 0x54
 8004044:	2100      	movs	r1, #0
 8004046:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004048:	231f      	movs	r3, #31
 800404a:	18fb      	adds	r3, r7, r3
 800404c:	781b      	ldrb	r3, [r3, #0]
}
 800404e:	0018      	movs	r0, r3
 8004050:	46bd      	mov	sp, r7
 8004052:	b00b      	add	sp, #44	@ 0x2c
 8004054:	bd90      	pop	{r4, r7, pc}
 8004056:	46c0      	nop			@ (mov r8, r8)
 8004058:	fffffefd 	.word	0xfffffefd
 800405c:	00008003 	.word	0x00008003
 8004060:	ffff7ffc 	.word	0xffff7ffc
 8004064:	0002f1ff 	.word	0x0002f1ff
 8004068:	40012708 	.word	0x40012708

0800406c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800406c:	b590      	push	{r4, r7, lr}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	0002      	movs	r2, r0
 8004074:	6039      	str	r1, [r7, #0]
 8004076:	1dfb      	adds	r3, r7, #7
 8004078:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800407a:	1dfb      	adds	r3, r7, #7
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004080:	d828      	bhi.n	80040d4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004082:	4a2f      	ldr	r2, [pc, #188]	@ (8004140 <__NVIC_SetPriority+0xd4>)
 8004084:	1dfb      	adds	r3, r7, #7
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	b25b      	sxtb	r3, r3
 800408a:	089b      	lsrs	r3, r3, #2
 800408c:	33c0      	adds	r3, #192	@ 0xc0
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	589b      	ldr	r3, [r3, r2]
 8004092:	1dfa      	adds	r2, r7, #7
 8004094:	7812      	ldrb	r2, [r2, #0]
 8004096:	0011      	movs	r1, r2
 8004098:	2203      	movs	r2, #3
 800409a:	400a      	ands	r2, r1
 800409c:	00d2      	lsls	r2, r2, #3
 800409e:	21ff      	movs	r1, #255	@ 0xff
 80040a0:	4091      	lsls	r1, r2
 80040a2:	000a      	movs	r2, r1
 80040a4:	43d2      	mvns	r2, r2
 80040a6:	401a      	ands	r2, r3
 80040a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	019b      	lsls	r3, r3, #6
 80040ae:	22ff      	movs	r2, #255	@ 0xff
 80040b0:	401a      	ands	r2, r3
 80040b2:	1dfb      	adds	r3, r7, #7
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	0018      	movs	r0, r3
 80040b8:	2303      	movs	r3, #3
 80040ba:	4003      	ands	r3, r0
 80040bc:	00db      	lsls	r3, r3, #3
 80040be:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80040c0:	481f      	ldr	r0, [pc, #124]	@ (8004140 <__NVIC_SetPriority+0xd4>)
 80040c2:	1dfb      	adds	r3, r7, #7
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	b25b      	sxtb	r3, r3
 80040c8:	089b      	lsrs	r3, r3, #2
 80040ca:	430a      	orrs	r2, r1
 80040cc:	33c0      	adds	r3, #192	@ 0xc0
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80040d2:	e031      	b.n	8004138 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80040d4:	4a1b      	ldr	r2, [pc, #108]	@ (8004144 <__NVIC_SetPriority+0xd8>)
 80040d6:	1dfb      	adds	r3, r7, #7
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	0019      	movs	r1, r3
 80040dc:	230f      	movs	r3, #15
 80040de:	400b      	ands	r3, r1
 80040e0:	3b08      	subs	r3, #8
 80040e2:	089b      	lsrs	r3, r3, #2
 80040e4:	3306      	adds	r3, #6
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	18d3      	adds	r3, r2, r3
 80040ea:	3304      	adds	r3, #4
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	1dfa      	adds	r2, r7, #7
 80040f0:	7812      	ldrb	r2, [r2, #0]
 80040f2:	0011      	movs	r1, r2
 80040f4:	2203      	movs	r2, #3
 80040f6:	400a      	ands	r2, r1
 80040f8:	00d2      	lsls	r2, r2, #3
 80040fa:	21ff      	movs	r1, #255	@ 0xff
 80040fc:	4091      	lsls	r1, r2
 80040fe:	000a      	movs	r2, r1
 8004100:	43d2      	mvns	r2, r2
 8004102:	401a      	ands	r2, r3
 8004104:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	019b      	lsls	r3, r3, #6
 800410a:	22ff      	movs	r2, #255	@ 0xff
 800410c:	401a      	ands	r2, r3
 800410e:	1dfb      	adds	r3, r7, #7
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	0018      	movs	r0, r3
 8004114:	2303      	movs	r3, #3
 8004116:	4003      	ands	r3, r0
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800411c:	4809      	ldr	r0, [pc, #36]	@ (8004144 <__NVIC_SetPriority+0xd8>)
 800411e:	1dfb      	adds	r3, r7, #7
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	001c      	movs	r4, r3
 8004124:	230f      	movs	r3, #15
 8004126:	4023      	ands	r3, r4
 8004128:	3b08      	subs	r3, #8
 800412a:	089b      	lsrs	r3, r3, #2
 800412c:	430a      	orrs	r2, r1
 800412e:	3306      	adds	r3, #6
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	18c3      	adds	r3, r0, r3
 8004134:	3304      	adds	r3, #4
 8004136:	601a      	str	r2, [r3, #0]
}
 8004138:	46c0      	nop			@ (mov r8, r8)
 800413a:	46bd      	mov	sp, r7
 800413c:	b003      	add	sp, #12
 800413e:	bd90      	pop	{r4, r7, pc}
 8004140:	e000e100 	.word	0xe000e100
 8004144:	e000ed00 	.word	0xe000ed00

08004148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	1e5a      	subs	r2, r3, #1
 8004154:	2380      	movs	r3, #128	@ 0x80
 8004156:	045b      	lsls	r3, r3, #17
 8004158:	429a      	cmp	r2, r3
 800415a:	d301      	bcc.n	8004160 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800415c:	2301      	movs	r3, #1
 800415e:	e010      	b.n	8004182 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004160:	4b0a      	ldr	r3, [pc, #40]	@ (800418c <SysTick_Config+0x44>)
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	3a01      	subs	r2, #1
 8004166:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004168:	2301      	movs	r3, #1
 800416a:	425b      	negs	r3, r3
 800416c:	2103      	movs	r1, #3
 800416e:	0018      	movs	r0, r3
 8004170:	f7ff ff7c 	bl	800406c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004174:	4b05      	ldr	r3, [pc, #20]	@ (800418c <SysTick_Config+0x44>)
 8004176:	2200      	movs	r2, #0
 8004178:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800417a:	4b04      	ldr	r3, [pc, #16]	@ (800418c <SysTick_Config+0x44>)
 800417c:	2207      	movs	r2, #7
 800417e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004180:	2300      	movs	r3, #0
}
 8004182:	0018      	movs	r0, r3
 8004184:	46bd      	mov	sp, r7
 8004186:	b002      	add	sp, #8
 8004188:	bd80      	pop	{r7, pc}
 800418a:	46c0      	nop			@ (mov r8, r8)
 800418c:	e000e010 	.word	0xe000e010

08004190 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	60b9      	str	r1, [r7, #8]
 8004198:	607a      	str	r2, [r7, #4]
 800419a:	210f      	movs	r1, #15
 800419c:	187b      	adds	r3, r7, r1
 800419e:	1c02      	adds	r2, r0, #0
 80041a0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80041a2:	68ba      	ldr	r2, [r7, #8]
 80041a4:	187b      	adds	r3, r7, r1
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	b25b      	sxtb	r3, r3
 80041aa:	0011      	movs	r1, r2
 80041ac:	0018      	movs	r0, r3
 80041ae:	f7ff ff5d 	bl	800406c <__NVIC_SetPriority>
}
 80041b2:	46c0      	nop			@ (mov r8, r8)
 80041b4:	46bd      	mov	sp, r7
 80041b6:	b004      	add	sp, #16
 80041b8:	bd80      	pop	{r7, pc}

080041ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b082      	sub	sp, #8
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	0018      	movs	r0, r3
 80041c6:	f7ff ffbf 	bl	8004148 <SysTick_Config>
 80041ca:	0003      	movs	r3, r0
}
 80041cc:	0018      	movs	r0, r3
 80041ce:	46bd      	mov	sp, r7
 80041d0:	b002      	add	sp, #8
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80041de:	2300      	movs	r3, #0
 80041e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80041e2:	e147      	b.n	8004474 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2101      	movs	r1, #1
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	4091      	lsls	r1, r2
 80041ee:	000a      	movs	r2, r1
 80041f0:	4013      	ands	r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d100      	bne.n	80041fc <HAL_GPIO_Init+0x28>
 80041fa:	e138      	b.n	800446e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2203      	movs	r2, #3
 8004202:	4013      	ands	r3, r2
 8004204:	2b01      	cmp	r3, #1
 8004206:	d005      	beq.n	8004214 <HAL_GPIO_Init+0x40>
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	2203      	movs	r2, #3
 800420e:	4013      	ands	r3, r2
 8004210:	2b02      	cmp	r3, #2
 8004212:	d130      	bne.n	8004276 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	689b      	ldr	r3, [r3, #8]
 8004218:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	005b      	lsls	r3, r3, #1
 800421e:	2203      	movs	r2, #3
 8004220:	409a      	lsls	r2, r3
 8004222:	0013      	movs	r3, r2
 8004224:	43da      	mvns	r2, r3
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	4013      	ands	r3, r2
 800422a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	409a      	lsls	r2, r3
 8004236:	0013      	movs	r3, r2
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800424a:	2201      	movs	r2, #1
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	409a      	lsls	r2, r3
 8004250:	0013      	movs	r3, r2
 8004252:	43da      	mvns	r2, r3
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	4013      	ands	r3, r2
 8004258:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	091b      	lsrs	r3, r3, #4
 8004260:	2201      	movs	r2, #1
 8004262:	401a      	ands	r2, r3
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	409a      	lsls	r2, r3
 8004268:	0013      	movs	r3, r2
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	4313      	orrs	r3, r2
 800426e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	693a      	ldr	r2, [r7, #16]
 8004274:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2203      	movs	r2, #3
 800427c:	4013      	ands	r3, r2
 800427e:	2b03      	cmp	r3, #3
 8004280:	d017      	beq.n	80042b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	2203      	movs	r2, #3
 800428e:	409a      	lsls	r2, r3
 8004290:	0013      	movs	r3, r2
 8004292:	43da      	mvns	r2, r3
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	4013      	ands	r3, r2
 8004298:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	689a      	ldr	r2, [r3, #8]
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	409a      	lsls	r2, r3
 80042a4:	0013      	movs	r3, r2
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	693a      	ldr	r2, [r7, #16]
 80042b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	2203      	movs	r2, #3
 80042b8:	4013      	ands	r3, r2
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d123      	bne.n	8004306 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	08da      	lsrs	r2, r3, #3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	3208      	adds	r2, #8
 80042c6:	0092      	lsls	r2, r2, #2
 80042c8:	58d3      	ldr	r3, [r2, r3]
 80042ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	2207      	movs	r2, #7
 80042d0:	4013      	ands	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	220f      	movs	r2, #15
 80042d6:	409a      	lsls	r2, r3
 80042d8:	0013      	movs	r3, r2
 80042da:	43da      	mvns	r2, r3
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	4013      	ands	r3, r2
 80042e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	691a      	ldr	r2, [r3, #16]
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2107      	movs	r1, #7
 80042ea:	400b      	ands	r3, r1
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	409a      	lsls	r2, r3
 80042f0:	0013      	movs	r3, r2
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	08da      	lsrs	r2, r3, #3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	3208      	adds	r2, #8
 8004300:	0092      	lsls	r2, r2, #2
 8004302:	6939      	ldr	r1, [r7, #16]
 8004304:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	2203      	movs	r2, #3
 8004312:	409a      	lsls	r2, r3
 8004314:	0013      	movs	r3, r2
 8004316:	43da      	mvns	r2, r3
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	4013      	ands	r3, r2
 800431c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2203      	movs	r2, #3
 8004324:	401a      	ands	r2, r3
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	409a      	lsls	r2, r3
 800432c:	0013      	movs	r3, r2
 800432e:	693a      	ldr	r2, [r7, #16]
 8004330:	4313      	orrs	r3, r2
 8004332:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	23c0      	movs	r3, #192	@ 0xc0
 8004340:	029b      	lsls	r3, r3, #10
 8004342:	4013      	ands	r3, r2
 8004344:	d100      	bne.n	8004348 <HAL_GPIO_Init+0x174>
 8004346:	e092      	b.n	800446e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004348:	4a50      	ldr	r2, [pc, #320]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	089b      	lsrs	r3, r3, #2
 800434e:	3318      	adds	r3, #24
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	589b      	ldr	r3, [r3, r2]
 8004354:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	2203      	movs	r2, #3
 800435a:	4013      	ands	r3, r2
 800435c:	00db      	lsls	r3, r3, #3
 800435e:	220f      	movs	r2, #15
 8004360:	409a      	lsls	r2, r3
 8004362:	0013      	movs	r3, r2
 8004364:	43da      	mvns	r2, r3
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	4013      	ands	r3, r2
 800436a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	23a0      	movs	r3, #160	@ 0xa0
 8004370:	05db      	lsls	r3, r3, #23
 8004372:	429a      	cmp	r2, r3
 8004374:	d013      	beq.n	800439e <HAL_GPIO_Init+0x1ca>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a45      	ldr	r2, [pc, #276]	@ (8004490 <HAL_GPIO_Init+0x2bc>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d00d      	beq.n	800439a <HAL_GPIO_Init+0x1c6>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a44      	ldr	r2, [pc, #272]	@ (8004494 <HAL_GPIO_Init+0x2c0>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d007      	beq.n	8004396 <HAL_GPIO_Init+0x1c2>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a43      	ldr	r2, [pc, #268]	@ (8004498 <HAL_GPIO_Init+0x2c4>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d101      	bne.n	8004392 <HAL_GPIO_Init+0x1be>
 800438e:	2303      	movs	r3, #3
 8004390:	e006      	b.n	80043a0 <HAL_GPIO_Init+0x1cc>
 8004392:	2305      	movs	r3, #5
 8004394:	e004      	b.n	80043a0 <HAL_GPIO_Init+0x1cc>
 8004396:	2302      	movs	r3, #2
 8004398:	e002      	b.n	80043a0 <HAL_GPIO_Init+0x1cc>
 800439a:	2301      	movs	r3, #1
 800439c:	e000      	b.n	80043a0 <HAL_GPIO_Init+0x1cc>
 800439e:	2300      	movs	r3, #0
 80043a0:	697a      	ldr	r2, [r7, #20]
 80043a2:	2103      	movs	r1, #3
 80043a4:	400a      	ands	r2, r1
 80043a6:	00d2      	lsls	r2, r2, #3
 80043a8:	4093      	lsls	r3, r2
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80043b0:	4936      	ldr	r1, [pc, #216]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	089b      	lsrs	r3, r3, #2
 80043b6:	3318      	adds	r3, #24
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	693a      	ldr	r2, [r7, #16]
 80043bc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80043be:	4b33      	ldr	r3, [pc, #204]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	43da      	mvns	r2, r3
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	4013      	ands	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	2380      	movs	r3, #128	@ 0x80
 80043d4:	035b      	lsls	r3, r3, #13
 80043d6:	4013      	ands	r3, r2
 80043d8:	d003      	beq.n	80043e2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	4313      	orrs	r3, r2
 80043e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80043e2:	4b2a      	ldr	r3, [pc, #168]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80043e8:	4b28      	ldr	r3, [pc, #160]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	43da      	mvns	r2, r3
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	4013      	ands	r3, r2
 80043f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685a      	ldr	r2, [r3, #4]
 80043fc:	2380      	movs	r3, #128	@ 0x80
 80043fe:	039b      	lsls	r3, r3, #14
 8004400:	4013      	ands	r3, r2
 8004402:	d003      	beq.n	800440c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800440c:	4b1f      	ldr	r3, [pc, #124]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004412:	4a1e      	ldr	r2, [pc, #120]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 8004414:	2384      	movs	r3, #132	@ 0x84
 8004416:	58d3      	ldr	r3, [r2, r3]
 8004418:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	43da      	mvns	r2, r3
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	4013      	ands	r3, r2
 8004422:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685a      	ldr	r2, [r3, #4]
 8004428:	2380      	movs	r3, #128	@ 0x80
 800442a:	029b      	lsls	r3, r3, #10
 800442c:	4013      	ands	r3, r2
 800442e:	d003      	beq.n	8004438 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	4313      	orrs	r3, r2
 8004436:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004438:	4914      	ldr	r1, [pc, #80]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 800443a:	2284      	movs	r2, #132	@ 0x84
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004440:	4a12      	ldr	r2, [pc, #72]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 8004442:	2380      	movs	r3, #128	@ 0x80
 8004444:	58d3      	ldr	r3, [r2, r3]
 8004446:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	43da      	mvns	r2, r3
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	4013      	ands	r3, r2
 8004450:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	2380      	movs	r3, #128	@ 0x80
 8004458:	025b      	lsls	r3, r3, #9
 800445a:	4013      	ands	r3, r2
 800445c:	d003      	beq.n	8004466 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	4313      	orrs	r3, r2
 8004464:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004466:	4909      	ldr	r1, [pc, #36]	@ (800448c <HAL_GPIO_Init+0x2b8>)
 8004468:	2280      	movs	r2, #128	@ 0x80
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	3301      	adds	r3, #1
 8004472:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	40da      	lsrs	r2, r3
 800447c:	1e13      	subs	r3, r2, #0
 800447e:	d000      	beq.n	8004482 <HAL_GPIO_Init+0x2ae>
 8004480:	e6b0      	b.n	80041e4 <HAL_GPIO_Init+0x10>
  }
}
 8004482:	46c0      	nop			@ (mov r8, r8)
 8004484:	46c0      	nop			@ (mov r8, r8)
 8004486:	46bd      	mov	sp, r7
 8004488:	b006      	add	sp, #24
 800448a:	bd80      	pop	{r7, pc}
 800448c:	40021800 	.word	0x40021800
 8004490:	50000400 	.word	0x50000400
 8004494:	50000800 	.word	0x50000800
 8004498:	50000c00 	.word	0x50000c00

0800449c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	0008      	movs	r0, r1
 80044a6:	0011      	movs	r1, r2
 80044a8:	1cbb      	adds	r3, r7, #2
 80044aa:	1c02      	adds	r2, r0, #0
 80044ac:	801a      	strh	r2, [r3, #0]
 80044ae:	1c7b      	adds	r3, r7, #1
 80044b0:	1c0a      	adds	r2, r1, #0
 80044b2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80044b4:	1c7b      	adds	r3, r7, #1
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d004      	beq.n	80044c6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80044bc:	1cbb      	adds	r3, r7, #2
 80044be:	881a      	ldrh	r2, [r3, #0]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80044c4:	e003      	b.n	80044ce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80044c6:	1cbb      	adds	r3, r7, #2
 80044c8:	881a      	ldrh	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80044ce:	46c0      	nop			@ (mov r8, r8)
 80044d0:	46bd      	mov	sp, r7
 80044d2:	b002      	add	sp, #8
 80044d4:	bd80      	pop	{r7, pc}
	...

080044d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80044e0:	4b19      	ldr	r3, [pc, #100]	@ (8004548 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a19      	ldr	r2, [pc, #100]	@ (800454c <HAL_PWREx_ControlVoltageScaling+0x74>)
 80044e6:	4013      	ands	r3, r2
 80044e8:	0019      	movs	r1, r3
 80044ea:	4b17      	ldr	r3, [pc, #92]	@ (8004548 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80044ec:	687a      	ldr	r2, [r7, #4]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	2380      	movs	r3, #128	@ 0x80
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d11f      	bne.n	800453c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80044fc:	4b14      	ldr	r3, [pc, #80]	@ (8004550 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	0013      	movs	r3, r2
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	189b      	adds	r3, r3, r2
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	4912      	ldr	r1, [pc, #72]	@ (8004554 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800450a:	0018      	movs	r0, r3
 800450c:	f7fb fe16 	bl	800013c <__udivsi3>
 8004510:	0003      	movs	r3, r0
 8004512:	3301      	adds	r3, #1
 8004514:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004516:	e008      	b.n	800452a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d003      	beq.n	8004526 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	3b01      	subs	r3, #1
 8004522:	60fb      	str	r3, [r7, #12]
 8004524:	e001      	b.n	800452a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e009      	b.n	800453e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800452a:	4b07      	ldr	r3, [pc, #28]	@ (8004548 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800452c:	695a      	ldr	r2, [r3, #20]
 800452e:	2380      	movs	r3, #128	@ 0x80
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	401a      	ands	r2, r3
 8004534:	2380      	movs	r3, #128	@ 0x80
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	429a      	cmp	r2, r3
 800453a:	d0ed      	beq.n	8004518 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	0018      	movs	r0, r3
 8004540:	46bd      	mov	sp, r7
 8004542:	b004      	add	sp, #16
 8004544:	bd80      	pop	{r7, pc}
 8004546:	46c0      	nop			@ (mov r8, r8)
 8004548:	40007000 	.word	0x40007000
 800454c:	fffff9ff 	.word	0xfffff9ff
 8004550:	20000000 	.word	0x20000000
 8004554:	000f4240 	.word	0x000f4240

08004558 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800455c:	4b03      	ldr	r3, [pc, #12]	@ (800456c <LL_RCC_GetAPB1Prescaler+0x14>)
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	23e0      	movs	r3, #224	@ 0xe0
 8004562:	01db      	lsls	r3, r3, #7
 8004564:	4013      	ands	r3, r2
}
 8004566:	0018      	movs	r0, r3
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40021000 	.word	0x40021000

08004570 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e2fe      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2201      	movs	r2, #1
 8004588:	4013      	ands	r3, r2
 800458a:	d100      	bne.n	800458e <HAL_RCC_OscConfig+0x1e>
 800458c:	e07c      	b.n	8004688 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800458e:	4bc3      	ldr	r3, [pc, #780]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	2238      	movs	r2, #56	@ 0x38
 8004594:	4013      	ands	r3, r2
 8004596:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004598:	4bc0      	ldr	r3, [pc, #768]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	2203      	movs	r2, #3
 800459e:	4013      	ands	r3, r2
 80045a0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	2b10      	cmp	r3, #16
 80045a6:	d102      	bne.n	80045ae <HAL_RCC_OscConfig+0x3e>
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	2b03      	cmp	r3, #3
 80045ac:	d002      	beq.n	80045b4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	d10b      	bne.n	80045cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045b4:	4bb9      	ldr	r3, [pc, #740]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	2380      	movs	r3, #128	@ 0x80
 80045ba:	029b      	lsls	r3, r3, #10
 80045bc:	4013      	ands	r3, r2
 80045be:	d062      	beq.n	8004686 <HAL_RCC_OscConfig+0x116>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d15e      	bne.n	8004686 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	e2d9      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	2380      	movs	r3, #128	@ 0x80
 80045d2:	025b      	lsls	r3, r3, #9
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d107      	bne.n	80045e8 <HAL_RCC_OscConfig+0x78>
 80045d8:	4bb0      	ldr	r3, [pc, #704]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	4baf      	ldr	r3, [pc, #700]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80045de:	2180      	movs	r1, #128	@ 0x80
 80045e0:	0249      	lsls	r1, r1, #9
 80045e2:	430a      	orrs	r2, r1
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	e020      	b.n	800462a <HAL_RCC_OscConfig+0xba>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	23a0      	movs	r3, #160	@ 0xa0
 80045ee:	02db      	lsls	r3, r3, #11
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d10e      	bne.n	8004612 <HAL_RCC_OscConfig+0xa2>
 80045f4:	4ba9      	ldr	r3, [pc, #676]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	4ba8      	ldr	r3, [pc, #672]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80045fa:	2180      	movs	r1, #128	@ 0x80
 80045fc:	02c9      	lsls	r1, r1, #11
 80045fe:	430a      	orrs	r2, r1
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	4ba6      	ldr	r3, [pc, #664]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	4ba5      	ldr	r3, [pc, #660]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004608:	2180      	movs	r1, #128	@ 0x80
 800460a:	0249      	lsls	r1, r1, #9
 800460c:	430a      	orrs	r2, r1
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	e00b      	b.n	800462a <HAL_RCC_OscConfig+0xba>
 8004612:	4ba2      	ldr	r3, [pc, #648]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	4ba1      	ldr	r3, [pc, #644]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004618:	49a1      	ldr	r1, [pc, #644]	@ (80048a0 <HAL_RCC_OscConfig+0x330>)
 800461a:	400a      	ands	r2, r1
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	4b9f      	ldr	r3, [pc, #636]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	4b9e      	ldr	r3, [pc, #632]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004624:	499f      	ldr	r1, [pc, #636]	@ (80048a4 <HAL_RCC_OscConfig+0x334>)
 8004626:	400a      	ands	r2, r1
 8004628:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d014      	beq.n	800465c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004632:	f7fe fcd3 	bl	8002fdc <HAL_GetTick>
 8004636:	0003      	movs	r3, r0
 8004638:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800463c:	f7fe fcce 	bl	8002fdc <HAL_GetTick>
 8004640:	0002      	movs	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b64      	cmp	r3, #100	@ 0x64
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e298      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800464e:	4b93      	ldr	r3, [pc, #588]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	2380      	movs	r3, #128	@ 0x80
 8004654:	029b      	lsls	r3, r3, #10
 8004656:	4013      	ands	r3, r2
 8004658:	d0f0      	beq.n	800463c <HAL_RCC_OscConfig+0xcc>
 800465a:	e015      	b.n	8004688 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465c:	f7fe fcbe 	bl	8002fdc <HAL_GetTick>
 8004660:	0003      	movs	r3, r0
 8004662:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004664:	e008      	b.n	8004678 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004666:	f7fe fcb9 	bl	8002fdc <HAL_GetTick>
 800466a:	0002      	movs	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	2b64      	cmp	r3, #100	@ 0x64
 8004672:	d901      	bls.n	8004678 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e283      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004678:	4b88      	ldr	r3, [pc, #544]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	2380      	movs	r3, #128	@ 0x80
 800467e:	029b      	lsls	r3, r3, #10
 8004680:	4013      	ands	r3, r2
 8004682:	d1f0      	bne.n	8004666 <HAL_RCC_OscConfig+0xf6>
 8004684:	e000      	b.n	8004688 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004686:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2202      	movs	r2, #2
 800468e:	4013      	ands	r3, r2
 8004690:	d100      	bne.n	8004694 <HAL_RCC_OscConfig+0x124>
 8004692:	e099      	b.n	80047c8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004694:	4b81      	ldr	r3, [pc, #516]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	2238      	movs	r2, #56	@ 0x38
 800469a:	4013      	ands	r3, r2
 800469c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800469e:	4b7f      	ldr	r3, [pc, #508]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	2203      	movs	r2, #3
 80046a4:	4013      	ands	r3, r2
 80046a6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	2b10      	cmp	r3, #16
 80046ac:	d102      	bne.n	80046b4 <HAL_RCC_OscConfig+0x144>
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d002      	beq.n	80046ba <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d135      	bne.n	8004726 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046ba:	4b78      	ldr	r3, [pc, #480]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	2380      	movs	r3, #128	@ 0x80
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	4013      	ands	r3, r2
 80046c4:	d005      	beq.n	80046d2 <HAL_RCC_OscConfig+0x162>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e256      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046d2:	4b72      	ldr	r3, [pc, #456]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	4a74      	ldr	r2, [pc, #464]	@ (80048a8 <HAL_RCC_OscConfig+0x338>)
 80046d8:	4013      	ands	r3, r2
 80046da:	0019      	movs	r1, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	021a      	lsls	r2, r3, #8
 80046e2:	4b6e      	ldr	r3, [pc, #440]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80046e4:	430a      	orrs	r2, r1
 80046e6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d112      	bne.n	8004714 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80046ee:	4b6b      	ldr	r3, [pc, #428]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a6e      	ldr	r2, [pc, #440]	@ (80048ac <HAL_RCC_OscConfig+0x33c>)
 80046f4:	4013      	ands	r3, r2
 80046f6:	0019      	movs	r1, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	691a      	ldr	r2, [r3, #16]
 80046fc:	4b67      	ldr	r3, [pc, #412]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80046fe:	430a      	orrs	r2, r1
 8004700:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004702:	4b66      	ldr	r3, [pc, #408]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	0adb      	lsrs	r3, r3, #11
 8004708:	2207      	movs	r2, #7
 800470a:	4013      	ands	r3, r2
 800470c:	4a68      	ldr	r2, [pc, #416]	@ (80048b0 <HAL_RCC_OscConfig+0x340>)
 800470e:	40da      	lsrs	r2, r3
 8004710:	4b68      	ldr	r3, [pc, #416]	@ (80048b4 <HAL_RCC_OscConfig+0x344>)
 8004712:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004714:	4b68      	ldr	r3, [pc, #416]	@ (80048b8 <HAL_RCC_OscConfig+0x348>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	0018      	movs	r0, r3
 800471a:	f7fe fc03 	bl	8002f24 <HAL_InitTick>
 800471e:	1e03      	subs	r3, r0, #0
 8004720:	d051      	beq.n	80047c6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e22c      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d030      	beq.n	8004790 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800472e:	4b5b      	ldr	r3, [pc, #364]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a5e      	ldr	r2, [pc, #376]	@ (80048ac <HAL_RCC_OscConfig+0x33c>)
 8004734:	4013      	ands	r3, r2
 8004736:	0019      	movs	r1, r3
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	691a      	ldr	r2, [r3, #16]
 800473c:	4b57      	ldr	r3, [pc, #348]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 800473e:	430a      	orrs	r2, r1
 8004740:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004742:	4b56      	ldr	r3, [pc, #344]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	4b55      	ldr	r3, [pc, #340]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004748:	2180      	movs	r1, #128	@ 0x80
 800474a:	0049      	lsls	r1, r1, #1
 800474c:	430a      	orrs	r2, r1
 800474e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004750:	f7fe fc44 	bl	8002fdc <HAL_GetTick>
 8004754:	0003      	movs	r3, r0
 8004756:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004758:	e008      	b.n	800476c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800475a:	f7fe fc3f 	bl	8002fdc <HAL_GetTick>
 800475e:	0002      	movs	r2, r0
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	2b02      	cmp	r3, #2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e209      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800476c:	4b4b      	ldr	r3, [pc, #300]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	2380      	movs	r3, #128	@ 0x80
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	4013      	ands	r3, r2
 8004776:	d0f0      	beq.n	800475a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004778:	4b48      	ldr	r3, [pc, #288]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	4a4a      	ldr	r2, [pc, #296]	@ (80048a8 <HAL_RCC_OscConfig+0x338>)
 800477e:	4013      	ands	r3, r2
 8004780:	0019      	movs	r1, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	021a      	lsls	r2, r3, #8
 8004788:	4b44      	ldr	r3, [pc, #272]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 800478a:	430a      	orrs	r2, r1
 800478c:	605a      	str	r2, [r3, #4]
 800478e:	e01b      	b.n	80047c8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004790:	4b42      	ldr	r3, [pc, #264]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	4b41      	ldr	r3, [pc, #260]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004796:	4949      	ldr	r1, [pc, #292]	@ (80048bc <HAL_RCC_OscConfig+0x34c>)
 8004798:	400a      	ands	r2, r1
 800479a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479c:	f7fe fc1e 	bl	8002fdc <HAL_GetTick>
 80047a0:	0003      	movs	r3, r0
 80047a2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047a4:	e008      	b.n	80047b8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047a6:	f7fe fc19 	bl	8002fdc <HAL_GetTick>
 80047aa:	0002      	movs	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	d901      	bls.n	80047b8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e1e3      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047b8:	4b38      	ldr	r3, [pc, #224]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	2380      	movs	r3, #128	@ 0x80
 80047be:	00db      	lsls	r3, r3, #3
 80047c0:	4013      	ands	r3, r2
 80047c2:	d1f0      	bne.n	80047a6 <HAL_RCC_OscConfig+0x236>
 80047c4:	e000      	b.n	80047c8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047c6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2208      	movs	r2, #8
 80047ce:	4013      	ands	r3, r2
 80047d0:	d047      	beq.n	8004862 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80047d2:	4b32      	ldr	r3, [pc, #200]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	2238      	movs	r2, #56	@ 0x38
 80047d8:	4013      	ands	r3, r2
 80047da:	2b18      	cmp	r3, #24
 80047dc:	d10a      	bne.n	80047f4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80047de:	4b2f      	ldr	r3, [pc, #188]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80047e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047e2:	2202      	movs	r2, #2
 80047e4:	4013      	ands	r3, r2
 80047e6:	d03c      	beq.n	8004862 <HAL_RCC_OscConfig+0x2f2>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d138      	bne.n	8004862 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e1c5      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d019      	beq.n	8004830 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80047fc:	4b27      	ldr	r3, [pc, #156]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 80047fe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004800:	4b26      	ldr	r3, [pc, #152]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004802:	2101      	movs	r1, #1
 8004804:	430a      	orrs	r2, r1
 8004806:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004808:	f7fe fbe8 	bl	8002fdc <HAL_GetTick>
 800480c:	0003      	movs	r3, r0
 800480e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004810:	e008      	b.n	8004824 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004812:	f7fe fbe3 	bl	8002fdc <HAL_GetTick>
 8004816:	0002      	movs	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d901      	bls.n	8004824 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e1ad      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004824:	4b1d      	ldr	r3, [pc, #116]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004826:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004828:	2202      	movs	r2, #2
 800482a:	4013      	ands	r3, r2
 800482c:	d0f1      	beq.n	8004812 <HAL_RCC_OscConfig+0x2a2>
 800482e:	e018      	b.n	8004862 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004830:	4b1a      	ldr	r3, [pc, #104]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004832:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004834:	4b19      	ldr	r3, [pc, #100]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004836:	2101      	movs	r1, #1
 8004838:	438a      	bics	r2, r1
 800483a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800483c:	f7fe fbce 	bl	8002fdc <HAL_GetTick>
 8004840:	0003      	movs	r3, r0
 8004842:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004844:	e008      	b.n	8004858 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004846:	f7fe fbc9 	bl	8002fdc <HAL_GetTick>
 800484a:	0002      	movs	r2, r0
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b02      	cmp	r3, #2
 8004852:	d901      	bls.n	8004858 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e193      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004858:	4b10      	ldr	r3, [pc, #64]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 800485a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800485c:	2202      	movs	r2, #2
 800485e:	4013      	ands	r3, r2
 8004860:	d1f1      	bne.n	8004846 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	2204      	movs	r2, #4
 8004868:	4013      	ands	r3, r2
 800486a:	d100      	bne.n	800486e <HAL_RCC_OscConfig+0x2fe>
 800486c:	e0c6      	b.n	80049fc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800486e:	231f      	movs	r3, #31
 8004870:	18fb      	adds	r3, r7, r3
 8004872:	2200      	movs	r2, #0
 8004874:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004876:	4b09      	ldr	r3, [pc, #36]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	2238      	movs	r2, #56	@ 0x38
 800487c:	4013      	ands	r3, r2
 800487e:	2b20      	cmp	r3, #32
 8004880:	d11e      	bne.n	80048c0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004882:	4b06      	ldr	r3, [pc, #24]	@ (800489c <HAL_RCC_OscConfig+0x32c>)
 8004884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004886:	2202      	movs	r2, #2
 8004888:	4013      	ands	r3, r2
 800488a:	d100      	bne.n	800488e <HAL_RCC_OscConfig+0x31e>
 800488c:	e0b6      	b.n	80049fc <HAL_RCC_OscConfig+0x48c>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d000      	beq.n	8004898 <HAL_RCC_OscConfig+0x328>
 8004896:	e0b1      	b.n	80049fc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e171      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
 800489c:	40021000 	.word	0x40021000
 80048a0:	fffeffff 	.word	0xfffeffff
 80048a4:	fffbffff 	.word	0xfffbffff
 80048a8:	ffff80ff 	.word	0xffff80ff
 80048ac:	ffffc7ff 	.word	0xffffc7ff
 80048b0:	00f42400 	.word	0x00f42400
 80048b4:	20000000 	.word	0x20000000
 80048b8:	20000004 	.word	0x20000004
 80048bc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80048c0:	4bb1      	ldr	r3, [pc, #708]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 80048c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048c4:	2380      	movs	r3, #128	@ 0x80
 80048c6:	055b      	lsls	r3, r3, #21
 80048c8:	4013      	ands	r3, r2
 80048ca:	d101      	bne.n	80048d0 <HAL_RCC_OscConfig+0x360>
 80048cc:	2301      	movs	r3, #1
 80048ce:	e000      	b.n	80048d2 <HAL_RCC_OscConfig+0x362>
 80048d0:	2300      	movs	r3, #0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d011      	beq.n	80048fa <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80048d6:	4bac      	ldr	r3, [pc, #688]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 80048d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048da:	4bab      	ldr	r3, [pc, #684]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 80048dc:	2180      	movs	r1, #128	@ 0x80
 80048de:	0549      	lsls	r1, r1, #21
 80048e0:	430a      	orrs	r2, r1
 80048e2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80048e4:	4ba8      	ldr	r3, [pc, #672]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 80048e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048e8:	2380      	movs	r3, #128	@ 0x80
 80048ea:	055b      	lsls	r3, r3, #21
 80048ec:	4013      	ands	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80048f2:	231f      	movs	r3, #31
 80048f4:	18fb      	adds	r3, r7, r3
 80048f6:	2201      	movs	r2, #1
 80048f8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048fa:	4ba4      	ldr	r3, [pc, #656]	@ (8004b8c <HAL_RCC_OscConfig+0x61c>)
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	2380      	movs	r3, #128	@ 0x80
 8004900:	005b      	lsls	r3, r3, #1
 8004902:	4013      	ands	r3, r2
 8004904:	d11a      	bne.n	800493c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004906:	4ba1      	ldr	r3, [pc, #644]	@ (8004b8c <HAL_RCC_OscConfig+0x61c>)
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	4ba0      	ldr	r3, [pc, #640]	@ (8004b8c <HAL_RCC_OscConfig+0x61c>)
 800490c:	2180      	movs	r1, #128	@ 0x80
 800490e:	0049      	lsls	r1, r1, #1
 8004910:	430a      	orrs	r2, r1
 8004912:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004914:	f7fe fb62 	bl	8002fdc <HAL_GetTick>
 8004918:	0003      	movs	r3, r0
 800491a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800491c:	e008      	b.n	8004930 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800491e:	f7fe fb5d 	bl	8002fdc <HAL_GetTick>
 8004922:	0002      	movs	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d901      	bls.n	8004930 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e127      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004930:	4b96      	ldr	r3, [pc, #600]	@ (8004b8c <HAL_RCC_OscConfig+0x61c>)
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	2380      	movs	r3, #128	@ 0x80
 8004936:	005b      	lsls	r3, r3, #1
 8004938:	4013      	ands	r3, r2
 800493a:	d0f0      	beq.n	800491e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d106      	bne.n	8004952 <HAL_RCC_OscConfig+0x3e2>
 8004944:	4b90      	ldr	r3, [pc, #576]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004946:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004948:	4b8f      	ldr	r3, [pc, #572]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 800494a:	2101      	movs	r1, #1
 800494c:	430a      	orrs	r2, r1
 800494e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004950:	e01c      	b.n	800498c <HAL_RCC_OscConfig+0x41c>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	2b05      	cmp	r3, #5
 8004958:	d10c      	bne.n	8004974 <HAL_RCC_OscConfig+0x404>
 800495a:	4b8b      	ldr	r3, [pc, #556]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 800495c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800495e:	4b8a      	ldr	r3, [pc, #552]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004960:	2104      	movs	r1, #4
 8004962:	430a      	orrs	r2, r1
 8004964:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004966:	4b88      	ldr	r3, [pc, #544]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004968:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800496a:	4b87      	ldr	r3, [pc, #540]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 800496c:	2101      	movs	r1, #1
 800496e:	430a      	orrs	r2, r1
 8004970:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004972:	e00b      	b.n	800498c <HAL_RCC_OscConfig+0x41c>
 8004974:	4b84      	ldr	r3, [pc, #528]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004976:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004978:	4b83      	ldr	r3, [pc, #524]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 800497a:	2101      	movs	r1, #1
 800497c:	438a      	bics	r2, r1
 800497e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004980:	4b81      	ldr	r3, [pc, #516]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004982:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004984:	4b80      	ldr	r3, [pc, #512]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004986:	2104      	movs	r1, #4
 8004988:	438a      	bics	r2, r1
 800498a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d014      	beq.n	80049be <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004994:	f7fe fb22 	bl	8002fdc <HAL_GetTick>
 8004998:	0003      	movs	r3, r0
 800499a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800499c:	e009      	b.n	80049b2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800499e:	f7fe fb1d 	bl	8002fdc <HAL_GetTick>
 80049a2:	0002      	movs	r2, r0
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	4a79      	ldr	r2, [pc, #484]	@ (8004b90 <HAL_RCC_OscConfig+0x620>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e0e6      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049b2:	4b75      	ldr	r3, [pc, #468]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 80049b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b6:	2202      	movs	r2, #2
 80049b8:	4013      	ands	r3, r2
 80049ba:	d0f0      	beq.n	800499e <HAL_RCC_OscConfig+0x42e>
 80049bc:	e013      	b.n	80049e6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049be:	f7fe fb0d 	bl	8002fdc <HAL_GetTick>
 80049c2:	0003      	movs	r3, r0
 80049c4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049c6:	e009      	b.n	80049dc <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049c8:	f7fe fb08 	bl	8002fdc <HAL_GetTick>
 80049cc:	0002      	movs	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	4a6f      	ldr	r2, [pc, #444]	@ (8004b90 <HAL_RCC_OscConfig+0x620>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d901      	bls.n	80049dc <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e0d1      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 80049de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049e0:	2202      	movs	r2, #2
 80049e2:	4013      	ands	r3, r2
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80049e6:	231f      	movs	r3, #31
 80049e8:	18fb      	adds	r3, r7, r3
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d105      	bne.n	80049fc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80049f0:	4b65      	ldr	r3, [pc, #404]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 80049f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049f4:	4b64      	ldr	r3, [pc, #400]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 80049f6:	4967      	ldr	r1, [pc, #412]	@ (8004b94 <HAL_RCC_OscConfig+0x624>)
 80049f8:	400a      	ands	r2, r1
 80049fa:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	69db      	ldr	r3, [r3, #28]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d100      	bne.n	8004a06 <HAL_RCC_OscConfig+0x496>
 8004a04:	e0bb      	b.n	8004b7e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a06:	4b60      	ldr	r3, [pc, #384]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	2238      	movs	r2, #56	@ 0x38
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	2b10      	cmp	r3, #16
 8004a10:	d100      	bne.n	8004a14 <HAL_RCC_OscConfig+0x4a4>
 8004a12:	e07b      	b.n	8004b0c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	69db      	ldr	r3, [r3, #28]
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d156      	bne.n	8004aca <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a1c:	4b5a      	ldr	r3, [pc, #360]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	4b59      	ldr	r3, [pc, #356]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a22:	495d      	ldr	r1, [pc, #372]	@ (8004b98 <HAL_RCC_OscConfig+0x628>)
 8004a24:	400a      	ands	r2, r1
 8004a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a28:	f7fe fad8 	bl	8002fdc <HAL_GetTick>
 8004a2c:	0003      	movs	r3, r0
 8004a2e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a30:	e008      	b.n	8004a44 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a32:	f7fe fad3 	bl	8002fdc <HAL_GetTick>
 8004a36:	0002      	movs	r2, r0
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d901      	bls.n	8004a44 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e09d      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a44:	4b50      	ldr	r3, [pc, #320]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	2380      	movs	r3, #128	@ 0x80
 8004a4a:	049b      	lsls	r3, r3, #18
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	d1f0      	bne.n	8004a32 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a50:	4b4d      	ldr	r3, [pc, #308]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	4a51      	ldr	r2, [pc, #324]	@ (8004b9c <HAL_RCC_OscConfig+0x62c>)
 8004a56:	4013      	ands	r3, r2
 8004a58:	0019      	movs	r1, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a1a      	ldr	r2, [r3, #32]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a62:	431a      	orrs	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a68:	021b      	lsls	r3, r3, #8
 8004a6a:	431a      	orrs	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a70:	431a      	orrs	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a76:	431a      	orrs	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	4b42      	ldr	r3, [pc, #264]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a80:	430a      	orrs	r2, r1
 8004a82:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a84:	4b40      	ldr	r3, [pc, #256]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	4b3f      	ldr	r3, [pc, #252]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a8a:	2180      	movs	r1, #128	@ 0x80
 8004a8c:	0449      	lsls	r1, r1, #17
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004a92:	4b3d      	ldr	r3, [pc, #244]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a94:	68da      	ldr	r2, [r3, #12]
 8004a96:	4b3c      	ldr	r3, [pc, #240]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004a98:	2180      	movs	r1, #128	@ 0x80
 8004a9a:	0549      	lsls	r1, r1, #21
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa0:	f7fe fa9c 	bl	8002fdc <HAL_GetTick>
 8004aa4:	0003      	movs	r3, r0
 8004aa6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aa8:	e008      	b.n	8004abc <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004aaa:	f7fe fa97 	bl	8002fdc <HAL_GetTick>
 8004aae:	0002      	movs	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e061      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004abc:	4b32      	ldr	r3, [pc, #200]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	2380      	movs	r3, #128	@ 0x80
 8004ac2:	049b      	lsls	r3, r3, #18
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	d0f0      	beq.n	8004aaa <HAL_RCC_OscConfig+0x53a>
 8004ac8:	e059      	b.n	8004b7e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aca:	4b2f      	ldr	r3, [pc, #188]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	4b2e      	ldr	r3, [pc, #184]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004ad0:	4931      	ldr	r1, [pc, #196]	@ (8004b98 <HAL_RCC_OscConfig+0x628>)
 8004ad2:	400a      	ands	r2, r1
 8004ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ad6:	f7fe fa81 	bl	8002fdc <HAL_GetTick>
 8004ada:	0003      	movs	r3, r0
 8004adc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ade:	e008      	b.n	8004af2 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ae0:	f7fe fa7c 	bl	8002fdc <HAL_GetTick>
 8004ae4:	0002      	movs	r2, r0
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d901      	bls.n	8004af2 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e046      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004af2:	4b25      	ldr	r3, [pc, #148]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	2380      	movs	r3, #128	@ 0x80
 8004af8:	049b      	lsls	r3, r3, #18
 8004afa:	4013      	ands	r3, r2
 8004afc:	d1f0      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004afe:	4b22      	ldr	r3, [pc, #136]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	4b21      	ldr	r3, [pc, #132]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004b04:	4926      	ldr	r1, [pc, #152]	@ (8004ba0 <HAL_RCC_OscConfig+0x630>)
 8004b06:	400a      	ands	r2, r1
 8004b08:	60da      	str	r2, [r3, #12]
 8004b0a:	e038      	b.n	8004b7e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	69db      	ldr	r3, [r3, #28]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d101      	bne.n	8004b18 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e033      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004b18:	4b1b      	ldr	r3, [pc, #108]	@ (8004b88 <HAL_RCC_OscConfig+0x618>)
 8004b1a:	68db      	ldr	r3, [r3, #12]
 8004b1c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2203      	movs	r2, #3
 8004b22:	401a      	ands	r2, r3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a1b      	ldr	r3, [r3, #32]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d126      	bne.n	8004b7a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	2270      	movs	r2, #112	@ 0x70
 8004b30:	401a      	ands	r2, r3
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d11f      	bne.n	8004b7a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	23fe      	movs	r3, #254	@ 0xfe
 8004b3e:	01db      	lsls	r3, r3, #7
 8004b40:	401a      	ands	r2, r3
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b46:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d116      	bne.n	8004b7a <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	23f8      	movs	r3, #248	@ 0xf8
 8004b50:	039b      	lsls	r3, r3, #14
 8004b52:	401a      	ands	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	d10e      	bne.n	8004b7a <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	23e0      	movs	r3, #224	@ 0xe0
 8004b60:	051b      	lsls	r3, r3, #20
 8004b62:	401a      	ands	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d106      	bne.n	8004b7a <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	0f5b      	lsrs	r3, r3, #29
 8004b70:	075a      	lsls	r2, r3, #29
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d001      	beq.n	8004b7e <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e000      	b.n	8004b80 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	0018      	movs	r0, r3
 8004b82:	46bd      	mov	sp, r7
 8004b84:	b008      	add	sp, #32
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	40021000 	.word	0x40021000
 8004b8c:	40007000 	.word	0x40007000
 8004b90:	00001388 	.word	0x00001388
 8004b94:	efffffff 	.word	0xefffffff
 8004b98:	feffffff 	.word	0xfeffffff
 8004b9c:	11c1808c 	.word	0x11c1808c
 8004ba0:	eefefffc 	.word	0xeefefffc

08004ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d101      	bne.n	8004bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	e0e9      	b.n	8004d8c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bb8:	4b76      	ldr	r3, [pc, #472]	@ (8004d94 <HAL_RCC_ClockConfig+0x1f0>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2207      	movs	r2, #7
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d91e      	bls.n	8004c04 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bc6:	4b73      	ldr	r3, [pc, #460]	@ (8004d94 <HAL_RCC_ClockConfig+0x1f0>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2207      	movs	r2, #7
 8004bcc:	4393      	bics	r3, r2
 8004bce:	0019      	movs	r1, r3
 8004bd0:	4b70      	ldr	r3, [pc, #448]	@ (8004d94 <HAL_RCC_ClockConfig+0x1f0>)
 8004bd2:	683a      	ldr	r2, [r7, #0]
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004bd8:	f7fe fa00 	bl	8002fdc <HAL_GetTick>
 8004bdc:	0003      	movs	r3, r0
 8004bde:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004be0:	e009      	b.n	8004bf6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004be2:	f7fe f9fb 	bl	8002fdc <HAL_GetTick>
 8004be6:	0002      	movs	r2, r0
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	4a6a      	ldr	r2, [pc, #424]	@ (8004d98 <HAL_RCC_ClockConfig+0x1f4>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e0ca      	b.n	8004d8c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004bf6:	4b67      	ldr	r3, [pc, #412]	@ (8004d94 <HAL_RCC_ClockConfig+0x1f0>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2207      	movs	r2, #7
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d1ee      	bne.n	8004be2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2202      	movs	r2, #2
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	d015      	beq.n	8004c3a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2204      	movs	r2, #4
 8004c14:	4013      	ands	r3, r2
 8004c16:	d006      	beq.n	8004c26 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004c18:	4b60      	ldr	r3, [pc, #384]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004c1a:	689a      	ldr	r2, [r3, #8]
 8004c1c:	4b5f      	ldr	r3, [pc, #380]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004c1e:	21e0      	movs	r1, #224	@ 0xe0
 8004c20:	01c9      	lsls	r1, r1, #7
 8004c22:	430a      	orrs	r2, r1
 8004c24:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c26:	4b5d      	ldr	r3, [pc, #372]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	4a5d      	ldr	r2, [pc, #372]	@ (8004da0 <HAL_RCC_ClockConfig+0x1fc>)
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	0019      	movs	r1, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	4b59      	ldr	r3, [pc, #356]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004c36:	430a      	orrs	r2, r1
 8004c38:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	4013      	ands	r3, r2
 8004c42:	d057      	beq.n	8004cf4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d107      	bne.n	8004c5c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c4c:	4b53      	ldr	r3, [pc, #332]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	2380      	movs	r3, #128	@ 0x80
 8004c52:	029b      	lsls	r3, r3, #10
 8004c54:	4013      	ands	r3, r2
 8004c56:	d12b      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e097      	b.n	8004d8c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d107      	bne.n	8004c74 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c64:	4b4d      	ldr	r3, [pc, #308]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	2380      	movs	r3, #128	@ 0x80
 8004c6a:	049b      	lsls	r3, r3, #18
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d11f      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e08b      	b.n	8004d8c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d107      	bne.n	8004c8c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c7c:	4b47      	ldr	r3, [pc, #284]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	2380      	movs	r3, #128	@ 0x80
 8004c82:	00db      	lsls	r3, r3, #3
 8004c84:	4013      	ands	r3, r2
 8004c86:	d113      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e07f      	b.n	8004d8c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	2b03      	cmp	r3, #3
 8004c92:	d106      	bne.n	8004ca2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c94:	4b41      	ldr	r3, [pc, #260]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004c96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c98:	2202      	movs	r2, #2
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	d108      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e074      	b.n	8004d8c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ca2:	4b3e      	ldr	r3, [pc, #248]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	4013      	ands	r3, r2
 8004caa:	d101      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e06d      	b.n	8004d8c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cb0:	4b3a      	ldr	r3, [pc, #232]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	2207      	movs	r2, #7
 8004cb6:	4393      	bics	r3, r2
 8004cb8:	0019      	movs	r1, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685a      	ldr	r2, [r3, #4]
 8004cbe:	4b37      	ldr	r3, [pc, #220]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cc4:	f7fe f98a 	bl	8002fdc <HAL_GetTick>
 8004cc8:	0003      	movs	r3, r0
 8004cca:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ccc:	e009      	b.n	8004ce2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cce:	f7fe f985 	bl	8002fdc <HAL_GetTick>
 8004cd2:	0002      	movs	r2, r0
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	4a2f      	ldr	r2, [pc, #188]	@ (8004d98 <HAL_RCC_ClockConfig+0x1f4>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e054      	b.n	8004d8c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ce2:	4b2e      	ldr	r3, [pc, #184]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	2238      	movs	r2, #56	@ 0x38
 8004ce8:	401a      	ands	r2, r3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	00db      	lsls	r3, r3, #3
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d1ec      	bne.n	8004cce <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004cf4:	4b27      	ldr	r3, [pc, #156]	@ (8004d94 <HAL_RCC_ClockConfig+0x1f0>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2207      	movs	r2, #7
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	683a      	ldr	r2, [r7, #0]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d21e      	bcs.n	8004d40 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d02:	4b24      	ldr	r3, [pc, #144]	@ (8004d94 <HAL_RCC_ClockConfig+0x1f0>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	2207      	movs	r2, #7
 8004d08:	4393      	bics	r3, r2
 8004d0a:	0019      	movs	r1, r3
 8004d0c:	4b21      	ldr	r3, [pc, #132]	@ (8004d94 <HAL_RCC_ClockConfig+0x1f0>)
 8004d0e:	683a      	ldr	r2, [r7, #0]
 8004d10:	430a      	orrs	r2, r1
 8004d12:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004d14:	f7fe f962 	bl	8002fdc <HAL_GetTick>
 8004d18:	0003      	movs	r3, r0
 8004d1a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004d1c:	e009      	b.n	8004d32 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d1e:	f7fe f95d 	bl	8002fdc <HAL_GetTick>
 8004d22:	0002      	movs	r2, r0
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	4a1b      	ldr	r2, [pc, #108]	@ (8004d98 <HAL_RCC_ClockConfig+0x1f4>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d901      	bls.n	8004d32 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e02c      	b.n	8004d8c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004d32:	4b18      	ldr	r3, [pc, #96]	@ (8004d94 <HAL_RCC_ClockConfig+0x1f0>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2207      	movs	r2, #7
 8004d38:	4013      	ands	r3, r2
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d1ee      	bne.n	8004d1e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2204      	movs	r2, #4
 8004d46:	4013      	ands	r3, r2
 8004d48:	d009      	beq.n	8004d5e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004d4a:	4b14      	ldr	r3, [pc, #80]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004d4c:	689b      	ldr	r3, [r3, #8]
 8004d4e:	4a15      	ldr	r2, [pc, #84]	@ (8004da4 <HAL_RCC_ClockConfig+0x200>)
 8004d50:	4013      	ands	r3, r2
 8004d52:	0019      	movs	r1, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68da      	ldr	r2, [r3, #12]
 8004d58:	4b10      	ldr	r3, [pc, #64]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004d5a:	430a      	orrs	r2, r1
 8004d5c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004d5e:	f000 f829 	bl	8004db4 <HAL_RCC_GetSysClockFreq>
 8004d62:	0001      	movs	r1, r0
 8004d64:	4b0d      	ldr	r3, [pc, #52]	@ (8004d9c <HAL_RCC_ClockConfig+0x1f8>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	0a1b      	lsrs	r3, r3, #8
 8004d6a:	220f      	movs	r2, #15
 8004d6c:	401a      	ands	r2, r3
 8004d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8004da8 <HAL_RCC_ClockConfig+0x204>)
 8004d70:	0092      	lsls	r2, r2, #2
 8004d72:	58d3      	ldr	r3, [r2, r3]
 8004d74:	221f      	movs	r2, #31
 8004d76:	4013      	ands	r3, r2
 8004d78:	000a      	movs	r2, r1
 8004d7a:	40da      	lsrs	r2, r3
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dac <HAL_RCC_ClockConfig+0x208>)
 8004d7e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004d80:	4b0b      	ldr	r3, [pc, #44]	@ (8004db0 <HAL_RCC_ClockConfig+0x20c>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	0018      	movs	r0, r3
 8004d86:	f7fe f8cd 	bl	8002f24 <HAL_InitTick>
 8004d8a:	0003      	movs	r3, r0
}
 8004d8c:	0018      	movs	r0, r3
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	b004      	add	sp, #16
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	40022000 	.word	0x40022000
 8004d98:	00001388 	.word	0x00001388
 8004d9c:	40021000 	.word	0x40021000
 8004da0:	fffff0ff 	.word	0xfffff0ff
 8004da4:	ffff8fff 	.word	0xffff8fff
 8004da8:	08008eb8 	.word	0x08008eb8
 8004dac:	20000000 	.word	0x20000000
 8004db0:	20000004 	.word	0x20000004

08004db4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dba:	4b3c      	ldr	r3, [pc, #240]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	2238      	movs	r2, #56	@ 0x38
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	d10f      	bne.n	8004de4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004dc4:	4b39      	ldr	r3, [pc, #228]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	0adb      	lsrs	r3, r3, #11
 8004dca:	2207      	movs	r2, #7
 8004dcc:	4013      	ands	r3, r2
 8004dce:	2201      	movs	r2, #1
 8004dd0:	409a      	lsls	r2, r3
 8004dd2:	0013      	movs	r3, r2
 8004dd4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004dd6:	6839      	ldr	r1, [r7, #0]
 8004dd8:	4835      	ldr	r0, [pc, #212]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004dda:	f7fb f9af 	bl	800013c <__udivsi3>
 8004dde:	0003      	movs	r3, r0
 8004de0:	613b      	str	r3, [r7, #16]
 8004de2:	e05d      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004de4:	4b31      	ldr	r3, [pc, #196]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	2238      	movs	r2, #56	@ 0x38
 8004dea:	4013      	ands	r3, r2
 8004dec:	2b08      	cmp	r3, #8
 8004dee:	d102      	bne.n	8004df6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004df0:	4b30      	ldr	r3, [pc, #192]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004df2:	613b      	str	r3, [r7, #16]
 8004df4:	e054      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004df6:	4b2d      	ldr	r3, [pc, #180]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	2238      	movs	r2, #56	@ 0x38
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	2b10      	cmp	r3, #16
 8004e00:	d138      	bne.n	8004e74 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004e02:	4b2a      	ldr	r3, [pc, #168]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	2203      	movs	r2, #3
 8004e08:	4013      	ands	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e0c:	4b27      	ldr	r3, [pc, #156]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	091b      	lsrs	r3, r3, #4
 8004e12:	2207      	movs	r2, #7
 8004e14:	4013      	ands	r3, r2
 8004e16:	3301      	adds	r3, #1
 8004e18:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2b03      	cmp	r3, #3
 8004e1e:	d10d      	bne.n	8004e3c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e20:	68b9      	ldr	r1, [r7, #8]
 8004e22:	4824      	ldr	r0, [pc, #144]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x100>)
 8004e24:	f7fb f98a 	bl	800013c <__udivsi3>
 8004e28:	0003      	movs	r3, r0
 8004e2a:	0019      	movs	r1, r3
 8004e2c:	4b1f      	ldr	r3, [pc, #124]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	0a1b      	lsrs	r3, r3, #8
 8004e32:	227f      	movs	r2, #127	@ 0x7f
 8004e34:	4013      	ands	r3, r2
 8004e36:	434b      	muls	r3, r1
 8004e38:	617b      	str	r3, [r7, #20]
        break;
 8004e3a:	e00d      	b.n	8004e58 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004e3c:	68b9      	ldr	r1, [r7, #8]
 8004e3e:	481c      	ldr	r0, [pc, #112]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004e40:	f7fb f97c 	bl	800013c <__udivsi3>
 8004e44:	0003      	movs	r3, r0
 8004e46:	0019      	movs	r1, r3
 8004e48:	4b18      	ldr	r3, [pc, #96]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	0a1b      	lsrs	r3, r3, #8
 8004e4e:	227f      	movs	r2, #127	@ 0x7f
 8004e50:	4013      	ands	r3, r2
 8004e52:	434b      	muls	r3, r1
 8004e54:	617b      	str	r3, [r7, #20]
        break;
 8004e56:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004e58:	4b14      	ldr	r3, [pc, #80]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	0f5b      	lsrs	r3, r3, #29
 8004e5e:	2207      	movs	r2, #7
 8004e60:	4013      	ands	r3, r2
 8004e62:	3301      	adds	r3, #1
 8004e64:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004e66:	6879      	ldr	r1, [r7, #4]
 8004e68:	6978      	ldr	r0, [r7, #20]
 8004e6a:	f7fb f967 	bl	800013c <__udivsi3>
 8004e6e:	0003      	movs	r3, r0
 8004e70:	613b      	str	r3, [r7, #16]
 8004e72:	e015      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004e74:	4b0d      	ldr	r3, [pc, #52]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	2238      	movs	r2, #56	@ 0x38
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	2b20      	cmp	r3, #32
 8004e7e:	d103      	bne.n	8004e88 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004e80:	2380      	movs	r3, #128	@ 0x80
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	613b      	str	r3, [r7, #16]
 8004e86:	e00b      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004e88:	4b08      	ldr	r3, [pc, #32]	@ (8004eac <HAL_RCC_GetSysClockFreq+0xf8>)
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	2238      	movs	r2, #56	@ 0x38
 8004e8e:	4013      	ands	r3, r2
 8004e90:	2b18      	cmp	r3, #24
 8004e92:	d103      	bne.n	8004e9c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004e94:	23fa      	movs	r3, #250	@ 0xfa
 8004e96:	01db      	lsls	r3, r3, #7
 8004e98:	613b      	str	r3, [r7, #16]
 8004e9a:	e001      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004ea0:	693b      	ldr	r3, [r7, #16]
}
 8004ea2:	0018      	movs	r0, r3
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	b006      	add	sp, #24
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	46c0      	nop			@ (mov r8, r8)
 8004eac:	40021000 	.word	0x40021000
 8004eb0:	00f42400 	.word	0x00f42400
 8004eb4:	007a1200 	.word	0x007a1200

08004eb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ebc:	4b02      	ldr	r3, [pc, #8]	@ (8004ec8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
}
 8004ec0:	0018      	movs	r0, r3
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	46c0      	nop			@ (mov r8, r8)
 8004ec8:	20000000 	.word	0x20000000

08004ecc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ecc:	b5b0      	push	{r4, r5, r7, lr}
 8004ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004ed0:	f7ff fff2 	bl	8004eb8 <HAL_RCC_GetHCLKFreq>
 8004ed4:	0004      	movs	r4, r0
 8004ed6:	f7ff fb3f 	bl	8004558 <LL_RCC_GetAPB1Prescaler>
 8004eda:	0003      	movs	r3, r0
 8004edc:	0b1a      	lsrs	r2, r3, #12
 8004ede:	4b05      	ldr	r3, [pc, #20]	@ (8004ef4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ee0:	0092      	lsls	r2, r2, #2
 8004ee2:	58d3      	ldr	r3, [r2, r3]
 8004ee4:	221f      	movs	r2, #31
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	40dc      	lsrs	r4, r3
 8004eea:	0023      	movs	r3, r4
}
 8004eec:	0018      	movs	r0, r3
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bdb0      	pop	{r4, r5, r7, pc}
 8004ef2:	46c0      	nop			@ (mov r8, r8)
 8004ef4:	08008ef8 	.word	0x08008ef8

08004ef8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004f00:	2313      	movs	r3, #19
 8004f02:	18fb      	adds	r3, r7, r3
 8004f04:	2200      	movs	r2, #0
 8004f06:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f08:	2312      	movs	r3, #18
 8004f0a:	18fb      	adds	r3, r7, r3
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	2380      	movs	r3, #128	@ 0x80
 8004f16:	029b      	lsls	r3, r3, #10
 8004f18:	4013      	ands	r3, r2
 8004f1a:	d100      	bne.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004f1c:	e0a3      	b.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f1e:	2011      	movs	r0, #17
 8004f20:	183b      	adds	r3, r7, r0
 8004f22:	2200      	movs	r2, #0
 8004f24:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f26:	4bc3      	ldr	r3, [pc, #780]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f2a:	2380      	movs	r3, #128	@ 0x80
 8004f2c:	055b      	lsls	r3, r3, #21
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d110      	bne.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f32:	4bc0      	ldr	r3, [pc, #768]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f36:	4bbf      	ldr	r3, [pc, #764]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f38:	2180      	movs	r1, #128	@ 0x80
 8004f3a:	0549      	lsls	r1, r1, #21
 8004f3c:	430a      	orrs	r2, r1
 8004f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004f40:	4bbc      	ldr	r3, [pc, #752]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f44:	2380      	movs	r3, #128	@ 0x80
 8004f46:	055b      	lsls	r3, r3, #21
 8004f48:	4013      	ands	r3, r2
 8004f4a:	60bb      	str	r3, [r7, #8]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f4e:	183b      	adds	r3, r7, r0
 8004f50:	2201      	movs	r2, #1
 8004f52:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f54:	4bb8      	ldr	r3, [pc, #736]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	4bb7      	ldr	r3, [pc, #732]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004f5a:	2180      	movs	r1, #128	@ 0x80
 8004f5c:	0049      	lsls	r1, r1, #1
 8004f5e:	430a      	orrs	r2, r1
 8004f60:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f62:	f7fe f83b 	bl	8002fdc <HAL_GetTick>
 8004f66:	0003      	movs	r3, r0
 8004f68:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f6a:	e00b      	b.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f6c:	f7fe f836 	bl	8002fdc <HAL_GetTick>
 8004f70:	0002      	movs	r2, r0
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	1ad3      	subs	r3, r2, r3
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d904      	bls.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004f7a:	2313      	movs	r3, #19
 8004f7c:	18fb      	adds	r3, r7, r3
 8004f7e:	2203      	movs	r2, #3
 8004f80:	701a      	strb	r2, [r3, #0]
        break;
 8004f82:	e005      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f84:	4bac      	ldr	r3, [pc, #688]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004f86:	681a      	ldr	r2, [r3, #0]
 8004f88:	2380      	movs	r3, #128	@ 0x80
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	d0ed      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004f90:	2313      	movs	r3, #19
 8004f92:	18fb      	adds	r3, r7, r3
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d154      	bne.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f9a:	4ba6      	ldr	r3, [pc, #664]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004f9c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004f9e:	23c0      	movs	r3, #192	@ 0xc0
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d019      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d014      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004fb6:	4b9f      	ldr	r3, [pc, #636]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fba:	4aa0      	ldr	r2, [pc, #640]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004fc0:	4b9c      	ldr	r3, [pc, #624]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004fc2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004fc4:	4b9b      	ldr	r3, [pc, #620]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004fc6:	2180      	movs	r1, #128	@ 0x80
 8004fc8:	0249      	lsls	r1, r1, #9
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fce:	4b99      	ldr	r3, [pc, #612]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004fd0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004fd2:	4b98      	ldr	r3, [pc, #608]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004fd4:	499a      	ldr	r1, [pc, #616]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004fd6:	400a      	ands	r2, r1
 8004fd8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004fda:	4b96      	ldr	r3, [pc, #600]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	d016      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fe8:	f7fd fff8 	bl	8002fdc <HAL_GetTick>
 8004fec:	0003      	movs	r3, r0
 8004fee:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ff0:	e00c      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff2:	f7fd fff3 	bl	8002fdc <HAL_GetTick>
 8004ff6:	0002      	movs	r2, r0
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	4a91      	ldr	r2, [pc, #580]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d904      	bls.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005002:	2313      	movs	r3, #19
 8005004:	18fb      	adds	r3, r7, r3
 8005006:	2203      	movs	r2, #3
 8005008:	701a      	strb	r2, [r3, #0]
            break;
 800500a:	e004      	b.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800500c:	4b89      	ldr	r3, [pc, #548]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800500e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005010:	2202      	movs	r2, #2
 8005012:	4013      	ands	r3, r2
 8005014:	d0ed      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005016:	2313      	movs	r3, #19
 8005018:	18fb      	adds	r3, r7, r3
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10a      	bne.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005020:	4b84      	ldr	r3, [pc, #528]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005024:	4a85      	ldr	r2, [pc, #532]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005026:	4013      	ands	r3, r2
 8005028:	0019      	movs	r1, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800502e:	4b81      	ldr	r3, [pc, #516]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005030:	430a      	orrs	r2, r1
 8005032:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005034:	e00c      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005036:	2312      	movs	r3, #18
 8005038:	18fb      	adds	r3, r7, r3
 800503a:	2213      	movs	r2, #19
 800503c:	18ba      	adds	r2, r7, r2
 800503e:	7812      	ldrb	r2, [r2, #0]
 8005040:	701a      	strb	r2, [r3, #0]
 8005042:	e005      	b.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005044:	2312      	movs	r3, #18
 8005046:	18fb      	adds	r3, r7, r3
 8005048:	2213      	movs	r2, #19
 800504a:	18ba      	adds	r2, r7, r2
 800504c:	7812      	ldrb	r2, [r2, #0]
 800504e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005050:	2311      	movs	r3, #17
 8005052:	18fb      	adds	r3, r7, r3
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d105      	bne.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800505a:	4b76      	ldr	r3, [pc, #472]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800505c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800505e:	4b75      	ldr	r3, [pc, #468]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005060:	4979      	ldr	r1, [pc, #484]	@ (8005248 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8005062:	400a      	ands	r2, r1
 8005064:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2201      	movs	r2, #1
 800506c:	4013      	ands	r3, r2
 800506e:	d009      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005070:	4b70      	ldr	r3, [pc, #448]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005074:	2203      	movs	r2, #3
 8005076:	4393      	bics	r3, r2
 8005078:	0019      	movs	r1, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685a      	ldr	r2, [r3, #4]
 800507e:	4b6d      	ldr	r3, [pc, #436]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005080:	430a      	orrs	r2, r1
 8005082:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2202      	movs	r2, #2
 800508a:	4013      	ands	r3, r2
 800508c:	d009      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800508e:	4b69      	ldr	r3, [pc, #420]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005092:	220c      	movs	r2, #12
 8005094:	4393      	bics	r3, r2
 8005096:	0019      	movs	r1, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689a      	ldr	r2, [r3, #8]
 800509c:	4b65      	ldr	r3, [pc, #404]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800509e:	430a      	orrs	r2, r1
 80050a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2210      	movs	r2, #16
 80050a8:	4013      	ands	r3, r2
 80050aa:	d009      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80050ac:	4b61      	ldr	r3, [pc, #388]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80050ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b0:	4a66      	ldr	r2, [pc, #408]	@ (800524c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80050b2:	4013      	ands	r3, r2
 80050b4:	0019      	movs	r1, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	68da      	ldr	r2, [r3, #12]
 80050ba:	4b5e      	ldr	r3, [pc, #376]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80050bc:	430a      	orrs	r2, r1
 80050be:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	2380      	movs	r3, #128	@ 0x80
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	4013      	ands	r3, r2
 80050ca:	d009      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050cc:	4b59      	ldr	r3, [pc, #356]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80050ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050d0:	4a5f      	ldr	r2, [pc, #380]	@ (8005250 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80050d2:	4013      	ands	r3, r2
 80050d4:	0019      	movs	r1, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	699a      	ldr	r2, [r3, #24]
 80050da:	4b56      	ldr	r3, [pc, #344]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80050dc:	430a      	orrs	r2, r1
 80050de:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	2380      	movs	r3, #128	@ 0x80
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	4013      	ands	r3, r2
 80050ea:	d009      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80050ec:	4b51      	ldr	r3, [pc, #324]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80050ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050f0:	4a58      	ldr	r2, [pc, #352]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80050f2:	4013      	ands	r3, r2
 80050f4:	0019      	movs	r1, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	69da      	ldr	r2, [r3, #28]
 80050fa:	4b4e      	ldr	r3, [pc, #312]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80050fc:	430a      	orrs	r2, r1
 80050fe:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2220      	movs	r2, #32
 8005106:	4013      	ands	r3, r2
 8005108:	d009      	beq.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800510a:	4b4a      	ldr	r3, [pc, #296]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800510c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800510e:	4a52      	ldr	r2, [pc, #328]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8005110:	4013      	ands	r3, r2
 8005112:	0019      	movs	r1, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	691a      	ldr	r2, [r3, #16]
 8005118:	4b46      	ldr	r3, [pc, #280]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800511a:	430a      	orrs	r2, r1
 800511c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	2380      	movs	r3, #128	@ 0x80
 8005124:	01db      	lsls	r3, r3, #7
 8005126:	4013      	ands	r3, r2
 8005128:	d015      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800512a:	4b42      	ldr	r3, [pc, #264]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800512c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	0899      	lsrs	r1, r3, #2
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a1a      	ldr	r2, [r3, #32]
 8005136:	4b3f      	ldr	r3, [pc, #252]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005138:	430a      	orrs	r2, r1
 800513a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6a1a      	ldr	r2, [r3, #32]
 8005140:	2380      	movs	r3, #128	@ 0x80
 8005142:	05db      	lsls	r3, r3, #23
 8005144:	429a      	cmp	r2, r3
 8005146:	d106      	bne.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005148:	4b3a      	ldr	r3, [pc, #232]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800514a:	68da      	ldr	r2, [r3, #12]
 800514c:	4b39      	ldr	r3, [pc, #228]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800514e:	2180      	movs	r1, #128	@ 0x80
 8005150:	0249      	lsls	r1, r1, #9
 8005152:	430a      	orrs	r2, r1
 8005154:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	2380      	movs	r3, #128	@ 0x80
 800515c:	031b      	lsls	r3, r3, #12
 800515e:	4013      	ands	r3, r2
 8005160:	d009      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005162:	4b34      	ldr	r3, [pc, #208]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005166:	2240      	movs	r2, #64	@ 0x40
 8005168:	4393      	bics	r3, r2
 800516a:	0019      	movs	r1, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005170:	4b30      	ldr	r3, [pc, #192]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005172:	430a      	orrs	r2, r1
 8005174:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	2380      	movs	r3, #128	@ 0x80
 800517c:	039b      	lsls	r3, r3, #14
 800517e:	4013      	ands	r3, r2
 8005180:	d016      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005182:	4b2c      	ldr	r3, [pc, #176]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005186:	4a35      	ldr	r2, [pc, #212]	@ (800525c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005188:	4013      	ands	r3, r2
 800518a:	0019      	movs	r1, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005190:	4b28      	ldr	r3, [pc, #160]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005192:	430a      	orrs	r2, r1
 8005194:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800519a:	2380      	movs	r3, #128	@ 0x80
 800519c:	03db      	lsls	r3, r3, #15
 800519e:	429a      	cmp	r2, r3
 80051a0:	d106      	bne.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80051a2:	4b24      	ldr	r3, [pc, #144]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80051a4:	68da      	ldr	r2, [r3, #12]
 80051a6:	4b23      	ldr	r3, [pc, #140]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80051a8:	2180      	movs	r1, #128	@ 0x80
 80051aa:	0449      	lsls	r1, r1, #17
 80051ac:	430a      	orrs	r2, r1
 80051ae:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	2380      	movs	r3, #128	@ 0x80
 80051b6:	03db      	lsls	r3, r3, #15
 80051b8:	4013      	ands	r3, r2
 80051ba:	d016      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80051bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80051be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c0:	4a27      	ldr	r2, [pc, #156]	@ (8005260 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80051c2:	4013      	ands	r3, r2
 80051c4:	0019      	movs	r1, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80051cc:	430a      	orrs	r2, r1
 80051ce:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051d4:	2380      	movs	r3, #128	@ 0x80
 80051d6:	045b      	lsls	r3, r3, #17
 80051d8:	429a      	cmp	r2, r3
 80051da:	d106      	bne.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80051dc:	4b15      	ldr	r3, [pc, #84]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80051de:	68da      	ldr	r2, [r3, #12]
 80051e0:	4b14      	ldr	r3, [pc, #80]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80051e2:	2180      	movs	r1, #128	@ 0x80
 80051e4:	0449      	lsls	r1, r1, #17
 80051e6:	430a      	orrs	r2, r1
 80051e8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	2380      	movs	r3, #128	@ 0x80
 80051f0:	011b      	lsls	r3, r3, #4
 80051f2:	4013      	ands	r3, r2
 80051f4:	d016      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80051f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80051f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051fa:	4a1a      	ldr	r2, [pc, #104]	@ (8005264 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80051fc:	4013      	ands	r3, r2
 80051fe:	0019      	movs	r1, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	695a      	ldr	r2, [r3, #20]
 8005204:	4b0b      	ldr	r3, [pc, #44]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005206:	430a      	orrs	r2, r1
 8005208:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	695a      	ldr	r2, [r3, #20]
 800520e:	2380      	movs	r3, #128	@ 0x80
 8005210:	01db      	lsls	r3, r3, #7
 8005212:	429a      	cmp	r2, r3
 8005214:	d106      	bne.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005216:	4b07      	ldr	r3, [pc, #28]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	4b06      	ldr	r3, [pc, #24]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800521c:	2180      	movs	r1, #128	@ 0x80
 800521e:	0249      	lsls	r1, r1, #9
 8005220:	430a      	orrs	r2, r1
 8005222:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005224:	2312      	movs	r3, #18
 8005226:	18fb      	adds	r3, r7, r3
 8005228:	781b      	ldrb	r3, [r3, #0]
}
 800522a:	0018      	movs	r0, r3
 800522c:	46bd      	mov	sp, r7
 800522e:	b006      	add	sp, #24
 8005230:	bd80      	pop	{r7, pc}
 8005232:	46c0      	nop			@ (mov r8, r8)
 8005234:	40021000 	.word	0x40021000
 8005238:	40007000 	.word	0x40007000
 800523c:	fffffcff 	.word	0xfffffcff
 8005240:	fffeffff 	.word	0xfffeffff
 8005244:	00001388 	.word	0x00001388
 8005248:	efffffff 	.word	0xefffffff
 800524c:	fffff3ff 	.word	0xfffff3ff
 8005250:	fff3ffff 	.word	0xfff3ffff
 8005254:	ffcfffff 	.word	0xffcfffff
 8005258:	ffffcfff 	.word	0xffffcfff
 800525c:	ffbfffff 	.word	0xffbfffff
 8005260:	feffffff 	.word	0xfeffffff
 8005264:	ffff3fff 	.word	0xffff3fff

08005268 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b082      	sub	sp, #8
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e046      	b.n	8005308 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2288      	movs	r2, #136	@ 0x88
 800527e:	589b      	ldr	r3, [r3, r2]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d107      	bne.n	8005294 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2284      	movs	r2, #132	@ 0x84
 8005288:	2100      	movs	r1, #0
 800528a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	0018      	movs	r0, r3
 8005290:	f7fd fcc0 	bl	8002c14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2288      	movs	r2, #136	@ 0x88
 8005298:	2124      	movs	r1, #36	@ 0x24
 800529a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2101      	movs	r1, #1
 80052a8:	438a      	bics	r2, r1
 80052aa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d003      	beq.n	80052bc <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	0018      	movs	r0, r3
 80052b8:	f000 fb8e 	bl	80059d8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	0018      	movs	r0, r3
 80052c0:	f000 f8cc 	bl	800545c <UART_SetConfig>
 80052c4:	0003      	movs	r3, r0
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d101      	bne.n	80052ce <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e01c      	b.n	8005308 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	685a      	ldr	r2, [r3, #4]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	490d      	ldr	r1, [pc, #52]	@ (8005310 <HAL_UART_Init+0xa8>)
 80052da:	400a      	ands	r2, r1
 80052dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689a      	ldr	r2, [r3, #8]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	212a      	movs	r1, #42	@ 0x2a
 80052ea:	438a      	bics	r2, r1
 80052ec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2101      	movs	r1, #1
 80052fa:	430a      	orrs	r2, r1
 80052fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	0018      	movs	r0, r3
 8005302:	f000 fc1d 	bl	8005b40 <UART_CheckIdleState>
 8005306:	0003      	movs	r3, r0
}
 8005308:	0018      	movs	r0, r3
 800530a:	46bd      	mov	sp, r7
 800530c:	b002      	add	sp, #8
 800530e:	bd80      	pop	{r7, pc}
 8005310:	ffffb7ff 	.word	0xffffb7ff

08005314 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b08a      	sub	sp, #40	@ 0x28
 8005318:	af02      	add	r7, sp, #8
 800531a:	60f8      	str	r0, [r7, #12]
 800531c:	60b9      	str	r1, [r7, #8]
 800531e:	603b      	str	r3, [r7, #0]
 8005320:	1dbb      	adds	r3, r7, #6
 8005322:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2288      	movs	r2, #136	@ 0x88
 8005328:	589b      	ldr	r3, [r3, r2]
 800532a:	2b20      	cmp	r3, #32
 800532c:	d000      	beq.n	8005330 <HAL_UART_Transmit+0x1c>
 800532e:	e090      	b.n	8005452 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d003      	beq.n	800533e <HAL_UART_Transmit+0x2a>
 8005336:	1dbb      	adds	r3, r7, #6
 8005338:	881b      	ldrh	r3, [r3, #0]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d101      	bne.n	8005342 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e088      	b.n	8005454 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	689a      	ldr	r2, [r3, #8]
 8005346:	2380      	movs	r3, #128	@ 0x80
 8005348:	015b      	lsls	r3, r3, #5
 800534a:	429a      	cmp	r2, r3
 800534c:	d109      	bne.n	8005362 <HAL_UART_Transmit+0x4e>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	691b      	ldr	r3, [r3, #16]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d105      	bne.n	8005362 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	2201      	movs	r2, #1
 800535a:	4013      	ands	r3, r2
 800535c:	d001      	beq.n	8005362 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e078      	b.n	8005454 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2290      	movs	r2, #144	@ 0x90
 8005366:	2100      	movs	r1, #0
 8005368:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2288      	movs	r2, #136	@ 0x88
 800536e:	2121      	movs	r1, #33	@ 0x21
 8005370:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005372:	f7fd fe33 	bl	8002fdc <HAL_GetTick>
 8005376:	0003      	movs	r3, r0
 8005378:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	1dba      	adds	r2, r7, #6
 800537e:	2154      	movs	r1, #84	@ 0x54
 8005380:	8812      	ldrh	r2, [r2, #0]
 8005382:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	1dba      	adds	r2, r7, #6
 8005388:	2156      	movs	r1, #86	@ 0x56
 800538a:	8812      	ldrh	r2, [r2, #0]
 800538c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	689a      	ldr	r2, [r3, #8]
 8005392:	2380      	movs	r3, #128	@ 0x80
 8005394:	015b      	lsls	r3, r3, #5
 8005396:	429a      	cmp	r2, r3
 8005398:	d108      	bne.n	80053ac <HAL_UART_Transmit+0x98>
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d104      	bne.n	80053ac <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80053a2:	2300      	movs	r3, #0
 80053a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	61bb      	str	r3, [r7, #24]
 80053aa:	e003      	b.n	80053b4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053b0:	2300      	movs	r3, #0
 80053b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053b4:	e030      	b.n	8005418 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	68f8      	ldr	r0, [r7, #12]
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	0013      	movs	r3, r2
 80053c0:	2200      	movs	r2, #0
 80053c2:	2180      	movs	r1, #128	@ 0x80
 80053c4:	f000 fc66 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 80053c8:	1e03      	subs	r3, r0, #0
 80053ca:	d005      	beq.n	80053d8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2288      	movs	r2, #136	@ 0x88
 80053d0:	2120      	movs	r1, #32
 80053d2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e03d      	b.n	8005454 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d10b      	bne.n	80053f6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	881b      	ldrh	r3, [r3, #0]
 80053e2:	001a      	movs	r2, r3
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	05d2      	lsls	r2, r2, #23
 80053ea:	0dd2      	lsrs	r2, r2, #23
 80053ec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	3302      	adds	r3, #2
 80053f2:	61bb      	str	r3, [r7, #24]
 80053f4:	e007      	b.n	8005406 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	781a      	ldrb	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	3301      	adds	r3, #1
 8005404:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2256      	movs	r2, #86	@ 0x56
 800540a:	5a9b      	ldrh	r3, [r3, r2]
 800540c:	b29b      	uxth	r3, r3
 800540e:	3b01      	subs	r3, #1
 8005410:	b299      	uxth	r1, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2256      	movs	r2, #86	@ 0x56
 8005416:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2256      	movs	r2, #86	@ 0x56
 800541c:	5a9b      	ldrh	r3, [r3, r2]
 800541e:	b29b      	uxth	r3, r3
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1c8      	bne.n	80053b6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	9300      	str	r3, [sp, #0]
 800542c:	0013      	movs	r3, r2
 800542e:	2200      	movs	r2, #0
 8005430:	2140      	movs	r1, #64	@ 0x40
 8005432:	f000 fc2f 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 8005436:	1e03      	subs	r3, r0, #0
 8005438:	d005      	beq.n	8005446 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2288      	movs	r2, #136	@ 0x88
 800543e:	2120      	movs	r1, #32
 8005440:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e006      	b.n	8005454 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2288      	movs	r2, #136	@ 0x88
 800544a:	2120      	movs	r1, #32
 800544c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800544e:	2300      	movs	r3, #0
 8005450:	e000      	b.n	8005454 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8005452:	2302      	movs	r3, #2
  }
}
 8005454:	0018      	movs	r0, r3
 8005456:	46bd      	mov	sp, r7
 8005458:	b008      	add	sp, #32
 800545a:	bd80      	pop	{r7, pc}

0800545c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800545c:	b5b0      	push	{r4, r5, r7, lr}
 800545e:	b090      	sub	sp, #64	@ 0x40
 8005460:	af00      	add	r7, sp, #0
 8005462:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005464:	231a      	movs	r3, #26
 8005466:	2220      	movs	r2, #32
 8005468:	189b      	adds	r3, r3, r2
 800546a:	19db      	adds	r3, r3, r7
 800546c:	2200      	movs	r2, #0
 800546e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005472:	689a      	ldr	r2, [r3, #8]
 8005474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	431a      	orrs	r2, r3
 800547a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800547c:	695b      	ldr	r3, [r3, #20]
 800547e:	431a      	orrs	r2, r3
 8005480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005482:	69db      	ldr	r3, [r3, #28]
 8005484:	4313      	orrs	r3, r2
 8005486:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4aaf      	ldr	r2, [pc, #700]	@ (800574c <UART_SetConfig+0x2f0>)
 8005490:	4013      	ands	r3, r2
 8005492:	0019      	movs	r1, r3
 8005494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005496:	681a      	ldr	r2, [r3, #0]
 8005498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800549a:	430b      	orrs	r3, r1
 800549c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800549e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	4aaa      	ldr	r2, [pc, #680]	@ (8005750 <UART_SetConfig+0x2f4>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	0018      	movs	r0, r3
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	68d9      	ldr	r1, [r3, #12]
 80054ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	0003      	movs	r3, r0
 80054b4:	430b      	orrs	r3, r1
 80054b6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80054be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4aa4      	ldr	r2, [pc, #656]	@ (8005754 <UART_SetConfig+0x2f8>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d004      	beq.n	80054d2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80054c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ca:	6a1b      	ldr	r3, [r3, #32]
 80054cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80054ce:	4313      	orrs	r3, r2
 80054d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	4a9f      	ldr	r2, [pc, #636]	@ (8005758 <UART_SetConfig+0x2fc>)
 80054da:	4013      	ands	r3, r2
 80054dc:	0019      	movs	r1, r3
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054e4:	430b      	orrs	r3, r1
 80054e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80054e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054ee:	220f      	movs	r2, #15
 80054f0:	4393      	bics	r3, r2
 80054f2:	0018      	movs	r0, r3
 80054f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80054f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	0003      	movs	r3, r0
 80054fe:	430b      	orrs	r3, r1
 8005500:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a95      	ldr	r2, [pc, #596]	@ (800575c <UART_SetConfig+0x300>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d131      	bne.n	8005570 <UART_SetConfig+0x114>
 800550c:	4b94      	ldr	r3, [pc, #592]	@ (8005760 <UART_SetConfig+0x304>)
 800550e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005510:	2203      	movs	r2, #3
 8005512:	4013      	ands	r3, r2
 8005514:	2b03      	cmp	r3, #3
 8005516:	d01d      	beq.n	8005554 <UART_SetConfig+0xf8>
 8005518:	d823      	bhi.n	8005562 <UART_SetConfig+0x106>
 800551a:	2b02      	cmp	r3, #2
 800551c:	d00c      	beq.n	8005538 <UART_SetConfig+0xdc>
 800551e:	d820      	bhi.n	8005562 <UART_SetConfig+0x106>
 8005520:	2b00      	cmp	r3, #0
 8005522:	d002      	beq.n	800552a <UART_SetConfig+0xce>
 8005524:	2b01      	cmp	r3, #1
 8005526:	d00e      	beq.n	8005546 <UART_SetConfig+0xea>
 8005528:	e01b      	b.n	8005562 <UART_SetConfig+0x106>
 800552a:	231b      	movs	r3, #27
 800552c:	2220      	movs	r2, #32
 800552e:	189b      	adds	r3, r3, r2
 8005530:	19db      	adds	r3, r3, r7
 8005532:	2200      	movs	r2, #0
 8005534:	701a      	strb	r2, [r3, #0]
 8005536:	e0b4      	b.n	80056a2 <UART_SetConfig+0x246>
 8005538:	231b      	movs	r3, #27
 800553a:	2220      	movs	r2, #32
 800553c:	189b      	adds	r3, r3, r2
 800553e:	19db      	adds	r3, r3, r7
 8005540:	2202      	movs	r2, #2
 8005542:	701a      	strb	r2, [r3, #0]
 8005544:	e0ad      	b.n	80056a2 <UART_SetConfig+0x246>
 8005546:	231b      	movs	r3, #27
 8005548:	2220      	movs	r2, #32
 800554a:	189b      	adds	r3, r3, r2
 800554c:	19db      	adds	r3, r3, r7
 800554e:	2204      	movs	r2, #4
 8005550:	701a      	strb	r2, [r3, #0]
 8005552:	e0a6      	b.n	80056a2 <UART_SetConfig+0x246>
 8005554:	231b      	movs	r3, #27
 8005556:	2220      	movs	r2, #32
 8005558:	189b      	adds	r3, r3, r2
 800555a:	19db      	adds	r3, r3, r7
 800555c:	2208      	movs	r2, #8
 800555e:	701a      	strb	r2, [r3, #0]
 8005560:	e09f      	b.n	80056a2 <UART_SetConfig+0x246>
 8005562:	231b      	movs	r3, #27
 8005564:	2220      	movs	r2, #32
 8005566:	189b      	adds	r3, r3, r2
 8005568:	19db      	adds	r3, r3, r7
 800556a:	2210      	movs	r2, #16
 800556c:	701a      	strb	r2, [r3, #0]
 800556e:	e098      	b.n	80056a2 <UART_SetConfig+0x246>
 8005570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a7b      	ldr	r2, [pc, #492]	@ (8005764 <UART_SetConfig+0x308>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d131      	bne.n	80055de <UART_SetConfig+0x182>
 800557a:	4b79      	ldr	r3, [pc, #484]	@ (8005760 <UART_SetConfig+0x304>)
 800557c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800557e:	220c      	movs	r2, #12
 8005580:	4013      	ands	r3, r2
 8005582:	2b0c      	cmp	r3, #12
 8005584:	d01d      	beq.n	80055c2 <UART_SetConfig+0x166>
 8005586:	d823      	bhi.n	80055d0 <UART_SetConfig+0x174>
 8005588:	2b08      	cmp	r3, #8
 800558a:	d00c      	beq.n	80055a6 <UART_SetConfig+0x14a>
 800558c:	d820      	bhi.n	80055d0 <UART_SetConfig+0x174>
 800558e:	2b00      	cmp	r3, #0
 8005590:	d002      	beq.n	8005598 <UART_SetConfig+0x13c>
 8005592:	2b04      	cmp	r3, #4
 8005594:	d00e      	beq.n	80055b4 <UART_SetConfig+0x158>
 8005596:	e01b      	b.n	80055d0 <UART_SetConfig+0x174>
 8005598:	231b      	movs	r3, #27
 800559a:	2220      	movs	r2, #32
 800559c:	189b      	adds	r3, r3, r2
 800559e:	19db      	adds	r3, r3, r7
 80055a0:	2200      	movs	r2, #0
 80055a2:	701a      	strb	r2, [r3, #0]
 80055a4:	e07d      	b.n	80056a2 <UART_SetConfig+0x246>
 80055a6:	231b      	movs	r3, #27
 80055a8:	2220      	movs	r2, #32
 80055aa:	189b      	adds	r3, r3, r2
 80055ac:	19db      	adds	r3, r3, r7
 80055ae:	2202      	movs	r2, #2
 80055b0:	701a      	strb	r2, [r3, #0]
 80055b2:	e076      	b.n	80056a2 <UART_SetConfig+0x246>
 80055b4:	231b      	movs	r3, #27
 80055b6:	2220      	movs	r2, #32
 80055b8:	189b      	adds	r3, r3, r2
 80055ba:	19db      	adds	r3, r3, r7
 80055bc:	2204      	movs	r2, #4
 80055be:	701a      	strb	r2, [r3, #0]
 80055c0:	e06f      	b.n	80056a2 <UART_SetConfig+0x246>
 80055c2:	231b      	movs	r3, #27
 80055c4:	2220      	movs	r2, #32
 80055c6:	189b      	adds	r3, r3, r2
 80055c8:	19db      	adds	r3, r3, r7
 80055ca:	2208      	movs	r2, #8
 80055cc:	701a      	strb	r2, [r3, #0]
 80055ce:	e068      	b.n	80056a2 <UART_SetConfig+0x246>
 80055d0:	231b      	movs	r3, #27
 80055d2:	2220      	movs	r2, #32
 80055d4:	189b      	adds	r3, r3, r2
 80055d6:	19db      	adds	r3, r3, r7
 80055d8:	2210      	movs	r2, #16
 80055da:	701a      	strb	r2, [r3, #0]
 80055dc:	e061      	b.n	80056a2 <UART_SetConfig+0x246>
 80055de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a61      	ldr	r2, [pc, #388]	@ (8005768 <UART_SetConfig+0x30c>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d106      	bne.n	80055f6 <UART_SetConfig+0x19a>
 80055e8:	231b      	movs	r3, #27
 80055ea:	2220      	movs	r2, #32
 80055ec:	189b      	adds	r3, r3, r2
 80055ee:	19db      	adds	r3, r3, r7
 80055f0:	2200      	movs	r2, #0
 80055f2:	701a      	strb	r2, [r3, #0]
 80055f4:	e055      	b.n	80056a2 <UART_SetConfig+0x246>
 80055f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a5c      	ldr	r2, [pc, #368]	@ (800576c <UART_SetConfig+0x310>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d106      	bne.n	800560e <UART_SetConfig+0x1b2>
 8005600:	231b      	movs	r3, #27
 8005602:	2220      	movs	r2, #32
 8005604:	189b      	adds	r3, r3, r2
 8005606:	19db      	adds	r3, r3, r7
 8005608:	2200      	movs	r2, #0
 800560a:	701a      	strb	r2, [r3, #0]
 800560c:	e049      	b.n	80056a2 <UART_SetConfig+0x246>
 800560e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a50      	ldr	r2, [pc, #320]	@ (8005754 <UART_SetConfig+0x2f8>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d13e      	bne.n	8005696 <UART_SetConfig+0x23a>
 8005618:	4b51      	ldr	r3, [pc, #324]	@ (8005760 <UART_SetConfig+0x304>)
 800561a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800561c:	23c0      	movs	r3, #192	@ 0xc0
 800561e:	011b      	lsls	r3, r3, #4
 8005620:	4013      	ands	r3, r2
 8005622:	22c0      	movs	r2, #192	@ 0xc0
 8005624:	0112      	lsls	r2, r2, #4
 8005626:	4293      	cmp	r3, r2
 8005628:	d027      	beq.n	800567a <UART_SetConfig+0x21e>
 800562a:	22c0      	movs	r2, #192	@ 0xc0
 800562c:	0112      	lsls	r2, r2, #4
 800562e:	4293      	cmp	r3, r2
 8005630:	d82a      	bhi.n	8005688 <UART_SetConfig+0x22c>
 8005632:	2280      	movs	r2, #128	@ 0x80
 8005634:	0112      	lsls	r2, r2, #4
 8005636:	4293      	cmp	r3, r2
 8005638:	d011      	beq.n	800565e <UART_SetConfig+0x202>
 800563a:	2280      	movs	r2, #128	@ 0x80
 800563c:	0112      	lsls	r2, r2, #4
 800563e:	4293      	cmp	r3, r2
 8005640:	d822      	bhi.n	8005688 <UART_SetConfig+0x22c>
 8005642:	2b00      	cmp	r3, #0
 8005644:	d004      	beq.n	8005650 <UART_SetConfig+0x1f4>
 8005646:	2280      	movs	r2, #128	@ 0x80
 8005648:	00d2      	lsls	r2, r2, #3
 800564a:	4293      	cmp	r3, r2
 800564c:	d00e      	beq.n	800566c <UART_SetConfig+0x210>
 800564e:	e01b      	b.n	8005688 <UART_SetConfig+0x22c>
 8005650:	231b      	movs	r3, #27
 8005652:	2220      	movs	r2, #32
 8005654:	189b      	adds	r3, r3, r2
 8005656:	19db      	adds	r3, r3, r7
 8005658:	2200      	movs	r2, #0
 800565a:	701a      	strb	r2, [r3, #0]
 800565c:	e021      	b.n	80056a2 <UART_SetConfig+0x246>
 800565e:	231b      	movs	r3, #27
 8005660:	2220      	movs	r2, #32
 8005662:	189b      	adds	r3, r3, r2
 8005664:	19db      	adds	r3, r3, r7
 8005666:	2202      	movs	r2, #2
 8005668:	701a      	strb	r2, [r3, #0]
 800566a:	e01a      	b.n	80056a2 <UART_SetConfig+0x246>
 800566c:	231b      	movs	r3, #27
 800566e:	2220      	movs	r2, #32
 8005670:	189b      	adds	r3, r3, r2
 8005672:	19db      	adds	r3, r3, r7
 8005674:	2204      	movs	r2, #4
 8005676:	701a      	strb	r2, [r3, #0]
 8005678:	e013      	b.n	80056a2 <UART_SetConfig+0x246>
 800567a:	231b      	movs	r3, #27
 800567c:	2220      	movs	r2, #32
 800567e:	189b      	adds	r3, r3, r2
 8005680:	19db      	adds	r3, r3, r7
 8005682:	2208      	movs	r2, #8
 8005684:	701a      	strb	r2, [r3, #0]
 8005686:	e00c      	b.n	80056a2 <UART_SetConfig+0x246>
 8005688:	231b      	movs	r3, #27
 800568a:	2220      	movs	r2, #32
 800568c:	189b      	adds	r3, r3, r2
 800568e:	19db      	adds	r3, r3, r7
 8005690:	2210      	movs	r2, #16
 8005692:	701a      	strb	r2, [r3, #0]
 8005694:	e005      	b.n	80056a2 <UART_SetConfig+0x246>
 8005696:	231b      	movs	r3, #27
 8005698:	2220      	movs	r2, #32
 800569a:	189b      	adds	r3, r3, r2
 800569c:	19db      	adds	r3, r3, r7
 800569e:	2210      	movs	r2, #16
 80056a0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a2b      	ldr	r2, [pc, #172]	@ (8005754 <UART_SetConfig+0x2f8>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d000      	beq.n	80056ae <UART_SetConfig+0x252>
 80056ac:	e0a9      	b.n	8005802 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056ae:	231b      	movs	r3, #27
 80056b0:	2220      	movs	r2, #32
 80056b2:	189b      	adds	r3, r3, r2
 80056b4:	19db      	adds	r3, r3, r7
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	2b08      	cmp	r3, #8
 80056ba:	d015      	beq.n	80056e8 <UART_SetConfig+0x28c>
 80056bc:	dc18      	bgt.n	80056f0 <UART_SetConfig+0x294>
 80056be:	2b04      	cmp	r3, #4
 80056c0:	d00d      	beq.n	80056de <UART_SetConfig+0x282>
 80056c2:	dc15      	bgt.n	80056f0 <UART_SetConfig+0x294>
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d002      	beq.n	80056ce <UART_SetConfig+0x272>
 80056c8:	2b02      	cmp	r3, #2
 80056ca:	d005      	beq.n	80056d8 <UART_SetConfig+0x27c>
 80056cc:	e010      	b.n	80056f0 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056ce:	f7ff fbfd 	bl	8004ecc <HAL_RCC_GetPCLK1Freq>
 80056d2:	0003      	movs	r3, r0
 80056d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056d6:	e014      	b.n	8005702 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056d8:	4b25      	ldr	r3, [pc, #148]	@ (8005770 <UART_SetConfig+0x314>)
 80056da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056dc:	e011      	b.n	8005702 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056de:	f7ff fb69 	bl	8004db4 <HAL_RCC_GetSysClockFreq>
 80056e2:	0003      	movs	r3, r0
 80056e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056e6:	e00c      	b.n	8005702 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056e8:	2380      	movs	r3, #128	@ 0x80
 80056ea:	021b      	lsls	r3, r3, #8
 80056ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80056ee:	e008      	b.n	8005702 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80056f0:	2300      	movs	r3, #0
 80056f2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80056f4:	231a      	movs	r3, #26
 80056f6:	2220      	movs	r2, #32
 80056f8:	189b      	adds	r3, r3, r2
 80056fa:	19db      	adds	r3, r3, r7
 80056fc:	2201      	movs	r2, #1
 80056fe:	701a      	strb	r2, [r3, #0]
        break;
 8005700:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005704:	2b00      	cmp	r3, #0
 8005706:	d100      	bne.n	800570a <UART_SetConfig+0x2ae>
 8005708:	e14b      	b.n	80059a2 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800570a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800570e:	4b19      	ldr	r3, [pc, #100]	@ (8005774 <UART_SetConfig+0x318>)
 8005710:	0052      	lsls	r2, r2, #1
 8005712:	5ad3      	ldrh	r3, [r2, r3]
 8005714:	0019      	movs	r1, r3
 8005716:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005718:	f7fa fd10 	bl	800013c <__udivsi3>
 800571c:	0003      	movs	r3, r0
 800571e:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005722:	685a      	ldr	r2, [r3, #4]
 8005724:	0013      	movs	r3, r2
 8005726:	005b      	lsls	r3, r3, #1
 8005728:	189b      	adds	r3, r3, r2
 800572a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800572c:	429a      	cmp	r2, r3
 800572e:	d305      	bcc.n	800573c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005736:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005738:	429a      	cmp	r2, r3
 800573a:	d91d      	bls.n	8005778 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800573c:	231a      	movs	r3, #26
 800573e:	2220      	movs	r2, #32
 8005740:	189b      	adds	r3, r3, r2
 8005742:	19db      	adds	r3, r3, r7
 8005744:	2201      	movs	r2, #1
 8005746:	701a      	strb	r2, [r3, #0]
 8005748:	e12b      	b.n	80059a2 <UART_SetConfig+0x546>
 800574a:	46c0      	nop			@ (mov r8, r8)
 800574c:	cfff69f3 	.word	0xcfff69f3
 8005750:	ffffcfff 	.word	0xffffcfff
 8005754:	40008000 	.word	0x40008000
 8005758:	11fff4ff 	.word	0x11fff4ff
 800575c:	40013800 	.word	0x40013800
 8005760:	40021000 	.word	0x40021000
 8005764:	40004400 	.word	0x40004400
 8005768:	40004800 	.word	0x40004800
 800576c:	40004c00 	.word	0x40004c00
 8005770:	00f42400 	.word	0x00f42400
 8005774:	08008f18 	.word	0x08008f18
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800577a:	61bb      	str	r3, [r7, #24]
 800577c:	2300      	movs	r3, #0
 800577e:	61fb      	str	r3, [r7, #28]
 8005780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005782:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005784:	4b92      	ldr	r3, [pc, #584]	@ (80059d0 <UART_SetConfig+0x574>)
 8005786:	0052      	lsls	r2, r2, #1
 8005788:	5ad3      	ldrh	r3, [r2, r3]
 800578a:	613b      	str	r3, [r7, #16]
 800578c:	2300      	movs	r3, #0
 800578e:	617b      	str	r3, [r7, #20]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	69b8      	ldr	r0, [r7, #24]
 8005796:	69f9      	ldr	r1, [r7, #28]
 8005798:	f7fa fe84 	bl	80004a4 <__aeabi_uldivmod>
 800579c:	0002      	movs	r2, r0
 800579e:	000b      	movs	r3, r1
 80057a0:	0e11      	lsrs	r1, r2, #24
 80057a2:	021d      	lsls	r5, r3, #8
 80057a4:	430d      	orrs	r5, r1
 80057a6:	0214      	lsls	r4, r2, #8
 80057a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	085b      	lsrs	r3, r3, #1
 80057ae:	60bb      	str	r3, [r7, #8]
 80057b0:	2300      	movs	r3, #0
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	68b8      	ldr	r0, [r7, #8]
 80057b6:	68f9      	ldr	r1, [r7, #12]
 80057b8:	1900      	adds	r0, r0, r4
 80057ba:	4169      	adcs	r1, r5
 80057bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	603b      	str	r3, [r7, #0]
 80057c2:	2300      	movs	r3, #0
 80057c4:	607b      	str	r3, [r7, #4]
 80057c6:	683a      	ldr	r2, [r7, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f7fa fe6b 	bl	80004a4 <__aeabi_uldivmod>
 80057ce:	0002      	movs	r2, r0
 80057d0:	000b      	movs	r3, r1
 80057d2:	0013      	movs	r3, r2
 80057d4:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057d8:	23c0      	movs	r3, #192	@ 0xc0
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	429a      	cmp	r2, r3
 80057de:	d309      	bcc.n	80057f4 <UART_SetConfig+0x398>
 80057e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057e2:	2380      	movs	r3, #128	@ 0x80
 80057e4:	035b      	lsls	r3, r3, #13
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d204      	bcs.n	80057f4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80057ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057f0:	60da      	str	r2, [r3, #12]
 80057f2:	e0d6      	b.n	80059a2 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80057f4:	231a      	movs	r3, #26
 80057f6:	2220      	movs	r2, #32
 80057f8:	189b      	adds	r3, r3, r2
 80057fa:	19db      	adds	r3, r3, r7
 80057fc:	2201      	movs	r2, #1
 80057fe:	701a      	strb	r2, [r3, #0]
 8005800:	e0cf      	b.n	80059a2 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005804:	69da      	ldr	r2, [r3, #28]
 8005806:	2380      	movs	r3, #128	@ 0x80
 8005808:	021b      	lsls	r3, r3, #8
 800580a:	429a      	cmp	r2, r3
 800580c:	d000      	beq.n	8005810 <UART_SetConfig+0x3b4>
 800580e:	e070      	b.n	80058f2 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8005810:	231b      	movs	r3, #27
 8005812:	2220      	movs	r2, #32
 8005814:	189b      	adds	r3, r3, r2
 8005816:	19db      	adds	r3, r3, r7
 8005818:	781b      	ldrb	r3, [r3, #0]
 800581a:	2b08      	cmp	r3, #8
 800581c:	d015      	beq.n	800584a <UART_SetConfig+0x3ee>
 800581e:	dc18      	bgt.n	8005852 <UART_SetConfig+0x3f6>
 8005820:	2b04      	cmp	r3, #4
 8005822:	d00d      	beq.n	8005840 <UART_SetConfig+0x3e4>
 8005824:	dc15      	bgt.n	8005852 <UART_SetConfig+0x3f6>
 8005826:	2b00      	cmp	r3, #0
 8005828:	d002      	beq.n	8005830 <UART_SetConfig+0x3d4>
 800582a:	2b02      	cmp	r3, #2
 800582c:	d005      	beq.n	800583a <UART_SetConfig+0x3de>
 800582e:	e010      	b.n	8005852 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005830:	f7ff fb4c 	bl	8004ecc <HAL_RCC_GetPCLK1Freq>
 8005834:	0003      	movs	r3, r0
 8005836:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005838:	e014      	b.n	8005864 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800583a:	4b66      	ldr	r3, [pc, #408]	@ (80059d4 <UART_SetConfig+0x578>)
 800583c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800583e:	e011      	b.n	8005864 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005840:	f7ff fab8 	bl	8004db4 <HAL_RCC_GetSysClockFreq>
 8005844:	0003      	movs	r3, r0
 8005846:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005848:	e00c      	b.n	8005864 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800584a:	2380      	movs	r3, #128	@ 0x80
 800584c:	021b      	lsls	r3, r3, #8
 800584e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005850:	e008      	b.n	8005864 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005852:	2300      	movs	r3, #0
 8005854:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005856:	231a      	movs	r3, #26
 8005858:	2220      	movs	r2, #32
 800585a:	189b      	adds	r3, r3, r2
 800585c:	19db      	adds	r3, r3, r7
 800585e:	2201      	movs	r2, #1
 8005860:	701a      	strb	r2, [r3, #0]
        break;
 8005862:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005866:	2b00      	cmp	r3, #0
 8005868:	d100      	bne.n	800586c <UART_SetConfig+0x410>
 800586a:	e09a      	b.n	80059a2 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800586c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005870:	4b57      	ldr	r3, [pc, #348]	@ (80059d0 <UART_SetConfig+0x574>)
 8005872:	0052      	lsls	r2, r2, #1
 8005874:	5ad3      	ldrh	r3, [r2, r3]
 8005876:	0019      	movs	r1, r3
 8005878:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800587a:	f7fa fc5f 	bl	800013c <__udivsi3>
 800587e:	0003      	movs	r3, r0
 8005880:	005a      	lsls	r2, r3, #1
 8005882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	085b      	lsrs	r3, r3, #1
 8005888:	18d2      	adds	r2, r2, r3
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	0019      	movs	r1, r3
 8005890:	0010      	movs	r0, r2
 8005892:	f7fa fc53 	bl	800013c <__udivsi3>
 8005896:	0003      	movs	r3, r0
 8005898:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800589a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589c:	2b0f      	cmp	r3, #15
 800589e:	d921      	bls.n	80058e4 <UART_SetConfig+0x488>
 80058a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058a2:	2380      	movs	r3, #128	@ 0x80
 80058a4:	025b      	lsls	r3, r3, #9
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d21c      	bcs.n	80058e4 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ac:	b29a      	uxth	r2, r3
 80058ae:	200e      	movs	r0, #14
 80058b0:	2420      	movs	r4, #32
 80058b2:	1903      	adds	r3, r0, r4
 80058b4:	19db      	adds	r3, r3, r7
 80058b6:	210f      	movs	r1, #15
 80058b8:	438a      	bics	r2, r1
 80058ba:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058be:	085b      	lsrs	r3, r3, #1
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	2207      	movs	r2, #7
 80058c4:	4013      	ands	r3, r2
 80058c6:	b299      	uxth	r1, r3
 80058c8:	1903      	adds	r3, r0, r4
 80058ca:	19db      	adds	r3, r3, r7
 80058cc:	1902      	adds	r2, r0, r4
 80058ce:	19d2      	adds	r2, r2, r7
 80058d0:	8812      	ldrh	r2, [r2, #0]
 80058d2:	430a      	orrs	r2, r1
 80058d4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80058d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	1902      	adds	r2, r0, r4
 80058dc:	19d2      	adds	r2, r2, r7
 80058de:	8812      	ldrh	r2, [r2, #0]
 80058e0:	60da      	str	r2, [r3, #12]
 80058e2:	e05e      	b.n	80059a2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80058e4:	231a      	movs	r3, #26
 80058e6:	2220      	movs	r2, #32
 80058e8:	189b      	adds	r3, r3, r2
 80058ea:	19db      	adds	r3, r3, r7
 80058ec:	2201      	movs	r2, #1
 80058ee:	701a      	strb	r2, [r3, #0]
 80058f0:	e057      	b.n	80059a2 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058f2:	231b      	movs	r3, #27
 80058f4:	2220      	movs	r2, #32
 80058f6:	189b      	adds	r3, r3, r2
 80058f8:	19db      	adds	r3, r3, r7
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d015      	beq.n	800592c <UART_SetConfig+0x4d0>
 8005900:	dc18      	bgt.n	8005934 <UART_SetConfig+0x4d8>
 8005902:	2b04      	cmp	r3, #4
 8005904:	d00d      	beq.n	8005922 <UART_SetConfig+0x4c6>
 8005906:	dc15      	bgt.n	8005934 <UART_SetConfig+0x4d8>
 8005908:	2b00      	cmp	r3, #0
 800590a:	d002      	beq.n	8005912 <UART_SetConfig+0x4b6>
 800590c:	2b02      	cmp	r3, #2
 800590e:	d005      	beq.n	800591c <UART_SetConfig+0x4c0>
 8005910:	e010      	b.n	8005934 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005912:	f7ff fadb 	bl	8004ecc <HAL_RCC_GetPCLK1Freq>
 8005916:	0003      	movs	r3, r0
 8005918:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800591a:	e014      	b.n	8005946 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800591c:	4b2d      	ldr	r3, [pc, #180]	@ (80059d4 <UART_SetConfig+0x578>)
 800591e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005920:	e011      	b.n	8005946 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005922:	f7ff fa47 	bl	8004db4 <HAL_RCC_GetSysClockFreq>
 8005926:	0003      	movs	r3, r0
 8005928:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800592a:	e00c      	b.n	8005946 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800592c:	2380      	movs	r3, #128	@ 0x80
 800592e:	021b      	lsls	r3, r3, #8
 8005930:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005932:	e008      	b.n	8005946 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005938:	231a      	movs	r3, #26
 800593a:	2220      	movs	r2, #32
 800593c:	189b      	adds	r3, r3, r2
 800593e:	19db      	adds	r3, r3, r7
 8005940:	2201      	movs	r2, #1
 8005942:	701a      	strb	r2, [r3, #0]
        break;
 8005944:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005948:	2b00      	cmp	r3, #0
 800594a:	d02a      	beq.n	80059a2 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800594c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005950:	4b1f      	ldr	r3, [pc, #124]	@ (80059d0 <UART_SetConfig+0x574>)
 8005952:	0052      	lsls	r2, r2, #1
 8005954:	5ad3      	ldrh	r3, [r2, r3]
 8005956:	0019      	movs	r1, r3
 8005958:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800595a:	f7fa fbef 	bl	800013c <__udivsi3>
 800595e:	0003      	movs	r3, r0
 8005960:	001a      	movs	r2, r3
 8005962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	085b      	lsrs	r3, r3, #1
 8005968:	18d2      	adds	r2, r2, r3
 800596a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	0019      	movs	r1, r3
 8005970:	0010      	movs	r0, r2
 8005972:	f7fa fbe3 	bl	800013c <__udivsi3>
 8005976:	0003      	movs	r3, r0
 8005978:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800597a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597c:	2b0f      	cmp	r3, #15
 800597e:	d90a      	bls.n	8005996 <UART_SetConfig+0x53a>
 8005980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005982:	2380      	movs	r3, #128	@ 0x80
 8005984:	025b      	lsls	r3, r3, #9
 8005986:	429a      	cmp	r2, r3
 8005988:	d205      	bcs.n	8005996 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800598a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598c:	b29a      	uxth	r2, r3
 800598e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	60da      	str	r2, [r3, #12]
 8005994:	e005      	b.n	80059a2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8005996:	231a      	movs	r3, #26
 8005998:	2220      	movs	r2, #32
 800599a:	189b      	adds	r3, r3, r2
 800599c:	19db      	adds	r3, r3, r7
 800599e:	2201      	movs	r2, #1
 80059a0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80059a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a4:	226a      	movs	r2, #106	@ 0x6a
 80059a6:	2101      	movs	r1, #1
 80059a8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80059aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ac:	2268      	movs	r2, #104	@ 0x68
 80059ae:	2101      	movs	r1, #1
 80059b0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b4:	2200      	movs	r2, #0
 80059b6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80059b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ba:	2200      	movs	r2, #0
 80059bc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80059be:	231a      	movs	r3, #26
 80059c0:	2220      	movs	r2, #32
 80059c2:	189b      	adds	r3, r3, r2
 80059c4:	19db      	adds	r3, r3, r7
 80059c6:	781b      	ldrb	r3, [r3, #0]
}
 80059c8:	0018      	movs	r0, r3
 80059ca:	46bd      	mov	sp, r7
 80059cc:	b010      	add	sp, #64	@ 0x40
 80059ce:	bdb0      	pop	{r4, r5, r7, pc}
 80059d0:	08008f18 	.word	0x08008f18
 80059d4:	00f42400 	.word	0x00f42400

080059d8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e4:	2208      	movs	r2, #8
 80059e6:	4013      	ands	r3, r2
 80059e8:	d00b      	beq.n	8005a02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	4a4a      	ldr	r2, [pc, #296]	@ (8005b1c <UART_AdvFeatureConfig+0x144>)
 80059f2:	4013      	ands	r3, r2
 80059f4:	0019      	movs	r1, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	430a      	orrs	r2, r1
 8005a00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a06:	2201      	movs	r2, #1
 8005a08:	4013      	ands	r3, r2
 8005a0a:	d00b      	beq.n	8005a24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	4a43      	ldr	r2, [pc, #268]	@ (8005b20 <UART_AdvFeatureConfig+0x148>)
 8005a14:	4013      	ands	r3, r2
 8005a16:	0019      	movs	r1, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	430a      	orrs	r2, r1
 8005a22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a28:	2202      	movs	r2, #2
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	d00b      	beq.n	8005a46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	4a3b      	ldr	r2, [pc, #236]	@ (8005b24 <UART_AdvFeatureConfig+0x14c>)
 8005a36:	4013      	ands	r3, r2
 8005a38:	0019      	movs	r1, r3
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4a:	2204      	movs	r2, #4
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	d00b      	beq.n	8005a68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	4a34      	ldr	r2, [pc, #208]	@ (8005b28 <UART_AdvFeatureConfig+0x150>)
 8005a58:	4013      	ands	r3, r2
 8005a5a:	0019      	movs	r1, r3
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	430a      	orrs	r2, r1
 8005a66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a6c:	2210      	movs	r2, #16
 8005a6e:	4013      	ands	r3, r2
 8005a70:	d00b      	beq.n	8005a8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	4a2c      	ldr	r2, [pc, #176]	@ (8005b2c <UART_AdvFeatureConfig+0x154>)
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	0019      	movs	r1, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	430a      	orrs	r2, r1
 8005a88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8e:	2220      	movs	r2, #32
 8005a90:	4013      	ands	r3, r2
 8005a92:	d00b      	beq.n	8005aac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	4a25      	ldr	r2, [pc, #148]	@ (8005b30 <UART_AdvFeatureConfig+0x158>)
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	0019      	movs	r1, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab0:	2240      	movs	r2, #64	@ 0x40
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	d01d      	beq.n	8005af2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	4a1d      	ldr	r2, [pc, #116]	@ (8005b34 <UART_AdvFeatureConfig+0x15c>)
 8005abe:	4013      	ands	r3, r2
 8005ac0:	0019      	movs	r1, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ad2:	2380      	movs	r3, #128	@ 0x80
 8005ad4:	035b      	lsls	r3, r3, #13
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d10b      	bne.n	8005af2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	4a15      	ldr	r2, [pc, #84]	@ (8005b38 <UART_AdvFeatureConfig+0x160>)
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	0019      	movs	r1, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af6:	2280      	movs	r2, #128	@ 0x80
 8005af8:	4013      	ands	r3, r2
 8005afa:	d00b      	beq.n	8005b14 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	4a0e      	ldr	r2, [pc, #56]	@ (8005b3c <UART_AdvFeatureConfig+0x164>)
 8005b04:	4013      	ands	r3, r2
 8005b06:	0019      	movs	r1, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	605a      	str	r2, [r3, #4]
  }
}
 8005b14:	46c0      	nop			@ (mov r8, r8)
 8005b16:	46bd      	mov	sp, r7
 8005b18:	b002      	add	sp, #8
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	ffff7fff 	.word	0xffff7fff
 8005b20:	fffdffff 	.word	0xfffdffff
 8005b24:	fffeffff 	.word	0xfffeffff
 8005b28:	fffbffff 	.word	0xfffbffff
 8005b2c:	ffffefff 	.word	0xffffefff
 8005b30:	ffffdfff 	.word	0xffffdfff
 8005b34:	ffefffff 	.word	0xffefffff
 8005b38:	ff9fffff 	.word	0xff9fffff
 8005b3c:	fff7ffff 	.word	0xfff7ffff

08005b40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b092      	sub	sp, #72	@ 0x48
 8005b44:	af02      	add	r7, sp, #8
 8005b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2290      	movs	r2, #144	@ 0x90
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b50:	f7fd fa44 	bl	8002fdc <HAL_GetTick>
 8005b54:	0003      	movs	r3, r0
 8005b56:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	2208      	movs	r2, #8
 8005b60:	4013      	ands	r3, r2
 8005b62:	2b08      	cmp	r3, #8
 8005b64:	d12d      	bne.n	8005bc2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b68:	2280      	movs	r2, #128	@ 0x80
 8005b6a:	0391      	lsls	r1, r2, #14
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	4a47      	ldr	r2, [pc, #284]	@ (8005c8c <UART_CheckIdleState+0x14c>)
 8005b70:	9200      	str	r2, [sp, #0]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f000 f88e 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 8005b78:	1e03      	subs	r3, r0, #0
 8005b7a:	d022      	beq.n	8005bc2 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b7c:	f3ef 8310 	mrs	r3, PRIMASK
 8005b80:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005b84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b86:	2301      	movs	r3, #1
 8005b88:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8c:	f383 8810 	msr	PRIMASK, r3
}
 8005b90:	46c0      	nop			@ (mov r8, r8)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	2180      	movs	r1, #128	@ 0x80
 8005b9e:	438a      	bics	r2, r1
 8005ba0:	601a      	str	r2, [r3, #0]
 8005ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba8:	f383 8810 	msr	PRIMASK, r3
}
 8005bac:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2288      	movs	r2, #136	@ 0x88
 8005bb2:	2120      	movs	r1, #32
 8005bb4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2284      	movs	r2, #132	@ 0x84
 8005bba:	2100      	movs	r1, #0
 8005bbc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e060      	b.n	8005c84 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2204      	movs	r2, #4
 8005bca:	4013      	ands	r3, r2
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	d146      	bne.n	8005c5e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bd2:	2280      	movs	r2, #128	@ 0x80
 8005bd4:	03d1      	lsls	r1, r2, #15
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	4a2c      	ldr	r2, [pc, #176]	@ (8005c8c <UART_CheckIdleState+0x14c>)
 8005bda:	9200      	str	r2, [sp, #0]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f000 f859 	bl	8005c94 <UART_WaitOnFlagUntilTimeout>
 8005be2:	1e03      	subs	r3, r0, #0
 8005be4:	d03b      	beq.n	8005c5e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005be6:	f3ef 8310 	mrs	r3, PRIMASK
 8005bea:	60fb      	str	r3, [r7, #12]
  return(result);
 8005bec:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bee:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	f383 8810 	msr	PRIMASK, r3
}
 8005bfa:	46c0      	nop			@ (mov r8, r8)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4922      	ldr	r1, [pc, #136]	@ (8005c90 <UART_CheckIdleState+0x150>)
 8005c08:	400a      	ands	r2, r1
 8005c0a:	601a      	str	r2, [r3, #0]
 8005c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c0e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	f383 8810 	msr	PRIMASK, r3
}
 8005c16:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c18:	f3ef 8310 	mrs	r3, PRIMASK
 8005c1c:	61bb      	str	r3, [r7, #24]
  return(result);
 8005c1e:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c20:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c22:	2301      	movs	r3, #1
 8005c24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	f383 8810 	msr	PRIMASK, r3
}
 8005c2c:	46c0      	nop			@ (mov r8, r8)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	689a      	ldr	r2, [r3, #8]
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2101      	movs	r1, #1
 8005c3a:	438a      	bics	r2, r1
 8005c3c:	609a      	str	r2, [r3, #8]
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c40:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c42:	6a3b      	ldr	r3, [r7, #32]
 8005c44:	f383 8810 	msr	PRIMASK, r3
}
 8005c48:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	228c      	movs	r2, #140	@ 0x8c
 8005c4e:	2120      	movs	r1, #32
 8005c50:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2284      	movs	r2, #132	@ 0x84
 8005c56:	2100      	movs	r1, #0
 8005c58:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e012      	b.n	8005c84 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2288      	movs	r2, #136	@ 0x88
 8005c62:	2120      	movs	r1, #32
 8005c64:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	228c      	movs	r2, #140	@ 0x8c
 8005c6a:	2120      	movs	r1, #32
 8005c6c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2284      	movs	r2, #132	@ 0x84
 8005c7e:	2100      	movs	r1, #0
 8005c80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	0018      	movs	r0, r3
 8005c86:	46bd      	mov	sp, r7
 8005c88:	b010      	add	sp, #64	@ 0x40
 8005c8a:	bd80      	pop	{r7, pc}
 8005c8c:	01ffffff 	.word	0x01ffffff
 8005c90:	fffffedf 	.word	0xfffffedf

08005c94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	60b9      	str	r1, [r7, #8]
 8005c9e:	603b      	str	r3, [r7, #0]
 8005ca0:	1dfb      	adds	r3, r7, #7
 8005ca2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ca4:	e051      	b.n	8005d4a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	d04e      	beq.n	8005d4a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cac:	f7fd f996 	bl	8002fdc <HAL_GetTick>
 8005cb0:	0002      	movs	r2, r0
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	69ba      	ldr	r2, [r7, #24]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d302      	bcc.n	8005cc2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e051      	b.n	8005d6a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	2204      	movs	r2, #4
 8005cce:	4013      	ands	r3, r2
 8005cd0:	d03b      	beq.n	8005d4a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	2b80      	cmp	r3, #128	@ 0x80
 8005cd6:	d038      	beq.n	8005d4a <UART_WaitOnFlagUntilTimeout+0xb6>
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b40      	cmp	r3, #64	@ 0x40
 8005cdc:	d035      	beq.n	8005d4a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	69db      	ldr	r3, [r3, #28]
 8005ce4:	2208      	movs	r2, #8
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	2b08      	cmp	r3, #8
 8005cea:	d111      	bne.n	8005d10 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2208      	movs	r2, #8
 8005cf2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f000 f83c 	bl	8005d74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2290      	movs	r2, #144	@ 0x90
 8005d00:	2108      	movs	r1, #8
 8005d02:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2284      	movs	r2, #132	@ 0x84
 8005d08:	2100      	movs	r1, #0
 8005d0a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e02c      	b.n	8005d6a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	69da      	ldr	r2, [r3, #28]
 8005d16:	2380      	movs	r3, #128	@ 0x80
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	401a      	ands	r2, r3
 8005d1c:	2380      	movs	r3, #128	@ 0x80
 8005d1e:	011b      	lsls	r3, r3, #4
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d112      	bne.n	8005d4a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2280      	movs	r2, #128	@ 0x80
 8005d2a:	0112      	lsls	r2, r2, #4
 8005d2c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	0018      	movs	r0, r3
 8005d32:	f000 f81f 	bl	8005d74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2290      	movs	r2, #144	@ 0x90
 8005d3a:	2120      	movs	r1, #32
 8005d3c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2284      	movs	r2, #132	@ 0x84
 8005d42:	2100      	movs	r1, #0
 8005d44:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e00f      	b.n	8005d6a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	69db      	ldr	r3, [r3, #28]
 8005d50:	68ba      	ldr	r2, [r7, #8]
 8005d52:	4013      	ands	r3, r2
 8005d54:	68ba      	ldr	r2, [r7, #8]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	425a      	negs	r2, r3
 8005d5a:	4153      	adcs	r3, r2
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	001a      	movs	r2, r3
 8005d60:	1dfb      	adds	r3, r7, #7
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d09e      	beq.n	8005ca6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	0018      	movs	r0, r3
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	b004      	add	sp, #16
 8005d70:	bd80      	pop	{r7, pc}
	...

08005d74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b08e      	sub	sp, #56	@ 0x38
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d7c:	f3ef 8310 	mrs	r3, PRIMASK
 8005d80:	617b      	str	r3, [r7, #20]
  return(result);
 8005d82:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d84:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d86:	2301      	movs	r3, #1
 8005d88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	f383 8810 	msr	PRIMASK, r3
}
 8005d90:	46c0      	nop			@ (mov r8, r8)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	681a      	ldr	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4926      	ldr	r1, [pc, #152]	@ (8005e38 <UART_EndRxTransfer+0xc4>)
 8005d9e:	400a      	ands	r2, r1
 8005da0:	601a      	str	r2, [r3, #0]
 8005da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005da4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	f383 8810 	msr	PRIMASK, r3
}
 8005dac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dae:	f3ef 8310 	mrs	r3, PRIMASK
 8005db2:	623b      	str	r3, [r7, #32]
  return(result);
 8005db4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005db6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005db8:	2301      	movs	r3, #1
 8005dba:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dbe:	f383 8810 	msr	PRIMASK, r3
}
 8005dc2:	46c0      	nop			@ (mov r8, r8)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	689a      	ldr	r2, [r3, #8]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	491b      	ldr	r1, [pc, #108]	@ (8005e3c <UART_EndRxTransfer+0xc8>)
 8005dd0:	400a      	ands	r2, r1
 8005dd2:	609a      	str	r2, [r3, #8]
 8005dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dda:	f383 8810 	msr	PRIMASK, r3
}
 8005dde:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d118      	bne.n	8005e1a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005de8:	f3ef 8310 	mrs	r3, PRIMASK
 8005dec:	60bb      	str	r3, [r7, #8]
  return(result);
 8005dee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005df2:	2301      	movs	r3, #1
 8005df4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	f383 8810 	msr	PRIMASK, r3
}
 8005dfc:	46c0      	nop			@ (mov r8, r8)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2110      	movs	r1, #16
 8005e0a:	438a      	bics	r2, r1
 8005e0c:	601a      	str	r2, [r3, #0]
 8005e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e10:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	f383 8810 	msr	PRIMASK, r3
}
 8005e18:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	228c      	movs	r2, #140	@ 0x8c
 8005e1e:	2120      	movs	r1, #32
 8005e20:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005e2e:	46c0      	nop			@ (mov r8, r8)
 8005e30:	46bd      	mov	sp, r7
 8005e32:	b00e      	add	sp, #56	@ 0x38
 8005e34:	bd80      	pop	{r7, pc}
 8005e36:	46c0      	nop			@ (mov r8, r8)
 8005e38:	fffffedf 	.word	0xfffffedf
 8005e3c:	effffffe 	.word	0xeffffffe

08005e40 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2284      	movs	r2, #132	@ 0x84
 8005e4c:	5c9b      	ldrb	r3, [r3, r2]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d101      	bne.n	8005e56 <HAL_UARTEx_DisableFifoMode+0x16>
 8005e52:	2302      	movs	r3, #2
 8005e54:	e027      	b.n	8005ea6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2284      	movs	r2, #132	@ 0x84
 8005e5a:	2101      	movs	r1, #1
 8005e5c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2288      	movs	r2, #136	@ 0x88
 8005e62:	2124      	movs	r1, #36	@ 0x24
 8005e64:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2101      	movs	r1, #1
 8005e7a:	438a      	bics	r2, r1
 8005e7c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	4a0b      	ldr	r2, [pc, #44]	@ (8005eb0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005e82:	4013      	ands	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2288      	movs	r2, #136	@ 0x88
 8005e98:	2120      	movs	r1, #32
 8005e9a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2284      	movs	r2, #132	@ 0x84
 8005ea0:	2100      	movs	r1, #0
 8005ea2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	0018      	movs	r0, r3
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	b004      	add	sp, #16
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	46c0      	nop			@ (mov r8, r8)
 8005eb0:	dfffffff 	.word	0xdfffffff

08005eb4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2284      	movs	r2, #132	@ 0x84
 8005ec2:	5c9b      	ldrb	r3, [r3, r2]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d101      	bne.n	8005ecc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005ec8:	2302      	movs	r3, #2
 8005eca:	e02e      	b.n	8005f2a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2284      	movs	r2, #132	@ 0x84
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2288      	movs	r2, #136	@ 0x88
 8005ed8:	2124      	movs	r1, #36	@ 0x24
 8005eda:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2101      	movs	r1, #1
 8005ef0:	438a      	bics	r2, r1
 8005ef2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	689b      	ldr	r3, [r3, #8]
 8005efa:	00db      	lsls	r3, r3, #3
 8005efc:	08d9      	lsrs	r1, r3, #3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	430a      	orrs	r2, r1
 8005f06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	0018      	movs	r0, r3
 8005f0c:	f000 f854 	bl	8005fb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2288      	movs	r2, #136	@ 0x88
 8005f1c:	2120      	movs	r1, #32
 8005f1e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2284      	movs	r2, #132	@ 0x84
 8005f24:	2100      	movs	r1, #0
 8005f26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	0018      	movs	r0, r3
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	b004      	add	sp, #16
 8005f30:	bd80      	pop	{r7, pc}
	...

08005f34 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2284      	movs	r2, #132	@ 0x84
 8005f42:	5c9b      	ldrb	r3, [r3, r2]
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	d101      	bne.n	8005f4c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f48:	2302      	movs	r3, #2
 8005f4a:	e02f      	b.n	8005fac <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2284      	movs	r2, #132	@ 0x84
 8005f50:	2101      	movs	r1, #1
 8005f52:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2288      	movs	r2, #136	@ 0x88
 8005f58:	2124      	movs	r1, #36	@ 0x24
 8005f5a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2101      	movs	r1, #1
 8005f70:	438a      	bics	r2, r1
 8005f72:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8005fb4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	0019      	movs	r1, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	0018      	movs	r0, r3
 8005f8e:	f000 f813 	bl	8005fb8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68fa      	ldr	r2, [r7, #12]
 8005f98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2288      	movs	r2, #136	@ 0x88
 8005f9e:	2120      	movs	r1, #32
 8005fa0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2284      	movs	r2, #132	@ 0x84
 8005fa6:	2100      	movs	r1, #0
 8005fa8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	0018      	movs	r0, r3
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	b004      	add	sp, #16
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	f1ffffff 	.word	0xf1ffffff

08005fb8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fba:	b085      	sub	sp, #20
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d108      	bne.n	8005fda <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	226a      	movs	r2, #106	@ 0x6a
 8005fcc:	2101      	movs	r1, #1
 8005fce:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2268      	movs	r2, #104	@ 0x68
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005fd8:	e043      	b.n	8006062 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005fda:	260f      	movs	r6, #15
 8005fdc:	19bb      	adds	r3, r7, r6
 8005fde:	2208      	movs	r2, #8
 8005fe0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005fe2:	200e      	movs	r0, #14
 8005fe4:	183b      	adds	r3, r7, r0
 8005fe6:	2208      	movs	r2, #8
 8005fe8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	0e5b      	lsrs	r3, r3, #25
 8005ff2:	b2da      	uxtb	r2, r3
 8005ff4:	240d      	movs	r4, #13
 8005ff6:	193b      	adds	r3, r7, r4
 8005ff8:	2107      	movs	r1, #7
 8005ffa:	400a      	ands	r2, r1
 8005ffc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	0f5b      	lsrs	r3, r3, #29
 8006006:	b2da      	uxtb	r2, r3
 8006008:	250c      	movs	r5, #12
 800600a:	197b      	adds	r3, r7, r5
 800600c:	2107      	movs	r1, #7
 800600e:	400a      	ands	r2, r1
 8006010:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006012:	183b      	adds	r3, r7, r0
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	197a      	adds	r2, r7, r5
 8006018:	7812      	ldrb	r2, [r2, #0]
 800601a:	4914      	ldr	r1, [pc, #80]	@ (800606c <UARTEx_SetNbDataToProcess+0xb4>)
 800601c:	5c8a      	ldrb	r2, [r1, r2]
 800601e:	435a      	muls	r2, r3
 8006020:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006022:	197b      	adds	r3, r7, r5
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	4a12      	ldr	r2, [pc, #72]	@ (8006070 <UARTEx_SetNbDataToProcess+0xb8>)
 8006028:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800602a:	0019      	movs	r1, r3
 800602c:	f7fa f910 	bl	8000250 <__divsi3>
 8006030:	0003      	movs	r3, r0
 8006032:	b299      	uxth	r1, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	226a      	movs	r2, #106	@ 0x6a
 8006038:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800603a:	19bb      	adds	r3, r7, r6
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	193a      	adds	r2, r7, r4
 8006040:	7812      	ldrb	r2, [r2, #0]
 8006042:	490a      	ldr	r1, [pc, #40]	@ (800606c <UARTEx_SetNbDataToProcess+0xb4>)
 8006044:	5c8a      	ldrb	r2, [r1, r2]
 8006046:	435a      	muls	r2, r3
 8006048:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800604a:	193b      	adds	r3, r7, r4
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	4a08      	ldr	r2, [pc, #32]	@ (8006070 <UARTEx_SetNbDataToProcess+0xb8>)
 8006050:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006052:	0019      	movs	r1, r3
 8006054:	f7fa f8fc 	bl	8000250 <__divsi3>
 8006058:	0003      	movs	r3, r0
 800605a:	b299      	uxth	r1, r3
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2268      	movs	r2, #104	@ 0x68
 8006060:	5299      	strh	r1, [r3, r2]
}
 8006062:	46c0      	nop			@ (mov r8, r8)
 8006064:	46bd      	mov	sp, r7
 8006066:	b005      	add	sp, #20
 8006068:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800606a:	46c0      	nop			@ (mov r8, r8)
 800606c:	08008f30 	.word	0x08008f30
 8006070:	08008f38 	.word	0x08008f38

08006074 <__cvt>:
 8006074:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006076:	001f      	movs	r7, r3
 8006078:	2300      	movs	r3, #0
 800607a:	0016      	movs	r6, r2
 800607c:	b08b      	sub	sp, #44	@ 0x2c
 800607e:	429f      	cmp	r7, r3
 8006080:	da04      	bge.n	800608c <__cvt+0x18>
 8006082:	2180      	movs	r1, #128	@ 0x80
 8006084:	0609      	lsls	r1, r1, #24
 8006086:	187b      	adds	r3, r7, r1
 8006088:	001f      	movs	r7, r3
 800608a:	232d      	movs	r3, #45	@ 0x2d
 800608c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800608e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006090:	7013      	strb	r3, [r2, #0]
 8006092:	2320      	movs	r3, #32
 8006094:	2203      	movs	r2, #3
 8006096:	439d      	bics	r5, r3
 8006098:	2d46      	cmp	r5, #70	@ 0x46
 800609a:	d007      	beq.n	80060ac <__cvt+0x38>
 800609c:	002b      	movs	r3, r5
 800609e:	3b45      	subs	r3, #69	@ 0x45
 80060a0:	4259      	negs	r1, r3
 80060a2:	414b      	adcs	r3, r1
 80060a4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80060a6:	3a01      	subs	r2, #1
 80060a8:	18cb      	adds	r3, r1, r3
 80060aa:	9310      	str	r3, [sp, #64]	@ 0x40
 80060ac:	ab09      	add	r3, sp, #36	@ 0x24
 80060ae:	9304      	str	r3, [sp, #16]
 80060b0:	ab08      	add	r3, sp, #32
 80060b2:	9303      	str	r3, [sp, #12]
 80060b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80060b6:	9200      	str	r2, [sp, #0]
 80060b8:	9302      	str	r3, [sp, #8]
 80060ba:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80060bc:	0032      	movs	r2, r6
 80060be:	9301      	str	r3, [sp, #4]
 80060c0:	003b      	movs	r3, r7
 80060c2:	f000 fe81 	bl	8006dc8 <_dtoa_r>
 80060c6:	0004      	movs	r4, r0
 80060c8:	2d47      	cmp	r5, #71	@ 0x47
 80060ca:	d11b      	bne.n	8006104 <__cvt+0x90>
 80060cc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80060ce:	07db      	lsls	r3, r3, #31
 80060d0:	d511      	bpl.n	80060f6 <__cvt+0x82>
 80060d2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80060d4:	18c3      	adds	r3, r0, r3
 80060d6:	9307      	str	r3, [sp, #28]
 80060d8:	2200      	movs	r2, #0
 80060da:	2300      	movs	r3, #0
 80060dc:	0030      	movs	r0, r6
 80060de:	0039      	movs	r1, r7
 80060e0:	f7fa f9b2 	bl	8000448 <__aeabi_dcmpeq>
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d001      	beq.n	80060ec <__cvt+0x78>
 80060e8:	9b07      	ldr	r3, [sp, #28]
 80060ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80060ec:	2230      	movs	r2, #48	@ 0x30
 80060ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060f0:	9907      	ldr	r1, [sp, #28]
 80060f2:	428b      	cmp	r3, r1
 80060f4:	d320      	bcc.n	8006138 <__cvt+0xc4>
 80060f6:	0020      	movs	r0, r4
 80060f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060fa:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80060fc:	1b1b      	subs	r3, r3, r4
 80060fe:	6013      	str	r3, [r2, #0]
 8006100:	b00b      	add	sp, #44	@ 0x2c
 8006102:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006104:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006106:	18c3      	adds	r3, r0, r3
 8006108:	9307      	str	r3, [sp, #28]
 800610a:	2d46      	cmp	r5, #70	@ 0x46
 800610c:	d1e4      	bne.n	80060d8 <__cvt+0x64>
 800610e:	7803      	ldrb	r3, [r0, #0]
 8006110:	2b30      	cmp	r3, #48	@ 0x30
 8006112:	d10c      	bne.n	800612e <__cvt+0xba>
 8006114:	2200      	movs	r2, #0
 8006116:	2300      	movs	r3, #0
 8006118:	0030      	movs	r0, r6
 800611a:	0039      	movs	r1, r7
 800611c:	f7fa f994 	bl	8000448 <__aeabi_dcmpeq>
 8006120:	2800      	cmp	r0, #0
 8006122:	d104      	bne.n	800612e <__cvt+0xba>
 8006124:	2301      	movs	r3, #1
 8006126:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006128:	1a9b      	subs	r3, r3, r2
 800612a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800612c:	6013      	str	r3, [r2, #0]
 800612e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006130:	9a07      	ldr	r2, [sp, #28]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	18d3      	adds	r3, r2, r3
 8006136:	e7ce      	b.n	80060d6 <__cvt+0x62>
 8006138:	1c59      	adds	r1, r3, #1
 800613a:	9109      	str	r1, [sp, #36]	@ 0x24
 800613c:	701a      	strb	r2, [r3, #0]
 800613e:	e7d6      	b.n	80060ee <__cvt+0x7a>

08006140 <__exponent>:
 8006140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006142:	232b      	movs	r3, #43	@ 0x2b
 8006144:	b085      	sub	sp, #20
 8006146:	0005      	movs	r5, r0
 8006148:	1e0c      	subs	r4, r1, #0
 800614a:	7002      	strb	r2, [r0, #0]
 800614c:	da01      	bge.n	8006152 <__exponent+0x12>
 800614e:	424c      	negs	r4, r1
 8006150:	3302      	adds	r3, #2
 8006152:	706b      	strb	r3, [r5, #1]
 8006154:	2c09      	cmp	r4, #9
 8006156:	dd2c      	ble.n	80061b2 <__exponent+0x72>
 8006158:	ab02      	add	r3, sp, #8
 800615a:	1dde      	adds	r6, r3, #7
 800615c:	0020      	movs	r0, r4
 800615e:	210a      	movs	r1, #10
 8006160:	f7fa f95c 	bl	800041c <__aeabi_idivmod>
 8006164:	0037      	movs	r7, r6
 8006166:	3130      	adds	r1, #48	@ 0x30
 8006168:	3e01      	subs	r6, #1
 800616a:	0020      	movs	r0, r4
 800616c:	7031      	strb	r1, [r6, #0]
 800616e:	210a      	movs	r1, #10
 8006170:	9401      	str	r4, [sp, #4]
 8006172:	f7fa f86d 	bl	8000250 <__divsi3>
 8006176:	9b01      	ldr	r3, [sp, #4]
 8006178:	0004      	movs	r4, r0
 800617a:	2b63      	cmp	r3, #99	@ 0x63
 800617c:	dcee      	bgt.n	800615c <__exponent+0x1c>
 800617e:	1eba      	subs	r2, r7, #2
 8006180:	1ca8      	adds	r0, r5, #2
 8006182:	0001      	movs	r1, r0
 8006184:	0013      	movs	r3, r2
 8006186:	3430      	adds	r4, #48	@ 0x30
 8006188:	7014      	strb	r4, [r2, #0]
 800618a:	ac02      	add	r4, sp, #8
 800618c:	3407      	adds	r4, #7
 800618e:	429c      	cmp	r4, r3
 8006190:	d80a      	bhi.n	80061a8 <__exponent+0x68>
 8006192:	2300      	movs	r3, #0
 8006194:	4294      	cmp	r4, r2
 8006196:	d303      	bcc.n	80061a0 <__exponent+0x60>
 8006198:	3309      	adds	r3, #9
 800619a:	aa02      	add	r2, sp, #8
 800619c:	189b      	adds	r3, r3, r2
 800619e:	1bdb      	subs	r3, r3, r7
 80061a0:	18c0      	adds	r0, r0, r3
 80061a2:	1b40      	subs	r0, r0, r5
 80061a4:	b005      	add	sp, #20
 80061a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061a8:	781c      	ldrb	r4, [r3, #0]
 80061aa:	3301      	adds	r3, #1
 80061ac:	700c      	strb	r4, [r1, #0]
 80061ae:	3101      	adds	r1, #1
 80061b0:	e7eb      	b.n	800618a <__exponent+0x4a>
 80061b2:	2330      	movs	r3, #48	@ 0x30
 80061b4:	18e4      	adds	r4, r4, r3
 80061b6:	70ab      	strb	r3, [r5, #2]
 80061b8:	1d28      	adds	r0, r5, #4
 80061ba:	70ec      	strb	r4, [r5, #3]
 80061bc:	e7f1      	b.n	80061a2 <__exponent+0x62>
	...

080061c0 <_printf_float>:
 80061c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061c2:	b097      	sub	sp, #92	@ 0x5c
 80061c4:	000d      	movs	r5, r1
 80061c6:	920a      	str	r2, [sp, #40]	@ 0x28
 80061c8:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80061ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061cc:	9009      	str	r0, [sp, #36]	@ 0x24
 80061ce:	f000 fceb 	bl	8006ba8 <_localeconv_r>
 80061d2:	6803      	ldr	r3, [r0, #0]
 80061d4:	0018      	movs	r0, r3
 80061d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80061d8:	f7f9 ff94 	bl	8000104 <strlen>
 80061dc:	2300      	movs	r3, #0
 80061de:	900f      	str	r0, [sp, #60]	@ 0x3c
 80061e0:	9314      	str	r3, [sp, #80]	@ 0x50
 80061e2:	7e2b      	ldrb	r3, [r5, #24]
 80061e4:	2207      	movs	r2, #7
 80061e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80061e8:	682b      	ldr	r3, [r5, #0]
 80061ea:	930e      	str	r3, [sp, #56]	@ 0x38
 80061ec:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	05c9      	lsls	r1, r1, #23
 80061f2:	d545      	bpl.n	8006280 <_printf_float+0xc0>
 80061f4:	189b      	adds	r3, r3, r2
 80061f6:	4393      	bics	r3, r2
 80061f8:	001a      	movs	r2, r3
 80061fa:	3208      	adds	r2, #8
 80061fc:	6022      	str	r2, [r4, #0]
 80061fe:	2201      	movs	r2, #1
 8006200:	681e      	ldr	r6, [r3, #0]
 8006202:	685f      	ldr	r7, [r3, #4]
 8006204:	007b      	lsls	r3, r7, #1
 8006206:	085b      	lsrs	r3, r3, #1
 8006208:	9311      	str	r3, [sp, #68]	@ 0x44
 800620a:	9610      	str	r6, [sp, #64]	@ 0x40
 800620c:	64ae      	str	r6, [r5, #72]	@ 0x48
 800620e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8006210:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006212:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006214:	4ba7      	ldr	r3, [pc, #668]	@ (80064b4 <_printf_float+0x2f4>)
 8006216:	4252      	negs	r2, r2
 8006218:	f7fc f920 	bl	800245c <__aeabi_dcmpun>
 800621c:	2800      	cmp	r0, #0
 800621e:	d131      	bne.n	8006284 <_printf_float+0xc4>
 8006220:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006222:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006224:	2201      	movs	r2, #1
 8006226:	4ba3      	ldr	r3, [pc, #652]	@ (80064b4 <_printf_float+0x2f4>)
 8006228:	4252      	negs	r2, r2
 800622a:	f7fa f91d 	bl	8000468 <__aeabi_dcmple>
 800622e:	2800      	cmp	r0, #0
 8006230:	d128      	bne.n	8006284 <_printf_float+0xc4>
 8006232:	2200      	movs	r2, #0
 8006234:	2300      	movs	r3, #0
 8006236:	0030      	movs	r0, r6
 8006238:	0039      	movs	r1, r7
 800623a:	f7fa f90b 	bl	8000454 <__aeabi_dcmplt>
 800623e:	2800      	cmp	r0, #0
 8006240:	d003      	beq.n	800624a <_printf_float+0x8a>
 8006242:	002b      	movs	r3, r5
 8006244:	222d      	movs	r2, #45	@ 0x2d
 8006246:	3343      	adds	r3, #67	@ 0x43
 8006248:	701a      	strb	r2, [r3, #0]
 800624a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800624c:	4f9a      	ldr	r7, [pc, #616]	@ (80064b8 <_printf_float+0x2f8>)
 800624e:	2b47      	cmp	r3, #71	@ 0x47
 8006250:	d800      	bhi.n	8006254 <_printf_float+0x94>
 8006252:	4f9a      	ldr	r7, [pc, #616]	@ (80064bc <_printf_float+0x2fc>)
 8006254:	2303      	movs	r3, #3
 8006256:	2400      	movs	r4, #0
 8006258:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800625a:	612b      	str	r3, [r5, #16]
 800625c:	3301      	adds	r3, #1
 800625e:	439a      	bics	r2, r3
 8006260:	602a      	str	r2, [r5, #0]
 8006262:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006264:	0029      	movs	r1, r5
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800626a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800626c:	aa15      	add	r2, sp, #84	@ 0x54
 800626e:	f000 f9e5 	bl	800663c <_printf_common>
 8006272:	3001      	adds	r0, #1
 8006274:	d000      	beq.n	8006278 <_printf_float+0xb8>
 8006276:	e09e      	b.n	80063b6 <_printf_float+0x1f6>
 8006278:	2001      	movs	r0, #1
 800627a:	4240      	negs	r0, r0
 800627c:	b017      	add	sp, #92	@ 0x5c
 800627e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006280:	3307      	adds	r3, #7
 8006282:	e7b8      	b.n	80061f6 <_printf_float+0x36>
 8006284:	0032      	movs	r2, r6
 8006286:	003b      	movs	r3, r7
 8006288:	0030      	movs	r0, r6
 800628a:	0039      	movs	r1, r7
 800628c:	f7fc f8e6 	bl	800245c <__aeabi_dcmpun>
 8006290:	2800      	cmp	r0, #0
 8006292:	d00b      	beq.n	80062ac <_printf_float+0xec>
 8006294:	2f00      	cmp	r7, #0
 8006296:	da03      	bge.n	80062a0 <_printf_float+0xe0>
 8006298:	002b      	movs	r3, r5
 800629a:	222d      	movs	r2, #45	@ 0x2d
 800629c:	3343      	adds	r3, #67	@ 0x43
 800629e:	701a      	strb	r2, [r3, #0]
 80062a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80062a2:	4f87      	ldr	r7, [pc, #540]	@ (80064c0 <_printf_float+0x300>)
 80062a4:	2b47      	cmp	r3, #71	@ 0x47
 80062a6:	d8d5      	bhi.n	8006254 <_printf_float+0x94>
 80062a8:	4f86      	ldr	r7, [pc, #536]	@ (80064c4 <_printf_float+0x304>)
 80062aa:	e7d3      	b.n	8006254 <_printf_float+0x94>
 80062ac:	2220      	movs	r2, #32
 80062ae:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80062b0:	686b      	ldr	r3, [r5, #4]
 80062b2:	4394      	bics	r4, r2
 80062b4:	1c5a      	adds	r2, r3, #1
 80062b6:	d146      	bne.n	8006346 <_printf_float+0x186>
 80062b8:	3307      	adds	r3, #7
 80062ba:	606b      	str	r3, [r5, #4]
 80062bc:	2380      	movs	r3, #128	@ 0x80
 80062be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062c0:	00db      	lsls	r3, r3, #3
 80062c2:	4313      	orrs	r3, r2
 80062c4:	2200      	movs	r2, #0
 80062c6:	602b      	str	r3, [r5, #0]
 80062c8:	9206      	str	r2, [sp, #24]
 80062ca:	aa14      	add	r2, sp, #80	@ 0x50
 80062cc:	9205      	str	r2, [sp, #20]
 80062ce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80062d0:	a90a      	add	r1, sp, #40	@ 0x28
 80062d2:	9204      	str	r2, [sp, #16]
 80062d4:	aa13      	add	r2, sp, #76	@ 0x4c
 80062d6:	9203      	str	r2, [sp, #12]
 80062d8:	2223      	movs	r2, #35	@ 0x23
 80062da:	1852      	adds	r2, r2, r1
 80062dc:	9202      	str	r2, [sp, #8]
 80062de:	9301      	str	r3, [sp, #4]
 80062e0:	686b      	ldr	r3, [r5, #4]
 80062e2:	0032      	movs	r2, r6
 80062e4:	9300      	str	r3, [sp, #0]
 80062e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062e8:	003b      	movs	r3, r7
 80062ea:	f7ff fec3 	bl	8006074 <__cvt>
 80062ee:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80062f0:	0007      	movs	r7, r0
 80062f2:	2c47      	cmp	r4, #71	@ 0x47
 80062f4:	d12d      	bne.n	8006352 <_printf_float+0x192>
 80062f6:	1cd3      	adds	r3, r2, #3
 80062f8:	db02      	blt.n	8006300 <_printf_float+0x140>
 80062fa:	686b      	ldr	r3, [r5, #4]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	dd47      	ble.n	8006390 <_printf_float+0x1d0>
 8006300:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006302:	3b02      	subs	r3, #2
 8006304:	b2db      	uxtb	r3, r3
 8006306:	930c      	str	r3, [sp, #48]	@ 0x30
 8006308:	0028      	movs	r0, r5
 800630a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800630c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800630e:	3901      	subs	r1, #1
 8006310:	3050      	adds	r0, #80	@ 0x50
 8006312:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006314:	f7ff ff14 	bl	8006140 <__exponent>
 8006318:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800631a:	0004      	movs	r4, r0
 800631c:	1813      	adds	r3, r2, r0
 800631e:	612b      	str	r3, [r5, #16]
 8006320:	2a01      	cmp	r2, #1
 8006322:	dc02      	bgt.n	800632a <_printf_float+0x16a>
 8006324:	682a      	ldr	r2, [r5, #0]
 8006326:	07d2      	lsls	r2, r2, #31
 8006328:	d501      	bpl.n	800632e <_printf_float+0x16e>
 800632a:	3301      	adds	r3, #1
 800632c:	612b      	str	r3, [r5, #16]
 800632e:	2323      	movs	r3, #35	@ 0x23
 8006330:	aa0a      	add	r2, sp, #40	@ 0x28
 8006332:	189b      	adds	r3, r3, r2
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d100      	bne.n	800633c <_printf_float+0x17c>
 800633a:	e792      	b.n	8006262 <_printf_float+0xa2>
 800633c:	002b      	movs	r3, r5
 800633e:	222d      	movs	r2, #45	@ 0x2d
 8006340:	3343      	adds	r3, #67	@ 0x43
 8006342:	701a      	strb	r2, [r3, #0]
 8006344:	e78d      	b.n	8006262 <_printf_float+0xa2>
 8006346:	2c47      	cmp	r4, #71	@ 0x47
 8006348:	d1b8      	bne.n	80062bc <_printf_float+0xfc>
 800634a:	2b00      	cmp	r3, #0
 800634c:	d1b6      	bne.n	80062bc <_printf_float+0xfc>
 800634e:	3301      	adds	r3, #1
 8006350:	e7b3      	b.n	80062ba <_printf_float+0xfa>
 8006352:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006354:	2b65      	cmp	r3, #101	@ 0x65
 8006356:	d9d7      	bls.n	8006308 <_printf_float+0x148>
 8006358:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800635a:	2b66      	cmp	r3, #102	@ 0x66
 800635c:	d11a      	bne.n	8006394 <_printf_float+0x1d4>
 800635e:	686b      	ldr	r3, [r5, #4]
 8006360:	2a00      	cmp	r2, #0
 8006362:	dd09      	ble.n	8006378 <_printf_float+0x1b8>
 8006364:	612a      	str	r2, [r5, #16]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d102      	bne.n	8006370 <_printf_float+0x1b0>
 800636a:	6829      	ldr	r1, [r5, #0]
 800636c:	07c9      	lsls	r1, r1, #31
 800636e:	d50b      	bpl.n	8006388 <_printf_float+0x1c8>
 8006370:	3301      	adds	r3, #1
 8006372:	189b      	adds	r3, r3, r2
 8006374:	612b      	str	r3, [r5, #16]
 8006376:	e007      	b.n	8006388 <_printf_float+0x1c8>
 8006378:	2b00      	cmp	r3, #0
 800637a:	d103      	bne.n	8006384 <_printf_float+0x1c4>
 800637c:	2201      	movs	r2, #1
 800637e:	6829      	ldr	r1, [r5, #0]
 8006380:	4211      	tst	r1, r2
 8006382:	d000      	beq.n	8006386 <_printf_float+0x1c6>
 8006384:	1c9a      	adds	r2, r3, #2
 8006386:	612a      	str	r2, [r5, #16]
 8006388:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800638a:	2400      	movs	r4, #0
 800638c:	65ab      	str	r3, [r5, #88]	@ 0x58
 800638e:	e7ce      	b.n	800632e <_printf_float+0x16e>
 8006390:	2367      	movs	r3, #103	@ 0x67
 8006392:	930c      	str	r3, [sp, #48]	@ 0x30
 8006394:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006396:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006398:	4299      	cmp	r1, r3
 800639a:	db06      	blt.n	80063aa <_printf_float+0x1ea>
 800639c:	682b      	ldr	r3, [r5, #0]
 800639e:	6129      	str	r1, [r5, #16]
 80063a0:	07db      	lsls	r3, r3, #31
 80063a2:	d5f1      	bpl.n	8006388 <_printf_float+0x1c8>
 80063a4:	3101      	adds	r1, #1
 80063a6:	6129      	str	r1, [r5, #16]
 80063a8:	e7ee      	b.n	8006388 <_printf_float+0x1c8>
 80063aa:	2201      	movs	r2, #1
 80063ac:	2900      	cmp	r1, #0
 80063ae:	dce0      	bgt.n	8006372 <_printf_float+0x1b2>
 80063b0:	1892      	adds	r2, r2, r2
 80063b2:	1a52      	subs	r2, r2, r1
 80063b4:	e7dd      	b.n	8006372 <_printf_float+0x1b2>
 80063b6:	682a      	ldr	r2, [r5, #0]
 80063b8:	0553      	lsls	r3, r2, #21
 80063ba:	d408      	bmi.n	80063ce <_printf_float+0x20e>
 80063bc:	692b      	ldr	r3, [r5, #16]
 80063be:	003a      	movs	r2, r7
 80063c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80063c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80063c4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80063c6:	47a0      	blx	r4
 80063c8:	3001      	adds	r0, #1
 80063ca:	d129      	bne.n	8006420 <_printf_float+0x260>
 80063cc:	e754      	b.n	8006278 <_printf_float+0xb8>
 80063ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80063d0:	2b65      	cmp	r3, #101	@ 0x65
 80063d2:	d800      	bhi.n	80063d6 <_printf_float+0x216>
 80063d4:	e0db      	b.n	800658e <_printf_float+0x3ce>
 80063d6:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80063d8:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80063da:	2200      	movs	r2, #0
 80063dc:	2300      	movs	r3, #0
 80063de:	f7fa f833 	bl	8000448 <__aeabi_dcmpeq>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d033      	beq.n	800644e <_printf_float+0x28e>
 80063e6:	2301      	movs	r3, #1
 80063e8:	4a37      	ldr	r2, [pc, #220]	@ (80064c8 <_printf_float+0x308>)
 80063ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80063ec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80063ee:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80063f0:	47a0      	blx	r4
 80063f2:	3001      	adds	r0, #1
 80063f4:	d100      	bne.n	80063f8 <_printf_float+0x238>
 80063f6:	e73f      	b.n	8006278 <_printf_float+0xb8>
 80063f8:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80063fa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80063fc:	42b3      	cmp	r3, r6
 80063fe:	db02      	blt.n	8006406 <_printf_float+0x246>
 8006400:	682b      	ldr	r3, [r5, #0]
 8006402:	07db      	lsls	r3, r3, #31
 8006404:	d50c      	bpl.n	8006420 <_printf_float+0x260>
 8006406:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800640a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800640c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800640e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006410:	47a0      	blx	r4
 8006412:	2400      	movs	r4, #0
 8006414:	3001      	adds	r0, #1
 8006416:	d100      	bne.n	800641a <_printf_float+0x25a>
 8006418:	e72e      	b.n	8006278 <_printf_float+0xb8>
 800641a:	1e73      	subs	r3, r6, #1
 800641c:	42a3      	cmp	r3, r4
 800641e:	dc0a      	bgt.n	8006436 <_printf_float+0x276>
 8006420:	682b      	ldr	r3, [r5, #0]
 8006422:	079b      	lsls	r3, r3, #30
 8006424:	d500      	bpl.n	8006428 <_printf_float+0x268>
 8006426:	e106      	b.n	8006636 <_printf_float+0x476>
 8006428:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800642a:	68e8      	ldr	r0, [r5, #12]
 800642c:	4298      	cmp	r0, r3
 800642e:	db00      	blt.n	8006432 <_printf_float+0x272>
 8006430:	e724      	b.n	800627c <_printf_float+0xbc>
 8006432:	0018      	movs	r0, r3
 8006434:	e722      	b.n	800627c <_printf_float+0xbc>
 8006436:	002a      	movs	r2, r5
 8006438:	2301      	movs	r3, #1
 800643a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800643c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800643e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006440:	321a      	adds	r2, #26
 8006442:	47b8      	blx	r7
 8006444:	3001      	adds	r0, #1
 8006446:	d100      	bne.n	800644a <_printf_float+0x28a>
 8006448:	e716      	b.n	8006278 <_printf_float+0xb8>
 800644a:	3401      	adds	r4, #1
 800644c:	e7e5      	b.n	800641a <_printf_float+0x25a>
 800644e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006450:	2b00      	cmp	r3, #0
 8006452:	dc3b      	bgt.n	80064cc <_printf_float+0x30c>
 8006454:	2301      	movs	r3, #1
 8006456:	4a1c      	ldr	r2, [pc, #112]	@ (80064c8 <_printf_float+0x308>)
 8006458:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800645a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800645c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800645e:	47a0      	blx	r4
 8006460:	3001      	adds	r0, #1
 8006462:	d100      	bne.n	8006466 <_printf_float+0x2a6>
 8006464:	e708      	b.n	8006278 <_printf_float+0xb8>
 8006466:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006468:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800646a:	4333      	orrs	r3, r6
 800646c:	d102      	bne.n	8006474 <_printf_float+0x2b4>
 800646e:	682b      	ldr	r3, [r5, #0]
 8006470:	07db      	lsls	r3, r3, #31
 8006472:	d5d5      	bpl.n	8006420 <_printf_float+0x260>
 8006474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006476:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006478:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800647a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800647c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800647e:	47a0      	blx	r4
 8006480:	2300      	movs	r3, #0
 8006482:	3001      	adds	r0, #1
 8006484:	d100      	bne.n	8006488 <_printf_float+0x2c8>
 8006486:	e6f7      	b.n	8006278 <_printf_float+0xb8>
 8006488:	930c      	str	r3, [sp, #48]	@ 0x30
 800648a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800648c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800648e:	425b      	negs	r3, r3
 8006490:	4293      	cmp	r3, r2
 8006492:	dc01      	bgt.n	8006498 <_printf_float+0x2d8>
 8006494:	0033      	movs	r3, r6
 8006496:	e792      	b.n	80063be <_printf_float+0x1fe>
 8006498:	002a      	movs	r2, r5
 800649a:	2301      	movs	r3, #1
 800649c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800649e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064a0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80064a2:	321a      	adds	r2, #26
 80064a4:	47a0      	blx	r4
 80064a6:	3001      	adds	r0, #1
 80064a8:	d100      	bne.n	80064ac <_printf_float+0x2ec>
 80064aa:	e6e5      	b.n	8006278 <_printf_float+0xb8>
 80064ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80064ae:	3301      	adds	r3, #1
 80064b0:	e7ea      	b.n	8006488 <_printf_float+0x2c8>
 80064b2:	46c0      	nop			@ (mov r8, r8)
 80064b4:	7fefffff 	.word	0x7fefffff
 80064b8:	08008f44 	.word	0x08008f44
 80064bc:	08008f40 	.word	0x08008f40
 80064c0:	08008f4c 	.word	0x08008f4c
 80064c4:	08008f48 	.word	0x08008f48
 80064c8:	08008f50 	.word	0x08008f50
 80064cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80064ce:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80064d0:	930c      	str	r3, [sp, #48]	@ 0x30
 80064d2:	429e      	cmp	r6, r3
 80064d4:	dd00      	ble.n	80064d8 <_printf_float+0x318>
 80064d6:	001e      	movs	r6, r3
 80064d8:	2e00      	cmp	r6, #0
 80064da:	dc31      	bgt.n	8006540 <_printf_float+0x380>
 80064dc:	43f3      	mvns	r3, r6
 80064de:	2400      	movs	r4, #0
 80064e0:	17db      	asrs	r3, r3, #31
 80064e2:	4033      	ands	r3, r6
 80064e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80064e6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80064e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064ea:	1af3      	subs	r3, r6, r3
 80064ec:	42a3      	cmp	r3, r4
 80064ee:	dc30      	bgt.n	8006552 <_printf_float+0x392>
 80064f0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80064f2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80064f4:	429a      	cmp	r2, r3
 80064f6:	dc38      	bgt.n	800656a <_printf_float+0x3aa>
 80064f8:	682b      	ldr	r3, [r5, #0]
 80064fa:	07db      	lsls	r3, r3, #31
 80064fc:	d435      	bmi.n	800656a <_printf_float+0x3aa>
 80064fe:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006500:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006502:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006504:	1b9b      	subs	r3, r3, r6
 8006506:	1b14      	subs	r4, r2, r4
 8006508:	429c      	cmp	r4, r3
 800650a:	dd00      	ble.n	800650e <_printf_float+0x34e>
 800650c:	001c      	movs	r4, r3
 800650e:	2c00      	cmp	r4, #0
 8006510:	dc34      	bgt.n	800657c <_printf_float+0x3bc>
 8006512:	43e3      	mvns	r3, r4
 8006514:	2600      	movs	r6, #0
 8006516:	17db      	asrs	r3, r3, #31
 8006518:	401c      	ands	r4, r3
 800651a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800651c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	1b1b      	subs	r3, r3, r4
 8006522:	42b3      	cmp	r3, r6
 8006524:	dc00      	bgt.n	8006528 <_printf_float+0x368>
 8006526:	e77b      	b.n	8006420 <_printf_float+0x260>
 8006528:	002a      	movs	r2, r5
 800652a:	2301      	movs	r3, #1
 800652c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800652e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006530:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006532:	321a      	adds	r2, #26
 8006534:	47b8      	blx	r7
 8006536:	3001      	adds	r0, #1
 8006538:	d100      	bne.n	800653c <_printf_float+0x37c>
 800653a:	e69d      	b.n	8006278 <_printf_float+0xb8>
 800653c:	3601      	adds	r6, #1
 800653e:	e7ec      	b.n	800651a <_printf_float+0x35a>
 8006540:	0033      	movs	r3, r6
 8006542:	003a      	movs	r2, r7
 8006544:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006546:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006548:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800654a:	47a0      	blx	r4
 800654c:	3001      	adds	r0, #1
 800654e:	d1c5      	bne.n	80064dc <_printf_float+0x31c>
 8006550:	e692      	b.n	8006278 <_printf_float+0xb8>
 8006552:	002a      	movs	r2, r5
 8006554:	2301      	movs	r3, #1
 8006556:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006558:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800655a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800655c:	321a      	adds	r2, #26
 800655e:	47b0      	blx	r6
 8006560:	3001      	adds	r0, #1
 8006562:	d100      	bne.n	8006566 <_printf_float+0x3a6>
 8006564:	e688      	b.n	8006278 <_printf_float+0xb8>
 8006566:	3401      	adds	r4, #1
 8006568:	e7bd      	b.n	80064e6 <_printf_float+0x326>
 800656a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800656c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800656e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006570:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006572:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006574:	47a0      	blx	r4
 8006576:	3001      	adds	r0, #1
 8006578:	d1c1      	bne.n	80064fe <_printf_float+0x33e>
 800657a:	e67d      	b.n	8006278 <_printf_float+0xb8>
 800657c:	19ba      	adds	r2, r7, r6
 800657e:	0023      	movs	r3, r4
 8006580:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006582:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006584:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006586:	47b0      	blx	r6
 8006588:	3001      	adds	r0, #1
 800658a:	d1c2      	bne.n	8006512 <_printf_float+0x352>
 800658c:	e674      	b.n	8006278 <_printf_float+0xb8>
 800658e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006590:	930c      	str	r3, [sp, #48]	@ 0x30
 8006592:	2b01      	cmp	r3, #1
 8006594:	dc02      	bgt.n	800659c <_printf_float+0x3dc>
 8006596:	2301      	movs	r3, #1
 8006598:	421a      	tst	r2, r3
 800659a:	d039      	beq.n	8006610 <_printf_float+0x450>
 800659c:	2301      	movs	r3, #1
 800659e:	003a      	movs	r2, r7
 80065a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80065a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065a4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80065a6:	47b0      	blx	r6
 80065a8:	3001      	adds	r0, #1
 80065aa:	d100      	bne.n	80065ae <_printf_float+0x3ee>
 80065ac:	e664      	b.n	8006278 <_printf_float+0xb8>
 80065ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80065b2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80065b4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065b6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80065b8:	47b0      	blx	r6
 80065ba:	3001      	adds	r0, #1
 80065bc:	d100      	bne.n	80065c0 <_printf_float+0x400>
 80065be:	e65b      	b.n	8006278 <_printf_float+0xb8>
 80065c0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80065c2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80065c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065c6:	2200      	movs	r2, #0
 80065c8:	3b01      	subs	r3, #1
 80065ca:	930c      	str	r3, [sp, #48]	@ 0x30
 80065cc:	2300      	movs	r3, #0
 80065ce:	f7f9 ff3b 	bl	8000448 <__aeabi_dcmpeq>
 80065d2:	2800      	cmp	r0, #0
 80065d4:	d11a      	bne.n	800660c <_printf_float+0x44c>
 80065d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065d8:	1c7a      	adds	r2, r7, #1
 80065da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80065dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065de:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80065e0:	47b0      	blx	r6
 80065e2:	3001      	adds	r0, #1
 80065e4:	d10e      	bne.n	8006604 <_printf_float+0x444>
 80065e6:	e647      	b.n	8006278 <_printf_float+0xb8>
 80065e8:	002a      	movs	r2, r5
 80065ea:	2301      	movs	r3, #1
 80065ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80065ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80065f0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80065f2:	321a      	adds	r2, #26
 80065f4:	47b8      	blx	r7
 80065f6:	3001      	adds	r0, #1
 80065f8:	d100      	bne.n	80065fc <_printf_float+0x43c>
 80065fa:	e63d      	b.n	8006278 <_printf_float+0xb8>
 80065fc:	3601      	adds	r6, #1
 80065fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006600:	429e      	cmp	r6, r3
 8006602:	dbf1      	blt.n	80065e8 <_printf_float+0x428>
 8006604:	002a      	movs	r2, r5
 8006606:	0023      	movs	r3, r4
 8006608:	3250      	adds	r2, #80	@ 0x50
 800660a:	e6d9      	b.n	80063c0 <_printf_float+0x200>
 800660c:	2600      	movs	r6, #0
 800660e:	e7f6      	b.n	80065fe <_printf_float+0x43e>
 8006610:	003a      	movs	r2, r7
 8006612:	e7e2      	b.n	80065da <_printf_float+0x41a>
 8006614:	002a      	movs	r2, r5
 8006616:	2301      	movs	r3, #1
 8006618:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800661a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800661c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800661e:	3219      	adds	r2, #25
 8006620:	47b0      	blx	r6
 8006622:	3001      	adds	r0, #1
 8006624:	d100      	bne.n	8006628 <_printf_float+0x468>
 8006626:	e627      	b.n	8006278 <_printf_float+0xb8>
 8006628:	3401      	adds	r4, #1
 800662a:	68eb      	ldr	r3, [r5, #12]
 800662c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800662e:	1a9b      	subs	r3, r3, r2
 8006630:	42a3      	cmp	r3, r4
 8006632:	dcef      	bgt.n	8006614 <_printf_float+0x454>
 8006634:	e6f8      	b.n	8006428 <_printf_float+0x268>
 8006636:	2400      	movs	r4, #0
 8006638:	e7f7      	b.n	800662a <_printf_float+0x46a>
 800663a:	46c0      	nop			@ (mov r8, r8)

0800663c <_printf_common>:
 800663c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800663e:	0016      	movs	r6, r2
 8006640:	9301      	str	r3, [sp, #4]
 8006642:	688a      	ldr	r2, [r1, #8]
 8006644:	690b      	ldr	r3, [r1, #16]
 8006646:	000c      	movs	r4, r1
 8006648:	9000      	str	r0, [sp, #0]
 800664a:	4293      	cmp	r3, r2
 800664c:	da00      	bge.n	8006650 <_printf_common+0x14>
 800664e:	0013      	movs	r3, r2
 8006650:	0022      	movs	r2, r4
 8006652:	6033      	str	r3, [r6, #0]
 8006654:	3243      	adds	r2, #67	@ 0x43
 8006656:	7812      	ldrb	r2, [r2, #0]
 8006658:	2a00      	cmp	r2, #0
 800665a:	d001      	beq.n	8006660 <_printf_common+0x24>
 800665c:	3301      	adds	r3, #1
 800665e:	6033      	str	r3, [r6, #0]
 8006660:	6823      	ldr	r3, [r4, #0]
 8006662:	069b      	lsls	r3, r3, #26
 8006664:	d502      	bpl.n	800666c <_printf_common+0x30>
 8006666:	6833      	ldr	r3, [r6, #0]
 8006668:	3302      	adds	r3, #2
 800666a:	6033      	str	r3, [r6, #0]
 800666c:	6822      	ldr	r2, [r4, #0]
 800666e:	2306      	movs	r3, #6
 8006670:	0015      	movs	r5, r2
 8006672:	401d      	ands	r5, r3
 8006674:	421a      	tst	r2, r3
 8006676:	d027      	beq.n	80066c8 <_printf_common+0x8c>
 8006678:	0023      	movs	r3, r4
 800667a:	3343      	adds	r3, #67	@ 0x43
 800667c:	781b      	ldrb	r3, [r3, #0]
 800667e:	1e5a      	subs	r2, r3, #1
 8006680:	4193      	sbcs	r3, r2
 8006682:	6822      	ldr	r2, [r4, #0]
 8006684:	0692      	lsls	r2, r2, #26
 8006686:	d430      	bmi.n	80066ea <_printf_common+0xae>
 8006688:	0022      	movs	r2, r4
 800668a:	9901      	ldr	r1, [sp, #4]
 800668c:	9800      	ldr	r0, [sp, #0]
 800668e:	9d08      	ldr	r5, [sp, #32]
 8006690:	3243      	adds	r2, #67	@ 0x43
 8006692:	47a8      	blx	r5
 8006694:	3001      	adds	r0, #1
 8006696:	d025      	beq.n	80066e4 <_printf_common+0xa8>
 8006698:	2206      	movs	r2, #6
 800669a:	6823      	ldr	r3, [r4, #0]
 800669c:	2500      	movs	r5, #0
 800669e:	4013      	ands	r3, r2
 80066a0:	2b04      	cmp	r3, #4
 80066a2:	d105      	bne.n	80066b0 <_printf_common+0x74>
 80066a4:	6833      	ldr	r3, [r6, #0]
 80066a6:	68e5      	ldr	r5, [r4, #12]
 80066a8:	1aed      	subs	r5, r5, r3
 80066aa:	43eb      	mvns	r3, r5
 80066ac:	17db      	asrs	r3, r3, #31
 80066ae:	401d      	ands	r5, r3
 80066b0:	68a3      	ldr	r3, [r4, #8]
 80066b2:	6922      	ldr	r2, [r4, #16]
 80066b4:	4293      	cmp	r3, r2
 80066b6:	dd01      	ble.n	80066bc <_printf_common+0x80>
 80066b8:	1a9b      	subs	r3, r3, r2
 80066ba:	18ed      	adds	r5, r5, r3
 80066bc:	2600      	movs	r6, #0
 80066be:	42b5      	cmp	r5, r6
 80066c0:	d120      	bne.n	8006704 <_printf_common+0xc8>
 80066c2:	2000      	movs	r0, #0
 80066c4:	e010      	b.n	80066e8 <_printf_common+0xac>
 80066c6:	3501      	adds	r5, #1
 80066c8:	68e3      	ldr	r3, [r4, #12]
 80066ca:	6832      	ldr	r2, [r6, #0]
 80066cc:	1a9b      	subs	r3, r3, r2
 80066ce:	42ab      	cmp	r3, r5
 80066d0:	ddd2      	ble.n	8006678 <_printf_common+0x3c>
 80066d2:	0022      	movs	r2, r4
 80066d4:	2301      	movs	r3, #1
 80066d6:	9901      	ldr	r1, [sp, #4]
 80066d8:	9800      	ldr	r0, [sp, #0]
 80066da:	9f08      	ldr	r7, [sp, #32]
 80066dc:	3219      	adds	r2, #25
 80066de:	47b8      	blx	r7
 80066e0:	3001      	adds	r0, #1
 80066e2:	d1f0      	bne.n	80066c6 <_printf_common+0x8a>
 80066e4:	2001      	movs	r0, #1
 80066e6:	4240      	negs	r0, r0
 80066e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066ea:	2030      	movs	r0, #48	@ 0x30
 80066ec:	18e1      	adds	r1, r4, r3
 80066ee:	3143      	adds	r1, #67	@ 0x43
 80066f0:	7008      	strb	r0, [r1, #0]
 80066f2:	0021      	movs	r1, r4
 80066f4:	1c5a      	adds	r2, r3, #1
 80066f6:	3145      	adds	r1, #69	@ 0x45
 80066f8:	7809      	ldrb	r1, [r1, #0]
 80066fa:	18a2      	adds	r2, r4, r2
 80066fc:	3243      	adds	r2, #67	@ 0x43
 80066fe:	3302      	adds	r3, #2
 8006700:	7011      	strb	r1, [r2, #0]
 8006702:	e7c1      	b.n	8006688 <_printf_common+0x4c>
 8006704:	0022      	movs	r2, r4
 8006706:	2301      	movs	r3, #1
 8006708:	9901      	ldr	r1, [sp, #4]
 800670a:	9800      	ldr	r0, [sp, #0]
 800670c:	9f08      	ldr	r7, [sp, #32]
 800670e:	321a      	adds	r2, #26
 8006710:	47b8      	blx	r7
 8006712:	3001      	adds	r0, #1
 8006714:	d0e6      	beq.n	80066e4 <_printf_common+0xa8>
 8006716:	3601      	adds	r6, #1
 8006718:	e7d1      	b.n	80066be <_printf_common+0x82>
	...

0800671c <_printf_i>:
 800671c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800671e:	b08b      	sub	sp, #44	@ 0x2c
 8006720:	9206      	str	r2, [sp, #24]
 8006722:	000a      	movs	r2, r1
 8006724:	3243      	adds	r2, #67	@ 0x43
 8006726:	9307      	str	r3, [sp, #28]
 8006728:	9005      	str	r0, [sp, #20]
 800672a:	9203      	str	r2, [sp, #12]
 800672c:	7e0a      	ldrb	r2, [r1, #24]
 800672e:	000c      	movs	r4, r1
 8006730:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006732:	2a78      	cmp	r2, #120	@ 0x78
 8006734:	d809      	bhi.n	800674a <_printf_i+0x2e>
 8006736:	2a62      	cmp	r2, #98	@ 0x62
 8006738:	d80b      	bhi.n	8006752 <_printf_i+0x36>
 800673a:	2a00      	cmp	r2, #0
 800673c:	d100      	bne.n	8006740 <_printf_i+0x24>
 800673e:	e0ba      	b.n	80068b6 <_printf_i+0x19a>
 8006740:	497a      	ldr	r1, [pc, #488]	@ (800692c <_printf_i+0x210>)
 8006742:	9104      	str	r1, [sp, #16]
 8006744:	2a58      	cmp	r2, #88	@ 0x58
 8006746:	d100      	bne.n	800674a <_printf_i+0x2e>
 8006748:	e08e      	b.n	8006868 <_printf_i+0x14c>
 800674a:	0025      	movs	r5, r4
 800674c:	3542      	adds	r5, #66	@ 0x42
 800674e:	702a      	strb	r2, [r5, #0]
 8006750:	e022      	b.n	8006798 <_printf_i+0x7c>
 8006752:	0010      	movs	r0, r2
 8006754:	3863      	subs	r0, #99	@ 0x63
 8006756:	2815      	cmp	r0, #21
 8006758:	d8f7      	bhi.n	800674a <_printf_i+0x2e>
 800675a:	f7f9 fce5 	bl	8000128 <__gnu_thumb1_case_shi>
 800675e:	0016      	.short	0x0016
 8006760:	fff6001f 	.word	0xfff6001f
 8006764:	fff6fff6 	.word	0xfff6fff6
 8006768:	001ffff6 	.word	0x001ffff6
 800676c:	fff6fff6 	.word	0xfff6fff6
 8006770:	fff6fff6 	.word	0xfff6fff6
 8006774:	0036009f 	.word	0x0036009f
 8006778:	fff6007e 	.word	0xfff6007e
 800677c:	00b0fff6 	.word	0x00b0fff6
 8006780:	0036fff6 	.word	0x0036fff6
 8006784:	fff6fff6 	.word	0xfff6fff6
 8006788:	0082      	.short	0x0082
 800678a:	0025      	movs	r5, r4
 800678c:	681a      	ldr	r2, [r3, #0]
 800678e:	3542      	adds	r5, #66	@ 0x42
 8006790:	1d11      	adds	r1, r2, #4
 8006792:	6019      	str	r1, [r3, #0]
 8006794:	6813      	ldr	r3, [r2, #0]
 8006796:	702b      	strb	r3, [r5, #0]
 8006798:	2301      	movs	r3, #1
 800679a:	e09e      	b.n	80068da <_printf_i+0x1be>
 800679c:	6818      	ldr	r0, [r3, #0]
 800679e:	6809      	ldr	r1, [r1, #0]
 80067a0:	1d02      	adds	r2, r0, #4
 80067a2:	060d      	lsls	r5, r1, #24
 80067a4:	d50b      	bpl.n	80067be <_printf_i+0xa2>
 80067a6:	6806      	ldr	r6, [r0, #0]
 80067a8:	601a      	str	r2, [r3, #0]
 80067aa:	2e00      	cmp	r6, #0
 80067ac:	da03      	bge.n	80067b6 <_printf_i+0x9a>
 80067ae:	232d      	movs	r3, #45	@ 0x2d
 80067b0:	9a03      	ldr	r2, [sp, #12]
 80067b2:	4276      	negs	r6, r6
 80067b4:	7013      	strb	r3, [r2, #0]
 80067b6:	4b5d      	ldr	r3, [pc, #372]	@ (800692c <_printf_i+0x210>)
 80067b8:	270a      	movs	r7, #10
 80067ba:	9304      	str	r3, [sp, #16]
 80067bc:	e018      	b.n	80067f0 <_printf_i+0xd4>
 80067be:	6806      	ldr	r6, [r0, #0]
 80067c0:	601a      	str	r2, [r3, #0]
 80067c2:	0649      	lsls	r1, r1, #25
 80067c4:	d5f1      	bpl.n	80067aa <_printf_i+0x8e>
 80067c6:	b236      	sxth	r6, r6
 80067c8:	e7ef      	b.n	80067aa <_printf_i+0x8e>
 80067ca:	6808      	ldr	r0, [r1, #0]
 80067cc:	6819      	ldr	r1, [r3, #0]
 80067ce:	c940      	ldmia	r1!, {r6}
 80067d0:	0605      	lsls	r5, r0, #24
 80067d2:	d402      	bmi.n	80067da <_printf_i+0xbe>
 80067d4:	0640      	lsls	r0, r0, #25
 80067d6:	d500      	bpl.n	80067da <_printf_i+0xbe>
 80067d8:	b2b6      	uxth	r6, r6
 80067da:	6019      	str	r1, [r3, #0]
 80067dc:	4b53      	ldr	r3, [pc, #332]	@ (800692c <_printf_i+0x210>)
 80067de:	270a      	movs	r7, #10
 80067e0:	9304      	str	r3, [sp, #16]
 80067e2:	2a6f      	cmp	r2, #111	@ 0x6f
 80067e4:	d100      	bne.n	80067e8 <_printf_i+0xcc>
 80067e6:	3f02      	subs	r7, #2
 80067e8:	0023      	movs	r3, r4
 80067ea:	2200      	movs	r2, #0
 80067ec:	3343      	adds	r3, #67	@ 0x43
 80067ee:	701a      	strb	r2, [r3, #0]
 80067f0:	6863      	ldr	r3, [r4, #4]
 80067f2:	60a3      	str	r3, [r4, #8]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	db06      	blt.n	8006806 <_printf_i+0xea>
 80067f8:	2104      	movs	r1, #4
 80067fa:	6822      	ldr	r2, [r4, #0]
 80067fc:	9d03      	ldr	r5, [sp, #12]
 80067fe:	438a      	bics	r2, r1
 8006800:	6022      	str	r2, [r4, #0]
 8006802:	4333      	orrs	r3, r6
 8006804:	d00c      	beq.n	8006820 <_printf_i+0x104>
 8006806:	9d03      	ldr	r5, [sp, #12]
 8006808:	0030      	movs	r0, r6
 800680a:	0039      	movs	r1, r7
 800680c:	f7f9 fd1c 	bl	8000248 <__aeabi_uidivmod>
 8006810:	9b04      	ldr	r3, [sp, #16]
 8006812:	3d01      	subs	r5, #1
 8006814:	5c5b      	ldrb	r3, [r3, r1]
 8006816:	702b      	strb	r3, [r5, #0]
 8006818:	0033      	movs	r3, r6
 800681a:	0006      	movs	r6, r0
 800681c:	429f      	cmp	r7, r3
 800681e:	d9f3      	bls.n	8006808 <_printf_i+0xec>
 8006820:	2f08      	cmp	r7, #8
 8006822:	d109      	bne.n	8006838 <_printf_i+0x11c>
 8006824:	6823      	ldr	r3, [r4, #0]
 8006826:	07db      	lsls	r3, r3, #31
 8006828:	d506      	bpl.n	8006838 <_printf_i+0x11c>
 800682a:	6862      	ldr	r2, [r4, #4]
 800682c:	6923      	ldr	r3, [r4, #16]
 800682e:	429a      	cmp	r2, r3
 8006830:	dc02      	bgt.n	8006838 <_printf_i+0x11c>
 8006832:	2330      	movs	r3, #48	@ 0x30
 8006834:	3d01      	subs	r5, #1
 8006836:	702b      	strb	r3, [r5, #0]
 8006838:	9b03      	ldr	r3, [sp, #12]
 800683a:	1b5b      	subs	r3, r3, r5
 800683c:	6123      	str	r3, [r4, #16]
 800683e:	9b07      	ldr	r3, [sp, #28]
 8006840:	0021      	movs	r1, r4
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	9805      	ldr	r0, [sp, #20]
 8006846:	9b06      	ldr	r3, [sp, #24]
 8006848:	aa09      	add	r2, sp, #36	@ 0x24
 800684a:	f7ff fef7 	bl	800663c <_printf_common>
 800684e:	3001      	adds	r0, #1
 8006850:	d148      	bne.n	80068e4 <_printf_i+0x1c8>
 8006852:	2001      	movs	r0, #1
 8006854:	4240      	negs	r0, r0
 8006856:	b00b      	add	sp, #44	@ 0x2c
 8006858:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800685a:	2220      	movs	r2, #32
 800685c:	6809      	ldr	r1, [r1, #0]
 800685e:	430a      	orrs	r2, r1
 8006860:	6022      	str	r2, [r4, #0]
 8006862:	2278      	movs	r2, #120	@ 0x78
 8006864:	4932      	ldr	r1, [pc, #200]	@ (8006930 <_printf_i+0x214>)
 8006866:	9104      	str	r1, [sp, #16]
 8006868:	0021      	movs	r1, r4
 800686a:	3145      	adds	r1, #69	@ 0x45
 800686c:	700a      	strb	r2, [r1, #0]
 800686e:	6819      	ldr	r1, [r3, #0]
 8006870:	6822      	ldr	r2, [r4, #0]
 8006872:	c940      	ldmia	r1!, {r6}
 8006874:	0610      	lsls	r0, r2, #24
 8006876:	d402      	bmi.n	800687e <_printf_i+0x162>
 8006878:	0650      	lsls	r0, r2, #25
 800687a:	d500      	bpl.n	800687e <_printf_i+0x162>
 800687c:	b2b6      	uxth	r6, r6
 800687e:	6019      	str	r1, [r3, #0]
 8006880:	07d3      	lsls	r3, r2, #31
 8006882:	d502      	bpl.n	800688a <_printf_i+0x16e>
 8006884:	2320      	movs	r3, #32
 8006886:	4313      	orrs	r3, r2
 8006888:	6023      	str	r3, [r4, #0]
 800688a:	2e00      	cmp	r6, #0
 800688c:	d001      	beq.n	8006892 <_printf_i+0x176>
 800688e:	2710      	movs	r7, #16
 8006890:	e7aa      	b.n	80067e8 <_printf_i+0xcc>
 8006892:	2220      	movs	r2, #32
 8006894:	6823      	ldr	r3, [r4, #0]
 8006896:	4393      	bics	r3, r2
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	e7f8      	b.n	800688e <_printf_i+0x172>
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	680d      	ldr	r5, [r1, #0]
 80068a0:	1d10      	adds	r0, r2, #4
 80068a2:	6949      	ldr	r1, [r1, #20]
 80068a4:	6018      	str	r0, [r3, #0]
 80068a6:	6813      	ldr	r3, [r2, #0]
 80068a8:	062e      	lsls	r6, r5, #24
 80068aa:	d501      	bpl.n	80068b0 <_printf_i+0x194>
 80068ac:	6019      	str	r1, [r3, #0]
 80068ae:	e002      	b.n	80068b6 <_printf_i+0x19a>
 80068b0:	066d      	lsls	r5, r5, #25
 80068b2:	d5fb      	bpl.n	80068ac <_printf_i+0x190>
 80068b4:	8019      	strh	r1, [r3, #0]
 80068b6:	2300      	movs	r3, #0
 80068b8:	9d03      	ldr	r5, [sp, #12]
 80068ba:	6123      	str	r3, [r4, #16]
 80068bc:	e7bf      	b.n	800683e <_printf_i+0x122>
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	1d11      	adds	r1, r2, #4
 80068c2:	6019      	str	r1, [r3, #0]
 80068c4:	6815      	ldr	r5, [r2, #0]
 80068c6:	2100      	movs	r1, #0
 80068c8:	0028      	movs	r0, r5
 80068ca:	6862      	ldr	r2, [r4, #4]
 80068cc:	f000 f9eb 	bl	8006ca6 <memchr>
 80068d0:	2800      	cmp	r0, #0
 80068d2:	d001      	beq.n	80068d8 <_printf_i+0x1bc>
 80068d4:	1b40      	subs	r0, r0, r5
 80068d6:	6060      	str	r0, [r4, #4]
 80068d8:	6863      	ldr	r3, [r4, #4]
 80068da:	6123      	str	r3, [r4, #16]
 80068dc:	2300      	movs	r3, #0
 80068de:	9a03      	ldr	r2, [sp, #12]
 80068e0:	7013      	strb	r3, [r2, #0]
 80068e2:	e7ac      	b.n	800683e <_printf_i+0x122>
 80068e4:	002a      	movs	r2, r5
 80068e6:	6923      	ldr	r3, [r4, #16]
 80068e8:	9906      	ldr	r1, [sp, #24]
 80068ea:	9805      	ldr	r0, [sp, #20]
 80068ec:	9d07      	ldr	r5, [sp, #28]
 80068ee:	47a8      	blx	r5
 80068f0:	3001      	adds	r0, #1
 80068f2:	d0ae      	beq.n	8006852 <_printf_i+0x136>
 80068f4:	6823      	ldr	r3, [r4, #0]
 80068f6:	079b      	lsls	r3, r3, #30
 80068f8:	d415      	bmi.n	8006926 <_printf_i+0x20a>
 80068fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068fc:	68e0      	ldr	r0, [r4, #12]
 80068fe:	4298      	cmp	r0, r3
 8006900:	daa9      	bge.n	8006856 <_printf_i+0x13a>
 8006902:	0018      	movs	r0, r3
 8006904:	e7a7      	b.n	8006856 <_printf_i+0x13a>
 8006906:	0022      	movs	r2, r4
 8006908:	2301      	movs	r3, #1
 800690a:	9906      	ldr	r1, [sp, #24]
 800690c:	9805      	ldr	r0, [sp, #20]
 800690e:	9e07      	ldr	r6, [sp, #28]
 8006910:	3219      	adds	r2, #25
 8006912:	47b0      	blx	r6
 8006914:	3001      	adds	r0, #1
 8006916:	d09c      	beq.n	8006852 <_printf_i+0x136>
 8006918:	3501      	adds	r5, #1
 800691a:	68e3      	ldr	r3, [r4, #12]
 800691c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800691e:	1a9b      	subs	r3, r3, r2
 8006920:	42ab      	cmp	r3, r5
 8006922:	dcf0      	bgt.n	8006906 <_printf_i+0x1ea>
 8006924:	e7e9      	b.n	80068fa <_printf_i+0x1de>
 8006926:	2500      	movs	r5, #0
 8006928:	e7f7      	b.n	800691a <_printf_i+0x1fe>
 800692a:	46c0      	nop			@ (mov r8, r8)
 800692c:	08008f52 	.word	0x08008f52
 8006930:	08008f63 	.word	0x08008f63

08006934 <std>:
 8006934:	2300      	movs	r3, #0
 8006936:	b510      	push	{r4, lr}
 8006938:	0004      	movs	r4, r0
 800693a:	6003      	str	r3, [r0, #0]
 800693c:	6043      	str	r3, [r0, #4]
 800693e:	6083      	str	r3, [r0, #8]
 8006940:	8181      	strh	r1, [r0, #12]
 8006942:	6643      	str	r3, [r0, #100]	@ 0x64
 8006944:	81c2      	strh	r2, [r0, #14]
 8006946:	6103      	str	r3, [r0, #16]
 8006948:	6143      	str	r3, [r0, #20]
 800694a:	6183      	str	r3, [r0, #24]
 800694c:	0019      	movs	r1, r3
 800694e:	2208      	movs	r2, #8
 8006950:	305c      	adds	r0, #92	@ 0x5c
 8006952:	f000 f921 	bl	8006b98 <memset>
 8006956:	4b0b      	ldr	r3, [pc, #44]	@ (8006984 <std+0x50>)
 8006958:	6224      	str	r4, [r4, #32]
 800695a:	6263      	str	r3, [r4, #36]	@ 0x24
 800695c:	4b0a      	ldr	r3, [pc, #40]	@ (8006988 <std+0x54>)
 800695e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006960:	4b0a      	ldr	r3, [pc, #40]	@ (800698c <std+0x58>)
 8006962:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006964:	4b0a      	ldr	r3, [pc, #40]	@ (8006990 <std+0x5c>)
 8006966:	6323      	str	r3, [r4, #48]	@ 0x30
 8006968:	4b0a      	ldr	r3, [pc, #40]	@ (8006994 <std+0x60>)
 800696a:	429c      	cmp	r4, r3
 800696c:	d005      	beq.n	800697a <std+0x46>
 800696e:	4b0a      	ldr	r3, [pc, #40]	@ (8006998 <std+0x64>)
 8006970:	429c      	cmp	r4, r3
 8006972:	d002      	beq.n	800697a <std+0x46>
 8006974:	4b09      	ldr	r3, [pc, #36]	@ (800699c <std+0x68>)
 8006976:	429c      	cmp	r4, r3
 8006978:	d103      	bne.n	8006982 <std+0x4e>
 800697a:	0020      	movs	r0, r4
 800697c:	3058      	adds	r0, #88	@ 0x58
 800697e:	f000 f98f 	bl	8006ca0 <__retarget_lock_init_recursive>
 8006982:	bd10      	pop	{r4, pc}
 8006984:	08006b01 	.word	0x08006b01
 8006988:	08006b29 	.word	0x08006b29
 800698c:	08006b61 	.word	0x08006b61
 8006990:	08006b8d 	.word	0x08006b8d
 8006994:	20000360 	.word	0x20000360
 8006998:	200003c8 	.word	0x200003c8
 800699c:	20000430 	.word	0x20000430

080069a0 <stdio_exit_handler>:
 80069a0:	b510      	push	{r4, lr}
 80069a2:	4a03      	ldr	r2, [pc, #12]	@ (80069b0 <stdio_exit_handler+0x10>)
 80069a4:	4903      	ldr	r1, [pc, #12]	@ (80069b4 <stdio_exit_handler+0x14>)
 80069a6:	4804      	ldr	r0, [pc, #16]	@ (80069b8 <stdio_exit_handler+0x18>)
 80069a8:	f000 f86c 	bl	8006a84 <_fwalk_sglue>
 80069ac:	bd10      	pop	{r4, pc}
 80069ae:	46c0      	nop			@ (mov r8, r8)
 80069b0:	2000000c 	.word	0x2000000c
 80069b4:	080086b5 	.word	0x080086b5
 80069b8:	2000001c 	.word	0x2000001c

080069bc <cleanup_stdio>:
 80069bc:	6841      	ldr	r1, [r0, #4]
 80069be:	4b0b      	ldr	r3, [pc, #44]	@ (80069ec <cleanup_stdio+0x30>)
 80069c0:	b510      	push	{r4, lr}
 80069c2:	0004      	movs	r4, r0
 80069c4:	4299      	cmp	r1, r3
 80069c6:	d001      	beq.n	80069cc <cleanup_stdio+0x10>
 80069c8:	f001 fe74 	bl	80086b4 <_fflush_r>
 80069cc:	68a1      	ldr	r1, [r4, #8]
 80069ce:	4b08      	ldr	r3, [pc, #32]	@ (80069f0 <cleanup_stdio+0x34>)
 80069d0:	4299      	cmp	r1, r3
 80069d2:	d002      	beq.n	80069da <cleanup_stdio+0x1e>
 80069d4:	0020      	movs	r0, r4
 80069d6:	f001 fe6d 	bl	80086b4 <_fflush_r>
 80069da:	68e1      	ldr	r1, [r4, #12]
 80069dc:	4b05      	ldr	r3, [pc, #20]	@ (80069f4 <cleanup_stdio+0x38>)
 80069de:	4299      	cmp	r1, r3
 80069e0:	d002      	beq.n	80069e8 <cleanup_stdio+0x2c>
 80069e2:	0020      	movs	r0, r4
 80069e4:	f001 fe66 	bl	80086b4 <_fflush_r>
 80069e8:	bd10      	pop	{r4, pc}
 80069ea:	46c0      	nop			@ (mov r8, r8)
 80069ec:	20000360 	.word	0x20000360
 80069f0:	200003c8 	.word	0x200003c8
 80069f4:	20000430 	.word	0x20000430

080069f8 <global_stdio_init.part.0>:
 80069f8:	b510      	push	{r4, lr}
 80069fa:	4b09      	ldr	r3, [pc, #36]	@ (8006a20 <global_stdio_init.part.0+0x28>)
 80069fc:	4a09      	ldr	r2, [pc, #36]	@ (8006a24 <global_stdio_init.part.0+0x2c>)
 80069fe:	2104      	movs	r1, #4
 8006a00:	601a      	str	r2, [r3, #0]
 8006a02:	4809      	ldr	r0, [pc, #36]	@ (8006a28 <global_stdio_init.part.0+0x30>)
 8006a04:	2200      	movs	r2, #0
 8006a06:	f7ff ff95 	bl	8006934 <std>
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	2109      	movs	r1, #9
 8006a0e:	4807      	ldr	r0, [pc, #28]	@ (8006a2c <global_stdio_init.part.0+0x34>)
 8006a10:	f7ff ff90 	bl	8006934 <std>
 8006a14:	2202      	movs	r2, #2
 8006a16:	2112      	movs	r1, #18
 8006a18:	4805      	ldr	r0, [pc, #20]	@ (8006a30 <global_stdio_init.part.0+0x38>)
 8006a1a:	f7ff ff8b 	bl	8006934 <std>
 8006a1e:	bd10      	pop	{r4, pc}
 8006a20:	20000498 	.word	0x20000498
 8006a24:	080069a1 	.word	0x080069a1
 8006a28:	20000360 	.word	0x20000360
 8006a2c:	200003c8 	.word	0x200003c8
 8006a30:	20000430 	.word	0x20000430

08006a34 <__sfp_lock_acquire>:
 8006a34:	b510      	push	{r4, lr}
 8006a36:	4802      	ldr	r0, [pc, #8]	@ (8006a40 <__sfp_lock_acquire+0xc>)
 8006a38:	f000 f933 	bl	8006ca2 <__retarget_lock_acquire_recursive>
 8006a3c:	bd10      	pop	{r4, pc}
 8006a3e:	46c0      	nop			@ (mov r8, r8)
 8006a40:	200004a1 	.word	0x200004a1

08006a44 <__sfp_lock_release>:
 8006a44:	b510      	push	{r4, lr}
 8006a46:	4802      	ldr	r0, [pc, #8]	@ (8006a50 <__sfp_lock_release+0xc>)
 8006a48:	f000 f92c 	bl	8006ca4 <__retarget_lock_release_recursive>
 8006a4c:	bd10      	pop	{r4, pc}
 8006a4e:	46c0      	nop			@ (mov r8, r8)
 8006a50:	200004a1 	.word	0x200004a1

08006a54 <__sinit>:
 8006a54:	b510      	push	{r4, lr}
 8006a56:	0004      	movs	r4, r0
 8006a58:	f7ff ffec 	bl	8006a34 <__sfp_lock_acquire>
 8006a5c:	6a23      	ldr	r3, [r4, #32]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d002      	beq.n	8006a68 <__sinit+0x14>
 8006a62:	f7ff ffef 	bl	8006a44 <__sfp_lock_release>
 8006a66:	bd10      	pop	{r4, pc}
 8006a68:	4b04      	ldr	r3, [pc, #16]	@ (8006a7c <__sinit+0x28>)
 8006a6a:	6223      	str	r3, [r4, #32]
 8006a6c:	4b04      	ldr	r3, [pc, #16]	@ (8006a80 <__sinit+0x2c>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d1f6      	bne.n	8006a62 <__sinit+0xe>
 8006a74:	f7ff ffc0 	bl	80069f8 <global_stdio_init.part.0>
 8006a78:	e7f3      	b.n	8006a62 <__sinit+0xe>
 8006a7a:	46c0      	nop			@ (mov r8, r8)
 8006a7c:	080069bd 	.word	0x080069bd
 8006a80:	20000498 	.word	0x20000498

08006a84 <_fwalk_sglue>:
 8006a84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a86:	0014      	movs	r4, r2
 8006a88:	2600      	movs	r6, #0
 8006a8a:	9000      	str	r0, [sp, #0]
 8006a8c:	9101      	str	r1, [sp, #4]
 8006a8e:	68a5      	ldr	r5, [r4, #8]
 8006a90:	6867      	ldr	r7, [r4, #4]
 8006a92:	3f01      	subs	r7, #1
 8006a94:	d504      	bpl.n	8006aa0 <_fwalk_sglue+0x1c>
 8006a96:	6824      	ldr	r4, [r4, #0]
 8006a98:	2c00      	cmp	r4, #0
 8006a9a:	d1f8      	bne.n	8006a8e <_fwalk_sglue+0xa>
 8006a9c:	0030      	movs	r0, r6
 8006a9e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006aa0:	89ab      	ldrh	r3, [r5, #12]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d908      	bls.n	8006ab8 <_fwalk_sglue+0x34>
 8006aa6:	220e      	movs	r2, #14
 8006aa8:	5eab      	ldrsh	r3, [r5, r2]
 8006aaa:	3301      	adds	r3, #1
 8006aac:	d004      	beq.n	8006ab8 <_fwalk_sglue+0x34>
 8006aae:	0029      	movs	r1, r5
 8006ab0:	9800      	ldr	r0, [sp, #0]
 8006ab2:	9b01      	ldr	r3, [sp, #4]
 8006ab4:	4798      	blx	r3
 8006ab6:	4306      	orrs	r6, r0
 8006ab8:	3568      	adds	r5, #104	@ 0x68
 8006aba:	e7ea      	b.n	8006a92 <_fwalk_sglue+0xe>

08006abc <siprintf>:
 8006abc:	b40e      	push	{r1, r2, r3}
 8006abe:	b510      	push	{r4, lr}
 8006ac0:	2400      	movs	r4, #0
 8006ac2:	490c      	ldr	r1, [pc, #48]	@ (8006af4 <siprintf+0x38>)
 8006ac4:	b09d      	sub	sp, #116	@ 0x74
 8006ac6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006ac8:	9002      	str	r0, [sp, #8]
 8006aca:	9006      	str	r0, [sp, #24]
 8006acc:	9107      	str	r1, [sp, #28]
 8006ace:	9104      	str	r1, [sp, #16]
 8006ad0:	4809      	ldr	r0, [pc, #36]	@ (8006af8 <siprintf+0x3c>)
 8006ad2:	490a      	ldr	r1, [pc, #40]	@ (8006afc <siprintf+0x40>)
 8006ad4:	cb04      	ldmia	r3!, {r2}
 8006ad6:	9105      	str	r1, [sp, #20]
 8006ad8:	6800      	ldr	r0, [r0, #0]
 8006ada:	a902      	add	r1, sp, #8
 8006adc:	9301      	str	r3, [sp, #4]
 8006ade:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006ae0:	f001 fc64 	bl	80083ac <_svfiprintf_r>
 8006ae4:	9b02      	ldr	r3, [sp, #8]
 8006ae6:	701c      	strb	r4, [r3, #0]
 8006ae8:	b01d      	add	sp, #116	@ 0x74
 8006aea:	bc10      	pop	{r4}
 8006aec:	bc08      	pop	{r3}
 8006aee:	b003      	add	sp, #12
 8006af0:	4718      	bx	r3
 8006af2:	46c0      	nop			@ (mov r8, r8)
 8006af4:	7fffffff 	.word	0x7fffffff
 8006af8:	20000018 	.word	0x20000018
 8006afc:	ffff0208 	.word	0xffff0208

08006b00 <__sread>:
 8006b00:	b570      	push	{r4, r5, r6, lr}
 8006b02:	000c      	movs	r4, r1
 8006b04:	250e      	movs	r5, #14
 8006b06:	5f49      	ldrsh	r1, [r1, r5]
 8006b08:	f000 f878 	bl	8006bfc <_read_r>
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	db03      	blt.n	8006b18 <__sread+0x18>
 8006b10:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006b12:	181b      	adds	r3, r3, r0
 8006b14:	6563      	str	r3, [r4, #84]	@ 0x54
 8006b16:	bd70      	pop	{r4, r5, r6, pc}
 8006b18:	89a3      	ldrh	r3, [r4, #12]
 8006b1a:	4a02      	ldr	r2, [pc, #8]	@ (8006b24 <__sread+0x24>)
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	81a3      	strh	r3, [r4, #12]
 8006b20:	e7f9      	b.n	8006b16 <__sread+0x16>
 8006b22:	46c0      	nop			@ (mov r8, r8)
 8006b24:	ffffefff 	.word	0xffffefff

08006b28 <__swrite>:
 8006b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b2a:	001f      	movs	r7, r3
 8006b2c:	898b      	ldrh	r3, [r1, #12]
 8006b2e:	0005      	movs	r5, r0
 8006b30:	000c      	movs	r4, r1
 8006b32:	0016      	movs	r6, r2
 8006b34:	05db      	lsls	r3, r3, #23
 8006b36:	d505      	bpl.n	8006b44 <__swrite+0x1c>
 8006b38:	230e      	movs	r3, #14
 8006b3a:	5ec9      	ldrsh	r1, [r1, r3]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	2302      	movs	r3, #2
 8006b40:	f000 f848 	bl	8006bd4 <_lseek_r>
 8006b44:	89a3      	ldrh	r3, [r4, #12]
 8006b46:	4a05      	ldr	r2, [pc, #20]	@ (8006b5c <__swrite+0x34>)
 8006b48:	0028      	movs	r0, r5
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	81a3      	strh	r3, [r4, #12]
 8006b4e:	0032      	movs	r2, r6
 8006b50:	230e      	movs	r3, #14
 8006b52:	5ee1      	ldrsh	r1, [r4, r3]
 8006b54:	003b      	movs	r3, r7
 8006b56:	f000 f865 	bl	8006c24 <_write_r>
 8006b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b5c:	ffffefff 	.word	0xffffefff

08006b60 <__sseek>:
 8006b60:	b570      	push	{r4, r5, r6, lr}
 8006b62:	000c      	movs	r4, r1
 8006b64:	250e      	movs	r5, #14
 8006b66:	5f49      	ldrsh	r1, [r1, r5]
 8006b68:	f000 f834 	bl	8006bd4 <_lseek_r>
 8006b6c:	89a3      	ldrh	r3, [r4, #12]
 8006b6e:	1c42      	adds	r2, r0, #1
 8006b70:	d103      	bne.n	8006b7a <__sseek+0x1a>
 8006b72:	4a05      	ldr	r2, [pc, #20]	@ (8006b88 <__sseek+0x28>)
 8006b74:	4013      	ands	r3, r2
 8006b76:	81a3      	strh	r3, [r4, #12]
 8006b78:	bd70      	pop	{r4, r5, r6, pc}
 8006b7a:	2280      	movs	r2, #128	@ 0x80
 8006b7c:	0152      	lsls	r2, r2, #5
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	81a3      	strh	r3, [r4, #12]
 8006b82:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b84:	e7f8      	b.n	8006b78 <__sseek+0x18>
 8006b86:	46c0      	nop			@ (mov r8, r8)
 8006b88:	ffffefff 	.word	0xffffefff

08006b8c <__sclose>:
 8006b8c:	b510      	push	{r4, lr}
 8006b8e:	230e      	movs	r3, #14
 8006b90:	5ec9      	ldrsh	r1, [r1, r3]
 8006b92:	f000 f80d 	bl	8006bb0 <_close_r>
 8006b96:	bd10      	pop	{r4, pc}

08006b98 <memset>:
 8006b98:	0003      	movs	r3, r0
 8006b9a:	1882      	adds	r2, r0, r2
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d100      	bne.n	8006ba2 <memset+0xa>
 8006ba0:	4770      	bx	lr
 8006ba2:	7019      	strb	r1, [r3, #0]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	e7f9      	b.n	8006b9c <memset+0x4>

08006ba8 <_localeconv_r>:
 8006ba8:	4800      	ldr	r0, [pc, #0]	@ (8006bac <_localeconv_r+0x4>)
 8006baa:	4770      	bx	lr
 8006bac:	20000158 	.word	0x20000158

08006bb0 <_close_r>:
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	b570      	push	{r4, r5, r6, lr}
 8006bb4:	4d06      	ldr	r5, [pc, #24]	@ (8006bd0 <_close_r+0x20>)
 8006bb6:	0004      	movs	r4, r0
 8006bb8:	0008      	movs	r0, r1
 8006bba:	602b      	str	r3, [r5, #0]
 8006bbc:	f7fc f8ff 	bl	8002dbe <_close>
 8006bc0:	1c43      	adds	r3, r0, #1
 8006bc2:	d103      	bne.n	8006bcc <_close_r+0x1c>
 8006bc4:	682b      	ldr	r3, [r5, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d000      	beq.n	8006bcc <_close_r+0x1c>
 8006bca:	6023      	str	r3, [r4, #0]
 8006bcc:	bd70      	pop	{r4, r5, r6, pc}
 8006bce:	46c0      	nop			@ (mov r8, r8)
 8006bd0:	2000049c 	.word	0x2000049c

08006bd4 <_lseek_r>:
 8006bd4:	b570      	push	{r4, r5, r6, lr}
 8006bd6:	0004      	movs	r4, r0
 8006bd8:	0008      	movs	r0, r1
 8006bda:	0011      	movs	r1, r2
 8006bdc:	001a      	movs	r2, r3
 8006bde:	2300      	movs	r3, #0
 8006be0:	4d05      	ldr	r5, [pc, #20]	@ (8006bf8 <_lseek_r+0x24>)
 8006be2:	602b      	str	r3, [r5, #0]
 8006be4:	f7fc f90c 	bl	8002e00 <_lseek>
 8006be8:	1c43      	adds	r3, r0, #1
 8006bea:	d103      	bne.n	8006bf4 <_lseek_r+0x20>
 8006bec:	682b      	ldr	r3, [r5, #0]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d000      	beq.n	8006bf4 <_lseek_r+0x20>
 8006bf2:	6023      	str	r3, [r4, #0]
 8006bf4:	bd70      	pop	{r4, r5, r6, pc}
 8006bf6:	46c0      	nop			@ (mov r8, r8)
 8006bf8:	2000049c 	.word	0x2000049c

08006bfc <_read_r>:
 8006bfc:	b570      	push	{r4, r5, r6, lr}
 8006bfe:	0004      	movs	r4, r0
 8006c00:	0008      	movs	r0, r1
 8006c02:	0011      	movs	r1, r2
 8006c04:	001a      	movs	r2, r3
 8006c06:	2300      	movs	r3, #0
 8006c08:	4d05      	ldr	r5, [pc, #20]	@ (8006c20 <_read_r+0x24>)
 8006c0a:	602b      	str	r3, [r5, #0]
 8006c0c:	f7fc f89e 	bl	8002d4c <_read>
 8006c10:	1c43      	adds	r3, r0, #1
 8006c12:	d103      	bne.n	8006c1c <_read_r+0x20>
 8006c14:	682b      	ldr	r3, [r5, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d000      	beq.n	8006c1c <_read_r+0x20>
 8006c1a:	6023      	str	r3, [r4, #0]
 8006c1c:	bd70      	pop	{r4, r5, r6, pc}
 8006c1e:	46c0      	nop			@ (mov r8, r8)
 8006c20:	2000049c 	.word	0x2000049c

08006c24 <_write_r>:
 8006c24:	b570      	push	{r4, r5, r6, lr}
 8006c26:	0004      	movs	r4, r0
 8006c28:	0008      	movs	r0, r1
 8006c2a:	0011      	movs	r1, r2
 8006c2c:	001a      	movs	r2, r3
 8006c2e:	2300      	movs	r3, #0
 8006c30:	4d05      	ldr	r5, [pc, #20]	@ (8006c48 <_write_r+0x24>)
 8006c32:	602b      	str	r3, [r5, #0]
 8006c34:	f7fc f8a7 	bl	8002d86 <_write>
 8006c38:	1c43      	adds	r3, r0, #1
 8006c3a:	d103      	bne.n	8006c44 <_write_r+0x20>
 8006c3c:	682b      	ldr	r3, [r5, #0]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d000      	beq.n	8006c44 <_write_r+0x20>
 8006c42:	6023      	str	r3, [r4, #0]
 8006c44:	bd70      	pop	{r4, r5, r6, pc}
 8006c46:	46c0      	nop			@ (mov r8, r8)
 8006c48:	2000049c 	.word	0x2000049c

08006c4c <__errno>:
 8006c4c:	4b01      	ldr	r3, [pc, #4]	@ (8006c54 <__errno+0x8>)
 8006c4e:	6818      	ldr	r0, [r3, #0]
 8006c50:	4770      	bx	lr
 8006c52:	46c0      	nop			@ (mov r8, r8)
 8006c54:	20000018 	.word	0x20000018

08006c58 <__libc_init_array>:
 8006c58:	b570      	push	{r4, r5, r6, lr}
 8006c5a:	2600      	movs	r6, #0
 8006c5c:	4c0c      	ldr	r4, [pc, #48]	@ (8006c90 <__libc_init_array+0x38>)
 8006c5e:	4d0d      	ldr	r5, [pc, #52]	@ (8006c94 <__libc_init_array+0x3c>)
 8006c60:	1b64      	subs	r4, r4, r5
 8006c62:	10a4      	asrs	r4, r4, #2
 8006c64:	42a6      	cmp	r6, r4
 8006c66:	d109      	bne.n	8006c7c <__libc_init_array+0x24>
 8006c68:	2600      	movs	r6, #0
 8006c6a:	f002 f8f3 	bl	8008e54 <_init>
 8006c6e:	4c0a      	ldr	r4, [pc, #40]	@ (8006c98 <__libc_init_array+0x40>)
 8006c70:	4d0a      	ldr	r5, [pc, #40]	@ (8006c9c <__libc_init_array+0x44>)
 8006c72:	1b64      	subs	r4, r4, r5
 8006c74:	10a4      	asrs	r4, r4, #2
 8006c76:	42a6      	cmp	r6, r4
 8006c78:	d105      	bne.n	8006c86 <__libc_init_array+0x2e>
 8006c7a:	bd70      	pop	{r4, r5, r6, pc}
 8006c7c:	00b3      	lsls	r3, r6, #2
 8006c7e:	58eb      	ldr	r3, [r5, r3]
 8006c80:	4798      	blx	r3
 8006c82:	3601      	adds	r6, #1
 8006c84:	e7ee      	b.n	8006c64 <__libc_init_array+0xc>
 8006c86:	00b3      	lsls	r3, r6, #2
 8006c88:	58eb      	ldr	r3, [r5, r3]
 8006c8a:	4798      	blx	r3
 8006c8c:	3601      	adds	r6, #1
 8006c8e:	e7f2      	b.n	8006c76 <__libc_init_array+0x1e>
 8006c90:	080092bc 	.word	0x080092bc
 8006c94:	080092bc 	.word	0x080092bc
 8006c98:	080092c0 	.word	0x080092c0
 8006c9c:	080092bc 	.word	0x080092bc

08006ca0 <__retarget_lock_init_recursive>:
 8006ca0:	4770      	bx	lr

08006ca2 <__retarget_lock_acquire_recursive>:
 8006ca2:	4770      	bx	lr

08006ca4 <__retarget_lock_release_recursive>:
 8006ca4:	4770      	bx	lr

08006ca6 <memchr>:
 8006ca6:	b2c9      	uxtb	r1, r1
 8006ca8:	1882      	adds	r2, r0, r2
 8006caa:	4290      	cmp	r0, r2
 8006cac:	d101      	bne.n	8006cb2 <memchr+0xc>
 8006cae:	2000      	movs	r0, #0
 8006cb0:	4770      	bx	lr
 8006cb2:	7803      	ldrb	r3, [r0, #0]
 8006cb4:	428b      	cmp	r3, r1
 8006cb6:	d0fb      	beq.n	8006cb0 <memchr+0xa>
 8006cb8:	3001      	adds	r0, #1
 8006cba:	e7f6      	b.n	8006caa <memchr+0x4>

08006cbc <quorem>:
 8006cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cbe:	6903      	ldr	r3, [r0, #16]
 8006cc0:	690c      	ldr	r4, [r1, #16]
 8006cc2:	b089      	sub	sp, #36	@ 0x24
 8006cc4:	9003      	str	r0, [sp, #12]
 8006cc6:	9106      	str	r1, [sp, #24]
 8006cc8:	2000      	movs	r0, #0
 8006cca:	42a3      	cmp	r3, r4
 8006ccc:	db63      	blt.n	8006d96 <quorem+0xda>
 8006cce:	000b      	movs	r3, r1
 8006cd0:	3c01      	subs	r4, #1
 8006cd2:	3314      	adds	r3, #20
 8006cd4:	00a5      	lsls	r5, r4, #2
 8006cd6:	9304      	str	r3, [sp, #16]
 8006cd8:	195b      	adds	r3, r3, r5
 8006cda:	9305      	str	r3, [sp, #20]
 8006cdc:	9b03      	ldr	r3, [sp, #12]
 8006cde:	3314      	adds	r3, #20
 8006ce0:	9301      	str	r3, [sp, #4]
 8006ce2:	195d      	adds	r5, r3, r5
 8006ce4:	9b05      	ldr	r3, [sp, #20]
 8006ce6:	682f      	ldr	r7, [r5, #0]
 8006ce8:	681e      	ldr	r6, [r3, #0]
 8006cea:	0038      	movs	r0, r7
 8006cec:	3601      	adds	r6, #1
 8006cee:	0031      	movs	r1, r6
 8006cf0:	f7f9 fa24 	bl	800013c <__udivsi3>
 8006cf4:	9002      	str	r0, [sp, #8]
 8006cf6:	42b7      	cmp	r7, r6
 8006cf8:	d327      	bcc.n	8006d4a <quorem+0x8e>
 8006cfa:	9b04      	ldr	r3, [sp, #16]
 8006cfc:	2700      	movs	r7, #0
 8006cfe:	469c      	mov	ip, r3
 8006d00:	9e01      	ldr	r6, [sp, #4]
 8006d02:	9707      	str	r7, [sp, #28]
 8006d04:	4662      	mov	r2, ip
 8006d06:	ca08      	ldmia	r2!, {r3}
 8006d08:	6830      	ldr	r0, [r6, #0]
 8006d0a:	4694      	mov	ip, r2
 8006d0c:	9a02      	ldr	r2, [sp, #8]
 8006d0e:	b299      	uxth	r1, r3
 8006d10:	4351      	muls	r1, r2
 8006d12:	0c1b      	lsrs	r3, r3, #16
 8006d14:	4353      	muls	r3, r2
 8006d16:	19c9      	adds	r1, r1, r7
 8006d18:	0c0a      	lsrs	r2, r1, #16
 8006d1a:	189b      	adds	r3, r3, r2
 8006d1c:	b289      	uxth	r1, r1
 8006d1e:	b282      	uxth	r2, r0
 8006d20:	1a52      	subs	r2, r2, r1
 8006d22:	9907      	ldr	r1, [sp, #28]
 8006d24:	0c1f      	lsrs	r7, r3, #16
 8006d26:	1852      	adds	r2, r2, r1
 8006d28:	0c00      	lsrs	r0, r0, #16
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	1411      	asrs	r1, r2, #16
 8006d2e:	1ac3      	subs	r3, r0, r3
 8006d30:	185b      	adds	r3, r3, r1
 8006d32:	1419      	asrs	r1, r3, #16
 8006d34:	b292      	uxth	r2, r2
 8006d36:	041b      	lsls	r3, r3, #16
 8006d38:	431a      	orrs	r2, r3
 8006d3a:	9b05      	ldr	r3, [sp, #20]
 8006d3c:	9107      	str	r1, [sp, #28]
 8006d3e:	c604      	stmia	r6!, {r2}
 8006d40:	4563      	cmp	r3, ip
 8006d42:	d2df      	bcs.n	8006d04 <quorem+0x48>
 8006d44:	682b      	ldr	r3, [r5, #0]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d02b      	beq.n	8006da2 <quorem+0xe6>
 8006d4a:	9906      	ldr	r1, [sp, #24]
 8006d4c:	9803      	ldr	r0, [sp, #12]
 8006d4e:	f001 f9b7 	bl	80080c0 <__mcmp>
 8006d52:	2800      	cmp	r0, #0
 8006d54:	db1e      	blt.n	8006d94 <quorem+0xd8>
 8006d56:	2600      	movs	r6, #0
 8006d58:	9d01      	ldr	r5, [sp, #4]
 8006d5a:	9904      	ldr	r1, [sp, #16]
 8006d5c:	c901      	ldmia	r1!, {r0}
 8006d5e:	682b      	ldr	r3, [r5, #0]
 8006d60:	b287      	uxth	r7, r0
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	1bd2      	subs	r2, r2, r7
 8006d66:	1992      	adds	r2, r2, r6
 8006d68:	0c00      	lsrs	r0, r0, #16
 8006d6a:	0c1b      	lsrs	r3, r3, #16
 8006d6c:	1a1b      	subs	r3, r3, r0
 8006d6e:	1410      	asrs	r0, r2, #16
 8006d70:	181b      	adds	r3, r3, r0
 8006d72:	141e      	asrs	r6, r3, #16
 8006d74:	b292      	uxth	r2, r2
 8006d76:	041b      	lsls	r3, r3, #16
 8006d78:	431a      	orrs	r2, r3
 8006d7a:	9b05      	ldr	r3, [sp, #20]
 8006d7c:	c504      	stmia	r5!, {r2}
 8006d7e:	428b      	cmp	r3, r1
 8006d80:	d2ec      	bcs.n	8006d5c <quorem+0xa0>
 8006d82:	9a01      	ldr	r2, [sp, #4]
 8006d84:	00a3      	lsls	r3, r4, #2
 8006d86:	18d3      	adds	r3, r2, r3
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	2a00      	cmp	r2, #0
 8006d8c:	d014      	beq.n	8006db8 <quorem+0xfc>
 8006d8e:	9b02      	ldr	r3, [sp, #8]
 8006d90:	3301      	adds	r3, #1
 8006d92:	9302      	str	r3, [sp, #8]
 8006d94:	9802      	ldr	r0, [sp, #8]
 8006d96:	b009      	add	sp, #36	@ 0x24
 8006d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d9a:	682b      	ldr	r3, [r5, #0]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d104      	bne.n	8006daa <quorem+0xee>
 8006da0:	3c01      	subs	r4, #1
 8006da2:	9b01      	ldr	r3, [sp, #4]
 8006da4:	3d04      	subs	r5, #4
 8006da6:	42ab      	cmp	r3, r5
 8006da8:	d3f7      	bcc.n	8006d9a <quorem+0xde>
 8006daa:	9b03      	ldr	r3, [sp, #12]
 8006dac:	611c      	str	r4, [r3, #16]
 8006dae:	e7cc      	b.n	8006d4a <quorem+0x8e>
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	2a00      	cmp	r2, #0
 8006db4:	d104      	bne.n	8006dc0 <quorem+0x104>
 8006db6:	3c01      	subs	r4, #1
 8006db8:	9a01      	ldr	r2, [sp, #4]
 8006dba:	3b04      	subs	r3, #4
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d3f7      	bcc.n	8006db0 <quorem+0xf4>
 8006dc0:	9b03      	ldr	r3, [sp, #12]
 8006dc2:	611c      	str	r4, [r3, #16]
 8006dc4:	e7e3      	b.n	8006d8e <quorem+0xd2>
	...

08006dc8 <_dtoa_r>:
 8006dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006dca:	0014      	movs	r4, r2
 8006dcc:	001d      	movs	r5, r3
 8006dce:	69c6      	ldr	r6, [r0, #28]
 8006dd0:	b09d      	sub	sp, #116	@ 0x74
 8006dd2:	940a      	str	r4, [sp, #40]	@ 0x28
 8006dd4:	950b      	str	r5, [sp, #44]	@ 0x2c
 8006dd6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8006dd8:	9003      	str	r0, [sp, #12]
 8006dda:	2e00      	cmp	r6, #0
 8006ddc:	d10f      	bne.n	8006dfe <_dtoa_r+0x36>
 8006dde:	2010      	movs	r0, #16
 8006de0:	f000 fe2c 	bl	8007a3c <malloc>
 8006de4:	9b03      	ldr	r3, [sp, #12]
 8006de6:	1e02      	subs	r2, r0, #0
 8006de8:	61d8      	str	r0, [r3, #28]
 8006dea:	d104      	bne.n	8006df6 <_dtoa_r+0x2e>
 8006dec:	21ef      	movs	r1, #239	@ 0xef
 8006dee:	4bc7      	ldr	r3, [pc, #796]	@ (800710c <_dtoa_r+0x344>)
 8006df0:	48c7      	ldr	r0, [pc, #796]	@ (8007110 <_dtoa_r+0x348>)
 8006df2:	f001 fcb9 	bl	8008768 <__assert_func>
 8006df6:	6046      	str	r6, [r0, #4]
 8006df8:	6086      	str	r6, [r0, #8]
 8006dfa:	6006      	str	r6, [r0, #0]
 8006dfc:	60c6      	str	r6, [r0, #12]
 8006dfe:	9b03      	ldr	r3, [sp, #12]
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	6819      	ldr	r1, [r3, #0]
 8006e04:	2900      	cmp	r1, #0
 8006e06:	d00b      	beq.n	8006e20 <_dtoa_r+0x58>
 8006e08:	685a      	ldr	r2, [r3, #4]
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	4093      	lsls	r3, r2
 8006e0e:	604a      	str	r2, [r1, #4]
 8006e10:	608b      	str	r3, [r1, #8]
 8006e12:	9803      	ldr	r0, [sp, #12]
 8006e14:	f000 ff12 	bl	8007c3c <_Bfree>
 8006e18:	2200      	movs	r2, #0
 8006e1a:	9b03      	ldr	r3, [sp, #12]
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	601a      	str	r2, [r3, #0]
 8006e20:	2d00      	cmp	r5, #0
 8006e22:	da1e      	bge.n	8006e62 <_dtoa_r+0x9a>
 8006e24:	2301      	movs	r3, #1
 8006e26:	603b      	str	r3, [r7, #0]
 8006e28:	006b      	lsls	r3, r5, #1
 8006e2a:	085b      	lsrs	r3, r3, #1
 8006e2c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e2e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006e30:	4bb8      	ldr	r3, [pc, #736]	@ (8007114 <_dtoa_r+0x34c>)
 8006e32:	4ab8      	ldr	r2, [pc, #736]	@ (8007114 <_dtoa_r+0x34c>)
 8006e34:	403b      	ands	r3, r7
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d116      	bne.n	8006e68 <_dtoa_r+0xa0>
 8006e3a:	4bb7      	ldr	r3, [pc, #732]	@ (8007118 <_dtoa_r+0x350>)
 8006e3c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	033b      	lsls	r3, r7, #12
 8006e42:	0b1b      	lsrs	r3, r3, #12
 8006e44:	4323      	orrs	r3, r4
 8006e46:	d101      	bne.n	8006e4c <_dtoa_r+0x84>
 8006e48:	f000 fd80 	bl	800794c <_dtoa_r+0xb84>
 8006e4c:	4bb3      	ldr	r3, [pc, #716]	@ (800711c <_dtoa_r+0x354>)
 8006e4e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006e50:	9308      	str	r3, [sp, #32]
 8006e52:	2a00      	cmp	r2, #0
 8006e54:	d002      	beq.n	8006e5c <_dtoa_r+0x94>
 8006e56:	4bb2      	ldr	r3, [pc, #712]	@ (8007120 <_dtoa_r+0x358>)
 8006e58:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006e5a:	6013      	str	r3, [r2, #0]
 8006e5c:	9808      	ldr	r0, [sp, #32]
 8006e5e:	b01d      	add	sp, #116	@ 0x74
 8006e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e62:	2300      	movs	r3, #0
 8006e64:	603b      	str	r3, [r7, #0]
 8006e66:	e7e2      	b.n	8006e2e <_dtoa_r+0x66>
 8006e68:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e6c:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e6e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e70:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006e72:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006e74:	2200      	movs	r2, #0
 8006e76:	2300      	movs	r3, #0
 8006e78:	f7f9 fae6 	bl	8000448 <__aeabi_dcmpeq>
 8006e7c:	1e06      	subs	r6, r0, #0
 8006e7e:	d00b      	beq.n	8006e98 <_dtoa_r+0xd0>
 8006e80:	2301      	movs	r3, #1
 8006e82:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006e84:	6013      	str	r3, [r2, #0]
 8006e86:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d002      	beq.n	8006e92 <_dtoa_r+0xca>
 8006e8c:	4ba5      	ldr	r3, [pc, #660]	@ (8007124 <_dtoa_r+0x35c>)
 8006e8e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006e90:	6013      	str	r3, [r2, #0]
 8006e92:	4ba5      	ldr	r3, [pc, #660]	@ (8007128 <_dtoa_r+0x360>)
 8006e94:	9308      	str	r3, [sp, #32]
 8006e96:	e7e1      	b.n	8006e5c <_dtoa_r+0x94>
 8006e98:	ab1a      	add	r3, sp, #104	@ 0x68
 8006e9a:	9301      	str	r3, [sp, #4]
 8006e9c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006e9e:	9300      	str	r3, [sp, #0]
 8006ea0:	9803      	ldr	r0, [sp, #12]
 8006ea2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006ea4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ea6:	f001 f9c1 	bl	800822c <__d2b>
 8006eaa:	007a      	lsls	r2, r7, #1
 8006eac:	9005      	str	r0, [sp, #20]
 8006eae:	0d52      	lsrs	r2, r2, #21
 8006eb0:	d100      	bne.n	8006eb4 <_dtoa_r+0xec>
 8006eb2:	e07b      	b.n	8006fac <_dtoa_r+0x1e4>
 8006eb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006eb6:	9618      	str	r6, [sp, #96]	@ 0x60
 8006eb8:	0319      	lsls	r1, r3, #12
 8006eba:	4b9c      	ldr	r3, [pc, #624]	@ (800712c <_dtoa_r+0x364>)
 8006ebc:	0b09      	lsrs	r1, r1, #12
 8006ebe:	430b      	orrs	r3, r1
 8006ec0:	499b      	ldr	r1, [pc, #620]	@ (8007130 <_dtoa_r+0x368>)
 8006ec2:	1857      	adds	r7, r2, r1
 8006ec4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006ec6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006ec8:	0019      	movs	r1, r3
 8006eca:	2200      	movs	r2, #0
 8006ecc:	4b99      	ldr	r3, [pc, #612]	@ (8007134 <_dtoa_r+0x36c>)
 8006ece:	f7fa febb 	bl	8001c48 <__aeabi_dsub>
 8006ed2:	4a99      	ldr	r2, [pc, #612]	@ (8007138 <_dtoa_r+0x370>)
 8006ed4:	4b99      	ldr	r3, [pc, #612]	@ (800713c <_dtoa_r+0x374>)
 8006ed6:	f7fa fbd1 	bl	800167c <__aeabi_dmul>
 8006eda:	4a99      	ldr	r2, [pc, #612]	@ (8007140 <_dtoa_r+0x378>)
 8006edc:	4b99      	ldr	r3, [pc, #612]	@ (8007144 <_dtoa_r+0x37c>)
 8006ede:	f7f9 fbcd 	bl	800067c <__aeabi_dadd>
 8006ee2:	0004      	movs	r4, r0
 8006ee4:	0038      	movs	r0, r7
 8006ee6:	000d      	movs	r5, r1
 8006ee8:	f7fb fb16 	bl	8002518 <__aeabi_i2d>
 8006eec:	4a96      	ldr	r2, [pc, #600]	@ (8007148 <_dtoa_r+0x380>)
 8006eee:	4b97      	ldr	r3, [pc, #604]	@ (800714c <_dtoa_r+0x384>)
 8006ef0:	f7fa fbc4 	bl	800167c <__aeabi_dmul>
 8006ef4:	0002      	movs	r2, r0
 8006ef6:	000b      	movs	r3, r1
 8006ef8:	0020      	movs	r0, r4
 8006efa:	0029      	movs	r1, r5
 8006efc:	f7f9 fbbe 	bl	800067c <__aeabi_dadd>
 8006f00:	0004      	movs	r4, r0
 8006f02:	000d      	movs	r5, r1
 8006f04:	f7fb facc 	bl	80024a0 <__aeabi_d2iz>
 8006f08:	2200      	movs	r2, #0
 8006f0a:	9004      	str	r0, [sp, #16]
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	0020      	movs	r0, r4
 8006f10:	0029      	movs	r1, r5
 8006f12:	f7f9 fa9f 	bl	8000454 <__aeabi_dcmplt>
 8006f16:	2800      	cmp	r0, #0
 8006f18:	d00b      	beq.n	8006f32 <_dtoa_r+0x16a>
 8006f1a:	9804      	ldr	r0, [sp, #16]
 8006f1c:	f7fb fafc 	bl	8002518 <__aeabi_i2d>
 8006f20:	002b      	movs	r3, r5
 8006f22:	0022      	movs	r2, r4
 8006f24:	f7f9 fa90 	bl	8000448 <__aeabi_dcmpeq>
 8006f28:	4243      	negs	r3, r0
 8006f2a:	4158      	adcs	r0, r3
 8006f2c:	9b04      	ldr	r3, [sp, #16]
 8006f2e:	1a1b      	subs	r3, r3, r0
 8006f30:	9304      	str	r3, [sp, #16]
 8006f32:	2301      	movs	r3, #1
 8006f34:	9315      	str	r3, [sp, #84]	@ 0x54
 8006f36:	9b04      	ldr	r3, [sp, #16]
 8006f38:	2b16      	cmp	r3, #22
 8006f3a:	d810      	bhi.n	8006f5e <_dtoa_r+0x196>
 8006f3c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006f3e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006f40:	9a04      	ldr	r2, [sp, #16]
 8006f42:	4b83      	ldr	r3, [pc, #524]	@ (8007150 <_dtoa_r+0x388>)
 8006f44:	00d2      	lsls	r2, r2, #3
 8006f46:	189b      	adds	r3, r3, r2
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	f7f9 fa82 	bl	8000454 <__aeabi_dcmplt>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	d047      	beq.n	8006fe4 <_dtoa_r+0x21c>
 8006f54:	9b04      	ldr	r3, [sp, #16]
 8006f56:	3b01      	subs	r3, #1
 8006f58:	9304      	str	r3, [sp, #16]
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	9315      	str	r3, [sp, #84]	@ 0x54
 8006f5e:	2200      	movs	r2, #0
 8006f60:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006f62:	9206      	str	r2, [sp, #24]
 8006f64:	1bdb      	subs	r3, r3, r7
 8006f66:	1e5a      	subs	r2, r3, #1
 8006f68:	d53e      	bpl.n	8006fe8 <_dtoa_r+0x220>
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	1ad3      	subs	r3, r2, r3
 8006f6e:	9306      	str	r3, [sp, #24]
 8006f70:	2300      	movs	r3, #0
 8006f72:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f74:	9b04      	ldr	r3, [sp, #16]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	db38      	blt.n	8006fec <_dtoa_r+0x224>
 8006f7a:	9a04      	ldr	r2, [sp, #16]
 8006f7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f7e:	4694      	mov	ip, r2
 8006f80:	4463      	add	r3, ip
 8006f82:	930d      	str	r3, [sp, #52]	@ 0x34
 8006f84:	2300      	movs	r3, #0
 8006f86:	9214      	str	r2, [sp, #80]	@ 0x50
 8006f88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006f8a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006f8c:	2401      	movs	r4, #1
 8006f8e:	2b09      	cmp	r3, #9
 8006f90:	d862      	bhi.n	8007058 <_dtoa_r+0x290>
 8006f92:	2b05      	cmp	r3, #5
 8006f94:	dd02      	ble.n	8006f9c <_dtoa_r+0x1d4>
 8006f96:	2400      	movs	r4, #0
 8006f98:	3b04      	subs	r3, #4
 8006f9a:	9322      	str	r3, [sp, #136]	@ 0x88
 8006f9c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006f9e:	1e98      	subs	r0, r3, #2
 8006fa0:	2803      	cmp	r0, #3
 8006fa2:	d863      	bhi.n	800706c <_dtoa_r+0x2a4>
 8006fa4:	f7f9 f8b6 	bl	8000114 <__gnu_thumb1_case_uqi>
 8006fa8:	2b385654 	.word	0x2b385654
 8006fac:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006fae:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8006fb0:	18f6      	adds	r6, r6, r3
 8006fb2:	4b68      	ldr	r3, [pc, #416]	@ (8007154 <_dtoa_r+0x38c>)
 8006fb4:	18f2      	adds	r2, r6, r3
 8006fb6:	2a20      	cmp	r2, #32
 8006fb8:	dd0f      	ble.n	8006fda <_dtoa_r+0x212>
 8006fba:	2340      	movs	r3, #64	@ 0x40
 8006fbc:	1a9b      	subs	r3, r3, r2
 8006fbe:	409f      	lsls	r7, r3
 8006fc0:	4b65      	ldr	r3, [pc, #404]	@ (8007158 <_dtoa_r+0x390>)
 8006fc2:	0038      	movs	r0, r7
 8006fc4:	18f3      	adds	r3, r6, r3
 8006fc6:	40dc      	lsrs	r4, r3
 8006fc8:	4320      	orrs	r0, r4
 8006fca:	f7fb fad3 	bl	8002574 <__aeabi_ui2d>
 8006fce:	2201      	movs	r2, #1
 8006fd0:	4b62      	ldr	r3, [pc, #392]	@ (800715c <_dtoa_r+0x394>)
 8006fd2:	1e77      	subs	r7, r6, #1
 8006fd4:	18cb      	adds	r3, r1, r3
 8006fd6:	9218      	str	r2, [sp, #96]	@ 0x60
 8006fd8:	e776      	b.n	8006ec8 <_dtoa_r+0x100>
 8006fda:	2320      	movs	r3, #32
 8006fdc:	0020      	movs	r0, r4
 8006fde:	1a9b      	subs	r3, r3, r2
 8006fe0:	4098      	lsls	r0, r3
 8006fe2:	e7f2      	b.n	8006fca <_dtoa_r+0x202>
 8006fe4:	9015      	str	r0, [sp, #84]	@ 0x54
 8006fe6:	e7ba      	b.n	8006f5e <_dtoa_r+0x196>
 8006fe8:	920d      	str	r2, [sp, #52]	@ 0x34
 8006fea:	e7c3      	b.n	8006f74 <_dtoa_r+0x1ac>
 8006fec:	9b06      	ldr	r3, [sp, #24]
 8006fee:	9a04      	ldr	r2, [sp, #16]
 8006ff0:	1a9b      	subs	r3, r3, r2
 8006ff2:	9306      	str	r3, [sp, #24]
 8006ff4:	4253      	negs	r3, r2
 8006ff6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	9314      	str	r3, [sp, #80]	@ 0x50
 8006ffc:	e7c5      	b.n	8006f8a <_dtoa_r+0x1c2>
 8006ffe:	2301      	movs	r3, #1
 8007000:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007002:	9310      	str	r3, [sp, #64]	@ 0x40
 8007004:	4694      	mov	ip, r2
 8007006:	9b04      	ldr	r3, [sp, #16]
 8007008:	4463      	add	r3, ip
 800700a:	930e      	str	r3, [sp, #56]	@ 0x38
 800700c:	3301      	adds	r3, #1
 800700e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007010:	2b00      	cmp	r3, #0
 8007012:	dc08      	bgt.n	8007026 <_dtoa_r+0x25e>
 8007014:	2301      	movs	r3, #1
 8007016:	e006      	b.n	8007026 <_dtoa_r+0x25e>
 8007018:	2301      	movs	r3, #1
 800701a:	9310      	str	r3, [sp, #64]	@ 0x40
 800701c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800701e:	2b00      	cmp	r3, #0
 8007020:	dd28      	ble.n	8007074 <_dtoa_r+0x2ac>
 8007022:	930e      	str	r3, [sp, #56]	@ 0x38
 8007024:	9309      	str	r3, [sp, #36]	@ 0x24
 8007026:	9a03      	ldr	r2, [sp, #12]
 8007028:	2100      	movs	r1, #0
 800702a:	69d0      	ldr	r0, [r2, #28]
 800702c:	2204      	movs	r2, #4
 800702e:	0015      	movs	r5, r2
 8007030:	3514      	adds	r5, #20
 8007032:	429d      	cmp	r5, r3
 8007034:	d923      	bls.n	800707e <_dtoa_r+0x2b6>
 8007036:	6041      	str	r1, [r0, #4]
 8007038:	9803      	ldr	r0, [sp, #12]
 800703a:	f000 fdbb 	bl	8007bb4 <_Balloc>
 800703e:	9008      	str	r0, [sp, #32]
 8007040:	2800      	cmp	r0, #0
 8007042:	d11f      	bne.n	8007084 <_dtoa_r+0x2bc>
 8007044:	21b0      	movs	r1, #176	@ 0xb0
 8007046:	4b46      	ldr	r3, [pc, #280]	@ (8007160 <_dtoa_r+0x398>)
 8007048:	4831      	ldr	r0, [pc, #196]	@ (8007110 <_dtoa_r+0x348>)
 800704a:	9a08      	ldr	r2, [sp, #32]
 800704c:	31ff      	adds	r1, #255	@ 0xff
 800704e:	e6d0      	b.n	8006df2 <_dtoa_r+0x2a>
 8007050:	2300      	movs	r3, #0
 8007052:	e7e2      	b.n	800701a <_dtoa_r+0x252>
 8007054:	2300      	movs	r3, #0
 8007056:	e7d3      	b.n	8007000 <_dtoa_r+0x238>
 8007058:	2300      	movs	r3, #0
 800705a:	9410      	str	r4, [sp, #64]	@ 0x40
 800705c:	9322      	str	r3, [sp, #136]	@ 0x88
 800705e:	3b01      	subs	r3, #1
 8007060:	2200      	movs	r2, #0
 8007062:	930e      	str	r3, [sp, #56]	@ 0x38
 8007064:	9309      	str	r3, [sp, #36]	@ 0x24
 8007066:	3313      	adds	r3, #19
 8007068:	9223      	str	r2, [sp, #140]	@ 0x8c
 800706a:	e7dc      	b.n	8007026 <_dtoa_r+0x25e>
 800706c:	2301      	movs	r3, #1
 800706e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007070:	3b02      	subs	r3, #2
 8007072:	e7f5      	b.n	8007060 <_dtoa_r+0x298>
 8007074:	2301      	movs	r3, #1
 8007076:	001a      	movs	r2, r3
 8007078:	930e      	str	r3, [sp, #56]	@ 0x38
 800707a:	9309      	str	r3, [sp, #36]	@ 0x24
 800707c:	e7f4      	b.n	8007068 <_dtoa_r+0x2a0>
 800707e:	3101      	adds	r1, #1
 8007080:	0052      	lsls	r2, r2, #1
 8007082:	e7d4      	b.n	800702e <_dtoa_r+0x266>
 8007084:	9b03      	ldr	r3, [sp, #12]
 8007086:	9a08      	ldr	r2, [sp, #32]
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800708e:	2b0e      	cmp	r3, #14
 8007090:	d900      	bls.n	8007094 <_dtoa_r+0x2cc>
 8007092:	e0d6      	b.n	8007242 <_dtoa_r+0x47a>
 8007094:	2c00      	cmp	r4, #0
 8007096:	d100      	bne.n	800709a <_dtoa_r+0x2d2>
 8007098:	e0d3      	b.n	8007242 <_dtoa_r+0x47a>
 800709a:	9b04      	ldr	r3, [sp, #16]
 800709c:	2b00      	cmp	r3, #0
 800709e:	dd63      	ble.n	8007168 <_dtoa_r+0x3a0>
 80070a0:	210f      	movs	r1, #15
 80070a2:	9a04      	ldr	r2, [sp, #16]
 80070a4:	4b2a      	ldr	r3, [pc, #168]	@ (8007150 <_dtoa_r+0x388>)
 80070a6:	400a      	ands	r2, r1
 80070a8:	00d2      	lsls	r2, r2, #3
 80070aa:	189b      	adds	r3, r3, r2
 80070ac:	681e      	ldr	r6, [r3, #0]
 80070ae:	685f      	ldr	r7, [r3, #4]
 80070b0:	9b04      	ldr	r3, [sp, #16]
 80070b2:	2402      	movs	r4, #2
 80070b4:	111d      	asrs	r5, r3, #4
 80070b6:	05db      	lsls	r3, r3, #23
 80070b8:	d50a      	bpl.n	80070d0 <_dtoa_r+0x308>
 80070ba:	4b2a      	ldr	r3, [pc, #168]	@ (8007164 <_dtoa_r+0x39c>)
 80070bc:	400d      	ands	r5, r1
 80070be:	6a1a      	ldr	r2, [r3, #32]
 80070c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c2:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80070c4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80070c6:	f7f9 fe9f 	bl	8000e08 <__aeabi_ddiv>
 80070ca:	900a      	str	r0, [sp, #40]	@ 0x28
 80070cc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80070ce:	3401      	adds	r4, #1
 80070d0:	4b24      	ldr	r3, [pc, #144]	@ (8007164 <_dtoa_r+0x39c>)
 80070d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80070d4:	2d00      	cmp	r5, #0
 80070d6:	d108      	bne.n	80070ea <_dtoa_r+0x322>
 80070d8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80070da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80070dc:	0032      	movs	r2, r6
 80070de:	003b      	movs	r3, r7
 80070e0:	f7f9 fe92 	bl	8000e08 <__aeabi_ddiv>
 80070e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80070e6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80070e8:	e059      	b.n	800719e <_dtoa_r+0x3d6>
 80070ea:	2301      	movs	r3, #1
 80070ec:	421d      	tst	r5, r3
 80070ee:	d009      	beq.n	8007104 <_dtoa_r+0x33c>
 80070f0:	18e4      	adds	r4, r4, r3
 80070f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070f4:	0030      	movs	r0, r6
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	0039      	movs	r1, r7
 80070fc:	f7fa fabe 	bl	800167c <__aeabi_dmul>
 8007100:	0006      	movs	r6, r0
 8007102:	000f      	movs	r7, r1
 8007104:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007106:	106d      	asrs	r5, r5, #1
 8007108:	3308      	adds	r3, #8
 800710a:	e7e2      	b.n	80070d2 <_dtoa_r+0x30a>
 800710c:	08008f81 	.word	0x08008f81
 8007110:	08008f98 	.word	0x08008f98
 8007114:	7ff00000 	.word	0x7ff00000
 8007118:	0000270f 	.word	0x0000270f
 800711c:	08008f7d 	.word	0x08008f7d
 8007120:	08008f80 	.word	0x08008f80
 8007124:	08008f51 	.word	0x08008f51
 8007128:	08008f50 	.word	0x08008f50
 800712c:	3ff00000 	.word	0x3ff00000
 8007130:	fffffc01 	.word	0xfffffc01
 8007134:	3ff80000 	.word	0x3ff80000
 8007138:	636f4361 	.word	0x636f4361
 800713c:	3fd287a7 	.word	0x3fd287a7
 8007140:	8b60c8b3 	.word	0x8b60c8b3
 8007144:	3fc68a28 	.word	0x3fc68a28
 8007148:	509f79fb 	.word	0x509f79fb
 800714c:	3fd34413 	.word	0x3fd34413
 8007150:	080090e8 	.word	0x080090e8
 8007154:	00000432 	.word	0x00000432
 8007158:	00000412 	.word	0x00000412
 800715c:	fe100000 	.word	0xfe100000
 8007160:	08008ff0 	.word	0x08008ff0
 8007164:	080090c0 	.word	0x080090c0
 8007168:	9b04      	ldr	r3, [sp, #16]
 800716a:	2402      	movs	r4, #2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d016      	beq.n	800719e <_dtoa_r+0x3d6>
 8007170:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007172:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007174:	220f      	movs	r2, #15
 8007176:	425d      	negs	r5, r3
 8007178:	402a      	ands	r2, r5
 800717a:	4bd5      	ldr	r3, [pc, #852]	@ (80074d0 <_dtoa_r+0x708>)
 800717c:	00d2      	lsls	r2, r2, #3
 800717e:	189b      	adds	r3, r3, r2
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	f7fa fa7a 	bl	800167c <__aeabi_dmul>
 8007188:	2701      	movs	r7, #1
 800718a:	2300      	movs	r3, #0
 800718c:	900a      	str	r0, [sp, #40]	@ 0x28
 800718e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007190:	4ed0      	ldr	r6, [pc, #832]	@ (80074d4 <_dtoa_r+0x70c>)
 8007192:	112d      	asrs	r5, r5, #4
 8007194:	2d00      	cmp	r5, #0
 8007196:	d000      	beq.n	800719a <_dtoa_r+0x3d2>
 8007198:	e095      	b.n	80072c6 <_dtoa_r+0x4fe>
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1a2      	bne.n	80070e4 <_dtoa_r+0x31c>
 800719e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80071a0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80071a2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d100      	bne.n	80071aa <_dtoa_r+0x3e2>
 80071a8:	e098      	b.n	80072dc <_dtoa_r+0x514>
 80071aa:	2200      	movs	r2, #0
 80071ac:	0030      	movs	r0, r6
 80071ae:	0039      	movs	r1, r7
 80071b0:	4bc9      	ldr	r3, [pc, #804]	@ (80074d8 <_dtoa_r+0x710>)
 80071b2:	f7f9 f94f 	bl	8000454 <__aeabi_dcmplt>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	d100      	bne.n	80071bc <_dtoa_r+0x3f4>
 80071ba:	e08f      	b.n	80072dc <_dtoa_r+0x514>
 80071bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d100      	bne.n	80071c4 <_dtoa_r+0x3fc>
 80071c2:	e08b      	b.n	80072dc <_dtoa_r+0x514>
 80071c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	dd37      	ble.n	800723a <_dtoa_r+0x472>
 80071ca:	9b04      	ldr	r3, [sp, #16]
 80071cc:	2200      	movs	r2, #0
 80071ce:	3b01      	subs	r3, #1
 80071d0:	930c      	str	r3, [sp, #48]	@ 0x30
 80071d2:	0030      	movs	r0, r6
 80071d4:	4bc1      	ldr	r3, [pc, #772]	@ (80074dc <_dtoa_r+0x714>)
 80071d6:	0039      	movs	r1, r7
 80071d8:	f7fa fa50 	bl	800167c <__aeabi_dmul>
 80071dc:	900a      	str	r0, [sp, #40]	@ 0x28
 80071de:	910b      	str	r1, [sp, #44]	@ 0x2c
 80071e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071e2:	3401      	adds	r4, #1
 80071e4:	0020      	movs	r0, r4
 80071e6:	9311      	str	r3, [sp, #68]	@ 0x44
 80071e8:	f7fb f996 	bl	8002518 <__aeabi_i2d>
 80071ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071f0:	f7fa fa44 	bl	800167c <__aeabi_dmul>
 80071f4:	4bba      	ldr	r3, [pc, #744]	@ (80074e0 <_dtoa_r+0x718>)
 80071f6:	2200      	movs	r2, #0
 80071f8:	f7f9 fa40 	bl	800067c <__aeabi_dadd>
 80071fc:	4bb9      	ldr	r3, [pc, #740]	@ (80074e4 <_dtoa_r+0x71c>)
 80071fe:	0006      	movs	r6, r0
 8007200:	18cf      	adds	r7, r1, r3
 8007202:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007204:	2b00      	cmp	r3, #0
 8007206:	d16d      	bne.n	80072e4 <_dtoa_r+0x51c>
 8007208:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800720a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800720c:	2200      	movs	r2, #0
 800720e:	4bb6      	ldr	r3, [pc, #728]	@ (80074e8 <_dtoa_r+0x720>)
 8007210:	f7fa fd1a 	bl	8001c48 <__aeabi_dsub>
 8007214:	0032      	movs	r2, r6
 8007216:	003b      	movs	r3, r7
 8007218:	0004      	movs	r4, r0
 800721a:	000d      	movs	r5, r1
 800721c:	f7f9 f92e 	bl	800047c <__aeabi_dcmpgt>
 8007220:	2800      	cmp	r0, #0
 8007222:	d000      	beq.n	8007226 <_dtoa_r+0x45e>
 8007224:	e2b6      	b.n	8007794 <_dtoa_r+0x9cc>
 8007226:	2180      	movs	r1, #128	@ 0x80
 8007228:	0609      	lsls	r1, r1, #24
 800722a:	187b      	adds	r3, r7, r1
 800722c:	0032      	movs	r2, r6
 800722e:	0020      	movs	r0, r4
 8007230:	0029      	movs	r1, r5
 8007232:	f7f9 f90f 	bl	8000454 <__aeabi_dcmplt>
 8007236:	2800      	cmp	r0, #0
 8007238:	d128      	bne.n	800728c <_dtoa_r+0x4c4>
 800723a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800723c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800723e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007240:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007242:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007244:	2b00      	cmp	r3, #0
 8007246:	da00      	bge.n	800724a <_dtoa_r+0x482>
 8007248:	e174      	b.n	8007534 <_dtoa_r+0x76c>
 800724a:	9a04      	ldr	r2, [sp, #16]
 800724c:	2a0e      	cmp	r2, #14
 800724e:	dd00      	ble.n	8007252 <_dtoa_r+0x48a>
 8007250:	e170      	b.n	8007534 <_dtoa_r+0x76c>
 8007252:	4b9f      	ldr	r3, [pc, #636]	@ (80074d0 <_dtoa_r+0x708>)
 8007254:	00d2      	lsls	r2, r2, #3
 8007256:	189b      	adds	r3, r3, r2
 8007258:	685c      	ldr	r4, [r3, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	9306      	str	r3, [sp, #24]
 800725e:	9407      	str	r4, [sp, #28]
 8007260:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007262:	2b00      	cmp	r3, #0
 8007264:	db00      	blt.n	8007268 <_dtoa_r+0x4a0>
 8007266:	e0e7      	b.n	8007438 <_dtoa_r+0x670>
 8007268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800726a:	2b00      	cmp	r3, #0
 800726c:	dd00      	ble.n	8007270 <_dtoa_r+0x4a8>
 800726e:	e0e3      	b.n	8007438 <_dtoa_r+0x670>
 8007270:	d10c      	bne.n	800728c <_dtoa_r+0x4c4>
 8007272:	9806      	ldr	r0, [sp, #24]
 8007274:	9907      	ldr	r1, [sp, #28]
 8007276:	2200      	movs	r2, #0
 8007278:	4b9b      	ldr	r3, [pc, #620]	@ (80074e8 <_dtoa_r+0x720>)
 800727a:	f7fa f9ff 	bl	800167c <__aeabi_dmul>
 800727e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007280:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007282:	f7f9 f905 	bl	8000490 <__aeabi_dcmpge>
 8007286:	2800      	cmp	r0, #0
 8007288:	d100      	bne.n	800728c <_dtoa_r+0x4c4>
 800728a:	e286      	b.n	800779a <_dtoa_r+0x9d2>
 800728c:	2600      	movs	r6, #0
 800728e:	0037      	movs	r7, r6
 8007290:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007292:	9c08      	ldr	r4, [sp, #32]
 8007294:	43db      	mvns	r3, r3
 8007296:	930c      	str	r3, [sp, #48]	@ 0x30
 8007298:	9704      	str	r7, [sp, #16]
 800729a:	2700      	movs	r7, #0
 800729c:	0031      	movs	r1, r6
 800729e:	9803      	ldr	r0, [sp, #12]
 80072a0:	f000 fccc 	bl	8007c3c <_Bfree>
 80072a4:	9b04      	ldr	r3, [sp, #16]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d100      	bne.n	80072ac <_dtoa_r+0x4e4>
 80072aa:	e0bb      	b.n	8007424 <_dtoa_r+0x65c>
 80072ac:	2f00      	cmp	r7, #0
 80072ae:	d005      	beq.n	80072bc <_dtoa_r+0x4f4>
 80072b0:	429f      	cmp	r7, r3
 80072b2:	d003      	beq.n	80072bc <_dtoa_r+0x4f4>
 80072b4:	0039      	movs	r1, r7
 80072b6:	9803      	ldr	r0, [sp, #12]
 80072b8:	f000 fcc0 	bl	8007c3c <_Bfree>
 80072bc:	9904      	ldr	r1, [sp, #16]
 80072be:	9803      	ldr	r0, [sp, #12]
 80072c0:	f000 fcbc 	bl	8007c3c <_Bfree>
 80072c4:	e0ae      	b.n	8007424 <_dtoa_r+0x65c>
 80072c6:	423d      	tst	r5, r7
 80072c8:	d005      	beq.n	80072d6 <_dtoa_r+0x50e>
 80072ca:	6832      	ldr	r2, [r6, #0]
 80072cc:	6873      	ldr	r3, [r6, #4]
 80072ce:	f7fa f9d5 	bl	800167c <__aeabi_dmul>
 80072d2:	003b      	movs	r3, r7
 80072d4:	3401      	adds	r4, #1
 80072d6:	106d      	asrs	r5, r5, #1
 80072d8:	3608      	adds	r6, #8
 80072da:	e75b      	b.n	8007194 <_dtoa_r+0x3cc>
 80072dc:	9b04      	ldr	r3, [sp, #16]
 80072de:	930c      	str	r3, [sp, #48]	@ 0x30
 80072e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072e2:	e77f      	b.n	80071e4 <_dtoa_r+0x41c>
 80072e4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80072e6:	4b7a      	ldr	r3, [pc, #488]	@ (80074d0 <_dtoa_r+0x708>)
 80072e8:	3a01      	subs	r2, #1
 80072ea:	00d2      	lsls	r2, r2, #3
 80072ec:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80072ee:	189b      	adds	r3, r3, r2
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	2900      	cmp	r1, #0
 80072f6:	d04c      	beq.n	8007392 <_dtoa_r+0x5ca>
 80072f8:	2000      	movs	r0, #0
 80072fa:	497c      	ldr	r1, [pc, #496]	@ (80074ec <_dtoa_r+0x724>)
 80072fc:	f7f9 fd84 	bl	8000e08 <__aeabi_ddiv>
 8007300:	0032      	movs	r2, r6
 8007302:	003b      	movs	r3, r7
 8007304:	f7fa fca0 	bl	8001c48 <__aeabi_dsub>
 8007308:	9a08      	ldr	r2, [sp, #32]
 800730a:	0006      	movs	r6, r0
 800730c:	4694      	mov	ip, r2
 800730e:	000f      	movs	r7, r1
 8007310:	9b08      	ldr	r3, [sp, #32]
 8007312:	9316      	str	r3, [sp, #88]	@ 0x58
 8007314:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007316:	4463      	add	r3, ip
 8007318:	9311      	str	r3, [sp, #68]	@ 0x44
 800731a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800731c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800731e:	f7fb f8bf 	bl	80024a0 <__aeabi_d2iz>
 8007322:	0005      	movs	r5, r0
 8007324:	f7fb f8f8 	bl	8002518 <__aeabi_i2d>
 8007328:	0002      	movs	r2, r0
 800732a:	000b      	movs	r3, r1
 800732c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800732e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007330:	f7fa fc8a 	bl	8001c48 <__aeabi_dsub>
 8007334:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007336:	3530      	adds	r5, #48	@ 0x30
 8007338:	1c5c      	adds	r4, r3, #1
 800733a:	701d      	strb	r5, [r3, #0]
 800733c:	0032      	movs	r2, r6
 800733e:	003b      	movs	r3, r7
 8007340:	900a      	str	r0, [sp, #40]	@ 0x28
 8007342:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007344:	f7f9 f886 	bl	8000454 <__aeabi_dcmplt>
 8007348:	2800      	cmp	r0, #0
 800734a:	d16b      	bne.n	8007424 <_dtoa_r+0x65c>
 800734c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800734e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007350:	2000      	movs	r0, #0
 8007352:	4961      	ldr	r1, [pc, #388]	@ (80074d8 <_dtoa_r+0x710>)
 8007354:	f7fa fc78 	bl	8001c48 <__aeabi_dsub>
 8007358:	0032      	movs	r2, r6
 800735a:	003b      	movs	r3, r7
 800735c:	f7f9 f87a 	bl	8000454 <__aeabi_dcmplt>
 8007360:	2800      	cmp	r0, #0
 8007362:	d000      	beq.n	8007366 <_dtoa_r+0x59e>
 8007364:	e0c6      	b.n	80074f4 <_dtoa_r+0x72c>
 8007366:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007368:	42a3      	cmp	r3, r4
 800736a:	d100      	bne.n	800736e <_dtoa_r+0x5a6>
 800736c:	e765      	b.n	800723a <_dtoa_r+0x472>
 800736e:	2200      	movs	r2, #0
 8007370:	0030      	movs	r0, r6
 8007372:	0039      	movs	r1, r7
 8007374:	4b59      	ldr	r3, [pc, #356]	@ (80074dc <_dtoa_r+0x714>)
 8007376:	f7fa f981 	bl	800167c <__aeabi_dmul>
 800737a:	2200      	movs	r2, #0
 800737c:	0006      	movs	r6, r0
 800737e:	000f      	movs	r7, r1
 8007380:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007382:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007384:	4b55      	ldr	r3, [pc, #340]	@ (80074dc <_dtoa_r+0x714>)
 8007386:	f7fa f979 	bl	800167c <__aeabi_dmul>
 800738a:	9416      	str	r4, [sp, #88]	@ 0x58
 800738c:	900a      	str	r0, [sp, #40]	@ 0x28
 800738e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007390:	e7c3      	b.n	800731a <_dtoa_r+0x552>
 8007392:	0030      	movs	r0, r6
 8007394:	0039      	movs	r1, r7
 8007396:	f7fa f971 	bl	800167c <__aeabi_dmul>
 800739a:	9d08      	ldr	r5, [sp, #32]
 800739c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800739e:	002b      	movs	r3, r5
 80073a0:	4694      	mov	ip, r2
 80073a2:	9016      	str	r0, [sp, #88]	@ 0x58
 80073a4:	9117      	str	r1, [sp, #92]	@ 0x5c
 80073a6:	4463      	add	r3, ip
 80073a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80073aa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80073ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80073ae:	f7fb f877 	bl	80024a0 <__aeabi_d2iz>
 80073b2:	0004      	movs	r4, r0
 80073b4:	f7fb f8b0 	bl	8002518 <__aeabi_i2d>
 80073b8:	000b      	movs	r3, r1
 80073ba:	0002      	movs	r2, r0
 80073bc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80073be:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80073c0:	f7fa fc42 	bl	8001c48 <__aeabi_dsub>
 80073c4:	3430      	adds	r4, #48	@ 0x30
 80073c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073c8:	702c      	strb	r4, [r5, #0]
 80073ca:	3501      	adds	r5, #1
 80073cc:	0006      	movs	r6, r0
 80073ce:	000f      	movs	r7, r1
 80073d0:	42ab      	cmp	r3, r5
 80073d2:	d12a      	bne.n	800742a <_dtoa_r+0x662>
 80073d4:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80073d6:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80073d8:	9b08      	ldr	r3, [sp, #32]
 80073da:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80073dc:	469c      	mov	ip, r3
 80073de:	2200      	movs	r2, #0
 80073e0:	4b42      	ldr	r3, [pc, #264]	@ (80074ec <_dtoa_r+0x724>)
 80073e2:	4464      	add	r4, ip
 80073e4:	f7f9 f94a 	bl	800067c <__aeabi_dadd>
 80073e8:	0002      	movs	r2, r0
 80073ea:	000b      	movs	r3, r1
 80073ec:	0030      	movs	r0, r6
 80073ee:	0039      	movs	r1, r7
 80073f0:	f7f9 f844 	bl	800047c <__aeabi_dcmpgt>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d000      	beq.n	80073fa <_dtoa_r+0x632>
 80073f8:	e07c      	b.n	80074f4 <_dtoa_r+0x72c>
 80073fa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80073fc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80073fe:	2000      	movs	r0, #0
 8007400:	493a      	ldr	r1, [pc, #232]	@ (80074ec <_dtoa_r+0x724>)
 8007402:	f7fa fc21 	bl	8001c48 <__aeabi_dsub>
 8007406:	0002      	movs	r2, r0
 8007408:	000b      	movs	r3, r1
 800740a:	0030      	movs	r0, r6
 800740c:	0039      	movs	r1, r7
 800740e:	f7f9 f821 	bl	8000454 <__aeabi_dcmplt>
 8007412:	2800      	cmp	r0, #0
 8007414:	d100      	bne.n	8007418 <_dtoa_r+0x650>
 8007416:	e710      	b.n	800723a <_dtoa_r+0x472>
 8007418:	0023      	movs	r3, r4
 800741a:	3c01      	subs	r4, #1
 800741c:	7822      	ldrb	r2, [r4, #0]
 800741e:	2a30      	cmp	r2, #48	@ 0x30
 8007420:	d0fa      	beq.n	8007418 <_dtoa_r+0x650>
 8007422:	001c      	movs	r4, r3
 8007424:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007426:	9304      	str	r3, [sp, #16]
 8007428:	e042      	b.n	80074b0 <_dtoa_r+0x6e8>
 800742a:	2200      	movs	r2, #0
 800742c:	4b2b      	ldr	r3, [pc, #172]	@ (80074dc <_dtoa_r+0x714>)
 800742e:	f7fa f925 	bl	800167c <__aeabi_dmul>
 8007432:	900a      	str	r0, [sp, #40]	@ 0x28
 8007434:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007436:	e7b8      	b.n	80073aa <_dtoa_r+0x5e2>
 8007438:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800743a:	9d08      	ldr	r5, [sp, #32]
 800743c:	3b01      	subs	r3, #1
 800743e:	195b      	adds	r3, r3, r5
 8007440:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007442:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007444:	930a      	str	r3, [sp, #40]	@ 0x28
 8007446:	9a06      	ldr	r2, [sp, #24]
 8007448:	9b07      	ldr	r3, [sp, #28]
 800744a:	0030      	movs	r0, r6
 800744c:	0039      	movs	r1, r7
 800744e:	f7f9 fcdb 	bl	8000e08 <__aeabi_ddiv>
 8007452:	f7fb f825 	bl	80024a0 <__aeabi_d2iz>
 8007456:	9009      	str	r0, [sp, #36]	@ 0x24
 8007458:	f7fb f85e 	bl	8002518 <__aeabi_i2d>
 800745c:	9a06      	ldr	r2, [sp, #24]
 800745e:	9b07      	ldr	r3, [sp, #28]
 8007460:	f7fa f90c 	bl	800167c <__aeabi_dmul>
 8007464:	0002      	movs	r2, r0
 8007466:	000b      	movs	r3, r1
 8007468:	0030      	movs	r0, r6
 800746a:	0039      	movs	r1, r7
 800746c:	f7fa fbec 	bl	8001c48 <__aeabi_dsub>
 8007470:	002b      	movs	r3, r5
 8007472:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007474:	3501      	adds	r5, #1
 8007476:	3230      	adds	r2, #48	@ 0x30
 8007478:	701a      	strb	r2, [r3, #0]
 800747a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800747c:	002c      	movs	r4, r5
 800747e:	429a      	cmp	r2, r3
 8007480:	d14b      	bne.n	800751a <_dtoa_r+0x752>
 8007482:	0002      	movs	r2, r0
 8007484:	000b      	movs	r3, r1
 8007486:	f7f9 f8f9 	bl	800067c <__aeabi_dadd>
 800748a:	9a06      	ldr	r2, [sp, #24]
 800748c:	9b07      	ldr	r3, [sp, #28]
 800748e:	0006      	movs	r6, r0
 8007490:	000f      	movs	r7, r1
 8007492:	f7f8 fff3 	bl	800047c <__aeabi_dcmpgt>
 8007496:	2800      	cmp	r0, #0
 8007498:	d12a      	bne.n	80074f0 <_dtoa_r+0x728>
 800749a:	9a06      	ldr	r2, [sp, #24]
 800749c:	9b07      	ldr	r3, [sp, #28]
 800749e:	0030      	movs	r0, r6
 80074a0:	0039      	movs	r1, r7
 80074a2:	f7f8 ffd1 	bl	8000448 <__aeabi_dcmpeq>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d002      	beq.n	80074b0 <_dtoa_r+0x6e8>
 80074aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ac:	07dd      	lsls	r5, r3, #31
 80074ae:	d41f      	bmi.n	80074f0 <_dtoa_r+0x728>
 80074b0:	9905      	ldr	r1, [sp, #20]
 80074b2:	9803      	ldr	r0, [sp, #12]
 80074b4:	f000 fbc2 	bl	8007c3c <_Bfree>
 80074b8:	2300      	movs	r3, #0
 80074ba:	7023      	strb	r3, [r4, #0]
 80074bc:	9b04      	ldr	r3, [sp, #16]
 80074be:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80074c0:	3301      	adds	r3, #1
 80074c2:	6013      	str	r3, [r2, #0]
 80074c4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d100      	bne.n	80074cc <_dtoa_r+0x704>
 80074ca:	e4c7      	b.n	8006e5c <_dtoa_r+0x94>
 80074cc:	601c      	str	r4, [r3, #0]
 80074ce:	e4c5      	b.n	8006e5c <_dtoa_r+0x94>
 80074d0:	080090e8 	.word	0x080090e8
 80074d4:	080090c0 	.word	0x080090c0
 80074d8:	3ff00000 	.word	0x3ff00000
 80074dc:	40240000 	.word	0x40240000
 80074e0:	401c0000 	.word	0x401c0000
 80074e4:	fcc00000 	.word	0xfcc00000
 80074e8:	40140000 	.word	0x40140000
 80074ec:	3fe00000 	.word	0x3fe00000
 80074f0:	9b04      	ldr	r3, [sp, #16]
 80074f2:	930c      	str	r3, [sp, #48]	@ 0x30
 80074f4:	0023      	movs	r3, r4
 80074f6:	001c      	movs	r4, r3
 80074f8:	3b01      	subs	r3, #1
 80074fa:	781a      	ldrb	r2, [r3, #0]
 80074fc:	2a39      	cmp	r2, #57	@ 0x39
 80074fe:	d108      	bne.n	8007512 <_dtoa_r+0x74a>
 8007500:	9a08      	ldr	r2, [sp, #32]
 8007502:	429a      	cmp	r2, r3
 8007504:	d1f7      	bne.n	80074f6 <_dtoa_r+0x72e>
 8007506:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007508:	9908      	ldr	r1, [sp, #32]
 800750a:	3201      	adds	r2, #1
 800750c:	920c      	str	r2, [sp, #48]	@ 0x30
 800750e:	2230      	movs	r2, #48	@ 0x30
 8007510:	700a      	strb	r2, [r1, #0]
 8007512:	781a      	ldrb	r2, [r3, #0]
 8007514:	3201      	adds	r2, #1
 8007516:	701a      	strb	r2, [r3, #0]
 8007518:	e784      	b.n	8007424 <_dtoa_r+0x65c>
 800751a:	2200      	movs	r2, #0
 800751c:	4bc6      	ldr	r3, [pc, #792]	@ (8007838 <_dtoa_r+0xa70>)
 800751e:	f7fa f8ad 	bl	800167c <__aeabi_dmul>
 8007522:	2200      	movs	r2, #0
 8007524:	2300      	movs	r3, #0
 8007526:	0006      	movs	r6, r0
 8007528:	000f      	movs	r7, r1
 800752a:	f7f8 ff8d 	bl	8000448 <__aeabi_dcmpeq>
 800752e:	2800      	cmp	r0, #0
 8007530:	d089      	beq.n	8007446 <_dtoa_r+0x67e>
 8007532:	e7bd      	b.n	80074b0 <_dtoa_r+0x6e8>
 8007534:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8007536:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007538:	9c06      	ldr	r4, [sp, #24]
 800753a:	2f00      	cmp	r7, #0
 800753c:	d014      	beq.n	8007568 <_dtoa_r+0x7a0>
 800753e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007540:	2a01      	cmp	r2, #1
 8007542:	dd00      	ble.n	8007546 <_dtoa_r+0x77e>
 8007544:	e0e4      	b.n	8007710 <_dtoa_r+0x948>
 8007546:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8007548:	2a00      	cmp	r2, #0
 800754a:	d100      	bne.n	800754e <_dtoa_r+0x786>
 800754c:	e0da      	b.n	8007704 <_dtoa_r+0x93c>
 800754e:	4abb      	ldr	r2, [pc, #748]	@ (800783c <_dtoa_r+0xa74>)
 8007550:	189b      	adds	r3, r3, r2
 8007552:	9a06      	ldr	r2, [sp, #24]
 8007554:	2101      	movs	r1, #1
 8007556:	18d2      	adds	r2, r2, r3
 8007558:	9206      	str	r2, [sp, #24]
 800755a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800755c:	9803      	ldr	r0, [sp, #12]
 800755e:	18d3      	adds	r3, r2, r3
 8007560:	930d      	str	r3, [sp, #52]	@ 0x34
 8007562:	f000 fc23 	bl	8007dac <__i2b>
 8007566:	0007      	movs	r7, r0
 8007568:	2c00      	cmp	r4, #0
 800756a:	d00e      	beq.n	800758a <_dtoa_r+0x7c2>
 800756c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800756e:	2b00      	cmp	r3, #0
 8007570:	dd0b      	ble.n	800758a <_dtoa_r+0x7c2>
 8007572:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007574:	0023      	movs	r3, r4
 8007576:	4294      	cmp	r4, r2
 8007578:	dd00      	ble.n	800757c <_dtoa_r+0x7b4>
 800757a:	0013      	movs	r3, r2
 800757c:	9a06      	ldr	r2, [sp, #24]
 800757e:	1ae4      	subs	r4, r4, r3
 8007580:	1ad2      	subs	r2, r2, r3
 8007582:	9206      	str	r2, [sp, #24]
 8007584:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	930d      	str	r3, [sp, #52]	@ 0x34
 800758a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800758c:	2b00      	cmp	r3, #0
 800758e:	d021      	beq.n	80075d4 <_dtoa_r+0x80c>
 8007590:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007592:	2b00      	cmp	r3, #0
 8007594:	d100      	bne.n	8007598 <_dtoa_r+0x7d0>
 8007596:	e0d3      	b.n	8007740 <_dtoa_r+0x978>
 8007598:	9e05      	ldr	r6, [sp, #20]
 800759a:	2d00      	cmp	r5, #0
 800759c:	d014      	beq.n	80075c8 <_dtoa_r+0x800>
 800759e:	0039      	movs	r1, r7
 80075a0:	002a      	movs	r2, r5
 80075a2:	9803      	ldr	r0, [sp, #12]
 80075a4:	f000 fcc4 	bl	8007f30 <__pow5mult>
 80075a8:	9a05      	ldr	r2, [sp, #20]
 80075aa:	0001      	movs	r1, r0
 80075ac:	0007      	movs	r7, r0
 80075ae:	9803      	ldr	r0, [sp, #12]
 80075b0:	f000 fc14 	bl	8007ddc <__multiply>
 80075b4:	0006      	movs	r6, r0
 80075b6:	9905      	ldr	r1, [sp, #20]
 80075b8:	9803      	ldr	r0, [sp, #12]
 80075ba:	f000 fb3f 	bl	8007c3c <_Bfree>
 80075be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075c0:	9605      	str	r6, [sp, #20]
 80075c2:	1b5b      	subs	r3, r3, r5
 80075c4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80075c6:	d005      	beq.n	80075d4 <_dtoa_r+0x80c>
 80075c8:	0031      	movs	r1, r6
 80075ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80075cc:	9803      	ldr	r0, [sp, #12]
 80075ce:	f000 fcaf 	bl	8007f30 <__pow5mult>
 80075d2:	9005      	str	r0, [sp, #20]
 80075d4:	2101      	movs	r1, #1
 80075d6:	9803      	ldr	r0, [sp, #12]
 80075d8:	f000 fbe8 	bl	8007dac <__i2b>
 80075dc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80075de:	0006      	movs	r6, r0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d100      	bne.n	80075e6 <_dtoa_r+0x81e>
 80075e4:	e1bc      	b.n	8007960 <_dtoa_r+0xb98>
 80075e6:	001a      	movs	r2, r3
 80075e8:	0001      	movs	r1, r0
 80075ea:	9803      	ldr	r0, [sp, #12]
 80075ec:	f000 fca0 	bl	8007f30 <__pow5mult>
 80075f0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80075f2:	0006      	movs	r6, r0
 80075f4:	2500      	movs	r5, #0
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	dc16      	bgt.n	8007628 <_dtoa_r+0x860>
 80075fa:	2500      	movs	r5, #0
 80075fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075fe:	42ab      	cmp	r3, r5
 8007600:	d10e      	bne.n	8007620 <_dtoa_r+0x858>
 8007602:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007604:	031b      	lsls	r3, r3, #12
 8007606:	42ab      	cmp	r3, r5
 8007608:	d10a      	bne.n	8007620 <_dtoa_r+0x858>
 800760a:	4b8d      	ldr	r3, [pc, #564]	@ (8007840 <_dtoa_r+0xa78>)
 800760c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800760e:	4213      	tst	r3, r2
 8007610:	d006      	beq.n	8007620 <_dtoa_r+0x858>
 8007612:	9b06      	ldr	r3, [sp, #24]
 8007614:	3501      	adds	r5, #1
 8007616:	3301      	adds	r3, #1
 8007618:	9306      	str	r3, [sp, #24]
 800761a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800761c:	3301      	adds	r3, #1
 800761e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007620:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007622:	2001      	movs	r0, #1
 8007624:	2b00      	cmp	r3, #0
 8007626:	d008      	beq.n	800763a <_dtoa_r+0x872>
 8007628:	6933      	ldr	r3, [r6, #16]
 800762a:	3303      	adds	r3, #3
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	18f3      	adds	r3, r6, r3
 8007630:	6858      	ldr	r0, [r3, #4]
 8007632:	f000 fb6b 	bl	8007d0c <__hi0bits>
 8007636:	2320      	movs	r3, #32
 8007638:	1a18      	subs	r0, r3, r0
 800763a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800763c:	1818      	adds	r0, r3, r0
 800763e:	0002      	movs	r2, r0
 8007640:	231f      	movs	r3, #31
 8007642:	401a      	ands	r2, r3
 8007644:	4218      	tst	r0, r3
 8007646:	d100      	bne.n	800764a <_dtoa_r+0x882>
 8007648:	e081      	b.n	800774e <_dtoa_r+0x986>
 800764a:	3301      	adds	r3, #1
 800764c:	1a9b      	subs	r3, r3, r2
 800764e:	2b04      	cmp	r3, #4
 8007650:	dd79      	ble.n	8007746 <_dtoa_r+0x97e>
 8007652:	231c      	movs	r3, #28
 8007654:	1a9b      	subs	r3, r3, r2
 8007656:	9a06      	ldr	r2, [sp, #24]
 8007658:	18e4      	adds	r4, r4, r3
 800765a:	18d2      	adds	r2, r2, r3
 800765c:	9206      	str	r2, [sp, #24]
 800765e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007660:	18d3      	adds	r3, r2, r3
 8007662:	930d      	str	r3, [sp, #52]	@ 0x34
 8007664:	9b06      	ldr	r3, [sp, #24]
 8007666:	2b00      	cmp	r3, #0
 8007668:	dd05      	ble.n	8007676 <_dtoa_r+0x8ae>
 800766a:	001a      	movs	r2, r3
 800766c:	9905      	ldr	r1, [sp, #20]
 800766e:	9803      	ldr	r0, [sp, #12]
 8007670:	f000 fcba 	bl	8007fe8 <__lshift>
 8007674:	9005      	str	r0, [sp, #20]
 8007676:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007678:	2b00      	cmp	r3, #0
 800767a:	dd05      	ble.n	8007688 <_dtoa_r+0x8c0>
 800767c:	0031      	movs	r1, r6
 800767e:	001a      	movs	r2, r3
 8007680:	9803      	ldr	r0, [sp, #12]
 8007682:	f000 fcb1 	bl	8007fe8 <__lshift>
 8007686:	0006      	movs	r6, r0
 8007688:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800768a:	2b00      	cmp	r3, #0
 800768c:	d061      	beq.n	8007752 <_dtoa_r+0x98a>
 800768e:	0031      	movs	r1, r6
 8007690:	9805      	ldr	r0, [sp, #20]
 8007692:	f000 fd15 	bl	80080c0 <__mcmp>
 8007696:	2800      	cmp	r0, #0
 8007698:	da5b      	bge.n	8007752 <_dtoa_r+0x98a>
 800769a:	9b04      	ldr	r3, [sp, #16]
 800769c:	220a      	movs	r2, #10
 800769e:	3b01      	subs	r3, #1
 80076a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80076a2:	9905      	ldr	r1, [sp, #20]
 80076a4:	2300      	movs	r3, #0
 80076a6:	9803      	ldr	r0, [sp, #12]
 80076a8:	f000 faec 	bl	8007c84 <__multadd>
 80076ac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80076ae:	9005      	str	r0, [sp, #20]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d100      	bne.n	80076b6 <_dtoa_r+0x8ee>
 80076b4:	e15b      	b.n	800796e <_dtoa_r+0xba6>
 80076b6:	2300      	movs	r3, #0
 80076b8:	0039      	movs	r1, r7
 80076ba:	220a      	movs	r2, #10
 80076bc:	9803      	ldr	r0, [sp, #12]
 80076be:	f000 fae1 	bl	8007c84 <__multadd>
 80076c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076c4:	0007      	movs	r7, r0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	dc4d      	bgt.n	8007766 <_dtoa_r+0x99e>
 80076ca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80076cc:	2b02      	cmp	r3, #2
 80076ce:	dd46      	ble.n	800775e <_dtoa_r+0x996>
 80076d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d000      	beq.n	80076d8 <_dtoa_r+0x910>
 80076d6:	e5db      	b.n	8007290 <_dtoa_r+0x4c8>
 80076d8:	0031      	movs	r1, r6
 80076da:	2205      	movs	r2, #5
 80076dc:	9803      	ldr	r0, [sp, #12]
 80076de:	f000 fad1 	bl	8007c84 <__multadd>
 80076e2:	0006      	movs	r6, r0
 80076e4:	0001      	movs	r1, r0
 80076e6:	9805      	ldr	r0, [sp, #20]
 80076e8:	f000 fcea 	bl	80080c0 <__mcmp>
 80076ec:	2800      	cmp	r0, #0
 80076ee:	dc00      	bgt.n	80076f2 <_dtoa_r+0x92a>
 80076f0:	e5ce      	b.n	8007290 <_dtoa_r+0x4c8>
 80076f2:	9b08      	ldr	r3, [sp, #32]
 80076f4:	9a08      	ldr	r2, [sp, #32]
 80076f6:	1c5c      	adds	r4, r3, #1
 80076f8:	2331      	movs	r3, #49	@ 0x31
 80076fa:	7013      	strb	r3, [r2, #0]
 80076fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076fe:	3301      	adds	r3, #1
 8007700:	930c      	str	r3, [sp, #48]	@ 0x30
 8007702:	e5c9      	b.n	8007298 <_dtoa_r+0x4d0>
 8007704:	2336      	movs	r3, #54	@ 0x36
 8007706:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007708:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800770a:	1a9b      	subs	r3, r3, r2
 800770c:	9c06      	ldr	r4, [sp, #24]
 800770e:	e720      	b.n	8007552 <_dtoa_r+0x78a>
 8007710:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007712:	1e5d      	subs	r5, r3, #1
 8007714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007716:	42ab      	cmp	r3, r5
 8007718:	db08      	blt.n	800772c <_dtoa_r+0x964>
 800771a:	1b5d      	subs	r5, r3, r5
 800771c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800771e:	2b00      	cmp	r3, #0
 8007720:	daf4      	bge.n	800770c <_dtoa_r+0x944>
 8007722:	9b06      	ldr	r3, [sp, #24]
 8007724:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007726:	1a9c      	subs	r4, r3, r2
 8007728:	2300      	movs	r3, #0
 800772a:	e712      	b.n	8007552 <_dtoa_r+0x78a>
 800772c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800772e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007730:	1aeb      	subs	r3, r5, r3
 8007732:	18d3      	adds	r3, r2, r3
 8007734:	9314      	str	r3, [sp, #80]	@ 0x50
 8007736:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007738:	9c06      	ldr	r4, [sp, #24]
 800773a:	2500      	movs	r5, #0
 800773c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800773e:	e708      	b.n	8007552 <_dtoa_r+0x78a>
 8007740:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007742:	9905      	ldr	r1, [sp, #20]
 8007744:	e742      	b.n	80075cc <_dtoa_r+0x804>
 8007746:	2b04      	cmp	r3, #4
 8007748:	d08c      	beq.n	8007664 <_dtoa_r+0x89c>
 800774a:	331c      	adds	r3, #28
 800774c:	e783      	b.n	8007656 <_dtoa_r+0x88e>
 800774e:	0013      	movs	r3, r2
 8007750:	e7fb      	b.n	800774a <_dtoa_r+0x982>
 8007752:	9b04      	ldr	r3, [sp, #16]
 8007754:	930c      	str	r3, [sp, #48]	@ 0x30
 8007756:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007758:	930e      	str	r3, [sp, #56]	@ 0x38
 800775a:	2b00      	cmp	r3, #0
 800775c:	ddb5      	ble.n	80076ca <_dtoa_r+0x902>
 800775e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007760:	2b00      	cmp	r3, #0
 8007762:	d100      	bne.n	8007766 <_dtoa_r+0x99e>
 8007764:	e107      	b.n	8007976 <_dtoa_r+0xbae>
 8007766:	2c00      	cmp	r4, #0
 8007768:	dd05      	ble.n	8007776 <_dtoa_r+0x9ae>
 800776a:	0039      	movs	r1, r7
 800776c:	0022      	movs	r2, r4
 800776e:	9803      	ldr	r0, [sp, #12]
 8007770:	f000 fc3a 	bl	8007fe8 <__lshift>
 8007774:	0007      	movs	r7, r0
 8007776:	9704      	str	r7, [sp, #16]
 8007778:	2d00      	cmp	r5, #0
 800777a:	d020      	beq.n	80077be <_dtoa_r+0x9f6>
 800777c:	6879      	ldr	r1, [r7, #4]
 800777e:	9803      	ldr	r0, [sp, #12]
 8007780:	f000 fa18 	bl	8007bb4 <_Balloc>
 8007784:	1e04      	subs	r4, r0, #0
 8007786:	d10c      	bne.n	80077a2 <_dtoa_r+0x9da>
 8007788:	0022      	movs	r2, r4
 800778a:	4b2e      	ldr	r3, [pc, #184]	@ (8007844 <_dtoa_r+0xa7c>)
 800778c:	482e      	ldr	r0, [pc, #184]	@ (8007848 <_dtoa_r+0xa80>)
 800778e:	492f      	ldr	r1, [pc, #188]	@ (800784c <_dtoa_r+0xa84>)
 8007790:	f7ff fb2f 	bl	8006df2 <_dtoa_r+0x2a>
 8007794:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8007796:	0037      	movs	r7, r6
 8007798:	e7ab      	b.n	80076f2 <_dtoa_r+0x92a>
 800779a:	9b04      	ldr	r3, [sp, #16]
 800779c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800779e:	930c      	str	r3, [sp, #48]	@ 0x30
 80077a0:	e7f9      	b.n	8007796 <_dtoa_r+0x9ce>
 80077a2:	0039      	movs	r1, r7
 80077a4:	693a      	ldr	r2, [r7, #16]
 80077a6:	310c      	adds	r1, #12
 80077a8:	3202      	adds	r2, #2
 80077aa:	0092      	lsls	r2, r2, #2
 80077ac:	300c      	adds	r0, #12
 80077ae:	f000 ffd1 	bl	8008754 <memcpy>
 80077b2:	2201      	movs	r2, #1
 80077b4:	0021      	movs	r1, r4
 80077b6:	9803      	ldr	r0, [sp, #12]
 80077b8:	f000 fc16 	bl	8007fe8 <__lshift>
 80077bc:	9004      	str	r0, [sp, #16]
 80077be:	9b08      	ldr	r3, [sp, #32]
 80077c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80077c2:	9306      	str	r3, [sp, #24]
 80077c4:	3b01      	subs	r3, #1
 80077c6:	189b      	adds	r3, r3, r2
 80077c8:	2201      	movs	r2, #1
 80077ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80077cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077ce:	4013      	ands	r3, r2
 80077d0:	930e      	str	r3, [sp, #56]	@ 0x38
 80077d2:	0031      	movs	r1, r6
 80077d4:	9805      	ldr	r0, [sp, #20]
 80077d6:	f7ff fa71 	bl	8006cbc <quorem>
 80077da:	0039      	movs	r1, r7
 80077dc:	0005      	movs	r5, r0
 80077de:	900a      	str	r0, [sp, #40]	@ 0x28
 80077e0:	9805      	ldr	r0, [sp, #20]
 80077e2:	f000 fc6d 	bl	80080c0 <__mcmp>
 80077e6:	9a04      	ldr	r2, [sp, #16]
 80077e8:	900d      	str	r0, [sp, #52]	@ 0x34
 80077ea:	0031      	movs	r1, r6
 80077ec:	9803      	ldr	r0, [sp, #12]
 80077ee:	f000 fc83 	bl	80080f8 <__mdiff>
 80077f2:	2201      	movs	r2, #1
 80077f4:	68c3      	ldr	r3, [r0, #12]
 80077f6:	0004      	movs	r4, r0
 80077f8:	3530      	adds	r5, #48	@ 0x30
 80077fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d104      	bne.n	800780a <_dtoa_r+0xa42>
 8007800:	0001      	movs	r1, r0
 8007802:	9805      	ldr	r0, [sp, #20]
 8007804:	f000 fc5c 	bl	80080c0 <__mcmp>
 8007808:	9009      	str	r0, [sp, #36]	@ 0x24
 800780a:	0021      	movs	r1, r4
 800780c:	9803      	ldr	r0, [sp, #12]
 800780e:	f000 fa15 	bl	8007c3c <_Bfree>
 8007812:	9b06      	ldr	r3, [sp, #24]
 8007814:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007816:	1c5c      	adds	r4, r3, #1
 8007818:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800781a:	4313      	orrs	r3, r2
 800781c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800781e:	4313      	orrs	r3, r2
 8007820:	d116      	bne.n	8007850 <_dtoa_r+0xa88>
 8007822:	2d39      	cmp	r5, #57	@ 0x39
 8007824:	d02f      	beq.n	8007886 <_dtoa_r+0xabe>
 8007826:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007828:	2b00      	cmp	r3, #0
 800782a:	dd01      	ble.n	8007830 <_dtoa_r+0xa68>
 800782c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800782e:	3531      	adds	r5, #49	@ 0x31
 8007830:	9b06      	ldr	r3, [sp, #24]
 8007832:	701d      	strb	r5, [r3, #0]
 8007834:	e532      	b.n	800729c <_dtoa_r+0x4d4>
 8007836:	46c0      	nop			@ (mov r8, r8)
 8007838:	40240000 	.word	0x40240000
 800783c:	00000433 	.word	0x00000433
 8007840:	7ff00000 	.word	0x7ff00000
 8007844:	08008ff0 	.word	0x08008ff0
 8007848:	08008f98 	.word	0x08008f98
 800784c:	000002ef 	.word	0x000002ef
 8007850:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007852:	2b00      	cmp	r3, #0
 8007854:	db04      	blt.n	8007860 <_dtoa_r+0xa98>
 8007856:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007858:	4313      	orrs	r3, r2
 800785a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800785c:	4313      	orrs	r3, r2
 800785e:	d11e      	bne.n	800789e <_dtoa_r+0xad6>
 8007860:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007862:	2b00      	cmp	r3, #0
 8007864:	dde4      	ble.n	8007830 <_dtoa_r+0xa68>
 8007866:	9905      	ldr	r1, [sp, #20]
 8007868:	2201      	movs	r2, #1
 800786a:	9803      	ldr	r0, [sp, #12]
 800786c:	f000 fbbc 	bl	8007fe8 <__lshift>
 8007870:	0031      	movs	r1, r6
 8007872:	9005      	str	r0, [sp, #20]
 8007874:	f000 fc24 	bl	80080c0 <__mcmp>
 8007878:	2800      	cmp	r0, #0
 800787a:	dc02      	bgt.n	8007882 <_dtoa_r+0xaba>
 800787c:	d1d8      	bne.n	8007830 <_dtoa_r+0xa68>
 800787e:	07eb      	lsls	r3, r5, #31
 8007880:	d5d6      	bpl.n	8007830 <_dtoa_r+0xa68>
 8007882:	2d39      	cmp	r5, #57	@ 0x39
 8007884:	d1d2      	bne.n	800782c <_dtoa_r+0xa64>
 8007886:	2339      	movs	r3, #57	@ 0x39
 8007888:	9a06      	ldr	r2, [sp, #24]
 800788a:	7013      	strb	r3, [r2, #0]
 800788c:	0023      	movs	r3, r4
 800788e:	001c      	movs	r4, r3
 8007890:	3b01      	subs	r3, #1
 8007892:	781a      	ldrb	r2, [r3, #0]
 8007894:	2a39      	cmp	r2, #57	@ 0x39
 8007896:	d050      	beq.n	800793a <_dtoa_r+0xb72>
 8007898:	3201      	adds	r2, #1
 800789a:	701a      	strb	r2, [r3, #0]
 800789c:	e4fe      	b.n	800729c <_dtoa_r+0x4d4>
 800789e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	dd03      	ble.n	80078ac <_dtoa_r+0xae4>
 80078a4:	2d39      	cmp	r5, #57	@ 0x39
 80078a6:	d0ee      	beq.n	8007886 <_dtoa_r+0xabe>
 80078a8:	3501      	adds	r5, #1
 80078aa:	e7c1      	b.n	8007830 <_dtoa_r+0xa68>
 80078ac:	9b06      	ldr	r3, [sp, #24]
 80078ae:	9a06      	ldr	r2, [sp, #24]
 80078b0:	701d      	strb	r5, [r3, #0]
 80078b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d02b      	beq.n	8007910 <_dtoa_r+0xb48>
 80078b8:	2300      	movs	r3, #0
 80078ba:	220a      	movs	r2, #10
 80078bc:	9905      	ldr	r1, [sp, #20]
 80078be:	9803      	ldr	r0, [sp, #12]
 80078c0:	f000 f9e0 	bl	8007c84 <__multadd>
 80078c4:	9b04      	ldr	r3, [sp, #16]
 80078c6:	9005      	str	r0, [sp, #20]
 80078c8:	429f      	cmp	r7, r3
 80078ca:	d109      	bne.n	80078e0 <_dtoa_r+0xb18>
 80078cc:	0039      	movs	r1, r7
 80078ce:	2300      	movs	r3, #0
 80078d0:	220a      	movs	r2, #10
 80078d2:	9803      	ldr	r0, [sp, #12]
 80078d4:	f000 f9d6 	bl	8007c84 <__multadd>
 80078d8:	0007      	movs	r7, r0
 80078da:	9004      	str	r0, [sp, #16]
 80078dc:	9406      	str	r4, [sp, #24]
 80078de:	e778      	b.n	80077d2 <_dtoa_r+0xa0a>
 80078e0:	0039      	movs	r1, r7
 80078e2:	2300      	movs	r3, #0
 80078e4:	220a      	movs	r2, #10
 80078e6:	9803      	ldr	r0, [sp, #12]
 80078e8:	f000 f9cc 	bl	8007c84 <__multadd>
 80078ec:	2300      	movs	r3, #0
 80078ee:	0007      	movs	r7, r0
 80078f0:	220a      	movs	r2, #10
 80078f2:	9904      	ldr	r1, [sp, #16]
 80078f4:	9803      	ldr	r0, [sp, #12]
 80078f6:	f000 f9c5 	bl	8007c84 <__multadd>
 80078fa:	9004      	str	r0, [sp, #16]
 80078fc:	e7ee      	b.n	80078dc <_dtoa_r+0xb14>
 80078fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007900:	2401      	movs	r4, #1
 8007902:	2b00      	cmp	r3, #0
 8007904:	dd00      	ble.n	8007908 <_dtoa_r+0xb40>
 8007906:	001c      	movs	r4, r3
 8007908:	9704      	str	r7, [sp, #16]
 800790a:	2700      	movs	r7, #0
 800790c:	9b08      	ldr	r3, [sp, #32]
 800790e:	191c      	adds	r4, r3, r4
 8007910:	9905      	ldr	r1, [sp, #20]
 8007912:	2201      	movs	r2, #1
 8007914:	9803      	ldr	r0, [sp, #12]
 8007916:	f000 fb67 	bl	8007fe8 <__lshift>
 800791a:	0031      	movs	r1, r6
 800791c:	9005      	str	r0, [sp, #20]
 800791e:	f000 fbcf 	bl	80080c0 <__mcmp>
 8007922:	2800      	cmp	r0, #0
 8007924:	dcb2      	bgt.n	800788c <_dtoa_r+0xac4>
 8007926:	d101      	bne.n	800792c <_dtoa_r+0xb64>
 8007928:	07ed      	lsls	r5, r5, #31
 800792a:	d4af      	bmi.n	800788c <_dtoa_r+0xac4>
 800792c:	0023      	movs	r3, r4
 800792e:	001c      	movs	r4, r3
 8007930:	3b01      	subs	r3, #1
 8007932:	781a      	ldrb	r2, [r3, #0]
 8007934:	2a30      	cmp	r2, #48	@ 0x30
 8007936:	d0fa      	beq.n	800792e <_dtoa_r+0xb66>
 8007938:	e4b0      	b.n	800729c <_dtoa_r+0x4d4>
 800793a:	9a08      	ldr	r2, [sp, #32]
 800793c:	429a      	cmp	r2, r3
 800793e:	d1a6      	bne.n	800788e <_dtoa_r+0xac6>
 8007940:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007942:	3301      	adds	r3, #1
 8007944:	930c      	str	r3, [sp, #48]	@ 0x30
 8007946:	2331      	movs	r3, #49	@ 0x31
 8007948:	7013      	strb	r3, [r2, #0]
 800794a:	e4a7      	b.n	800729c <_dtoa_r+0x4d4>
 800794c:	4b14      	ldr	r3, [pc, #80]	@ (80079a0 <_dtoa_r+0xbd8>)
 800794e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007950:	9308      	str	r3, [sp, #32]
 8007952:	4b14      	ldr	r3, [pc, #80]	@ (80079a4 <_dtoa_r+0xbdc>)
 8007954:	2a00      	cmp	r2, #0
 8007956:	d001      	beq.n	800795c <_dtoa_r+0xb94>
 8007958:	f7ff fa7e 	bl	8006e58 <_dtoa_r+0x90>
 800795c:	f7ff fa7e 	bl	8006e5c <_dtoa_r+0x94>
 8007960:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007962:	2b01      	cmp	r3, #1
 8007964:	dc00      	bgt.n	8007968 <_dtoa_r+0xba0>
 8007966:	e648      	b.n	80075fa <_dtoa_r+0x832>
 8007968:	2001      	movs	r0, #1
 800796a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800796c:	e665      	b.n	800763a <_dtoa_r+0x872>
 800796e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007970:	2b00      	cmp	r3, #0
 8007972:	dc00      	bgt.n	8007976 <_dtoa_r+0xbae>
 8007974:	e6a9      	b.n	80076ca <_dtoa_r+0x902>
 8007976:	2400      	movs	r4, #0
 8007978:	0031      	movs	r1, r6
 800797a:	9805      	ldr	r0, [sp, #20]
 800797c:	f7ff f99e 	bl	8006cbc <quorem>
 8007980:	9b08      	ldr	r3, [sp, #32]
 8007982:	3030      	adds	r0, #48	@ 0x30
 8007984:	5518      	strb	r0, [r3, r4]
 8007986:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007988:	3401      	adds	r4, #1
 800798a:	0005      	movs	r5, r0
 800798c:	42a3      	cmp	r3, r4
 800798e:	ddb6      	ble.n	80078fe <_dtoa_r+0xb36>
 8007990:	2300      	movs	r3, #0
 8007992:	220a      	movs	r2, #10
 8007994:	9905      	ldr	r1, [sp, #20]
 8007996:	9803      	ldr	r0, [sp, #12]
 8007998:	f000 f974 	bl	8007c84 <__multadd>
 800799c:	9005      	str	r0, [sp, #20]
 800799e:	e7eb      	b.n	8007978 <_dtoa_r+0xbb0>
 80079a0:	08008f74 	.word	0x08008f74
 80079a4:	08008f7c 	.word	0x08008f7c

080079a8 <_free_r>:
 80079a8:	b570      	push	{r4, r5, r6, lr}
 80079aa:	0005      	movs	r5, r0
 80079ac:	1e0c      	subs	r4, r1, #0
 80079ae:	d010      	beq.n	80079d2 <_free_r+0x2a>
 80079b0:	3c04      	subs	r4, #4
 80079b2:	6823      	ldr	r3, [r4, #0]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	da00      	bge.n	80079ba <_free_r+0x12>
 80079b8:	18e4      	adds	r4, r4, r3
 80079ba:	0028      	movs	r0, r5
 80079bc:	f000 f8ea 	bl	8007b94 <__malloc_lock>
 80079c0:	4a1d      	ldr	r2, [pc, #116]	@ (8007a38 <_free_r+0x90>)
 80079c2:	6813      	ldr	r3, [r2, #0]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d105      	bne.n	80079d4 <_free_r+0x2c>
 80079c8:	6063      	str	r3, [r4, #4]
 80079ca:	6014      	str	r4, [r2, #0]
 80079cc:	0028      	movs	r0, r5
 80079ce:	f000 f8e9 	bl	8007ba4 <__malloc_unlock>
 80079d2:	bd70      	pop	{r4, r5, r6, pc}
 80079d4:	42a3      	cmp	r3, r4
 80079d6:	d908      	bls.n	80079ea <_free_r+0x42>
 80079d8:	6820      	ldr	r0, [r4, #0]
 80079da:	1821      	adds	r1, r4, r0
 80079dc:	428b      	cmp	r3, r1
 80079de:	d1f3      	bne.n	80079c8 <_free_r+0x20>
 80079e0:	6819      	ldr	r1, [r3, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	1809      	adds	r1, r1, r0
 80079e6:	6021      	str	r1, [r4, #0]
 80079e8:	e7ee      	b.n	80079c8 <_free_r+0x20>
 80079ea:	001a      	movs	r2, r3
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d001      	beq.n	80079f6 <_free_r+0x4e>
 80079f2:	42a3      	cmp	r3, r4
 80079f4:	d9f9      	bls.n	80079ea <_free_r+0x42>
 80079f6:	6811      	ldr	r1, [r2, #0]
 80079f8:	1850      	adds	r0, r2, r1
 80079fa:	42a0      	cmp	r0, r4
 80079fc:	d10b      	bne.n	8007a16 <_free_r+0x6e>
 80079fe:	6820      	ldr	r0, [r4, #0]
 8007a00:	1809      	adds	r1, r1, r0
 8007a02:	1850      	adds	r0, r2, r1
 8007a04:	6011      	str	r1, [r2, #0]
 8007a06:	4283      	cmp	r3, r0
 8007a08:	d1e0      	bne.n	80079cc <_free_r+0x24>
 8007a0a:	6818      	ldr	r0, [r3, #0]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	1841      	adds	r1, r0, r1
 8007a10:	6011      	str	r1, [r2, #0]
 8007a12:	6053      	str	r3, [r2, #4]
 8007a14:	e7da      	b.n	80079cc <_free_r+0x24>
 8007a16:	42a0      	cmp	r0, r4
 8007a18:	d902      	bls.n	8007a20 <_free_r+0x78>
 8007a1a:	230c      	movs	r3, #12
 8007a1c:	602b      	str	r3, [r5, #0]
 8007a1e:	e7d5      	b.n	80079cc <_free_r+0x24>
 8007a20:	6820      	ldr	r0, [r4, #0]
 8007a22:	1821      	adds	r1, r4, r0
 8007a24:	428b      	cmp	r3, r1
 8007a26:	d103      	bne.n	8007a30 <_free_r+0x88>
 8007a28:	6819      	ldr	r1, [r3, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	1809      	adds	r1, r1, r0
 8007a2e:	6021      	str	r1, [r4, #0]
 8007a30:	6063      	str	r3, [r4, #4]
 8007a32:	6054      	str	r4, [r2, #4]
 8007a34:	e7ca      	b.n	80079cc <_free_r+0x24>
 8007a36:	46c0      	nop			@ (mov r8, r8)
 8007a38:	200004a8 	.word	0x200004a8

08007a3c <malloc>:
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	4b03      	ldr	r3, [pc, #12]	@ (8007a4c <malloc+0x10>)
 8007a40:	0001      	movs	r1, r0
 8007a42:	6818      	ldr	r0, [r3, #0]
 8007a44:	f000 f826 	bl	8007a94 <_malloc_r>
 8007a48:	bd10      	pop	{r4, pc}
 8007a4a:	46c0      	nop			@ (mov r8, r8)
 8007a4c:	20000018 	.word	0x20000018

08007a50 <sbrk_aligned>:
 8007a50:	b570      	push	{r4, r5, r6, lr}
 8007a52:	4e0f      	ldr	r6, [pc, #60]	@ (8007a90 <sbrk_aligned+0x40>)
 8007a54:	000d      	movs	r5, r1
 8007a56:	6831      	ldr	r1, [r6, #0]
 8007a58:	0004      	movs	r4, r0
 8007a5a:	2900      	cmp	r1, #0
 8007a5c:	d102      	bne.n	8007a64 <sbrk_aligned+0x14>
 8007a5e:	f000 fe67 	bl	8008730 <_sbrk_r>
 8007a62:	6030      	str	r0, [r6, #0]
 8007a64:	0029      	movs	r1, r5
 8007a66:	0020      	movs	r0, r4
 8007a68:	f000 fe62 	bl	8008730 <_sbrk_r>
 8007a6c:	1c43      	adds	r3, r0, #1
 8007a6e:	d103      	bne.n	8007a78 <sbrk_aligned+0x28>
 8007a70:	2501      	movs	r5, #1
 8007a72:	426d      	negs	r5, r5
 8007a74:	0028      	movs	r0, r5
 8007a76:	bd70      	pop	{r4, r5, r6, pc}
 8007a78:	2303      	movs	r3, #3
 8007a7a:	1cc5      	adds	r5, r0, #3
 8007a7c:	439d      	bics	r5, r3
 8007a7e:	42a8      	cmp	r0, r5
 8007a80:	d0f8      	beq.n	8007a74 <sbrk_aligned+0x24>
 8007a82:	1a29      	subs	r1, r5, r0
 8007a84:	0020      	movs	r0, r4
 8007a86:	f000 fe53 	bl	8008730 <_sbrk_r>
 8007a8a:	3001      	adds	r0, #1
 8007a8c:	d1f2      	bne.n	8007a74 <sbrk_aligned+0x24>
 8007a8e:	e7ef      	b.n	8007a70 <sbrk_aligned+0x20>
 8007a90:	200004a4 	.word	0x200004a4

08007a94 <_malloc_r>:
 8007a94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a96:	2203      	movs	r2, #3
 8007a98:	1ccb      	adds	r3, r1, #3
 8007a9a:	4393      	bics	r3, r2
 8007a9c:	3308      	adds	r3, #8
 8007a9e:	0005      	movs	r5, r0
 8007aa0:	001f      	movs	r7, r3
 8007aa2:	2b0c      	cmp	r3, #12
 8007aa4:	d234      	bcs.n	8007b10 <_malloc_r+0x7c>
 8007aa6:	270c      	movs	r7, #12
 8007aa8:	42b9      	cmp	r1, r7
 8007aaa:	d833      	bhi.n	8007b14 <_malloc_r+0x80>
 8007aac:	0028      	movs	r0, r5
 8007aae:	f000 f871 	bl	8007b94 <__malloc_lock>
 8007ab2:	4e37      	ldr	r6, [pc, #220]	@ (8007b90 <_malloc_r+0xfc>)
 8007ab4:	6833      	ldr	r3, [r6, #0]
 8007ab6:	001c      	movs	r4, r3
 8007ab8:	2c00      	cmp	r4, #0
 8007aba:	d12f      	bne.n	8007b1c <_malloc_r+0x88>
 8007abc:	0039      	movs	r1, r7
 8007abe:	0028      	movs	r0, r5
 8007ac0:	f7ff ffc6 	bl	8007a50 <sbrk_aligned>
 8007ac4:	0004      	movs	r4, r0
 8007ac6:	1c43      	adds	r3, r0, #1
 8007ac8:	d15f      	bne.n	8007b8a <_malloc_r+0xf6>
 8007aca:	6834      	ldr	r4, [r6, #0]
 8007acc:	9400      	str	r4, [sp, #0]
 8007ace:	9b00      	ldr	r3, [sp, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d14a      	bne.n	8007b6a <_malloc_r+0xd6>
 8007ad4:	2c00      	cmp	r4, #0
 8007ad6:	d052      	beq.n	8007b7e <_malloc_r+0xea>
 8007ad8:	6823      	ldr	r3, [r4, #0]
 8007ada:	0028      	movs	r0, r5
 8007adc:	18e3      	adds	r3, r4, r3
 8007ade:	9900      	ldr	r1, [sp, #0]
 8007ae0:	9301      	str	r3, [sp, #4]
 8007ae2:	f000 fe25 	bl	8008730 <_sbrk_r>
 8007ae6:	9b01      	ldr	r3, [sp, #4]
 8007ae8:	4283      	cmp	r3, r0
 8007aea:	d148      	bne.n	8007b7e <_malloc_r+0xea>
 8007aec:	6823      	ldr	r3, [r4, #0]
 8007aee:	0028      	movs	r0, r5
 8007af0:	1aff      	subs	r7, r7, r3
 8007af2:	0039      	movs	r1, r7
 8007af4:	f7ff ffac 	bl	8007a50 <sbrk_aligned>
 8007af8:	3001      	adds	r0, #1
 8007afa:	d040      	beq.n	8007b7e <_malloc_r+0xea>
 8007afc:	6823      	ldr	r3, [r4, #0]
 8007afe:	19db      	adds	r3, r3, r7
 8007b00:	6023      	str	r3, [r4, #0]
 8007b02:	6833      	ldr	r3, [r6, #0]
 8007b04:	685a      	ldr	r2, [r3, #4]
 8007b06:	2a00      	cmp	r2, #0
 8007b08:	d133      	bne.n	8007b72 <_malloc_r+0xde>
 8007b0a:	9b00      	ldr	r3, [sp, #0]
 8007b0c:	6033      	str	r3, [r6, #0]
 8007b0e:	e019      	b.n	8007b44 <_malloc_r+0xb0>
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	dac9      	bge.n	8007aa8 <_malloc_r+0x14>
 8007b14:	230c      	movs	r3, #12
 8007b16:	602b      	str	r3, [r5, #0]
 8007b18:	2000      	movs	r0, #0
 8007b1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007b1c:	6821      	ldr	r1, [r4, #0]
 8007b1e:	1bc9      	subs	r1, r1, r7
 8007b20:	d420      	bmi.n	8007b64 <_malloc_r+0xd0>
 8007b22:	290b      	cmp	r1, #11
 8007b24:	d90a      	bls.n	8007b3c <_malloc_r+0xa8>
 8007b26:	19e2      	adds	r2, r4, r7
 8007b28:	6027      	str	r7, [r4, #0]
 8007b2a:	42a3      	cmp	r3, r4
 8007b2c:	d104      	bne.n	8007b38 <_malloc_r+0xa4>
 8007b2e:	6032      	str	r2, [r6, #0]
 8007b30:	6863      	ldr	r3, [r4, #4]
 8007b32:	6011      	str	r1, [r2, #0]
 8007b34:	6053      	str	r3, [r2, #4]
 8007b36:	e005      	b.n	8007b44 <_malloc_r+0xb0>
 8007b38:	605a      	str	r2, [r3, #4]
 8007b3a:	e7f9      	b.n	8007b30 <_malloc_r+0x9c>
 8007b3c:	6862      	ldr	r2, [r4, #4]
 8007b3e:	42a3      	cmp	r3, r4
 8007b40:	d10e      	bne.n	8007b60 <_malloc_r+0xcc>
 8007b42:	6032      	str	r2, [r6, #0]
 8007b44:	0028      	movs	r0, r5
 8007b46:	f000 f82d 	bl	8007ba4 <__malloc_unlock>
 8007b4a:	0020      	movs	r0, r4
 8007b4c:	2207      	movs	r2, #7
 8007b4e:	300b      	adds	r0, #11
 8007b50:	1d23      	adds	r3, r4, #4
 8007b52:	4390      	bics	r0, r2
 8007b54:	1ac2      	subs	r2, r0, r3
 8007b56:	4298      	cmp	r0, r3
 8007b58:	d0df      	beq.n	8007b1a <_malloc_r+0x86>
 8007b5a:	1a1b      	subs	r3, r3, r0
 8007b5c:	50a3      	str	r3, [r4, r2]
 8007b5e:	e7dc      	b.n	8007b1a <_malloc_r+0x86>
 8007b60:	605a      	str	r2, [r3, #4]
 8007b62:	e7ef      	b.n	8007b44 <_malloc_r+0xb0>
 8007b64:	0023      	movs	r3, r4
 8007b66:	6864      	ldr	r4, [r4, #4]
 8007b68:	e7a6      	b.n	8007ab8 <_malloc_r+0x24>
 8007b6a:	9c00      	ldr	r4, [sp, #0]
 8007b6c:	6863      	ldr	r3, [r4, #4]
 8007b6e:	9300      	str	r3, [sp, #0]
 8007b70:	e7ad      	b.n	8007ace <_malloc_r+0x3a>
 8007b72:	001a      	movs	r2, r3
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	42a3      	cmp	r3, r4
 8007b78:	d1fb      	bne.n	8007b72 <_malloc_r+0xde>
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	e7da      	b.n	8007b34 <_malloc_r+0xa0>
 8007b7e:	230c      	movs	r3, #12
 8007b80:	0028      	movs	r0, r5
 8007b82:	602b      	str	r3, [r5, #0]
 8007b84:	f000 f80e 	bl	8007ba4 <__malloc_unlock>
 8007b88:	e7c6      	b.n	8007b18 <_malloc_r+0x84>
 8007b8a:	6007      	str	r7, [r0, #0]
 8007b8c:	e7da      	b.n	8007b44 <_malloc_r+0xb0>
 8007b8e:	46c0      	nop			@ (mov r8, r8)
 8007b90:	200004a8 	.word	0x200004a8

08007b94 <__malloc_lock>:
 8007b94:	b510      	push	{r4, lr}
 8007b96:	4802      	ldr	r0, [pc, #8]	@ (8007ba0 <__malloc_lock+0xc>)
 8007b98:	f7ff f883 	bl	8006ca2 <__retarget_lock_acquire_recursive>
 8007b9c:	bd10      	pop	{r4, pc}
 8007b9e:	46c0      	nop			@ (mov r8, r8)
 8007ba0:	200004a0 	.word	0x200004a0

08007ba4 <__malloc_unlock>:
 8007ba4:	b510      	push	{r4, lr}
 8007ba6:	4802      	ldr	r0, [pc, #8]	@ (8007bb0 <__malloc_unlock+0xc>)
 8007ba8:	f7ff f87c 	bl	8006ca4 <__retarget_lock_release_recursive>
 8007bac:	bd10      	pop	{r4, pc}
 8007bae:	46c0      	nop			@ (mov r8, r8)
 8007bb0:	200004a0 	.word	0x200004a0

08007bb4 <_Balloc>:
 8007bb4:	b570      	push	{r4, r5, r6, lr}
 8007bb6:	69c5      	ldr	r5, [r0, #28]
 8007bb8:	0006      	movs	r6, r0
 8007bba:	000c      	movs	r4, r1
 8007bbc:	2d00      	cmp	r5, #0
 8007bbe:	d10e      	bne.n	8007bde <_Balloc+0x2a>
 8007bc0:	2010      	movs	r0, #16
 8007bc2:	f7ff ff3b 	bl	8007a3c <malloc>
 8007bc6:	1e02      	subs	r2, r0, #0
 8007bc8:	61f0      	str	r0, [r6, #28]
 8007bca:	d104      	bne.n	8007bd6 <_Balloc+0x22>
 8007bcc:	216b      	movs	r1, #107	@ 0x6b
 8007bce:	4b19      	ldr	r3, [pc, #100]	@ (8007c34 <_Balloc+0x80>)
 8007bd0:	4819      	ldr	r0, [pc, #100]	@ (8007c38 <_Balloc+0x84>)
 8007bd2:	f000 fdc9 	bl	8008768 <__assert_func>
 8007bd6:	6045      	str	r5, [r0, #4]
 8007bd8:	6085      	str	r5, [r0, #8]
 8007bda:	6005      	str	r5, [r0, #0]
 8007bdc:	60c5      	str	r5, [r0, #12]
 8007bde:	69f5      	ldr	r5, [r6, #28]
 8007be0:	68eb      	ldr	r3, [r5, #12]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d013      	beq.n	8007c0e <_Balloc+0x5a>
 8007be6:	69f3      	ldr	r3, [r6, #28]
 8007be8:	00a2      	lsls	r2, r4, #2
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	189b      	adds	r3, r3, r2
 8007bee:	6818      	ldr	r0, [r3, #0]
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	d118      	bne.n	8007c26 <_Balloc+0x72>
 8007bf4:	2101      	movs	r1, #1
 8007bf6:	000d      	movs	r5, r1
 8007bf8:	40a5      	lsls	r5, r4
 8007bfa:	1d6a      	adds	r2, r5, #5
 8007bfc:	0030      	movs	r0, r6
 8007bfe:	0092      	lsls	r2, r2, #2
 8007c00:	f000 fdd0 	bl	80087a4 <_calloc_r>
 8007c04:	2800      	cmp	r0, #0
 8007c06:	d00c      	beq.n	8007c22 <_Balloc+0x6e>
 8007c08:	6044      	str	r4, [r0, #4]
 8007c0a:	6085      	str	r5, [r0, #8]
 8007c0c:	e00d      	b.n	8007c2a <_Balloc+0x76>
 8007c0e:	2221      	movs	r2, #33	@ 0x21
 8007c10:	2104      	movs	r1, #4
 8007c12:	0030      	movs	r0, r6
 8007c14:	f000 fdc6 	bl	80087a4 <_calloc_r>
 8007c18:	69f3      	ldr	r3, [r6, #28]
 8007c1a:	60e8      	str	r0, [r5, #12]
 8007c1c:	68db      	ldr	r3, [r3, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1e1      	bne.n	8007be6 <_Balloc+0x32>
 8007c22:	2000      	movs	r0, #0
 8007c24:	bd70      	pop	{r4, r5, r6, pc}
 8007c26:	6802      	ldr	r2, [r0, #0]
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	6103      	str	r3, [r0, #16]
 8007c2e:	60c3      	str	r3, [r0, #12]
 8007c30:	e7f8      	b.n	8007c24 <_Balloc+0x70>
 8007c32:	46c0      	nop			@ (mov r8, r8)
 8007c34:	08008f81 	.word	0x08008f81
 8007c38:	08009001 	.word	0x08009001

08007c3c <_Bfree>:
 8007c3c:	b570      	push	{r4, r5, r6, lr}
 8007c3e:	69c6      	ldr	r6, [r0, #28]
 8007c40:	0005      	movs	r5, r0
 8007c42:	000c      	movs	r4, r1
 8007c44:	2e00      	cmp	r6, #0
 8007c46:	d10e      	bne.n	8007c66 <_Bfree+0x2a>
 8007c48:	2010      	movs	r0, #16
 8007c4a:	f7ff fef7 	bl	8007a3c <malloc>
 8007c4e:	1e02      	subs	r2, r0, #0
 8007c50:	61e8      	str	r0, [r5, #28]
 8007c52:	d104      	bne.n	8007c5e <_Bfree+0x22>
 8007c54:	218f      	movs	r1, #143	@ 0x8f
 8007c56:	4b09      	ldr	r3, [pc, #36]	@ (8007c7c <_Bfree+0x40>)
 8007c58:	4809      	ldr	r0, [pc, #36]	@ (8007c80 <_Bfree+0x44>)
 8007c5a:	f000 fd85 	bl	8008768 <__assert_func>
 8007c5e:	6046      	str	r6, [r0, #4]
 8007c60:	6086      	str	r6, [r0, #8]
 8007c62:	6006      	str	r6, [r0, #0]
 8007c64:	60c6      	str	r6, [r0, #12]
 8007c66:	2c00      	cmp	r4, #0
 8007c68:	d007      	beq.n	8007c7a <_Bfree+0x3e>
 8007c6a:	69eb      	ldr	r3, [r5, #28]
 8007c6c:	6862      	ldr	r2, [r4, #4]
 8007c6e:	68db      	ldr	r3, [r3, #12]
 8007c70:	0092      	lsls	r2, r2, #2
 8007c72:	189b      	adds	r3, r3, r2
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	6022      	str	r2, [r4, #0]
 8007c78:	601c      	str	r4, [r3, #0]
 8007c7a:	bd70      	pop	{r4, r5, r6, pc}
 8007c7c:	08008f81 	.word	0x08008f81
 8007c80:	08009001 	.word	0x08009001

08007c84 <__multadd>:
 8007c84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c86:	000f      	movs	r7, r1
 8007c88:	9001      	str	r0, [sp, #4]
 8007c8a:	000c      	movs	r4, r1
 8007c8c:	001e      	movs	r6, r3
 8007c8e:	2000      	movs	r0, #0
 8007c90:	690d      	ldr	r5, [r1, #16]
 8007c92:	3714      	adds	r7, #20
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	3001      	adds	r0, #1
 8007c98:	b299      	uxth	r1, r3
 8007c9a:	4351      	muls	r1, r2
 8007c9c:	0c1b      	lsrs	r3, r3, #16
 8007c9e:	4353      	muls	r3, r2
 8007ca0:	1989      	adds	r1, r1, r6
 8007ca2:	0c0e      	lsrs	r6, r1, #16
 8007ca4:	199b      	adds	r3, r3, r6
 8007ca6:	0c1e      	lsrs	r6, r3, #16
 8007ca8:	b289      	uxth	r1, r1
 8007caa:	041b      	lsls	r3, r3, #16
 8007cac:	185b      	adds	r3, r3, r1
 8007cae:	c708      	stmia	r7!, {r3}
 8007cb0:	4285      	cmp	r5, r0
 8007cb2:	dcef      	bgt.n	8007c94 <__multadd+0x10>
 8007cb4:	2e00      	cmp	r6, #0
 8007cb6:	d022      	beq.n	8007cfe <__multadd+0x7a>
 8007cb8:	68a3      	ldr	r3, [r4, #8]
 8007cba:	42ab      	cmp	r3, r5
 8007cbc:	dc19      	bgt.n	8007cf2 <__multadd+0x6e>
 8007cbe:	6861      	ldr	r1, [r4, #4]
 8007cc0:	9801      	ldr	r0, [sp, #4]
 8007cc2:	3101      	adds	r1, #1
 8007cc4:	f7ff ff76 	bl	8007bb4 <_Balloc>
 8007cc8:	1e07      	subs	r7, r0, #0
 8007cca:	d105      	bne.n	8007cd8 <__multadd+0x54>
 8007ccc:	003a      	movs	r2, r7
 8007cce:	21ba      	movs	r1, #186	@ 0xba
 8007cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8007d04 <__multadd+0x80>)
 8007cd2:	480d      	ldr	r0, [pc, #52]	@ (8007d08 <__multadd+0x84>)
 8007cd4:	f000 fd48 	bl	8008768 <__assert_func>
 8007cd8:	0021      	movs	r1, r4
 8007cda:	6922      	ldr	r2, [r4, #16]
 8007cdc:	310c      	adds	r1, #12
 8007cde:	3202      	adds	r2, #2
 8007ce0:	0092      	lsls	r2, r2, #2
 8007ce2:	300c      	adds	r0, #12
 8007ce4:	f000 fd36 	bl	8008754 <memcpy>
 8007ce8:	0021      	movs	r1, r4
 8007cea:	9801      	ldr	r0, [sp, #4]
 8007cec:	f7ff ffa6 	bl	8007c3c <_Bfree>
 8007cf0:	003c      	movs	r4, r7
 8007cf2:	1d2b      	adds	r3, r5, #4
 8007cf4:	009b      	lsls	r3, r3, #2
 8007cf6:	18e3      	adds	r3, r4, r3
 8007cf8:	3501      	adds	r5, #1
 8007cfa:	605e      	str	r6, [r3, #4]
 8007cfc:	6125      	str	r5, [r4, #16]
 8007cfe:	0020      	movs	r0, r4
 8007d00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007d02:	46c0      	nop			@ (mov r8, r8)
 8007d04:	08008ff0 	.word	0x08008ff0
 8007d08:	08009001 	.word	0x08009001

08007d0c <__hi0bits>:
 8007d0c:	2280      	movs	r2, #128	@ 0x80
 8007d0e:	0003      	movs	r3, r0
 8007d10:	0252      	lsls	r2, r2, #9
 8007d12:	2000      	movs	r0, #0
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d201      	bcs.n	8007d1c <__hi0bits+0x10>
 8007d18:	041b      	lsls	r3, r3, #16
 8007d1a:	3010      	adds	r0, #16
 8007d1c:	2280      	movs	r2, #128	@ 0x80
 8007d1e:	0452      	lsls	r2, r2, #17
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d201      	bcs.n	8007d28 <__hi0bits+0x1c>
 8007d24:	3008      	adds	r0, #8
 8007d26:	021b      	lsls	r3, r3, #8
 8007d28:	2280      	movs	r2, #128	@ 0x80
 8007d2a:	0552      	lsls	r2, r2, #21
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d201      	bcs.n	8007d34 <__hi0bits+0x28>
 8007d30:	3004      	adds	r0, #4
 8007d32:	011b      	lsls	r3, r3, #4
 8007d34:	2280      	movs	r2, #128	@ 0x80
 8007d36:	05d2      	lsls	r2, r2, #23
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d201      	bcs.n	8007d40 <__hi0bits+0x34>
 8007d3c:	3002      	adds	r0, #2
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	db03      	blt.n	8007d4c <__hi0bits+0x40>
 8007d44:	3001      	adds	r0, #1
 8007d46:	4213      	tst	r3, r2
 8007d48:	d100      	bne.n	8007d4c <__hi0bits+0x40>
 8007d4a:	2020      	movs	r0, #32
 8007d4c:	4770      	bx	lr

08007d4e <__lo0bits>:
 8007d4e:	6803      	ldr	r3, [r0, #0]
 8007d50:	0001      	movs	r1, r0
 8007d52:	2207      	movs	r2, #7
 8007d54:	0018      	movs	r0, r3
 8007d56:	4010      	ands	r0, r2
 8007d58:	4213      	tst	r3, r2
 8007d5a:	d00d      	beq.n	8007d78 <__lo0bits+0x2a>
 8007d5c:	3a06      	subs	r2, #6
 8007d5e:	2000      	movs	r0, #0
 8007d60:	4213      	tst	r3, r2
 8007d62:	d105      	bne.n	8007d70 <__lo0bits+0x22>
 8007d64:	3002      	adds	r0, #2
 8007d66:	4203      	tst	r3, r0
 8007d68:	d003      	beq.n	8007d72 <__lo0bits+0x24>
 8007d6a:	40d3      	lsrs	r3, r2
 8007d6c:	0010      	movs	r0, r2
 8007d6e:	600b      	str	r3, [r1, #0]
 8007d70:	4770      	bx	lr
 8007d72:	089b      	lsrs	r3, r3, #2
 8007d74:	600b      	str	r3, [r1, #0]
 8007d76:	e7fb      	b.n	8007d70 <__lo0bits+0x22>
 8007d78:	b29a      	uxth	r2, r3
 8007d7a:	2a00      	cmp	r2, #0
 8007d7c:	d101      	bne.n	8007d82 <__lo0bits+0x34>
 8007d7e:	2010      	movs	r0, #16
 8007d80:	0c1b      	lsrs	r3, r3, #16
 8007d82:	b2da      	uxtb	r2, r3
 8007d84:	2a00      	cmp	r2, #0
 8007d86:	d101      	bne.n	8007d8c <__lo0bits+0x3e>
 8007d88:	3008      	adds	r0, #8
 8007d8a:	0a1b      	lsrs	r3, r3, #8
 8007d8c:	071a      	lsls	r2, r3, #28
 8007d8e:	d101      	bne.n	8007d94 <__lo0bits+0x46>
 8007d90:	3004      	adds	r0, #4
 8007d92:	091b      	lsrs	r3, r3, #4
 8007d94:	079a      	lsls	r2, r3, #30
 8007d96:	d101      	bne.n	8007d9c <__lo0bits+0x4e>
 8007d98:	3002      	adds	r0, #2
 8007d9a:	089b      	lsrs	r3, r3, #2
 8007d9c:	07da      	lsls	r2, r3, #31
 8007d9e:	d4e9      	bmi.n	8007d74 <__lo0bits+0x26>
 8007da0:	3001      	adds	r0, #1
 8007da2:	085b      	lsrs	r3, r3, #1
 8007da4:	d1e6      	bne.n	8007d74 <__lo0bits+0x26>
 8007da6:	2020      	movs	r0, #32
 8007da8:	e7e2      	b.n	8007d70 <__lo0bits+0x22>
	...

08007dac <__i2b>:
 8007dac:	b510      	push	{r4, lr}
 8007dae:	000c      	movs	r4, r1
 8007db0:	2101      	movs	r1, #1
 8007db2:	f7ff feff 	bl	8007bb4 <_Balloc>
 8007db6:	2800      	cmp	r0, #0
 8007db8:	d107      	bne.n	8007dca <__i2b+0x1e>
 8007dba:	2146      	movs	r1, #70	@ 0x46
 8007dbc:	4c05      	ldr	r4, [pc, #20]	@ (8007dd4 <__i2b+0x28>)
 8007dbe:	0002      	movs	r2, r0
 8007dc0:	4b05      	ldr	r3, [pc, #20]	@ (8007dd8 <__i2b+0x2c>)
 8007dc2:	0020      	movs	r0, r4
 8007dc4:	31ff      	adds	r1, #255	@ 0xff
 8007dc6:	f000 fccf 	bl	8008768 <__assert_func>
 8007dca:	2301      	movs	r3, #1
 8007dcc:	6144      	str	r4, [r0, #20]
 8007dce:	6103      	str	r3, [r0, #16]
 8007dd0:	bd10      	pop	{r4, pc}
 8007dd2:	46c0      	nop			@ (mov r8, r8)
 8007dd4:	08009001 	.word	0x08009001
 8007dd8:	08008ff0 	.word	0x08008ff0

08007ddc <__multiply>:
 8007ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007dde:	0014      	movs	r4, r2
 8007de0:	690a      	ldr	r2, [r1, #16]
 8007de2:	6923      	ldr	r3, [r4, #16]
 8007de4:	000d      	movs	r5, r1
 8007de6:	b089      	sub	sp, #36	@ 0x24
 8007de8:	429a      	cmp	r2, r3
 8007dea:	db02      	blt.n	8007df2 <__multiply+0x16>
 8007dec:	0023      	movs	r3, r4
 8007dee:	000c      	movs	r4, r1
 8007df0:	001d      	movs	r5, r3
 8007df2:	6927      	ldr	r7, [r4, #16]
 8007df4:	692e      	ldr	r6, [r5, #16]
 8007df6:	6861      	ldr	r1, [r4, #4]
 8007df8:	19bb      	adds	r3, r7, r6
 8007dfa:	9300      	str	r3, [sp, #0]
 8007dfc:	68a3      	ldr	r3, [r4, #8]
 8007dfe:	19ba      	adds	r2, r7, r6
 8007e00:	4293      	cmp	r3, r2
 8007e02:	da00      	bge.n	8007e06 <__multiply+0x2a>
 8007e04:	3101      	adds	r1, #1
 8007e06:	f7ff fed5 	bl	8007bb4 <_Balloc>
 8007e0a:	4684      	mov	ip, r0
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	d106      	bne.n	8007e1e <__multiply+0x42>
 8007e10:	21b1      	movs	r1, #177	@ 0xb1
 8007e12:	4662      	mov	r2, ip
 8007e14:	4b44      	ldr	r3, [pc, #272]	@ (8007f28 <__multiply+0x14c>)
 8007e16:	4845      	ldr	r0, [pc, #276]	@ (8007f2c <__multiply+0x150>)
 8007e18:	0049      	lsls	r1, r1, #1
 8007e1a:	f000 fca5 	bl	8008768 <__assert_func>
 8007e1e:	0002      	movs	r2, r0
 8007e20:	19bb      	adds	r3, r7, r6
 8007e22:	3214      	adds	r2, #20
 8007e24:	009b      	lsls	r3, r3, #2
 8007e26:	18d3      	adds	r3, r2, r3
 8007e28:	9301      	str	r3, [sp, #4]
 8007e2a:	2100      	movs	r1, #0
 8007e2c:	0013      	movs	r3, r2
 8007e2e:	9801      	ldr	r0, [sp, #4]
 8007e30:	4283      	cmp	r3, r0
 8007e32:	d328      	bcc.n	8007e86 <__multiply+0xaa>
 8007e34:	0023      	movs	r3, r4
 8007e36:	00bf      	lsls	r7, r7, #2
 8007e38:	3314      	adds	r3, #20
 8007e3a:	9304      	str	r3, [sp, #16]
 8007e3c:	3514      	adds	r5, #20
 8007e3e:	19db      	adds	r3, r3, r7
 8007e40:	00b6      	lsls	r6, r6, #2
 8007e42:	9302      	str	r3, [sp, #8]
 8007e44:	19ab      	adds	r3, r5, r6
 8007e46:	9307      	str	r3, [sp, #28]
 8007e48:	2304      	movs	r3, #4
 8007e4a:	9305      	str	r3, [sp, #20]
 8007e4c:	0023      	movs	r3, r4
 8007e4e:	9902      	ldr	r1, [sp, #8]
 8007e50:	3315      	adds	r3, #21
 8007e52:	4299      	cmp	r1, r3
 8007e54:	d305      	bcc.n	8007e62 <__multiply+0x86>
 8007e56:	1b0c      	subs	r4, r1, r4
 8007e58:	3c15      	subs	r4, #21
 8007e5a:	08a4      	lsrs	r4, r4, #2
 8007e5c:	3401      	adds	r4, #1
 8007e5e:	00a3      	lsls	r3, r4, #2
 8007e60:	9305      	str	r3, [sp, #20]
 8007e62:	9b07      	ldr	r3, [sp, #28]
 8007e64:	429d      	cmp	r5, r3
 8007e66:	d310      	bcc.n	8007e8a <__multiply+0xae>
 8007e68:	9b00      	ldr	r3, [sp, #0]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	dd05      	ble.n	8007e7a <__multiply+0x9e>
 8007e6e:	9b01      	ldr	r3, [sp, #4]
 8007e70:	3b04      	subs	r3, #4
 8007e72:	9301      	str	r3, [sp, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d052      	beq.n	8007f20 <__multiply+0x144>
 8007e7a:	4663      	mov	r3, ip
 8007e7c:	4660      	mov	r0, ip
 8007e7e:	9a00      	ldr	r2, [sp, #0]
 8007e80:	611a      	str	r2, [r3, #16]
 8007e82:	b009      	add	sp, #36	@ 0x24
 8007e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e86:	c302      	stmia	r3!, {r1}
 8007e88:	e7d1      	b.n	8007e2e <__multiply+0x52>
 8007e8a:	682c      	ldr	r4, [r5, #0]
 8007e8c:	b2a4      	uxth	r4, r4
 8007e8e:	2c00      	cmp	r4, #0
 8007e90:	d01f      	beq.n	8007ed2 <__multiply+0xf6>
 8007e92:	2300      	movs	r3, #0
 8007e94:	0017      	movs	r7, r2
 8007e96:	9e04      	ldr	r6, [sp, #16]
 8007e98:	9303      	str	r3, [sp, #12]
 8007e9a:	ce08      	ldmia	r6!, {r3}
 8007e9c:	6839      	ldr	r1, [r7, #0]
 8007e9e:	9306      	str	r3, [sp, #24]
 8007ea0:	466b      	mov	r3, sp
 8007ea2:	8b1b      	ldrh	r3, [r3, #24]
 8007ea4:	b288      	uxth	r0, r1
 8007ea6:	4363      	muls	r3, r4
 8007ea8:	181b      	adds	r3, r3, r0
 8007eaa:	9803      	ldr	r0, [sp, #12]
 8007eac:	0c09      	lsrs	r1, r1, #16
 8007eae:	181b      	adds	r3, r3, r0
 8007eb0:	9806      	ldr	r0, [sp, #24]
 8007eb2:	0c00      	lsrs	r0, r0, #16
 8007eb4:	4360      	muls	r0, r4
 8007eb6:	1840      	adds	r0, r0, r1
 8007eb8:	0c19      	lsrs	r1, r3, #16
 8007eba:	1841      	adds	r1, r0, r1
 8007ebc:	0c08      	lsrs	r0, r1, #16
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	0409      	lsls	r1, r1, #16
 8007ec2:	4319      	orrs	r1, r3
 8007ec4:	9b02      	ldr	r3, [sp, #8]
 8007ec6:	9003      	str	r0, [sp, #12]
 8007ec8:	c702      	stmia	r7!, {r1}
 8007eca:	42b3      	cmp	r3, r6
 8007ecc:	d8e5      	bhi.n	8007e9a <__multiply+0xbe>
 8007ece:	9b05      	ldr	r3, [sp, #20]
 8007ed0:	50d0      	str	r0, [r2, r3]
 8007ed2:	682c      	ldr	r4, [r5, #0]
 8007ed4:	0c24      	lsrs	r4, r4, #16
 8007ed6:	d020      	beq.n	8007f1a <__multiply+0x13e>
 8007ed8:	2100      	movs	r1, #0
 8007eda:	0010      	movs	r0, r2
 8007edc:	6813      	ldr	r3, [r2, #0]
 8007ede:	9e04      	ldr	r6, [sp, #16]
 8007ee0:	9103      	str	r1, [sp, #12]
 8007ee2:	6831      	ldr	r1, [r6, #0]
 8007ee4:	6807      	ldr	r7, [r0, #0]
 8007ee6:	b289      	uxth	r1, r1
 8007ee8:	4361      	muls	r1, r4
 8007eea:	0c3f      	lsrs	r7, r7, #16
 8007eec:	19c9      	adds	r1, r1, r7
 8007eee:	9f03      	ldr	r7, [sp, #12]
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	19c9      	adds	r1, r1, r7
 8007ef4:	040f      	lsls	r7, r1, #16
 8007ef6:	431f      	orrs	r7, r3
 8007ef8:	6007      	str	r7, [r0, #0]
 8007efa:	ce80      	ldmia	r6!, {r7}
 8007efc:	6843      	ldr	r3, [r0, #4]
 8007efe:	0c3f      	lsrs	r7, r7, #16
 8007f00:	4367      	muls	r7, r4
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	0c09      	lsrs	r1, r1, #16
 8007f06:	18fb      	adds	r3, r7, r3
 8007f08:	185b      	adds	r3, r3, r1
 8007f0a:	0c19      	lsrs	r1, r3, #16
 8007f0c:	9103      	str	r1, [sp, #12]
 8007f0e:	9902      	ldr	r1, [sp, #8]
 8007f10:	3004      	adds	r0, #4
 8007f12:	42b1      	cmp	r1, r6
 8007f14:	d8e5      	bhi.n	8007ee2 <__multiply+0x106>
 8007f16:	9905      	ldr	r1, [sp, #20]
 8007f18:	5053      	str	r3, [r2, r1]
 8007f1a:	3504      	adds	r5, #4
 8007f1c:	3204      	adds	r2, #4
 8007f1e:	e7a0      	b.n	8007e62 <__multiply+0x86>
 8007f20:	9b00      	ldr	r3, [sp, #0]
 8007f22:	3b01      	subs	r3, #1
 8007f24:	9300      	str	r3, [sp, #0]
 8007f26:	e79f      	b.n	8007e68 <__multiply+0x8c>
 8007f28:	08008ff0 	.word	0x08008ff0
 8007f2c:	08009001 	.word	0x08009001

08007f30 <__pow5mult>:
 8007f30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f32:	2303      	movs	r3, #3
 8007f34:	0015      	movs	r5, r2
 8007f36:	0007      	movs	r7, r0
 8007f38:	000e      	movs	r6, r1
 8007f3a:	401a      	ands	r2, r3
 8007f3c:	421d      	tst	r5, r3
 8007f3e:	d008      	beq.n	8007f52 <__pow5mult+0x22>
 8007f40:	4925      	ldr	r1, [pc, #148]	@ (8007fd8 <__pow5mult+0xa8>)
 8007f42:	3a01      	subs	r2, #1
 8007f44:	0092      	lsls	r2, r2, #2
 8007f46:	5852      	ldr	r2, [r2, r1]
 8007f48:	2300      	movs	r3, #0
 8007f4a:	0031      	movs	r1, r6
 8007f4c:	f7ff fe9a 	bl	8007c84 <__multadd>
 8007f50:	0006      	movs	r6, r0
 8007f52:	10ad      	asrs	r5, r5, #2
 8007f54:	d03d      	beq.n	8007fd2 <__pow5mult+0xa2>
 8007f56:	69fc      	ldr	r4, [r7, #28]
 8007f58:	2c00      	cmp	r4, #0
 8007f5a:	d10f      	bne.n	8007f7c <__pow5mult+0x4c>
 8007f5c:	2010      	movs	r0, #16
 8007f5e:	f7ff fd6d 	bl	8007a3c <malloc>
 8007f62:	1e02      	subs	r2, r0, #0
 8007f64:	61f8      	str	r0, [r7, #28]
 8007f66:	d105      	bne.n	8007f74 <__pow5mult+0x44>
 8007f68:	21b4      	movs	r1, #180	@ 0xb4
 8007f6a:	4b1c      	ldr	r3, [pc, #112]	@ (8007fdc <__pow5mult+0xac>)
 8007f6c:	481c      	ldr	r0, [pc, #112]	@ (8007fe0 <__pow5mult+0xb0>)
 8007f6e:	31ff      	adds	r1, #255	@ 0xff
 8007f70:	f000 fbfa 	bl	8008768 <__assert_func>
 8007f74:	6044      	str	r4, [r0, #4]
 8007f76:	6084      	str	r4, [r0, #8]
 8007f78:	6004      	str	r4, [r0, #0]
 8007f7a:	60c4      	str	r4, [r0, #12]
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	689c      	ldr	r4, [r3, #8]
 8007f80:	9301      	str	r3, [sp, #4]
 8007f82:	2c00      	cmp	r4, #0
 8007f84:	d108      	bne.n	8007f98 <__pow5mult+0x68>
 8007f86:	0038      	movs	r0, r7
 8007f88:	4916      	ldr	r1, [pc, #88]	@ (8007fe4 <__pow5mult+0xb4>)
 8007f8a:	f7ff ff0f 	bl	8007dac <__i2b>
 8007f8e:	9b01      	ldr	r3, [sp, #4]
 8007f90:	0004      	movs	r4, r0
 8007f92:	6098      	str	r0, [r3, #8]
 8007f94:	2300      	movs	r3, #0
 8007f96:	6003      	str	r3, [r0, #0]
 8007f98:	2301      	movs	r3, #1
 8007f9a:	421d      	tst	r5, r3
 8007f9c:	d00a      	beq.n	8007fb4 <__pow5mult+0x84>
 8007f9e:	0031      	movs	r1, r6
 8007fa0:	0022      	movs	r2, r4
 8007fa2:	0038      	movs	r0, r7
 8007fa4:	f7ff ff1a 	bl	8007ddc <__multiply>
 8007fa8:	0031      	movs	r1, r6
 8007faa:	9001      	str	r0, [sp, #4]
 8007fac:	0038      	movs	r0, r7
 8007fae:	f7ff fe45 	bl	8007c3c <_Bfree>
 8007fb2:	9e01      	ldr	r6, [sp, #4]
 8007fb4:	106d      	asrs	r5, r5, #1
 8007fb6:	d00c      	beq.n	8007fd2 <__pow5mult+0xa2>
 8007fb8:	6820      	ldr	r0, [r4, #0]
 8007fba:	2800      	cmp	r0, #0
 8007fbc:	d107      	bne.n	8007fce <__pow5mult+0x9e>
 8007fbe:	0022      	movs	r2, r4
 8007fc0:	0021      	movs	r1, r4
 8007fc2:	0038      	movs	r0, r7
 8007fc4:	f7ff ff0a 	bl	8007ddc <__multiply>
 8007fc8:	2300      	movs	r3, #0
 8007fca:	6020      	str	r0, [r4, #0]
 8007fcc:	6003      	str	r3, [r0, #0]
 8007fce:	0004      	movs	r4, r0
 8007fd0:	e7e2      	b.n	8007f98 <__pow5mult+0x68>
 8007fd2:	0030      	movs	r0, r6
 8007fd4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007fd6:	46c0      	nop			@ (mov r8, r8)
 8007fd8:	080090b4 	.word	0x080090b4
 8007fdc:	08008f81 	.word	0x08008f81
 8007fe0:	08009001 	.word	0x08009001
 8007fe4:	00000271 	.word	0x00000271

08007fe8 <__lshift>:
 8007fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fea:	000c      	movs	r4, r1
 8007fec:	0016      	movs	r6, r2
 8007fee:	6923      	ldr	r3, [r4, #16]
 8007ff0:	1157      	asrs	r7, r2, #5
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	18fb      	adds	r3, r7, r3
 8007ff6:	9301      	str	r3, [sp, #4]
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	9300      	str	r3, [sp, #0]
 8007ffc:	6849      	ldr	r1, [r1, #4]
 8007ffe:	68a3      	ldr	r3, [r4, #8]
 8008000:	9002      	str	r0, [sp, #8]
 8008002:	9a00      	ldr	r2, [sp, #0]
 8008004:	4293      	cmp	r3, r2
 8008006:	db10      	blt.n	800802a <__lshift+0x42>
 8008008:	9802      	ldr	r0, [sp, #8]
 800800a:	f7ff fdd3 	bl	8007bb4 <_Balloc>
 800800e:	2300      	movs	r3, #0
 8008010:	0001      	movs	r1, r0
 8008012:	0005      	movs	r5, r0
 8008014:	001a      	movs	r2, r3
 8008016:	3114      	adds	r1, #20
 8008018:	4298      	cmp	r0, r3
 800801a:	d10c      	bne.n	8008036 <__lshift+0x4e>
 800801c:	21ef      	movs	r1, #239	@ 0xef
 800801e:	002a      	movs	r2, r5
 8008020:	4b25      	ldr	r3, [pc, #148]	@ (80080b8 <__lshift+0xd0>)
 8008022:	4826      	ldr	r0, [pc, #152]	@ (80080bc <__lshift+0xd4>)
 8008024:	0049      	lsls	r1, r1, #1
 8008026:	f000 fb9f 	bl	8008768 <__assert_func>
 800802a:	3101      	adds	r1, #1
 800802c:	005b      	lsls	r3, r3, #1
 800802e:	e7e8      	b.n	8008002 <__lshift+0x1a>
 8008030:	0098      	lsls	r0, r3, #2
 8008032:	500a      	str	r2, [r1, r0]
 8008034:	3301      	adds	r3, #1
 8008036:	42bb      	cmp	r3, r7
 8008038:	dbfa      	blt.n	8008030 <__lshift+0x48>
 800803a:	43fb      	mvns	r3, r7
 800803c:	17db      	asrs	r3, r3, #31
 800803e:	401f      	ands	r7, r3
 8008040:	00bf      	lsls	r7, r7, #2
 8008042:	0023      	movs	r3, r4
 8008044:	201f      	movs	r0, #31
 8008046:	19c9      	adds	r1, r1, r7
 8008048:	0037      	movs	r7, r6
 800804a:	6922      	ldr	r2, [r4, #16]
 800804c:	3314      	adds	r3, #20
 800804e:	0092      	lsls	r2, r2, #2
 8008050:	189a      	adds	r2, r3, r2
 8008052:	4007      	ands	r7, r0
 8008054:	4206      	tst	r6, r0
 8008056:	d029      	beq.n	80080ac <__lshift+0xc4>
 8008058:	3001      	adds	r0, #1
 800805a:	1bc0      	subs	r0, r0, r7
 800805c:	9003      	str	r0, [sp, #12]
 800805e:	468c      	mov	ip, r1
 8008060:	2000      	movs	r0, #0
 8008062:	681e      	ldr	r6, [r3, #0]
 8008064:	40be      	lsls	r6, r7
 8008066:	4306      	orrs	r6, r0
 8008068:	4660      	mov	r0, ip
 800806a:	c040      	stmia	r0!, {r6}
 800806c:	4684      	mov	ip, r0
 800806e:	9e03      	ldr	r6, [sp, #12]
 8008070:	cb01      	ldmia	r3!, {r0}
 8008072:	40f0      	lsrs	r0, r6
 8008074:	429a      	cmp	r2, r3
 8008076:	d8f4      	bhi.n	8008062 <__lshift+0x7a>
 8008078:	0026      	movs	r6, r4
 800807a:	3615      	adds	r6, #21
 800807c:	2304      	movs	r3, #4
 800807e:	42b2      	cmp	r2, r6
 8008080:	d304      	bcc.n	800808c <__lshift+0xa4>
 8008082:	1b13      	subs	r3, r2, r4
 8008084:	3b15      	subs	r3, #21
 8008086:	089b      	lsrs	r3, r3, #2
 8008088:	3301      	adds	r3, #1
 800808a:	009b      	lsls	r3, r3, #2
 800808c:	50c8      	str	r0, [r1, r3]
 800808e:	2800      	cmp	r0, #0
 8008090:	d002      	beq.n	8008098 <__lshift+0xb0>
 8008092:	9b01      	ldr	r3, [sp, #4]
 8008094:	3302      	adds	r3, #2
 8008096:	9300      	str	r3, [sp, #0]
 8008098:	9b00      	ldr	r3, [sp, #0]
 800809a:	9802      	ldr	r0, [sp, #8]
 800809c:	3b01      	subs	r3, #1
 800809e:	0021      	movs	r1, r4
 80080a0:	612b      	str	r3, [r5, #16]
 80080a2:	f7ff fdcb 	bl	8007c3c <_Bfree>
 80080a6:	0028      	movs	r0, r5
 80080a8:	b005      	add	sp, #20
 80080aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080ac:	cb01      	ldmia	r3!, {r0}
 80080ae:	c101      	stmia	r1!, {r0}
 80080b0:	429a      	cmp	r2, r3
 80080b2:	d8fb      	bhi.n	80080ac <__lshift+0xc4>
 80080b4:	e7f0      	b.n	8008098 <__lshift+0xb0>
 80080b6:	46c0      	nop			@ (mov r8, r8)
 80080b8:	08008ff0 	.word	0x08008ff0
 80080bc:	08009001 	.word	0x08009001

080080c0 <__mcmp>:
 80080c0:	b530      	push	{r4, r5, lr}
 80080c2:	690b      	ldr	r3, [r1, #16]
 80080c4:	6904      	ldr	r4, [r0, #16]
 80080c6:	0002      	movs	r2, r0
 80080c8:	1ae0      	subs	r0, r4, r3
 80080ca:	429c      	cmp	r4, r3
 80080cc:	d10f      	bne.n	80080ee <__mcmp+0x2e>
 80080ce:	3214      	adds	r2, #20
 80080d0:	009b      	lsls	r3, r3, #2
 80080d2:	3114      	adds	r1, #20
 80080d4:	0014      	movs	r4, r2
 80080d6:	18c9      	adds	r1, r1, r3
 80080d8:	18d2      	adds	r2, r2, r3
 80080da:	3a04      	subs	r2, #4
 80080dc:	3904      	subs	r1, #4
 80080de:	6815      	ldr	r5, [r2, #0]
 80080e0:	680b      	ldr	r3, [r1, #0]
 80080e2:	429d      	cmp	r5, r3
 80080e4:	d004      	beq.n	80080f0 <__mcmp+0x30>
 80080e6:	2001      	movs	r0, #1
 80080e8:	429d      	cmp	r5, r3
 80080ea:	d200      	bcs.n	80080ee <__mcmp+0x2e>
 80080ec:	3802      	subs	r0, #2
 80080ee:	bd30      	pop	{r4, r5, pc}
 80080f0:	4294      	cmp	r4, r2
 80080f2:	d3f2      	bcc.n	80080da <__mcmp+0x1a>
 80080f4:	e7fb      	b.n	80080ee <__mcmp+0x2e>
	...

080080f8 <__mdiff>:
 80080f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080fa:	000c      	movs	r4, r1
 80080fc:	b087      	sub	sp, #28
 80080fe:	9000      	str	r0, [sp, #0]
 8008100:	0011      	movs	r1, r2
 8008102:	0020      	movs	r0, r4
 8008104:	0017      	movs	r7, r2
 8008106:	f7ff ffdb 	bl	80080c0 <__mcmp>
 800810a:	1e05      	subs	r5, r0, #0
 800810c:	d110      	bne.n	8008130 <__mdiff+0x38>
 800810e:	0001      	movs	r1, r0
 8008110:	9800      	ldr	r0, [sp, #0]
 8008112:	f7ff fd4f 	bl	8007bb4 <_Balloc>
 8008116:	1e02      	subs	r2, r0, #0
 8008118:	d104      	bne.n	8008124 <__mdiff+0x2c>
 800811a:	4b40      	ldr	r3, [pc, #256]	@ (800821c <__mdiff+0x124>)
 800811c:	4840      	ldr	r0, [pc, #256]	@ (8008220 <__mdiff+0x128>)
 800811e:	4941      	ldr	r1, [pc, #260]	@ (8008224 <__mdiff+0x12c>)
 8008120:	f000 fb22 	bl	8008768 <__assert_func>
 8008124:	2301      	movs	r3, #1
 8008126:	6145      	str	r5, [r0, #20]
 8008128:	6103      	str	r3, [r0, #16]
 800812a:	0010      	movs	r0, r2
 800812c:	b007      	add	sp, #28
 800812e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008130:	2600      	movs	r6, #0
 8008132:	42b0      	cmp	r0, r6
 8008134:	da03      	bge.n	800813e <__mdiff+0x46>
 8008136:	0023      	movs	r3, r4
 8008138:	003c      	movs	r4, r7
 800813a:	001f      	movs	r7, r3
 800813c:	3601      	adds	r6, #1
 800813e:	6861      	ldr	r1, [r4, #4]
 8008140:	9800      	ldr	r0, [sp, #0]
 8008142:	f7ff fd37 	bl	8007bb4 <_Balloc>
 8008146:	1e02      	subs	r2, r0, #0
 8008148:	d103      	bne.n	8008152 <__mdiff+0x5a>
 800814a:	4b34      	ldr	r3, [pc, #208]	@ (800821c <__mdiff+0x124>)
 800814c:	4834      	ldr	r0, [pc, #208]	@ (8008220 <__mdiff+0x128>)
 800814e:	4936      	ldr	r1, [pc, #216]	@ (8008228 <__mdiff+0x130>)
 8008150:	e7e6      	b.n	8008120 <__mdiff+0x28>
 8008152:	6923      	ldr	r3, [r4, #16]
 8008154:	3414      	adds	r4, #20
 8008156:	9300      	str	r3, [sp, #0]
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	18e3      	adds	r3, r4, r3
 800815c:	0021      	movs	r1, r4
 800815e:	9401      	str	r4, [sp, #4]
 8008160:	003c      	movs	r4, r7
 8008162:	9302      	str	r3, [sp, #8]
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	3414      	adds	r4, #20
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	18e3      	adds	r3, r4, r3
 800816c:	9303      	str	r3, [sp, #12]
 800816e:	0003      	movs	r3, r0
 8008170:	60c6      	str	r6, [r0, #12]
 8008172:	468c      	mov	ip, r1
 8008174:	2000      	movs	r0, #0
 8008176:	3314      	adds	r3, #20
 8008178:	9304      	str	r3, [sp, #16]
 800817a:	9305      	str	r3, [sp, #20]
 800817c:	4663      	mov	r3, ip
 800817e:	cb20      	ldmia	r3!, {r5}
 8008180:	b2a9      	uxth	r1, r5
 8008182:	000e      	movs	r6, r1
 8008184:	469c      	mov	ip, r3
 8008186:	cc08      	ldmia	r4!, {r3}
 8008188:	0c2d      	lsrs	r5, r5, #16
 800818a:	b299      	uxth	r1, r3
 800818c:	1a71      	subs	r1, r6, r1
 800818e:	1809      	adds	r1, r1, r0
 8008190:	0c1b      	lsrs	r3, r3, #16
 8008192:	1408      	asrs	r0, r1, #16
 8008194:	1aeb      	subs	r3, r5, r3
 8008196:	181b      	adds	r3, r3, r0
 8008198:	1418      	asrs	r0, r3, #16
 800819a:	b289      	uxth	r1, r1
 800819c:	041b      	lsls	r3, r3, #16
 800819e:	4319      	orrs	r1, r3
 80081a0:	9b05      	ldr	r3, [sp, #20]
 80081a2:	c302      	stmia	r3!, {r1}
 80081a4:	9305      	str	r3, [sp, #20]
 80081a6:	9b03      	ldr	r3, [sp, #12]
 80081a8:	42a3      	cmp	r3, r4
 80081aa:	d8e7      	bhi.n	800817c <__mdiff+0x84>
 80081ac:	0039      	movs	r1, r7
 80081ae:	9c03      	ldr	r4, [sp, #12]
 80081b0:	3115      	adds	r1, #21
 80081b2:	2304      	movs	r3, #4
 80081b4:	428c      	cmp	r4, r1
 80081b6:	d304      	bcc.n	80081c2 <__mdiff+0xca>
 80081b8:	1be3      	subs	r3, r4, r7
 80081ba:	3b15      	subs	r3, #21
 80081bc:	089b      	lsrs	r3, r3, #2
 80081be:	3301      	adds	r3, #1
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	9901      	ldr	r1, [sp, #4]
 80081c4:	18cd      	adds	r5, r1, r3
 80081c6:	9904      	ldr	r1, [sp, #16]
 80081c8:	002e      	movs	r6, r5
 80081ca:	18cb      	adds	r3, r1, r3
 80081cc:	001f      	movs	r7, r3
 80081ce:	9902      	ldr	r1, [sp, #8]
 80081d0:	428e      	cmp	r6, r1
 80081d2:	d311      	bcc.n	80081f8 <__mdiff+0x100>
 80081d4:	9c02      	ldr	r4, [sp, #8]
 80081d6:	1ee9      	subs	r1, r5, #3
 80081d8:	2000      	movs	r0, #0
 80081da:	428c      	cmp	r4, r1
 80081dc:	d304      	bcc.n	80081e8 <__mdiff+0xf0>
 80081de:	0021      	movs	r1, r4
 80081e0:	3103      	adds	r1, #3
 80081e2:	1b49      	subs	r1, r1, r5
 80081e4:	0889      	lsrs	r1, r1, #2
 80081e6:	0088      	lsls	r0, r1, #2
 80081e8:	181b      	adds	r3, r3, r0
 80081ea:	3b04      	subs	r3, #4
 80081ec:	6819      	ldr	r1, [r3, #0]
 80081ee:	2900      	cmp	r1, #0
 80081f0:	d010      	beq.n	8008214 <__mdiff+0x11c>
 80081f2:	9b00      	ldr	r3, [sp, #0]
 80081f4:	6113      	str	r3, [r2, #16]
 80081f6:	e798      	b.n	800812a <__mdiff+0x32>
 80081f8:	4684      	mov	ip, r0
 80081fa:	ce02      	ldmia	r6!, {r1}
 80081fc:	b288      	uxth	r0, r1
 80081fe:	4460      	add	r0, ip
 8008200:	1400      	asrs	r0, r0, #16
 8008202:	0c0c      	lsrs	r4, r1, #16
 8008204:	1904      	adds	r4, r0, r4
 8008206:	4461      	add	r1, ip
 8008208:	1420      	asrs	r0, r4, #16
 800820a:	b289      	uxth	r1, r1
 800820c:	0424      	lsls	r4, r4, #16
 800820e:	4321      	orrs	r1, r4
 8008210:	c702      	stmia	r7!, {r1}
 8008212:	e7dc      	b.n	80081ce <__mdiff+0xd6>
 8008214:	9900      	ldr	r1, [sp, #0]
 8008216:	3901      	subs	r1, #1
 8008218:	9100      	str	r1, [sp, #0]
 800821a:	e7e6      	b.n	80081ea <__mdiff+0xf2>
 800821c:	08008ff0 	.word	0x08008ff0
 8008220:	08009001 	.word	0x08009001
 8008224:	00000237 	.word	0x00000237
 8008228:	00000245 	.word	0x00000245

0800822c <__d2b>:
 800822c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800822e:	2101      	movs	r1, #1
 8008230:	0016      	movs	r6, r2
 8008232:	001f      	movs	r7, r3
 8008234:	f7ff fcbe 	bl	8007bb4 <_Balloc>
 8008238:	1e04      	subs	r4, r0, #0
 800823a:	d105      	bne.n	8008248 <__d2b+0x1c>
 800823c:	0022      	movs	r2, r4
 800823e:	4b25      	ldr	r3, [pc, #148]	@ (80082d4 <__d2b+0xa8>)
 8008240:	4825      	ldr	r0, [pc, #148]	@ (80082d8 <__d2b+0xac>)
 8008242:	4926      	ldr	r1, [pc, #152]	@ (80082dc <__d2b+0xb0>)
 8008244:	f000 fa90 	bl	8008768 <__assert_func>
 8008248:	033b      	lsls	r3, r7, #12
 800824a:	007d      	lsls	r5, r7, #1
 800824c:	0b1b      	lsrs	r3, r3, #12
 800824e:	0d6d      	lsrs	r5, r5, #21
 8008250:	d002      	beq.n	8008258 <__d2b+0x2c>
 8008252:	2280      	movs	r2, #128	@ 0x80
 8008254:	0352      	lsls	r2, r2, #13
 8008256:	4313      	orrs	r3, r2
 8008258:	9301      	str	r3, [sp, #4]
 800825a:	2e00      	cmp	r6, #0
 800825c:	d025      	beq.n	80082aa <__d2b+0x7e>
 800825e:	4668      	mov	r0, sp
 8008260:	9600      	str	r6, [sp, #0]
 8008262:	f7ff fd74 	bl	8007d4e <__lo0bits>
 8008266:	9b01      	ldr	r3, [sp, #4]
 8008268:	9900      	ldr	r1, [sp, #0]
 800826a:	2800      	cmp	r0, #0
 800826c:	d01b      	beq.n	80082a6 <__d2b+0x7a>
 800826e:	2220      	movs	r2, #32
 8008270:	001e      	movs	r6, r3
 8008272:	1a12      	subs	r2, r2, r0
 8008274:	4096      	lsls	r6, r2
 8008276:	0032      	movs	r2, r6
 8008278:	40c3      	lsrs	r3, r0
 800827a:	430a      	orrs	r2, r1
 800827c:	6162      	str	r2, [r4, #20]
 800827e:	9301      	str	r3, [sp, #4]
 8008280:	9e01      	ldr	r6, [sp, #4]
 8008282:	61a6      	str	r6, [r4, #24]
 8008284:	1e73      	subs	r3, r6, #1
 8008286:	419e      	sbcs	r6, r3
 8008288:	3601      	adds	r6, #1
 800828a:	6126      	str	r6, [r4, #16]
 800828c:	2d00      	cmp	r5, #0
 800828e:	d014      	beq.n	80082ba <__d2b+0x8e>
 8008290:	2635      	movs	r6, #53	@ 0x35
 8008292:	4b13      	ldr	r3, [pc, #76]	@ (80082e0 <__d2b+0xb4>)
 8008294:	18ed      	adds	r5, r5, r3
 8008296:	9b08      	ldr	r3, [sp, #32]
 8008298:	182d      	adds	r5, r5, r0
 800829a:	601d      	str	r5, [r3, #0]
 800829c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800829e:	1a36      	subs	r6, r6, r0
 80082a0:	601e      	str	r6, [r3, #0]
 80082a2:	0020      	movs	r0, r4
 80082a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80082a6:	6161      	str	r1, [r4, #20]
 80082a8:	e7ea      	b.n	8008280 <__d2b+0x54>
 80082aa:	a801      	add	r0, sp, #4
 80082ac:	f7ff fd4f 	bl	8007d4e <__lo0bits>
 80082b0:	9b01      	ldr	r3, [sp, #4]
 80082b2:	2601      	movs	r6, #1
 80082b4:	6163      	str	r3, [r4, #20]
 80082b6:	3020      	adds	r0, #32
 80082b8:	e7e7      	b.n	800828a <__d2b+0x5e>
 80082ba:	4b0a      	ldr	r3, [pc, #40]	@ (80082e4 <__d2b+0xb8>)
 80082bc:	18c0      	adds	r0, r0, r3
 80082be:	9b08      	ldr	r3, [sp, #32]
 80082c0:	6018      	str	r0, [r3, #0]
 80082c2:	4b09      	ldr	r3, [pc, #36]	@ (80082e8 <__d2b+0xbc>)
 80082c4:	18f3      	adds	r3, r6, r3
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	18e3      	adds	r3, r4, r3
 80082ca:	6958      	ldr	r0, [r3, #20]
 80082cc:	f7ff fd1e 	bl	8007d0c <__hi0bits>
 80082d0:	0176      	lsls	r6, r6, #5
 80082d2:	e7e3      	b.n	800829c <__d2b+0x70>
 80082d4:	08008ff0 	.word	0x08008ff0
 80082d8:	08009001 	.word	0x08009001
 80082dc:	0000030f 	.word	0x0000030f
 80082e0:	fffffbcd 	.word	0xfffffbcd
 80082e4:	fffffbce 	.word	0xfffffbce
 80082e8:	3fffffff 	.word	0x3fffffff

080082ec <__ssputs_r>:
 80082ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082ee:	688e      	ldr	r6, [r1, #8]
 80082f0:	b085      	sub	sp, #20
 80082f2:	001f      	movs	r7, r3
 80082f4:	000c      	movs	r4, r1
 80082f6:	680b      	ldr	r3, [r1, #0]
 80082f8:	9002      	str	r0, [sp, #8]
 80082fa:	9203      	str	r2, [sp, #12]
 80082fc:	42be      	cmp	r6, r7
 80082fe:	d830      	bhi.n	8008362 <__ssputs_r+0x76>
 8008300:	210c      	movs	r1, #12
 8008302:	5e62      	ldrsh	r2, [r4, r1]
 8008304:	2190      	movs	r1, #144	@ 0x90
 8008306:	00c9      	lsls	r1, r1, #3
 8008308:	420a      	tst	r2, r1
 800830a:	d028      	beq.n	800835e <__ssputs_r+0x72>
 800830c:	2003      	movs	r0, #3
 800830e:	6921      	ldr	r1, [r4, #16]
 8008310:	1a5b      	subs	r3, r3, r1
 8008312:	9301      	str	r3, [sp, #4]
 8008314:	6963      	ldr	r3, [r4, #20]
 8008316:	4343      	muls	r3, r0
 8008318:	9801      	ldr	r0, [sp, #4]
 800831a:	0fdd      	lsrs	r5, r3, #31
 800831c:	18ed      	adds	r5, r5, r3
 800831e:	1c7b      	adds	r3, r7, #1
 8008320:	181b      	adds	r3, r3, r0
 8008322:	106d      	asrs	r5, r5, #1
 8008324:	42ab      	cmp	r3, r5
 8008326:	d900      	bls.n	800832a <__ssputs_r+0x3e>
 8008328:	001d      	movs	r5, r3
 800832a:	0552      	lsls	r2, r2, #21
 800832c:	d528      	bpl.n	8008380 <__ssputs_r+0x94>
 800832e:	0029      	movs	r1, r5
 8008330:	9802      	ldr	r0, [sp, #8]
 8008332:	f7ff fbaf 	bl	8007a94 <_malloc_r>
 8008336:	1e06      	subs	r6, r0, #0
 8008338:	d02c      	beq.n	8008394 <__ssputs_r+0xa8>
 800833a:	9a01      	ldr	r2, [sp, #4]
 800833c:	6921      	ldr	r1, [r4, #16]
 800833e:	f000 fa09 	bl	8008754 <memcpy>
 8008342:	89a2      	ldrh	r2, [r4, #12]
 8008344:	4b18      	ldr	r3, [pc, #96]	@ (80083a8 <__ssputs_r+0xbc>)
 8008346:	401a      	ands	r2, r3
 8008348:	2380      	movs	r3, #128	@ 0x80
 800834a:	4313      	orrs	r3, r2
 800834c:	81a3      	strh	r3, [r4, #12]
 800834e:	9b01      	ldr	r3, [sp, #4]
 8008350:	6126      	str	r6, [r4, #16]
 8008352:	18f6      	adds	r6, r6, r3
 8008354:	6026      	str	r6, [r4, #0]
 8008356:	003e      	movs	r6, r7
 8008358:	6165      	str	r5, [r4, #20]
 800835a:	1aed      	subs	r5, r5, r3
 800835c:	60a5      	str	r5, [r4, #8]
 800835e:	42be      	cmp	r6, r7
 8008360:	d900      	bls.n	8008364 <__ssputs_r+0x78>
 8008362:	003e      	movs	r6, r7
 8008364:	0032      	movs	r2, r6
 8008366:	9903      	ldr	r1, [sp, #12]
 8008368:	6820      	ldr	r0, [r4, #0]
 800836a:	f000 f9ce 	bl	800870a <memmove>
 800836e:	2000      	movs	r0, #0
 8008370:	68a3      	ldr	r3, [r4, #8]
 8008372:	1b9b      	subs	r3, r3, r6
 8008374:	60a3      	str	r3, [r4, #8]
 8008376:	6823      	ldr	r3, [r4, #0]
 8008378:	199b      	adds	r3, r3, r6
 800837a:	6023      	str	r3, [r4, #0]
 800837c:	b005      	add	sp, #20
 800837e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008380:	002a      	movs	r2, r5
 8008382:	9802      	ldr	r0, [sp, #8]
 8008384:	f000 fa4d 	bl	8008822 <_realloc_r>
 8008388:	1e06      	subs	r6, r0, #0
 800838a:	d1e0      	bne.n	800834e <__ssputs_r+0x62>
 800838c:	6921      	ldr	r1, [r4, #16]
 800838e:	9802      	ldr	r0, [sp, #8]
 8008390:	f7ff fb0a 	bl	80079a8 <_free_r>
 8008394:	230c      	movs	r3, #12
 8008396:	2001      	movs	r0, #1
 8008398:	9a02      	ldr	r2, [sp, #8]
 800839a:	4240      	negs	r0, r0
 800839c:	6013      	str	r3, [r2, #0]
 800839e:	89a2      	ldrh	r2, [r4, #12]
 80083a0:	3334      	adds	r3, #52	@ 0x34
 80083a2:	4313      	orrs	r3, r2
 80083a4:	81a3      	strh	r3, [r4, #12]
 80083a6:	e7e9      	b.n	800837c <__ssputs_r+0x90>
 80083a8:	fffffb7f 	.word	0xfffffb7f

080083ac <_svfiprintf_r>:
 80083ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083ae:	b0a1      	sub	sp, #132	@ 0x84
 80083b0:	9003      	str	r0, [sp, #12]
 80083b2:	001d      	movs	r5, r3
 80083b4:	898b      	ldrh	r3, [r1, #12]
 80083b6:	000f      	movs	r7, r1
 80083b8:	0016      	movs	r6, r2
 80083ba:	061b      	lsls	r3, r3, #24
 80083bc:	d511      	bpl.n	80083e2 <_svfiprintf_r+0x36>
 80083be:	690b      	ldr	r3, [r1, #16]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d10e      	bne.n	80083e2 <_svfiprintf_r+0x36>
 80083c4:	2140      	movs	r1, #64	@ 0x40
 80083c6:	f7ff fb65 	bl	8007a94 <_malloc_r>
 80083ca:	6038      	str	r0, [r7, #0]
 80083cc:	6138      	str	r0, [r7, #16]
 80083ce:	2800      	cmp	r0, #0
 80083d0:	d105      	bne.n	80083de <_svfiprintf_r+0x32>
 80083d2:	230c      	movs	r3, #12
 80083d4:	9a03      	ldr	r2, [sp, #12]
 80083d6:	6013      	str	r3, [r2, #0]
 80083d8:	2001      	movs	r0, #1
 80083da:	4240      	negs	r0, r0
 80083dc:	e0cf      	b.n	800857e <_svfiprintf_r+0x1d2>
 80083de:	2340      	movs	r3, #64	@ 0x40
 80083e0:	617b      	str	r3, [r7, #20]
 80083e2:	2300      	movs	r3, #0
 80083e4:	ac08      	add	r4, sp, #32
 80083e6:	6163      	str	r3, [r4, #20]
 80083e8:	3320      	adds	r3, #32
 80083ea:	7663      	strb	r3, [r4, #25]
 80083ec:	3310      	adds	r3, #16
 80083ee:	76a3      	strb	r3, [r4, #26]
 80083f0:	9507      	str	r5, [sp, #28]
 80083f2:	0035      	movs	r5, r6
 80083f4:	782b      	ldrb	r3, [r5, #0]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d001      	beq.n	80083fe <_svfiprintf_r+0x52>
 80083fa:	2b25      	cmp	r3, #37	@ 0x25
 80083fc:	d148      	bne.n	8008490 <_svfiprintf_r+0xe4>
 80083fe:	1bab      	subs	r3, r5, r6
 8008400:	9305      	str	r3, [sp, #20]
 8008402:	42b5      	cmp	r5, r6
 8008404:	d00b      	beq.n	800841e <_svfiprintf_r+0x72>
 8008406:	0032      	movs	r2, r6
 8008408:	0039      	movs	r1, r7
 800840a:	9803      	ldr	r0, [sp, #12]
 800840c:	f7ff ff6e 	bl	80082ec <__ssputs_r>
 8008410:	3001      	adds	r0, #1
 8008412:	d100      	bne.n	8008416 <_svfiprintf_r+0x6a>
 8008414:	e0ae      	b.n	8008574 <_svfiprintf_r+0x1c8>
 8008416:	6963      	ldr	r3, [r4, #20]
 8008418:	9a05      	ldr	r2, [sp, #20]
 800841a:	189b      	adds	r3, r3, r2
 800841c:	6163      	str	r3, [r4, #20]
 800841e:	782b      	ldrb	r3, [r5, #0]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d100      	bne.n	8008426 <_svfiprintf_r+0x7a>
 8008424:	e0a6      	b.n	8008574 <_svfiprintf_r+0x1c8>
 8008426:	2201      	movs	r2, #1
 8008428:	2300      	movs	r3, #0
 800842a:	4252      	negs	r2, r2
 800842c:	6062      	str	r2, [r4, #4]
 800842e:	a904      	add	r1, sp, #16
 8008430:	3254      	adds	r2, #84	@ 0x54
 8008432:	1852      	adds	r2, r2, r1
 8008434:	1c6e      	adds	r6, r5, #1
 8008436:	6023      	str	r3, [r4, #0]
 8008438:	60e3      	str	r3, [r4, #12]
 800843a:	60a3      	str	r3, [r4, #8]
 800843c:	7013      	strb	r3, [r2, #0]
 800843e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008440:	4b54      	ldr	r3, [pc, #336]	@ (8008594 <_svfiprintf_r+0x1e8>)
 8008442:	2205      	movs	r2, #5
 8008444:	0018      	movs	r0, r3
 8008446:	7831      	ldrb	r1, [r6, #0]
 8008448:	9305      	str	r3, [sp, #20]
 800844a:	f7fe fc2c 	bl	8006ca6 <memchr>
 800844e:	1c75      	adds	r5, r6, #1
 8008450:	2800      	cmp	r0, #0
 8008452:	d11f      	bne.n	8008494 <_svfiprintf_r+0xe8>
 8008454:	6822      	ldr	r2, [r4, #0]
 8008456:	06d3      	lsls	r3, r2, #27
 8008458:	d504      	bpl.n	8008464 <_svfiprintf_r+0xb8>
 800845a:	2353      	movs	r3, #83	@ 0x53
 800845c:	a904      	add	r1, sp, #16
 800845e:	185b      	adds	r3, r3, r1
 8008460:	2120      	movs	r1, #32
 8008462:	7019      	strb	r1, [r3, #0]
 8008464:	0713      	lsls	r3, r2, #28
 8008466:	d504      	bpl.n	8008472 <_svfiprintf_r+0xc6>
 8008468:	2353      	movs	r3, #83	@ 0x53
 800846a:	a904      	add	r1, sp, #16
 800846c:	185b      	adds	r3, r3, r1
 800846e:	212b      	movs	r1, #43	@ 0x2b
 8008470:	7019      	strb	r1, [r3, #0]
 8008472:	7833      	ldrb	r3, [r6, #0]
 8008474:	2b2a      	cmp	r3, #42	@ 0x2a
 8008476:	d016      	beq.n	80084a6 <_svfiprintf_r+0xfa>
 8008478:	0035      	movs	r5, r6
 800847a:	2100      	movs	r1, #0
 800847c:	200a      	movs	r0, #10
 800847e:	68e3      	ldr	r3, [r4, #12]
 8008480:	782a      	ldrb	r2, [r5, #0]
 8008482:	1c6e      	adds	r6, r5, #1
 8008484:	3a30      	subs	r2, #48	@ 0x30
 8008486:	2a09      	cmp	r2, #9
 8008488:	d950      	bls.n	800852c <_svfiprintf_r+0x180>
 800848a:	2900      	cmp	r1, #0
 800848c:	d111      	bne.n	80084b2 <_svfiprintf_r+0x106>
 800848e:	e017      	b.n	80084c0 <_svfiprintf_r+0x114>
 8008490:	3501      	adds	r5, #1
 8008492:	e7af      	b.n	80083f4 <_svfiprintf_r+0x48>
 8008494:	9b05      	ldr	r3, [sp, #20]
 8008496:	6822      	ldr	r2, [r4, #0]
 8008498:	1ac0      	subs	r0, r0, r3
 800849a:	2301      	movs	r3, #1
 800849c:	4083      	lsls	r3, r0
 800849e:	4313      	orrs	r3, r2
 80084a0:	002e      	movs	r6, r5
 80084a2:	6023      	str	r3, [r4, #0]
 80084a4:	e7cc      	b.n	8008440 <_svfiprintf_r+0x94>
 80084a6:	9b07      	ldr	r3, [sp, #28]
 80084a8:	1d19      	adds	r1, r3, #4
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	9107      	str	r1, [sp, #28]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	db01      	blt.n	80084b6 <_svfiprintf_r+0x10a>
 80084b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80084b4:	e004      	b.n	80084c0 <_svfiprintf_r+0x114>
 80084b6:	425b      	negs	r3, r3
 80084b8:	60e3      	str	r3, [r4, #12]
 80084ba:	2302      	movs	r3, #2
 80084bc:	4313      	orrs	r3, r2
 80084be:	6023      	str	r3, [r4, #0]
 80084c0:	782b      	ldrb	r3, [r5, #0]
 80084c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80084c4:	d10c      	bne.n	80084e0 <_svfiprintf_r+0x134>
 80084c6:	786b      	ldrb	r3, [r5, #1]
 80084c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80084ca:	d134      	bne.n	8008536 <_svfiprintf_r+0x18a>
 80084cc:	9b07      	ldr	r3, [sp, #28]
 80084ce:	3502      	adds	r5, #2
 80084d0:	1d1a      	adds	r2, r3, #4
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	9207      	str	r2, [sp, #28]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	da01      	bge.n	80084de <_svfiprintf_r+0x132>
 80084da:	2301      	movs	r3, #1
 80084dc:	425b      	negs	r3, r3
 80084de:	9309      	str	r3, [sp, #36]	@ 0x24
 80084e0:	4e2d      	ldr	r6, [pc, #180]	@ (8008598 <_svfiprintf_r+0x1ec>)
 80084e2:	2203      	movs	r2, #3
 80084e4:	0030      	movs	r0, r6
 80084e6:	7829      	ldrb	r1, [r5, #0]
 80084e8:	f7fe fbdd 	bl	8006ca6 <memchr>
 80084ec:	2800      	cmp	r0, #0
 80084ee:	d006      	beq.n	80084fe <_svfiprintf_r+0x152>
 80084f0:	2340      	movs	r3, #64	@ 0x40
 80084f2:	1b80      	subs	r0, r0, r6
 80084f4:	4083      	lsls	r3, r0
 80084f6:	6822      	ldr	r2, [r4, #0]
 80084f8:	3501      	adds	r5, #1
 80084fa:	4313      	orrs	r3, r2
 80084fc:	6023      	str	r3, [r4, #0]
 80084fe:	7829      	ldrb	r1, [r5, #0]
 8008500:	2206      	movs	r2, #6
 8008502:	4826      	ldr	r0, [pc, #152]	@ (800859c <_svfiprintf_r+0x1f0>)
 8008504:	1c6e      	adds	r6, r5, #1
 8008506:	7621      	strb	r1, [r4, #24]
 8008508:	f7fe fbcd 	bl	8006ca6 <memchr>
 800850c:	2800      	cmp	r0, #0
 800850e:	d038      	beq.n	8008582 <_svfiprintf_r+0x1d6>
 8008510:	4b23      	ldr	r3, [pc, #140]	@ (80085a0 <_svfiprintf_r+0x1f4>)
 8008512:	2b00      	cmp	r3, #0
 8008514:	d122      	bne.n	800855c <_svfiprintf_r+0x1b0>
 8008516:	2207      	movs	r2, #7
 8008518:	9b07      	ldr	r3, [sp, #28]
 800851a:	3307      	adds	r3, #7
 800851c:	4393      	bics	r3, r2
 800851e:	3308      	adds	r3, #8
 8008520:	9307      	str	r3, [sp, #28]
 8008522:	6963      	ldr	r3, [r4, #20]
 8008524:	9a04      	ldr	r2, [sp, #16]
 8008526:	189b      	adds	r3, r3, r2
 8008528:	6163      	str	r3, [r4, #20]
 800852a:	e762      	b.n	80083f2 <_svfiprintf_r+0x46>
 800852c:	4343      	muls	r3, r0
 800852e:	0035      	movs	r5, r6
 8008530:	2101      	movs	r1, #1
 8008532:	189b      	adds	r3, r3, r2
 8008534:	e7a4      	b.n	8008480 <_svfiprintf_r+0xd4>
 8008536:	2300      	movs	r3, #0
 8008538:	200a      	movs	r0, #10
 800853a:	0019      	movs	r1, r3
 800853c:	3501      	adds	r5, #1
 800853e:	6063      	str	r3, [r4, #4]
 8008540:	782a      	ldrb	r2, [r5, #0]
 8008542:	1c6e      	adds	r6, r5, #1
 8008544:	3a30      	subs	r2, #48	@ 0x30
 8008546:	2a09      	cmp	r2, #9
 8008548:	d903      	bls.n	8008552 <_svfiprintf_r+0x1a6>
 800854a:	2b00      	cmp	r3, #0
 800854c:	d0c8      	beq.n	80084e0 <_svfiprintf_r+0x134>
 800854e:	9109      	str	r1, [sp, #36]	@ 0x24
 8008550:	e7c6      	b.n	80084e0 <_svfiprintf_r+0x134>
 8008552:	4341      	muls	r1, r0
 8008554:	0035      	movs	r5, r6
 8008556:	2301      	movs	r3, #1
 8008558:	1889      	adds	r1, r1, r2
 800855a:	e7f1      	b.n	8008540 <_svfiprintf_r+0x194>
 800855c:	aa07      	add	r2, sp, #28
 800855e:	9200      	str	r2, [sp, #0]
 8008560:	0021      	movs	r1, r4
 8008562:	003a      	movs	r2, r7
 8008564:	4b0f      	ldr	r3, [pc, #60]	@ (80085a4 <_svfiprintf_r+0x1f8>)
 8008566:	9803      	ldr	r0, [sp, #12]
 8008568:	f7fd fe2a 	bl	80061c0 <_printf_float>
 800856c:	9004      	str	r0, [sp, #16]
 800856e:	9b04      	ldr	r3, [sp, #16]
 8008570:	3301      	adds	r3, #1
 8008572:	d1d6      	bne.n	8008522 <_svfiprintf_r+0x176>
 8008574:	89bb      	ldrh	r3, [r7, #12]
 8008576:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008578:	065b      	lsls	r3, r3, #25
 800857a:	d500      	bpl.n	800857e <_svfiprintf_r+0x1d2>
 800857c:	e72c      	b.n	80083d8 <_svfiprintf_r+0x2c>
 800857e:	b021      	add	sp, #132	@ 0x84
 8008580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008582:	aa07      	add	r2, sp, #28
 8008584:	9200      	str	r2, [sp, #0]
 8008586:	0021      	movs	r1, r4
 8008588:	003a      	movs	r2, r7
 800858a:	4b06      	ldr	r3, [pc, #24]	@ (80085a4 <_svfiprintf_r+0x1f8>)
 800858c:	9803      	ldr	r0, [sp, #12]
 800858e:	f7fe f8c5 	bl	800671c <_printf_i>
 8008592:	e7eb      	b.n	800856c <_svfiprintf_r+0x1c0>
 8008594:	0800905a 	.word	0x0800905a
 8008598:	08009060 	.word	0x08009060
 800859c:	08009064 	.word	0x08009064
 80085a0:	080061c1 	.word	0x080061c1
 80085a4:	080082ed 	.word	0x080082ed

080085a8 <__sflush_r>:
 80085a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80085aa:	220c      	movs	r2, #12
 80085ac:	5e8b      	ldrsh	r3, [r1, r2]
 80085ae:	0005      	movs	r5, r0
 80085b0:	000c      	movs	r4, r1
 80085b2:	071a      	lsls	r2, r3, #28
 80085b4:	d456      	bmi.n	8008664 <__sflush_r+0xbc>
 80085b6:	684a      	ldr	r2, [r1, #4]
 80085b8:	2a00      	cmp	r2, #0
 80085ba:	dc02      	bgt.n	80085c2 <__sflush_r+0x1a>
 80085bc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 80085be:	2a00      	cmp	r2, #0
 80085c0:	dd4e      	ble.n	8008660 <__sflush_r+0xb8>
 80085c2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80085c4:	2f00      	cmp	r7, #0
 80085c6:	d04b      	beq.n	8008660 <__sflush_r+0xb8>
 80085c8:	2200      	movs	r2, #0
 80085ca:	2080      	movs	r0, #128	@ 0x80
 80085cc:	682e      	ldr	r6, [r5, #0]
 80085ce:	602a      	str	r2, [r5, #0]
 80085d0:	001a      	movs	r2, r3
 80085d2:	0140      	lsls	r0, r0, #5
 80085d4:	6a21      	ldr	r1, [r4, #32]
 80085d6:	4002      	ands	r2, r0
 80085d8:	4203      	tst	r3, r0
 80085da:	d033      	beq.n	8008644 <__sflush_r+0x9c>
 80085dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80085de:	89a3      	ldrh	r3, [r4, #12]
 80085e0:	075b      	lsls	r3, r3, #29
 80085e2:	d506      	bpl.n	80085f2 <__sflush_r+0x4a>
 80085e4:	6863      	ldr	r3, [r4, #4]
 80085e6:	1ad2      	subs	r2, r2, r3
 80085e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d001      	beq.n	80085f2 <__sflush_r+0x4a>
 80085ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80085f0:	1ad2      	subs	r2, r2, r3
 80085f2:	2300      	movs	r3, #0
 80085f4:	0028      	movs	r0, r5
 80085f6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80085f8:	6a21      	ldr	r1, [r4, #32]
 80085fa:	47b8      	blx	r7
 80085fc:	89a2      	ldrh	r2, [r4, #12]
 80085fe:	1c43      	adds	r3, r0, #1
 8008600:	d106      	bne.n	8008610 <__sflush_r+0x68>
 8008602:	6829      	ldr	r1, [r5, #0]
 8008604:	291d      	cmp	r1, #29
 8008606:	d846      	bhi.n	8008696 <__sflush_r+0xee>
 8008608:	4b29      	ldr	r3, [pc, #164]	@ (80086b0 <__sflush_r+0x108>)
 800860a:	40cb      	lsrs	r3, r1
 800860c:	07db      	lsls	r3, r3, #31
 800860e:	d542      	bpl.n	8008696 <__sflush_r+0xee>
 8008610:	2300      	movs	r3, #0
 8008612:	6063      	str	r3, [r4, #4]
 8008614:	6923      	ldr	r3, [r4, #16]
 8008616:	6023      	str	r3, [r4, #0]
 8008618:	04d2      	lsls	r2, r2, #19
 800861a:	d505      	bpl.n	8008628 <__sflush_r+0x80>
 800861c:	1c43      	adds	r3, r0, #1
 800861e:	d102      	bne.n	8008626 <__sflush_r+0x7e>
 8008620:	682b      	ldr	r3, [r5, #0]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d100      	bne.n	8008628 <__sflush_r+0x80>
 8008626:	6560      	str	r0, [r4, #84]	@ 0x54
 8008628:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800862a:	602e      	str	r6, [r5, #0]
 800862c:	2900      	cmp	r1, #0
 800862e:	d017      	beq.n	8008660 <__sflush_r+0xb8>
 8008630:	0023      	movs	r3, r4
 8008632:	3344      	adds	r3, #68	@ 0x44
 8008634:	4299      	cmp	r1, r3
 8008636:	d002      	beq.n	800863e <__sflush_r+0x96>
 8008638:	0028      	movs	r0, r5
 800863a:	f7ff f9b5 	bl	80079a8 <_free_r>
 800863e:	2300      	movs	r3, #0
 8008640:	6363      	str	r3, [r4, #52]	@ 0x34
 8008642:	e00d      	b.n	8008660 <__sflush_r+0xb8>
 8008644:	2301      	movs	r3, #1
 8008646:	0028      	movs	r0, r5
 8008648:	47b8      	blx	r7
 800864a:	0002      	movs	r2, r0
 800864c:	1c43      	adds	r3, r0, #1
 800864e:	d1c6      	bne.n	80085de <__sflush_r+0x36>
 8008650:	682b      	ldr	r3, [r5, #0]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d0c3      	beq.n	80085de <__sflush_r+0x36>
 8008656:	2b1d      	cmp	r3, #29
 8008658:	d001      	beq.n	800865e <__sflush_r+0xb6>
 800865a:	2b16      	cmp	r3, #22
 800865c:	d11a      	bne.n	8008694 <__sflush_r+0xec>
 800865e:	602e      	str	r6, [r5, #0]
 8008660:	2000      	movs	r0, #0
 8008662:	e01e      	b.n	80086a2 <__sflush_r+0xfa>
 8008664:	690e      	ldr	r6, [r1, #16]
 8008666:	2e00      	cmp	r6, #0
 8008668:	d0fa      	beq.n	8008660 <__sflush_r+0xb8>
 800866a:	680f      	ldr	r7, [r1, #0]
 800866c:	600e      	str	r6, [r1, #0]
 800866e:	1bba      	subs	r2, r7, r6
 8008670:	9201      	str	r2, [sp, #4]
 8008672:	2200      	movs	r2, #0
 8008674:	079b      	lsls	r3, r3, #30
 8008676:	d100      	bne.n	800867a <__sflush_r+0xd2>
 8008678:	694a      	ldr	r2, [r1, #20]
 800867a:	60a2      	str	r2, [r4, #8]
 800867c:	9b01      	ldr	r3, [sp, #4]
 800867e:	2b00      	cmp	r3, #0
 8008680:	ddee      	ble.n	8008660 <__sflush_r+0xb8>
 8008682:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008684:	0032      	movs	r2, r6
 8008686:	001f      	movs	r7, r3
 8008688:	0028      	movs	r0, r5
 800868a:	9b01      	ldr	r3, [sp, #4]
 800868c:	6a21      	ldr	r1, [r4, #32]
 800868e:	47b8      	blx	r7
 8008690:	2800      	cmp	r0, #0
 8008692:	dc07      	bgt.n	80086a4 <__sflush_r+0xfc>
 8008694:	89a2      	ldrh	r2, [r4, #12]
 8008696:	2340      	movs	r3, #64	@ 0x40
 8008698:	2001      	movs	r0, #1
 800869a:	4313      	orrs	r3, r2
 800869c:	b21b      	sxth	r3, r3
 800869e:	81a3      	strh	r3, [r4, #12]
 80086a0:	4240      	negs	r0, r0
 80086a2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80086a4:	9b01      	ldr	r3, [sp, #4]
 80086a6:	1836      	adds	r6, r6, r0
 80086a8:	1a1b      	subs	r3, r3, r0
 80086aa:	9301      	str	r3, [sp, #4]
 80086ac:	e7e6      	b.n	800867c <__sflush_r+0xd4>
 80086ae:	46c0      	nop			@ (mov r8, r8)
 80086b0:	20400001 	.word	0x20400001

080086b4 <_fflush_r>:
 80086b4:	690b      	ldr	r3, [r1, #16]
 80086b6:	b570      	push	{r4, r5, r6, lr}
 80086b8:	0005      	movs	r5, r0
 80086ba:	000c      	movs	r4, r1
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d102      	bne.n	80086c6 <_fflush_r+0x12>
 80086c0:	2500      	movs	r5, #0
 80086c2:	0028      	movs	r0, r5
 80086c4:	bd70      	pop	{r4, r5, r6, pc}
 80086c6:	2800      	cmp	r0, #0
 80086c8:	d004      	beq.n	80086d4 <_fflush_r+0x20>
 80086ca:	6a03      	ldr	r3, [r0, #32]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d101      	bne.n	80086d4 <_fflush_r+0x20>
 80086d0:	f7fe f9c0 	bl	8006a54 <__sinit>
 80086d4:	220c      	movs	r2, #12
 80086d6:	5ea3      	ldrsh	r3, [r4, r2]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d0f1      	beq.n	80086c0 <_fflush_r+0xc>
 80086dc:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80086de:	07d2      	lsls	r2, r2, #31
 80086e0:	d404      	bmi.n	80086ec <_fflush_r+0x38>
 80086e2:	059b      	lsls	r3, r3, #22
 80086e4:	d402      	bmi.n	80086ec <_fflush_r+0x38>
 80086e6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086e8:	f7fe fadb 	bl	8006ca2 <__retarget_lock_acquire_recursive>
 80086ec:	0028      	movs	r0, r5
 80086ee:	0021      	movs	r1, r4
 80086f0:	f7ff ff5a 	bl	80085a8 <__sflush_r>
 80086f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086f6:	0005      	movs	r5, r0
 80086f8:	07db      	lsls	r3, r3, #31
 80086fa:	d4e2      	bmi.n	80086c2 <_fflush_r+0xe>
 80086fc:	89a3      	ldrh	r3, [r4, #12]
 80086fe:	059b      	lsls	r3, r3, #22
 8008700:	d4df      	bmi.n	80086c2 <_fflush_r+0xe>
 8008702:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008704:	f7fe face 	bl	8006ca4 <__retarget_lock_release_recursive>
 8008708:	e7db      	b.n	80086c2 <_fflush_r+0xe>

0800870a <memmove>:
 800870a:	b510      	push	{r4, lr}
 800870c:	4288      	cmp	r0, r1
 800870e:	d902      	bls.n	8008716 <memmove+0xc>
 8008710:	188b      	adds	r3, r1, r2
 8008712:	4298      	cmp	r0, r3
 8008714:	d308      	bcc.n	8008728 <memmove+0x1e>
 8008716:	2300      	movs	r3, #0
 8008718:	429a      	cmp	r2, r3
 800871a:	d007      	beq.n	800872c <memmove+0x22>
 800871c:	5ccc      	ldrb	r4, [r1, r3]
 800871e:	54c4      	strb	r4, [r0, r3]
 8008720:	3301      	adds	r3, #1
 8008722:	e7f9      	b.n	8008718 <memmove+0xe>
 8008724:	5c8b      	ldrb	r3, [r1, r2]
 8008726:	5483      	strb	r3, [r0, r2]
 8008728:	3a01      	subs	r2, #1
 800872a:	d2fb      	bcs.n	8008724 <memmove+0x1a>
 800872c:	bd10      	pop	{r4, pc}
	...

08008730 <_sbrk_r>:
 8008730:	2300      	movs	r3, #0
 8008732:	b570      	push	{r4, r5, r6, lr}
 8008734:	4d06      	ldr	r5, [pc, #24]	@ (8008750 <_sbrk_r+0x20>)
 8008736:	0004      	movs	r4, r0
 8008738:	0008      	movs	r0, r1
 800873a:	602b      	str	r3, [r5, #0]
 800873c:	f7fa fb6c 	bl	8002e18 <_sbrk>
 8008740:	1c43      	adds	r3, r0, #1
 8008742:	d103      	bne.n	800874c <_sbrk_r+0x1c>
 8008744:	682b      	ldr	r3, [r5, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d000      	beq.n	800874c <_sbrk_r+0x1c>
 800874a:	6023      	str	r3, [r4, #0]
 800874c:	bd70      	pop	{r4, r5, r6, pc}
 800874e:	46c0      	nop			@ (mov r8, r8)
 8008750:	2000049c 	.word	0x2000049c

08008754 <memcpy>:
 8008754:	2300      	movs	r3, #0
 8008756:	b510      	push	{r4, lr}
 8008758:	429a      	cmp	r2, r3
 800875a:	d100      	bne.n	800875e <memcpy+0xa>
 800875c:	bd10      	pop	{r4, pc}
 800875e:	5ccc      	ldrb	r4, [r1, r3]
 8008760:	54c4      	strb	r4, [r0, r3]
 8008762:	3301      	adds	r3, #1
 8008764:	e7f8      	b.n	8008758 <memcpy+0x4>
	...

08008768 <__assert_func>:
 8008768:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800876a:	0014      	movs	r4, r2
 800876c:	001a      	movs	r2, r3
 800876e:	4b09      	ldr	r3, [pc, #36]	@ (8008794 <__assert_func+0x2c>)
 8008770:	0005      	movs	r5, r0
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	000e      	movs	r6, r1
 8008776:	68d8      	ldr	r0, [r3, #12]
 8008778:	4b07      	ldr	r3, [pc, #28]	@ (8008798 <__assert_func+0x30>)
 800877a:	2c00      	cmp	r4, #0
 800877c:	d101      	bne.n	8008782 <__assert_func+0x1a>
 800877e:	4b07      	ldr	r3, [pc, #28]	@ (800879c <__assert_func+0x34>)
 8008780:	001c      	movs	r4, r3
 8008782:	4907      	ldr	r1, [pc, #28]	@ (80087a0 <__assert_func+0x38>)
 8008784:	9301      	str	r3, [sp, #4]
 8008786:	9402      	str	r4, [sp, #8]
 8008788:	002b      	movs	r3, r5
 800878a:	9600      	str	r6, [sp, #0]
 800878c:	f000 f886 	bl	800889c <fiprintf>
 8008790:	f000 f894 	bl	80088bc <abort>
 8008794:	20000018 	.word	0x20000018
 8008798:	08009075 	.word	0x08009075
 800879c:	080090b0 	.word	0x080090b0
 80087a0:	08009082 	.word	0x08009082

080087a4 <_calloc_r>:
 80087a4:	b570      	push	{r4, r5, r6, lr}
 80087a6:	0c0b      	lsrs	r3, r1, #16
 80087a8:	0c15      	lsrs	r5, r2, #16
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d11e      	bne.n	80087ec <_calloc_r+0x48>
 80087ae:	2d00      	cmp	r5, #0
 80087b0:	d10c      	bne.n	80087cc <_calloc_r+0x28>
 80087b2:	b289      	uxth	r1, r1
 80087b4:	b294      	uxth	r4, r2
 80087b6:	434c      	muls	r4, r1
 80087b8:	0021      	movs	r1, r4
 80087ba:	f7ff f96b 	bl	8007a94 <_malloc_r>
 80087be:	1e05      	subs	r5, r0, #0
 80087c0:	d01b      	beq.n	80087fa <_calloc_r+0x56>
 80087c2:	0022      	movs	r2, r4
 80087c4:	2100      	movs	r1, #0
 80087c6:	f7fe f9e7 	bl	8006b98 <memset>
 80087ca:	e016      	b.n	80087fa <_calloc_r+0x56>
 80087cc:	1c2b      	adds	r3, r5, #0
 80087ce:	1c0c      	adds	r4, r1, #0
 80087d0:	b289      	uxth	r1, r1
 80087d2:	b292      	uxth	r2, r2
 80087d4:	434a      	muls	r2, r1
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	b2a1      	uxth	r1, r4
 80087da:	4359      	muls	r1, r3
 80087dc:	0c14      	lsrs	r4, r2, #16
 80087de:	190c      	adds	r4, r1, r4
 80087e0:	0c23      	lsrs	r3, r4, #16
 80087e2:	d107      	bne.n	80087f4 <_calloc_r+0x50>
 80087e4:	0424      	lsls	r4, r4, #16
 80087e6:	b292      	uxth	r2, r2
 80087e8:	4314      	orrs	r4, r2
 80087ea:	e7e5      	b.n	80087b8 <_calloc_r+0x14>
 80087ec:	2d00      	cmp	r5, #0
 80087ee:	d101      	bne.n	80087f4 <_calloc_r+0x50>
 80087f0:	1c14      	adds	r4, r2, #0
 80087f2:	e7ed      	b.n	80087d0 <_calloc_r+0x2c>
 80087f4:	230c      	movs	r3, #12
 80087f6:	2500      	movs	r5, #0
 80087f8:	6003      	str	r3, [r0, #0]
 80087fa:	0028      	movs	r0, r5
 80087fc:	bd70      	pop	{r4, r5, r6, pc}

080087fe <__ascii_mbtowc>:
 80087fe:	b082      	sub	sp, #8
 8008800:	2900      	cmp	r1, #0
 8008802:	d100      	bne.n	8008806 <__ascii_mbtowc+0x8>
 8008804:	a901      	add	r1, sp, #4
 8008806:	1e10      	subs	r0, r2, #0
 8008808:	d006      	beq.n	8008818 <__ascii_mbtowc+0x1a>
 800880a:	2b00      	cmp	r3, #0
 800880c:	d006      	beq.n	800881c <__ascii_mbtowc+0x1e>
 800880e:	7813      	ldrb	r3, [r2, #0]
 8008810:	600b      	str	r3, [r1, #0]
 8008812:	7810      	ldrb	r0, [r2, #0]
 8008814:	1e43      	subs	r3, r0, #1
 8008816:	4198      	sbcs	r0, r3
 8008818:	b002      	add	sp, #8
 800881a:	4770      	bx	lr
 800881c:	2002      	movs	r0, #2
 800881e:	4240      	negs	r0, r0
 8008820:	e7fa      	b.n	8008818 <__ascii_mbtowc+0x1a>

08008822 <_realloc_r>:
 8008822:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008824:	0006      	movs	r6, r0
 8008826:	000c      	movs	r4, r1
 8008828:	0015      	movs	r5, r2
 800882a:	2900      	cmp	r1, #0
 800882c:	d105      	bne.n	800883a <_realloc_r+0x18>
 800882e:	0011      	movs	r1, r2
 8008830:	f7ff f930 	bl	8007a94 <_malloc_r>
 8008834:	0004      	movs	r4, r0
 8008836:	0020      	movs	r0, r4
 8008838:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800883a:	2a00      	cmp	r2, #0
 800883c:	d103      	bne.n	8008846 <_realloc_r+0x24>
 800883e:	f7ff f8b3 	bl	80079a8 <_free_r>
 8008842:	002c      	movs	r4, r5
 8008844:	e7f7      	b.n	8008836 <_realloc_r+0x14>
 8008846:	f000 f840 	bl	80088ca <_malloc_usable_size_r>
 800884a:	0007      	movs	r7, r0
 800884c:	4285      	cmp	r5, r0
 800884e:	d802      	bhi.n	8008856 <_realloc_r+0x34>
 8008850:	0843      	lsrs	r3, r0, #1
 8008852:	42ab      	cmp	r3, r5
 8008854:	d3ef      	bcc.n	8008836 <_realloc_r+0x14>
 8008856:	0029      	movs	r1, r5
 8008858:	0030      	movs	r0, r6
 800885a:	f7ff f91b 	bl	8007a94 <_malloc_r>
 800885e:	9001      	str	r0, [sp, #4]
 8008860:	2800      	cmp	r0, #0
 8008862:	d101      	bne.n	8008868 <_realloc_r+0x46>
 8008864:	9c01      	ldr	r4, [sp, #4]
 8008866:	e7e6      	b.n	8008836 <_realloc_r+0x14>
 8008868:	002a      	movs	r2, r5
 800886a:	42bd      	cmp	r5, r7
 800886c:	d900      	bls.n	8008870 <_realloc_r+0x4e>
 800886e:	003a      	movs	r2, r7
 8008870:	0021      	movs	r1, r4
 8008872:	9801      	ldr	r0, [sp, #4]
 8008874:	f7ff ff6e 	bl	8008754 <memcpy>
 8008878:	0021      	movs	r1, r4
 800887a:	0030      	movs	r0, r6
 800887c:	f7ff f894 	bl	80079a8 <_free_r>
 8008880:	e7f0      	b.n	8008864 <_realloc_r+0x42>

08008882 <__ascii_wctomb>:
 8008882:	0003      	movs	r3, r0
 8008884:	1e08      	subs	r0, r1, #0
 8008886:	d005      	beq.n	8008894 <__ascii_wctomb+0x12>
 8008888:	2aff      	cmp	r2, #255	@ 0xff
 800888a:	d904      	bls.n	8008896 <__ascii_wctomb+0x14>
 800888c:	228a      	movs	r2, #138	@ 0x8a
 800888e:	2001      	movs	r0, #1
 8008890:	601a      	str	r2, [r3, #0]
 8008892:	4240      	negs	r0, r0
 8008894:	4770      	bx	lr
 8008896:	2001      	movs	r0, #1
 8008898:	700a      	strb	r2, [r1, #0]
 800889a:	e7fb      	b.n	8008894 <__ascii_wctomb+0x12>

0800889c <fiprintf>:
 800889c:	b40e      	push	{r1, r2, r3}
 800889e:	b517      	push	{r0, r1, r2, r4, lr}
 80088a0:	4c05      	ldr	r4, [pc, #20]	@ (80088b8 <fiprintf+0x1c>)
 80088a2:	ab05      	add	r3, sp, #20
 80088a4:	cb04      	ldmia	r3!, {r2}
 80088a6:	0001      	movs	r1, r0
 80088a8:	6820      	ldr	r0, [r4, #0]
 80088aa:	9301      	str	r3, [sp, #4]
 80088ac:	f000 f83c 	bl	8008928 <_vfiprintf_r>
 80088b0:	bc1e      	pop	{r1, r2, r3, r4}
 80088b2:	bc08      	pop	{r3}
 80088b4:	b003      	add	sp, #12
 80088b6:	4718      	bx	r3
 80088b8:	20000018 	.word	0x20000018

080088bc <abort>:
 80088bc:	2006      	movs	r0, #6
 80088be:	b510      	push	{r4, lr}
 80088c0:	f000 fa18 	bl	8008cf4 <raise>
 80088c4:	2001      	movs	r0, #1
 80088c6:	f7fa fa34 	bl	8002d32 <_exit>

080088ca <_malloc_usable_size_r>:
 80088ca:	1f0b      	subs	r3, r1, #4
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	1f18      	subs	r0, r3, #4
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	da01      	bge.n	80088d8 <_malloc_usable_size_r+0xe>
 80088d4:	580b      	ldr	r3, [r1, r0]
 80088d6:	18c0      	adds	r0, r0, r3
 80088d8:	4770      	bx	lr

080088da <__sfputc_r>:
 80088da:	6893      	ldr	r3, [r2, #8]
 80088dc:	b510      	push	{r4, lr}
 80088de:	3b01      	subs	r3, #1
 80088e0:	6093      	str	r3, [r2, #8]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	da04      	bge.n	80088f0 <__sfputc_r+0x16>
 80088e6:	6994      	ldr	r4, [r2, #24]
 80088e8:	42a3      	cmp	r3, r4
 80088ea:	db07      	blt.n	80088fc <__sfputc_r+0x22>
 80088ec:	290a      	cmp	r1, #10
 80088ee:	d005      	beq.n	80088fc <__sfputc_r+0x22>
 80088f0:	6813      	ldr	r3, [r2, #0]
 80088f2:	1c58      	adds	r0, r3, #1
 80088f4:	6010      	str	r0, [r2, #0]
 80088f6:	7019      	strb	r1, [r3, #0]
 80088f8:	0008      	movs	r0, r1
 80088fa:	bd10      	pop	{r4, pc}
 80088fc:	f000 f930 	bl	8008b60 <__swbuf_r>
 8008900:	0001      	movs	r1, r0
 8008902:	e7f9      	b.n	80088f8 <__sfputc_r+0x1e>

08008904 <__sfputs_r>:
 8008904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008906:	0006      	movs	r6, r0
 8008908:	000f      	movs	r7, r1
 800890a:	0014      	movs	r4, r2
 800890c:	18d5      	adds	r5, r2, r3
 800890e:	42ac      	cmp	r4, r5
 8008910:	d101      	bne.n	8008916 <__sfputs_r+0x12>
 8008912:	2000      	movs	r0, #0
 8008914:	e007      	b.n	8008926 <__sfputs_r+0x22>
 8008916:	7821      	ldrb	r1, [r4, #0]
 8008918:	003a      	movs	r2, r7
 800891a:	0030      	movs	r0, r6
 800891c:	f7ff ffdd 	bl	80088da <__sfputc_r>
 8008920:	3401      	adds	r4, #1
 8008922:	1c43      	adds	r3, r0, #1
 8008924:	d1f3      	bne.n	800890e <__sfputs_r+0xa>
 8008926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008928 <_vfiprintf_r>:
 8008928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800892a:	b0a1      	sub	sp, #132	@ 0x84
 800892c:	000f      	movs	r7, r1
 800892e:	0015      	movs	r5, r2
 8008930:	001e      	movs	r6, r3
 8008932:	9003      	str	r0, [sp, #12]
 8008934:	2800      	cmp	r0, #0
 8008936:	d004      	beq.n	8008942 <_vfiprintf_r+0x1a>
 8008938:	6a03      	ldr	r3, [r0, #32]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d101      	bne.n	8008942 <_vfiprintf_r+0x1a>
 800893e:	f7fe f889 	bl	8006a54 <__sinit>
 8008942:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008944:	07db      	lsls	r3, r3, #31
 8008946:	d405      	bmi.n	8008954 <_vfiprintf_r+0x2c>
 8008948:	89bb      	ldrh	r3, [r7, #12]
 800894a:	059b      	lsls	r3, r3, #22
 800894c:	d402      	bmi.n	8008954 <_vfiprintf_r+0x2c>
 800894e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008950:	f7fe f9a7 	bl	8006ca2 <__retarget_lock_acquire_recursive>
 8008954:	89bb      	ldrh	r3, [r7, #12]
 8008956:	071b      	lsls	r3, r3, #28
 8008958:	d502      	bpl.n	8008960 <_vfiprintf_r+0x38>
 800895a:	693b      	ldr	r3, [r7, #16]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d113      	bne.n	8008988 <_vfiprintf_r+0x60>
 8008960:	0039      	movs	r1, r7
 8008962:	9803      	ldr	r0, [sp, #12]
 8008964:	f000 f93e 	bl	8008be4 <__swsetup_r>
 8008968:	2800      	cmp	r0, #0
 800896a:	d00d      	beq.n	8008988 <_vfiprintf_r+0x60>
 800896c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800896e:	07db      	lsls	r3, r3, #31
 8008970:	d503      	bpl.n	800897a <_vfiprintf_r+0x52>
 8008972:	2001      	movs	r0, #1
 8008974:	4240      	negs	r0, r0
 8008976:	b021      	add	sp, #132	@ 0x84
 8008978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800897a:	89bb      	ldrh	r3, [r7, #12]
 800897c:	059b      	lsls	r3, r3, #22
 800897e:	d4f8      	bmi.n	8008972 <_vfiprintf_r+0x4a>
 8008980:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008982:	f7fe f98f 	bl	8006ca4 <__retarget_lock_release_recursive>
 8008986:	e7f4      	b.n	8008972 <_vfiprintf_r+0x4a>
 8008988:	2300      	movs	r3, #0
 800898a:	ac08      	add	r4, sp, #32
 800898c:	6163      	str	r3, [r4, #20]
 800898e:	3320      	adds	r3, #32
 8008990:	7663      	strb	r3, [r4, #25]
 8008992:	3310      	adds	r3, #16
 8008994:	76a3      	strb	r3, [r4, #26]
 8008996:	9607      	str	r6, [sp, #28]
 8008998:	002e      	movs	r6, r5
 800899a:	7833      	ldrb	r3, [r6, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d001      	beq.n	80089a4 <_vfiprintf_r+0x7c>
 80089a0:	2b25      	cmp	r3, #37	@ 0x25
 80089a2:	d148      	bne.n	8008a36 <_vfiprintf_r+0x10e>
 80089a4:	1b73      	subs	r3, r6, r5
 80089a6:	9305      	str	r3, [sp, #20]
 80089a8:	42ae      	cmp	r6, r5
 80089aa:	d00b      	beq.n	80089c4 <_vfiprintf_r+0x9c>
 80089ac:	002a      	movs	r2, r5
 80089ae:	0039      	movs	r1, r7
 80089b0:	9803      	ldr	r0, [sp, #12]
 80089b2:	f7ff ffa7 	bl	8008904 <__sfputs_r>
 80089b6:	3001      	adds	r0, #1
 80089b8:	d100      	bne.n	80089bc <_vfiprintf_r+0x94>
 80089ba:	e0ae      	b.n	8008b1a <_vfiprintf_r+0x1f2>
 80089bc:	6963      	ldr	r3, [r4, #20]
 80089be:	9a05      	ldr	r2, [sp, #20]
 80089c0:	189b      	adds	r3, r3, r2
 80089c2:	6163      	str	r3, [r4, #20]
 80089c4:	7833      	ldrb	r3, [r6, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d100      	bne.n	80089cc <_vfiprintf_r+0xa4>
 80089ca:	e0a6      	b.n	8008b1a <_vfiprintf_r+0x1f2>
 80089cc:	2201      	movs	r2, #1
 80089ce:	2300      	movs	r3, #0
 80089d0:	4252      	negs	r2, r2
 80089d2:	6062      	str	r2, [r4, #4]
 80089d4:	a904      	add	r1, sp, #16
 80089d6:	3254      	adds	r2, #84	@ 0x54
 80089d8:	1852      	adds	r2, r2, r1
 80089da:	1c75      	adds	r5, r6, #1
 80089dc:	6023      	str	r3, [r4, #0]
 80089de:	60e3      	str	r3, [r4, #12]
 80089e0:	60a3      	str	r3, [r4, #8]
 80089e2:	7013      	strb	r3, [r2, #0]
 80089e4:	65a3      	str	r3, [r4, #88]	@ 0x58
 80089e6:	4b59      	ldr	r3, [pc, #356]	@ (8008b4c <_vfiprintf_r+0x224>)
 80089e8:	2205      	movs	r2, #5
 80089ea:	0018      	movs	r0, r3
 80089ec:	7829      	ldrb	r1, [r5, #0]
 80089ee:	9305      	str	r3, [sp, #20]
 80089f0:	f7fe f959 	bl	8006ca6 <memchr>
 80089f4:	1c6e      	adds	r6, r5, #1
 80089f6:	2800      	cmp	r0, #0
 80089f8:	d11f      	bne.n	8008a3a <_vfiprintf_r+0x112>
 80089fa:	6822      	ldr	r2, [r4, #0]
 80089fc:	06d3      	lsls	r3, r2, #27
 80089fe:	d504      	bpl.n	8008a0a <_vfiprintf_r+0xe2>
 8008a00:	2353      	movs	r3, #83	@ 0x53
 8008a02:	a904      	add	r1, sp, #16
 8008a04:	185b      	adds	r3, r3, r1
 8008a06:	2120      	movs	r1, #32
 8008a08:	7019      	strb	r1, [r3, #0]
 8008a0a:	0713      	lsls	r3, r2, #28
 8008a0c:	d504      	bpl.n	8008a18 <_vfiprintf_r+0xf0>
 8008a0e:	2353      	movs	r3, #83	@ 0x53
 8008a10:	a904      	add	r1, sp, #16
 8008a12:	185b      	adds	r3, r3, r1
 8008a14:	212b      	movs	r1, #43	@ 0x2b
 8008a16:	7019      	strb	r1, [r3, #0]
 8008a18:	782b      	ldrb	r3, [r5, #0]
 8008a1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a1c:	d016      	beq.n	8008a4c <_vfiprintf_r+0x124>
 8008a1e:	002e      	movs	r6, r5
 8008a20:	2100      	movs	r1, #0
 8008a22:	200a      	movs	r0, #10
 8008a24:	68e3      	ldr	r3, [r4, #12]
 8008a26:	7832      	ldrb	r2, [r6, #0]
 8008a28:	1c75      	adds	r5, r6, #1
 8008a2a:	3a30      	subs	r2, #48	@ 0x30
 8008a2c:	2a09      	cmp	r2, #9
 8008a2e:	d950      	bls.n	8008ad2 <_vfiprintf_r+0x1aa>
 8008a30:	2900      	cmp	r1, #0
 8008a32:	d111      	bne.n	8008a58 <_vfiprintf_r+0x130>
 8008a34:	e017      	b.n	8008a66 <_vfiprintf_r+0x13e>
 8008a36:	3601      	adds	r6, #1
 8008a38:	e7af      	b.n	800899a <_vfiprintf_r+0x72>
 8008a3a:	9b05      	ldr	r3, [sp, #20]
 8008a3c:	6822      	ldr	r2, [r4, #0]
 8008a3e:	1ac0      	subs	r0, r0, r3
 8008a40:	2301      	movs	r3, #1
 8008a42:	4083      	lsls	r3, r0
 8008a44:	4313      	orrs	r3, r2
 8008a46:	0035      	movs	r5, r6
 8008a48:	6023      	str	r3, [r4, #0]
 8008a4a:	e7cc      	b.n	80089e6 <_vfiprintf_r+0xbe>
 8008a4c:	9b07      	ldr	r3, [sp, #28]
 8008a4e:	1d19      	adds	r1, r3, #4
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	9107      	str	r1, [sp, #28]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	db01      	blt.n	8008a5c <_vfiprintf_r+0x134>
 8008a58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008a5a:	e004      	b.n	8008a66 <_vfiprintf_r+0x13e>
 8008a5c:	425b      	negs	r3, r3
 8008a5e:	60e3      	str	r3, [r4, #12]
 8008a60:	2302      	movs	r3, #2
 8008a62:	4313      	orrs	r3, r2
 8008a64:	6023      	str	r3, [r4, #0]
 8008a66:	7833      	ldrb	r3, [r6, #0]
 8008a68:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a6a:	d10c      	bne.n	8008a86 <_vfiprintf_r+0x15e>
 8008a6c:	7873      	ldrb	r3, [r6, #1]
 8008a6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a70:	d134      	bne.n	8008adc <_vfiprintf_r+0x1b4>
 8008a72:	9b07      	ldr	r3, [sp, #28]
 8008a74:	3602      	adds	r6, #2
 8008a76:	1d1a      	adds	r2, r3, #4
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	9207      	str	r2, [sp, #28]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	da01      	bge.n	8008a84 <_vfiprintf_r+0x15c>
 8008a80:	2301      	movs	r3, #1
 8008a82:	425b      	negs	r3, r3
 8008a84:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a86:	4d32      	ldr	r5, [pc, #200]	@ (8008b50 <_vfiprintf_r+0x228>)
 8008a88:	2203      	movs	r2, #3
 8008a8a:	0028      	movs	r0, r5
 8008a8c:	7831      	ldrb	r1, [r6, #0]
 8008a8e:	f7fe f90a 	bl	8006ca6 <memchr>
 8008a92:	2800      	cmp	r0, #0
 8008a94:	d006      	beq.n	8008aa4 <_vfiprintf_r+0x17c>
 8008a96:	2340      	movs	r3, #64	@ 0x40
 8008a98:	1b40      	subs	r0, r0, r5
 8008a9a:	4083      	lsls	r3, r0
 8008a9c:	6822      	ldr	r2, [r4, #0]
 8008a9e:	3601      	adds	r6, #1
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	6023      	str	r3, [r4, #0]
 8008aa4:	7831      	ldrb	r1, [r6, #0]
 8008aa6:	2206      	movs	r2, #6
 8008aa8:	482a      	ldr	r0, [pc, #168]	@ (8008b54 <_vfiprintf_r+0x22c>)
 8008aaa:	1c75      	adds	r5, r6, #1
 8008aac:	7621      	strb	r1, [r4, #24]
 8008aae:	f7fe f8fa 	bl	8006ca6 <memchr>
 8008ab2:	2800      	cmp	r0, #0
 8008ab4:	d040      	beq.n	8008b38 <_vfiprintf_r+0x210>
 8008ab6:	4b28      	ldr	r3, [pc, #160]	@ (8008b58 <_vfiprintf_r+0x230>)
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d122      	bne.n	8008b02 <_vfiprintf_r+0x1da>
 8008abc:	2207      	movs	r2, #7
 8008abe:	9b07      	ldr	r3, [sp, #28]
 8008ac0:	3307      	adds	r3, #7
 8008ac2:	4393      	bics	r3, r2
 8008ac4:	3308      	adds	r3, #8
 8008ac6:	9307      	str	r3, [sp, #28]
 8008ac8:	6963      	ldr	r3, [r4, #20]
 8008aca:	9a04      	ldr	r2, [sp, #16]
 8008acc:	189b      	adds	r3, r3, r2
 8008ace:	6163      	str	r3, [r4, #20]
 8008ad0:	e762      	b.n	8008998 <_vfiprintf_r+0x70>
 8008ad2:	4343      	muls	r3, r0
 8008ad4:	002e      	movs	r6, r5
 8008ad6:	2101      	movs	r1, #1
 8008ad8:	189b      	adds	r3, r3, r2
 8008ada:	e7a4      	b.n	8008a26 <_vfiprintf_r+0xfe>
 8008adc:	2300      	movs	r3, #0
 8008ade:	200a      	movs	r0, #10
 8008ae0:	0019      	movs	r1, r3
 8008ae2:	3601      	adds	r6, #1
 8008ae4:	6063      	str	r3, [r4, #4]
 8008ae6:	7832      	ldrb	r2, [r6, #0]
 8008ae8:	1c75      	adds	r5, r6, #1
 8008aea:	3a30      	subs	r2, #48	@ 0x30
 8008aec:	2a09      	cmp	r2, #9
 8008aee:	d903      	bls.n	8008af8 <_vfiprintf_r+0x1d0>
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d0c8      	beq.n	8008a86 <_vfiprintf_r+0x15e>
 8008af4:	9109      	str	r1, [sp, #36]	@ 0x24
 8008af6:	e7c6      	b.n	8008a86 <_vfiprintf_r+0x15e>
 8008af8:	4341      	muls	r1, r0
 8008afa:	002e      	movs	r6, r5
 8008afc:	2301      	movs	r3, #1
 8008afe:	1889      	adds	r1, r1, r2
 8008b00:	e7f1      	b.n	8008ae6 <_vfiprintf_r+0x1be>
 8008b02:	aa07      	add	r2, sp, #28
 8008b04:	9200      	str	r2, [sp, #0]
 8008b06:	0021      	movs	r1, r4
 8008b08:	003a      	movs	r2, r7
 8008b0a:	4b14      	ldr	r3, [pc, #80]	@ (8008b5c <_vfiprintf_r+0x234>)
 8008b0c:	9803      	ldr	r0, [sp, #12]
 8008b0e:	f7fd fb57 	bl	80061c0 <_printf_float>
 8008b12:	9004      	str	r0, [sp, #16]
 8008b14:	9b04      	ldr	r3, [sp, #16]
 8008b16:	3301      	adds	r3, #1
 8008b18:	d1d6      	bne.n	8008ac8 <_vfiprintf_r+0x1a0>
 8008b1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b1c:	07db      	lsls	r3, r3, #31
 8008b1e:	d405      	bmi.n	8008b2c <_vfiprintf_r+0x204>
 8008b20:	89bb      	ldrh	r3, [r7, #12]
 8008b22:	059b      	lsls	r3, r3, #22
 8008b24:	d402      	bmi.n	8008b2c <_vfiprintf_r+0x204>
 8008b26:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008b28:	f7fe f8bc 	bl	8006ca4 <__retarget_lock_release_recursive>
 8008b2c:	89bb      	ldrh	r3, [r7, #12]
 8008b2e:	065b      	lsls	r3, r3, #25
 8008b30:	d500      	bpl.n	8008b34 <_vfiprintf_r+0x20c>
 8008b32:	e71e      	b.n	8008972 <_vfiprintf_r+0x4a>
 8008b34:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008b36:	e71e      	b.n	8008976 <_vfiprintf_r+0x4e>
 8008b38:	aa07      	add	r2, sp, #28
 8008b3a:	9200      	str	r2, [sp, #0]
 8008b3c:	0021      	movs	r1, r4
 8008b3e:	003a      	movs	r2, r7
 8008b40:	4b06      	ldr	r3, [pc, #24]	@ (8008b5c <_vfiprintf_r+0x234>)
 8008b42:	9803      	ldr	r0, [sp, #12]
 8008b44:	f7fd fdea 	bl	800671c <_printf_i>
 8008b48:	e7e3      	b.n	8008b12 <_vfiprintf_r+0x1ea>
 8008b4a:	46c0      	nop			@ (mov r8, r8)
 8008b4c:	0800905a 	.word	0x0800905a
 8008b50:	08009060 	.word	0x08009060
 8008b54:	08009064 	.word	0x08009064
 8008b58:	080061c1 	.word	0x080061c1
 8008b5c:	08008905 	.word	0x08008905

08008b60 <__swbuf_r>:
 8008b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b62:	0006      	movs	r6, r0
 8008b64:	000d      	movs	r5, r1
 8008b66:	0014      	movs	r4, r2
 8008b68:	2800      	cmp	r0, #0
 8008b6a:	d004      	beq.n	8008b76 <__swbuf_r+0x16>
 8008b6c:	6a03      	ldr	r3, [r0, #32]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d101      	bne.n	8008b76 <__swbuf_r+0x16>
 8008b72:	f7fd ff6f 	bl	8006a54 <__sinit>
 8008b76:	69a3      	ldr	r3, [r4, #24]
 8008b78:	60a3      	str	r3, [r4, #8]
 8008b7a:	89a3      	ldrh	r3, [r4, #12]
 8008b7c:	071b      	lsls	r3, r3, #28
 8008b7e:	d502      	bpl.n	8008b86 <__swbuf_r+0x26>
 8008b80:	6923      	ldr	r3, [r4, #16]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d109      	bne.n	8008b9a <__swbuf_r+0x3a>
 8008b86:	0021      	movs	r1, r4
 8008b88:	0030      	movs	r0, r6
 8008b8a:	f000 f82b 	bl	8008be4 <__swsetup_r>
 8008b8e:	2800      	cmp	r0, #0
 8008b90:	d003      	beq.n	8008b9a <__swbuf_r+0x3a>
 8008b92:	2501      	movs	r5, #1
 8008b94:	426d      	negs	r5, r5
 8008b96:	0028      	movs	r0, r5
 8008b98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b9a:	6923      	ldr	r3, [r4, #16]
 8008b9c:	6820      	ldr	r0, [r4, #0]
 8008b9e:	b2ef      	uxtb	r7, r5
 8008ba0:	1ac0      	subs	r0, r0, r3
 8008ba2:	6963      	ldr	r3, [r4, #20]
 8008ba4:	b2ed      	uxtb	r5, r5
 8008ba6:	4283      	cmp	r3, r0
 8008ba8:	dc05      	bgt.n	8008bb6 <__swbuf_r+0x56>
 8008baa:	0021      	movs	r1, r4
 8008bac:	0030      	movs	r0, r6
 8008bae:	f7ff fd81 	bl	80086b4 <_fflush_r>
 8008bb2:	2800      	cmp	r0, #0
 8008bb4:	d1ed      	bne.n	8008b92 <__swbuf_r+0x32>
 8008bb6:	68a3      	ldr	r3, [r4, #8]
 8008bb8:	3001      	adds	r0, #1
 8008bba:	3b01      	subs	r3, #1
 8008bbc:	60a3      	str	r3, [r4, #8]
 8008bbe:	6823      	ldr	r3, [r4, #0]
 8008bc0:	1c5a      	adds	r2, r3, #1
 8008bc2:	6022      	str	r2, [r4, #0]
 8008bc4:	701f      	strb	r7, [r3, #0]
 8008bc6:	6963      	ldr	r3, [r4, #20]
 8008bc8:	4283      	cmp	r3, r0
 8008bca:	d004      	beq.n	8008bd6 <__swbuf_r+0x76>
 8008bcc:	89a3      	ldrh	r3, [r4, #12]
 8008bce:	07db      	lsls	r3, r3, #31
 8008bd0:	d5e1      	bpl.n	8008b96 <__swbuf_r+0x36>
 8008bd2:	2d0a      	cmp	r5, #10
 8008bd4:	d1df      	bne.n	8008b96 <__swbuf_r+0x36>
 8008bd6:	0021      	movs	r1, r4
 8008bd8:	0030      	movs	r0, r6
 8008bda:	f7ff fd6b 	bl	80086b4 <_fflush_r>
 8008bde:	2800      	cmp	r0, #0
 8008be0:	d0d9      	beq.n	8008b96 <__swbuf_r+0x36>
 8008be2:	e7d6      	b.n	8008b92 <__swbuf_r+0x32>

08008be4 <__swsetup_r>:
 8008be4:	4b2d      	ldr	r3, [pc, #180]	@ (8008c9c <__swsetup_r+0xb8>)
 8008be6:	b570      	push	{r4, r5, r6, lr}
 8008be8:	0005      	movs	r5, r0
 8008bea:	6818      	ldr	r0, [r3, #0]
 8008bec:	000c      	movs	r4, r1
 8008bee:	2800      	cmp	r0, #0
 8008bf0:	d004      	beq.n	8008bfc <__swsetup_r+0x18>
 8008bf2:	6a03      	ldr	r3, [r0, #32]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d101      	bne.n	8008bfc <__swsetup_r+0x18>
 8008bf8:	f7fd ff2c 	bl	8006a54 <__sinit>
 8008bfc:	220c      	movs	r2, #12
 8008bfe:	5ea3      	ldrsh	r3, [r4, r2]
 8008c00:	071a      	lsls	r2, r3, #28
 8008c02:	d423      	bmi.n	8008c4c <__swsetup_r+0x68>
 8008c04:	06da      	lsls	r2, r3, #27
 8008c06:	d407      	bmi.n	8008c18 <__swsetup_r+0x34>
 8008c08:	2209      	movs	r2, #9
 8008c0a:	602a      	str	r2, [r5, #0]
 8008c0c:	2240      	movs	r2, #64	@ 0x40
 8008c0e:	2001      	movs	r0, #1
 8008c10:	4313      	orrs	r3, r2
 8008c12:	81a3      	strh	r3, [r4, #12]
 8008c14:	4240      	negs	r0, r0
 8008c16:	e03a      	b.n	8008c8e <__swsetup_r+0xaa>
 8008c18:	075b      	lsls	r3, r3, #29
 8008c1a:	d513      	bpl.n	8008c44 <__swsetup_r+0x60>
 8008c1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c1e:	2900      	cmp	r1, #0
 8008c20:	d008      	beq.n	8008c34 <__swsetup_r+0x50>
 8008c22:	0023      	movs	r3, r4
 8008c24:	3344      	adds	r3, #68	@ 0x44
 8008c26:	4299      	cmp	r1, r3
 8008c28:	d002      	beq.n	8008c30 <__swsetup_r+0x4c>
 8008c2a:	0028      	movs	r0, r5
 8008c2c:	f7fe febc 	bl	80079a8 <_free_r>
 8008c30:	2300      	movs	r3, #0
 8008c32:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c34:	2224      	movs	r2, #36	@ 0x24
 8008c36:	89a3      	ldrh	r3, [r4, #12]
 8008c38:	4393      	bics	r3, r2
 8008c3a:	81a3      	strh	r3, [r4, #12]
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	6063      	str	r3, [r4, #4]
 8008c40:	6923      	ldr	r3, [r4, #16]
 8008c42:	6023      	str	r3, [r4, #0]
 8008c44:	2308      	movs	r3, #8
 8008c46:	89a2      	ldrh	r2, [r4, #12]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	81a3      	strh	r3, [r4, #12]
 8008c4c:	6923      	ldr	r3, [r4, #16]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d10b      	bne.n	8008c6a <__swsetup_r+0x86>
 8008c52:	21a0      	movs	r1, #160	@ 0xa0
 8008c54:	2280      	movs	r2, #128	@ 0x80
 8008c56:	89a3      	ldrh	r3, [r4, #12]
 8008c58:	0089      	lsls	r1, r1, #2
 8008c5a:	0092      	lsls	r2, r2, #2
 8008c5c:	400b      	ands	r3, r1
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d003      	beq.n	8008c6a <__swsetup_r+0x86>
 8008c62:	0021      	movs	r1, r4
 8008c64:	0028      	movs	r0, r5
 8008c66:	f000 f88f 	bl	8008d88 <__smakebuf_r>
 8008c6a:	220c      	movs	r2, #12
 8008c6c:	5ea3      	ldrsh	r3, [r4, r2]
 8008c6e:	2101      	movs	r1, #1
 8008c70:	001a      	movs	r2, r3
 8008c72:	400a      	ands	r2, r1
 8008c74:	420b      	tst	r3, r1
 8008c76:	d00b      	beq.n	8008c90 <__swsetup_r+0xac>
 8008c78:	2200      	movs	r2, #0
 8008c7a:	60a2      	str	r2, [r4, #8]
 8008c7c:	6962      	ldr	r2, [r4, #20]
 8008c7e:	4252      	negs	r2, r2
 8008c80:	61a2      	str	r2, [r4, #24]
 8008c82:	2000      	movs	r0, #0
 8008c84:	6922      	ldr	r2, [r4, #16]
 8008c86:	4282      	cmp	r2, r0
 8008c88:	d101      	bne.n	8008c8e <__swsetup_r+0xaa>
 8008c8a:	061a      	lsls	r2, r3, #24
 8008c8c:	d4be      	bmi.n	8008c0c <__swsetup_r+0x28>
 8008c8e:	bd70      	pop	{r4, r5, r6, pc}
 8008c90:	0799      	lsls	r1, r3, #30
 8008c92:	d400      	bmi.n	8008c96 <__swsetup_r+0xb2>
 8008c94:	6962      	ldr	r2, [r4, #20]
 8008c96:	60a2      	str	r2, [r4, #8]
 8008c98:	e7f3      	b.n	8008c82 <__swsetup_r+0x9e>
 8008c9a:	46c0      	nop			@ (mov r8, r8)
 8008c9c:	20000018 	.word	0x20000018

08008ca0 <_raise_r>:
 8008ca0:	b570      	push	{r4, r5, r6, lr}
 8008ca2:	0004      	movs	r4, r0
 8008ca4:	000d      	movs	r5, r1
 8008ca6:	291f      	cmp	r1, #31
 8008ca8:	d904      	bls.n	8008cb4 <_raise_r+0x14>
 8008caa:	2316      	movs	r3, #22
 8008cac:	6003      	str	r3, [r0, #0]
 8008cae:	2001      	movs	r0, #1
 8008cb0:	4240      	negs	r0, r0
 8008cb2:	bd70      	pop	{r4, r5, r6, pc}
 8008cb4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d004      	beq.n	8008cc4 <_raise_r+0x24>
 8008cba:	008a      	lsls	r2, r1, #2
 8008cbc:	189b      	adds	r3, r3, r2
 8008cbe:	681a      	ldr	r2, [r3, #0]
 8008cc0:	2a00      	cmp	r2, #0
 8008cc2:	d108      	bne.n	8008cd6 <_raise_r+0x36>
 8008cc4:	0020      	movs	r0, r4
 8008cc6:	f000 f831 	bl	8008d2c <_getpid_r>
 8008cca:	002a      	movs	r2, r5
 8008ccc:	0001      	movs	r1, r0
 8008cce:	0020      	movs	r0, r4
 8008cd0:	f000 f81a 	bl	8008d08 <_kill_r>
 8008cd4:	e7ed      	b.n	8008cb2 <_raise_r+0x12>
 8008cd6:	2a01      	cmp	r2, #1
 8008cd8:	d009      	beq.n	8008cee <_raise_r+0x4e>
 8008cda:	1c51      	adds	r1, r2, #1
 8008cdc:	d103      	bne.n	8008ce6 <_raise_r+0x46>
 8008cde:	2316      	movs	r3, #22
 8008ce0:	6003      	str	r3, [r0, #0]
 8008ce2:	2001      	movs	r0, #1
 8008ce4:	e7e5      	b.n	8008cb2 <_raise_r+0x12>
 8008ce6:	2100      	movs	r1, #0
 8008ce8:	0028      	movs	r0, r5
 8008cea:	6019      	str	r1, [r3, #0]
 8008cec:	4790      	blx	r2
 8008cee:	2000      	movs	r0, #0
 8008cf0:	e7df      	b.n	8008cb2 <_raise_r+0x12>
	...

08008cf4 <raise>:
 8008cf4:	b510      	push	{r4, lr}
 8008cf6:	4b03      	ldr	r3, [pc, #12]	@ (8008d04 <raise+0x10>)
 8008cf8:	0001      	movs	r1, r0
 8008cfa:	6818      	ldr	r0, [r3, #0]
 8008cfc:	f7ff ffd0 	bl	8008ca0 <_raise_r>
 8008d00:	bd10      	pop	{r4, pc}
 8008d02:	46c0      	nop			@ (mov r8, r8)
 8008d04:	20000018 	.word	0x20000018

08008d08 <_kill_r>:
 8008d08:	2300      	movs	r3, #0
 8008d0a:	b570      	push	{r4, r5, r6, lr}
 8008d0c:	4d06      	ldr	r5, [pc, #24]	@ (8008d28 <_kill_r+0x20>)
 8008d0e:	0004      	movs	r4, r0
 8008d10:	0008      	movs	r0, r1
 8008d12:	0011      	movs	r1, r2
 8008d14:	602b      	str	r3, [r5, #0]
 8008d16:	f7f9 fffc 	bl	8002d12 <_kill>
 8008d1a:	1c43      	adds	r3, r0, #1
 8008d1c:	d103      	bne.n	8008d26 <_kill_r+0x1e>
 8008d1e:	682b      	ldr	r3, [r5, #0]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d000      	beq.n	8008d26 <_kill_r+0x1e>
 8008d24:	6023      	str	r3, [r4, #0]
 8008d26:	bd70      	pop	{r4, r5, r6, pc}
 8008d28:	2000049c 	.word	0x2000049c

08008d2c <_getpid_r>:
 8008d2c:	b510      	push	{r4, lr}
 8008d2e:	f7f9 ffea 	bl	8002d06 <_getpid>
 8008d32:	bd10      	pop	{r4, pc}

08008d34 <__swhatbuf_r>:
 8008d34:	b570      	push	{r4, r5, r6, lr}
 8008d36:	000e      	movs	r6, r1
 8008d38:	001d      	movs	r5, r3
 8008d3a:	230e      	movs	r3, #14
 8008d3c:	5ec9      	ldrsh	r1, [r1, r3]
 8008d3e:	0014      	movs	r4, r2
 8008d40:	b096      	sub	sp, #88	@ 0x58
 8008d42:	2900      	cmp	r1, #0
 8008d44:	da0c      	bge.n	8008d60 <__swhatbuf_r+0x2c>
 8008d46:	89b2      	ldrh	r2, [r6, #12]
 8008d48:	2380      	movs	r3, #128	@ 0x80
 8008d4a:	0011      	movs	r1, r2
 8008d4c:	4019      	ands	r1, r3
 8008d4e:	421a      	tst	r2, r3
 8008d50:	d114      	bne.n	8008d7c <__swhatbuf_r+0x48>
 8008d52:	2380      	movs	r3, #128	@ 0x80
 8008d54:	00db      	lsls	r3, r3, #3
 8008d56:	2000      	movs	r0, #0
 8008d58:	6029      	str	r1, [r5, #0]
 8008d5a:	6023      	str	r3, [r4, #0]
 8008d5c:	b016      	add	sp, #88	@ 0x58
 8008d5e:	bd70      	pop	{r4, r5, r6, pc}
 8008d60:	466a      	mov	r2, sp
 8008d62:	f000 f853 	bl	8008e0c <_fstat_r>
 8008d66:	2800      	cmp	r0, #0
 8008d68:	dbed      	blt.n	8008d46 <__swhatbuf_r+0x12>
 8008d6a:	23f0      	movs	r3, #240	@ 0xf0
 8008d6c:	9901      	ldr	r1, [sp, #4]
 8008d6e:	021b      	lsls	r3, r3, #8
 8008d70:	4019      	ands	r1, r3
 8008d72:	4b04      	ldr	r3, [pc, #16]	@ (8008d84 <__swhatbuf_r+0x50>)
 8008d74:	18c9      	adds	r1, r1, r3
 8008d76:	424b      	negs	r3, r1
 8008d78:	4159      	adcs	r1, r3
 8008d7a:	e7ea      	b.n	8008d52 <__swhatbuf_r+0x1e>
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	2340      	movs	r3, #64	@ 0x40
 8008d80:	e7e9      	b.n	8008d56 <__swhatbuf_r+0x22>
 8008d82:	46c0      	nop			@ (mov r8, r8)
 8008d84:	ffffe000 	.word	0xffffe000

08008d88 <__smakebuf_r>:
 8008d88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d8a:	2602      	movs	r6, #2
 8008d8c:	898b      	ldrh	r3, [r1, #12]
 8008d8e:	0005      	movs	r5, r0
 8008d90:	000c      	movs	r4, r1
 8008d92:	b085      	sub	sp, #20
 8008d94:	4233      	tst	r3, r6
 8008d96:	d007      	beq.n	8008da8 <__smakebuf_r+0x20>
 8008d98:	0023      	movs	r3, r4
 8008d9a:	3347      	adds	r3, #71	@ 0x47
 8008d9c:	6023      	str	r3, [r4, #0]
 8008d9e:	6123      	str	r3, [r4, #16]
 8008da0:	2301      	movs	r3, #1
 8008da2:	6163      	str	r3, [r4, #20]
 8008da4:	b005      	add	sp, #20
 8008da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008da8:	ab03      	add	r3, sp, #12
 8008daa:	aa02      	add	r2, sp, #8
 8008dac:	f7ff ffc2 	bl	8008d34 <__swhatbuf_r>
 8008db0:	9f02      	ldr	r7, [sp, #8]
 8008db2:	9001      	str	r0, [sp, #4]
 8008db4:	0039      	movs	r1, r7
 8008db6:	0028      	movs	r0, r5
 8008db8:	f7fe fe6c 	bl	8007a94 <_malloc_r>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	d108      	bne.n	8008dd2 <__smakebuf_r+0x4a>
 8008dc0:	220c      	movs	r2, #12
 8008dc2:	5ea3      	ldrsh	r3, [r4, r2]
 8008dc4:	059a      	lsls	r2, r3, #22
 8008dc6:	d4ed      	bmi.n	8008da4 <__smakebuf_r+0x1c>
 8008dc8:	2203      	movs	r2, #3
 8008dca:	4393      	bics	r3, r2
 8008dcc:	431e      	orrs	r6, r3
 8008dce:	81a6      	strh	r6, [r4, #12]
 8008dd0:	e7e2      	b.n	8008d98 <__smakebuf_r+0x10>
 8008dd2:	2380      	movs	r3, #128	@ 0x80
 8008dd4:	89a2      	ldrh	r2, [r4, #12]
 8008dd6:	6020      	str	r0, [r4, #0]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	81a3      	strh	r3, [r4, #12]
 8008ddc:	9b03      	ldr	r3, [sp, #12]
 8008dde:	6120      	str	r0, [r4, #16]
 8008de0:	6167      	str	r7, [r4, #20]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d00c      	beq.n	8008e00 <__smakebuf_r+0x78>
 8008de6:	0028      	movs	r0, r5
 8008de8:	230e      	movs	r3, #14
 8008dea:	5ee1      	ldrsh	r1, [r4, r3]
 8008dec:	f000 f820 	bl	8008e30 <_isatty_r>
 8008df0:	2800      	cmp	r0, #0
 8008df2:	d005      	beq.n	8008e00 <__smakebuf_r+0x78>
 8008df4:	2303      	movs	r3, #3
 8008df6:	89a2      	ldrh	r2, [r4, #12]
 8008df8:	439a      	bics	r2, r3
 8008dfa:	3b02      	subs	r3, #2
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	81a3      	strh	r3, [r4, #12]
 8008e00:	89a3      	ldrh	r3, [r4, #12]
 8008e02:	9a01      	ldr	r2, [sp, #4]
 8008e04:	4313      	orrs	r3, r2
 8008e06:	81a3      	strh	r3, [r4, #12]
 8008e08:	e7cc      	b.n	8008da4 <__smakebuf_r+0x1c>
	...

08008e0c <_fstat_r>:
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	b570      	push	{r4, r5, r6, lr}
 8008e10:	4d06      	ldr	r5, [pc, #24]	@ (8008e2c <_fstat_r+0x20>)
 8008e12:	0004      	movs	r4, r0
 8008e14:	0008      	movs	r0, r1
 8008e16:	0011      	movs	r1, r2
 8008e18:	602b      	str	r3, [r5, #0]
 8008e1a:	f7f9 ffda 	bl	8002dd2 <_fstat>
 8008e1e:	1c43      	adds	r3, r0, #1
 8008e20:	d103      	bne.n	8008e2a <_fstat_r+0x1e>
 8008e22:	682b      	ldr	r3, [r5, #0]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d000      	beq.n	8008e2a <_fstat_r+0x1e>
 8008e28:	6023      	str	r3, [r4, #0]
 8008e2a:	bd70      	pop	{r4, r5, r6, pc}
 8008e2c:	2000049c 	.word	0x2000049c

08008e30 <_isatty_r>:
 8008e30:	2300      	movs	r3, #0
 8008e32:	b570      	push	{r4, r5, r6, lr}
 8008e34:	4d06      	ldr	r5, [pc, #24]	@ (8008e50 <_isatty_r+0x20>)
 8008e36:	0004      	movs	r4, r0
 8008e38:	0008      	movs	r0, r1
 8008e3a:	602b      	str	r3, [r5, #0]
 8008e3c:	f7f9 ffd7 	bl	8002dee <_isatty>
 8008e40:	1c43      	adds	r3, r0, #1
 8008e42:	d103      	bne.n	8008e4c <_isatty_r+0x1c>
 8008e44:	682b      	ldr	r3, [r5, #0]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d000      	beq.n	8008e4c <_isatty_r+0x1c>
 8008e4a:	6023      	str	r3, [r4, #0]
 8008e4c:	bd70      	pop	{r4, r5, r6, pc}
 8008e4e:	46c0      	nop			@ (mov r8, r8)
 8008e50:	2000049c 	.word	0x2000049c

08008e54 <_init>:
 8008e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e56:	46c0      	nop			@ (mov r8, r8)
 8008e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e5a:	bc08      	pop	{r3}
 8008e5c:	469e      	mov	lr, r3
 8008e5e:	4770      	bx	lr

08008e60 <_fini>:
 8008e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e62:	46c0      	nop			@ (mov r8, r8)
 8008e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e66:	bc08      	pop	{r3}
 8008e68:	469e      	mov	lr, r3
 8008e6a:	4770      	bx	lr
