$date
	Sat Aug  2 10:22:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_adder_tb $end
$var wire 9 ! sum [8:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 9 & sum [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111111110 &
b11111111 %
b11111111 $
b11111111 #
b11111111 "
b111111110 !
$end
#10
b0 !
b0 &
b0 #
b0 %
b0 "
b0 $
#20
