// Seed: 2520091656
module module_0 (
    input supply1 id_0
);
endmodule
module module_1 (
    output logic id_0
    , id_3,
    input  wand  id_1
);
  wire id_4;
  always begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
  wire id_5;
endmodule
module module_2 #(
    parameter id_1  = 32'd5,
    parameter id_10 = 32'd82,
    parameter id_11 = 32'd22,
    parameter id_6  = 32'd82,
    parameter id_8  = 32'd17
) (
    input wor id_0,
    input wand _id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wor id_5,
    input tri1 _id_6,
    input uwire id_7,
    input wor _id_8
);
  assign id_5 = -1 * id_3;
  logic [id_6  ==  -1 : -1] _id_10;
  wire [id_1  +  id_10 : 1 'h0] _id_11;
  wire id_12;
  struct packed {
    logic [id_11 : 1] id_13;
    logic [1 : id_1] id_14;
    id_15 id_16;
    logic id_17;
  }
      id_18, id_19;
  always @(posedge -1 or 1);
  wire id_20;
  parameter id_21 = 1'b0;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  wire [id_1 : id_8] id_22;
endmodule
