// Seed: 1296352546
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output logic id_3
);
  type_7(
      SystemTFIdentifier(id_3, id_2, 1, id_3, 1, 1), id_0, id_0
  );
  logic id_4;
  always @(id_4) @(posedge id_4 or negedge 1) id_3 = id_4;
endmodule
