INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/c4_led_chaser/c4_led_chaser.srcs/sources_1/new/led_chaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_chaser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/c4_led_chaser/c4_led_chaser.srcs/sources_1/new/universal_shift_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module universal_shift_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/c4_led_chaser/c4_led_chaser.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
