Two-level logic minimization for low power