{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.821695",
   "Default View_TopLeft":"1,-23",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1980 -y 760 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1980 -y 780 -defaultsOSRD
preplace portBus leds_4bits_tri_o -pg 1 -lvl 6 -x 1980 -y 160 -defaultsOSRD
preplace portBus rgbleds_6bits_tri_o -pg 1 -lvl 6 -x 1980 -y 60 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 240 -y 810 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 3 -x 1070 -y 890 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 650 -y 530 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 240 -y 400 -defaultsOSRD
preplace inst rst_ps7_0_200M -pg 1 -lvl 1 -x 240 -y 600 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1520 -y 500 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1070 -y 620 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1860 -y 430 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1520 -y 620 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 4 -x 1520 -y 720 -defaultsOSRD
preplace inst axi_ro_control_0 -pg 1 -lvl 4 -x 1520 -y 270 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -x 1860 -y 160 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -x 1860 -y 60 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 3 -x 1070 -y 200 -defaultsOSRD
preplace inst ring_oscillator_modu_0 -pg 1 -lvl 3 -x 1070 -y 380 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 300 480 900 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 700 440
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 490 760 800J
preplace netloc processing_system7_0_FCLK_CLK1 1 0 4 40 500 450 680 800 260 1300
preplace netloc rst_ps7_0_200M_peripheral_aresetn 1 1 3 500 670 820 760 1320
preplace netloc axi_ro_control_0_aquire_mode 1 2 3 860 130 N 130 1720
preplace netloc axi_ro_control_0_cycles_per_integration 1 2 3 880 140 NJ 140 1710
preplace netloc axi_ro_control_0_num_ro_enabled 1 2 3 850 90 NJ 90 1730
preplace netloc axi_ro_control_0_ro_rst 1 2 3 830 100 N 100 1750
preplace netloc axi_ro_control_0_start_aquire 1 2 3 840 110 N 110 1740
preplace netloc ring_oscillator_modu_0_bram_addr_a 1 3 2 1290J 380 N
preplace netloc ring_oscillator_modu_0_bram_clk_a 1 3 2 NJ 390 1730
preplace netloc ring_oscillator_modu_0_bram_din_a 1 3 2 NJ 410 1750
preplace netloc ring_oscillator_modu_0_bram_we_a 1 3 2 1310J 420 1720
preplace netloc ring_oscillator_modu_0_last_ro_sum 1 2 3 870 120 1260 160 N
preplace netloc ring_oscillator_modu_0_status 1 3 1 1270 250n
preplace netloc xlconstant_0_dout 1 4 1 1760J 460n
preplace netloc xlconstant_1_dout 1 4 1 1740J 440n
preplace netloc xlslice_0_Dout 1 5 1 N 160
preplace netloc axi_ro_control_0_num_power_virus_enabled 1 4 1 1760 60n
preplace netloc xlslice_1_Dout 1 5 1 N 60
preplace netloc xlslice_2_Dout 1 3 1 1320 200n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 470 450n
preplace netloc processing_system7_0_FIXED_IO 1 1 5 NJ 780 NJ 780 1270J 790 NJ 790 1960J
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 810 520n
preplace netloc processing_system7_0_DDR 1 1 5 460J 770 NJ 770 1310J 780 1730J 760 NJ
preplace netloc S00_AXI_0_1 1 2 1 N 540
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 500
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1280 230n
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1330 480n
levelinfo -pg 1 0 240 650 1070 1520 1860 1980
pagesize -pg 1 -db -bbox -sgen 0 0 2180 1000
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
