INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab05/hsd-lab05.srcs/sources_1/new/my_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Projects/SNU/2022-1/HardwareSystemDesign/hsd-lab05/hsd-lab05.srcs/sim_1/new/tb_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bram
