// Seed: 142884617
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    output wire id_7
);
  assign id_7 = (id_4);
endmodule
module module_1 #(
    parameter id_8 = 32'd53
) (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input wor id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input wand id_7,
    input supply1 _id_8,
    output wor id_9
);
  wire id_11;
  logic [id_8 : -1] id_12, id_13, id_14;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_7,
      id_4,
      id_7,
      id_7,
      id_9,
      id_9
  );
  assign modCall_1.id_4 = 0;
  parameter id_15 = 1;
endmodule
