# Generated by Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
autoidx 503
attribute \hdlname "GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e"
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:109.1-320.10"
module \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire width 2 $0\a_mux_sel[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $0\a_reg_en[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $0\b_mux_sel[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $0\b_reg_en[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  wire width 2 $0\curr_state__0[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire width 2 $0\current_state__1[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $0\do_sub[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $0\do_swap[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  wire width 2 $0\next_state__0[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $0\req_rdy[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $0\resp_val[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  wire width 2 $0\state$in_[1:0]$469
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire width 2 $1\a_mux_sel[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $1\a_reg_en[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $1\b_mux_sel[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $1\b_reg_en[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $1\do_sub[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $1\do_swap[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  wire width 2 $1\next_state__0[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $1\req_rdy[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $1\resp_val[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire width 2 $2\a_mux_sel[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $2\a_reg_en[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $2\b_mux_sel[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $2\b_reg_en[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $2\do_sub[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $2\do_swap[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  wire width 2 $2\next_state__0[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $2\req_rdy[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $2\resp_val[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire width 2 $3\a_mux_sel[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $3\a_reg_en[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $3\b_mux_sel[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $3\b_reg_en[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  wire width 2 $3\next_state__0[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $3\req_rdy[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  wire $3\resp_val[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  wire width 2 $4\next_state__0[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  wire width 2 $5\next_state__0[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  wire width 2 $6\next_state__0[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:195.10-195.37"
  wire $eq$/work/project/flow/designs/src/gcd/gcd.v:195$470_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:204.10-204.37"
  wire $eq$/work/project/flow/designs/src/gcd/gcd.v:204$472_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:213.10-213.37"
  wire $eq$/work/project/flow/designs/src/gcd/gcd.v:213$475_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:279.10-279.40"
  wire $eq$/work/project/flow/designs/src/gcd/gcd.v:279$478_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:288.12-288.42"
  wire $eq$/work/project/flow/designs/src/gcd/gcd.v:288$479_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:299.14-299.44"
  wire $eq$/work/project/flow/designs/src/gcd/gcd.v:299$482_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:196.12-196.28"
  wire $logic_and$/work/project/flow/designs/src/gcd/gcd.v:196$471_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:205.12-205.33"
  wire $logic_and$/work/project/flow/designs/src/gcd/gcd.v:205$474_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:214.12-214.30"
  wire $logic_and$/work/project/flow/designs/src/gcd/gcd.v:214$476_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:205.12-205.22"
  wire $logic_not$/work/project/flow/designs/src/gcd/gcd.v:205$473_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:290.18-290.28"
  wire $not$/work/project/flow/designs/src/gcd/gcd.v:290$480_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:293.21-293.58"
  wire width 32 signed $ternary$/work/project/flow/designs/src/gcd/gcd.v:293$481_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:111.24-111.33"
  wire width 2 output 1 \a_mux_sel
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:112.24-112.32"
  wire output 2 \a_reg_en
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:113.24-113.33"
  wire output 3 \b_mux_sel
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:114.24-114.32"
  wire output 4 \b_reg_en
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:115.24-115.27"
  wire input 5 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:126.19-126.32"
  wire width 2 \curr_state__0
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:127.19-127.35"
  wire width 2 \current_state__1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:128.19-128.25"
  wire \do_sub
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:129.19-129.26"
  wire \do_swap
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:116.24-116.33"
  wire input 6 \is_a_lt_b
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:117.24-117.33"
  wire input 7 \is_b_zero
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:130.19-130.32"
  wire width 2 \next_state__0
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:118.24-118.31"
  wire output 8 \req_rdy
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:119.24-119.31"
  wire input 9 \req_val
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:120.24-120.29"
  wire input 10 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:121.24-121.32"
  wire input 11 \resp_rdy
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:122.24-122.32"
  wire output 12 \resp_val
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:147.19-147.28"
  wire \state$clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:131.19-131.28"
  wire width 2 \state$in_
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:148.19-148.28"
  wire width 2 \state$out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:146.19-146.30"
  wire \state$reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:195.10-195.37"
  cell $eq $eq$/work/project/flow/designs/src/gcd/gcd.v:195$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state$out
    connect \B 0
    connect \Y $eq$/work/project/flow/designs/src/gcd/gcd.v:195$470_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:204.10-204.37"
  cell $eq $eq$/work/project/flow/designs/src/gcd/gcd.v:204$472
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state$out
    connect \B 1
    connect \Y $eq$/work/project/flow/designs/src/gcd/gcd.v:204$472_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:213.10-213.37"
  cell $eq $eq$/work/project/flow/designs/src/gcd/gcd.v:213$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state$out
    connect \B 2
    connect \Y $eq$/work/project/flow/designs/src/gcd/gcd.v:213$475_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:279.10-279.40"
  cell $eq $eq$/work/project/flow/designs/src/gcd/gcd.v:279$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state$out
    connect \B 0
    connect \Y $eq$/work/project/flow/designs/src/gcd/gcd.v:279$478_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:288.12-288.42"
  cell $eq $eq$/work/project/flow/designs/src/gcd/gcd.v:288$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state$out
    connect \B 1
    connect \Y $eq$/work/project/flow/designs/src/gcd/gcd.v:288$479_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:299.14-299.44"
  cell $eq $eq$/work/project/flow/designs/src/gcd/gcd.v:299$482
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state$out
    connect \B 2
    connect \Y $eq$/work/project/flow/designs/src/gcd/gcd.v:299$482_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:196.12-196.28"
  cell $logic_and $logic_and$/work/project/flow/designs/src/gcd/gcd.v:196$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_val
    connect \B \req_rdy
    connect \Y $logic_and$/work/project/flow/designs/src/gcd/gcd.v:196$471_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:205.12-205.33"
  cell $logic_and $logic_and$/work/project/flow/designs/src/gcd/gcd.v:205$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$/work/project/flow/designs/src/gcd/gcd.v:205$473_Y
    connect \B \is_b_zero
    connect \Y $logic_and$/work/project/flow/designs/src/gcd/gcd.v:205$474_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:214.12-214.30"
  cell $logic_and $logic_and$/work/project/flow/designs/src/gcd/gcd.v:214$476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \resp_val
    connect \B \resp_rdy
    connect \Y $logic_and$/work/project/flow/designs/src/gcd/gcd.v:214$476_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:205.12-205.22"
  cell $logic_not $logic_not$/work/project/flow/designs/src/gcd/gcd.v:205$473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_a_lt_b
    connect \Y $logic_not$/work/project/flow/designs/src/gcd/gcd.v:205$473_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:290.18-290.28"
  cell $not $not$/work/project/flow/designs/src/gcd/gcd.v:290$480
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_b_zero
    connect \Y $not$/work/project/flow/designs/src/gcd/gcd.v:290$480_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:293.21-293.58"
  cell $mux $ternary$/work/project/flow/designs/src/gcd/gcd.v:293$481
    parameter \WIDTH 32
    connect \A 1
    connect \B 2
    connect \S \is_a_lt_b
    connect \Y $ternary$/work/project/flow/designs/src/gcd/gcd.v:293$481_Y
  end
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:150.28-156.4"
  cell \RegRst_0x9f365fdf6c8998a \state
    connect \clk \state$clk
    connect \in_ \state$in_
    connect \out \state$out
    connect \reset \state$reset
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:192.3-223.6"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:192$468
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\curr_state__0[1:0] \state$out
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\next_state__0[1:0] $5\next_state__0[1:0]
    assign $0\state$in_[1:0]$469 $5\next_state__0[1:0]
    attribute \src "/work/project/flow/designs/src/gcd/gcd.v:195.5-203.8"
    switch $eq$/work/project/flow/designs/src/gcd/gcd.v:195$470_Y
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:195.9-195.38"
      case 1'1
        assign { } { }
        assign $1\next_state__0[1:0] $2\next_state__0[1:0]
        attribute \src "/work/project/flow/designs/src/gcd/gcd.v:196.7-200.10"
        switch $logic_and$/work/project/flow/designs/src/gcd/gcd.v:196$471_Y
          attribute \src "/work/project/flow/designs/src/gcd/gcd.v:196.11-196.29"
          case 1'1
            assign { } { }
            assign $2\next_state__0[1:0] 2'01
          attribute \src "/work/project/flow/designs/src/gcd/gcd.v:199.7-199.11"
          case 
            assign $2\next_state__0[1:0] \state$out
        end
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:202.5-202.9"
      case 
        assign $1\next_state__0[1:0] \state$out
    end
    attribute \src "/work/project/flow/designs/src/gcd/gcd.v:204.5-212.8"
    switch $eq$/work/project/flow/designs/src/gcd/gcd.v:204$472_Y
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:204.9-204.38"
      case 1'1
        assign { } { }
        assign $3\next_state__0[1:0] $4\next_state__0[1:0]
        attribute \src "/work/project/flow/designs/src/gcd/gcd.v:205.7-209.10"
        switch $logic_and$/work/project/flow/designs/src/gcd/gcd.v:205$474_Y
          attribute \src "/work/project/flow/designs/src/gcd/gcd.v:205.11-205.34"
          case 1'1
            assign { } { }
            assign $4\next_state__0[1:0] 2'10
          attribute \src "/work/project/flow/designs/src/gcd/gcd.v:208.7-208.11"
          case 
            assign $4\next_state__0[1:0] $1\next_state__0[1:0]
        end
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:211.5-211.9"
      case 
        assign $3\next_state__0[1:0] $1\next_state__0[1:0]
    end
    attribute \src "/work/project/flow/designs/src/gcd/gcd.v:213.5-221.8"
    switch $eq$/work/project/flow/designs/src/gcd/gcd.v:213$475_Y
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:213.9-213.38"
      case 1'1
        assign { } { }
        assign $5\next_state__0[1:0] $6\next_state__0[1:0]
        attribute \src "/work/project/flow/designs/src/gcd/gcd.v:214.7-218.10"
        switch $logic_and$/work/project/flow/designs/src/gcd/gcd.v:214$476_Y
          attribute \src "/work/project/flow/designs/src/gcd/gcd.v:214.11-214.31"
          case 1'1
            assign { } { }
            assign $6\next_state__0[1:0] 2'00
          attribute \src "/work/project/flow/designs/src/gcd/gcd.v:217.7-217.11"
          case 
            assign $6\next_state__0[1:0] $3\next_state__0[1:0]
        end
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:220.5-220.9"
      case 
        assign $5\next_state__0[1:0] $3\next_state__0[1:0]
    end
    sync always
      update \curr_state__0 $0\curr_state__0[1:0]
      update \next_state__0 $0\next_state__0[1:0]
      update \state$in_ $0\state$in_[1:0]$469
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:277.3-317.6"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:277$477
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\current_state__1[1:0] \state$out
    assign $0\req_rdy[0:0] $1\req_rdy[0:0]
    assign $0\resp_val[0:0] $1\resp_val[0:0]
    assign $0\a_mux_sel[1:0] $1\a_mux_sel[1:0]
    assign $0\b_mux_sel[0:0] $1\b_mux_sel[0:0]
    assign $0\b_reg_en[0:0] $1\b_reg_en[0:0]
    assign $0\a_reg_en[0:0] $1\a_reg_en[0:0]
    assign $0\do_sub[0:0] $1\do_sub[0:0]
    assign $0\do_swap[0:0] $1\do_swap[0:0]
    attribute \src "/work/project/flow/designs/src/gcd/gcd.v:279.5-316.8"
    switch $eq$/work/project/flow/designs/src/gcd/gcd.v:279$478_Y
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:279.9-279.41"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\do_sub[0:0] \do_sub
        assign $1\do_swap[0:0] \do_swap
        assign $1\req_rdy[0:0] 1'1
        assign $1\resp_val[0:0] 1'0
        assign $1\a_mux_sel[1:0] 2'00
        assign $1\a_reg_en[0:0] 1'1
        assign $1\b_mux_sel[0:0] 1'1
        assign $1\b_reg_en[0:0] 1'1
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:287.5-287.9"
      case 
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\req_rdy[0:0] $2\req_rdy[0:0]
        assign $1\resp_val[0:0] $2\resp_val[0:0]
        assign $1\a_mux_sel[1:0] $2\a_mux_sel[1:0]
        assign $1\b_mux_sel[0:0] $2\b_mux_sel[0:0]
        assign $1\b_reg_en[0:0] $2\b_reg_en[0:0]
        assign $1\a_reg_en[0:0] $2\a_reg_en[0:0]
        assign $1\do_sub[0:0] $2\do_sub[0:0]
        assign $1\do_swap[0:0] $2\do_swap[0:0]
        attribute \src "/work/project/flow/designs/src/gcd/gcd.v:288.7-315.10"
        switch $eq$/work/project/flow/designs/src/gcd/gcd.v:288$479_Y
          attribute \src "/work/project/flow/designs/src/gcd/gcd.v:288.11-288.43"
          case 1'1
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\do_swap[0:0] \is_a_lt_b
            assign $2\do_sub[0:0] $not$/work/project/flow/designs/src/gcd/gcd.v:290$480_Y
            assign $2\req_rdy[0:0] 1'0
            assign $2\resp_val[0:0] 1'0
            assign $2\a_mux_sel[1:0] $ternary$/work/project/flow/designs/src/gcd/gcd.v:293$481_Y [1:0]
            assign $2\a_reg_en[0:0] 1'1
            assign $2\b_mux_sel[0:0] 1'0
            assign $2\b_reg_en[0:0] \is_a_lt_b
          attribute \src "/work/project/flow/designs/src/gcd/gcd.v:298.7-298.11"
          case 
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2\do_sub[0:0] \do_sub
            assign $2\do_swap[0:0] \do_swap
            assign $2\req_rdy[0:0] $3\req_rdy[0:0]
            assign $2\resp_val[0:0] $3\resp_val[0:0]
            assign $2\a_mux_sel[1:0] $3\a_mux_sel[1:0]
            assign $2\b_mux_sel[0:0] $3\b_mux_sel[0:0]
            assign $2\b_reg_en[0:0] $3\b_reg_en[0:0]
            assign $2\a_reg_en[0:0] $3\a_reg_en[0:0]
            attribute \src "/work/project/flow/designs/src/gcd/gcd.v:299.9-314.12"
            switch $eq$/work/project/flow/designs/src/gcd/gcd.v:299$482_Y
              attribute \src "/work/project/flow/designs/src/gcd/gcd.v:299.13-299.45"
              case 1'1
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\req_rdy[0:0] 1'0
                assign $3\resp_val[0:0] 1'1
                assign $3\a_mux_sel[1:0] 2'00
                assign $3\a_reg_en[0:0] 1'0
                assign $3\b_mux_sel[0:0] 1'0
                assign $3\b_reg_en[0:0] 1'0
              attribute \src "/work/project/flow/designs/src/gcd/gcd.v:307.9-307.13"
              case 
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign { } { }
                assign $3\req_rdy[0:0] 1'0
                assign $3\resp_val[0:0] 1'0
                assign $3\a_mux_sel[1:0] 2'00
                assign $3\a_reg_en[0:0] 1'0
                assign $3\b_mux_sel[0:0] 1'0
                assign $3\b_reg_en[0:0] 1'0
            end
        end
    end
    sync always
      update \req_rdy $0\req_rdy[0:0]
      update \resp_val $0\resp_val[0:0]
      update \a_mux_sel $0\a_mux_sel[1:0]
      update \b_mux_sel $0\b_mux_sel[0:0]
      update \b_reg_en $0\b_reg_en[0:0]
      update \a_reg_en $0\a_reg_en[0:0]
      update \current_state__1 $0\current_state__1[1:0]
      update \do_sub $0\do_sub[0:0]
      update \do_swap $0\do_swap[0:0]
  end
  connect \state$clk \clk
  connect \state$reset \reset
end
attribute \hdlname "GcdUnitDpathRTL_0x4d0fc71ead8d3d9e"
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:369.1-544.10"
module \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:408.19-408.29"
  wire width 16 \a_lt_b$in0
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:409.19-409.29"
  wire width 16 \a_lt_b$in1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:442.19-442.28"
  wire width 16 \a_mux$out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:371.24-371.33"
  wire width 2 input 1 \a_mux_sel
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:372.24-372.32"
  wire input 2 \a_reg_en
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:461.19-461.28"
  wire width 16 \b_mux$out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:373.24-373.33"
  wire input 3 \b_mux_sel
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:374.24-374.32"
  wire input 4 \b_reg_en
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:375.24-375.27"
  wire input 5 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:376.24-376.33"
  wire output 6 \is_a_lt_b
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:377.24-377.33"
  wire output 7 \is_b_zero
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:378.24-378.33"
  wire width 16 input 8 \req_msg_a
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:379.24-379.33"
  wire width 16 input 9 \req_msg_b
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:380.24-380.29"
  wire input 10 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:381.24-381.32"
  wire width 16 output 11 \resp_msg
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:412.35-419.4"
  cell \LtComparator_0x422b1f52edd46a85 \a_lt_b
    connect \clk \clk
    connect \in0 \a_lt_b$in0
    connect \in1 \a_lt_b$in1
    connect \out \is_a_lt_b
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:444.26-453.4"
  cell \Mux_0x683fa1a418b072c9 \a_mux
    connect \clk \clk
    connect \in_$000 \req_msg_a
    connect \in_$001 \resp_msg
    connect \in_$002 \a_lt_b$in1
    connect \out \a_mux$out
    connect \reset \reset
    connect \sel \a_mux_sel
  end
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:396.28-403.4"
  cell \RegEn_0x68db79c4ec1d6e5b \a_reg
    connect \clk \clk
    connect \en \a_reg_en
    connect \in_ \a_mux$out
    connect \out \a_lt_b$in0
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:463.25-471.4"
  cell \Mux_0xdd6473406d1a99a \b_mux
    connect \clk \clk
    connect \in_$000 \a_lt_b$in0
    connect \in_$001 \req_msg_b
    connect \out \b_mux$out
    connect \reset \reset
    connect \sel \b_mux_sel
  end
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:496.28-503.4"
  cell \RegEn_0x68db79c4ec1d6e5b \b_reg
    connect \clk \clk
    connect \en \b_reg_en
    connect \in_ \b_mux$out
    connect \out \a_lt_b$in1
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:427.37-433.4"
  cell \ZeroComparator_0x422b1f52edd46a85 \b_zero
    connect \clk \clk
    connect \in_ \a_lt_b$in1
    connect \out \is_b_zero
    connect \reset \reset
  end
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:480.33-487.4"
  cell \Subtractor_0x422b1f52edd46a85 \sub
    connect \clk \clk
    connect \in0 \a_lt_b$in0
    connect \in1 \a_lt_b$in1
    connect \out \resp_msg
    connect \reset \reset
  end
end
attribute \hdlname "LtComparator_0x422b1f52edd46a85"
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:588.1-611.10"
module \LtComparator_0x422b1f52edd46a85
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:606.3-608.6"
  wire $0\out[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:607.12-607.21"
  wire $lt$/work/project/flow/designs/src/gcd/gcd.v:607$502_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:590.24-590.27"
  wire input 1 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:591.24-591.27"
  wire width 16 input 2 \in0
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:592.24-592.27"
  wire width 16 input 3 \in1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:593.24-593.27"
  wire output 4 \out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:594.24-594.29"
  wire input 5 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:607.12-607.21"
  cell $lt $lt$/work/project/flow/designs/src/gcd/gcd.v:607$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \in0
    connect \B \in1
    connect \Y $lt$/work/project/flow/designs/src/gcd/gcd.v:607$502_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:606.3-608.6"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:606$501
    assign { } { }
    assign $0\out[0:0] $lt$/work/project/flow/designs/src/gcd/gcd.v:607$502_Y
    sync always
      update \out $0\out[0:0]
  end
end
attribute \hdlname "Mux_0x683fa1a418b072c9"
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:650.1-684.10"
module \Mux_0x683fa1a418b072c9
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:679.3-681.6"
  wire width 2 $0$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_ADDR[1:0]$495
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:679.3-681.6"
  wire width 16 $0$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA[15:0]$496
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  wire width 16 $0\in_[0][15:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  wire width 16 $0\in_[1][15:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  wire width 16 $0\in_[2][15:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:679.3-681.6"
  wire width 16 $0\out[15:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:679.3-681.6"
  wire width 16 $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA[15:0]$497
  attribute \nosync 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  wire width 2 $mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_ADDR
  attribute \nosync 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  wire width 16 $mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:652.24-652.27"
  wire input 1 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:653.24-653.31"
  wire width 16 input 2 \in_$000
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:654.24-654.31"
  wire width 16 input 3 \in_$001
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:655.24-655.31"
  wire width 16 input 4 \in_$002
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:666.19-666.22"
  wire width 16 \in_[0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:666.19-666.22"
  wire width 16 \in_[1]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:666.19-666.22"
  wire width 16 \in_[2]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:656.24-656.27"
  wire width 16 output 5 \out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:657.24-657.29"
  wire input 6 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:658.24-658.27"
  wire width 2 input 7 \sel
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:0$498
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\in_[0][15:0] \in_$000
    assign $0\in_[1][15:0] \in_$001
    assign $0\in_[2][15:0] \in_$002
    sync always
      update \in_[0] $0\in_[0][15:0]
      update \in_[1] $0\in_[1][15:0]
      update \in_[2] $0\in_[2][15:0]
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:679.3-681.6"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:679$494
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_ADDR[1:0]$495 \sel
    assign $0$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA[15:0]$496 $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA[15:0]$497
    assign $0\out[15:0] $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA[15:0]$497
    attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
    switch \sel
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA[15:0]$497 \in_[0]
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA[15:0]$497 \in_[1]
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA[15:0]$497 \in_[2]
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA[15:0]$497 16'x
    end
    sync always
      update \out $0\out[15:0]
      update $mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_ADDR 2'x
      update $mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:680$493_DATA 16'x
  end
end
attribute \hdlname "Mux_0xdd6473406d1a99a"
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:693.1-725.10"
module \Mux_0xdd6473406d1a99a
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:720.3-722.6"
  wire $0$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_ADDR[0:0]$489
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:720.3-722.6"
  wire width 16 $0$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA[15:0]$490
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  wire width 16 $0\in_[0][15:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  wire width 16 $0\in_[1][15:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:720.3-722.6"
  wire width 16 $0\out[15:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:720.3-722.6"
  wire width 16 $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA[15:0]$491
  attribute \nosync 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  wire $mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_ADDR
  attribute \nosync 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  wire width 16 $mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:695.24-695.27"
  wire input 1 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:696.24-696.31"
  wire width 16 input 2 \in_$000
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:697.24-697.31"
  wire width 16 input 3 \in_$001
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:708.19-708.22"
  wire width 16 \in_[0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:708.19-708.22"
  wire width 16 \in_[1]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:698.24-698.27"
  wire width 16 output 4 \out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:699.24-699.29"
  wire input 5 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:700.24-700.27"
  wire input 6 \sel
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:0$492
    assign { } { }
    assign { } { }
    assign $0\in_[0][15:0] \in_$000
    assign $0\in_[1][15:0] \in_$001
    sync always
      update \in_[0] $0\in_[0][15:0]
      update \in_[1] $0\in_[1][15:0]
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:720.3-722.6"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:720$488
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_ADDR[0:0]$489 \sel
    assign $0$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA[15:0]$490 $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA[15:0]$491
    assign $0\out[15:0] $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA[15:0]$491
    attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
    switch \sel
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
      case 1'0
        assign { } { }
        assign $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA[15:0]$491 \in_[0]
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
      case 1'1
        assign { } { }
        assign $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA[15:0]$491 \in_[1]
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:0.0-0.0"
      case 
        assign { } { }
        assign $1$mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA[15:0]$491 16'x
    end
    sync always
      update \out $0\out[15:0]
      update $mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_ADDR 1'x
      update $mem2reg_rd$\in_$/work/project/flow/designs/src/gcd/gcd.v:721$487_DATA 16'x
  end
end
attribute \hdlname "RegEn_0x68db79c4ec1d6e5b"
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:552.1-580.10"
module \RegEn_0x68db79c4ec1d6e5b
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:571.3-577.6"
  wire width 16 $0\out[15:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:554.24-554.27"
  wire input 1 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:555.24-555.26"
  wire input 2 \en
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:556.24-556.27"
  wire width 16 input 3 \in_
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:557.24-557.27"
  wire width 16 output 4 \out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:558.24-558.29"
  wire input 5 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:571.3-577.6"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:571$484
    assign $0\out[15:0] \out
    attribute \src "/work/project/flow/designs/src/gcd/gcd.v:572.5-576.8"
    switch \en
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:572.9-572.11"
      case 1'1
        assign $0\out[15:0] \in_
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:575.5-575.9"
      case 
    end
    sync posedge \clk
      update \out $0\out[15:0]
  end
end
attribute \hdlname "RegRst_0x9f365fdf6c8998a"
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:329.1-362.10"
module \RegRst_0x9f365fdf6c8998a
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:352.3-359.6"
  wire width 2 $0\out[1:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:331.24-331.27"
  wire input 1 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:332.24-332.27"
  wire width 2 input 2 \in_
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:333.24-333.27"
  wire width 2 output 3 \out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:334.24-334.29"
  wire input 4 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:352.3-359.6"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:352$483
    assign $0\out[1:0] \out
    attribute \src "/work/project/flow/designs/src/gcd/gcd.v:353.5-358.8"
    switch \reset
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:353.9-353.14"
      case 1'1
        assign $0\out[1:0] 2'00
      attribute \src "/work/project/flow/designs/src/gcd/gcd.v:356.5-356.9"
      case 
        assign $0\out[1:0] \in_
    end
    sync posedge \clk
      update \out $0\out[1:0]
  end
end
attribute \hdlname "Subtractor_0x422b1f52edd46a85"
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:733.1-756.10"
module \Subtractor_0x422b1f52edd46a85
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:751.3-753.6"
  wire width 16 $0\out[15:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:752.12-752.19"
  wire width 16 $sub$/work/project/flow/designs/src/gcd/gcd.v:752$486_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:735.24-735.27"
  wire input 1 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:736.24-736.27"
  wire width 16 input 2 \in0
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:737.24-737.27"
  wire width 16 input 3 \in1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:738.24-738.27"
  wire width 16 output 4 \out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:739.24-739.29"
  wire input 5 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:752.12-752.19"
  cell $sub $sub$/work/project/flow/designs/src/gcd/gcd.v:752$486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \in0
    connect \B \in1
    connect \Y $sub$/work/project/flow/designs/src/gcd/gcd.v:752$486_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:751.3-753.6"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:751$485
    assign { } { }
    assign $0\out[15:0] $sub$/work/project/flow/designs/src/gcd/gcd.v:752$486_Y
    sync always
      update \out $0\out[15:0]
  end
end
attribute \hdlname "ZeroComparator_0x422b1f52edd46a85"
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:619.1-641.10"
module \ZeroComparator_0x422b1f52edd46a85
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:636.3-638.6"
  wire $0\out[0:0]
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:637.12-637.20"
  wire $eq$/work/project/flow/designs/src/gcd/gcd.v:637$500_Y
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:621.24-621.27"
  wire input 1 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:622.24-622.27"
  wire width 16 input 2 \in_
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:623.24-623.27"
  wire output 3 \out
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:624.24-624.29"
  wire input 4 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:637.12-637.20"
  cell $eq $eq$/work/project/flow/designs/src/gcd/gcd.v:637$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \in_
    connect \B 0
    connect \Y $eq$/work/project/flow/designs/src/gcd/gcd.v:637$500_Y
  end
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:636.3-638.6"
  process $proc$/work/project/flow/designs/src/gcd/gcd.v:636$499
    assign { } { }
    assign $0\out[0:0] $eq$/work/project/flow/designs/src/gcd/gcd.v:637$500_Y
    sync always
      update \out $0\out[0:0]
  end
end
attribute \hdlname "gcd"
attribute \top 1
attribute \src "/work/project/flow/designs/src/gcd/gcd.v:11.1-102.10"
module \gcd
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:13.15-13.18"
  wire input 1 \clk
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:30.19-30.33"
  wire width 2 \ctrl$a_mux_sel
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:34.19-34.32"
  wire \ctrl$a_reg_en
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:32.19-32.33"
  wire \ctrl$b_mux_sel
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:33.19-33.32"
  wire \ctrl$b_reg_en
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:27.19-27.33"
  wire \ctrl$is_a_lt_b
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:24.19-24.33"
  wire \ctrl$is_b_zero
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:14.24-14.31"
  wire width 32 input 2 \req_msg
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:15.15-15.22"
  wire output 3 \req_rdy
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:16.15-16.22"
  wire input 4 \req_val
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:17.15-17.20"
  wire input 5 \reset
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:18.24-18.32"
  wire width 16 output 6 \resp_msg
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:19.15-19.23"
  wire input 7 \resp_rdy
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:20.15-20.23"
  wire output 8 \resp_val
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:37.37-51.4"
  cell \GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e \ctrl
    connect \a_mux_sel \ctrl$a_mux_sel
    connect \a_reg_en \ctrl$a_reg_en
    connect \b_mux_sel \ctrl$b_mux_sel
    connect \b_reg_en \ctrl$b_reg_en
    connect \clk \clk
    connect \is_a_lt_b \ctrl$is_a_lt_b
    connect \is_b_zero \ctrl$is_b_zero
    connect \req_rdy \req_rdy
    connect \req_val \req_val
    connect \reset \reset
    connect \resp_rdy \resp_rdy
    connect \resp_val \resp_val
  end
  attribute \module_not_derived 1
  attribute \src "/work/project/flow/designs/src/gcd/gcd.v:66.38-79.4"
  cell \GcdUnitDpathRTL_0x4d0fc71ead8d3d9e \dpath
    connect \a_mux_sel \ctrl$a_mux_sel
    connect \a_reg_en \ctrl$a_reg_en
    connect \b_mux_sel \ctrl$b_mux_sel
    connect \b_reg_en \ctrl$b_reg_en
    connect \clk \clk
    connect \is_a_lt_b \ctrl$is_a_lt_b
    connect \is_b_zero \ctrl$is_b_zero
    connect \req_msg_a \req_msg [31:16]
    connect \req_msg_b \req_msg [15:0]
    connect \reset \reset
    connect \resp_msg \resp_msg
  end
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.7008"
attribute \whitebox 1
module \sg13g2_a21o_1
  wire $auto$rtlil.cc:3017:AndGate$2
  wire $auto$rtlil.cc:3019:OrGate$4
  attribute \capacitance "0.00275887"
  wire input 2 \A1
  attribute \capacitance "0.00281596"
  wire input 3 \A2
  attribute \capacitance "0.0024736"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$2
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$3
    connect \A $auto$rtlil.cc:3017:AndGate$2
    connect \B \B1
    connect \Y $auto$rtlil.cc:3019:OrGate$4
  end
  cell $specify2 $auto$liberty.cc:737:execute$5
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$6
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$7
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:3019:OrGate$4
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_a21o_2
  wire $auto$rtlil.cc:3017:AndGate$9
  wire $auto$rtlil.cc:3019:OrGate$11
  attribute \capacitance "0.00295198"
  wire input 2 \A1
  attribute \capacitance "0.00290437"
  wire input 3 \A2
  attribute \capacitance "0.00261505"
  wire input 4 \B1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$8
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$9
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$10
    connect \A $auto$rtlil.cc:3017:AndGate$9
    connect \B \B1
    connect \Y $auto$rtlil.cc:3019:OrGate$11
  end
  cell $specify2 $auto$liberty.cc:737:execute$12
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$13
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$14
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \X $auto$rtlil.cc:3019:OrGate$11
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_a21oi_1
  wire $auto$rtlil.cc:3016:NotGate$20
  wire $auto$rtlil.cc:3017:AndGate$16
  wire $auto$rtlil.cc:3019:OrGate$18
  attribute \capacitance "0.00286254"
  wire input 2 \A1
  attribute \capacitance "0.00297749"
  wire input 3 \A2
  attribute \capacitance "0.00274344"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$15
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$16
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$17
    connect \A $auto$rtlil.cc:3017:AndGate$16
    connect \B \B1
    connect \Y $auto$rtlil.cc:3019:OrGate$18
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$19
    connect \A $auto$rtlil.cc:3019:OrGate$18
    connect \Y $auto$rtlil.cc:3016:NotGate$20
  end
  cell $specify2 $auto$liberty.cc:737:execute$21
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$22
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$23
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$20
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_a21oi_2
  wire $auto$rtlil.cc:3016:NotGate$29
  wire $auto$rtlil.cc:3017:AndGate$25
  wire $auto$rtlil.cc:3019:OrGate$27
  attribute \capacitance "0.00549272"
  wire input 2 \A1
  attribute \capacitance "0.00597253"
  wire input 3 \A2
  attribute \capacitance "0.00537832"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$24
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$25
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$26
    connect \A $auto$rtlil.cc:3017:AndGate$25
    connect \B \B1
    connect \Y $auto$rtlil.cc:3019:OrGate$27
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$28
    connect \A $auto$rtlil.cc:3019:OrGate$27
    connect \Y $auto$rtlil.cc:3016:NotGate$29
  end
  cell $specify2 $auto$liberty.cc:737:execute$30
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$31
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$32
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$29
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_a221oi_1
  wire $auto$rtlil.cc:3016:NotGate$42
  wire $auto$rtlil.cc:3017:AndGate$34
  wire $auto$rtlil.cc:3017:AndGate$36
  wire $auto$rtlil.cc:3019:OrGate$38
  wire $auto$rtlil.cc:3019:OrGate$40
  attribute \capacitance "0.00294987"
  wire input 2 \A1
  attribute \capacitance "0.00297814"
  wire input 3 \A2
  attribute \capacitance "0.00275729"
  wire input 4 \B1
  attribute \capacitance "0.00282556"
  wire input 5 \B2
  attribute \capacitance "0.0025499"
  wire input 6 \C1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$33
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$34
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$35
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$36
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$37
    connect \A $auto$rtlil.cc:3017:AndGate$34
    connect \B $auto$rtlil.cc:3017:AndGate$36
    connect \Y $auto$rtlil.cc:3019:OrGate$38
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$39
    connect \A $auto$rtlil.cc:3019:OrGate$38
    connect \B \C1
    connect \Y $auto$rtlil.cc:3019:OrGate$40
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$41
    connect \A $auto$rtlil.cc:3019:OrGate$40
    connect \Y $auto$rtlil.cc:3016:NotGate$42
  end
  cell $specify2 $auto$liberty.cc:737:execute$43
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$44
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$45
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$46
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$47
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$42
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.8486"
attribute \whitebox 1
module \sg13g2_a22oi_1
  wire $auto$rtlil.cc:3016:NotGate$55
  wire $auto$rtlil.cc:3017:AndGate$49
  wire $auto$rtlil.cc:3017:AndGate$51
  wire $auto$rtlil.cc:3019:OrGate$53
  attribute \capacitance "0.00274773"
  wire input 2 \A1
  attribute \capacitance "0.00306272"
  wire input 3 \A2
  attribute \capacitance "0.00355259"
  wire input 4 \B1
  attribute \capacitance "0.00360385"
  wire input 5 \B2
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$48
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$49
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$50
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$51
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$52
    connect \A $auto$rtlil.cc:3017:AndGate$49
    connect \B $auto$rtlil.cc:3017:AndGate$51
    connect \Y $auto$rtlil.cc:3019:OrGate$53
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$54
    connect \A $auto$rtlil.cc:3019:OrGate$53
    connect \Y $auto$rtlil.cc:3016:NotGate$55
  end
  cell $specify2 $auto$liberty.cc:737:execute$56
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$57
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$58
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$59
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$55
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_and2_1
  wire $auto$rtlil.cc:3017:AndGate$61
  attribute \capacitance "0.00255195"
  wire input 1 \A
  attribute \capacitance "0.00256161"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$60
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$61
  end
  cell $specify2 $auto$liberty.cc:737:execute$62
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$63
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3017:AndGate$61
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.8864"
attribute \whitebox 1
module \sg13g2_and2_2
  wire $auto$rtlil.cc:3017:AndGate$65
  attribute \capacitance "0.00254194"
  wire input 1 \A
  attribute \capacitance "0.00255456"
  wire input 2 \B
  wire output 3 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$64
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$65
  end
  cell $specify2 $auto$liberty.cc:737:execute$66
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$67
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3017:AndGate$65
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.7008"
attribute \whitebox 1
module \sg13g2_and3_1
  wire $auto$rtlil.cc:3017:AndGate$69
  wire $auto$rtlil.cc:3017:AndGate$71
  attribute \capacitance "0.00239449"
  wire input 1 \A
  attribute \capacitance "0.00251322"
  wire input 2 \B
  attribute \capacitance "0.00251898"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$68
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$69
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$70
    connect \A $auto$rtlil.cc:3017:AndGate$69
    connect \B \C
    connect \Y $auto$rtlil.cc:3017:AndGate$71
  end
  cell $specify2 $auto$liberty.cc:737:execute$72
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$73
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$74
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3017:AndGate$71
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.7008"
attribute \whitebox 1
module \sg13g2_and3_2
  wire $auto$rtlil.cc:3017:AndGate$76
  wire $auto$rtlil.cc:3017:AndGate$78
  attribute \capacitance "0.00239101"
  wire input 1 \A
  attribute \capacitance "0.00250741"
  wire input 2 \B
  attribute \capacitance "0.00253376"
  wire input 3 \C
  wire output 4 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$75
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$76
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$77
    connect \A $auto$rtlil.cc:3017:AndGate$76
    connect \B \C
    connect \Y $auto$rtlil.cc:3017:AndGate$78
  end
  cell $specify2 $auto$liberty.cc:737:execute$79
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$80
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$81
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3017:AndGate$78
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_and4_1
  wire $auto$rtlil.cc:3017:AndGate$83
  wire $auto$rtlil.cc:3017:AndGate$85
  wire $auto$rtlil.cc:3017:AndGate$87
  attribute \capacitance "0.00229268"
  wire input 1 \A
  attribute \capacitance "0.00229551"
  wire input 2 \B
  attribute \capacitance "0.00260659"
  wire input 3 \C
  attribute \capacitance "0.00255548"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$82
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$83
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$84
    connect \A $auto$rtlil.cc:3017:AndGate$83
    connect \B \C
    connect \Y $auto$rtlil.cc:3017:AndGate$85
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$86
    connect \A $auto$rtlil.cc:3017:AndGate$85
    connect \B \D
    connect \Y $auto$rtlil.cc:3017:AndGate$87
  end
  cell $specify2 $auto$liberty.cc:737:execute$88
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$89
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$90
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$91
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3017:AndGate$87
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.3296"
attribute \whitebox 1
module \sg13g2_and4_2
  wire $auto$rtlil.cc:3017:AndGate$93
  wire $auto$rtlil.cc:3017:AndGate$95
  wire $auto$rtlil.cc:3017:AndGate$97
  attribute \capacitance "0.00228896"
  wire input 1 \A
  attribute \capacitance "0.00229343"
  wire input 2 \B
  attribute \capacitance "0.00260516"
  wire input 3 \C
  attribute \capacitance "0.00255475"
  wire input 4 \D
  wire output 5 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$92
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$93
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$94
    connect \A $auto$rtlil.cc:3017:AndGate$93
    connect \B \C
    connect \Y $auto$rtlil.cc:3017:AndGate$95
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$96
    connect \A $auto$rtlil.cc:3017:AndGate$95
    connect \B \D
    connect \Y $auto$rtlil.cc:3017:AndGate$97
  end
  cell $specify2 $auto$liberty.cc:737:execute$100
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$101
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$98
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$99
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  connect \X $auto$rtlil.cc:3017:AndGate$97
end
attribute \liberty_cell 1
attribute \area "5.4432"
attribute \whitebox 1
module \sg13g2_antennanp
  attribute \capacitance "0.000911468"
  wire input 1 \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.2576"
attribute \whitebox 1
module \sg13g2_buf_1
  attribute \capacitance "0.0023277"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$102
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "45.36"
attribute \whitebox 1
module \sg13g2_buf_16
  attribute \capacitance "0.0171334"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$103
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_buf_2
  attribute \capacitance "0.00262199"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$104
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_buf_4
  attribute \capacitance "0.00372616"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$105
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "23.5872"
attribute \whitebox 1
module \sg13g2_buf_8
  attribute \capacitance "0.00859542"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$106
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \liberty_cell 1
attribute \area "7.2576"
attribute \whitebox 1
module \sg13g2_decap_4
end
attribute \liberty_cell 1
attribute \area "12.7008"
attribute \whitebox 1
module \sg13g2_decap_8
end
attribute \liberty_cell 1
attribute \area "47.1744"
attribute \whitebox 1
module \sg13g2_dfrbp_1
  wire $auto$rtlil.cc:3016:NotGate$108
  attribute \capacitance "0.00274351"
  wire input 1 \CLK
  attribute \capacitance "0.00176342"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.0064588"
  wire input 5 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$109
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$110
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$107
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:3016:NotGate$108
  end
  connect \Q \IQ
  connect \Q_N \IQN
end
attribute \liberty_cell 1
attribute \area "54.432"
attribute \whitebox 1
module \sg13g2_dfrbp_2
  wire $auto$rtlil.cc:3016:NotGate$112
  attribute \capacitance "0.0029788"
  wire input 1 \CLK
  attribute \capacitance "0.00163928"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.00598188"
  wire input 5 \RESET_B
  cell $_NOT_ $auto$liberty.cc:239:create_ff$113
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$114
    connect \C \CLK
    connect \D \D
    connect \Q \IQ
    connect \R \RESET_B
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$111
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:3016:NotGate$112
  end
  connect \Q \IQ
  connect \Q_N \IQN
end
attribute \liberty_cell 1
attribute \area "30.8448"
attribute \whitebox 1
module \sg13g2_dlhq_1
  attribute \capacitance "0.00228331"
  wire input 1 \D
  attribute \capacitance "0.00228382"
  wire input 3 \GATE
  wire \IQ
  wire \IQN
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$115
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$116
    connect \D \D
    connect \E \GATE
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "32.6592"
attribute \whitebox 1
module \sg13g2_dlhr_1
  wire $auto$liberty.cc:335:create_latch$121
  wire $auto$liberty.cc:346:create_latch$123
  wire $auto$liberty.cc:351:create_latch$125
  wire $auto$rtlil.cc:3016:NotGate$118
  attribute \capacitance "0.00207703"
  wire input 1 \D
  attribute \capacitance "0.00224745"
  wire input 5 \GATE
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.00311343"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$119
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$120
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$121
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$122
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$123
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$124
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$121
    connect \Y $auto$liberty.cc:351:create_latch$125
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$126
    connect \D $auto$liberty.cc:346:create_latch$123
    connect \E $auto$liberty.cc:351:create_latch$125
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$117
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:3016:NotGate$118
  end
  connect \Q \IQ
  connect \Q_N \IQN
end
attribute \liberty_cell 1
attribute \area "27.216"
attribute \whitebox 1
module \sg13g2_dlhrq_1
  wire $auto$liberty.cc:335:create_latch$131
  wire $auto$liberty.cc:346:create_latch$133
  wire $auto$liberty.cc:351:create_latch$135
  wire $auto$rtlil.cc:3016:NotGate$128
  attribute \capacitance "0.0021275"
  wire input 1 \D
  attribute \capacitance "0.00219619"
  wire input 4 \GATE
  wire \IQ
  wire \IQN
  wire output 2 \Q
  attribute \capacitance "0.00294757"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$129
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_NOT_ $auto$liberty.cc:333:create_latch$130
    connect \A \RESET_B
    connect \Y $auto$liberty.cc:335:create_latch$131
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$132
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$133
  end
  cell $_OR_ $auto$liberty.cc:348:create_latch$134
    connect \A \GATE
    connect \B $auto$liberty.cc:335:create_latch$131
    connect \Y $auto$liberty.cc:351:create_latch$135
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$136
    connect \D $auto$liberty.cc:346:create_latch$133
    connect \E $auto$liberty.cc:351:create_latch$135
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$127
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:3016:NotGate$128
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "34.4736"
attribute \whitebox 1
module \sg13g2_dllr_1
  wire $auto$liberty.cc:346:create_latch$143
  wire $auto$liberty.cc:351:create_latch$145
  wire $auto$rtlil.cc:3016:NotGate$138
  wire $auto$rtlil.cc:3016:NotGate$140
  attribute \capacitance "0.00214771"
  wire input 1 \D
  attribute \capacitance "0.00230606"
  wire input 5 \GATE_N
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 3 \Q_N
  attribute \capacitance "0.00307526"
  wire input 4 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$141
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$142
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$143
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$144
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$145
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$146
    connect \D $auto$liberty.cc:346:create_latch$143
    connect \E $auto$liberty.cc:351:create_latch$145
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$137
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:3016:NotGate$138
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$139
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:3016:NotGate$140
  end
  connect \Q \IQ
  connect \Q_N \IQN
end
attribute \liberty_cell 1
attribute \area "29.0304"
attribute \whitebox 1
module \sg13g2_dllrq_1
  wire $auto$liberty.cc:346:create_latch$153
  wire $auto$liberty.cc:351:create_latch$155
  wire $auto$rtlil.cc:3016:NotGate$148
  wire $auto$rtlil.cc:3016:NotGate$150
  attribute \capacitance "0.00203901"
  wire input 1 \D
  attribute \capacitance "0.00217647"
  wire input 4 \GATE_N
  wire \IQ
  wire \IQN
  wire output 2 \Q
  attribute \capacitance "0.00295813"
  wire input 3 \RESET_B
  cell $_NOT_ $auto$liberty.cc:322:create_latch$151
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_AND_ $auto$liberty.cc:343:create_latch$152
    connect \A \D
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:346:create_latch$153
  end
  cell $_AND_ $auto$liberty.cc:348:create_latch$154
    connect \A \GATE_N
    connect \B \RESET_B
    connect \Y $auto$liberty.cc:351:create_latch$155
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$156
    connect \D $auto$liberty.cc:346:create_latch$153
    connect \E $auto$liberty.cc:351:create_latch$155
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$147
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:3016:NotGate$148
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$149
    connect \A \GATE_N
    connect \Y $auto$rtlil.cc:3016:NotGate$150
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_dlygate4sd1_1
  attribute \capacitance "0.00147786"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$157
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_dlygate4sd2_1
  attribute \capacitance "0.00148322"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$158
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.3296"
attribute \whitebox 1
module \sg13g2_dlygate4sd3_1
  attribute \capacitance "0.00150209"
  wire input 1 \A
  wire output 2 \X
  cell $specify2 $auto$liberty.cc:737:execute$159
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X \A
end
attribute \liberty_cell 1
attribute \area "18.144"
attribute \whitebox 1
module \sg13g2_ebufn_2
  wire $auto$liberty.cc:190:create_tristate$163
  wire $auto$rtlil.cc:3016:NotGate$162
  attribute \capacitance "0.00262263"
  wire input 1 \A
  attribute \capacitance "0.00640497"
  wire input 3 \TE_B
  attribute \capacitance "0.00596542"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$160
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:3016:NotGate$162
    connect \Y $auto$liberty.cc:190:create_tristate$163
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$161
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:3016:NotGate$162
  end
  connect \Z $auto$liberty.cc:190:create_tristate$163
end
attribute \liberty_cell 1
attribute \area "25.4016"
attribute \whitebox 1
module \sg13g2_ebufn_4
  wire $auto$liberty.cc:190:create_tristate$167
  wire $auto$rtlil.cc:3016:NotGate$166
  attribute \capacitance "0.00296887"
  wire input 1 \A
  attribute \capacitance "0.010493"
  wire input 3 \TE_B
  attribute \capacitance "0.0117033"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$164
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:3016:NotGate$166
    connect \Y $auto$liberty.cc:190:create_tristate$167
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$165
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:3016:NotGate$166
  end
  connect \Z $auto$liberty.cc:190:create_tristate$167
end
attribute \liberty_cell 1
attribute \area "45.36"
attribute \whitebox 1
module \sg13g2_ebufn_8
  wire $auto$liberty.cc:190:create_tristate$171
  wire $auto$rtlil.cc:3016:NotGate$170
  attribute \capacitance "0.00579272"
  wire input 1 \A
  attribute \capacitance "0.0175646"
  wire input 3 \TE_B
  attribute \capacitance "0.0231102"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$168
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:3016:NotGate$170
    connect \Y $auto$liberty.cc:190:create_tristate$171
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$169
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:3016:NotGate$170
  end
  connect \Z $auto$liberty.cc:190:create_tristate$171
end
attribute \liberty_cell 1
attribute \area "16.3296"
attribute \whitebox 1
module \sg13g2_einvn_2
  wire $auto$liberty.cc:190:create_tristate$177
  wire $auto$rtlil.cc:3016:NotGate$173
  wire $auto$rtlil.cc:3016:NotGate$176
  attribute \capacitance "0.00394286"
  wire input 1 \A
  attribute \capacitance "0.0048703"
  wire input 3 \TE_B
  attribute \capacitance "0.00600084"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$174
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3016:NotGate$173
    connect \EN $auto$rtlil.cc:3016:NotGate$176
    connect \Y $auto$liberty.cc:190:create_tristate$177
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$175
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:3016:NotGate$176
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$172
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$173
  end
  connect \Z $auto$liberty.cc:190:create_tristate$177
end
attribute \liberty_cell 1
attribute \area "23.5872"
attribute \whitebox 1
module \sg13g2_einvn_4
  wire $auto$liberty.cc:190:create_tristate$183
  wire $auto$rtlil.cc:3016:NotGate$179
  wire $auto$rtlil.cc:3016:NotGate$182
  attribute \capacitance "0.00774987"
  wire input 1 \A
  attribute \capacitance "0.0091416"
  wire input 3 \TE_B
  attribute \capacitance "0.0118065"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$180
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3016:NotGate$179
    connect \EN $auto$rtlil.cc:3016:NotGate$182
    connect \Y $auto$liberty.cc:190:create_tristate$183
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$181
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:3016:NotGate$182
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$178
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$179
  end
  connect \Z $auto$liberty.cc:190:create_tristate$183
end
attribute \liberty_cell 1
attribute \area "39.9168"
attribute \whitebox 1
module \sg13g2_einvn_8
  wire $auto$liberty.cc:190:create_tristate$189
  wire $auto$rtlil.cc:3016:NotGate$185
  wire $auto$rtlil.cc:3016:NotGate$188
  attribute \capacitance "0.0152267"
  wire input 1 \A
  attribute \capacitance "0.0155466"
  wire input 3 \TE_B
  attribute \capacitance "0.023463"
  wire output 2 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$186
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3016:NotGate$185
    connect \EN $auto$rtlil.cc:3016:NotGate$188
    connect \Y $auto$liberty.cc:190:create_tristate$189
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$187
    connect \A \TE_B
    connect \Y $auto$rtlil.cc:3016:NotGate$188
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$184
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$185
  end
  connect \Z $auto$liberty.cc:190:create_tristate$189
end
attribute \liberty_cell 1
attribute \area "1.8144"
attribute \whitebox 1
module \sg13g2_fill_1
end
attribute \liberty_cell 1
attribute \area "3.6288"
attribute \whitebox 1
module \sg13g2_fill_2
end
attribute \liberty_cell 1
attribute \area "7.2576"
attribute \whitebox 1
module \sg13g2_fill_4
end
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_fill_8
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "5.4432"
attribute \whitebox 1
module \sg13g2_inv_1
  wire $auto$rtlil.cc:3016:NotGate$191
  attribute \capacitance "0.0028869"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$190
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$191
  end
  cell $specify2 $auto$liberty.cc:737:execute$192
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$191
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "34.4736"
attribute \whitebox 1
module \sg13g2_inv_16
  wire $auto$rtlil.cc:3016:NotGate$194
  attribute \capacitance "0.0461309"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$193
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$194
  end
  cell $specify2 $auto$liberty.cc:737:execute$195
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$194
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.2576"
attribute \whitebox 1
module \sg13g2_inv_2
  wire $auto$rtlil.cc:3016:NotGate$197
  attribute \capacitance "0.00564809"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$196
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$197
  end
  cell $specify2 $auto$liberty.cc:737:execute$198
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$197
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.8864"
attribute \whitebox 1
module \sg13g2_inv_4
  wire $auto$rtlil.cc:3016:NotGate$200
  attribute \capacitance "0.0112577"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$199
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$200
  end
  cell $specify2 $auto$liberty.cc:737:execute$201
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$200
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.144"
attribute \whitebox 1
module \sg13g2_inv_8
  wire $auto$rtlil.cc:3016:NotGate$203
  attribute \capacitance "0.0225091"
  wire input 1 \A
  wire output 2 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$202
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$203
  end
  cell $specify2 $auto$liberty.cc:737:execute$204
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$203
end
attribute \liberty_cell 1
attribute \area "27.216"
attribute \blackbox 1
module \sg13g2_lgcp_1
  attribute \capacitance "0.00493846"
  wire input 1 \CLK
  attribute \capacitance "0.00229431"
  wire input 2 \GATE
  wire output 3 \GCLK
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "18.144"
attribute \whitebox 1
module \sg13g2_mux2_1
  wire $auto$rtlil.cc:3016:NotGate$206
  wire $auto$rtlil.cc:3017:AndGate$208
  wire $auto$rtlil.cc:3017:AndGate$210
  wire $auto$rtlil.cc:3019:OrGate$212
  attribute \capacitance "0.00200486"
  wire input 4 \A0
  attribute \capacitance "0.00211036"
  wire input 3 \A1
  attribute \capacitance "0.00504685"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$207
    connect \A $auto$rtlil.cc:3016:NotGate$206
    connect \B \A0
    connect \Y $auto$rtlil.cc:3017:AndGate$208
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$209
    connect \A \S
    connect \B \A1
    connect \Y $auto$rtlil.cc:3017:AndGate$210
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$211
    connect \A $auto$rtlil.cc:3017:AndGate$208
    connect \B $auto$rtlil.cc:3017:AndGate$210
    connect \Y $auto$rtlil.cc:3019:OrGate$212
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$205
    connect \A \S
    connect \Y $auto$rtlil.cc:3016:NotGate$206
  end
  cell $specify2 $auto$liberty.cc:737:execute$213
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$214
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$215
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:3019:OrGate$212
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "19.9584"
attribute \whitebox 1
module \sg13g2_mux2_2
  wire $auto$rtlil.cc:3016:NotGate$217
  wire $auto$rtlil.cc:3017:AndGate$219
  wire $auto$rtlil.cc:3017:AndGate$221
  wire $auto$rtlil.cc:3019:OrGate$223
  attribute \capacitance "0.00200848"
  wire input 4 \A0
  attribute \capacitance "0.00212737"
  wire input 3 \A1
  attribute \capacitance "0.00504704"
  wire input 1 \S
  wire output 2 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$218
    connect \A $auto$rtlil.cc:3016:NotGate$217
    connect \B \A0
    connect \Y $auto$rtlil.cc:3017:AndGate$219
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$220
    connect \A \S
    connect \B \A1
    connect \Y $auto$rtlil.cc:3017:AndGate$221
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$222
    connect \A $auto$rtlil.cc:3017:AndGate$219
    connect \B $auto$rtlil.cc:3017:AndGate$221
    connect \Y $auto$rtlil.cc:3019:OrGate$223
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$216
    connect \A \S
    connect \Y $auto$rtlil.cc:3016:NotGate$217
  end
  cell $specify2 $auto$liberty.cc:737:execute$224
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$225
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$226
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:3019:OrGate$223
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "38.1024"
attribute \whitebox 1
module \sg13g2_mux4_1
  wire $auto$rtlil.cc:3016:NotGate$228
  wire $auto$rtlil.cc:3016:NotGate$230
  wire $auto$rtlil.cc:3016:NotGate$236
  wire $auto$rtlil.cc:3016:NotGate$244
  wire $auto$rtlil.cc:3017:AndGate$232
  wire $auto$rtlil.cc:3017:AndGate$234
  wire $auto$rtlil.cc:3017:AndGate$238
  wire $auto$rtlil.cc:3017:AndGate$240
  wire $auto$rtlil.cc:3017:AndGate$246
  wire $auto$rtlil.cc:3017:AndGate$248
  wire $auto$rtlil.cc:3017:AndGate$252
  wire $auto$rtlil.cc:3017:AndGate$254
  wire $auto$rtlil.cc:3019:OrGate$242
  wire $auto$rtlil.cc:3019:OrGate$250
  wire $auto$rtlil.cc:3019:OrGate$256
  attribute \capacitance "0.00278315"
  wire input 4 \A0
  attribute \capacitance "0.00276285"
  wire input 2 \A1
  attribute \capacitance "0.00278193"
  wire input 3 \A2
  attribute \capacitance "0.00286928"
  wire input 5 \A3
  attribute \capacitance "0.00824885"
  wire input 6 \S0
  attribute \capacitance "0.0050349"
  wire input 7 \S1
  wire output 1 \X
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$231
    connect \A $auto$rtlil.cc:3016:NotGate$228
    connect \B $auto$rtlil.cc:3016:NotGate$230
    connect \Y $auto$rtlil.cc:3017:AndGate$232
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$233
    connect \A \A0
    connect \B $auto$rtlil.cc:3017:AndGate$232
    connect \Y $auto$rtlil.cc:3017:AndGate$234
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$237
    connect \A \S0
    connect \B $auto$rtlil.cc:3016:NotGate$236
    connect \Y $auto$rtlil.cc:3017:AndGate$238
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$239
    connect \A \A1
    connect \B $auto$rtlil.cc:3017:AndGate$238
    connect \Y $auto$rtlil.cc:3017:AndGate$240
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$245
    connect \A $auto$rtlil.cc:3016:NotGate$244
    connect \B \S1
    connect \Y $auto$rtlil.cc:3017:AndGate$246
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$247
    connect \A \A2
    connect \B $auto$rtlil.cc:3017:AndGate$246
    connect \Y $auto$rtlil.cc:3017:AndGate$248
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$251
    connect \A \S0
    connect \B \S1
    connect \Y $auto$rtlil.cc:3017:AndGate$252
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$253
    connect \A \A3
    connect \B $auto$rtlil.cc:3017:AndGate$252
    connect \Y $auto$rtlil.cc:3017:AndGate$254
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$241
    connect \A $auto$rtlil.cc:3017:AndGate$234
    connect \B $auto$rtlil.cc:3017:AndGate$240
    connect \Y $auto$rtlil.cc:3019:OrGate$242
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$249
    connect \A $auto$rtlil.cc:3019:OrGate$242
    connect \B $auto$rtlil.cc:3017:AndGate$248
    connect \Y $auto$rtlil.cc:3019:OrGate$250
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$255
    connect \A $auto$rtlil.cc:3019:OrGate$250
    connect \B $auto$rtlil.cc:3017:AndGate$254
    connect \Y $auto$rtlil.cc:3019:OrGate$256
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$227
    connect \A \S0
    connect \Y $auto$rtlil.cc:3016:NotGate$228
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$229
    connect \A \S1
    connect \Y $auto$rtlil.cc:3016:NotGate$230
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$235
    connect \A \S1
    connect \Y $auto$rtlil.cc:3016:NotGate$236
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$243
    connect \A \S0
    connect \Y $auto$rtlil.cc:3016:NotGate$244
  end
  cell $specify2 $auto$liberty.cc:737:execute$257
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S1
  end
  cell $specify2 $auto$liberty.cc:737:execute$258
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \S0
  end
  cell $specify2 $auto$liberty.cc:737:execute$259
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$260
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$261
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$262
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A0
  end
  connect \X $auto$rtlil.cc:3019:OrGate$256
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.2576"
attribute \whitebox 1
module \sg13g2_nand2_1
  wire $auto$rtlil.cc:3016:NotGate$266
  wire $auto$rtlil.cc:3017:AndGate$264
  attribute \capacitance "0.00294419"
  wire input 1 \A
  attribute \capacitance "0.0030166"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$263
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$264
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$265
    connect \A $auto$rtlil.cc:3017:AndGate$264
    connect \Y $auto$rtlil.cc:3016:NotGate$266
  end
  cell $specify2 $auto$liberty.cc:737:execute$267
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$268
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$266
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.8864"
attribute \whitebox 1
module \sg13g2_nand2_2
  wire $auto$rtlil.cc:3016:NotGate$272
  wire $auto$rtlil.cc:3017:AndGate$270
  attribute \capacitance "0.00558411"
  wire input 1 \A
  attribute \capacitance "0.00571697"
  wire input 2 \B
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$269
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$270
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$271
    connect \A $auto$rtlil.cc:3017:AndGate$270
    connect \Y $auto$rtlil.cc:3016:NotGate$272
  end
  cell $specify2 $auto$liberty.cc:737:execute$273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$272
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_nand2b_1
  wire $auto$rtlil.cc:3016:NotGate$276
  wire $auto$rtlil.cc:3016:NotGate$280
  wire $auto$rtlil.cc:3017:AndGate$278
  attribute \capacitance "0.00230663"
  wire input 3 \A_N
  attribute \capacitance "0.00311664"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$277
    connect \A $auto$rtlil.cc:3016:NotGate$276
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$278
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$275
    connect \A \A_N
    connect \Y $auto$rtlil.cc:3016:NotGate$276
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$279
    connect \A $auto$rtlil.cc:3017:AndGate$278
    connect \Y $auto$rtlil.cc:3016:NotGate$280
  end
  cell $specify2 $auto$liberty.cc:737:execute$281
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$282
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$280
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_nand2b_2
  wire $auto$rtlil.cc:3016:NotGate$284
  wire $auto$rtlil.cc:3016:NotGate$288
  wire $auto$rtlil.cc:3017:AndGate$286
  attribute \capacitance "0.00220087"
  wire input 3 \A_N
  attribute \capacitance "0.00537586"
  wire input 1 \B
  wire output 2 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$285
    connect \A $auto$rtlil.cc:3016:NotGate$284
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$286
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$283
    connect \A \A_N
    connect \Y $auto$rtlil.cc:3016:NotGate$284
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$287
    connect \A $auto$rtlil.cc:3017:AndGate$286
    connect \Y $auto$rtlil.cc:3016:NotGate$288
  end
  cell $specify2 $auto$liberty.cc:737:execute$289
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$290
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$288
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_nand3_1
  wire $auto$rtlil.cc:3016:NotGate$296
  wire $auto$rtlil.cc:3017:AndGate$292
  wire $auto$rtlil.cc:3017:AndGate$294
  attribute \capacitance "0.00291203"
  wire input 1 \A
  attribute \capacitance "0.00302932"
  wire input 2 \B
  attribute \capacitance "0.00298043"
  wire input 3 \C
  wire output 4 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$291
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$292
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$293
    connect \A $auto$rtlil.cc:3017:AndGate$292
    connect \B \C
    connect \Y $auto$rtlil.cc:3017:AndGate$294
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$295
    connect \A $auto$rtlil.cc:3017:AndGate$294
    connect \Y $auto$rtlil.cc:3016:NotGate$296
  end
  cell $specify2 $auto$liberty.cc:737:execute$297
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$298
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$299
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$296
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.7008"
attribute \whitebox 1
module \sg13g2_nand3b_1
  wire $auto$rtlil.cc:3016:NotGate$301
  wire $auto$rtlil.cc:3016:NotGate$307
  wire $auto$rtlil.cc:3017:AndGate$303
  wire $auto$rtlil.cc:3017:AndGate$305
  attribute \capacitance "0.00223281"
  wire input 4 \A_N
  attribute \capacitance "0.00301378"
  wire input 1 \B
  attribute \capacitance "0.0030074"
  wire input 2 \C
  wire output 3 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$302
    connect \A $auto$rtlil.cc:3016:NotGate$301
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$303
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$304
    connect \A $auto$rtlil.cc:3017:AndGate$303
    connect \B \C
    connect \Y $auto$rtlil.cc:3017:AndGate$305
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$300
    connect \A \A_N
    connect \Y $auto$rtlil.cc:3016:NotGate$301
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$306
    connect \A $auto$rtlil.cc:3017:AndGate$305
    connect \Y $auto$rtlil.cc:3016:NotGate$307
  end
  cell $specify2 $auto$liberty.cc:737:execute$308
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$309
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$310
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A_N
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$307
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.8864"
attribute \whitebox 1
module \sg13g2_nand4_1
  wire $auto$rtlil.cc:3016:NotGate$318
  wire $auto$rtlil.cc:3017:AndGate$312
  wire $auto$rtlil.cc:3017:AndGate$314
  wire $auto$rtlil.cc:3017:AndGate$316
  attribute \capacitance "0.00287726"
  wire input 1 \A
  attribute \capacitance "0.00298967"
  wire input 2 \B
  attribute \capacitance "0.00299862"
  wire input 3 \C
  attribute \capacitance "0.00297176"
  wire input 4 \D
  wire output 5 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$311
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$312
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$313
    connect \A $auto$rtlil.cc:3017:AndGate$312
    connect \B \C
    connect \Y $auto$rtlil.cc:3017:AndGate$314
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$315
    connect \A $auto$rtlil.cc:3017:AndGate$314
    connect \B \D
    connect \Y $auto$rtlil.cc:3017:AndGate$316
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$317
    connect \A $auto$rtlil.cc:3017:AndGate$316
    connect \Y $auto$rtlil.cc:3016:NotGate$318
  end
  cell $specify2 $auto$liberty.cc:737:execute$319
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$320
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$321
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$322
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$318
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.2576"
attribute \whitebox 1
module \sg13g2_nor2_1
  wire $auto$rtlil.cc:3016:NotGate$326
  wire $auto$rtlil.cc:3019:OrGate$324
  attribute \capacitance "0.0030341"
  wire input 1 \A
  attribute \capacitance "0.0029308"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$323
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$324
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$325
    connect \A $auto$rtlil.cc:3019:OrGate$324
    connect \Y $auto$rtlil.cc:3016:NotGate$326
  end
  cell $specify2 $auto$liberty.cc:737:execute$327
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$328
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$326
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.8864"
attribute \whitebox 1
module \sg13g2_nor2_2
  wire $auto$rtlil.cc:3016:NotGate$332
  wire $auto$rtlil.cc:3019:OrGate$330
  attribute \capacitance "0.00582849"
  wire input 1 \A
  attribute \capacitance "0.00563144"
  wire input 2 \B
  wire output 3 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$329
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$330
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$331
    connect \A $auto$rtlil.cc:3019:OrGate$330
    connect \Y $auto$rtlil.cc:3016:NotGate$332
  end
  cell $specify2 $auto$liberty.cc:737:execute$333
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$334
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$332
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_nor2b_1
  wire $auto$rtlil.cc:3016:NotGate$336
  wire $auto$rtlil.cc:3016:NotGate$340
  wire $auto$rtlil.cc:3019:OrGate$338
  attribute \capacitance "0.00293242"
  wire input 1 \A
  attribute \capacitance "0.00227019"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$337
    connect \A \A
    connect \B $auto$rtlil.cc:3016:NotGate$336
    connect \Y $auto$rtlil.cc:3019:OrGate$338
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$335
    connect \A \B_N
    connect \Y $auto$rtlil.cc:3016:NotGate$336
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$339
    connect \A $auto$rtlil.cc:3019:OrGate$338
    connect \Y $auto$rtlil.cc:3016:NotGate$340
  end
  cell $specify2 $auto$liberty.cc:737:execute$341
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$342
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$340
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.7008"
attribute \whitebox 1
module \sg13g2_nor2b_2
  wire $auto$rtlil.cc:3016:NotGate$344
  wire $auto$rtlil.cc:3016:NotGate$348
  wire $auto$rtlil.cc:3019:OrGate$346
  attribute \capacitance "0.00568571"
  wire input 1 \A
  attribute \capacitance "0.00268817"
  wire input 3 \B_N
  wire output 2 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$345
    connect \A \A
    connect \B $auto$rtlil.cc:3016:NotGate$344
    connect \Y $auto$rtlil.cc:3019:OrGate$346
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$343
    connect \A \B_N
    connect \Y $auto$rtlil.cc:3016:NotGate$344
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$347
    connect \A $auto$rtlil.cc:3019:OrGate$346
    connect \Y $auto$rtlil.cc:3016:NotGate$348
  end
  cell $specify2 $auto$liberty.cc:737:execute$349
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B_N
  end
  cell $specify2 $auto$liberty.cc:737:execute$350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$348
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_nor3_1
  wire $auto$rtlil.cc:3016:NotGate$356
  wire $auto$rtlil.cc:3019:OrGate$352
  wire $auto$rtlil.cc:3019:OrGate$354
  attribute \capacitance "0.00305311"
  wire input 1 \A
  attribute \capacitance "0.00305665"
  wire input 2 \B
  attribute \capacitance "0.00292438"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$351
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$352
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$353
    connect \A $auto$rtlil.cc:3019:OrGate$352
    connect \B \C
    connect \Y $auto$rtlil.cc:3019:OrGate$354
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$355
    connect \A $auto$rtlil.cc:3019:OrGate$354
    connect \Y $auto$rtlil.cc:3016:NotGate$356
  end
  cell $specify2 $auto$liberty.cc:737:execute$357
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$358
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$359
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$356
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.3296"
attribute \whitebox 1
module \sg13g2_nor3_2
  wire $auto$rtlil.cc:3016:NotGate$365
  wire $auto$rtlil.cc:3019:OrGate$361
  wire $auto$rtlil.cc:3019:OrGate$363
  attribute \capacitance "0.00578794"
  wire input 1 \A
  attribute \capacitance "0.00575812"
  wire input 2 \B
  attribute \capacitance "0.00559554"
  wire input 3 \C
  wire output 4 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$360
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$361
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$362
    connect \A $auto$rtlil.cc:3019:OrGate$361
    connect \B \C
    connect \Y $auto$rtlil.cc:3019:OrGate$363
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$364
    connect \A $auto$rtlil.cc:3019:OrGate$363
    connect \Y $auto$rtlil.cc:3016:NotGate$365
  end
  cell $specify2 $auto$liberty.cc:737:execute$366
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$367
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$368
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$365
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.8864"
attribute \whitebox 1
module \sg13g2_nor4_1
  wire $auto$rtlil.cc:3016:NotGate$376
  wire $auto$rtlil.cc:3019:OrGate$370
  wire $auto$rtlil.cc:3019:OrGate$372
  wire $auto$rtlil.cc:3019:OrGate$374
  attribute \capacitance "0.00300298"
  wire input 1 \A
  attribute \capacitance "0.00299569"
  wire input 2 \B
  attribute \capacitance "0.00261817"
  wire input 3 \C
  attribute \capacitance "0.00264615"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$369
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$370
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$371
    connect \A $auto$rtlil.cc:3019:OrGate$370
    connect \B \C
    connect \Y $auto$rtlil.cc:3019:OrGate$372
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$373
    connect \A $auto$rtlil.cc:3019:OrGate$372
    connect \B \D
    connect \Y $auto$rtlil.cc:3019:OrGate$374
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$375
    connect \A $auto$rtlil.cc:3019:OrGate$374
    connect \Y $auto$rtlil.cc:3016:NotGate$376
  end
  cell $specify2 $auto$liberty.cc:737:execute$377
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$378
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$380
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$376
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "21.7728"
attribute \whitebox 1
module \sg13g2_nor4_2
  wire $auto$rtlil.cc:3016:NotGate$388
  wire $auto$rtlil.cc:3019:OrGate$382
  wire $auto$rtlil.cc:3019:OrGate$384
  wire $auto$rtlil.cc:3019:OrGate$386
  attribute \capacitance "0.00576501"
  wire input 1 \A
  attribute \capacitance "0.00568149"
  wire input 2 \B
  attribute \capacitance "0.00498011"
  wire input 3 \C
  attribute \capacitance "0.00508753"
  wire input 4 \D
  wire output 5 \Y
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$381
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$382
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$383
    connect \A $auto$rtlil.cc:3019:OrGate$382
    connect \B \C
    connect \Y $auto$rtlil.cc:3019:OrGate$384
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$385
    connect \A $auto$rtlil.cc:3019:OrGate$384
    connect \B \D
    connect \Y $auto$rtlil.cc:3019:OrGate$386
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$387
    connect \A $auto$rtlil.cc:3019:OrGate$386
    connect \Y $auto$rtlil.cc:3016:NotGate$388
  end
  cell $specify2 $auto$liberty.cc:737:execute$389
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$390
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$391
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$392
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$388
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_o21ai_1
  wire $auto$rtlil.cc:3016:NotGate$398
  wire $auto$rtlil.cc:3017:AndGate$396
  wire $auto$rtlil.cc:3019:OrGate$394
  attribute \capacitance "0.00332281"
  wire input 2 \A1
  attribute \capacitance "0.00335189"
  wire input 3 \A2
  attribute \capacitance "0.00306768"
  wire input 4 \B1
  wire output 1 \Y
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$395
    connect \A $auto$rtlil.cc:3019:OrGate$394
    connect \B \B1
    connect \Y $auto$rtlil.cc:3017:AndGate$396
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$393
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$394
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$397
    connect \A $auto$rtlil.cc:3017:AndGate$396
    connect \Y $auto$rtlil.cc:3016:NotGate$398
  end
  cell $specify2 $auto$liberty.cc:737:execute$399
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$400
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$401
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$398
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_or2_1
  wire $auto$rtlil.cc:3019:OrGate$403
  attribute \capacitance "0.00247478"
  wire input 1 \A
  attribute \capacitance "0.00229684"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$402
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$403
  end
  cell $specify2 $auto$liberty.cc:737:execute$404
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$405
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3019:OrGate$403
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "10.8864"
attribute \whitebox 1
module \sg13g2_or2_2
  wire $auto$rtlil.cc:3019:OrGate$407
  attribute \capacitance "0.00246828"
  wire input 1 \A
  attribute \capacitance "0.00228794"
  wire input 2 \B
  wire output 3 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$406
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$407
  end
  cell $specify2 $auto$liberty.cc:737:execute$408
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$409
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3019:OrGate$407
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "12.7008"
attribute \whitebox 1
module \sg13g2_or3_1
  wire $auto$rtlil.cc:3019:OrGate$411
  wire $auto$rtlil.cc:3019:OrGate$413
  attribute \capacitance "0.00258518"
  wire input 1 \A
  attribute \capacitance "0.00253186"
  wire input 2 \B
  attribute \capacitance "0.00241656"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$410
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$411
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$412
    connect \A $auto$rtlil.cc:3019:OrGate$411
    connect \B \C
    connect \Y $auto$rtlil.cc:3019:OrGate$413
  end
  cell $specify2 $auto$liberty.cc:737:execute$414
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$415
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$416
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3019:OrGate$413
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_or3_2
  wire $auto$rtlil.cc:3019:OrGate$418
  wire $auto$rtlil.cc:3019:OrGate$420
  attribute \capacitance "0.00258328"
  wire input 1 \A
  attribute \capacitance "0.00252744"
  wire input 2 \B
  attribute \capacitance "0.00240904"
  wire input 3 \C
  wire output 4 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$417
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$418
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$419
    connect \A $auto$rtlil.cc:3019:OrGate$418
    connect \B \C
    connect \Y $auto$rtlil.cc:3019:OrGate$420
  end
  cell $specify2 $auto$liberty.cc:737:execute$421
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$422
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$423
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3019:OrGate$420
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_or4_1
  wire $auto$rtlil.cc:3019:OrGate$425
  wire $auto$rtlil.cc:3019:OrGate$427
  wire $auto$rtlil.cc:3019:OrGate$429
  attribute \capacitance "0.00258256"
  wire input 1 \A
  attribute \capacitance "0.002548"
  wire input 2 \B
  attribute \capacitance "0.00215237"
  wire input 3 \C
  attribute \capacitance "0.00218862"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$424
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$425
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$426
    connect \A $auto$rtlil.cc:3019:OrGate$425
    connect \B \C
    connect \Y $auto$rtlil.cc:3019:OrGate$427
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$428
    connect \A $auto$rtlil.cc:3019:OrGate$427
    connect \B \D
    connect \Y $auto$rtlil.cc:3019:OrGate$429
  end
  cell $specify2 $auto$liberty.cc:737:execute$430
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$431
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$432
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$433
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3019:OrGate$429
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "16.3296"
attribute \whitebox 1
module \sg13g2_or4_2
  wire $auto$rtlil.cc:3019:OrGate$435
  wire $auto$rtlil.cc:3019:OrGate$437
  wire $auto$rtlil.cc:3019:OrGate$439
  attribute \capacitance "0.00258233"
  wire input 1 \A
  attribute \capacitance "0.00254657"
  wire input 2 \B
  attribute \capacitance "0.00215032"
  wire input 3 \C
  attribute \capacitance "0.00218665"
  wire input 4 \D
  wire output 5 \X
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$434
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$435
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$436
    connect \A $auto$rtlil.cc:3019:OrGate$435
    connect \B \C
    connect \Y $auto$rtlil.cc:3019:OrGate$437
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$438
    connect \A $auto$rtlil.cc:3019:OrGate$437
    connect \B \D
    connect \Y $auto$rtlil.cc:3019:OrGate$439
  end
  cell $specify2 $auto$liberty.cc:737:execute$440
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \D
  end
  cell $specify2 $auto$liberty.cc:737:execute$441
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \C
  end
  cell $specify2 $auto$liberty.cc:737:execute$442
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$443
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  connect \X $auto$rtlil.cc:3019:OrGate$439
end
attribute \liberty_cell 1
attribute \area "63.504"
attribute \whitebox 1
module \sg13g2_sdfbbp_1
  wire $auto$rtlil.cc:3016:NotGate$445
  wire $auto$rtlil.cc:3016:NotGate$449
  wire $auto$rtlil.cc:3016:NotGate$455
  wire $auto$rtlil.cc:3017:AndGate$447
  wire $auto$rtlil.cc:3017:AndGate$451
  wire $auto$rtlil.cc:3019:OrGate$453
  attribute \capacitance "0.00302219"
  wire input 1 \CLK
  attribute \capacitance "0.00197878"
  wire input 2 \D
  wire \IQ
  wire \IQN
  wire output 3 \Q
  wire output 4 \Q_N
  attribute \capacitance "0.00173953"
  wire input 5 \RESET_B
  attribute \capacitance "0.00197767"
  wire input 6 \SCD
  attribute \capacitance "0.00355017"
  wire input 7 \SCE
  attribute \capacitance "0.00524837"
  wire input 8 \SET_B
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$446
    connect \A \SCE
    connect \B \SCD
    connect \Y $auto$rtlil.cc:3017:AndGate$447
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$450
    connect \A $auto$rtlil.cc:3016:NotGate$449
    connect \B \D
    connect \Y $auto$rtlil.cc:3017:AndGate$451
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$452
    connect \A $auto$rtlil.cc:3017:AndGate$447
    connect \B $auto$rtlil.cc:3017:AndGate$451
    connect \Y $auto$rtlil.cc:3019:OrGate$453
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$456
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$457
    connect \C \CLK
    connect \D $auto$rtlil.cc:3019:OrGate$453
    connect \Q \IQ
    connect \R \RESET_B
    connect \S \SET_B
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$444
    connect \A \RESET_B
    connect \Y $auto$rtlil.cc:3016:NotGate$445
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$448
    connect \A \SCE
    connect \Y $auto$rtlil.cc:3016:NotGate$449
  end
  cell $_NOT_ $auto$liberty.cc:69:parse_func_reduce$454
    connect \A \SET_B
    connect \Y $auto$rtlil.cc:3016:NotGate$455
  end
  connect \Q \IQ
  connect \Q_N \IQN
end
attribute \liberty_cell 1
attribute \area "9.072"
attribute \whitebox 1
module \sg13g2_sighold
  wire inout 1 \SH
end
attribute \liberty_cell 1
attribute \area "30.8448"
attribute \blackbox 1
module \sg13g2_slgcp_1
  attribute \capacitance "0.00502213"
  wire input 1 \CLK
  attribute \capacitance "0.00198558"
  wire input 2 \GATE
  wire output 3 \GCLK
  attribute \capacitance "0.00239987"
  wire input 4 \SCE
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.2576"
attribute \whitebox 1
module \sg13g2_tiehi
  wire output 1 \L_HI
  connect \L_HI 1'1
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "7.2576"
attribute \whitebox 1
module \sg13g2_tielo
  wire output 1 \L_LO
  connect \L_LO 1'0
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_xnor2_1
  wire $auto$rtlil.cc:3016:NotGate$461
  wire $auto$rtlil.cc:3021:XorGate$459
  attribute \capacitance "0.00559165"
  wire input 1 \A
  attribute \capacitance "0.00503005"
  wire input 2 \B
  wire output 3 \Y
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$460
    connect \A $auto$rtlil.cc:3021:XorGate$459
    connect \Y $auto$rtlil.cc:3016:NotGate$461
  end
  cell $specify2 $auto$liberty.cc:737:execute$462
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$463
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Y
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$458
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3021:XorGate$459
  end
  connect \Y $auto$rtlil.cc:3016:NotGate$461
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "14.5152"
attribute \whitebox 1
module \sg13g2_xor2_1
  wire $auto$rtlil.cc:3021:XorGate$465
  attribute \capacitance "0.00578624"
  wire input 1 \A
  attribute \capacitance "0.00516912"
  wire input 2 \B
  wire output 3 \X
  cell $specify2 $auto$liberty.cc:737:execute$466
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$467
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \X
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$464
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3021:XorGate$465
  end
  connect \X $auto$rtlil.cc:3021:XorGate$465
end
