# Raw Retriever Results for CVE-2025-24495

# Raw Retriever Results for CVE-2025-24495
## Query
Incorrect initialization of resource in the branch prediction unit for some Intel(R) Core Ultra Processors may allow an authenticated user to potentially enable information disclosure via local access.

## Keyphrases
- **rootcause**: 'incorrect initialization of resource'

## Score Statistics
| Retriever | Min | Max | Mean | Median | Count |
|-----------|-----|-----|------|--------|-------|
| Dense | 0.5421 | 0.6251 | 0.5718 | 0.5635 | 20 |
| Sparse | 174.8286 | 240.4209 | 196.3973 | 193.2744 | 10 |
| Graph | 1.0062 | 1.7043 | 1.2873 | 1.2683 | 20 |

## Graph Retriever Results (20)
| # | CWE ID | Name | Abstraction | Score | Mapping Usage |
|---|--------|------|-------------|-------|---------------|
| 1 | 1423 | Exposure of Sensitive Information caused by Shared Microarchitectural Predictor State that Influences Transient Execution | Base | 1.7043 | Allowed |
| 2 | 1342 | Information Exposure through Microarchitectural State after Transient Execution | Base | 1.5377 | Allowed |
| 3 | 413 | Improper Resource Locking | Base | 1.5374 | Allowed |
| 4 | 1421 | Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution | Base | 1.5359 | Allowed |
| 5 | 1037 | Processor Optimization Removal or Modification of Security-critical Code | Base | 1.5238 | Allowed |
| 6 | 453 | Insecure Default Variable Initialization | Variant | 1.4379 | Allowed |
| 7 | 350 | Reliance on Reverse DNS Resolution for a Security-Critical Action | variant | 1.3747 | Allowed |
| 8 | 184 | Incomplete List of Disallowed Inputs | base | 1.3572 | Allowed |
| 9 | 1304 | Improperly Preserved Integrity of Hardware Configuration State During a Power Save/Restore Operation | base | 1.3104 | Allowed |
| 10 | 358 | Improperly Implemented Security Check for Standard | base | 1.3104 | Allowed |
| 11 | 367 | Time-of-check Time-of-use (TOCTOU) Race Condition | base | 1.2262 | Allowed |
| 12 | 266 | Incorrect Privilege Assignment | base | 1.1794 | Allowed |
| 13 | 708 | Incorrect Ownership Assignment | base | 1.1794 | Allowed |
| 14 | 603 | Use of Client-Side Authentication | base | 1.1794 | Allowed |
| 15 | 1264 | Hardware Logic with Insecure De-Synchronization between Control and Data Channels | Base | 1.1628 | Allowed |

## Dense Retriever Results (20)
| # | CWE ID | Name | Abstraction | Score | Original Score | Mapping Usage |
|---|--------|------|-------------|-------|----------------|---------------|
| 1 | 1419 | Incorrect Initialization of Resource | Class | 0.6251 | 0.6251 | Allowed-with-Review |
| 2 | 1423 | Exposure of Sensitive Information caused by Shared Microarchitectural Predictor State that Influences Transient Execution | Base | 0.6186 | 0.6186 | Allowed |
| 3 | 1342 | Information Exposure through Microarchitectural State after Transient Execution | Base | 0.6103 | 0.6103 | Allowed |
| 4 | 1421 | Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution | Base | 0.6040 | 0.6040 | Allowed |
| 5 | 413 | Improper Resource Locking | Base | 0.6011 | 0.6011 | Allowed |
| 6 | 909 | Missing Initialization of Resource | Class | 0.5817 | 0.5817 | Allowed-with-Review |
| 7 | 1256 | Improper Restriction of Software Interfaces to Hardware Features | Base | 0.5800 | 0.5800 | Allowed |
| 8 | 1303 | Non-Transparent Sharing of Microarchitectural Resources | Base | 0.5779 | 0.5779 | Allowed |
| 9 | 453 | Insecure Default Variable Initialization | Variant | 0.5670 | 0.5670 | Allowed |
| 10 | 1420 | Exposure of Sensitive Information during Transient Execution | Base | 0.5638 | 0.5638 | Allowed-with-Review |
| 11 | 1189 | Improper Isolation of Shared Resources on System-on-a-Chip (SoC) | Base | 0.5632 | 0.5632 | Allowed |
| 12 | 1264 | Hardware Logic with Insecure De-Synchronization between Control and Data Channels | Base | 0.5545 | 0.5545 | Allowed |
| 13 | 665 | Improper Initialization | Class | 0.5536 | 0.5536 | Discouraged |
| 14 | 1193 | Power-On of Untrusted Execution Core Before Enabling Fabric Access Control | Base | 0.5524 | 0.5524 | Allowed |
| 15 | 1191 | On-Chip Debug and Test Interface With Improper Access Control | Base | 0.5503 | 0.5503 | Allowed |

## Sparse Retriever Results (10)
| # | CWE ID | Name | Score | Original Score | Mapping Usage |
|---|--------|------|-------|---------------|---------------|
| 1 | 691 | Insufficient Control Flow Management | 240.4209 | 240.4209 | Discouraged |
| 2 | 453 | Insecure Default Variable Initialization | 225.2996 | 225.2996 | Allowed |
| 3 | 1037 | Processor Optimization Removal or Modification of Security-critical Code | 204.4028 | 204.4028 | Allowed |
| 4 | 693 | Protection Mechanism Failure | 197.5140 | 197.5140 | Discouraged |
| 5 | 284 | Improper Access Control | 193.3909 | 193.3909 | Discouraged |
| 6 | 248 | Uncaught Exception | 193.1579 | 193.1579 | Allowed |
| 7 | 277 | Insecure Inherited Permissions | 180.4748 | 180.4748 | Allowed |
| 8 | 1342 | Information Exposure through Microarchitectural State after Transient Execution | 178.7661 | 178.7661 | Allowed |
| 9 | 1256 | Improper Restriction of Software Interfaces to Hardware Features | 175.7178 | 175.7178 | Allowed |
| 10 | 119 | Improper Restriction of Operations within the Bounds of a Memory Buffer | 174.8286 | 174.8286 | Discouraged |
