// Seed: 3610777234
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input wire id_2,
    output wire id_3,
    output tri id_4,
    output tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 module_0,
    input tri1 id_11,
    input tri0 id_12,
    output uwire id_13,
    output wire id_14,
    input uwire id_15,
    output uwire id_16,
    output wor id_17,
    output tri0 id_18,
    input tri1 id_19,
    output wand id_20,
    input tri0 id_21,
    output wire id_22,
    input wand id_23,
    output wire id_24,
    output tri0 id_25,
    output tri0 id_26,
    input supply0 id_27,
    input uwire id_28,
    input wire id_29,
    output wor id_30,
    output supply1 id_31,
    output wor id_32,
    input tri1 id_33,
    output tri1 id_34,
    output supply0 id_35,
    output tri1 id_36,
    input wor id_37,
    input supply0 id_38,
    input tri0 id_39,
    output supply0 id_40,
    input tri0 id_41,
    output wor id_42,
    input uwire id_43,
    output tri1 id_44,
    input wor id_45,
    output supply0 id_46,
    input wand id_47,
    output tri0 id_48,
    input wor id_49,
    output tri0 id_50,
    input uwire id_51,
    input tri id_52,
    input tri0 id_53,
    output wand id_54
);
  wire id_56;
  wire id_57;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output wire id_2
);
  wire id_4;
  module_0(
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2
  );
endmodule
