<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Mar 21 17:04:18 2017" VIVADOVERSION="2015.1">

  <SYSTEMINFO ARCH="virtex7" DEVICE="7vx485t" NAME="tb" PACKAGE="ffg1761" SPEEDGRADE="-3"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/clk_gen_0" HWVERSION="1.0" INSTANCE="clk_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_gen" VLNV="xilinx.com:ip:clk_gen:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="5.0"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="tb_clk_gen_0_1"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Differential"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="clk_n" SIGIS="undef"/>
        <PORT DIR="O" NAME="clk_p" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="diff_clk" TYPE="INITIATOR">
          <PARAMETER NAME="FREQ_HZ" VALUE="200000000"/>
          <PORTMAPS>
            <PORTMAP PHYSICAL="clk_p"/>
            <PORTMAP PHYSICAL="clk_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
